-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_magnitude_strm is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    grad_x_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_0_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_0_read : OUT STD_LOGIC;
    grad_x_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_1_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_1_read : OUT STD_LOGIC;
    grad_x_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_2_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_2_read : OUT STD_LOGIC;
    grad_x_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_3_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_3_read : OUT STD_LOGIC;
    grad_x_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_4_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_4_read : OUT STD_LOGIC;
    grad_x_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_5_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_5_read : OUT STD_LOGIC;
    grad_x_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_6_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_6_read : OUT STD_LOGIC;
    grad_x_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_7_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_7_read : OUT STD_LOGIC;
    grad_x_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_8_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_8_read : OUT STD_LOGIC;
    grad_x_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_9_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_9_read : OUT STD_LOGIC;
    grad_x_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_10_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_10_read : OUT STD_LOGIC;
    grad_x_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_11_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_11_read : OUT STD_LOGIC;
    grad_x_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_12_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_12_read : OUT STD_LOGIC;
    grad_x_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_13_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_13_read : OUT STD_LOGIC;
    grad_x_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_14_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_14_read : OUT STD_LOGIC;
    grad_x_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_15_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_15_read : OUT STD_LOGIC;
    grad_x_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_16_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_16_read : OUT STD_LOGIC;
    grad_x_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_17_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_17_read : OUT STD_LOGIC;
    grad_x_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_18_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_18_read : OUT STD_LOGIC;
    grad_x_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_19_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_19_read : OUT STD_LOGIC;
    grad_x_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_20_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_20_read : OUT STD_LOGIC;
    grad_x_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_21_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_21_read : OUT STD_LOGIC;
    grad_x_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_22_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_22_read : OUT STD_LOGIC;
    grad_x_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_23_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_23_read : OUT STD_LOGIC;
    grad_x_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_24_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_24_read : OUT STD_LOGIC;
    grad_x_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_25_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_25_read : OUT STD_LOGIC;
    grad_x_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_26_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_26_read : OUT STD_LOGIC;
    grad_x_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_27_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_27_read : OUT STD_LOGIC;
    grad_x_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_28_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_28_read : OUT STD_LOGIC;
    grad_x_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_29_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_29_read : OUT STD_LOGIC;
    grad_x_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_30_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_30_read : OUT STD_LOGIC;
    grad_x_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_31_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_31_read : OUT STD_LOGIC;
    grad_x_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_32_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_32_read : OUT STD_LOGIC;
    grad_x_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_33_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_33_read : OUT STD_LOGIC;
    grad_x_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_34_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_34_read : OUT STD_LOGIC;
    grad_x_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_35_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_35_read : OUT STD_LOGIC;
    grad_x_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_36_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_36_read : OUT STD_LOGIC;
    grad_x_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_37_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_37_read : OUT STD_LOGIC;
    grad_x_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_38_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_38_read : OUT STD_LOGIC;
    grad_x_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_39_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_39_read : OUT STD_LOGIC;
    grad_x_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_40_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_40_read : OUT STD_LOGIC;
    grad_x_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_41_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_41_read : OUT STD_LOGIC;
    grad_x_V_pixel_42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_42_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_42_read : OUT STD_LOGIC;
    grad_x_V_pixel_43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_43_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_43_read : OUT STD_LOGIC;
    grad_x_V_pixel_44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_44_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_44_read : OUT STD_LOGIC;
    grad_x_V_pixel_45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_45_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_45_read : OUT STD_LOGIC;
    grad_x_V_pixel_46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_46_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_46_read : OUT STD_LOGIC;
    grad_x_V_pixel_47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_47_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_47_read : OUT STD_LOGIC;
    grad_x_V_pixel_48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_48_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_48_read : OUT STD_LOGIC;
    grad_x_V_pixel_49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_49_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_49_read : OUT STD_LOGIC;
    grad_x_V_pixel_50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_50_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_50_read : OUT STD_LOGIC;
    grad_x_V_pixel_51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_51_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_51_read : OUT STD_LOGIC;
    grad_x_V_pixel_52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_52_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_52_read : OUT STD_LOGIC;
    grad_x_V_pixel_53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_53_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_53_read : OUT STD_LOGIC;
    grad_x_V_pixel_54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_54_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_54_read : OUT STD_LOGIC;
    grad_x_V_pixel_55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_55_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_55_read : OUT STD_LOGIC;
    grad_x_V_pixel_56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_56_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_56_read : OUT STD_LOGIC;
    grad_x_V_pixel_57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_57_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_57_read : OUT STD_LOGIC;
    grad_x_V_pixel_58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_58_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_58_read : OUT STD_LOGIC;
    grad_x_V_pixel_59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_59_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_59_read : OUT STD_LOGIC;
    grad_x_V_pixel_60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_60_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_60_read : OUT STD_LOGIC;
    grad_x_V_pixel_61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_61_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_61_read : OUT STD_LOGIC;
    grad_x_V_pixel_62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_62_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_62_read : OUT STD_LOGIC;
    grad_x_V_pixel_63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_63_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_63_read : OUT STD_LOGIC;
    grad_x_V_pixel_64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_64_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_64_read : OUT STD_LOGIC;
    grad_x_V_pixel_65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_65_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_65_read : OUT STD_LOGIC;
    grad_x_V_pixel_66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_66_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_66_read : OUT STD_LOGIC;
    grad_x_V_pixel_67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_67_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_67_read : OUT STD_LOGIC;
    grad_x_V_pixel_68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_68_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_68_read : OUT STD_LOGIC;
    grad_x_V_pixel_69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_69_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_69_read : OUT STD_LOGIC;
    grad_x_V_pixel_70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_70_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_70_read : OUT STD_LOGIC;
    grad_y_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_0_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_0_read : OUT STD_LOGIC;
    grad_y_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_1_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_1_read : OUT STD_LOGIC;
    grad_y_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_2_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_2_read : OUT STD_LOGIC;
    grad_y_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_3_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_3_read : OUT STD_LOGIC;
    grad_y_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_4_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_4_read : OUT STD_LOGIC;
    grad_y_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_5_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_5_read : OUT STD_LOGIC;
    grad_y_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_6_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_6_read : OUT STD_LOGIC;
    grad_y_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_7_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_7_read : OUT STD_LOGIC;
    grad_y_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_8_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_8_read : OUT STD_LOGIC;
    grad_y_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_9_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_9_read : OUT STD_LOGIC;
    grad_y_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_10_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_10_read : OUT STD_LOGIC;
    grad_y_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_11_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_11_read : OUT STD_LOGIC;
    grad_y_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_12_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_12_read : OUT STD_LOGIC;
    grad_y_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_13_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_13_read : OUT STD_LOGIC;
    grad_y_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_14_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_14_read : OUT STD_LOGIC;
    grad_y_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_15_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_15_read : OUT STD_LOGIC;
    grad_y_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_16_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_16_read : OUT STD_LOGIC;
    grad_y_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_17_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_17_read : OUT STD_LOGIC;
    grad_y_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_18_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_18_read : OUT STD_LOGIC;
    grad_y_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_19_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_19_read : OUT STD_LOGIC;
    grad_y_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_20_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_20_read : OUT STD_LOGIC;
    grad_y_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_21_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_21_read : OUT STD_LOGIC;
    grad_y_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_22_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_22_read : OUT STD_LOGIC;
    grad_y_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_23_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_23_read : OUT STD_LOGIC;
    grad_y_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_24_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_24_read : OUT STD_LOGIC;
    grad_y_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_25_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_25_read : OUT STD_LOGIC;
    grad_y_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_26_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_26_read : OUT STD_LOGIC;
    grad_y_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_27_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_27_read : OUT STD_LOGIC;
    grad_y_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_28_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_28_read : OUT STD_LOGIC;
    grad_y_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_29_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_29_read : OUT STD_LOGIC;
    grad_y_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_30_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_30_read : OUT STD_LOGIC;
    grad_y_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_31_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_31_read : OUT STD_LOGIC;
    grad_y_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_32_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_32_read : OUT STD_LOGIC;
    grad_y_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_33_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_33_read : OUT STD_LOGIC;
    grad_y_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_34_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_34_read : OUT STD_LOGIC;
    grad_y_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_35_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_35_read : OUT STD_LOGIC;
    grad_y_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_36_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_36_read : OUT STD_LOGIC;
    grad_y_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_37_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_37_read : OUT STD_LOGIC;
    grad_y_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_38_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_38_read : OUT STD_LOGIC;
    grad_y_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_39_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_39_read : OUT STD_LOGIC;
    grad_y_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_40_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_40_read : OUT STD_LOGIC;
    grad_y_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_41_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_41_read : OUT STD_LOGIC;
    grad_y_V_pixel_42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_42_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_42_read : OUT STD_LOGIC;
    grad_y_V_pixel_43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_43_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_43_read : OUT STD_LOGIC;
    grad_y_V_pixel_44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_44_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_44_read : OUT STD_LOGIC;
    grad_y_V_pixel_45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_45_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_45_read : OUT STD_LOGIC;
    grad_y_V_pixel_46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_46_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_46_read : OUT STD_LOGIC;
    grad_y_V_pixel_47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_47_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_47_read : OUT STD_LOGIC;
    grad_y_V_pixel_48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_48_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_48_read : OUT STD_LOGIC;
    grad_y_V_pixel_49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_49_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_49_read : OUT STD_LOGIC;
    grad_y_V_pixel_50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_50_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_50_read : OUT STD_LOGIC;
    grad_y_V_pixel_51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_51_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_51_read : OUT STD_LOGIC;
    grad_y_V_pixel_52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_52_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_52_read : OUT STD_LOGIC;
    grad_y_V_pixel_53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_53_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_53_read : OUT STD_LOGIC;
    grad_y_V_pixel_54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_54_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_54_read : OUT STD_LOGIC;
    grad_y_V_pixel_55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_55_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_55_read : OUT STD_LOGIC;
    grad_y_V_pixel_56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_56_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_56_read : OUT STD_LOGIC;
    grad_y_V_pixel_57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_57_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_57_read : OUT STD_LOGIC;
    grad_y_V_pixel_58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_58_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_58_read : OUT STD_LOGIC;
    grad_y_V_pixel_59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_59_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_59_read : OUT STD_LOGIC;
    grad_y_V_pixel_60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_60_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_60_read : OUT STD_LOGIC;
    grad_y_V_pixel_61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_61_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_61_read : OUT STD_LOGIC;
    grad_y_V_pixel_62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_62_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_62_read : OUT STD_LOGIC;
    grad_y_V_pixel_63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_63_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_63_read : OUT STD_LOGIC;
    grad_y_V_pixel_64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_64_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_64_read : OUT STD_LOGIC;
    grad_y_V_pixel_65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_65_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_65_read : OUT STD_LOGIC;
    grad_y_V_pixel_66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_66_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_66_read : OUT STD_LOGIC;
    grad_y_V_pixel_67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_67_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_67_read : OUT STD_LOGIC;
    grad_y_V_pixel_68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_68_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_68_read : OUT STD_LOGIC;
    grad_y_V_pixel_69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_69_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_69_read : OUT STD_LOGIC;
    grad_y_V_pixel_70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_70_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_70_read : OUT STD_LOGIC;
    output_V_pixel_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_0_full_n : IN STD_LOGIC;
    output_V_pixel_0_write : OUT STD_LOGIC;
    output_V_pixel_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_1_full_n : IN STD_LOGIC;
    output_V_pixel_1_write : OUT STD_LOGIC;
    output_V_pixel_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_2_full_n : IN STD_LOGIC;
    output_V_pixel_2_write : OUT STD_LOGIC;
    output_V_pixel_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_3_full_n : IN STD_LOGIC;
    output_V_pixel_3_write : OUT STD_LOGIC;
    output_V_pixel_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_4_full_n : IN STD_LOGIC;
    output_V_pixel_4_write : OUT STD_LOGIC;
    output_V_pixel_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_5_full_n : IN STD_LOGIC;
    output_V_pixel_5_write : OUT STD_LOGIC;
    output_V_pixel_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_6_full_n : IN STD_LOGIC;
    output_V_pixel_6_write : OUT STD_LOGIC;
    output_V_pixel_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_7_full_n : IN STD_LOGIC;
    output_V_pixel_7_write : OUT STD_LOGIC;
    output_V_pixel_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_8_full_n : IN STD_LOGIC;
    output_V_pixel_8_write : OUT STD_LOGIC;
    output_V_pixel_9_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_9_full_n : IN STD_LOGIC;
    output_V_pixel_9_write : OUT STD_LOGIC;
    output_V_pixel_10_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_10_full_n : IN STD_LOGIC;
    output_V_pixel_10_write : OUT STD_LOGIC;
    output_V_pixel_11_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_11_full_n : IN STD_LOGIC;
    output_V_pixel_11_write : OUT STD_LOGIC;
    output_V_pixel_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_12_full_n : IN STD_LOGIC;
    output_V_pixel_12_write : OUT STD_LOGIC;
    output_V_pixel_13_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_13_full_n : IN STD_LOGIC;
    output_V_pixel_13_write : OUT STD_LOGIC;
    output_V_pixel_14_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_14_full_n : IN STD_LOGIC;
    output_V_pixel_14_write : OUT STD_LOGIC;
    output_V_pixel_15_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_15_full_n : IN STD_LOGIC;
    output_V_pixel_15_write : OUT STD_LOGIC;
    output_V_pixel_16_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_16_full_n : IN STD_LOGIC;
    output_V_pixel_16_write : OUT STD_LOGIC;
    output_V_pixel_17_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_17_full_n : IN STD_LOGIC;
    output_V_pixel_17_write : OUT STD_LOGIC;
    output_V_pixel_18_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_18_full_n : IN STD_LOGIC;
    output_V_pixel_18_write : OUT STD_LOGIC;
    output_V_pixel_19_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_19_full_n : IN STD_LOGIC;
    output_V_pixel_19_write : OUT STD_LOGIC;
    output_V_pixel_20_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_20_full_n : IN STD_LOGIC;
    output_V_pixel_20_write : OUT STD_LOGIC;
    output_V_pixel_21_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_21_full_n : IN STD_LOGIC;
    output_V_pixel_21_write : OUT STD_LOGIC;
    output_V_pixel_22_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_22_full_n : IN STD_LOGIC;
    output_V_pixel_22_write : OUT STD_LOGIC;
    output_V_pixel_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_23_full_n : IN STD_LOGIC;
    output_V_pixel_23_write : OUT STD_LOGIC;
    output_V_pixel_24_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_24_full_n : IN STD_LOGIC;
    output_V_pixel_24_write : OUT STD_LOGIC;
    output_V_pixel_25_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_25_full_n : IN STD_LOGIC;
    output_V_pixel_25_write : OUT STD_LOGIC;
    output_V_pixel_26_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_26_full_n : IN STD_LOGIC;
    output_V_pixel_26_write : OUT STD_LOGIC;
    output_V_pixel_27_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_27_full_n : IN STD_LOGIC;
    output_V_pixel_27_write : OUT STD_LOGIC;
    output_V_pixel_28_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_28_full_n : IN STD_LOGIC;
    output_V_pixel_28_write : OUT STD_LOGIC;
    output_V_pixel_29_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_29_full_n : IN STD_LOGIC;
    output_V_pixel_29_write : OUT STD_LOGIC;
    output_V_pixel_30_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_30_full_n : IN STD_LOGIC;
    output_V_pixel_30_write : OUT STD_LOGIC;
    output_V_pixel_31_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_31_full_n : IN STD_LOGIC;
    output_V_pixel_31_write : OUT STD_LOGIC;
    output_V_pixel_32_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_32_full_n : IN STD_LOGIC;
    output_V_pixel_32_write : OUT STD_LOGIC;
    output_V_pixel_33_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_33_full_n : IN STD_LOGIC;
    output_V_pixel_33_write : OUT STD_LOGIC;
    output_V_pixel_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_34_full_n : IN STD_LOGIC;
    output_V_pixel_34_write : OUT STD_LOGIC;
    output_V_pixel_35_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_35_full_n : IN STD_LOGIC;
    output_V_pixel_35_write : OUT STD_LOGIC;
    output_V_pixel_36_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_36_full_n : IN STD_LOGIC;
    output_V_pixel_36_write : OUT STD_LOGIC;
    output_V_pixel_37_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_37_full_n : IN STD_LOGIC;
    output_V_pixel_37_write : OUT STD_LOGIC;
    output_V_pixel_38_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_38_full_n : IN STD_LOGIC;
    output_V_pixel_38_write : OUT STD_LOGIC;
    output_V_pixel_39_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_39_full_n : IN STD_LOGIC;
    output_V_pixel_39_write : OUT STD_LOGIC;
    output_V_pixel_40_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_40_full_n : IN STD_LOGIC;
    output_V_pixel_40_write : OUT STD_LOGIC;
    output_V_pixel_41_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_41_full_n : IN STD_LOGIC;
    output_V_pixel_41_write : OUT STD_LOGIC;
    output_V_pixel_42_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_42_full_n : IN STD_LOGIC;
    output_V_pixel_42_write : OUT STD_LOGIC;
    output_V_pixel_43_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_43_full_n : IN STD_LOGIC;
    output_V_pixel_43_write : OUT STD_LOGIC;
    output_V_pixel_44_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_44_full_n : IN STD_LOGIC;
    output_V_pixel_44_write : OUT STD_LOGIC;
    output_V_pixel_45_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_45_full_n : IN STD_LOGIC;
    output_V_pixel_45_write : OUT STD_LOGIC;
    output_V_pixel_46_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_46_full_n : IN STD_LOGIC;
    output_V_pixel_46_write : OUT STD_LOGIC;
    output_V_pixel_47_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_47_full_n : IN STD_LOGIC;
    output_V_pixel_47_write : OUT STD_LOGIC;
    output_V_pixel_48_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_48_full_n : IN STD_LOGIC;
    output_V_pixel_48_write : OUT STD_LOGIC;
    output_V_pixel_49_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_49_full_n : IN STD_LOGIC;
    output_V_pixel_49_write : OUT STD_LOGIC;
    output_V_pixel_50_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_50_full_n : IN STD_LOGIC;
    output_V_pixel_50_write : OUT STD_LOGIC;
    output_V_pixel_51_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_51_full_n : IN STD_LOGIC;
    output_V_pixel_51_write : OUT STD_LOGIC;
    output_V_pixel_52_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_52_full_n : IN STD_LOGIC;
    output_V_pixel_52_write : OUT STD_LOGIC;
    output_V_pixel_53_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_53_full_n : IN STD_LOGIC;
    output_V_pixel_53_write : OUT STD_LOGIC;
    output_V_pixel_54_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_54_full_n : IN STD_LOGIC;
    output_V_pixel_54_write : OUT STD_LOGIC;
    output_V_pixel_55_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_55_full_n : IN STD_LOGIC;
    output_V_pixel_55_write : OUT STD_LOGIC;
    output_V_pixel_56_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_56_full_n : IN STD_LOGIC;
    output_V_pixel_56_write : OUT STD_LOGIC;
    output_V_pixel_57_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_57_full_n : IN STD_LOGIC;
    output_V_pixel_57_write : OUT STD_LOGIC;
    output_V_pixel_58_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_58_full_n : IN STD_LOGIC;
    output_V_pixel_58_write : OUT STD_LOGIC;
    output_V_pixel_59_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_59_full_n : IN STD_LOGIC;
    output_V_pixel_59_write : OUT STD_LOGIC;
    output_V_pixel_60_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_60_full_n : IN STD_LOGIC;
    output_V_pixel_60_write : OUT STD_LOGIC;
    output_V_pixel_61_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_61_full_n : IN STD_LOGIC;
    output_V_pixel_61_write : OUT STD_LOGIC;
    output_V_pixel_62_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_62_full_n : IN STD_LOGIC;
    output_V_pixel_62_write : OUT STD_LOGIC;
    output_V_pixel_63_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_63_full_n : IN STD_LOGIC;
    output_V_pixel_63_write : OUT STD_LOGIC;
    output_V_pixel_64_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_64_full_n : IN STD_LOGIC;
    output_V_pixel_64_write : OUT STD_LOGIC;
    output_V_pixel_65_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_65_full_n : IN STD_LOGIC;
    output_V_pixel_65_write : OUT STD_LOGIC;
    output_V_pixel_66_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_66_full_n : IN STD_LOGIC;
    output_V_pixel_66_write : OUT STD_LOGIC;
    output_V_pixel_67_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_67_full_n : IN STD_LOGIC;
    output_V_pixel_67_write : OUT STD_LOGIC;
    output_V_pixel_68_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_68_full_n : IN STD_LOGIC;
    output_V_pixel_68_write : OUT STD_LOGIC;
    output_V_pixel_69_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_69_full_n : IN STD_LOGIC;
    output_V_pixel_69_write : OUT STD_LOGIC;
    output_V_pixel_70_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_70_full_n : IN STD_LOGIC;
    output_V_pixel_70_write : OUT STD_LOGIC );
end;


architecture behav of Sobel_magnitude_strm is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_st11_fsm_2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_21 : BOOLEAN;
    signal grad_x_V_pixel_0_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_886 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal exitcond1_reg_5195 : STD_LOGIC_VECTOR (0 downto 0);
    signal grad_x_V_pixel_1_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_2_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_3_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_4_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_5_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_6_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_7_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_8_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_9_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_10_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_11_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_12_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_13_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_14_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_15_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_16_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_17_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_18_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_19_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_20_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_21_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_22_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_23_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_24_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_25_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_26_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_27_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_28_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_29_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_30_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_31_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_32_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_33_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_34_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_35_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_36_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_37_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_38_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_39_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_40_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_41_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_42_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_43_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_44_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_45_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_46_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_47_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_48_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_49_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_50_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_51_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_52_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_53_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_54_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_55_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_56_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_57_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_58_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_59_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_60_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_61_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_62_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_63_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_64_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_65_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_66_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_67_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_68_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_69_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_70_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_0_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_1_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_2_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_3_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_4_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_5_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_6_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_7_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_8_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_9_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_10_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_11_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_12_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_13_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_14_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_15_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_16_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_17_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_18_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_19_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_20_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_21_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_22_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_23_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_24_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_25_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_26_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_27_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_28_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_29_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_30_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_31_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_32_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_33_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_34_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_35_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_36_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_37_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_38_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_39_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_40_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_41_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_42_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_43_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_44_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_45_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_46_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_47_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_48_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_49_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_50_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_51_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_52_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_53_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_54_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_55_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_56_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_57_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_58_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_59_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_60_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_61_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_62_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_63_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_64_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_65_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_66_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_67_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_68_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_69_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_70_blk_n : STD_LOGIC;
    signal output_V_pixel_0_blk_n : STD_LOGIC;
    signal ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_pixel_1_blk_n : STD_LOGIC;
    signal output_V_pixel_2_blk_n : STD_LOGIC;
    signal output_V_pixel_3_blk_n : STD_LOGIC;
    signal output_V_pixel_4_blk_n : STD_LOGIC;
    signal output_V_pixel_5_blk_n : STD_LOGIC;
    signal output_V_pixel_6_blk_n : STD_LOGIC;
    signal output_V_pixel_7_blk_n : STD_LOGIC;
    signal output_V_pixel_8_blk_n : STD_LOGIC;
    signal output_V_pixel_9_blk_n : STD_LOGIC;
    signal output_V_pixel_10_blk_n : STD_LOGIC;
    signal output_V_pixel_11_blk_n : STD_LOGIC;
    signal output_V_pixel_12_blk_n : STD_LOGIC;
    signal output_V_pixel_13_blk_n : STD_LOGIC;
    signal output_V_pixel_14_blk_n : STD_LOGIC;
    signal output_V_pixel_15_blk_n : STD_LOGIC;
    signal output_V_pixel_16_blk_n : STD_LOGIC;
    signal output_V_pixel_17_blk_n : STD_LOGIC;
    signal output_V_pixel_18_blk_n : STD_LOGIC;
    signal output_V_pixel_19_blk_n : STD_LOGIC;
    signal output_V_pixel_20_blk_n : STD_LOGIC;
    signal output_V_pixel_21_blk_n : STD_LOGIC;
    signal output_V_pixel_22_blk_n : STD_LOGIC;
    signal output_V_pixel_23_blk_n : STD_LOGIC;
    signal output_V_pixel_24_blk_n : STD_LOGIC;
    signal output_V_pixel_25_blk_n : STD_LOGIC;
    signal output_V_pixel_26_blk_n : STD_LOGIC;
    signal output_V_pixel_27_blk_n : STD_LOGIC;
    signal output_V_pixel_28_blk_n : STD_LOGIC;
    signal output_V_pixel_29_blk_n : STD_LOGIC;
    signal output_V_pixel_30_blk_n : STD_LOGIC;
    signal output_V_pixel_31_blk_n : STD_LOGIC;
    signal output_V_pixel_32_blk_n : STD_LOGIC;
    signal output_V_pixel_33_blk_n : STD_LOGIC;
    signal output_V_pixel_34_blk_n : STD_LOGIC;
    signal output_V_pixel_35_blk_n : STD_LOGIC;
    signal output_V_pixel_36_blk_n : STD_LOGIC;
    signal output_V_pixel_37_blk_n : STD_LOGIC;
    signal output_V_pixel_38_blk_n : STD_LOGIC;
    signal output_V_pixel_39_blk_n : STD_LOGIC;
    signal output_V_pixel_40_blk_n : STD_LOGIC;
    signal output_V_pixel_41_blk_n : STD_LOGIC;
    signal output_V_pixel_42_blk_n : STD_LOGIC;
    signal output_V_pixel_43_blk_n : STD_LOGIC;
    signal output_V_pixel_44_blk_n : STD_LOGIC;
    signal output_V_pixel_45_blk_n : STD_LOGIC;
    signal output_V_pixel_46_blk_n : STD_LOGIC;
    signal output_V_pixel_47_blk_n : STD_LOGIC;
    signal output_V_pixel_48_blk_n : STD_LOGIC;
    signal output_V_pixel_49_blk_n : STD_LOGIC;
    signal output_V_pixel_50_blk_n : STD_LOGIC;
    signal output_V_pixel_51_blk_n : STD_LOGIC;
    signal output_V_pixel_52_blk_n : STD_LOGIC;
    signal output_V_pixel_53_blk_n : STD_LOGIC;
    signal output_V_pixel_54_blk_n : STD_LOGIC;
    signal output_V_pixel_55_blk_n : STD_LOGIC;
    signal output_V_pixel_56_blk_n : STD_LOGIC;
    signal output_V_pixel_57_blk_n : STD_LOGIC;
    signal output_V_pixel_58_blk_n : STD_LOGIC;
    signal output_V_pixel_59_blk_n : STD_LOGIC;
    signal output_V_pixel_60_blk_n : STD_LOGIC;
    signal output_V_pixel_61_blk_n : STD_LOGIC;
    signal output_V_pixel_62_blk_n : STD_LOGIC;
    signal output_V_pixel_63_blk_n : STD_LOGIC;
    signal output_V_pixel_64_blk_n : STD_LOGIC;
    signal output_V_pixel_65_blk_n : STD_LOGIC;
    signal output_V_pixel_66_blk_n : STD_LOGIC;
    signal output_V_pixel_67_blk_n : STD_LOGIC;
    signal output_V_pixel_68_blk_n : STD_LOGIC;
    signal output_V_pixel_69_blk_n : STD_LOGIC;
    signal output_V_pixel_70_blk_n : STD_LOGIC;
    signal x_reg_2687 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond1_fu_3124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grad_x_V_pixel_10_status : STD_LOGIC;
    signal grad_y_V_pixel_10_status : STD_LOGIC;
    signal ap_sig_1136 : BOOLEAN;
    signal output_V_pixel_11_status : STD_LOGIC;
    signal ap_sig_1141 : BOOLEAN;
    signal ap_reg_ppstg_exitcond1_reg_5195_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond1_reg_5195_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond1_reg_5195_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond1_reg_5195_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond1_reg_5195_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond1_reg_5195_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_3130_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1423_reg_5204 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1424_fu_3854_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1424_reg_5209 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1425_reg_5214 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1426_fu_3866_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1426_reg_5219 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1427_reg_5224 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1428_fu_3878_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1428_reg_5229 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1429_reg_5234 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1430_fu_3890_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1430_reg_5239 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1431_reg_5244 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1432_fu_3902_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1432_reg_5249 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1433_reg_5254 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1434_fu_3914_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1434_reg_5259 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1435_reg_5264 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1436_fu_3926_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1436_reg_5269 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1437_reg_5274 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1438_fu_3938_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1438_reg_5279 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1439_reg_5284 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1440_fu_3950_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1440_reg_5289 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1441_reg_5294 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1442_fu_3962_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1442_reg_5299 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1443_reg_5304 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1444_fu_3974_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1444_reg_5309 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1445_reg_5314 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1446_fu_3986_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1446_reg_5319 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1447_reg_5324 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1448_fu_3998_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1448_reg_5329 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1449_reg_5334 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1450_fu_4010_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1450_reg_5339 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1451_reg_5344 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1452_fu_4022_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1452_reg_5349 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1453_reg_5354 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1454_fu_4034_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1454_reg_5359 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1455_reg_5364 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1456_fu_4046_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1456_reg_5369 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1457_reg_5374 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1458_fu_4058_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1458_reg_5379 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1459_reg_5384 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1460_fu_4070_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1460_reg_5389 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1461_reg_5394 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1462_fu_4082_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1462_reg_5399 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1463_reg_5404 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1464_fu_4094_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1464_reg_5409 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1465_reg_5414 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1466_fu_4106_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1466_reg_5419 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1467_reg_5424 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1468_fu_4118_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1468_reg_5429 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1469_reg_5434 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1470_fu_4130_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1470_reg_5439 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1471_reg_5444 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1472_fu_4142_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1472_reg_5449 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1473_reg_5454 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1474_fu_4154_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1474_reg_5459 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1475_reg_5464 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1476_fu_4166_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1476_reg_5469 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1477_reg_5474 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1478_fu_4178_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1478_reg_5479 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1479_reg_5484 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1480_fu_4190_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1480_reg_5489 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1481_reg_5494 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1482_fu_4202_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1482_reg_5499 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1483_reg_5504 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1484_fu_4214_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1484_reg_5509 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1485_reg_5514 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1486_fu_4226_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1486_reg_5519 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1487_reg_5524 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1488_fu_4238_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1488_reg_5529 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1489_reg_5534 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1490_fu_4250_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1490_reg_5539 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1491_reg_5544 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1492_fu_4262_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1492_reg_5549 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1493_reg_5554 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1494_fu_4274_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1494_reg_5559 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1495_reg_5564 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1496_fu_4286_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1496_reg_5569 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1497_reg_5574 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1498_fu_4298_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1498_reg_5579 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1499_reg_5584 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1500_fu_4310_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1500_reg_5589 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1501_reg_5594 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1502_fu_4322_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1502_reg_5599 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1503_reg_5604 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1504_fu_4334_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1504_reg_5609 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1505_reg_5614 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1506_fu_4346_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1506_reg_5619 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1507_reg_5624 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1508_fu_4358_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1508_reg_5629 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1509_reg_5634 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1510_fu_4370_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1510_reg_5639 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1511_reg_5644 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1512_fu_4382_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1512_reg_5649 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1513_reg_5654 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1514_fu_4394_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1514_reg_5659 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1515_reg_5664 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1516_fu_4406_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1516_reg_5669 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1517_reg_5674 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1518_fu_4418_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1518_reg_5679 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1519_reg_5684 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1520_fu_4430_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1520_reg_5689 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1521_reg_5694 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1522_fu_4442_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1522_reg_5699 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1523_reg_5704 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1524_fu_4454_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1524_reg_5709 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1525_reg_5714 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1526_fu_4466_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1526_reg_5719 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1527_reg_5724 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1528_fu_4478_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1528_reg_5729 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1529_reg_5734 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1530_fu_4490_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1530_reg_5739 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1531_reg_5744 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1532_fu_4502_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1532_reg_5749 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1533_reg_5754 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1534_fu_4514_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1534_reg_5759 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1535_reg_5764 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1536_fu_4526_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1536_reg_5769 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1537_reg_5774 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1538_fu_4538_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1538_reg_5779 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1539_reg_5784 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1540_fu_4550_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1540_reg_5789 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1541_reg_5794 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1542_fu_4562_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1542_reg_5799 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1543_reg_5804 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1544_fu_4574_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1544_reg_5809 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1545_reg_5814 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1546_fu_4586_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1546_reg_5819 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1547_reg_5824 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1548_fu_4598_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1548_reg_5829 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1549_reg_5834 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1550_fu_4610_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1550_reg_5839 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1551_reg_5844 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1552_fu_4622_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1552_reg_5849 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1553_reg_5854 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1554_fu_4634_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1554_reg_5859 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1555_reg_5864 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1556_fu_4646_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1556_reg_5869 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1557_reg_5874 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1558_fu_4658_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1558_reg_5879 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1559_reg_5884 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1560_fu_4670_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1560_reg_5889 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1561_reg_5894 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1562_fu_4682_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1562_reg_5899 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1563_reg_5904 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1564_fu_4694_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1564_reg_5909 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_1446 : BOOLEAN;
    signal grp_Sobel_process_magnitude_fu_2698_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2698_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2704_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2704_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2710_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2710_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2716_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2716_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2722_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2722_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2728_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2728_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2734_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2734_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2740_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2740_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2746_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2746_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2752_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2752_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2758_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2758_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2764_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2764_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2770_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2770_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2776_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2776_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2782_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2782_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2788_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2788_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2794_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2794_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2800_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2800_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2806_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2806_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2812_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2812_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2818_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2818_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2824_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2824_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2830_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2830_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2836_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2836_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2842_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2842_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2848_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2848_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2854_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2854_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2860_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2860_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2866_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2866_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2872_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2872_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2878_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2878_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2884_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2884_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2890_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2890_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2896_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2896_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2902_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2902_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2908_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2908_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2914_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2914_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2920_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2920_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2926_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2926_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2932_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2932_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2938_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2938_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2944_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2944_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2950_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2950_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2956_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2956_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2962_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2962_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2968_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2968_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2974_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2974_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2980_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2980_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2986_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2986_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2992_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2992_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_2998_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_2998_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3004_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3004_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3010_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3010_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3016_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3016_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3022_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3022_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3028_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3028_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3034_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3034_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3040_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3040_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3046_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3046_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3052_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3052_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3058_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3058_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3064_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3064_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3070_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3070_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3076_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3076_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3082_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3082_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3088_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3088_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3094_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3094_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3100_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3100_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3106_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3106_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3112_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3112_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_3118_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_3118_ap_ce : STD_LOGIC;
    signal grad_x_V_pixel_10_update : STD_LOGIC;
    signal grad_y_V_pixel_10_update : STD_LOGIC;
    signal output_V_pixel_11_update : STD_LOGIC;
    signal ap_sig_cseq_ST_st11_fsm_2 : STD_LOGIC;
    signal ap_sig_13069 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);

    component Sobel_process_magnitude IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        real_data : IN STD_LOGIC_VECTOR (7 downto 0);
        imag_data : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_Sobel_process_magnitude_fu_2698 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_0_dout,
        imag_data => grad_x_V_pixel_0_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2698_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2698_ap_ce);

    grp_Sobel_process_magnitude_fu_2704 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_1_dout,
        imag_data => grad_x_V_pixel_1_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2704_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2704_ap_ce);

    grp_Sobel_process_magnitude_fu_2710 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_2_dout,
        imag_data => grad_x_V_pixel_2_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2710_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2710_ap_ce);

    grp_Sobel_process_magnitude_fu_2716 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_3_dout,
        imag_data => grad_x_V_pixel_3_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2716_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2716_ap_ce);

    grp_Sobel_process_magnitude_fu_2722 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_4_dout,
        imag_data => grad_x_V_pixel_4_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2722_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2722_ap_ce);

    grp_Sobel_process_magnitude_fu_2728 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_5_dout,
        imag_data => grad_x_V_pixel_5_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2728_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2728_ap_ce);

    grp_Sobel_process_magnitude_fu_2734 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_6_dout,
        imag_data => grad_x_V_pixel_6_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2734_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2734_ap_ce);

    grp_Sobel_process_magnitude_fu_2740 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_7_dout,
        imag_data => grad_x_V_pixel_7_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2740_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2740_ap_ce);

    grp_Sobel_process_magnitude_fu_2746 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_8_dout,
        imag_data => grad_x_V_pixel_8_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2746_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2746_ap_ce);

    grp_Sobel_process_magnitude_fu_2752 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_9_dout,
        imag_data => grad_x_V_pixel_9_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2752_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2752_ap_ce);

    grp_Sobel_process_magnitude_fu_2758 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_10_dout,
        imag_data => grad_x_V_pixel_10_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2758_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2758_ap_ce);

    grp_Sobel_process_magnitude_fu_2764 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_11_dout,
        imag_data => grad_x_V_pixel_11_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2764_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2764_ap_ce);

    grp_Sobel_process_magnitude_fu_2770 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_12_dout,
        imag_data => grad_x_V_pixel_12_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2770_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2770_ap_ce);

    grp_Sobel_process_magnitude_fu_2776 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_13_dout,
        imag_data => grad_x_V_pixel_13_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2776_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2776_ap_ce);

    grp_Sobel_process_magnitude_fu_2782 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_14_dout,
        imag_data => grad_x_V_pixel_14_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2782_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2782_ap_ce);

    grp_Sobel_process_magnitude_fu_2788 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_15_dout,
        imag_data => grad_x_V_pixel_15_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2788_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2788_ap_ce);

    grp_Sobel_process_magnitude_fu_2794 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_16_dout,
        imag_data => grad_x_V_pixel_16_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2794_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2794_ap_ce);

    grp_Sobel_process_magnitude_fu_2800 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_17_dout,
        imag_data => grad_x_V_pixel_17_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2800_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2800_ap_ce);

    grp_Sobel_process_magnitude_fu_2806 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_18_dout,
        imag_data => grad_x_V_pixel_18_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2806_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2806_ap_ce);

    grp_Sobel_process_magnitude_fu_2812 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_19_dout,
        imag_data => grad_x_V_pixel_19_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2812_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2812_ap_ce);

    grp_Sobel_process_magnitude_fu_2818 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_20_dout,
        imag_data => grad_x_V_pixel_20_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2818_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2818_ap_ce);

    grp_Sobel_process_magnitude_fu_2824 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_21_dout,
        imag_data => grad_x_V_pixel_21_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2824_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2824_ap_ce);

    grp_Sobel_process_magnitude_fu_2830 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_22_dout,
        imag_data => grad_x_V_pixel_22_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2830_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2830_ap_ce);

    grp_Sobel_process_magnitude_fu_2836 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_23_dout,
        imag_data => grad_x_V_pixel_23_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2836_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2836_ap_ce);

    grp_Sobel_process_magnitude_fu_2842 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_24_dout,
        imag_data => grad_x_V_pixel_24_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2842_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2842_ap_ce);

    grp_Sobel_process_magnitude_fu_2848 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_25_dout,
        imag_data => grad_x_V_pixel_25_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2848_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2848_ap_ce);

    grp_Sobel_process_magnitude_fu_2854 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_26_dout,
        imag_data => grad_x_V_pixel_26_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2854_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2854_ap_ce);

    grp_Sobel_process_magnitude_fu_2860 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_27_dout,
        imag_data => grad_x_V_pixel_27_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2860_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2860_ap_ce);

    grp_Sobel_process_magnitude_fu_2866 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_28_dout,
        imag_data => grad_x_V_pixel_28_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2866_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2866_ap_ce);

    grp_Sobel_process_magnitude_fu_2872 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_29_dout,
        imag_data => grad_x_V_pixel_29_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2872_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2872_ap_ce);

    grp_Sobel_process_magnitude_fu_2878 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_30_dout,
        imag_data => grad_x_V_pixel_30_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2878_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2878_ap_ce);

    grp_Sobel_process_magnitude_fu_2884 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_31_dout,
        imag_data => grad_x_V_pixel_31_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2884_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2884_ap_ce);

    grp_Sobel_process_magnitude_fu_2890 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_32_dout,
        imag_data => grad_x_V_pixel_32_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2890_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2890_ap_ce);

    grp_Sobel_process_magnitude_fu_2896 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_33_dout,
        imag_data => grad_x_V_pixel_33_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2896_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2896_ap_ce);

    grp_Sobel_process_magnitude_fu_2902 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_34_dout,
        imag_data => grad_x_V_pixel_34_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2902_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2902_ap_ce);

    grp_Sobel_process_magnitude_fu_2908 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_35_dout,
        imag_data => grad_x_V_pixel_35_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2908_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2908_ap_ce);

    grp_Sobel_process_magnitude_fu_2914 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_36_dout,
        imag_data => grad_x_V_pixel_36_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2914_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2914_ap_ce);

    grp_Sobel_process_magnitude_fu_2920 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_37_dout,
        imag_data => grad_x_V_pixel_37_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2920_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2920_ap_ce);

    grp_Sobel_process_magnitude_fu_2926 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_38_dout,
        imag_data => grad_x_V_pixel_38_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2926_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2926_ap_ce);

    grp_Sobel_process_magnitude_fu_2932 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_39_dout,
        imag_data => grad_x_V_pixel_39_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2932_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2932_ap_ce);

    grp_Sobel_process_magnitude_fu_2938 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_40_dout,
        imag_data => grad_x_V_pixel_40_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2938_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2938_ap_ce);

    grp_Sobel_process_magnitude_fu_2944 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_41_dout,
        imag_data => grad_x_V_pixel_41_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2944_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2944_ap_ce);

    grp_Sobel_process_magnitude_fu_2950 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_42_dout,
        imag_data => grad_x_V_pixel_42_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2950_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2950_ap_ce);

    grp_Sobel_process_magnitude_fu_2956 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_43_dout,
        imag_data => grad_x_V_pixel_43_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2956_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2956_ap_ce);

    grp_Sobel_process_magnitude_fu_2962 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_44_dout,
        imag_data => grad_x_V_pixel_44_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2962_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2962_ap_ce);

    grp_Sobel_process_magnitude_fu_2968 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_45_dout,
        imag_data => grad_x_V_pixel_45_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2968_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2968_ap_ce);

    grp_Sobel_process_magnitude_fu_2974 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_46_dout,
        imag_data => grad_x_V_pixel_46_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2974_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2974_ap_ce);

    grp_Sobel_process_magnitude_fu_2980 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_47_dout,
        imag_data => grad_x_V_pixel_47_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2980_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2980_ap_ce);

    grp_Sobel_process_magnitude_fu_2986 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_48_dout,
        imag_data => grad_x_V_pixel_48_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2986_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2986_ap_ce);

    grp_Sobel_process_magnitude_fu_2992 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_49_dout,
        imag_data => grad_x_V_pixel_49_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2992_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2992_ap_ce);

    grp_Sobel_process_magnitude_fu_2998 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_50_dout,
        imag_data => grad_x_V_pixel_50_dout,
        ap_return => grp_Sobel_process_magnitude_fu_2998_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_2998_ap_ce);

    grp_Sobel_process_magnitude_fu_3004 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_51_dout,
        imag_data => grad_x_V_pixel_51_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3004_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3004_ap_ce);

    grp_Sobel_process_magnitude_fu_3010 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_52_dout,
        imag_data => grad_x_V_pixel_52_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3010_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3010_ap_ce);

    grp_Sobel_process_magnitude_fu_3016 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_53_dout,
        imag_data => grad_x_V_pixel_53_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3016_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3016_ap_ce);

    grp_Sobel_process_magnitude_fu_3022 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_54_dout,
        imag_data => grad_x_V_pixel_54_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3022_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3022_ap_ce);

    grp_Sobel_process_magnitude_fu_3028 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_55_dout,
        imag_data => grad_x_V_pixel_55_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3028_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3028_ap_ce);

    grp_Sobel_process_magnitude_fu_3034 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_56_dout,
        imag_data => grad_x_V_pixel_56_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3034_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3034_ap_ce);

    grp_Sobel_process_magnitude_fu_3040 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_57_dout,
        imag_data => grad_x_V_pixel_57_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3040_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3040_ap_ce);

    grp_Sobel_process_magnitude_fu_3046 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_58_dout,
        imag_data => grad_x_V_pixel_58_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3046_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3046_ap_ce);

    grp_Sobel_process_magnitude_fu_3052 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_59_dout,
        imag_data => grad_x_V_pixel_59_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3052_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3052_ap_ce);

    grp_Sobel_process_magnitude_fu_3058 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_60_dout,
        imag_data => grad_x_V_pixel_60_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3058_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3058_ap_ce);

    grp_Sobel_process_magnitude_fu_3064 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_61_dout,
        imag_data => grad_x_V_pixel_61_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3064_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3064_ap_ce);

    grp_Sobel_process_magnitude_fu_3070 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_62_dout,
        imag_data => grad_x_V_pixel_62_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3070_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3070_ap_ce);

    grp_Sobel_process_magnitude_fu_3076 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_63_dout,
        imag_data => grad_x_V_pixel_63_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3076_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3076_ap_ce);

    grp_Sobel_process_magnitude_fu_3082 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_64_dout,
        imag_data => grad_x_V_pixel_64_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3082_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3082_ap_ce);

    grp_Sobel_process_magnitude_fu_3088 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_65_dout,
        imag_data => grad_x_V_pixel_65_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3088_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3088_ap_ce);

    grp_Sobel_process_magnitude_fu_3094 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_66_dout,
        imag_data => grad_x_V_pixel_66_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3094_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3094_ap_ce);

    grp_Sobel_process_magnitude_fu_3100 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_67_dout,
        imag_data => grad_x_V_pixel_67_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3100_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3100_ap_ce);

    grp_Sobel_process_magnitude_fu_3106 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_68_dout,
        imag_data => grad_x_V_pixel_68_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3106_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3106_ap_ce);

    grp_Sobel_process_magnitude_fu_3112 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_69_dout,
        imag_data => grad_x_V_pixel_69_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3112_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3112_ap_ce);

    grp_Sobel_process_magnitude_fu_3118 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => grad_y_V_pixel_70_dout,
        imag_data => grad_x_V_pixel_70_dout,
        ap_return => grp_Sobel_process_magnitude_fu_3118_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_3118_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_2)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))) and not((ap_const_lv1_0 = exitcond1_fu_3124_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1446))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))) and (ap_const_lv1_0 = exitcond1_fu_3124_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1446)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))) and not((ap_const_lv1_0 = exitcond1_fu_3124_p2))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141)))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1446))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    x_reg_2687_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))) and (ap_const_lv1_0 = exitcond1_fu_3124_p2))) then 
                x_reg_2687 <= x_2_fu_3130_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1446))) then 
                x_reg_2687 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then
                ap_reg_ppstg_exitcond1_reg_5195_pp0_iter1 <= exitcond1_reg_5195;
                exitcond1_reg_5195 <= exitcond1_fu_3124_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141)))) then
                ap_reg_ppstg_exitcond1_reg_5195_pp0_iter2 <= ap_reg_ppstg_exitcond1_reg_5195_pp0_iter1;
                ap_reg_ppstg_exitcond1_reg_5195_pp0_iter3 <= ap_reg_ppstg_exitcond1_reg_5195_pp0_iter2;
                ap_reg_ppstg_exitcond1_reg_5195_pp0_iter4 <= ap_reg_ppstg_exitcond1_reg_5195_pp0_iter3;
                ap_reg_ppstg_exitcond1_reg_5195_pp0_iter5 <= ap_reg_ppstg_exitcond1_reg_5195_pp0_iter4;
                ap_reg_ppstg_exitcond1_reg_5195_pp0_iter6 <= ap_reg_ppstg_exitcond1_reg_5195_pp0_iter5;
                ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7 <= ap_reg_ppstg_exitcond1_reg_5195_pp0_iter6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter6))) then
                tmp_1423_reg_5204 <= grp_Sobel_process_magnitude_fu_2698_ap_return(8 downto 8);
                tmp_1424_reg_5209 <= tmp_1424_fu_3854_p1;
                tmp_1425_reg_5214 <= grp_Sobel_process_magnitude_fu_2704_ap_return(8 downto 8);
                tmp_1426_reg_5219 <= tmp_1426_fu_3866_p1;
                tmp_1427_reg_5224 <= grp_Sobel_process_magnitude_fu_2710_ap_return(8 downto 8);
                tmp_1428_reg_5229 <= tmp_1428_fu_3878_p1;
                tmp_1429_reg_5234 <= grp_Sobel_process_magnitude_fu_2716_ap_return(8 downto 8);
                tmp_1430_reg_5239 <= tmp_1430_fu_3890_p1;
                tmp_1431_reg_5244 <= grp_Sobel_process_magnitude_fu_2722_ap_return(8 downto 8);
                tmp_1432_reg_5249 <= tmp_1432_fu_3902_p1;
                tmp_1433_reg_5254 <= grp_Sobel_process_magnitude_fu_2728_ap_return(8 downto 8);
                tmp_1434_reg_5259 <= tmp_1434_fu_3914_p1;
                tmp_1435_reg_5264 <= grp_Sobel_process_magnitude_fu_2734_ap_return(8 downto 8);
                tmp_1436_reg_5269 <= tmp_1436_fu_3926_p1;
                tmp_1437_reg_5274 <= grp_Sobel_process_magnitude_fu_2740_ap_return(8 downto 8);
                tmp_1438_reg_5279 <= tmp_1438_fu_3938_p1;
                tmp_1439_reg_5284 <= grp_Sobel_process_magnitude_fu_2746_ap_return(8 downto 8);
                tmp_1440_reg_5289 <= tmp_1440_fu_3950_p1;
                tmp_1441_reg_5294 <= grp_Sobel_process_magnitude_fu_2752_ap_return(8 downto 8);
                tmp_1442_reg_5299 <= tmp_1442_fu_3962_p1;
                tmp_1443_reg_5304 <= grp_Sobel_process_magnitude_fu_2758_ap_return(8 downto 8);
                tmp_1444_reg_5309 <= tmp_1444_fu_3974_p1;
                tmp_1445_reg_5314 <= grp_Sobel_process_magnitude_fu_2764_ap_return(8 downto 8);
                tmp_1446_reg_5319 <= tmp_1446_fu_3986_p1;
                tmp_1447_reg_5324 <= grp_Sobel_process_magnitude_fu_2770_ap_return(8 downto 8);
                tmp_1448_reg_5329 <= tmp_1448_fu_3998_p1;
                tmp_1449_reg_5334 <= grp_Sobel_process_magnitude_fu_2776_ap_return(8 downto 8);
                tmp_1450_reg_5339 <= tmp_1450_fu_4010_p1;
                tmp_1451_reg_5344 <= grp_Sobel_process_magnitude_fu_2782_ap_return(8 downto 8);
                tmp_1452_reg_5349 <= tmp_1452_fu_4022_p1;
                tmp_1453_reg_5354 <= grp_Sobel_process_magnitude_fu_2788_ap_return(8 downto 8);
                tmp_1454_reg_5359 <= tmp_1454_fu_4034_p1;
                tmp_1455_reg_5364 <= grp_Sobel_process_magnitude_fu_2794_ap_return(8 downto 8);
                tmp_1456_reg_5369 <= tmp_1456_fu_4046_p1;
                tmp_1457_reg_5374 <= grp_Sobel_process_magnitude_fu_2800_ap_return(8 downto 8);
                tmp_1458_reg_5379 <= tmp_1458_fu_4058_p1;
                tmp_1459_reg_5384 <= grp_Sobel_process_magnitude_fu_2806_ap_return(8 downto 8);
                tmp_1460_reg_5389 <= tmp_1460_fu_4070_p1;
                tmp_1461_reg_5394 <= grp_Sobel_process_magnitude_fu_2812_ap_return(8 downto 8);
                tmp_1462_reg_5399 <= tmp_1462_fu_4082_p1;
                tmp_1463_reg_5404 <= grp_Sobel_process_magnitude_fu_2818_ap_return(8 downto 8);
                tmp_1464_reg_5409 <= tmp_1464_fu_4094_p1;
                tmp_1465_reg_5414 <= grp_Sobel_process_magnitude_fu_2824_ap_return(8 downto 8);
                tmp_1466_reg_5419 <= tmp_1466_fu_4106_p1;
                tmp_1467_reg_5424 <= grp_Sobel_process_magnitude_fu_2830_ap_return(8 downto 8);
                tmp_1468_reg_5429 <= tmp_1468_fu_4118_p1;
                tmp_1469_reg_5434 <= grp_Sobel_process_magnitude_fu_2836_ap_return(8 downto 8);
                tmp_1470_reg_5439 <= tmp_1470_fu_4130_p1;
                tmp_1471_reg_5444 <= grp_Sobel_process_magnitude_fu_2842_ap_return(8 downto 8);
                tmp_1472_reg_5449 <= tmp_1472_fu_4142_p1;
                tmp_1473_reg_5454 <= grp_Sobel_process_magnitude_fu_2848_ap_return(8 downto 8);
                tmp_1474_reg_5459 <= tmp_1474_fu_4154_p1;
                tmp_1475_reg_5464 <= grp_Sobel_process_magnitude_fu_2854_ap_return(8 downto 8);
                tmp_1476_reg_5469 <= tmp_1476_fu_4166_p1;
                tmp_1477_reg_5474 <= grp_Sobel_process_magnitude_fu_2860_ap_return(8 downto 8);
                tmp_1478_reg_5479 <= tmp_1478_fu_4178_p1;
                tmp_1479_reg_5484 <= grp_Sobel_process_magnitude_fu_2866_ap_return(8 downto 8);
                tmp_1480_reg_5489 <= tmp_1480_fu_4190_p1;
                tmp_1481_reg_5494 <= grp_Sobel_process_magnitude_fu_2872_ap_return(8 downto 8);
                tmp_1482_reg_5499 <= tmp_1482_fu_4202_p1;
                tmp_1483_reg_5504 <= grp_Sobel_process_magnitude_fu_2878_ap_return(8 downto 8);
                tmp_1484_reg_5509 <= tmp_1484_fu_4214_p1;
                tmp_1485_reg_5514 <= grp_Sobel_process_magnitude_fu_2884_ap_return(8 downto 8);
                tmp_1486_reg_5519 <= tmp_1486_fu_4226_p1;
                tmp_1487_reg_5524 <= grp_Sobel_process_magnitude_fu_2890_ap_return(8 downto 8);
                tmp_1488_reg_5529 <= tmp_1488_fu_4238_p1;
                tmp_1489_reg_5534 <= grp_Sobel_process_magnitude_fu_2896_ap_return(8 downto 8);
                tmp_1490_reg_5539 <= tmp_1490_fu_4250_p1;
                tmp_1491_reg_5544 <= grp_Sobel_process_magnitude_fu_2902_ap_return(8 downto 8);
                tmp_1492_reg_5549 <= tmp_1492_fu_4262_p1;
                tmp_1493_reg_5554 <= grp_Sobel_process_magnitude_fu_2908_ap_return(8 downto 8);
                tmp_1494_reg_5559 <= tmp_1494_fu_4274_p1;
                tmp_1495_reg_5564 <= grp_Sobel_process_magnitude_fu_2914_ap_return(8 downto 8);
                tmp_1496_reg_5569 <= tmp_1496_fu_4286_p1;
                tmp_1497_reg_5574 <= grp_Sobel_process_magnitude_fu_2920_ap_return(8 downto 8);
                tmp_1498_reg_5579 <= tmp_1498_fu_4298_p1;
                tmp_1499_reg_5584 <= grp_Sobel_process_magnitude_fu_2926_ap_return(8 downto 8);
                tmp_1500_reg_5589 <= tmp_1500_fu_4310_p1;
                tmp_1501_reg_5594 <= grp_Sobel_process_magnitude_fu_2932_ap_return(8 downto 8);
                tmp_1502_reg_5599 <= tmp_1502_fu_4322_p1;
                tmp_1503_reg_5604 <= grp_Sobel_process_magnitude_fu_2938_ap_return(8 downto 8);
                tmp_1504_reg_5609 <= tmp_1504_fu_4334_p1;
                tmp_1505_reg_5614 <= grp_Sobel_process_magnitude_fu_2944_ap_return(8 downto 8);
                tmp_1506_reg_5619 <= tmp_1506_fu_4346_p1;
                tmp_1507_reg_5624 <= grp_Sobel_process_magnitude_fu_2950_ap_return(8 downto 8);
                tmp_1508_reg_5629 <= tmp_1508_fu_4358_p1;
                tmp_1509_reg_5634 <= grp_Sobel_process_magnitude_fu_2956_ap_return(8 downto 8);
                tmp_1510_reg_5639 <= tmp_1510_fu_4370_p1;
                tmp_1511_reg_5644 <= grp_Sobel_process_magnitude_fu_2962_ap_return(8 downto 8);
                tmp_1512_reg_5649 <= tmp_1512_fu_4382_p1;
                tmp_1513_reg_5654 <= grp_Sobel_process_magnitude_fu_2968_ap_return(8 downto 8);
                tmp_1514_reg_5659 <= tmp_1514_fu_4394_p1;
                tmp_1515_reg_5664 <= grp_Sobel_process_magnitude_fu_2974_ap_return(8 downto 8);
                tmp_1516_reg_5669 <= tmp_1516_fu_4406_p1;
                tmp_1517_reg_5674 <= grp_Sobel_process_magnitude_fu_2980_ap_return(8 downto 8);
                tmp_1518_reg_5679 <= tmp_1518_fu_4418_p1;
                tmp_1519_reg_5684 <= grp_Sobel_process_magnitude_fu_2986_ap_return(8 downto 8);
                tmp_1520_reg_5689 <= tmp_1520_fu_4430_p1;
                tmp_1521_reg_5694 <= grp_Sobel_process_magnitude_fu_2992_ap_return(8 downto 8);
                tmp_1522_reg_5699 <= tmp_1522_fu_4442_p1;
                tmp_1523_reg_5704 <= grp_Sobel_process_magnitude_fu_2998_ap_return(8 downto 8);
                tmp_1524_reg_5709 <= tmp_1524_fu_4454_p1;
                tmp_1525_reg_5714 <= grp_Sobel_process_magnitude_fu_3004_ap_return(8 downto 8);
                tmp_1526_reg_5719 <= tmp_1526_fu_4466_p1;
                tmp_1527_reg_5724 <= grp_Sobel_process_magnitude_fu_3010_ap_return(8 downto 8);
                tmp_1528_reg_5729 <= tmp_1528_fu_4478_p1;
                tmp_1529_reg_5734 <= grp_Sobel_process_magnitude_fu_3016_ap_return(8 downto 8);
                tmp_1530_reg_5739 <= tmp_1530_fu_4490_p1;
                tmp_1531_reg_5744 <= grp_Sobel_process_magnitude_fu_3022_ap_return(8 downto 8);
                tmp_1532_reg_5749 <= tmp_1532_fu_4502_p1;
                tmp_1533_reg_5754 <= grp_Sobel_process_magnitude_fu_3028_ap_return(8 downto 8);
                tmp_1534_reg_5759 <= tmp_1534_fu_4514_p1;
                tmp_1535_reg_5764 <= grp_Sobel_process_magnitude_fu_3034_ap_return(8 downto 8);
                tmp_1536_reg_5769 <= tmp_1536_fu_4526_p1;
                tmp_1537_reg_5774 <= grp_Sobel_process_magnitude_fu_3040_ap_return(8 downto 8);
                tmp_1538_reg_5779 <= tmp_1538_fu_4538_p1;
                tmp_1539_reg_5784 <= grp_Sobel_process_magnitude_fu_3046_ap_return(8 downto 8);
                tmp_1540_reg_5789 <= tmp_1540_fu_4550_p1;
                tmp_1541_reg_5794 <= grp_Sobel_process_magnitude_fu_3052_ap_return(8 downto 8);
                tmp_1542_reg_5799 <= tmp_1542_fu_4562_p1;
                tmp_1543_reg_5804 <= grp_Sobel_process_magnitude_fu_3058_ap_return(8 downto 8);
                tmp_1544_reg_5809 <= tmp_1544_fu_4574_p1;
                tmp_1545_reg_5814 <= grp_Sobel_process_magnitude_fu_3064_ap_return(8 downto 8);
                tmp_1546_reg_5819 <= tmp_1546_fu_4586_p1;
                tmp_1547_reg_5824 <= grp_Sobel_process_magnitude_fu_3070_ap_return(8 downto 8);
                tmp_1548_reg_5829 <= tmp_1548_fu_4598_p1;
                tmp_1549_reg_5834 <= grp_Sobel_process_magnitude_fu_3076_ap_return(8 downto 8);
                tmp_1550_reg_5839 <= tmp_1550_fu_4610_p1;
                tmp_1551_reg_5844 <= grp_Sobel_process_magnitude_fu_3082_ap_return(8 downto 8);
                tmp_1552_reg_5849 <= tmp_1552_fu_4622_p1;
                tmp_1553_reg_5854 <= grp_Sobel_process_magnitude_fu_3088_ap_return(8 downto 8);
                tmp_1554_reg_5859 <= tmp_1554_fu_4634_p1;
                tmp_1555_reg_5864 <= grp_Sobel_process_magnitude_fu_3094_ap_return(8 downto 8);
                tmp_1556_reg_5869 <= tmp_1556_fu_4646_p1;
                tmp_1557_reg_5874 <= grp_Sobel_process_magnitude_fu_3100_ap_return(8 downto 8);
                tmp_1558_reg_5879 <= tmp_1558_fu_4658_p1;
                tmp_1559_reg_5884 <= grp_Sobel_process_magnitude_fu_3106_ap_return(8 downto 8);
                tmp_1560_reg_5889 <= tmp_1560_fu_4670_p1;
                tmp_1561_reg_5894 <= grp_Sobel_process_magnitude_fu_3112_ap_return(8 downto 8);
                tmp_1562_reg_5899 <= tmp_1562_fu_4682_p1;
                tmp_1563_reg_5904 <= grp_Sobel_process_magnitude_fu_3118_ap_return(8 downto 8);
                tmp_1564_reg_5909 <= tmp_1564_fu_4694_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, exitcond1_fu_3124_p2, ap_sig_1136, ap_sig_1141, ap_sig_1446)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_1446)) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))) and not((ap_const_lv1_0 = exitcond1_fu_3124_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it7))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))) and not((ap_const_lv1_0 = exitcond1_fu_3124_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st11_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_st11_fsm_2 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st11_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st11_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_1136_assign_proc : process(exitcond1_reg_5195, grad_x_V_pixel_10_status, grad_y_V_pixel_10_status)
    begin
                ap_sig_1136 <= (((exitcond1_reg_5195 = ap_const_lv1_0) and (grad_x_V_pixel_10_status = ap_const_logic_0)) or ((exitcond1_reg_5195 = ap_const_lv1_0) and (grad_y_V_pixel_10_status = ap_const_logic_0)));
    end process;


    ap_sig_1141_assign_proc : process(ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7, output_V_pixel_11_status)
    begin
                ap_sig_1141 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7) and (output_V_pixel_11_status = ap_const_logic_0));
    end process;


    ap_sig_13069_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_13069 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_1446_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_1446 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_sig_21_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_21 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_886_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_886 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_886)
    begin
        if (ap_sig_886) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_2_assign_proc : process(ap_sig_13069)
    begin
        if (ap_sig_13069) then 
            ap_sig_cseq_ST_st11_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_21)
    begin
        if (ap_sig_21) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_3124_p2 <= "1" when (x_reg_2687 = ap_const_lv9_1E0) else "0";

    grad_x_V_pixel_0_blk_n_assign_proc : process(grad_x_V_pixel_0_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_0_blk_n <= grad_x_V_pixel_0_empty_n;
        else 
            grad_x_V_pixel_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_0_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_10_blk_n_assign_proc : process(grad_x_V_pixel_10_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_10_blk_n <= grad_x_V_pixel_10_empty_n;
        else 
            grad_x_V_pixel_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_10_read <= grad_x_V_pixel_10_update;
    grad_x_V_pixel_10_status <= (grad_x_V_pixel_0_empty_n and grad_x_V_pixel_1_empty_n and grad_x_V_pixel_2_empty_n and grad_x_V_pixel_3_empty_n and grad_x_V_pixel_4_empty_n and grad_x_V_pixel_5_empty_n and grad_x_V_pixel_6_empty_n and grad_x_V_pixel_7_empty_n and grad_x_V_pixel_8_empty_n and grad_x_V_pixel_9_empty_n and grad_x_V_pixel_10_empty_n and grad_x_V_pixel_11_empty_n and grad_x_V_pixel_12_empty_n and grad_x_V_pixel_13_empty_n and grad_x_V_pixel_14_empty_n and grad_x_V_pixel_15_empty_n and grad_x_V_pixel_16_empty_n and grad_x_V_pixel_17_empty_n and grad_x_V_pixel_18_empty_n and grad_x_V_pixel_19_empty_n and grad_x_V_pixel_20_empty_n and grad_x_V_pixel_21_empty_n and grad_x_V_pixel_22_empty_n and grad_x_V_pixel_23_empty_n and grad_x_V_pixel_24_empty_n and grad_x_V_pixel_25_empty_n and grad_x_V_pixel_26_empty_n and grad_x_V_pixel_27_empty_n and grad_x_V_pixel_28_empty_n and grad_x_V_pixel_29_empty_n and grad_x_V_pixel_30_empty_n and grad_x_V_pixel_31_empty_n and grad_x_V_pixel_32_empty_n and grad_x_V_pixel_33_empty_n and grad_x_V_pixel_34_empty_n and grad_x_V_pixel_35_empty_n and grad_x_V_pixel_36_empty_n and grad_x_V_pixel_37_empty_n and grad_x_V_pixel_38_empty_n and grad_x_V_pixel_39_empty_n and grad_x_V_pixel_40_empty_n and grad_x_V_pixel_41_empty_n and grad_x_V_pixel_42_empty_n and grad_x_V_pixel_43_empty_n and grad_x_V_pixel_44_empty_n and grad_x_V_pixel_45_empty_n and grad_x_V_pixel_46_empty_n and grad_x_V_pixel_47_empty_n and grad_x_V_pixel_48_empty_n and grad_x_V_pixel_49_empty_n and grad_x_V_pixel_50_empty_n and grad_x_V_pixel_51_empty_n and grad_x_V_pixel_52_empty_n and grad_x_V_pixel_53_empty_n and grad_x_V_pixel_54_empty_n and grad_x_V_pixel_55_empty_n and grad_x_V_pixel_56_empty_n and grad_x_V_pixel_57_empty_n and grad_x_V_pixel_58_empty_n and grad_x_V_pixel_59_empty_n and grad_x_V_pixel_60_empty_n and grad_x_V_pixel_61_empty_n and grad_x_V_pixel_62_empty_n and grad_x_V_pixel_63_empty_n and grad_x_V_pixel_64_empty_n and grad_x_V_pixel_65_empty_n and grad_x_V_pixel_66_empty_n and grad_x_V_pixel_67_empty_n and grad_x_V_pixel_68_empty_n and grad_x_V_pixel_69_empty_n and grad_x_V_pixel_70_empty_n);

    grad_x_V_pixel_10_update_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, exitcond1_reg_5195, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grad_x_V_pixel_10_update <= ap_const_logic_1;
        else 
            grad_x_V_pixel_10_update <= ap_const_logic_0;
        end if; 
    end process;


    grad_x_V_pixel_11_blk_n_assign_proc : process(grad_x_V_pixel_11_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_11_blk_n <= grad_x_V_pixel_11_empty_n;
        else 
            grad_x_V_pixel_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_11_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_12_blk_n_assign_proc : process(grad_x_V_pixel_12_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_12_blk_n <= grad_x_V_pixel_12_empty_n;
        else 
            grad_x_V_pixel_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_12_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_13_blk_n_assign_proc : process(grad_x_V_pixel_13_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_13_blk_n <= grad_x_V_pixel_13_empty_n;
        else 
            grad_x_V_pixel_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_13_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_14_blk_n_assign_proc : process(grad_x_V_pixel_14_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_14_blk_n <= grad_x_V_pixel_14_empty_n;
        else 
            grad_x_V_pixel_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_14_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_15_blk_n_assign_proc : process(grad_x_V_pixel_15_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_15_blk_n <= grad_x_V_pixel_15_empty_n;
        else 
            grad_x_V_pixel_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_15_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_16_blk_n_assign_proc : process(grad_x_V_pixel_16_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_16_blk_n <= grad_x_V_pixel_16_empty_n;
        else 
            grad_x_V_pixel_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_16_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_17_blk_n_assign_proc : process(grad_x_V_pixel_17_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_17_blk_n <= grad_x_V_pixel_17_empty_n;
        else 
            grad_x_V_pixel_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_17_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_18_blk_n_assign_proc : process(grad_x_V_pixel_18_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_18_blk_n <= grad_x_V_pixel_18_empty_n;
        else 
            grad_x_V_pixel_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_18_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_19_blk_n_assign_proc : process(grad_x_V_pixel_19_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_19_blk_n <= grad_x_V_pixel_19_empty_n;
        else 
            grad_x_V_pixel_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_19_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_1_blk_n_assign_proc : process(grad_x_V_pixel_1_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_1_blk_n <= grad_x_V_pixel_1_empty_n;
        else 
            grad_x_V_pixel_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_1_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_20_blk_n_assign_proc : process(grad_x_V_pixel_20_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_20_blk_n <= grad_x_V_pixel_20_empty_n;
        else 
            grad_x_V_pixel_20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_20_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_21_blk_n_assign_proc : process(grad_x_V_pixel_21_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_21_blk_n <= grad_x_V_pixel_21_empty_n;
        else 
            grad_x_V_pixel_21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_21_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_22_blk_n_assign_proc : process(grad_x_V_pixel_22_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_22_blk_n <= grad_x_V_pixel_22_empty_n;
        else 
            grad_x_V_pixel_22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_22_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_23_blk_n_assign_proc : process(grad_x_V_pixel_23_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_23_blk_n <= grad_x_V_pixel_23_empty_n;
        else 
            grad_x_V_pixel_23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_23_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_24_blk_n_assign_proc : process(grad_x_V_pixel_24_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_24_blk_n <= grad_x_V_pixel_24_empty_n;
        else 
            grad_x_V_pixel_24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_24_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_25_blk_n_assign_proc : process(grad_x_V_pixel_25_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_25_blk_n <= grad_x_V_pixel_25_empty_n;
        else 
            grad_x_V_pixel_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_25_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_26_blk_n_assign_proc : process(grad_x_V_pixel_26_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_26_blk_n <= grad_x_V_pixel_26_empty_n;
        else 
            grad_x_V_pixel_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_26_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_27_blk_n_assign_proc : process(grad_x_V_pixel_27_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_27_blk_n <= grad_x_V_pixel_27_empty_n;
        else 
            grad_x_V_pixel_27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_27_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_28_blk_n_assign_proc : process(grad_x_V_pixel_28_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_28_blk_n <= grad_x_V_pixel_28_empty_n;
        else 
            grad_x_V_pixel_28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_28_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_29_blk_n_assign_proc : process(grad_x_V_pixel_29_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_29_blk_n <= grad_x_V_pixel_29_empty_n;
        else 
            grad_x_V_pixel_29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_29_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_2_blk_n_assign_proc : process(grad_x_V_pixel_2_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_2_blk_n <= grad_x_V_pixel_2_empty_n;
        else 
            grad_x_V_pixel_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_2_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_30_blk_n_assign_proc : process(grad_x_V_pixel_30_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_30_blk_n <= grad_x_V_pixel_30_empty_n;
        else 
            grad_x_V_pixel_30_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_30_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_31_blk_n_assign_proc : process(grad_x_V_pixel_31_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_31_blk_n <= grad_x_V_pixel_31_empty_n;
        else 
            grad_x_V_pixel_31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_31_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_32_blk_n_assign_proc : process(grad_x_V_pixel_32_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_32_blk_n <= grad_x_V_pixel_32_empty_n;
        else 
            grad_x_V_pixel_32_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_32_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_33_blk_n_assign_proc : process(grad_x_V_pixel_33_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_33_blk_n <= grad_x_V_pixel_33_empty_n;
        else 
            grad_x_V_pixel_33_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_33_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_34_blk_n_assign_proc : process(grad_x_V_pixel_34_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_34_blk_n <= grad_x_V_pixel_34_empty_n;
        else 
            grad_x_V_pixel_34_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_34_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_35_blk_n_assign_proc : process(grad_x_V_pixel_35_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_35_blk_n <= grad_x_V_pixel_35_empty_n;
        else 
            grad_x_V_pixel_35_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_35_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_36_blk_n_assign_proc : process(grad_x_V_pixel_36_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_36_blk_n <= grad_x_V_pixel_36_empty_n;
        else 
            grad_x_V_pixel_36_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_36_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_37_blk_n_assign_proc : process(grad_x_V_pixel_37_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_37_blk_n <= grad_x_V_pixel_37_empty_n;
        else 
            grad_x_V_pixel_37_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_37_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_38_blk_n_assign_proc : process(grad_x_V_pixel_38_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_38_blk_n <= grad_x_V_pixel_38_empty_n;
        else 
            grad_x_V_pixel_38_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_38_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_39_blk_n_assign_proc : process(grad_x_V_pixel_39_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_39_blk_n <= grad_x_V_pixel_39_empty_n;
        else 
            grad_x_V_pixel_39_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_39_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_3_blk_n_assign_proc : process(grad_x_V_pixel_3_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_3_blk_n <= grad_x_V_pixel_3_empty_n;
        else 
            grad_x_V_pixel_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_3_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_40_blk_n_assign_proc : process(grad_x_V_pixel_40_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_40_blk_n <= grad_x_V_pixel_40_empty_n;
        else 
            grad_x_V_pixel_40_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_40_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_41_blk_n_assign_proc : process(grad_x_V_pixel_41_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_41_blk_n <= grad_x_V_pixel_41_empty_n;
        else 
            grad_x_V_pixel_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_41_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_42_blk_n_assign_proc : process(grad_x_V_pixel_42_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_42_blk_n <= grad_x_V_pixel_42_empty_n;
        else 
            grad_x_V_pixel_42_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_42_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_43_blk_n_assign_proc : process(grad_x_V_pixel_43_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_43_blk_n <= grad_x_V_pixel_43_empty_n;
        else 
            grad_x_V_pixel_43_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_43_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_44_blk_n_assign_proc : process(grad_x_V_pixel_44_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_44_blk_n <= grad_x_V_pixel_44_empty_n;
        else 
            grad_x_V_pixel_44_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_44_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_45_blk_n_assign_proc : process(grad_x_V_pixel_45_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_45_blk_n <= grad_x_V_pixel_45_empty_n;
        else 
            grad_x_V_pixel_45_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_45_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_46_blk_n_assign_proc : process(grad_x_V_pixel_46_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_46_blk_n <= grad_x_V_pixel_46_empty_n;
        else 
            grad_x_V_pixel_46_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_46_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_47_blk_n_assign_proc : process(grad_x_V_pixel_47_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_47_blk_n <= grad_x_V_pixel_47_empty_n;
        else 
            grad_x_V_pixel_47_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_47_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_48_blk_n_assign_proc : process(grad_x_V_pixel_48_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_48_blk_n <= grad_x_V_pixel_48_empty_n;
        else 
            grad_x_V_pixel_48_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_48_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_49_blk_n_assign_proc : process(grad_x_V_pixel_49_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_49_blk_n <= grad_x_V_pixel_49_empty_n;
        else 
            grad_x_V_pixel_49_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_49_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_4_blk_n_assign_proc : process(grad_x_V_pixel_4_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_4_blk_n <= grad_x_V_pixel_4_empty_n;
        else 
            grad_x_V_pixel_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_4_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_50_blk_n_assign_proc : process(grad_x_V_pixel_50_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_50_blk_n <= grad_x_V_pixel_50_empty_n;
        else 
            grad_x_V_pixel_50_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_50_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_51_blk_n_assign_proc : process(grad_x_V_pixel_51_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_51_blk_n <= grad_x_V_pixel_51_empty_n;
        else 
            grad_x_V_pixel_51_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_51_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_52_blk_n_assign_proc : process(grad_x_V_pixel_52_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_52_blk_n <= grad_x_V_pixel_52_empty_n;
        else 
            grad_x_V_pixel_52_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_52_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_53_blk_n_assign_proc : process(grad_x_V_pixel_53_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_53_blk_n <= grad_x_V_pixel_53_empty_n;
        else 
            grad_x_V_pixel_53_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_53_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_54_blk_n_assign_proc : process(grad_x_V_pixel_54_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_54_blk_n <= grad_x_V_pixel_54_empty_n;
        else 
            grad_x_V_pixel_54_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_54_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_55_blk_n_assign_proc : process(grad_x_V_pixel_55_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_55_blk_n <= grad_x_V_pixel_55_empty_n;
        else 
            grad_x_V_pixel_55_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_55_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_56_blk_n_assign_proc : process(grad_x_V_pixel_56_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_56_blk_n <= grad_x_V_pixel_56_empty_n;
        else 
            grad_x_V_pixel_56_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_56_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_57_blk_n_assign_proc : process(grad_x_V_pixel_57_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_57_blk_n <= grad_x_V_pixel_57_empty_n;
        else 
            grad_x_V_pixel_57_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_57_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_58_blk_n_assign_proc : process(grad_x_V_pixel_58_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_58_blk_n <= grad_x_V_pixel_58_empty_n;
        else 
            grad_x_V_pixel_58_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_58_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_59_blk_n_assign_proc : process(grad_x_V_pixel_59_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_59_blk_n <= grad_x_V_pixel_59_empty_n;
        else 
            grad_x_V_pixel_59_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_59_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_5_blk_n_assign_proc : process(grad_x_V_pixel_5_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_5_blk_n <= grad_x_V_pixel_5_empty_n;
        else 
            grad_x_V_pixel_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_5_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_60_blk_n_assign_proc : process(grad_x_V_pixel_60_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_60_blk_n <= grad_x_V_pixel_60_empty_n;
        else 
            grad_x_V_pixel_60_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_60_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_61_blk_n_assign_proc : process(grad_x_V_pixel_61_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_61_blk_n <= grad_x_V_pixel_61_empty_n;
        else 
            grad_x_V_pixel_61_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_61_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_62_blk_n_assign_proc : process(grad_x_V_pixel_62_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_62_blk_n <= grad_x_V_pixel_62_empty_n;
        else 
            grad_x_V_pixel_62_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_62_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_63_blk_n_assign_proc : process(grad_x_V_pixel_63_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_63_blk_n <= grad_x_V_pixel_63_empty_n;
        else 
            grad_x_V_pixel_63_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_63_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_64_blk_n_assign_proc : process(grad_x_V_pixel_64_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_64_blk_n <= grad_x_V_pixel_64_empty_n;
        else 
            grad_x_V_pixel_64_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_64_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_65_blk_n_assign_proc : process(grad_x_V_pixel_65_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_65_blk_n <= grad_x_V_pixel_65_empty_n;
        else 
            grad_x_V_pixel_65_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_65_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_66_blk_n_assign_proc : process(grad_x_V_pixel_66_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_66_blk_n <= grad_x_V_pixel_66_empty_n;
        else 
            grad_x_V_pixel_66_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_66_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_67_blk_n_assign_proc : process(grad_x_V_pixel_67_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_67_blk_n <= grad_x_V_pixel_67_empty_n;
        else 
            grad_x_V_pixel_67_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_67_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_68_blk_n_assign_proc : process(grad_x_V_pixel_68_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_68_blk_n <= grad_x_V_pixel_68_empty_n;
        else 
            grad_x_V_pixel_68_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_68_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_69_blk_n_assign_proc : process(grad_x_V_pixel_69_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_69_blk_n <= grad_x_V_pixel_69_empty_n;
        else 
            grad_x_V_pixel_69_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_69_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_6_blk_n_assign_proc : process(grad_x_V_pixel_6_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_6_blk_n <= grad_x_V_pixel_6_empty_n;
        else 
            grad_x_V_pixel_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_6_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_70_blk_n_assign_proc : process(grad_x_V_pixel_70_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_70_blk_n <= grad_x_V_pixel_70_empty_n;
        else 
            grad_x_V_pixel_70_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_70_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_7_blk_n_assign_proc : process(grad_x_V_pixel_7_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_7_blk_n <= grad_x_V_pixel_7_empty_n;
        else 
            grad_x_V_pixel_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_7_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_8_blk_n_assign_proc : process(grad_x_V_pixel_8_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_8_blk_n <= grad_x_V_pixel_8_empty_n;
        else 
            grad_x_V_pixel_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_8_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_9_blk_n_assign_proc : process(grad_x_V_pixel_9_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_x_V_pixel_9_blk_n <= grad_x_V_pixel_9_empty_n;
        else 
            grad_x_V_pixel_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_9_read <= grad_x_V_pixel_10_update;

    grad_y_V_pixel_0_blk_n_assign_proc : process(grad_y_V_pixel_0_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_0_blk_n <= grad_y_V_pixel_0_empty_n;
        else 
            grad_y_V_pixel_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_0_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_10_blk_n_assign_proc : process(grad_y_V_pixel_10_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_10_blk_n <= grad_y_V_pixel_10_empty_n;
        else 
            grad_y_V_pixel_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_10_read <= grad_y_V_pixel_10_update;
    grad_y_V_pixel_10_status <= (grad_y_V_pixel_0_empty_n and grad_y_V_pixel_1_empty_n and grad_y_V_pixel_2_empty_n and grad_y_V_pixel_3_empty_n and grad_y_V_pixel_4_empty_n and grad_y_V_pixel_5_empty_n and grad_y_V_pixel_6_empty_n and grad_y_V_pixel_7_empty_n and grad_y_V_pixel_8_empty_n and grad_y_V_pixel_9_empty_n and grad_y_V_pixel_10_empty_n and grad_y_V_pixel_11_empty_n and grad_y_V_pixel_12_empty_n and grad_y_V_pixel_13_empty_n and grad_y_V_pixel_14_empty_n and grad_y_V_pixel_15_empty_n and grad_y_V_pixel_16_empty_n and grad_y_V_pixel_17_empty_n and grad_y_V_pixel_18_empty_n and grad_y_V_pixel_19_empty_n and grad_y_V_pixel_20_empty_n and grad_y_V_pixel_21_empty_n and grad_y_V_pixel_22_empty_n and grad_y_V_pixel_23_empty_n and grad_y_V_pixel_24_empty_n and grad_y_V_pixel_25_empty_n and grad_y_V_pixel_26_empty_n and grad_y_V_pixel_27_empty_n and grad_y_V_pixel_28_empty_n and grad_y_V_pixel_29_empty_n and grad_y_V_pixel_30_empty_n and grad_y_V_pixel_31_empty_n and grad_y_V_pixel_32_empty_n and grad_y_V_pixel_33_empty_n and grad_y_V_pixel_34_empty_n and grad_y_V_pixel_35_empty_n and grad_y_V_pixel_36_empty_n and grad_y_V_pixel_37_empty_n and grad_y_V_pixel_38_empty_n and grad_y_V_pixel_39_empty_n and grad_y_V_pixel_40_empty_n and grad_y_V_pixel_41_empty_n and grad_y_V_pixel_42_empty_n and grad_y_V_pixel_43_empty_n and grad_y_V_pixel_44_empty_n and grad_y_V_pixel_45_empty_n and grad_y_V_pixel_46_empty_n and grad_y_V_pixel_47_empty_n and grad_y_V_pixel_48_empty_n and grad_y_V_pixel_49_empty_n and grad_y_V_pixel_50_empty_n and grad_y_V_pixel_51_empty_n and grad_y_V_pixel_52_empty_n and grad_y_V_pixel_53_empty_n and grad_y_V_pixel_54_empty_n and grad_y_V_pixel_55_empty_n and grad_y_V_pixel_56_empty_n and grad_y_V_pixel_57_empty_n and grad_y_V_pixel_58_empty_n and grad_y_V_pixel_59_empty_n and grad_y_V_pixel_60_empty_n and grad_y_V_pixel_61_empty_n and grad_y_V_pixel_62_empty_n and grad_y_V_pixel_63_empty_n and grad_y_V_pixel_64_empty_n and grad_y_V_pixel_65_empty_n and grad_y_V_pixel_66_empty_n and grad_y_V_pixel_67_empty_n and grad_y_V_pixel_68_empty_n and grad_y_V_pixel_69_empty_n and grad_y_V_pixel_70_empty_n);

    grad_y_V_pixel_10_update_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, exitcond1_reg_5195, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grad_y_V_pixel_10_update <= ap_const_logic_1;
        else 
            grad_y_V_pixel_10_update <= ap_const_logic_0;
        end if; 
    end process;


    grad_y_V_pixel_11_blk_n_assign_proc : process(grad_y_V_pixel_11_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_11_blk_n <= grad_y_V_pixel_11_empty_n;
        else 
            grad_y_V_pixel_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_11_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_12_blk_n_assign_proc : process(grad_y_V_pixel_12_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_12_blk_n <= grad_y_V_pixel_12_empty_n;
        else 
            grad_y_V_pixel_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_12_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_13_blk_n_assign_proc : process(grad_y_V_pixel_13_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_13_blk_n <= grad_y_V_pixel_13_empty_n;
        else 
            grad_y_V_pixel_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_13_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_14_blk_n_assign_proc : process(grad_y_V_pixel_14_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_14_blk_n <= grad_y_V_pixel_14_empty_n;
        else 
            grad_y_V_pixel_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_14_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_15_blk_n_assign_proc : process(grad_y_V_pixel_15_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_15_blk_n <= grad_y_V_pixel_15_empty_n;
        else 
            grad_y_V_pixel_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_15_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_16_blk_n_assign_proc : process(grad_y_V_pixel_16_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_16_blk_n <= grad_y_V_pixel_16_empty_n;
        else 
            grad_y_V_pixel_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_16_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_17_blk_n_assign_proc : process(grad_y_V_pixel_17_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_17_blk_n <= grad_y_V_pixel_17_empty_n;
        else 
            grad_y_V_pixel_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_17_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_18_blk_n_assign_proc : process(grad_y_V_pixel_18_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_18_blk_n <= grad_y_V_pixel_18_empty_n;
        else 
            grad_y_V_pixel_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_18_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_19_blk_n_assign_proc : process(grad_y_V_pixel_19_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_19_blk_n <= grad_y_V_pixel_19_empty_n;
        else 
            grad_y_V_pixel_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_19_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_1_blk_n_assign_proc : process(grad_y_V_pixel_1_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_1_blk_n <= grad_y_V_pixel_1_empty_n;
        else 
            grad_y_V_pixel_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_1_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_20_blk_n_assign_proc : process(grad_y_V_pixel_20_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_20_blk_n <= grad_y_V_pixel_20_empty_n;
        else 
            grad_y_V_pixel_20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_20_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_21_blk_n_assign_proc : process(grad_y_V_pixel_21_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_21_blk_n <= grad_y_V_pixel_21_empty_n;
        else 
            grad_y_V_pixel_21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_21_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_22_blk_n_assign_proc : process(grad_y_V_pixel_22_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_22_blk_n <= grad_y_V_pixel_22_empty_n;
        else 
            grad_y_V_pixel_22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_22_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_23_blk_n_assign_proc : process(grad_y_V_pixel_23_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_23_blk_n <= grad_y_V_pixel_23_empty_n;
        else 
            grad_y_V_pixel_23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_23_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_24_blk_n_assign_proc : process(grad_y_V_pixel_24_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_24_blk_n <= grad_y_V_pixel_24_empty_n;
        else 
            grad_y_V_pixel_24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_24_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_25_blk_n_assign_proc : process(grad_y_V_pixel_25_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_25_blk_n <= grad_y_V_pixel_25_empty_n;
        else 
            grad_y_V_pixel_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_25_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_26_blk_n_assign_proc : process(grad_y_V_pixel_26_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_26_blk_n <= grad_y_V_pixel_26_empty_n;
        else 
            grad_y_V_pixel_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_26_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_27_blk_n_assign_proc : process(grad_y_V_pixel_27_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_27_blk_n <= grad_y_V_pixel_27_empty_n;
        else 
            grad_y_V_pixel_27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_27_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_28_blk_n_assign_proc : process(grad_y_V_pixel_28_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_28_blk_n <= grad_y_V_pixel_28_empty_n;
        else 
            grad_y_V_pixel_28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_28_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_29_blk_n_assign_proc : process(grad_y_V_pixel_29_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_29_blk_n <= grad_y_V_pixel_29_empty_n;
        else 
            grad_y_V_pixel_29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_29_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_2_blk_n_assign_proc : process(grad_y_V_pixel_2_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_2_blk_n <= grad_y_V_pixel_2_empty_n;
        else 
            grad_y_V_pixel_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_2_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_30_blk_n_assign_proc : process(grad_y_V_pixel_30_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_30_blk_n <= grad_y_V_pixel_30_empty_n;
        else 
            grad_y_V_pixel_30_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_30_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_31_blk_n_assign_proc : process(grad_y_V_pixel_31_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_31_blk_n <= grad_y_V_pixel_31_empty_n;
        else 
            grad_y_V_pixel_31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_31_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_32_blk_n_assign_proc : process(grad_y_V_pixel_32_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_32_blk_n <= grad_y_V_pixel_32_empty_n;
        else 
            grad_y_V_pixel_32_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_32_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_33_blk_n_assign_proc : process(grad_y_V_pixel_33_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_33_blk_n <= grad_y_V_pixel_33_empty_n;
        else 
            grad_y_V_pixel_33_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_33_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_34_blk_n_assign_proc : process(grad_y_V_pixel_34_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_34_blk_n <= grad_y_V_pixel_34_empty_n;
        else 
            grad_y_V_pixel_34_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_34_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_35_blk_n_assign_proc : process(grad_y_V_pixel_35_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_35_blk_n <= grad_y_V_pixel_35_empty_n;
        else 
            grad_y_V_pixel_35_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_35_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_36_blk_n_assign_proc : process(grad_y_V_pixel_36_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_36_blk_n <= grad_y_V_pixel_36_empty_n;
        else 
            grad_y_V_pixel_36_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_36_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_37_blk_n_assign_proc : process(grad_y_V_pixel_37_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_37_blk_n <= grad_y_V_pixel_37_empty_n;
        else 
            grad_y_V_pixel_37_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_37_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_38_blk_n_assign_proc : process(grad_y_V_pixel_38_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_38_blk_n <= grad_y_V_pixel_38_empty_n;
        else 
            grad_y_V_pixel_38_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_38_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_39_blk_n_assign_proc : process(grad_y_V_pixel_39_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_39_blk_n <= grad_y_V_pixel_39_empty_n;
        else 
            grad_y_V_pixel_39_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_39_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_3_blk_n_assign_proc : process(grad_y_V_pixel_3_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_3_blk_n <= grad_y_V_pixel_3_empty_n;
        else 
            grad_y_V_pixel_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_3_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_40_blk_n_assign_proc : process(grad_y_V_pixel_40_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_40_blk_n <= grad_y_V_pixel_40_empty_n;
        else 
            grad_y_V_pixel_40_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_40_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_41_blk_n_assign_proc : process(grad_y_V_pixel_41_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_41_blk_n <= grad_y_V_pixel_41_empty_n;
        else 
            grad_y_V_pixel_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_41_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_42_blk_n_assign_proc : process(grad_y_V_pixel_42_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_42_blk_n <= grad_y_V_pixel_42_empty_n;
        else 
            grad_y_V_pixel_42_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_42_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_43_blk_n_assign_proc : process(grad_y_V_pixel_43_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_43_blk_n <= grad_y_V_pixel_43_empty_n;
        else 
            grad_y_V_pixel_43_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_43_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_44_blk_n_assign_proc : process(grad_y_V_pixel_44_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_44_blk_n <= grad_y_V_pixel_44_empty_n;
        else 
            grad_y_V_pixel_44_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_44_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_45_blk_n_assign_proc : process(grad_y_V_pixel_45_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_45_blk_n <= grad_y_V_pixel_45_empty_n;
        else 
            grad_y_V_pixel_45_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_45_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_46_blk_n_assign_proc : process(grad_y_V_pixel_46_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_46_blk_n <= grad_y_V_pixel_46_empty_n;
        else 
            grad_y_V_pixel_46_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_46_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_47_blk_n_assign_proc : process(grad_y_V_pixel_47_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_47_blk_n <= grad_y_V_pixel_47_empty_n;
        else 
            grad_y_V_pixel_47_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_47_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_48_blk_n_assign_proc : process(grad_y_V_pixel_48_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_48_blk_n <= grad_y_V_pixel_48_empty_n;
        else 
            grad_y_V_pixel_48_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_48_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_49_blk_n_assign_proc : process(grad_y_V_pixel_49_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_49_blk_n <= grad_y_V_pixel_49_empty_n;
        else 
            grad_y_V_pixel_49_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_49_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_4_blk_n_assign_proc : process(grad_y_V_pixel_4_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_4_blk_n <= grad_y_V_pixel_4_empty_n;
        else 
            grad_y_V_pixel_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_4_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_50_blk_n_assign_proc : process(grad_y_V_pixel_50_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_50_blk_n <= grad_y_V_pixel_50_empty_n;
        else 
            grad_y_V_pixel_50_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_50_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_51_blk_n_assign_proc : process(grad_y_V_pixel_51_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_51_blk_n <= grad_y_V_pixel_51_empty_n;
        else 
            grad_y_V_pixel_51_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_51_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_52_blk_n_assign_proc : process(grad_y_V_pixel_52_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_52_blk_n <= grad_y_V_pixel_52_empty_n;
        else 
            grad_y_V_pixel_52_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_52_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_53_blk_n_assign_proc : process(grad_y_V_pixel_53_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_53_blk_n <= grad_y_V_pixel_53_empty_n;
        else 
            grad_y_V_pixel_53_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_53_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_54_blk_n_assign_proc : process(grad_y_V_pixel_54_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_54_blk_n <= grad_y_V_pixel_54_empty_n;
        else 
            grad_y_V_pixel_54_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_54_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_55_blk_n_assign_proc : process(grad_y_V_pixel_55_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_55_blk_n <= grad_y_V_pixel_55_empty_n;
        else 
            grad_y_V_pixel_55_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_55_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_56_blk_n_assign_proc : process(grad_y_V_pixel_56_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_56_blk_n <= grad_y_V_pixel_56_empty_n;
        else 
            grad_y_V_pixel_56_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_56_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_57_blk_n_assign_proc : process(grad_y_V_pixel_57_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_57_blk_n <= grad_y_V_pixel_57_empty_n;
        else 
            grad_y_V_pixel_57_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_57_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_58_blk_n_assign_proc : process(grad_y_V_pixel_58_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_58_blk_n <= grad_y_V_pixel_58_empty_n;
        else 
            grad_y_V_pixel_58_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_58_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_59_blk_n_assign_proc : process(grad_y_V_pixel_59_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_59_blk_n <= grad_y_V_pixel_59_empty_n;
        else 
            grad_y_V_pixel_59_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_59_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_5_blk_n_assign_proc : process(grad_y_V_pixel_5_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_5_blk_n <= grad_y_V_pixel_5_empty_n;
        else 
            grad_y_V_pixel_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_5_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_60_blk_n_assign_proc : process(grad_y_V_pixel_60_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_60_blk_n <= grad_y_V_pixel_60_empty_n;
        else 
            grad_y_V_pixel_60_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_60_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_61_blk_n_assign_proc : process(grad_y_V_pixel_61_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_61_blk_n <= grad_y_V_pixel_61_empty_n;
        else 
            grad_y_V_pixel_61_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_61_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_62_blk_n_assign_proc : process(grad_y_V_pixel_62_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_62_blk_n <= grad_y_V_pixel_62_empty_n;
        else 
            grad_y_V_pixel_62_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_62_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_63_blk_n_assign_proc : process(grad_y_V_pixel_63_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_63_blk_n <= grad_y_V_pixel_63_empty_n;
        else 
            grad_y_V_pixel_63_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_63_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_64_blk_n_assign_proc : process(grad_y_V_pixel_64_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_64_blk_n <= grad_y_V_pixel_64_empty_n;
        else 
            grad_y_V_pixel_64_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_64_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_65_blk_n_assign_proc : process(grad_y_V_pixel_65_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_65_blk_n <= grad_y_V_pixel_65_empty_n;
        else 
            grad_y_V_pixel_65_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_65_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_66_blk_n_assign_proc : process(grad_y_V_pixel_66_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_66_blk_n <= grad_y_V_pixel_66_empty_n;
        else 
            grad_y_V_pixel_66_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_66_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_67_blk_n_assign_proc : process(grad_y_V_pixel_67_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_67_blk_n <= grad_y_V_pixel_67_empty_n;
        else 
            grad_y_V_pixel_67_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_67_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_68_blk_n_assign_proc : process(grad_y_V_pixel_68_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_68_blk_n <= grad_y_V_pixel_68_empty_n;
        else 
            grad_y_V_pixel_68_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_68_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_69_blk_n_assign_proc : process(grad_y_V_pixel_69_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_69_blk_n <= grad_y_V_pixel_69_empty_n;
        else 
            grad_y_V_pixel_69_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_69_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_6_blk_n_assign_proc : process(grad_y_V_pixel_6_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_6_blk_n <= grad_y_V_pixel_6_empty_n;
        else 
            grad_y_V_pixel_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_6_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_70_blk_n_assign_proc : process(grad_y_V_pixel_70_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_70_blk_n <= grad_y_V_pixel_70_empty_n;
        else 
            grad_y_V_pixel_70_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_70_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_7_blk_n_assign_proc : process(grad_y_V_pixel_7_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_7_blk_n <= grad_y_V_pixel_7_empty_n;
        else 
            grad_y_V_pixel_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_7_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_8_blk_n_assign_proc : process(grad_y_V_pixel_8_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_8_blk_n <= grad_y_V_pixel_8_empty_n;
        else 
            grad_y_V_pixel_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_8_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_9_blk_n_assign_proc : process(grad_y_V_pixel_9_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5195 = ap_const_lv1_0))) then 
            grad_y_V_pixel_9_blk_n <= grad_y_V_pixel_9_empty_n;
        else 
            grad_y_V_pixel_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_9_read <= grad_y_V_pixel_10_update;

    grp_Sobel_process_magnitude_fu_2698_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2698_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2698_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2704_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2704_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2704_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2710_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2710_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2710_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2716_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2716_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2716_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2722_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2722_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2722_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2728_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2728_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2728_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2734_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2734_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2734_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2740_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2740_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2740_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2746_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2746_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2746_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2752_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2752_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2752_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2758_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2758_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2758_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2764_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2764_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2764_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2770_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2770_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2770_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2776_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2776_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2776_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2782_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2782_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2782_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2788_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2788_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2788_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2794_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2794_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2794_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2800_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2800_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2800_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2806_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2806_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2806_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2812_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2812_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2812_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2818_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2818_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2818_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2824_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2824_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2824_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2830_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2830_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2830_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2836_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2836_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2836_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2842_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2842_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2842_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2848_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2848_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2848_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2854_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2854_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2854_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2860_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2860_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2860_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2866_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2866_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2866_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2872_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2872_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2872_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2878_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2878_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2878_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2884_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2884_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2884_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2890_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2890_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2890_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2896_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2896_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2896_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2902_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2902_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2902_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2908_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2908_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2908_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2914_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2914_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2914_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2920_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2920_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2920_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2926_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2926_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2926_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2932_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2932_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2932_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2938_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2938_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2938_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2944_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2944_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2944_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2950_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2950_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2950_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2956_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2956_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2956_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2962_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2962_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2962_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2968_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2968_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2968_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2974_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2974_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2974_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2980_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2980_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2980_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2986_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2986_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2986_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2992_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2992_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2992_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_2998_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_2998_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_2998_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3004_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3004_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3004_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3010_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3010_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3010_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3016_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3016_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3016_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3022_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3022_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3022_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3028_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3028_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3028_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3034_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3034_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3034_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3040_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3040_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3040_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3046_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3046_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3046_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3052_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3052_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3052_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3058_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3058_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3058_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3064_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3064_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3064_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3070_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3070_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3070_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3076_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3076_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3076_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3082_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3082_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3082_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3088_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3088_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3088_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3094_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3094_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3094_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3100_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3100_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3100_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3106_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3106_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3106_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3112_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3112_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3112_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_3118_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            grp_Sobel_process_magnitude_fu_3118_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_3118_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    output_V_pixel_0_blk_n_assign_proc : process(output_V_pixel_0_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_0_blk_n <= output_V_pixel_0_full_n;
        else 
            output_V_pixel_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_0_din <= 
        ap_const_lv8_FF when (tmp_1423_reg_5204(0) = '1') else 
        tmp_1424_reg_5209;
    output_V_pixel_0_write <= output_V_pixel_11_update;

    output_V_pixel_10_blk_n_assign_proc : process(output_V_pixel_10_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_10_blk_n <= output_V_pixel_10_full_n;
        else 
            output_V_pixel_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_10_din <= 
        ap_const_lv8_FF when (tmp_1443_reg_5304(0) = '1') else 
        tmp_1444_reg_5309;
    output_V_pixel_10_write <= output_V_pixel_11_update;

    output_V_pixel_11_blk_n_assign_proc : process(output_V_pixel_11_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_11_blk_n <= output_V_pixel_11_full_n;
        else 
            output_V_pixel_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_11_din <= 
        ap_const_lv8_FF when (tmp_1445_reg_5314(0) = '1') else 
        tmp_1446_reg_5319;
    output_V_pixel_11_status <= (output_V_pixel_0_full_n and output_V_pixel_1_full_n and output_V_pixel_2_full_n and output_V_pixel_3_full_n and output_V_pixel_4_full_n and output_V_pixel_5_full_n and output_V_pixel_6_full_n and output_V_pixel_7_full_n and output_V_pixel_8_full_n and output_V_pixel_9_full_n and output_V_pixel_10_full_n and output_V_pixel_11_full_n and output_V_pixel_12_full_n and output_V_pixel_13_full_n and output_V_pixel_14_full_n and output_V_pixel_15_full_n and output_V_pixel_16_full_n and output_V_pixel_17_full_n and output_V_pixel_18_full_n and output_V_pixel_19_full_n and output_V_pixel_20_full_n and output_V_pixel_21_full_n and output_V_pixel_22_full_n and output_V_pixel_23_full_n and output_V_pixel_24_full_n and output_V_pixel_25_full_n and output_V_pixel_26_full_n and output_V_pixel_27_full_n and output_V_pixel_28_full_n and output_V_pixel_29_full_n and output_V_pixel_30_full_n and output_V_pixel_31_full_n and output_V_pixel_32_full_n and output_V_pixel_33_full_n and output_V_pixel_34_full_n and output_V_pixel_35_full_n and output_V_pixel_36_full_n and output_V_pixel_37_full_n and output_V_pixel_38_full_n and output_V_pixel_39_full_n and output_V_pixel_40_full_n and output_V_pixel_41_full_n and output_V_pixel_42_full_n and output_V_pixel_43_full_n and output_V_pixel_44_full_n and output_V_pixel_45_full_n and output_V_pixel_46_full_n and output_V_pixel_47_full_n and output_V_pixel_48_full_n and output_V_pixel_49_full_n and output_V_pixel_50_full_n and output_V_pixel_51_full_n and output_V_pixel_52_full_n and output_V_pixel_53_full_n and output_V_pixel_54_full_n and output_V_pixel_55_full_n and output_V_pixel_56_full_n and output_V_pixel_57_full_n and output_V_pixel_58_full_n and output_V_pixel_59_full_n and output_V_pixel_60_full_n and output_V_pixel_61_full_n and output_V_pixel_62_full_n and output_V_pixel_63_full_n and output_V_pixel_64_full_n and output_V_pixel_65_full_n and output_V_pixel_66_full_n and output_V_pixel_67_full_n and output_V_pixel_68_full_n and output_V_pixel_69_full_n and output_V_pixel_70_full_n);

    output_V_pixel_11_update_assign_proc : process(ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7, ap_sig_1136, ap_sig_1141)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1136) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_1141))))) then 
            output_V_pixel_11_update <= ap_const_logic_1;
        else 
            output_V_pixel_11_update <= ap_const_logic_0;
        end if; 
    end process;

    output_V_pixel_11_write <= output_V_pixel_11_update;

    output_V_pixel_12_blk_n_assign_proc : process(output_V_pixel_12_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_12_blk_n <= output_V_pixel_12_full_n;
        else 
            output_V_pixel_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_12_din <= 
        ap_const_lv8_FF when (tmp_1447_reg_5324(0) = '1') else 
        tmp_1448_reg_5329;
    output_V_pixel_12_write <= output_V_pixel_11_update;

    output_V_pixel_13_blk_n_assign_proc : process(output_V_pixel_13_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_13_blk_n <= output_V_pixel_13_full_n;
        else 
            output_V_pixel_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_13_din <= 
        ap_const_lv8_FF when (tmp_1449_reg_5334(0) = '1') else 
        tmp_1450_reg_5339;
    output_V_pixel_13_write <= output_V_pixel_11_update;

    output_V_pixel_14_blk_n_assign_proc : process(output_V_pixel_14_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_14_blk_n <= output_V_pixel_14_full_n;
        else 
            output_V_pixel_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_14_din <= 
        ap_const_lv8_FF when (tmp_1451_reg_5344(0) = '1') else 
        tmp_1452_reg_5349;
    output_V_pixel_14_write <= output_V_pixel_11_update;

    output_V_pixel_15_blk_n_assign_proc : process(output_V_pixel_15_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_15_blk_n <= output_V_pixel_15_full_n;
        else 
            output_V_pixel_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_15_din <= 
        ap_const_lv8_FF when (tmp_1453_reg_5354(0) = '1') else 
        tmp_1454_reg_5359;
    output_V_pixel_15_write <= output_V_pixel_11_update;

    output_V_pixel_16_blk_n_assign_proc : process(output_V_pixel_16_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_16_blk_n <= output_V_pixel_16_full_n;
        else 
            output_V_pixel_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_16_din <= 
        ap_const_lv8_FF when (tmp_1455_reg_5364(0) = '1') else 
        tmp_1456_reg_5369;
    output_V_pixel_16_write <= output_V_pixel_11_update;

    output_V_pixel_17_blk_n_assign_proc : process(output_V_pixel_17_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_17_blk_n <= output_V_pixel_17_full_n;
        else 
            output_V_pixel_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_17_din <= 
        ap_const_lv8_FF when (tmp_1457_reg_5374(0) = '1') else 
        tmp_1458_reg_5379;
    output_V_pixel_17_write <= output_V_pixel_11_update;

    output_V_pixel_18_blk_n_assign_proc : process(output_V_pixel_18_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_18_blk_n <= output_V_pixel_18_full_n;
        else 
            output_V_pixel_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_18_din <= 
        ap_const_lv8_FF when (tmp_1459_reg_5384(0) = '1') else 
        tmp_1460_reg_5389;
    output_V_pixel_18_write <= output_V_pixel_11_update;

    output_V_pixel_19_blk_n_assign_proc : process(output_V_pixel_19_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_19_blk_n <= output_V_pixel_19_full_n;
        else 
            output_V_pixel_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_19_din <= 
        ap_const_lv8_FF when (tmp_1461_reg_5394(0) = '1') else 
        tmp_1462_reg_5399;
    output_V_pixel_19_write <= output_V_pixel_11_update;

    output_V_pixel_1_blk_n_assign_proc : process(output_V_pixel_1_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_1_blk_n <= output_V_pixel_1_full_n;
        else 
            output_V_pixel_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_1_din <= 
        ap_const_lv8_FF when (tmp_1425_reg_5214(0) = '1') else 
        tmp_1426_reg_5219;
    output_V_pixel_1_write <= output_V_pixel_11_update;

    output_V_pixel_20_blk_n_assign_proc : process(output_V_pixel_20_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_20_blk_n <= output_V_pixel_20_full_n;
        else 
            output_V_pixel_20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_20_din <= 
        ap_const_lv8_FF when (tmp_1463_reg_5404(0) = '1') else 
        tmp_1464_reg_5409;
    output_V_pixel_20_write <= output_V_pixel_11_update;

    output_V_pixel_21_blk_n_assign_proc : process(output_V_pixel_21_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_21_blk_n <= output_V_pixel_21_full_n;
        else 
            output_V_pixel_21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_21_din <= 
        ap_const_lv8_FF when (tmp_1465_reg_5414(0) = '1') else 
        tmp_1466_reg_5419;
    output_V_pixel_21_write <= output_V_pixel_11_update;

    output_V_pixel_22_blk_n_assign_proc : process(output_V_pixel_22_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_22_blk_n <= output_V_pixel_22_full_n;
        else 
            output_V_pixel_22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_22_din <= 
        ap_const_lv8_FF when (tmp_1467_reg_5424(0) = '1') else 
        tmp_1468_reg_5429;
    output_V_pixel_22_write <= output_V_pixel_11_update;

    output_V_pixel_23_blk_n_assign_proc : process(output_V_pixel_23_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_23_blk_n <= output_V_pixel_23_full_n;
        else 
            output_V_pixel_23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_23_din <= 
        ap_const_lv8_FF when (tmp_1469_reg_5434(0) = '1') else 
        tmp_1470_reg_5439;
    output_V_pixel_23_write <= output_V_pixel_11_update;

    output_V_pixel_24_blk_n_assign_proc : process(output_V_pixel_24_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_24_blk_n <= output_V_pixel_24_full_n;
        else 
            output_V_pixel_24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_24_din <= 
        ap_const_lv8_FF when (tmp_1471_reg_5444(0) = '1') else 
        tmp_1472_reg_5449;
    output_V_pixel_24_write <= output_V_pixel_11_update;

    output_V_pixel_25_blk_n_assign_proc : process(output_V_pixel_25_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_25_blk_n <= output_V_pixel_25_full_n;
        else 
            output_V_pixel_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_25_din <= 
        ap_const_lv8_FF when (tmp_1473_reg_5454(0) = '1') else 
        tmp_1474_reg_5459;
    output_V_pixel_25_write <= output_V_pixel_11_update;

    output_V_pixel_26_blk_n_assign_proc : process(output_V_pixel_26_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_26_blk_n <= output_V_pixel_26_full_n;
        else 
            output_V_pixel_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_26_din <= 
        ap_const_lv8_FF when (tmp_1475_reg_5464(0) = '1') else 
        tmp_1476_reg_5469;
    output_V_pixel_26_write <= output_V_pixel_11_update;

    output_V_pixel_27_blk_n_assign_proc : process(output_V_pixel_27_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_27_blk_n <= output_V_pixel_27_full_n;
        else 
            output_V_pixel_27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_27_din <= 
        ap_const_lv8_FF when (tmp_1477_reg_5474(0) = '1') else 
        tmp_1478_reg_5479;
    output_V_pixel_27_write <= output_V_pixel_11_update;

    output_V_pixel_28_blk_n_assign_proc : process(output_V_pixel_28_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_28_blk_n <= output_V_pixel_28_full_n;
        else 
            output_V_pixel_28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_28_din <= 
        ap_const_lv8_FF when (tmp_1479_reg_5484(0) = '1') else 
        tmp_1480_reg_5489;
    output_V_pixel_28_write <= output_V_pixel_11_update;

    output_V_pixel_29_blk_n_assign_proc : process(output_V_pixel_29_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_29_blk_n <= output_V_pixel_29_full_n;
        else 
            output_V_pixel_29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_29_din <= 
        ap_const_lv8_FF when (tmp_1481_reg_5494(0) = '1') else 
        tmp_1482_reg_5499;
    output_V_pixel_29_write <= output_V_pixel_11_update;

    output_V_pixel_2_blk_n_assign_proc : process(output_V_pixel_2_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_2_blk_n <= output_V_pixel_2_full_n;
        else 
            output_V_pixel_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_2_din <= 
        ap_const_lv8_FF when (tmp_1427_reg_5224(0) = '1') else 
        tmp_1428_reg_5229;
    output_V_pixel_2_write <= output_V_pixel_11_update;

    output_V_pixel_30_blk_n_assign_proc : process(output_V_pixel_30_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_30_blk_n <= output_V_pixel_30_full_n;
        else 
            output_V_pixel_30_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_30_din <= 
        ap_const_lv8_FF when (tmp_1483_reg_5504(0) = '1') else 
        tmp_1484_reg_5509;
    output_V_pixel_30_write <= output_V_pixel_11_update;

    output_V_pixel_31_blk_n_assign_proc : process(output_V_pixel_31_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_31_blk_n <= output_V_pixel_31_full_n;
        else 
            output_V_pixel_31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_31_din <= 
        ap_const_lv8_FF when (tmp_1485_reg_5514(0) = '1') else 
        tmp_1486_reg_5519;
    output_V_pixel_31_write <= output_V_pixel_11_update;

    output_V_pixel_32_blk_n_assign_proc : process(output_V_pixel_32_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_32_blk_n <= output_V_pixel_32_full_n;
        else 
            output_V_pixel_32_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_32_din <= 
        ap_const_lv8_FF when (tmp_1487_reg_5524(0) = '1') else 
        tmp_1488_reg_5529;
    output_V_pixel_32_write <= output_V_pixel_11_update;

    output_V_pixel_33_blk_n_assign_proc : process(output_V_pixel_33_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_33_blk_n <= output_V_pixel_33_full_n;
        else 
            output_V_pixel_33_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_33_din <= 
        ap_const_lv8_FF when (tmp_1489_reg_5534(0) = '1') else 
        tmp_1490_reg_5539;
    output_V_pixel_33_write <= output_V_pixel_11_update;

    output_V_pixel_34_blk_n_assign_proc : process(output_V_pixel_34_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_34_blk_n <= output_V_pixel_34_full_n;
        else 
            output_V_pixel_34_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_34_din <= 
        ap_const_lv8_FF when (tmp_1491_reg_5544(0) = '1') else 
        tmp_1492_reg_5549;
    output_V_pixel_34_write <= output_V_pixel_11_update;

    output_V_pixel_35_blk_n_assign_proc : process(output_V_pixel_35_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_35_blk_n <= output_V_pixel_35_full_n;
        else 
            output_V_pixel_35_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_35_din <= 
        ap_const_lv8_FF when (tmp_1493_reg_5554(0) = '1') else 
        tmp_1494_reg_5559;
    output_V_pixel_35_write <= output_V_pixel_11_update;

    output_V_pixel_36_blk_n_assign_proc : process(output_V_pixel_36_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_36_blk_n <= output_V_pixel_36_full_n;
        else 
            output_V_pixel_36_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_36_din <= 
        ap_const_lv8_FF when (tmp_1495_reg_5564(0) = '1') else 
        tmp_1496_reg_5569;
    output_V_pixel_36_write <= output_V_pixel_11_update;

    output_V_pixel_37_blk_n_assign_proc : process(output_V_pixel_37_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_37_blk_n <= output_V_pixel_37_full_n;
        else 
            output_V_pixel_37_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_37_din <= 
        ap_const_lv8_FF when (tmp_1497_reg_5574(0) = '1') else 
        tmp_1498_reg_5579;
    output_V_pixel_37_write <= output_V_pixel_11_update;

    output_V_pixel_38_blk_n_assign_proc : process(output_V_pixel_38_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_38_blk_n <= output_V_pixel_38_full_n;
        else 
            output_V_pixel_38_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_38_din <= 
        ap_const_lv8_FF when (tmp_1499_reg_5584(0) = '1') else 
        tmp_1500_reg_5589;
    output_V_pixel_38_write <= output_V_pixel_11_update;

    output_V_pixel_39_blk_n_assign_proc : process(output_V_pixel_39_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_39_blk_n <= output_V_pixel_39_full_n;
        else 
            output_V_pixel_39_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_39_din <= 
        ap_const_lv8_FF when (tmp_1501_reg_5594(0) = '1') else 
        tmp_1502_reg_5599;
    output_V_pixel_39_write <= output_V_pixel_11_update;

    output_V_pixel_3_blk_n_assign_proc : process(output_V_pixel_3_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_3_blk_n <= output_V_pixel_3_full_n;
        else 
            output_V_pixel_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_3_din <= 
        ap_const_lv8_FF when (tmp_1429_reg_5234(0) = '1') else 
        tmp_1430_reg_5239;
    output_V_pixel_3_write <= output_V_pixel_11_update;

    output_V_pixel_40_blk_n_assign_proc : process(output_V_pixel_40_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_40_blk_n <= output_V_pixel_40_full_n;
        else 
            output_V_pixel_40_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_40_din <= 
        ap_const_lv8_FF when (tmp_1503_reg_5604(0) = '1') else 
        tmp_1504_reg_5609;
    output_V_pixel_40_write <= output_V_pixel_11_update;

    output_V_pixel_41_blk_n_assign_proc : process(output_V_pixel_41_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_41_blk_n <= output_V_pixel_41_full_n;
        else 
            output_V_pixel_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_41_din <= 
        ap_const_lv8_FF when (tmp_1505_reg_5614(0) = '1') else 
        tmp_1506_reg_5619;
    output_V_pixel_41_write <= output_V_pixel_11_update;

    output_V_pixel_42_blk_n_assign_proc : process(output_V_pixel_42_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_42_blk_n <= output_V_pixel_42_full_n;
        else 
            output_V_pixel_42_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_42_din <= 
        ap_const_lv8_FF when (tmp_1507_reg_5624(0) = '1') else 
        tmp_1508_reg_5629;
    output_V_pixel_42_write <= output_V_pixel_11_update;

    output_V_pixel_43_blk_n_assign_proc : process(output_V_pixel_43_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_43_blk_n <= output_V_pixel_43_full_n;
        else 
            output_V_pixel_43_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_43_din <= 
        ap_const_lv8_FF when (tmp_1509_reg_5634(0) = '1') else 
        tmp_1510_reg_5639;
    output_V_pixel_43_write <= output_V_pixel_11_update;

    output_V_pixel_44_blk_n_assign_proc : process(output_V_pixel_44_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_44_blk_n <= output_V_pixel_44_full_n;
        else 
            output_V_pixel_44_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_44_din <= 
        ap_const_lv8_FF when (tmp_1511_reg_5644(0) = '1') else 
        tmp_1512_reg_5649;
    output_V_pixel_44_write <= output_V_pixel_11_update;

    output_V_pixel_45_blk_n_assign_proc : process(output_V_pixel_45_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_45_blk_n <= output_V_pixel_45_full_n;
        else 
            output_V_pixel_45_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_45_din <= 
        ap_const_lv8_FF when (tmp_1513_reg_5654(0) = '1') else 
        tmp_1514_reg_5659;
    output_V_pixel_45_write <= output_V_pixel_11_update;

    output_V_pixel_46_blk_n_assign_proc : process(output_V_pixel_46_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_46_blk_n <= output_V_pixel_46_full_n;
        else 
            output_V_pixel_46_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_46_din <= 
        ap_const_lv8_FF when (tmp_1515_reg_5664(0) = '1') else 
        tmp_1516_reg_5669;
    output_V_pixel_46_write <= output_V_pixel_11_update;

    output_V_pixel_47_blk_n_assign_proc : process(output_V_pixel_47_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_47_blk_n <= output_V_pixel_47_full_n;
        else 
            output_V_pixel_47_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_47_din <= 
        ap_const_lv8_FF when (tmp_1517_reg_5674(0) = '1') else 
        tmp_1518_reg_5679;
    output_V_pixel_47_write <= output_V_pixel_11_update;

    output_V_pixel_48_blk_n_assign_proc : process(output_V_pixel_48_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_48_blk_n <= output_V_pixel_48_full_n;
        else 
            output_V_pixel_48_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_48_din <= 
        ap_const_lv8_FF when (tmp_1519_reg_5684(0) = '1') else 
        tmp_1520_reg_5689;
    output_V_pixel_48_write <= output_V_pixel_11_update;

    output_V_pixel_49_blk_n_assign_proc : process(output_V_pixel_49_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_49_blk_n <= output_V_pixel_49_full_n;
        else 
            output_V_pixel_49_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_49_din <= 
        ap_const_lv8_FF when (tmp_1521_reg_5694(0) = '1') else 
        tmp_1522_reg_5699;
    output_V_pixel_49_write <= output_V_pixel_11_update;

    output_V_pixel_4_blk_n_assign_proc : process(output_V_pixel_4_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_4_blk_n <= output_V_pixel_4_full_n;
        else 
            output_V_pixel_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_4_din <= 
        ap_const_lv8_FF when (tmp_1431_reg_5244(0) = '1') else 
        tmp_1432_reg_5249;
    output_V_pixel_4_write <= output_V_pixel_11_update;

    output_V_pixel_50_blk_n_assign_proc : process(output_V_pixel_50_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_50_blk_n <= output_V_pixel_50_full_n;
        else 
            output_V_pixel_50_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_50_din <= 
        ap_const_lv8_FF when (tmp_1523_reg_5704(0) = '1') else 
        tmp_1524_reg_5709;
    output_V_pixel_50_write <= output_V_pixel_11_update;

    output_V_pixel_51_blk_n_assign_proc : process(output_V_pixel_51_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_51_blk_n <= output_V_pixel_51_full_n;
        else 
            output_V_pixel_51_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_51_din <= 
        ap_const_lv8_FF when (tmp_1525_reg_5714(0) = '1') else 
        tmp_1526_reg_5719;
    output_V_pixel_51_write <= output_V_pixel_11_update;

    output_V_pixel_52_blk_n_assign_proc : process(output_V_pixel_52_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_52_blk_n <= output_V_pixel_52_full_n;
        else 
            output_V_pixel_52_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_52_din <= 
        ap_const_lv8_FF when (tmp_1527_reg_5724(0) = '1') else 
        tmp_1528_reg_5729;
    output_V_pixel_52_write <= output_V_pixel_11_update;

    output_V_pixel_53_blk_n_assign_proc : process(output_V_pixel_53_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_53_blk_n <= output_V_pixel_53_full_n;
        else 
            output_V_pixel_53_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_53_din <= 
        ap_const_lv8_FF when (tmp_1529_reg_5734(0) = '1') else 
        tmp_1530_reg_5739;
    output_V_pixel_53_write <= output_V_pixel_11_update;

    output_V_pixel_54_blk_n_assign_proc : process(output_V_pixel_54_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_54_blk_n <= output_V_pixel_54_full_n;
        else 
            output_V_pixel_54_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_54_din <= 
        ap_const_lv8_FF when (tmp_1531_reg_5744(0) = '1') else 
        tmp_1532_reg_5749;
    output_V_pixel_54_write <= output_V_pixel_11_update;

    output_V_pixel_55_blk_n_assign_proc : process(output_V_pixel_55_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_55_blk_n <= output_V_pixel_55_full_n;
        else 
            output_V_pixel_55_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_55_din <= 
        ap_const_lv8_FF when (tmp_1533_reg_5754(0) = '1') else 
        tmp_1534_reg_5759;
    output_V_pixel_55_write <= output_V_pixel_11_update;

    output_V_pixel_56_blk_n_assign_proc : process(output_V_pixel_56_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_56_blk_n <= output_V_pixel_56_full_n;
        else 
            output_V_pixel_56_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_56_din <= 
        ap_const_lv8_FF when (tmp_1535_reg_5764(0) = '1') else 
        tmp_1536_reg_5769;
    output_V_pixel_56_write <= output_V_pixel_11_update;

    output_V_pixel_57_blk_n_assign_proc : process(output_V_pixel_57_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_57_blk_n <= output_V_pixel_57_full_n;
        else 
            output_V_pixel_57_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_57_din <= 
        ap_const_lv8_FF when (tmp_1537_reg_5774(0) = '1') else 
        tmp_1538_reg_5779;
    output_V_pixel_57_write <= output_V_pixel_11_update;

    output_V_pixel_58_blk_n_assign_proc : process(output_V_pixel_58_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_58_blk_n <= output_V_pixel_58_full_n;
        else 
            output_V_pixel_58_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_58_din <= 
        ap_const_lv8_FF when (tmp_1539_reg_5784(0) = '1') else 
        tmp_1540_reg_5789;
    output_V_pixel_58_write <= output_V_pixel_11_update;

    output_V_pixel_59_blk_n_assign_proc : process(output_V_pixel_59_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_59_blk_n <= output_V_pixel_59_full_n;
        else 
            output_V_pixel_59_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_59_din <= 
        ap_const_lv8_FF when (tmp_1541_reg_5794(0) = '1') else 
        tmp_1542_reg_5799;
    output_V_pixel_59_write <= output_V_pixel_11_update;

    output_V_pixel_5_blk_n_assign_proc : process(output_V_pixel_5_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_5_blk_n <= output_V_pixel_5_full_n;
        else 
            output_V_pixel_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_5_din <= 
        ap_const_lv8_FF when (tmp_1433_reg_5254(0) = '1') else 
        tmp_1434_reg_5259;
    output_V_pixel_5_write <= output_V_pixel_11_update;

    output_V_pixel_60_blk_n_assign_proc : process(output_V_pixel_60_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_60_blk_n <= output_V_pixel_60_full_n;
        else 
            output_V_pixel_60_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_60_din <= 
        ap_const_lv8_FF when (tmp_1543_reg_5804(0) = '1') else 
        tmp_1544_reg_5809;
    output_V_pixel_60_write <= output_V_pixel_11_update;

    output_V_pixel_61_blk_n_assign_proc : process(output_V_pixel_61_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_61_blk_n <= output_V_pixel_61_full_n;
        else 
            output_V_pixel_61_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_61_din <= 
        ap_const_lv8_FF when (tmp_1545_reg_5814(0) = '1') else 
        tmp_1546_reg_5819;
    output_V_pixel_61_write <= output_V_pixel_11_update;

    output_V_pixel_62_blk_n_assign_proc : process(output_V_pixel_62_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_62_blk_n <= output_V_pixel_62_full_n;
        else 
            output_V_pixel_62_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_62_din <= 
        ap_const_lv8_FF when (tmp_1547_reg_5824(0) = '1') else 
        tmp_1548_reg_5829;
    output_V_pixel_62_write <= output_V_pixel_11_update;

    output_V_pixel_63_blk_n_assign_proc : process(output_V_pixel_63_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_63_blk_n <= output_V_pixel_63_full_n;
        else 
            output_V_pixel_63_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_63_din <= 
        ap_const_lv8_FF when (tmp_1549_reg_5834(0) = '1') else 
        tmp_1550_reg_5839;
    output_V_pixel_63_write <= output_V_pixel_11_update;

    output_V_pixel_64_blk_n_assign_proc : process(output_V_pixel_64_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_64_blk_n <= output_V_pixel_64_full_n;
        else 
            output_V_pixel_64_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_64_din <= 
        ap_const_lv8_FF when (tmp_1551_reg_5844(0) = '1') else 
        tmp_1552_reg_5849;
    output_V_pixel_64_write <= output_V_pixel_11_update;

    output_V_pixel_65_blk_n_assign_proc : process(output_V_pixel_65_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_65_blk_n <= output_V_pixel_65_full_n;
        else 
            output_V_pixel_65_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_65_din <= 
        ap_const_lv8_FF when (tmp_1553_reg_5854(0) = '1') else 
        tmp_1554_reg_5859;
    output_V_pixel_65_write <= output_V_pixel_11_update;

    output_V_pixel_66_blk_n_assign_proc : process(output_V_pixel_66_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_66_blk_n <= output_V_pixel_66_full_n;
        else 
            output_V_pixel_66_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_66_din <= 
        ap_const_lv8_FF when (tmp_1555_reg_5864(0) = '1') else 
        tmp_1556_reg_5869;
    output_V_pixel_66_write <= output_V_pixel_11_update;

    output_V_pixel_67_blk_n_assign_proc : process(output_V_pixel_67_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_67_blk_n <= output_V_pixel_67_full_n;
        else 
            output_V_pixel_67_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_67_din <= 
        ap_const_lv8_FF when (tmp_1557_reg_5874(0) = '1') else 
        tmp_1558_reg_5879;
    output_V_pixel_67_write <= output_V_pixel_11_update;

    output_V_pixel_68_blk_n_assign_proc : process(output_V_pixel_68_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_68_blk_n <= output_V_pixel_68_full_n;
        else 
            output_V_pixel_68_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_68_din <= 
        ap_const_lv8_FF when (tmp_1559_reg_5884(0) = '1') else 
        tmp_1560_reg_5889;
    output_V_pixel_68_write <= output_V_pixel_11_update;

    output_V_pixel_69_blk_n_assign_proc : process(output_V_pixel_69_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_69_blk_n <= output_V_pixel_69_full_n;
        else 
            output_V_pixel_69_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_69_din <= 
        ap_const_lv8_FF when (tmp_1561_reg_5894(0) = '1') else 
        tmp_1562_reg_5899;
    output_V_pixel_69_write <= output_V_pixel_11_update;

    output_V_pixel_6_blk_n_assign_proc : process(output_V_pixel_6_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_6_blk_n <= output_V_pixel_6_full_n;
        else 
            output_V_pixel_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_6_din <= 
        ap_const_lv8_FF when (tmp_1435_reg_5264(0) = '1') else 
        tmp_1436_reg_5269;
    output_V_pixel_6_write <= output_V_pixel_11_update;

    output_V_pixel_70_blk_n_assign_proc : process(output_V_pixel_70_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_70_blk_n <= output_V_pixel_70_full_n;
        else 
            output_V_pixel_70_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_70_din <= 
        ap_const_lv8_FF when (tmp_1563_reg_5904(0) = '1') else 
        tmp_1564_reg_5909;
    output_V_pixel_70_write <= output_V_pixel_11_update;

    output_V_pixel_7_blk_n_assign_proc : process(output_V_pixel_7_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_7_blk_n <= output_V_pixel_7_full_n;
        else 
            output_V_pixel_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_7_din <= 
        ap_const_lv8_FF when (tmp_1437_reg_5274(0) = '1') else 
        tmp_1438_reg_5279;
    output_V_pixel_7_write <= output_V_pixel_11_update;

    output_V_pixel_8_blk_n_assign_proc : process(output_V_pixel_8_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_8_blk_n <= output_V_pixel_8_full_n;
        else 
            output_V_pixel_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_8_din <= 
        ap_const_lv8_FF when (tmp_1439_reg_5284(0) = '1') else 
        tmp_1440_reg_5289;
    output_V_pixel_8_write <= output_V_pixel_11_update;

    output_V_pixel_9_blk_n_assign_proc : process(output_V_pixel_9_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5195_pp0_iter7))) then 
            output_V_pixel_9_blk_n <= output_V_pixel_9_full_n;
        else 
            output_V_pixel_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_9_din <= 
        ap_const_lv8_FF when (tmp_1441_reg_5294(0) = '1') else 
        tmp_1442_reg_5299;
    output_V_pixel_9_write <= output_V_pixel_11_update;
    tmp_1424_fu_3854_p1 <= grp_Sobel_process_magnitude_fu_2698_ap_return(8 - 1 downto 0);
    tmp_1426_fu_3866_p1 <= grp_Sobel_process_magnitude_fu_2704_ap_return(8 - 1 downto 0);
    tmp_1428_fu_3878_p1 <= grp_Sobel_process_magnitude_fu_2710_ap_return(8 - 1 downto 0);
    tmp_1430_fu_3890_p1 <= grp_Sobel_process_magnitude_fu_2716_ap_return(8 - 1 downto 0);
    tmp_1432_fu_3902_p1 <= grp_Sobel_process_magnitude_fu_2722_ap_return(8 - 1 downto 0);
    tmp_1434_fu_3914_p1 <= grp_Sobel_process_magnitude_fu_2728_ap_return(8 - 1 downto 0);
    tmp_1436_fu_3926_p1 <= grp_Sobel_process_magnitude_fu_2734_ap_return(8 - 1 downto 0);
    tmp_1438_fu_3938_p1 <= grp_Sobel_process_magnitude_fu_2740_ap_return(8 - 1 downto 0);
    tmp_1440_fu_3950_p1 <= grp_Sobel_process_magnitude_fu_2746_ap_return(8 - 1 downto 0);
    tmp_1442_fu_3962_p1 <= grp_Sobel_process_magnitude_fu_2752_ap_return(8 - 1 downto 0);
    tmp_1444_fu_3974_p1 <= grp_Sobel_process_magnitude_fu_2758_ap_return(8 - 1 downto 0);
    tmp_1446_fu_3986_p1 <= grp_Sobel_process_magnitude_fu_2764_ap_return(8 - 1 downto 0);
    tmp_1448_fu_3998_p1 <= grp_Sobel_process_magnitude_fu_2770_ap_return(8 - 1 downto 0);
    tmp_1450_fu_4010_p1 <= grp_Sobel_process_magnitude_fu_2776_ap_return(8 - 1 downto 0);
    tmp_1452_fu_4022_p1 <= grp_Sobel_process_magnitude_fu_2782_ap_return(8 - 1 downto 0);
    tmp_1454_fu_4034_p1 <= grp_Sobel_process_magnitude_fu_2788_ap_return(8 - 1 downto 0);
    tmp_1456_fu_4046_p1 <= grp_Sobel_process_magnitude_fu_2794_ap_return(8 - 1 downto 0);
    tmp_1458_fu_4058_p1 <= grp_Sobel_process_magnitude_fu_2800_ap_return(8 - 1 downto 0);
    tmp_1460_fu_4070_p1 <= grp_Sobel_process_magnitude_fu_2806_ap_return(8 - 1 downto 0);
    tmp_1462_fu_4082_p1 <= grp_Sobel_process_magnitude_fu_2812_ap_return(8 - 1 downto 0);
    tmp_1464_fu_4094_p1 <= grp_Sobel_process_magnitude_fu_2818_ap_return(8 - 1 downto 0);
    tmp_1466_fu_4106_p1 <= grp_Sobel_process_magnitude_fu_2824_ap_return(8 - 1 downto 0);
    tmp_1468_fu_4118_p1 <= grp_Sobel_process_magnitude_fu_2830_ap_return(8 - 1 downto 0);
    tmp_1470_fu_4130_p1 <= grp_Sobel_process_magnitude_fu_2836_ap_return(8 - 1 downto 0);
    tmp_1472_fu_4142_p1 <= grp_Sobel_process_magnitude_fu_2842_ap_return(8 - 1 downto 0);
    tmp_1474_fu_4154_p1 <= grp_Sobel_process_magnitude_fu_2848_ap_return(8 - 1 downto 0);
    tmp_1476_fu_4166_p1 <= grp_Sobel_process_magnitude_fu_2854_ap_return(8 - 1 downto 0);
    tmp_1478_fu_4178_p1 <= grp_Sobel_process_magnitude_fu_2860_ap_return(8 - 1 downto 0);
    tmp_1480_fu_4190_p1 <= grp_Sobel_process_magnitude_fu_2866_ap_return(8 - 1 downto 0);
    tmp_1482_fu_4202_p1 <= grp_Sobel_process_magnitude_fu_2872_ap_return(8 - 1 downto 0);
    tmp_1484_fu_4214_p1 <= grp_Sobel_process_magnitude_fu_2878_ap_return(8 - 1 downto 0);
    tmp_1486_fu_4226_p1 <= grp_Sobel_process_magnitude_fu_2884_ap_return(8 - 1 downto 0);
    tmp_1488_fu_4238_p1 <= grp_Sobel_process_magnitude_fu_2890_ap_return(8 - 1 downto 0);
    tmp_1490_fu_4250_p1 <= grp_Sobel_process_magnitude_fu_2896_ap_return(8 - 1 downto 0);
    tmp_1492_fu_4262_p1 <= grp_Sobel_process_magnitude_fu_2902_ap_return(8 - 1 downto 0);
    tmp_1494_fu_4274_p1 <= grp_Sobel_process_magnitude_fu_2908_ap_return(8 - 1 downto 0);
    tmp_1496_fu_4286_p1 <= grp_Sobel_process_magnitude_fu_2914_ap_return(8 - 1 downto 0);
    tmp_1498_fu_4298_p1 <= grp_Sobel_process_magnitude_fu_2920_ap_return(8 - 1 downto 0);
    tmp_1500_fu_4310_p1 <= grp_Sobel_process_magnitude_fu_2926_ap_return(8 - 1 downto 0);
    tmp_1502_fu_4322_p1 <= grp_Sobel_process_magnitude_fu_2932_ap_return(8 - 1 downto 0);
    tmp_1504_fu_4334_p1 <= grp_Sobel_process_magnitude_fu_2938_ap_return(8 - 1 downto 0);
    tmp_1506_fu_4346_p1 <= grp_Sobel_process_magnitude_fu_2944_ap_return(8 - 1 downto 0);
    tmp_1508_fu_4358_p1 <= grp_Sobel_process_magnitude_fu_2950_ap_return(8 - 1 downto 0);
    tmp_1510_fu_4370_p1 <= grp_Sobel_process_magnitude_fu_2956_ap_return(8 - 1 downto 0);
    tmp_1512_fu_4382_p1 <= grp_Sobel_process_magnitude_fu_2962_ap_return(8 - 1 downto 0);
    tmp_1514_fu_4394_p1 <= grp_Sobel_process_magnitude_fu_2968_ap_return(8 - 1 downto 0);
    tmp_1516_fu_4406_p1 <= grp_Sobel_process_magnitude_fu_2974_ap_return(8 - 1 downto 0);
    tmp_1518_fu_4418_p1 <= grp_Sobel_process_magnitude_fu_2980_ap_return(8 - 1 downto 0);
    tmp_1520_fu_4430_p1 <= grp_Sobel_process_magnitude_fu_2986_ap_return(8 - 1 downto 0);
    tmp_1522_fu_4442_p1 <= grp_Sobel_process_magnitude_fu_2992_ap_return(8 - 1 downto 0);
    tmp_1524_fu_4454_p1 <= grp_Sobel_process_magnitude_fu_2998_ap_return(8 - 1 downto 0);
    tmp_1526_fu_4466_p1 <= grp_Sobel_process_magnitude_fu_3004_ap_return(8 - 1 downto 0);
    tmp_1528_fu_4478_p1 <= grp_Sobel_process_magnitude_fu_3010_ap_return(8 - 1 downto 0);
    tmp_1530_fu_4490_p1 <= grp_Sobel_process_magnitude_fu_3016_ap_return(8 - 1 downto 0);
    tmp_1532_fu_4502_p1 <= grp_Sobel_process_magnitude_fu_3022_ap_return(8 - 1 downto 0);
    tmp_1534_fu_4514_p1 <= grp_Sobel_process_magnitude_fu_3028_ap_return(8 - 1 downto 0);
    tmp_1536_fu_4526_p1 <= grp_Sobel_process_magnitude_fu_3034_ap_return(8 - 1 downto 0);
    tmp_1538_fu_4538_p1 <= grp_Sobel_process_magnitude_fu_3040_ap_return(8 - 1 downto 0);
    tmp_1540_fu_4550_p1 <= grp_Sobel_process_magnitude_fu_3046_ap_return(8 - 1 downto 0);
    tmp_1542_fu_4562_p1 <= grp_Sobel_process_magnitude_fu_3052_ap_return(8 - 1 downto 0);
    tmp_1544_fu_4574_p1 <= grp_Sobel_process_magnitude_fu_3058_ap_return(8 - 1 downto 0);
    tmp_1546_fu_4586_p1 <= grp_Sobel_process_magnitude_fu_3064_ap_return(8 - 1 downto 0);
    tmp_1548_fu_4598_p1 <= grp_Sobel_process_magnitude_fu_3070_ap_return(8 - 1 downto 0);
    tmp_1550_fu_4610_p1 <= grp_Sobel_process_magnitude_fu_3076_ap_return(8 - 1 downto 0);
    tmp_1552_fu_4622_p1 <= grp_Sobel_process_magnitude_fu_3082_ap_return(8 - 1 downto 0);
    tmp_1554_fu_4634_p1 <= grp_Sobel_process_magnitude_fu_3088_ap_return(8 - 1 downto 0);
    tmp_1556_fu_4646_p1 <= grp_Sobel_process_magnitude_fu_3094_ap_return(8 - 1 downto 0);
    tmp_1558_fu_4658_p1 <= grp_Sobel_process_magnitude_fu_3100_ap_return(8 - 1 downto 0);
    tmp_1560_fu_4670_p1 <= grp_Sobel_process_magnitude_fu_3106_ap_return(8 - 1 downto 0);
    tmp_1562_fu_4682_p1 <= grp_Sobel_process_magnitude_fu_3112_ap_return(8 - 1 downto 0);
    tmp_1564_fu_4694_p1 <= grp_Sobel_process_magnitude_fu_3118_ap_return(8 - 1 downto 0);
    x_2_fu_3130_p2 <= std_logic_vector(unsigned(x_reg_2687) + unsigned(ap_const_lv9_1));
end behav;
