

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Jun 25 15:47:28 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pbp_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.641 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 20.000 ns | 20.000 ns |    3|    3| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%pc_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %pc_V)" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:79]   --->   Operation 4 'read' 'pc_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%index_V = trunc i32 %pc_V_read to i6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:46->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 5 'trunc' 'index_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i6 %index_V to i64" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:49->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 6 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%perceptron_V_4_addr = getelementptr [64 x i4]* @perceptron_V_4, i64 0, i64 %zext_ln544" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:49->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 7 'getelementptr' 'perceptron_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.32ns)   --->   "%t_V = load i4* %perceptron_V_4_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:49->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 8 'load' 't_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%perceptron_V_0_addr = getelementptr [64 x i4]* @perceptron_V_0, i64 0, i64 %zext_ln544" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 9 'getelementptr' 'perceptron_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%perceptron_V_1_addr = getelementptr [64 x i4]* @perceptron_V_1, i64 0, i64 %zext_ln544" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 10 'getelementptr' 'perceptron_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (2.32ns)   --->   "%perceptron_V_0_load = load i4* %perceptron_V_0_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 11 'load' 'perceptron_V_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_1 : Operation 12 [2/2] (2.32ns)   --->   "%perceptron_V_1_load = load i4* %perceptron_V_1_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 12 'load' 'perceptron_V_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%perceptron_V_2_addr = getelementptr [64 x i4]* @perceptron_V_2, i64 0, i64 %zext_ln544" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 13 'getelementptr' 'perceptron_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%perceptron_V_3_addr = getelementptr [64 x i4]* @perceptron_V_3, i64 0, i64 %zext_ln544" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 14 'getelementptr' 'perceptron_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%perceptron_V_2_load = load i4* %perceptron_V_2_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 15 'load' 'perceptron_V_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%perceptron_V_3_load = load i4* %perceptron_V_3_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 16 'load' 'perceptron_V_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%result_V_read = call i1 @_ssdm_op_Read.s_axilite.i1P(i1* %result_V)" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 17 'read' 'result_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 8.64>
ST_2 : Operation 18 [1/2] (2.32ns)   --->   "%t_V = load i4* %perceptron_V_4_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:49->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 18 'load' 't_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln70)   --->   "%sext_ln60 = sext i4 %t_V to i5" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 19 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bht_0_load = load i1* @bht_0, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 20 'load' 'bht_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bht_1_load = load i1* @bht_1, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 21 'load' 'bht_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.97ns)   --->   "%xor_ln60 = xor i1 %bht_0_load, %bht_1_load" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 22 'xor' 'xor_ln60' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%perceptron_V_0_load = load i4* %perceptron_V_0_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 23 'load' 'perceptron_V_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%perceptron_V_1_load = load i4* %perceptron_V_1_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 24 'load' 'perceptron_V_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln60 = select i1 %xor_ln60, i4 %perceptron_V_0_load, i4 %perceptron_V_1_load" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 25 'select' 'select_ln60' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bht_2_load = load i1* @bht_2, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 26 'load' 'bht_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bht_3_load = load i1* @bht_3, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 27 'load' 'bht_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%xor_ln60_1 = xor i1 %bht_2_load, %bht_3_load" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 28 'xor' 'xor_ln60_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%perceptron_V_2_load = load i4* %perceptron_V_2_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 29 'load' 'perceptron_V_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%perceptron_V_3_load = load i4* %perceptron_V_3_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 30 'load' 'perceptron_V_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_2 : Operation 31 [1/1] (1.02ns)   --->   "%select_ln60_1 = select i1 %xor_ln60_1, i4 %perceptron_V_2_load, i4 %perceptron_V_3_load" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 31 'select' 'select_ln60_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i4 %select_ln60 to i5" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 32 'sext' 'sext_ln1352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%sub_ln1352 = sub i5 0, %sext_ln1352" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 33 'sub' 'sub_ln1352' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln70_1)   --->   "%select_ln1352 = select i1 %bht_0_load, i5 %sub_ln1352, i5 %sext_ln1352" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 34 'select' 'select_ln1352' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln70_1)   --->   "%sext_ln1352_1 = sext i5 %select_ln1352 to i6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 35 'sext' 'sext_ln1352_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1352_2 = sext i4 %select_ln60_1 to i5" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 36 'sext' 'sext_ln1352_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%sub_ln1352_1 = sub i5 0, %sext_ln1352_2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 37 'sub' 'sub_ln1352_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln70)   --->   "%select_ln1352_1 = select i1 %bht_2_load, i5 %sub_ln1352_1, i5 %sext_ln1352_2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 38 'select' 'select_ln1352_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln70 = add i5 %select_ln1352_1, %sext_ln60" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 39 'add' 'add_ln70' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln70_1)   --->   "%sext_ln70 = sext i5 %add_ln70 to i6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 40 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln70_1 = add i6 %sext_ln70, %sext_ln1352_1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 41 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln70_1, i32 5)" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:73->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 42 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.22>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %pc_V), !map !167"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %isBranch_V), !map !173"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %result_V), !map !177"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %pc_V, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [4 x i8]* @p_str13, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:80]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %isBranch_V, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [4 x i8]* @p_str13, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:81]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_V, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [4 x i8]* @p_str13, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:82]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:85]   --->   Operation 50 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln73 = xor i1 %tmp, true" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:73->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 51 'xor' 'xor_ln73' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.82ns)   --->   "%sub_ln74 = sub i6 0, %add_ln70_1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:74->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 52 'sub' 'sub_ln74' <Predicate = (tmp)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln15)   --->   "%select_ln74 = select i1 %tmp, i6 %sub_ln74, i6 %add_ln70_1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:74->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 53 'select' 'select_ln74' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %isBranch_V, i1 %xor_ln73)" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:76->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86]   --->   Operation 54 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln15)   --->   "%xor_ln15 = xor i1 %result_V_read, %tmp" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 55 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln15 = icmp sgt i6 %select_ln74, 8" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 56 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln15 = and i1 %icmp_ln15, %xor_ln15" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 57 'and' 'and_ln15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %and_ln15, label %update.exit, label %0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %result_V_read, label %1, label %3" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:17->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 59 'br' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.30ns)   --->   "%icmp_ln895 = icmp sgt i4 %t_V, -7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:20->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 60 'icmp' 'icmp_ln895' <Predicate = (!and_ln15 & !result_V_read)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %4, label %._crit_edge171.i" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:20->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 61 'br' <Predicate = (!and_ln15 & !result_V_read)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln701 = add i4 %t_V, -1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:20->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 62 'add' 'add_ln701' <Predicate = (!and_ln15 & !result_V_read & icmp_ln895)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (2.32ns)   --->   "store i4 %add_ln701, i4* %perceptron_V_4_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:20->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 63 'store' <Predicate = (!and_ln15 & !result_V_read & icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %._crit_edge171.i" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:20->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 64 'br' <Predicate = (!and_ln15 & !result_V_read & icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 65 'br' <Predicate = (!and_ln15 & !result_V_read)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.30ns)   --->   "%icmp_ln887 = icmp slt i4 %t_V, 6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:18->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 66 'icmp' 'icmp_ln887' <Predicate = (!and_ln15 & result_V_read)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %2, label %._crit_edge170.i" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:18->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 67 'br' <Predicate = (!and_ln15 & result_V_read)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln700 = add i4 %t_V, 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:18->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 68 'add' 'add_ln700' <Predicate = (!and_ln15 & result_V_read & icmp_ln887)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (2.32ns)   --->   "store i4 %add_ln700, i4* %perceptron_V_4_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:18->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 69 'store' <Predicate = (!and_ln15 & result_V_read & icmp_ln887)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %._crit_edge170.i" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:18->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 70 'br' <Predicate = (!and_ln15 & result_V_read & icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %9" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:19->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 71 'br' <Predicate = (!and_ln15 & result_V_read)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%xor_ln879 = xor i1 %bht_0_load, %result_V_read" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:31->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 72 'xor' 'xor_ln879' <Predicate = (!and_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %xor_ln60, label %15, label %8" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:24->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 73 'br' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %xor_ln879, label %11, label %7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:25->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 74 'br' <Predicate = (!and_ln15 & !xor_ln60)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.30ns)   --->   "%icmp_ln895_2 = icmp sgt i4 %perceptron_V_1_load, -7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 75 'icmp' 'icmp_ln895_2' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_2, label %10, label %._crit_edge172.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 76 'br' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln701_2 = add i4 %perceptron_V_1_load, -2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 77 'add' 'add_ln701_2' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879 & icmp_ln895_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (2.32ns)   --->   "store i4 %add_ln701_2, i4* %perceptron_V_1_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 78 'store' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879 & icmp_ln895_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %._crit_edge172.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 79 'br' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879 & icmp_ln895_2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:27->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 80 'br' <Predicate = (!and_ln15 & !xor_ln60 & !xor_ln879)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.30ns)   --->   "%icmp_ln887_2 = icmp slt i4 %perceptron_V_1_load, 6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 81 'icmp' 'icmp_ln887_2' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %12, label %._crit_edge173.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 82 'br' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.73ns)   --->   "%add_ln700_2 = add i4 %perceptron_V_1_load, 2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 83 'add' 'add_ln700_2' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879 & icmp_ln887_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (2.32ns)   --->   "store i4 %add_ln700_2, i4* %perceptron_V_1_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 84 'store' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879 & icmp_ln887_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge173.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 85 'br' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879 & icmp_ln887_2)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 86 'br' <Predicate = (!and_ln15 & !xor_ln60 & xor_ln879)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %5" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:30->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 87 'br' <Predicate = (!and_ln15 & !xor_ln60)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %xor_ln879, label %17, label %14" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:31->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 88 'br' <Predicate = (!and_ln15 & xor_ln60)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.30ns)   --->   "%icmp_ln895_1 = icmp sgt i4 %perceptron_V_0_load, -7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 89 'icmp' 'icmp_ln895_1' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_1, label %16, label %._crit_edge174.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 90 'br' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln701_1 = add i4 %perceptron_V_0_load, -2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 91 'add' 'add_ln701_1' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879 & icmp_ln895_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (2.32ns)   --->   "store i4 %add_ln701_1, i4* %perceptron_V_0_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 92 'store' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879 & icmp_ln895_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br label %._crit_edge174.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 93 'br' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879 & icmp_ln895_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "br label %13" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:33->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 94 'br' <Predicate = (!and_ln15 & xor_ln60 & !xor_ln879)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.30ns)   --->   "%icmp_ln887_1 = icmp slt i4 %perceptron_V_0_load, 6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 95 'icmp' 'icmp_ln887_1' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %18, label %._crit_edge175.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 96 'br' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.73ns)   --->   "%add_ln700_1 = add i4 %perceptron_V_0_load, 2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 97 'add' 'add_ln700_1' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879 & icmp_ln887_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (2.32ns)   --->   "store i4 %add_ln700_1, i4* %perceptron_V_0_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 98 'store' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879 & icmp_ln887_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br label %._crit_edge175.i.0" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 99 'br' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879 & icmp_ln887_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br label %13"   --->   Operation 100 'br' <Predicate = (!and_ln15 & xor_ln60 & xor_ln879)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 101 'br' <Predicate = (!and_ln15 & xor_ln60)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.97ns)   --->   "%xor_ln879_1 = xor i1 %bht_2_load, %result_V_read" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:31->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 102 'xor' 'xor_ln879_1' <Predicate = (!and_ln15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %xor_ln60_1, label %27, label %21" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:24->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 103 'br' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %xor_ln879_1, label %23, label %20" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:25->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 104 'br' <Predicate = (!and_ln15 & !xor_ln60_1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln895_4 = icmp sgt i4 %perceptron_V_3_load, -7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 105 'icmp' 'icmp_ln895_4' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_4, label %22, label %._crit_edge172.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 106 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.73ns)   --->   "%add_ln701_4 = add i4 %perceptron_V_3_load, -2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 107 'add' 'add_ln701_4' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1 & icmp_ln895_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (2.32ns)   --->   "store i4 %add_ln701_4, i4* %perceptron_V_3_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 108 'store' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1 & icmp_ln895_4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %._crit_edge172.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:26->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 109 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1 & icmp_ln895_4)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %19" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:27->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 110 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & !xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.30ns)   --->   "%icmp_ln887_4 = icmp slt i4 %perceptron_V_3_load, 6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 111 'icmp' 'icmp_ln887_4' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_4, label %24, label %._crit_edge173.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 112 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln700_4 = add i4 %perceptron_V_3_load, 2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 113 'add' 'add_ln700_4' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1 & icmp_ln887_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (2.32ns)   --->   "store i4 %add_ln700_4, i4* %perceptron_V_3_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 114 'store' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1 & icmp_ln887_4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge173.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:28->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 115 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1 & icmp_ln887_4)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br label %19"   --->   Operation 116 'br' <Predicate = (!and_ln15 & !xor_ln60_1 & xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader.i5.preheader" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:30->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 117 'br' <Predicate = (!and_ln15 & !xor_ln60_1)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %xor_ln879_1, label %29, label %26" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:31->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 118 'br' <Predicate = (!and_ln15 & xor_ln60_1)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.30ns)   --->   "%icmp_ln895_3 = icmp sgt i4 %perceptron_V_2_load, -7" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 119 'icmp' 'icmp_ln895_3' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_3, label %28, label %._crit_edge174.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 120 'br' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln701_3 = add i4 %perceptron_V_2_load, -2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 121 'add' 'add_ln701_3' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1 & icmp_ln895_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (2.32ns)   --->   "store i4 %add_ln701_3, i4* %perceptron_V_2_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 122 'store' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1 & icmp_ln895_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br label %._crit_edge174.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:32->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 123 'br' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1 & icmp_ln895_3)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br label %25" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:33->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 124 'br' <Predicate = (!and_ln15 & xor_ln60_1 & !xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.30ns)   --->   "%icmp_ln887_3 = icmp slt i4 %perceptron_V_2_load, 6" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 125 'icmp' 'icmp_ln887_3' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_3, label %30, label %._crit_edge175.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 126 'br' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.73ns)   --->   "%add_ln700_3 = add i4 %perceptron_V_2_load, 2" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 127 'add' 'add_ln700_3' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1 & icmp_ln887_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (2.32ns)   --->   "store i4 %add_ln700_3, i4* %perceptron_V_2_addr, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 128 'store' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1 & icmp_ln887_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 64> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge175.i.1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:34->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 129 'br' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1 & icmp_ln887_3)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br label %25"   --->   Operation 130 'br' <Predicate = (!and_ln15 & xor_ln60_1 & xor_ln879_1)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br label %.preheader.i5.preheader"   --->   Operation 131 'br' <Predicate = (!and_ln15 & xor_ln60_1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "store i1 %bht_1_load, i1* @bht_0, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:40->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 132 'store' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "store i1 %bht_2_load, i1* @bht_1, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:40->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 133 'store' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "store i1 %bht_3_load, i1* @bht_2, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:40->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 134 'store' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "store i1 %result_V_read, i1* @bht_3, align 1" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:42->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 135 'store' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br label %update.exit" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:43->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87]   --->   Operation 136 'br' <Predicate = (!and_ln15)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "ret void" [../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:88]   --->   Operation 137 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	s_axi read on port 'pc_V' (../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:79) [19]  (1 ns)
	'getelementptr' operation ('perceptron_V_4_addr', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:49->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86) [26]  (0 ns)
	'load' operation ('t.V', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:49->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86) on array 'perceptron_V_4' [27]  (2.32 ns)

 <State 2>: 8.64ns
The critical path consists of the following:
	'load' operation ('perceptron_V_2_load', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86) on array 'perceptron_V_2' [42]  (2.32 ns)
	'select' operation ('select_ln60_1', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:60->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86) [44]  (1.02 ns)
	'sub' operation ('sub_ln1352_1', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86) [50]  (1.74 ns)
	'select' operation ('select_ln1352_1', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86) [51]  (0 ns)
	'add' operation ('add_ln70', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86) [52]  (1.78 ns)
	'add' operation ('add_ln70_1', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:70->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86) [54]  (1.78 ns)

 <State 3>: 4.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln74', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:74->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86) [57]  (1.83 ns)
	'select' operation ('select_ln74', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:74->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:86) [58]  (0 ns)
	'icmp' operation ('icmp_ln15', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87) [62]  (1.43 ns)
	'and' operation ('and_ln15', ../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:15->../../Users/lin/Desktop/HLS_Final/pbp_2/perceptronBranchPredictor.cpp:87) [63]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
