// Seed: 2721764676
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always id_3 = id_3;
  wire id_4 = id_2;
endmodule
module module_1 (
    input  tri   id_0,
    input  logic id_1,
    input  tri0  id_2,
    input  logic id_3,
    output uwire id_4,
    output logic id_5,
    input  tri   id_6
);
  assign id_5 = id_3;
  wire id_8;
  always
    if (-1) id_5 <= id_3 | 1;
    else begin : LABEL_0
      id_5 = -1;
    end
  module_0 modCall_1 (
      id_8,
      id_8
  );
  assign id_5 = -1 - 1 ? -1'b0 << id_6 : id_1;
endmodule
