INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yi/Workspace/Vivado/hello_vivado/Lab1_Fanout_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fanout_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yi/Workspace/Vivado/hello_vivado/Fanout_4_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fanout_4_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yi/Workspace/Vivado/hello_vivado/hello_vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
