Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: OExp07_ExtSCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OExp07_ExtSCPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OExp07_ExtSCPU"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg676

---- Source Options
Top Module Name                    : OExp07_ExtSCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"Code/IO" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\addc_32.v" into library work
Parsing module <ADC32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\MUX\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\or_bit_32 .v" into library work
Parsing module <or_bit_32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\ABC32.vf" into library work
Parsing module <ABC32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\MUX\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\MUX\MUX2T1_5.v" into library work
Parsing module <MUX2T1_5>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\MUX\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\CPU\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\CPU\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\alu.vf" into library work
Parsing module <alu>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\Ext_imm16.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\add_32.v" into library work
Parsing module <add_32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\SDPath_M.vf" into library work
Parsing module <alu_MUSER_SDPath_M>.
Parsing module <SDPath_M>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\CPU\SCtrl_M.v" into library work
Parsing module <SCtrl_M>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\ipcore_dir\ROM_D.v" into library work
Parsing module <ROM_D>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\GPIO_IO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\Display_IO.v" into library work
Parsing module <Display>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\Counter_3_IO.v" into library work
Parsing module <Counter>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\clk_div.v" into library work
Parsing module <clk_div>.
WARNING:HDLCompiler:751 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\clk_div.v" Line 32: Redeclaration of ansi port clk100m is not allowed
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\SCPU_M.vf" into library work
Parsing module <alu_MUSER_SCPU_M>.
Parsing module <SDPath_M_MUSER_SCPU_M>.
Parsing module <SCPU_M>.
Analyzing Verilog file "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" into library work
Parsing module <OExp07_ExtSCPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <OExp07_ExtSCPU>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" Line 114: Assignment to Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" Line 115: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" Line 116: Assignment to blink ignored, since the identifier is never used

Elaborating module <SCPU_M>.

Elaborating module <SCtrl_M>.
WARNING:HDLCompiler:1016 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\SCPU_M.vf" Line 175: Port Co is not connected to this instance

Elaborating module <SDPath_M_MUSER_SCPU_M>.

Elaborating module <add_32>.

Elaborating module <Ext_32>.

Elaborating module <MUX2T1_5>.

Elaborating module <MUX4T1_32>.

Elaborating module <MUX2T1_32>.

Elaborating module <GND>.

Elaborating module <alu_MUSER_SCPU_M>.

Elaborating module <and32>.

Elaborating module <or32>.

Elaborating module <xor32>.

Elaborating module <nor32>.

Elaborating module <srl32>.

Elaborating module <or_bit_32>.
WARNING:HDLCompiler:413 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\or_bit_32 .v" Line 25: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <MUX8T1_32>.

Elaborating module <ABC32>.

Elaborating module <ADC32>.

Elaborating module <Regs>.

Elaborating module <REG32>.

Elaborating module <VCC>.

Elaborating module <ROM_D>.
WARNING:HDLCompiler:1499 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\ipcore_dir\ROM_D.v" Line 39: Empty module <ROM_D> remains a black box.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <Display>.
WARNING:HDLCompiler:1499 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\Display_IO.v" Line 21: Empty module <Display> remains a black box.

Elaborating module <GPIO>.
WARNING:HDLCompiler:1499 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\GPIO_IO.v" Line 21: Empty module <GPIO> remains a black box.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" Line 211: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <Counter>.
WARNING:HDLCompiler:1127 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\Counter_3_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\Counter_3_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.
WARNING:HDLCompiler:1127 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" Line 241: Assignment to V5 ignored, since the identifier is never used

Elaborating module <INV>.

Elaborating module <clk_div>.

Elaborating module <IBUFDS>.
WARNING:HDLCompiler:552 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" Line 118: Input port MIO_ready is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OExp07_ExtSCPU>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf".
    Set property "LOC = K13,K14,J13,J14,H13,H14,G12,F12" for signal <SW>.
    Set property "LOC = T9" for signal <clk_100mhz>.
WARNING:Xst:2898 - Port 'MIO_ready', unconnected in block instance 'U1', is tied to GND.
INFO:Xst:3210 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" line 109: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" line 109: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" line 109: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" line 118: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" line 189: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" line 201: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" line 234: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\OExp07_ExtSCPU.vf" line 234: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <OExp07_ExtSCPU> synthesized.

Synthesizing Unit <SCPU_M>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\SCPU_M.vf".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\SCPU_M.vf" line 245: Output port <overflow> of the instance <Datapath> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SCPU_M> synthesized.

Synthesizing Unit <SCtrl_M>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\CPU\SCtrl_M.v".
WARNING:Xst:647 - Input <MIO_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_Control<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_Control<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_Control<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
Unit <SCtrl_M> synthesized.

Synthesizing Unit <SDPath_M_MUSER_SCPU_M>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\SCPU_M.vf".
INFO:Xst:3210 - "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\SCPU_M.vf" line 175: Output port <Co> of the instance <U1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SDPath_M_MUSER_SCPU_M> synthesized.

Synthesizing Unit <add_32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\add_32.v".
    Found 32-bit adder for signal <c> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_32> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\Ext_imm16.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <MUX2T1_5>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\MUX\MUX2T1_5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_5> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\MUX\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\MUX\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <alu_MUSER_SCPU_M>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\SCPU_M.vf".
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <alu_MUSER_SCPU_M> synthesized.

Synthesizing Unit <and32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\srl32.v".
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <srl32> synthesized.

Synthesizing Unit <or_bit_32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\or_bit_32 .v".
    Summary:
	no macro.
Unit <or_bit_32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\MUX\MUX8T1_32.v".
    Found 32-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <ABC32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\ABC32.vf".
    Summary:
	no macro.
Unit <ABC32> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\common\addc_32.v".
    Found 33-bit adder for signal <n0011> created at line 33.
    Found 33-bit adder for signal <n0004> created at line 33.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADC32> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\CPU\Regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 36.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 37.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\CPU\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <Counter>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\port\Counter_3_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_35_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\Documents\GitHub\First\Xilinx-Projects\ExtSCPU\Code\IO\clk_div.v".
    Found 33-bit register for signal <cntx>.
    Found 1-bit register for signal <clk100m>.
    Found 33-bit adder for signal <cntx[32]_GND_39_o_add_0_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 2
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
# Registers                                            : 10
 1-bit register                                        : 4
 24-bit register                                       : 1
 32-bit register                                       : 2
 33-bit register                                       : 2
 992-bit register                                      : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================
WARNING:Xst - Property LOC on signal <SW> is not of the expected size.
WARNING:Xst - Property LOC on signal <SW> is not of the expected size.
WARNING:Xst - Property LOC on signal <SW> is not of the expected size.
WARNING:Xst - Property LOC on signal <SW> is not of the expected size.
WARNING:Xst - Property LOC on signal <SW> is not of the expected size.
WARNING:Xst - Property LOC on signal <SW> is not of the expected size.
WARNING:Xst - Property LOC on signal <SW> is not of the expected size.
WARNING:Xst - Property LOC on signal <SW> is not of the expected size.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <Code/IO/SAnti_jitter.ngc>.
Reading core <Code/IO/SEnter_2_32.ngc>.
Reading core <Code/IO/MIO_BUS.ngc>.
Reading core <Code/IO/Multi_8CH32.ngc>.
Reading core <Code/IO/Display.ngc>.
Reading core <Code/IO/GPIO.ngc>.
Reading core <Code/IO/LEDP2S.ngc>.
Reading core <Code/IO/PIO.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <Code/IO/Seg7_Dev.ngc>.
Reading core <ipcore_dir/ROM_D.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <Display> for timing and area information for instance <U6>.
Loading core <LEDP2S> for timing and area information for instance <LEDP2S>.
Loading core <GPIO> for timing and area information for instance <U7>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.
Loading core <ROM_D> for timing and area information for instance <U2>.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <cntx>: 1 register on signal <cntx>.
Unit <clk_div> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 33-bit up counter                                     : 1
# Registers                                            : 1095
 Flip-Flops                                            : 1095
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 110
 1-bit 2-to-1 multiplexer                              : 66
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <REG32> ...

Optimizing unit <OExp07_ExtSCPU> ...

Optimizing unit <SDPath_M_MUSER_SCPU_M> ...

Optimizing unit <alu_MUSER_SCPU_M> ...

Optimizing unit <Regs> ...

Optimizing unit <SCtrl_M> ...

Optimizing unit <Counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OExp07_ExtSCPU, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <P7SEG/sh_clk> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/sh_clk_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/S_0> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/S_0_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/sh_clk> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/sh_clk_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/S_0> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/S_0_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1128
 Flip-Flops                                            : 1128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OExp07_ExtSCPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4054
#      AND2                        : 10
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 5
#      INV                         : 101
#      LUT1                        : 130
#      LUT2                        : 77
#      LUT3                        : 1144
#      LUT4                        : 236
#      LUT5                        : 362
#      LUT6                        : 1125
#      MUXCY                       : 258
#      MUXF7                       : 64
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 5
#      XORCY                       : 231
# FlipFlops/Latches                : 1533
#      FD                          : 143
#      FDC                         : 100
#      FDCE                        : 1027
#      FDCE_1                      : 22
#      FDE                         : 100
#      FDE_1                       : 101
#      FDPE_1                      : 6
#      FDR                         : 2
#      FDRE                        : 29
#      LD                          : 3
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 58
#      IBUF                        : 21
#      IBUFDS                      : 1
#      OBUF                        : 36

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1533  out of  407600     0%  
 Number of Slice LUTs:                 3175  out of  203800     1%  
    Number used as Logic:              3175  out of  203800     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3323
   Number with an unused Flip Flop:    1790  out of   3323    53%  
   Number with an unused LUT:           148  out of   3323     4%  
   Number of fully used LUT-FF pairs:  1385  out of   3323    41%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    400    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    445     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                            | Clock buffer(FF name)                  | Load  |
----------------------------------------------------------------------------------------+----------------------------------------+-------+
clk200m_p                                                                               | IBUFDS+BUFG                            | 34    |
Clk_CPU(XLXI_73/Mmux_Clk_CPU11:O)                                                       | BUFG(*)(U1/Datapath/U2/register_31_991)| 1190  |
U1/Controller/OPcode[5]_Fun[5]_Select_38_o(U1/Controller/OPcode[5]_Fun[5]_Select_38_o:O)| NONE(*)(U1/Controller/ALU_Control_0)   | 3     |
XLXI_73/cntx_7                                                                          | BUFG                                   | 35    |
XLXI_73/clk100m                                                                         | BUFG                                   | 163   |
U9/clk1                                                                                 | BUFG                                   | 41    |
M4/push(M4/push1:O)                                                                     | NONE(*)(M4/state_0)                    | 3     |
U6/P7SEG/sh_clk                                                                         | BUFG                                   | 65    |
----------------------------------------------------------------------------------------+----------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.573ns (Maximum Frequency: 73.675MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 11.739ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk200m_p'
  Clock period: 1.548ns (frequency: 646.141MHz)
  Total number of paths / destination ports: 562 / 34
-------------------------------------------------------------------------
Delay:               1.548ns (Levels of Logic = 34)
  Source:            XLXI_73/cntx_0 (FF)
  Destination:       XLXI_73/cntx_32 (FF)
  Source Clock:      clk200m_p rising
  Destination Clock: clk200m_p rising

  Data Path: XLXI_73/cntx_0 to XLXI_73/cntx_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.236   0.339  XLXI_73/cntx_0 (XLXI_73/cntx_0)
     INV:I->O              1   0.054   0.000  XLXI_73/Mcount_cntx_lut<0>_INV_0 (XLXI_73/Mcount_cntx_lut<0>)
     MUXCY:S->O            1   0.238   0.000  XLXI_73/Mcount_cntx_cy<0> (XLXI_73/Mcount_cntx_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<1> (XLXI_73/Mcount_cntx_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<2> (XLXI_73/Mcount_cntx_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<3> (XLXI_73/Mcount_cntx_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<4> (XLXI_73/Mcount_cntx_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<5> (XLXI_73/Mcount_cntx_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<6> (XLXI_73/Mcount_cntx_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<7> (XLXI_73/Mcount_cntx_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<8> (XLXI_73/Mcount_cntx_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<9> (XLXI_73/Mcount_cntx_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<10> (XLXI_73/Mcount_cntx_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<11> (XLXI_73/Mcount_cntx_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<12> (XLXI_73/Mcount_cntx_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<13> (XLXI_73/Mcount_cntx_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_73/Mcount_cntx_cy<14> (XLXI_73/Mcount_cntx_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<15> (XLXI_73/Mcount_cntx_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<16> (XLXI_73/Mcount_cntx_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<17> (XLXI_73/Mcount_cntx_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<18> (XLXI_73/Mcount_cntx_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<19> (XLXI_73/Mcount_cntx_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<20> (XLXI_73/Mcount_cntx_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<21> (XLXI_73/Mcount_cntx_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<22> (XLXI_73/Mcount_cntx_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<23> (XLXI_73/Mcount_cntx_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<24> (XLXI_73/Mcount_cntx_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<25> (XLXI_73/Mcount_cntx_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<26> (XLXI_73/Mcount_cntx_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<27> (XLXI_73/Mcount_cntx_cy<27>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<28> (XLXI_73/Mcount_cntx_cy<28>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<29> (XLXI_73/Mcount_cntx_cy<29>)
     MUXCY:CI->O           1   0.014   0.000  XLXI_73/Mcount_cntx_cy<30> (XLXI_73/Mcount_cntx_cy<30>)
     MUXCY:CI->O           0   0.014   0.000  XLXI_73/Mcount_cntx_cy<31> (XLXI_73/Mcount_cntx_cy<31>)
     XORCY:CI->O           1   0.262   0.000  XLXI_73/Mcount_cntx_xor<32> (Result<32>)
     FDC:D                    -0.000          XLXI_73/cntx_32
    ----------------------------------------
    Total                      1.548ns (1.208ns logic, 0.339ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 13.573ns (frequency: 73.675MHz)
  Total number of paths / destination ports: 903748207 / 2312
-------------------------------------------------------------------------
Delay:               6.787ns (Levels of Logic = 41)
  Source:            U1/Datapath/U3/Q_10 (FF)
  Destination:       U5/cpu_point_0 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU falling

  Data Path: U1/Datapath/U3/Q_10 to U5/cpu_point_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             47   0.236   0.746  U1/Datapath/U3/Q_10 (U1/Datapath/U3/Q_10)
     begin scope: 'U2:a<8>'
     LUT6:I0->O            1   0.043   0.495  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int44116 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int44115)
     LUT3:I0->O            1   0.043   0.522  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int44117 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int44116)
     LUT6:I2->O          260   0.043   0.522  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int441110 (spo<16>)
     end scope: 'U2:spo<16>'
     LUT6:I5->O            1   0.043   0.522  U1/Datapath/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_81 (U1/Datapath/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_81)
     LUT6:I2->O            2   0.043   0.410  U1/Datapath/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_3 (U1/Datapath/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_3)
     LUT6:I4->O            3   0.043   0.362  U1/Datapath/MUX4/Mmux_o110 (U1/Datapath/XLXN_531<0>)
     LUT6:I5->O            1   0.043   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_lut<0> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_lut<0>)
     MUXCY:S->O            1   0.238   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<0> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<1> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<2> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<3> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<4> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<5> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<6> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<7> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<8> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<9> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<10> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<11> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<12> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<13> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<14> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<15> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<16> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<17> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<18> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<19> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<20> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<21> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<22> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<23> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<24> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<25> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<26> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<27> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<27>)
     XORCY:CI->O           1   0.262   0.350  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_xor<28> (U1/Datapath/U1/S<28>)
     LUT4:I3->O           52   0.043   0.737  U1/Datapath/U1/MUX3281/Mmux_o212 (Addr_out<28>)
     begin scope: 'U4:addr_bus<28>'
     LUT5:I0->O           48   0.043   0.472  Mmux_GPIOe0000000_we11 (GPIOe0000000_we)
     end scope: 'U4:GPIOe0000000_we'
     begin scope: 'U5:EN'
     FDE:CE                    0.161          cpu_point_0
    ----------------------------------------
    Total                      6.787ns (1.649ns logic, 5.138ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_73/cntx_7'
  Clock period: 2.221ns (frequency: 450.288MHz)
  Total number of paths / destination ports: 787 / 36
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      XLXI_73/cntx_7 rising
  Destination Clock: XLXI_73/cntx_7 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.367  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.043   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<31> (U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.613  U10/Msub_counter0[32]_GND_35_o_sub_26_OUT_xor<32> (U10/counter0[32]_GND_35_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.043   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          U10/counter0_32
    ----------------------------------------
    Total                      2.221ns (1.240ns logic, 0.980ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_73/clk100m'
  Clock period: 2.195ns (frequency: 455.633MHz)
  Total number of paths / destination ports: 5607 / 197
-------------------------------------------------------------------------
Delay:               2.195ns (Levels of Logic = 8)
  Source:            U9/sw_temp_2 (FF)
  Destination:       U9/SW_OK_0 (FF)
  Source Clock:      XLXI_73/clk100m rising
  Destination Clock: XLXI_73/clk100m rising

  Data Path: U9/sw_temp_2 to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.495  sw_temp_2 (sw_temp<2>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.195ns (0.800ns logic, 1.395ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U6/P7SEG/sh_clk'
  Clock period: 0.700ns (frequency: 1428.469MHz)
  Total number of paths / destination ports: 128 / 65
-------------------------------------------------------------------------
Delay:               0.700ns (Levels of Logic = 1)
  Source:            U6/P7SEG/Q_63 (FF)
  Destination:       U6/P7SEG/Q_62 (FF)
  Source Clock:      U6/P7SEG/sh_clk falling
  Destination Clock: U6/P7SEG/sh_clk falling

  Data Path: U6/P7SEG/Q_63 to U6/P7SEG/Q_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.240   0.417  P7SEG/Q_63 (P7SEG/Q<63>)
     LUT5:I3->O            1   0.043   0.000  P7SEG/mux12312 (P7SEG/S1_GND_13_o_wide_mux_1_OUT<62>)
     FDE_1:D                  -0.000          P7SEG/Q_62
    ----------------------------------------
    Total                      0.700ns (0.283ns logic, 0.417ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_73/clk100m'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: XLXI_73/clk100m rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: K_COL<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk200m_p'
  Total number of paths / destination ports: 465 / 13
-------------------------------------------------------------------------
Offset:              4.372ns (Levels of Logic = 9)
  Source:            XLXI_73/cntx_20 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk200m_p rising

  Data Path: XLXI_73/cntx_20 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.236   0.742  XLXI_73/cntx_20 (XLXI_73/cntx_20)
     begin scope: 'U61:Scan<1>'
     LUT6:I0->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      4.372ns (0.683ns logic, 3.689ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       K_ROW<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to K_ROW<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          K_ROW_4_OBUF (K_ROW<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU'
  Total number of paths / destination ports: 581358263 / 19
-------------------------------------------------------------------------
Offset:              11.739ns (Levels of Logic = 56)
  Source:            U1/Datapath/U3/Q_10 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      Clk_CPU rising

  Data Path: U1/Datapath/U3/Q_10 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             47   0.236   0.746  U1/Datapath/U3/Q_10 (U1/Datapath/U3/Q_10)
     begin scope: 'U2:a<8>'
     LUT6:I0->O            1   0.043   0.495  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int44116 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int44115)
     LUT3:I0->O            1   0.043   0.522  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int44117 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int44116)
     LUT6:I2->O          260   0.043   0.522  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int441110 (spo<16>)
     end scope: 'U2:spo<16>'
     LUT6:I5->O            1   0.043   0.522  U1/Datapath/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_81 (U1/Datapath/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_81)
     LUT6:I2->O            2   0.043   0.410  U1/Datapath/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_3 (U1/Datapath/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_3)
     LUT6:I4->O            3   0.043   0.362  U1/Datapath/MUX4/Mmux_o110 (U1/Datapath/XLXN_531<0>)
     LUT6:I5->O            1   0.043   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_lut<0> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_lut<0>)
     MUXCY:S->O            1   0.238   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<0> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<1> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<2> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<3> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<4> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<5> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<6> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<7> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<8> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<9> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<9>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<10> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<10>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<11> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<11>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<12> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<12>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<13> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<14> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<15> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<16> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<17> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<18> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<19> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<20> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<21> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<22> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<23> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<24> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<25> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<26> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<27> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<27>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<28> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<28>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<29> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<29>)
     MUXCY:CI->O           0   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<30> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<30>)
     XORCY:CI->O           2   0.262   0.355  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_xor<31> (U1/Datapath/U1/S<31>)
     LUT6:I5->O           84   0.043   0.742  U1/Datapath/U1/MUX3281/Mmux_o251 (Addr_out<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            2   0.043   0.527  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     11.739ns (2.239ns logic, 9.500ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/Controller/OPcode[5]_Fun[5]_Select_38_o'
  Total number of paths / destination ports: 340896 / 8
-------------------------------------------------------------------------
Offset:              8.537ns (Levels of Logic = 49)
  Source:            U1/Controller/ALU_Control_2 (LATCH)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U1/Controller/OPcode[5]_Fun[5]_Select_38_o falling

  Data Path: U1/Controller/ALU_Control_2 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              66   0.330   0.541  U1/Controller/ALU_Control_2 (U1/Controller/ALU_Control_2)
     LUT6:I4->O            1   0.043   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_lut<0> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_lut<0>)
     MUXCY:S->O            1   0.238   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<0> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<1> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<2> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<3> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<4> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<5> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<6> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<7> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<8> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<9> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<9>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<10> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<10>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<11> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<11>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<12> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<12>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<13> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<14> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<15> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<16> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<17> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<18> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<19> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<20> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<21> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<22> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<23> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<24> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<25> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<26> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<27> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<27>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<28> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<28>)
     MUXCY:CI->O           1   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<29> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<29>)
     MUXCY:CI->O           0   0.014   0.000  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<30> (U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_cy<30>)
     XORCY:CI->O           2   0.262   0.355  U1/Datapath/U1/M0/MADC32/Madd_n0004_Madd_xor<31> (U1/Datapath/U1/S<31>)
     LUT6:I5->O           84   0.043   0.742  U1/Datapath/U1/MUX3281/Mmux_o251 (Addr_out<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            2   0.043   0.527  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.537ns (2.075ns logic, 6.462ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_73/cntx_7'
  Total number of paths / destination ports: 1463 / 8
-------------------------------------------------------------------------
Offset:              5.566ns (Levels of Logic = 14)
  Source:            U10/counter0_24 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      XLXI_73/cntx_7 rising

  Data Path: U10/counter0_24 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.539  U10/counter0_24 (U10/counter0_24)
     begin scope: 'U4:counter_out<24>'
     LUT6:I2->O            2   0.043   0.527  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.566ns (0.947ns logic, 4.619ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_73/clk100m'
  Total number of paths / destination ports: 4386 / 12
-------------------------------------------------------------------------
Offset:              5.446ns (Levels of Logic = 15)
  Source:            U9/SW_OK_5 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      XLXI_73/clk100m rising

  Data Path: U9/SW_OK_5 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            100   0.236   0.547  SW_OK_5 (SW_OK<5>)
     end scope: 'U9:SW_OK<5>'
     begin scope: 'U4:SW<5>'
     LUT6:I4->O            2   0.043   0.527  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'U4:Cpu_data4bus<5>'
     begin scope: 'U5:data6<5>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.483  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     begin scope: 'U61:Hexs<5>'
     LUT6:I4->O            1   0.043   0.000  M2/Mmux_Hexo_41 (M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M2/Mmux_Hexo_2_f7_0 (Hex<1>)
     INV:I->O              8   0.054   0.642  M1/XLXI_3 (M1/XLXN_62)
     AND3:I1->O            1   0.043   0.613  M1/XLXI_35 (M1/XLXN_172)
     OR3:I0->O             1   0.043   0.603  M1/XLXI_36 (M1/XLXN_212)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_51 (SEG_TXT<4>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o5 (SEGMENT<4>)
     end scope: 'U61:SEGMENT<4>'
     OBUF:I->O                 0.000          SEGMENT_4_OBUF (SEGMENT<4>)
    ----------------------------------------
    Total                      5.446ns (0.945ns logic, 4.501ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U6/P7SEG/sh_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.584ns (Levels of Logic = 2)
  Source:            U6/P7SEG/Q_0 (FF)
  Destination:       SEGDT (PAD)
  Source Clock:      U6/P7SEG/sh_clk falling

  Data Path: U6/P7SEG/Q_0 to SEGDT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.240   0.344  P7SEG/Q_0 (segsout)
     end scope: 'U6:segsout'
     OBUF:I->O                 0.000          SEGDT_OBUF (SEGDT)
    ----------------------------------------
    Total                      0.584ns (0.240ns logic, 0.344ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
Clk_CPU                                   |    9.037|         |    6.787|         |
U1/Controller/OPcode[5]_Fun[5]_Select_38_o|         |    5.834|    3.584|         |
XLXI_73/clk100m                           |    1.894|         |    1.124|         |
XLXI_73/cntx_7                            |    1.917|         |    0.897|         |
clk200m_p                                 |         |         |    0.598|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U9/clk1        |    0.818|         |         |         |
XLXI_73/clk100m|    1.340|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/Controller/OPcode[5]_Fun[5]_Select_38_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    3.883|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U6/P7SEG/sh_clk
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
Clk_CPU                                   |         |         |   11.242|         |
U1/Controller/OPcode[5]_Fun[5]_Select_38_o|         |         |    8.039|         |
U6/P7SEG/sh_clk                           |         |         |    0.700|         |
XLXI_73/clk100m                           |         |         |    5.073|         |
XLXI_73/cntx_7                            |         |         |    5.069|         |
clk200m_p                                 |         |         |    2.545|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.152|         |         |         |
XLXI_73/clk100m|    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_73/clk100m
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
Clk_CPU                                   |    7.006|         |         |         |
M4/push                                   |    1.928|         |         |         |
U1/Controller/OPcode[5]_Fun[5]_Select_38_o|         |    3.804|         |         |
U6/P7SEG/sh_clk                           |         |    2.068|         |         |
U9/clk1                                   |    1.100|         |         |         |
XLXI_73/clk100m                           |    2.195|         |         |         |
clk200m_p                                 |    0.598|         |         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_73/cntx_7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |    2.138|         |         |
XLXI_73/clk100m|    1.619|         |         |         |
XLXI_73/cntx_7 |    2.221|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200m_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_73/clk100m|    1.081|         |         |         |
clk200m_p      |    1.548|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.90 secs
 
--> 

Total memory usage is 462492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   86 (   0 filtered)
Number of infos    :   15 (   0 filtered)

