`timescale 1ns/1ps


module PipelineCPU_tb;
 
    logic clk;
    logic reset;


    PipelineCPU dut(
        .clk(clk),
        .reset(reset)
    );

    
    always #5 clk = ~clk;

    initial begin
        
		  clk = 1'b0;
        reset = 1'b1;
        #20;
        reset = 1'b0;
        repeat(300) @(posedge clk);
        $finish;
    
	 
	 end


	 initial begin
			
			cycle_count = 0;
			
			forever @(posedge clk) begin
				
				cycle_count = cycle_count + 1;
			
			end
	 end
	 
	 
	 
	 
    initial begin
        
		  
		  
		  
		  #2000;
		  $display("Total cycles = %0d, Total time = %0t ns", cycle_count, $time);
		  $dumpfile("PipelineCPU_tb.vcd");
        $dumpvars(0, PipelineCPU_tb);
		  
		  
		  
	    
    end
	 
	
	 
endmodule
