SUBDESIGN reg_out
(
	clk, load, d[7..0]	: INPUT;
	q[7..0]				: OUTPUT;
)
VARIABLE
	q[7..0]				: DFFE;	   % also declared as outputs %
BEGIN
	q[].clk = clk;
	q[].ena = load;
	q[] = d[];
END;
