var pairs =
{
"oddrxdqsa":{"primitive":1,"output":1}
,"output":{"single-ended":1,"gearing":1}
,"single-ended":{"differential":1}
,"differential":{"dqs":1}
,"dqs":{"ddr_mem":1,"used":1,"write":1,"data":1,"tri-state":1}
,"ddr_mem":{"ddr2_mem":1,"ddr":1}
,"ddr2_mem":{"ddr2_memgen":1,"ddr2":1}
,"architectures":{"supported":1}
,"inputs":{"sclk":1}
,"sclk":{"dqsw":1,"used":1}
,"dqsw":{"dqclk1":1}
,"outputs":{"dqstclk":1}
,"memmode":{"disabled":1}
,"disabled":{"default":1}
,"default":{"enabled":1}
,"used":{"ddr_mem":1,"output":1}
,"ddr":{"memory":1}
,"memory":{"mode":1}
,"mode":{"ddr2_mem":1,"ddr2_memgen":1}
,"ddr2":{"memory":1}
,"ddr2_memgen":{"left":1}
,"left":{"right":1}
,"right":{"top":1}
,"below":{"table":1}
,"table":{"port":1}
,"port":{"description":1}
,"system":{"clock":1}
,"data":{"input":1,"output":1}
,"input":{"oposa":1}
,"write":{"clock":1}
,"clock":{"edge":1}
,"edge":{"frequency":1}
,"frequency":{"sclk":1}
,"tri-state":{"clock":1}
,"information":{"usage":1}
,"usage":{"refer":1,"guide":1}
,"refer":{"following":1}
,"following":{"technical":1}
,"technical":{"note":1}
,"note":{"web":1}
,"web":{"site":1}
,"tn1177":{"latticeecp3":1}
,"latticeecp3":{"sysio":1}
,"sysio":{"usage":1}
}
;Search.control.loadWordPairs(pairs);
