xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
processing_system7_bfm_v2_0_vl_rfs.v,verilog,processing_system7_bfm_v2_0_5,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_vl_rfs.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_urem_12ns_8Hfu.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_12ns_8Hfu.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_AXILiteS_s_axi.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_AXILiteS_s_axi.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_input_buffebkb.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_input_buffebkb.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_XSOBEL_OUTPUT_BUS_m_axi.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_urem_10ns_8IfE.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_10ns_8IfE.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_mul_mul_12nKfY.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_12nKfY.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_mul_mul_11nMgi.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_11nMgi.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_mul_mul_10nLf8.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_mul_mul_10nLf8.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_urem_11ns_8JfO.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_urem_11ns_8JfO.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
sobel_XSOBEL_INPUT_BUS_m_axi.v,verilog,xil_defaultlib,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/24c8/hdl/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_sobel_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sobel_0_0/sim/design_1_sobel_0_0.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_10,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_rst_ps7_0_250M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_250M_0/sim/design_1_rst_ps7_0_250M_0.vhd,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_11,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_1_3,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/564d/simulation/fifo_generator_vlog_beh.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
fifo_generator_v13_1_rfs.vhd,vhdl,fifo_generator_v13_1_3,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
fifo_generator_v13_1_rfs.v,verilog,fifo_generator_v13_1_3,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_10,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_12,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_sobel_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sobel_1_0/sim/design_1_sobel_1_0.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_sobel_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sobel_2_0/sim/design_1_sobel_2_0.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_sobel_3_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sobel_3_0/sim/design_1_sobel_3_0.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_11,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_4.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_clock_converter_v2_1_vl_rfs.v,verilog,axi_clock_converter_v2_1_10,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
blk_mem_gen_v8_3.v,verilog,blk_mem_gen_v8_3_5,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi_dwidth_converter_v2_1_vl_rfs.v,verilog,axi_dwidth_converter_v2_1_11,../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vl_rfs.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_3/sim/design_1_auto_us_3.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_4.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_4/sim/design_1_auto_us_4.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_5.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_5/sim/design_1_auto_us_5.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_6.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_6/sim/design_1_auto_us_6.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_us_7.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_7/sim/design_1_auto_us_7.v,incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../Sobel_hw_base_project.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
