<HTML><HEAD><TITLE>Xilinx System Settings Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<center><big><big><b>System Settings</b></big></big></center><br>
<A NAME="Environment Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='3'><B> Environment Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Environment Variable</b></td>
<td><b>xst</b></td>
<td><b>ngdbuild</b></td>
</tr>
<tr>
<td>PATHEXT</td>
<td>.COM;<br>.EXE;<br>.BAT;<br>.CMD;<br>.VBS;<br>.VBE;<br>.JS;<br>.JSE;<br>.WSF;<br>.WSH;<br>.MSC</td>
<td>.COM;<br>.EXE;<br>.BAT;<br>.CMD;<br>.VBS;<br>.VBE;<br>.JS;<br>.JSE;<br>.WSF;<br>.WSH;<br>.MSC</td>
</tr>
<tr>
<td>Path</td>
<td>C:\Xilinx\12.4\ISE_DS\ISE\\lib\nt;<br>C:\Xilinx\12.4\ISE_DS\ISE\\bin\nt;<br>C:\Xilinx\12.4\ISE_DS\PlanAhead\bin;<br>C:\Xilinx\12.4\ISE_DS\ISE\bin\nt;<br>C:\Xilinx\12.4\ISE_DS\ISE\lib\nt;<br>C:\Xilinx\12.4\ISE_DS\EDK\bin\nt;<br>C:\Xilinx\12.4\ISE_DS\EDK\lib\nt;<br>C:\Xilinx\12.4\ISE_DS\common\bin\nt;<br>C:\Xilinx\12.4\ISE_DS\common\lib\nt;<br>C:\Program Files\Microchip\mplabc30\v3.25\bin;<br>C:\Program Files\Mendeley Desktop\wordPlugin;<br>C:\Program Files\PC Connectivity Solution\;<br>C:\Program Files\Atmel\AVR Tools\AVR32 Toolchain\bin;<br>C:\Program Files\MiKTeX 2.8\miktex\bin;<br>C:\WinAVR-20090313\bin;<br>C:\WinAVR-20090313\utils\bin;<br>C:\Windows\system32;<br>C:\Windows;<br>C:\Windows\System32\Wbem;<br>C:\Windows\System32\WindowsPowerShell\v1.0\;<br>C:\Program Files\Altium Designer Summer 08\System;<br>C:\MATLAB7\bin\win32;<br>C:\Program Files\QuickTime\QTSystem\;<br>C:\Program Files\Microchip\MPLAB C32 Suite\bin;<br>C:\Program Files\Microchip\MPLAB IDE\VDI;<br>%QUARTUS_ROOTDIR%\bin;<br>C:\Program Files\TortoiseSVN\bin;<br>C:\altera\91\modelsim_ase\win32aloem;<br>C:\Modeltech_xe_starter\win32xoem</td>
<td>C:\Xilinx\12.4\ISE_DS\ISE\\lib\nt;<br>C:\Xilinx\12.4\ISE_DS\ISE\\bin\nt;<br>C:\Xilinx\12.4\ISE_DS\PlanAhead\bin;<br>C:\Xilinx\12.4\ISE_DS\ISE\bin\nt;<br>C:\Xilinx\12.4\ISE_DS\ISE\lib\nt;<br>C:\Xilinx\12.4\ISE_DS\EDK\bin\nt;<br>C:\Xilinx\12.4\ISE_DS\EDK\lib\nt;<br>C:\Xilinx\12.4\ISE_DS\common\bin\nt;<br>C:\Xilinx\12.4\ISE_DS\common\lib\nt;<br>C:\Program Files\Microchip\mplabc30\v3.25\bin;<br>C:\Program Files\Mendeley Desktop\wordPlugin;<br>C:\Program Files\PC Connectivity Solution\;<br>C:\Program Files\Atmel\AVR Tools\AVR32 Toolchain\bin;<br>C:\Program Files\MiKTeX 2.8\miktex\bin;<br>C:\WinAVR-20090313\bin;<br>C:\WinAVR-20090313\utils\bin;<br>C:\Windows\system32;<br>C:\Windows;<br>C:\Windows\System32\Wbem;<br>C:\Windows\System32\WindowsPowerShell\v1.0\;<br>C:\Program Files\Altium Designer Summer 08\System;<br>C:\MATLAB7\bin\win32;<br>C:\Program Files\QuickTime\QTSystem\;<br>C:\Program Files\Microchip\MPLAB C32 Suite\bin;<br>C:\Program Files\Microchip\MPLAB IDE\VDI;<br>%QUARTUS_ROOTDIR%\bin;<br>C:\Program Files\TortoiseSVN\bin;<br>C:\altera\91\modelsim_ase\win32aloem;<br>C:\Modeltech_xe_starter\win32xoem</td>
</tr>
<tr>
<td>XILINX</td>
<td>C:\Xilinx\12.4\ISE_DS\ISE\</td>
<td>C:\Xilinx\12.4\ISE_DS\ISE\</td>
</tr>
<tr>
<td>XILINX_DSP</td>
<td>C:\Xilinx\12.4\ISE_DS\ISE</td>
<td>C:\Xilinx\12.4\ISE_DS\ISE</td>
</tr>
<tr>
<td>XILINX_EDK</td>
<td>C:\Xilinx\12.4\ISE_DS\EDK</td>
<td>C:\Xilinx\12.4\ISE_DS\EDK</td>
</tr>
<tr>
<td>XILINX_PLANAHEAD</td>
<td>C:\Xilinx\12.4\ISE_DS\PlanAhead</td>
<td>C:\Xilinx\12.4\ISE_DS\PlanAhead</td>
</tr>
</TABLE>
<A NAME="Synthesis Property Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Synthesis Property Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Switch Name</b></td>
<td><b>Property Name</b></td>
<td><b>Value</b></td>
<td><b>Default Value</b></td>
</tr>
<tr>
<td>-ifn</td>
<td>&nbsp;</td>
<td>RX_cpld.prj</td>
<td>&nbsp;</td>
</tr>
<tr>
<td>-ifmt</td>
<td>&nbsp;</td>
<td>mixed</td>
<td>MIXED</td>
</tr>
<tr>
<td>-ofn</td>
<td>&nbsp;</td>
<td>RX_cpld</td>
<td>&nbsp;</td>
</tr>
<tr>
<td>-ofmt</td>
<td>&nbsp;</td>
<td>NGC</td>
<td>NGC</td>
</tr>
<tr>
<td>-p</td>
<td>&nbsp;</td>
<td>xbr</td>
<td>&nbsp;</td>
</tr>
<tr>
<td>-top</td>
<td>&nbsp;</td>
<td>RX_cpld</td>
<td>&nbsp;</td>
</tr>
<tr>
<td>-opt_mode</td>
<td>Optimization Goal</td>
<td>Speed</td>
<td>Speed</td>
</tr>
<tr>
<td>-opt_level</td>
<td>Optimization Effort</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>-iuc</td>
<td>Use synthesis Constraints File</td>
<td>NO</td>
<td>NO</td>
</tr>
<tr>
<td>-keep_hierarchy</td>
<td>Keep Hierarchy</td>
<td>Yes</td>
<td>YES</td>
</tr>
<tr>
<td>-netlist_hierarchy</td>
<td>Netlist Hierarchy</td>
<td>As_Optimized</td>
<td>As_Optimized</td>
</tr>
<tr>
<td>-rtlview</td>
<td>Generate RTL Schematic</td>
<td>Yes</td>
<td>NO</td>
</tr>
<tr>
<td>-bus_delimiter</td>
<td>Bus Delimiter</td>
<td>&lt;&gt;</td>
<td>&lt;&gt;</td>
</tr>
<tr>
<td>-verilog2001</td>
<td>Verilog 2001</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>-fsm_extract</td>
<td>&nbsp;</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>-fsm_encoding</td>
<td>&nbsp;</td>
<td>Auto</td>
<td>AUTO</td>
</tr>
<tr>
<td>-safe_implementation</td>
<td>&nbsp;</td>
<td>No</td>
<td>NO</td>
</tr>
<tr>
<td>-resource_sharing</td>
<td>&nbsp;</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>-iobuf</td>
<td>&nbsp;</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>-equivalent_register_removal</td>
<td>&nbsp;</td>
<td>YES</td>
<td>YES</td>
</tr>
</TABLE>
<A NAME="Translation Property Settings"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Translation Property Settings </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Switch Name</b></td>
<td><b>Property Name</b></td>
<td><b>Value</b></td>
<td><b>Default Value</b></td>
</tr>
<tr>
<td>-intstyle</td>
<td>&nbsp;</td>
<td>ise</td>
<td>None</td>
</tr>
<tr>
<td>-dd</td>
<td>&nbsp;</td>
<td>_ngo</td>
<td>None</td>
</tr>
<tr>
<td>-p</td>
<td>&nbsp;</td>
<td>xc2c128-VQ100-6</td>
<td>None</td>
</tr>
</TABLE>
<A NAME="Operating System Information"></A>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='3'><B> Operating System Information </B></TD>
</tr>
<tr bgcolor='#ffff99'>
<td><b>Operating System Information</b></td>
<td><b>xst</b></td>
<td><b>ngdbuild</b></td>
</tr>
<tr>
<td>CPU Architecture/Speed</td>
<td>Intel(R) Pentium(R) Dual  CPU  E2160  @ 1.80GHz/1795 MHz</td>
<td>Intel(R) Pentium(R) Dual  CPU  E2160  @ 1.80GHz/1795 MHz</td>
</tr>
<tr>
<td>Host</td>
<td>FIXE</td>
<td>FIXE</td>
</tr>
<tr>
<td>OS Name</td>
<td>Microsoft </td>
<td>Microsoft </td>
</tr>
<tr>
<td>OS Release</td>
<td>major release  (build 7600)</td>
<td>major release  (build 7600)</td>
</tr>
</TABLE>
</BODY> </HTML>