cocci_test_suite() {
	int cocci_id/* arch/arm/mach-omap1/i2c.c 97 */[3];
	char *cocci_id/* arch/arm/mach-omap1/i2c.c 95 */;
	struct omap_i2c_bus_platform_data cocci_id/* arch/arm/mach-omap1/i2c.c 80 */[OMAP_I2C_MAX_CONTROLLERS];
	struct resource *cocci_id/* arch/arm/mach-omap1/i2c.c 39 */;
	struct platform_device *cocci_id/* arch/arm/mach-omap1/i2c.c 38 */;
	struct omap_i2c_bus_platform_data *cocci_id/* arch/arm/mach-omap1/i2c.c 35 */;
	int __init cocci_id/* arch/arm/mach-omap1/i2c.c 35 */;
	int cocci_id/* arch/arm/mach-omap1/i2c.c 24 */;
	void __init cocci_id/* arch/arm/mach-omap1/i2c.c 24 */;
	struct platform_device cocci_id/* arch/arm/mach-omap1/i2c.c 21 */[1];
	struct resource cocci_id/* arch/arm/mach-omap1/i2c.c 18 */[2];
	void cocci_id/* arch/arm/mach-omap1/i2c.c 161 */;
	const char cocci_id/* arch/arm/mach-omap1/i2c.c 16 */[];
	unsigned cocci_id/* arch/arm/mach-omap1/i2c.c 141 */;
	const struct i2c_board_info *cocci_id/* arch/arm/mach-omap1/i2c.c 140 */;
	u32 cocci_id/* arch/arm/mach-omap1/i2c.c 139 */;
}
