Info: No timing constraint has been associated to the 'Place and Route' tool. 'Place and Route' will be run in non Timing Driven mode.
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
***** Place and Route Configurations *****
Timing-driven            : OFF
Power-driven             : OFF
I/O Register Combining   : OFF
High-effort              : OFF
Repair min-delay         : OFF
Incremental              : OFF

INFO: Reading User PDC file C:\Users\RG\Documents\Firmware\fpga\constraint\io\user1.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file C:\Users\RG\Documents\Firmware\fpga\constraint\io\user.pdc. 0 error(s) and 0 warning(s)

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 75 fixed I/O macros, 1 unfixed I/O macros

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 0 seconds

Placer V5.0 - 2021.3.0 
Design: root                            Started: Sat Feb 11 17:28:48 2023

Initializing Normal-Effort Standard Placement ...
Clustering ...
Placing ...
Improving placement ...

CDC Report:
    Total number of CDC synchronizer driver/sink pairs     :  10
    Maximum distance between CDC synchronizer driver & sink:   0 cluster(s)

End of placement.

Placer Runtime Summary   :
Clustering (1 pass)      : 0 seconds
Placement                : 0 seconds
Improvement              : 2 seconds

Placer completed successfully.

Design: root                            
Finished: Sat Feb 11 17:28:56 2023
Total CPU Time:     00:00:09            Total Elapsed Time: 00:00:08
Total Memory Usage: 134.7 Mbytes
                        o - o - o - o - o - o


Router 
Design: C:\Users\RG\Documents\Firmware\fpga\designer\root\rootStarted: Sat Feb 11 17:29:01 2023


Router completed successfully.

Design: C:\Users\RG\Documents\Firmware\fpga\designer\root\root
Finished: Sat Feb 11 17:29:10 2023
Total CPU Time:     00:00:08            Total Elapsed Time: 00:00:09
Total Memory Usage: 448.5 Mbytes
                        o - o - o - o - o - o

Resource Usage
+---------------+------+-------+------------+
| Type          | Used | Total | Percentage |
+---------------+------+-------+------------+
| 4LUT          | 3130 | 12084 | 25.90      |
| DFF           | 2096 | 12084 | 17.35      |
| I/O Register  | 0    | 252   | 0.00       |
| Logic Element | 3597 | 12084 | 29.77      |
+---------------+------+-------+------------+

I/O Placement
+--------+-------+------------+
| Type   | Count | Percentage |
+--------+-------+------------+
| Locked |  75   | 98.68%     |
| Placed |  1    | 1.32%      |
+--------+-------+------------+

