#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Apr 14 21:31:29 2015
# Process ID: 1668
# Log file: C:/Projects/QuadRotorProject/work/hdl_prj/ipcore/L3G4200D_SPI_hdl_dut_ipcore_v1_0/prj_ip/vivado.log
# Journal file: C:/Projects/QuadRotorProject/work/hdl_prj/ipcore/L3G4200D_SPI_hdl_dut_ipcore_v1_0/prj_ip\vivado.jou
#-----------------------------------------------------------
source vivado_ip_package.tcl
# create_project prj_ip {} -part xc7z020clg400-1 -ip -force
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Projects/QuadRotorProject/work/hdl_prj/ipcore/L3G4200D_SPI_hdl_dut_ipcore_v1_0/prj_ip'
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
# set_property ip_repo_paths {../../} [current_fileset]
# ipx::infer_core -name {prj_packager} -directory {../prj_packager} {../}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.2/data/ip'.
# set_property display_name L3G4200D_SPI_hdl_dut_ipcore [ipx::current_core]
# set_property version {1.0} [ipx::current_core]
# set_property library {ip} [ipx::current_core]
# set_property supported_families {{zynq} {Production} {artix7} {Production} {kintex7} {Production} {virtex7} {Production}} [ipx::current_core]
INFO: [#UNDEF] # set_property taxonomy {{/HDL Coder Generated IP}} [ipx::current_core]
# set_property description {HDL Coder generated IP} [ipx::current_core]
# set_property core_revision 1504142131 [ipx::current_core]
# add_files -norecurse {../hdl/vhdl/hdl_dut_pkg.vhd}
# add_files -norecurse {../hdl/vhdl/Detect_Increase1.vhd}
# add_files -norecurse {../hdl/vhdl/Detect_Increase1_block.vhd}
# add_files -norecurse {../hdl/vhdl/Wrap_To_Zero.vhd}
# add_files -norecurse {../hdl/vhdl/Incremental_Counter.vhd}
# add_files -norecurse {../hdl/vhdl/Detect_Increase1_block1.vhd}
# add_files -norecurse {../hdl/vhdl/Wrap_To_Zero_block.vhd}
# add_files -norecurse {../hdl/vhdl/Incremental_Counter1.vhd}
# add_files -norecurse {../hdl/vhdl/Initialized_Check.vhd}
# add_files -norecurse {../hdl/vhdl/Transmit.vhd}
# add_files -norecurse {../hdl/vhdl/hdl_dut.vhd}
# add_files -norecurse {../hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_dut.vhd}
# add_files -norecurse {../hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module.vhd}
# add_files -norecurse {../hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_addr_decoder.vhd}
# add_files -norecurse {../hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite.vhd}
# add_files -norecurse {../hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore.vhd}
# ipx::add_file {hdl/vhdl/hdl_dut_pkg.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/hdl_dut_pkg.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/hdl_dut_pkg.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/hdl_dut_pkg.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/hdl_dut_pkg.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/hdl_dut_pkg.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Detect_Increase1.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Detect_Increase1.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Detect_Increase1.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Detect_Increase1.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Detect_Increase1.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Detect_Increase1.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Detect_Increase1_block.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Detect_Increase1_block.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Detect_Increase1_block.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Detect_Increase1_block.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Detect_Increase1_block.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Detect_Increase1_block.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Wrap_To_Zero.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Wrap_To_Zero.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Wrap_To_Zero.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Wrap_To_Zero.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Wrap_To_Zero.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Wrap_To_Zero.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Incremental_Counter.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Incremental_Counter.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Incremental_Counter.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Incremental_Counter.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Incremental_Counter.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Incremental_Counter.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Detect_Increase1_block1.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Detect_Increase1_block1.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Detect_Increase1_block1.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Detect_Increase1_block1.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Detect_Increase1_block1.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Detect_Increase1_block1.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Wrap_To_Zero_block.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Wrap_To_Zero_block.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Wrap_To_Zero_block.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Wrap_To_Zero_block.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Wrap_To_Zero_block.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Wrap_To_Zero_block.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Incremental_Counter1.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Incremental_Counter1.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Incremental_Counter1.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Incremental_Counter1.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Incremental_Counter1.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Incremental_Counter1.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Initialized_Check.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Initialized_Check.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Initialized_Check.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Initialized_Check.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Initialized_Check.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Initialized_Check.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Transmit.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Transmit.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Transmit.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/Transmit.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/Transmit.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/Transmit.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/hdl_dut.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/hdl_dut.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/hdl_dut.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/hdl_dut.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/hdl_dut.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/hdl_dut.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_dut.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_dut.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_dut.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_dut.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_dut.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_dut.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_addr_decoder.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_addr_decoder.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_addr_decoder.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_addr_decoder.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_addr_decoder.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_addr_decoder.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore_axi_lite.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore.vhd" already exists in file group "xilinx_vhdlsynthesis", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore.vhd} [ipx::get_file_group xilinx_vhdlsynthesis [ipx::current_core]]]
# ipx::add_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore.vhd" already exists in file group "xilinx_vhdlbehavioralsimulation", cannot add it again.
# set_property type {{vhdlSource}} [ipx::get_file {hdl/vhdl/L3G4200D_SPI_hdl_dut_ipcore.vhd} [ipx::get_file_group xilinx_vhdlbehavioralsimulation [ipx::current_core]]]
# ipx::remove_all_bus_interface [ipx::current_core]
# ipx::remove_all_memory_map [ipx::current_core]
# ipx::add_bus_interface {AXI4_Lite} [ipx::current_core]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/QuadRotorProject/work/hdl_prj/ipcore'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Projects/QuadRotorProject/work/hdl_prj/ipcore' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'c:/Projects/QuadRotorProject/work/hdl_prj/ipcore/L3G4200D_SPI_hdl_dut_ipcore_v1_0/prj_ip'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.2/data/ip'.
# set_property abstraction_type_vlnv {xilinx.com:interface:aximm_rtl:1.0} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:interface:aximm:1.0} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# ipx::add_port_map {AWADDR} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_AWADDR} [ipx::get_port_map AWADDR [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {AWVALID} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_AWVALID} [ipx::get_port_map AWVALID [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {WDATA} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WDATA} [ipx::get_port_map WDATA [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {WSTRB} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WSTRB} [ipx::get_port_map WSTRB [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {WVALID} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WVALID} [ipx::get_port_map WVALID [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {BREADY} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_BREADY} [ipx::get_port_map BREADY [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {ARADDR} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARADDR} [ipx::get_port_map ARADDR [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {ARVALID} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARVALID} [ipx::get_port_map ARVALID [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {RREADY} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RREADY} [ipx::get_port_map RREADY [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {AWREADY} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_AWREADY} [ipx::get_port_map AWREADY [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {WREADY} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WREADY} [ipx::get_port_map WREADY [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {BRESP} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_BRESP} [ipx::get_port_map BRESP [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {BVALID} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_BVALID} [ipx::get_port_map BVALID [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {ARREADY} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARREADY} [ipx::get_port_map ARREADY [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {RDATA} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RDATA} [ipx::get_port_map RDATA [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {RRESP} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RRESP} [ipx::get_port_map RRESP [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_port_map {RVALID} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RVALID} [ipx::get_port_map RVALID [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]]
# ipx::add_bus_interface {AXI4_Lite_signal_clock} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:clock_rtl:1.0} [ipx::get_bus_interface AXI4_Lite_signal_clock [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:clock:1.0} [ipx::get_bus_interface AXI4_Lite_signal_clock [ipx::current_core]]
# ipx::add_port_map {CLK} [ipx::get_bus_interface AXI4_Lite_signal_clock [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ACLK} [ipx::get_port_map CLK [ipx::get_bus_interface AXI4_Lite_signal_clock [ipx::current_core]]]
# ipx::add_bus_interface {AXI4_Lite_signal_reset} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:reset_rtl:1.0} [ipx::get_bus_interface AXI4_Lite_signal_reset [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:reset:1.0} [ipx::get_bus_interface AXI4_Lite_signal_reset [ipx::current_core]]
# ipx::add_port_map {RST} [ipx::get_bus_interface AXI4_Lite_signal_reset [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARESETN} [ipx::get_port_map RST [ipx::get_bus_interface AXI4_Lite_signal_reset [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_BUSIF} [ipx::get_bus_interface AXI4_Lite_signal_clock [ipx::current_core]]
# set_property value {AXI4_Lite} [ipx::get_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interface AXI4_Lite_signal_clock [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_RESET} [ipx::get_bus_interface AXI4_Lite_signal_clock [ipx::current_core]]
# set_property value {AXI4_Lite_ARESETN} [ipx::get_bus_parameter ASSOCIATED_RESET [ipx::get_bus_interface AXI4_Lite_signal_clock [ipx::current_core]]]
# ipx::add_bus_parameter {POLARITY} [ipx::get_bus_interface AXI4_Lite_signal_reset [ipx::current_core]]
# set_property value {ACTIVE_LOW} [ipx::get_bus_parameter POLARITY [ipx::get_bus_interface AXI4_Lite_signal_reset [ipx::current_core]]]
# ipx::add_memory_map {AXI4_Lite} [ipx::current_core]
# set_property slave_memory_map_ref {AXI4_Lite} [ipx::get_bus_interface AXI4_Lite [ipx::current_core]]
# ipx::add_address_block {reg0} [ipx::get_memory_map AXI4_Lite [ipx::current_core]]
# set_property range {65536} [ipx::get_address_block reg0 [ipx::get_memory_map AXI4_Lite [ipx::current_core]]]
# ipx::add_bus_interface {IPCORE_CLK} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:clock_rtl:1.0} [ipx::get_bus_interface IPCORE_CLK [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:clock:1.0} [ipx::get_bus_interface IPCORE_CLK [ipx::current_core]]
# ipx::add_port_map {CLK} [ipx::get_bus_interface IPCORE_CLK [ipx::current_core]]
# set_property physical_name {IPCORE_CLK} [ipx::get_port_map CLK [ipx::get_bus_interface IPCORE_CLK [ipx::current_core]]]
# ipx::add_bus_interface {IPCORE_RESETN} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:reset_rtl:1.0} [ipx::get_bus_interface IPCORE_RESETN [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:reset:1.0} [ipx::get_bus_interface IPCORE_RESETN [ipx::current_core]]
# ipx::add_port_map {RST} [ipx::get_bus_interface IPCORE_RESETN [ipx::current_core]]
# set_property physical_name {IPCORE_RESETN} [ipx::get_port_map RST [ipx::get_bus_interface IPCORE_RESETN [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_RESET} [ipx::get_bus_interface IPCORE_CLK [ipx::current_core]]
# set_property value {IPCORE_RESETN} [ipx::get_bus_parameter ASSOCIATED_RESET [ipx::get_bus_interface IPCORE_CLK [ipx::current_core]]]
# ipx::add_bus_parameter {POLARITY} [ipx::get_bus_interface IPCORE_RESETN [ipx::current_core]]
# set_property value {ACTIVE_LOW} [ipx::get_bus_parameter POLARITY [ipx::get_bus_interface IPCORE_RESETN [ipx::current_core]]]
# ipx::add_file {doc/L3G4200D_SPI_ip_core_report.html} [ipx::get_file_group product_guide [ipx::current_core]]
# set_property type {{html}} [ipx::get_file {doc/L3G4200D_SPI_ip_core_report.html} [ipx::get_file_group product_guide [ipx::current_core]]]
# ipx::add_file {doc/L3G4200D_SPI_ip_core_report.pdf} [ipx::get_file_group product_guide [ipx::current_core]]
# set_property type {{pdf}} [ipx::get_file {doc/L3G4200D_SPI_ip_core_report.pdf} [ipx::get_file_group product_guide [ipx::current_core]]]
# ipx::add_file_group -type {software_driver} {} [ipx::current_core]
# ipx::add_file {include/L3G4200D_SPI_hdl_dut_ipcore_addr.h} [ipx::get_file_group {xilinx_softwaredriver} [ipx::current_core]]
# set_property type {{cSource}} [ipx::get_file {include/L3G4200D_SPI_hdl_dut_ipcore_addr.h} [ipx::get_file_group {xilinx_softwaredriver} [ipx::current_core]]]
# ipx::create_xgui_files [ipx::current_core]
# ipx::check_integrity -quiet [ipx::current_core]
# ipx::save_core [ipx::current_core]
# ipx::archive_core {../L3G4200D_SPI_hdl_dut_ipcore_v1_0.zip} [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 21:31:31 2015...
