fir_compiler_0_sim_netlist.v,verilog,xil_defaultlib,../../../../neuro-FPGA.gen/sources_1/ip/fir_compiler_0/fir_compiler_0_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
