// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "11/05/2025 22:16:05"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uniciclo (
	pc,
	clk,
	reset_reg,
	display_reg,
	clk_mem,
	reg_display,
	vinst);
output 	[31:0] pc;
input 	clk;
input 	reset_reg;
input 	[4:0] display_reg;
input 	clk_mem;
output 	[31:0] reg_display;
output 	[31:0] vinst;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \~GND~combout ;
wire \inst17|WideOr1~1_combout ;
wire \inst4|Selector20~2_combout ;
wire \inst4|Selector20~5_combout ;
wire \inst4|Selector20~1_combout ;
wire \inst4|Selector23~0_combout ;
wire \inst4|Selector24~2_combout ;
wire \inst4|Selector24~3_combout ;
wire \inst5|Add0~126 ;
wire \inst5|Add0~122 ;
wire \inst5|Add0~118 ;
wire \inst5|Add0~114 ;
wire \inst5|Add0~110 ;
wire \inst5|Add0~106 ;
wire \inst5|Add0~102 ;
wire \inst5|Add0~98 ;
wire \inst5|Add0~94 ;
wire \inst5|Add0~89_sumout ;
wire \inst5|Add0~93_sumout ;
wire \inst5|Add0~97_sumout ;
wire \inst5|Add0~101_sumout ;
wire \inst17|Decoder2~0_combout ;
wire \inst4|WideOr2~0_combout ;
wire \inst4|WideOr2~1_combout ;
wire \inst5|Add0~105_sumout ;
wire \inst4|Selector20~0_combout ;
wire \inst4|Selector20~4_combout ;
wire \inst5|Add0~109_sumout ;
wire \inst4|Selector21~0_combout ;
wire \inst5|Add0~113_sumout ;
wire \inst4|Selector22~0_combout ;
wire \inst5|Add0~117_sumout ;
wire \inst17|WideOr1~0_combout ;
wire \inst5|Add0~121_sumout ;
wire \inst5|Add0~125_sumout ;
wire \inst17|alu_origin~0_combout ;
wire \inst17|Decoder2~1_combout ;
wire \inst17|alu_origin~2_combout ;
wire \inst4|Selector10~0_combout ;
wire \inst4|Selector0~0_combout ;
wire \inst4|Selector24~0_combout ;
wire \inst4|Selector24~1_combout ;
wire \inst4|Selector0~1_combout ;
wire \inst4|Selector1~0_combout ;
wire \inst17|WideOr2~0_combout ;
wire \inst17|Decoder2~2_combout ;
wire \inst15|o[0]~0_combout ;
wire \inst17|Decoder2~3_combout ;
wire \inst17|Decoder2~5_combout ;
wire \clk_mem~input_o ;
wire \reset_reg~input_o ;
wire \inst|Decoder0~12_combout ;
wire \inst|regs[20][29]~q ;
wire \inst|Decoder0~13_combout ;
wire \inst|regs[24][29]~q ;
wire \inst|Decoder0~14_combout ;
wire \inst|regs[28][29]~q ;
wire \inst|rd2[29]~304_combout ;
wire \inst|Decoder0~15_combout ;
wire \inst|regs[17][29]~q ;
wire \inst|Decoder0~16_combout ;
wire \inst|regs[21][29]~q ;
wire \inst|Decoder0~17_combout ;
wire \inst|regs[25][29]~q ;
wire \inst|Decoder0~18_combout ;
wire \inst|regs[29][29]~q ;
wire \inst|rd2[29]~305_combout ;
wire \inst|Decoder0~19_combout ;
wire \inst|regs[18][29]~q ;
wire \inst|Decoder0~20_combout ;
wire \inst|regs[22][29]~q ;
wire \inst|Decoder0~21_combout ;
wire \inst|regs[26][29]~q ;
wire \inst|Decoder0~22_combout ;
wire \inst|regs[30][29]~q ;
wire \inst|rd2[29]~306_combout ;
wire \inst|Decoder0~23_combout ;
wire \inst|regs[19][29]~q ;
wire \inst|Decoder0~24_combout ;
wire \inst|regs[23][29]~q ;
wire \inst|Decoder0~25_combout ;
wire \inst|regs[27][29]~q ;
wire \inst|Decoder0~26_combout ;
wire \inst|regs[31][29]~q ;
wire \inst|rd2[29]~307_combout ;
wire \inst|rd2[29]~308_combout ;
wire \inst|Decoder0~0_combout ;
wire \inst|regs[12][29]~q ;
wire \inst|Decoder0~1_combout ;
wire \inst|regs[13][29]~q ;
wire \inst|Decoder0~2_combout ;
wire \inst|regs[14][29]~q ;
wire \inst|Decoder0~3_combout ;
wire \inst|regs[15][29]~q ;
wire \inst|rd2[29]~309_combout ;
wire \inst|Decoder0~4_combout ;
wire \inst|regs[4][29]~q ;
wire \inst|Decoder0~5_combout ;
wire \inst|regs[5][29]~q ;
wire \inst|Decoder0~6_combout ;
wire \inst|regs[6][29]~q ;
wire \inst|Decoder0~7_combout ;
wire \inst|regs[7][29]~q ;
wire \inst|rd2[29]~310_combout ;
wire \inst|Decoder0~8_combout ;
wire \inst|regs[1][29]~q ;
wire \inst|Decoder0~9_combout ;
wire \inst|regs[2][29]~q ;
wire \inst|Decoder0~10_combout ;
wire \inst|regs[3][29]~q ;
wire \inst|rd2[29]~311_combout ;
wire \inst|rd2[29]~312_combout ;
wire \inst|rd2[9]~0_combout ;
wire \inst|Decoder0~27_combout ;
wire \inst|regs[8][29]~q ;
wire \inst|Decoder0~28_combout ;
wire \inst|regs[9][29]~q ;
wire \inst|Decoder0~29_combout ;
wire \inst|regs[10][29]~q ;
wire \inst|Decoder0~30_combout ;
wire \inst|regs[11][29]~q ;
wire \inst|rd2[29]~313_combout ;
wire \inst|rd2[12]~1_combout ;
wire \inst|rd2[29]~314_combout ;
wire \inst|rd1[9]~0_combout ;
wire \inst|rd1[12]~1_combout ;
wire \inst4|WideOr0~0_combout ;
wire \inst4|imm[31]~0_combout ;
wire \inst|regs[20][31]~q ;
wire \inst|regs[24][31]~q ;
wire \inst|regs[28][31]~q ;
wire \inst|rd2[31]~95_combout ;
wire \inst|regs[17][31]~q ;
wire \inst|regs[21][31]~q ;
wire \inst|regs[25][31]~q ;
wire \inst|regs[29][31]~q ;
wire \inst|rd2[31]~96_combout ;
wire \inst|regs[18][31]~q ;
wire \inst|regs[22][31]~q ;
wire \inst|regs[26][31]~q ;
wire \inst|regs[30][31]~q ;
wire \inst|rd2[31]~97_combout ;
wire \inst|regs[19][31]~q ;
wire \inst|regs[23][31]~q ;
wire \inst|regs[27][31]~q ;
wire \inst|regs[31][31]~q ;
wire \inst|rd2[31]~98_combout ;
wire \inst|rd2[31]~99_combout ;
wire \inst|regs[12][31]~q ;
wire \inst|regs[13][31]~q ;
wire \inst|regs[14][31]~q ;
wire \inst|regs[15][31]~q ;
wire \inst|rd2[31]~100_combout ;
wire \inst|regs[4][31]~q ;
wire \inst|regs[5][31]~q ;
wire \inst|regs[6][31]~q ;
wire \inst|regs[7][31]~q ;
wire \inst|rd2[31]~101_combout ;
wire \inst|regs[1][31]~q ;
wire \inst|regs[2][31]~q ;
wire \inst|regs[3][31]~q ;
wire \inst|rd2[31]~102_combout ;
wire \inst|rd2[31]~103_combout ;
wire \inst|regs[8][31]~q ;
wire \inst|regs[9][31]~q ;
wire \inst|regs[10][31]~q ;
wire \inst|regs[11][31]~q ;
wire \inst|rd2[31]~104_combout ;
wire \inst|rd2[31]~105_combout ;
wire \inst17|Decoder2~4_combout ;
wire \inst17|Equal0~0_combout ;
wire \inst17|Equal0~1_combout ;
wire \inst17|alu_op[1]~0_combout ;
wire \inst17|alu_op[1]~1_combout ;
wire \inst17|alu_origin~1_combout ;
wire \inst|Decoder0~11_combout ;
wire \inst|regs[16][2]~q ;
wire \inst|regs[20][2]~q ;
wire \inst|regs[24][2]~q ;
wire \inst|regs[28][2]~q ;
wire \inst|rd2[2]~76_combout ;
wire \inst|regs[17][2]~q ;
wire \inst|regs[21][2]~q ;
wire \inst|regs[25][2]~q ;
wire \inst|regs[29][2]~q ;
wire \inst|rd2[2]~77_combout ;
wire \inst|regs[18][2]~q ;
wire \inst|regs[22][2]~q ;
wire \inst|regs[26][2]~q ;
wire \inst|regs[30][2]~q ;
wire \inst|rd2[2]~78_combout ;
wire \inst|regs[19][2]~q ;
wire \inst|regs[23][2]~q ;
wire \inst|regs[27][2]~q ;
wire \inst|regs[31][2]~q ;
wire \inst|rd2[2]~79_combout ;
wire \inst|rd2[2]~80_combout ;
wire \inst|regs[8][2]~q ;
wire \inst|regs[9][2]~q ;
wire \inst|regs[10][2]~q ;
wire \inst|regs[11][2]~q ;
wire \inst|rd2[2]~339_combout ;
wire \inst|rd2[2]~81_combout ;
wire \inst|rd2[2]~337_combout ;
wire \inst4|Selector20~3_combout ;
wire \inst4|imm[5]~2_combout ;
wire \inst|regs[20][5]~q ;
wire \inst|regs[24][5]~q ;
wire \inst|regs[28][5]~q ;
wire \inst|rd2[5]~43_combout ;
wire \inst|regs[17][5]~q ;
wire \inst|regs[21][5]~q ;
wire \inst|regs[25][5]~q ;
wire \inst|regs[29][5]~q ;
wire \inst|rd2[5]~44_combout ;
wire \inst|regs[18][5]~q ;
wire \inst|regs[22][5]~q ;
wire \inst|regs[26][5]~q ;
wire \inst|regs[30][5]~q ;
wire \inst|rd2[5]~45_combout ;
wire \inst|regs[19][5]~q ;
wire \inst|regs[23][5]~q ;
wire \inst|regs[27][5]~q ;
wire \inst|regs[31][5]~q ;
wire \inst|rd2[5]~46_combout ;
wire \inst|rd2[5]~47_combout ;
wire \inst|regs[8][5]~q ;
wire \inst|regs[9][5]~q ;
wire \inst|regs[10][5]~q ;
wire \inst|regs[11][5]~q ;
wire \inst|rd2[5]~48_combout ;
wire \inst|regs[1][5]~q ;
wire \inst|regs[2][5]~6_combout ;
wire \inst|regs[2][5]~q ;
wire \inst|regs[3][5]~q ;
wire \inst|rd2[5]~49_combout ;
wire \inst|regs[12][5]~q ;
wire \inst|regs[13][5]~q ;
wire \inst|regs[14][5]~q ;
wire \inst|regs[15][5]~q ;
wire \inst|rd2[5]~50_combout ;
wire \inst|regs[4][5]~q ;
wire \inst|regs[5][5]~q ;
wire \inst|regs[6][5]~q ;
wire \inst|regs[7][5]~q ;
wire \inst|rd2[5]~51_combout ;
wire \inst|rd2[5]~52_combout ;
wire \inst|rd2[5]~53_combout ;
wire \inst|regs[20][6]~q ;
wire \inst|regs[24][6]~q ;
wire \inst|regs[28][6]~q ;
wire \inst|rd2[6]~32_combout ;
wire \inst|regs[17][6]~q ;
wire \inst|regs[21][6]~q ;
wire \inst|regs[25][6]~q ;
wire \inst|regs[29][6]~q ;
wire \inst|rd2[6]~33_combout ;
wire \inst|regs[18][6]~q ;
wire \inst|regs[22][6]~q ;
wire \inst|regs[26][6]~q ;
wire \inst|regs[30][6]~q ;
wire \inst|rd2[6]~34_combout ;
wire \inst|regs[19][6]~q ;
wire \inst|regs[23][6]~q ;
wire \inst|regs[27][6]~q ;
wire \inst|regs[31][6]~q ;
wire \inst|rd2[6]~35_combout ;
wire \inst|rd2[6]~36_combout ;
wire \inst|regs[8][6]~q ;
wire \inst|regs[9][6]~q ;
wire \inst|regs[10][6]~q ;
wire \inst|regs[11][6]~q ;
wire \inst|rd2[6]~37_combout ;
wire \inst|regs[1][6]~q ;
wire \inst|regs[2][6]~5_combout ;
wire \inst|regs[2][6]~q ;
wire \inst|regs[3][6]~q ;
wire \inst|rd2[6]~38_combout ;
wire \inst|regs[12][6]~q ;
wire \inst|regs[13][6]~q ;
wire \inst|regs[14][6]~q ;
wire \inst|regs[15][6]~q ;
wire \inst|rd2[6]~39_combout ;
wire \inst|regs[4][6]~q ;
wire \inst|regs[5][6]~q ;
wire \inst|regs[6][6]~q ;
wire \inst|regs[7][6]~q ;
wire \inst|rd2[6]~40_combout ;
wire \inst|rd2[6]~41_combout ;
wire \inst|rd2[6]~42_combout ;
wire \inst|regs[8][7]~q ;
wire \inst|regs[9][7]~q ;
wire \inst|regs[10][7]~q ;
wire \inst|regs[11][7]~q ;
wire \inst|rd2[7]~343_combout ;
wire \inst|rd2[7]~29_combout ;
wire \inst|regs[4][7]~q ;
wire \inst|regs[5][7]~q ;
wire \inst|regs[6][7]~q ;
wire \inst|regs[7][7]~q ;
wire \inst|rd2[7]~30_combout ;
wire \inst|regs[12][7]~q ;
wire \inst|regs[13][7]~q ;
wire \inst|regs[14][7]~q ;
wire \inst|regs[15][7]~q ;
wire \inst|rd2[7]~344_combout ;
wire \inst|regs[1][7]~q ;
wire \inst|regs[2][7]~4_combout ;
wire \inst|regs[2][7]~q ;
wire \inst|regs[3][7]~q ;
wire \inst|rd2[7]~345_combout ;
wire \inst|rd2[7]~31_combout ;
wire \inst|rd2[7]~336_combout ;
wire \inst|regs[20][8]~q ;
wire \inst|regs[24][8]~q ;
wire \inst|regs[28][8]~q ;
wire \inst|rd2[8]~13_combout ;
wire \inst|regs[17][8]~q ;
wire \inst|regs[21][8]~q ;
wire \inst|regs[25][8]~q ;
wire \inst|regs[29][8]~q ;
wire \inst|rd2[8]~14_combout ;
wire \inst|regs[18][8]~q ;
wire \inst|regs[22][8]~q ;
wire \inst|regs[26][8]~q ;
wire \inst|regs[30][8]~q ;
wire \inst|rd2[8]~15_combout ;
wire \inst|regs[19][8]~q ;
wire \inst|regs[23][8]~q ;
wire \inst|regs[27][8]~q ;
wire \inst|regs[31][8]~q ;
wire \inst|rd2[8]~16_combout ;
wire \inst|rd2[8]~17_combout ;
wire \inst|regs[8][8]~q ;
wire \inst|regs[9][8]~q ;
wire \inst|regs[10][8]~q ;
wire \inst|regs[11][8]~q ;
wire \inst|rd2[8]~18_combout ;
wire \inst|regs[1][8]~q ;
wire \inst|regs[2][8]~3_combout ;
wire \inst|regs[2][8]~q ;
wire \inst|regs[3][8]~q ;
wire \inst|rd2[8]~19_combout ;
wire \inst|regs[12][8]~q ;
wire \inst|regs[13][8]~q ;
wire \inst|regs[14][8]~q ;
wire \inst|regs[15][8]~q ;
wire \inst|rd2[8]~20_combout ;
wire \inst|regs[4][8]~q ;
wire \inst|regs[5][8]~q ;
wire \inst|regs[6][8]~q ;
wire \inst|regs[7][8]~q ;
wire \inst|rd2[8]~21_combout ;
wire \inst|rd2[8]~22_combout ;
wire \inst|rd2[8]~23_combout ;
wire \inst|regs[20][9]~q ;
wire \inst|regs[24][9]~q ;
wire \inst|regs[28][9]~q ;
wire \inst|rd2[9]~2_combout ;
wire \inst|regs[17][9]~q ;
wire \inst|regs[21][9]~q ;
wire \inst|regs[25][9]~q ;
wire \inst|regs[29][9]~q ;
wire \inst|rd2[9]~3_combout ;
wire \inst|regs[18][9]~q ;
wire \inst|regs[22][9]~q ;
wire \inst|regs[26][9]~q ;
wire \inst|regs[30][9]~q ;
wire \inst|rd2[9]~4_combout ;
wire \inst|regs[19][9]~q ;
wire \inst|regs[23][9]~q ;
wire \inst|regs[27][9]~q ;
wire \inst|regs[31][9]~q ;
wire \inst|rd2[9]~5_combout ;
wire \inst|rd2[9]~6_combout ;
wire \inst|regs[8][9]~q ;
wire \inst|regs[9][9]~q ;
wire \inst|regs[10][9]~q ;
wire \inst|regs[11][9]~q ;
wire \inst|rd2[9]~7_combout ;
wire \inst|regs[1][9]~q ;
wire \inst|regs[2][9]~2_combout ;
wire \inst|regs[2][9]~q ;
wire \inst|regs[3][9]~q ;
wire \inst|rd2[9]~8_combout ;
wire \inst|regs[12][9]~q ;
wire \inst|regs[13][9]~q ;
wire \inst|regs[14][9]~q ;
wire \inst|regs[15][9]~q ;
wire \inst|rd2[9]~9_combout ;
wire \inst|regs[4][9]~q ;
wire \inst|regs[5][9]~q ;
wire \inst|regs[6][9]~q ;
wire \inst|regs[7][9]~q ;
wire \inst|rd2[9]~10_combout ;
wire \inst|rd2[9]~11_combout ;
wire \inst|rd2[9]~12_combout ;
wire \inst15|o[9]~23_combout ;
wire \inst|regs[16][9]~q ;
wire \inst|rd1[9]~2_combout ;
wire \inst|rd1[9]~3_combout ;
wire \inst|rd1[9]~4_combout ;
wire \inst|rd1[9]~5_combout ;
wire \inst|rd1[9]~6_combout ;
wire \inst|rd1[9]~7_combout ;
wire \inst|rd1[9]~8_combout ;
wire \inst|rd1[9]~9_combout ;
wire \inst|rd1[9]~10_combout ;
wire \inst|rd1[9]~11_combout ;
wire \inst|rd1[9]~12_combout ;
wire \inst|regs[20][7]~q ;
wire \inst|regs[24][7]~q ;
wire \inst|regs[28][7]~q ;
wire \inst|rd1[7]~24_combout ;
wire \inst|regs[17][7]~q ;
wire \inst|regs[21][7]~q ;
wire \inst|regs[25][7]~q ;
wire \inst|regs[29][7]~q ;
wire \inst|rd1[7]~25_combout ;
wire \inst|regs[18][7]~q ;
wire \inst|regs[22][7]~q ;
wire \inst|regs[26][7]~q ;
wire \inst|regs[30][7]~q ;
wire \inst|rd1[7]~26_combout ;
wire \inst|regs[19][7]~q ;
wire \inst|regs[23][7]~q ;
wire \inst|regs[27][7]~q ;
wire \inst|regs[31][7]~q ;
wire \inst|rd1[7]~27_combout ;
wire \inst|rd1[7]~28_combout ;
wire \inst|rd1[7]~29_combout ;
wire \inst|rd1[7]~30_combout ;
wire \inst|rd1[7]~31_combout ;
wire \inst|rd1[7]~32_combout ;
wire \inst|rd1[7]~33_combout ;
wire \inst|rd1[7]~34_combout ;
wire \inst|regs[20][4]~q ;
wire \inst|regs[24][4]~q ;
wire \inst|regs[28][4]~q ;
wire \inst|rd1[4]~57_combout ;
wire \inst|regs[17][4]~q ;
wire \inst|regs[21][4]~q ;
wire \inst|regs[25][4]~q ;
wire \inst|regs[29][4]~q ;
wire \inst|rd1[4]~58_combout ;
wire \inst|regs[18][4]~q ;
wire \inst|regs[22][4]~q ;
wire \inst|regs[26][4]~q ;
wire \inst|regs[30][4]~q ;
wire \inst|rd1[4]~59_combout ;
wire \inst|regs[19][4]~q ;
wire \inst|regs[23][4]~q ;
wire \inst|regs[27][4]~q ;
wire \inst|regs[31][4]~q ;
wire \inst|rd1[4]~60_combout ;
wire \inst|rd1[4]~61_combout ;
wire \inst|regs[8][4]~q ;
wire \inst|regs[9][4]~q ;
wire \inst|regs[10][4]~q ;
wire \inst|regs[11][4]~q ;
wire \inst|rd1[4]~62_combout ;
wire \inst|regs[1][4]~q ;
wire \inst|regs[2][4]~7_combout ;
wire \inst|regs[2][4]~q ;
wire \inst|regs[3][4]~q ;
wire \inst|rd1[4]~63_combout ;
wire \inst|regs[12][4]~q ;
wire \inst|regs[13][4]~q ;
wire \inst|regs[14][4]~q ;
wire \inst|regs[15][4]~q ;
wire \inst|rd1[4]~64_combout ;
wire \inst|regs[4][4]~q ;
wire \inst|regs[5][4]~q ;
wire \inst|regs[6][4]~q ;
wire \inst|regs[7][4]~q ;
wire \inst|rd1[4]~65_combout ;
wire \inst|rd1[4]~66_combout ;
wire \inst|rd1[4]~67_combout ;
wire \inst|regs[20][3]~q ;
wire \inst|regs[24][3]~q ;
wire \inst|regs[28][3]~q ;
wire \inst|rd1[3]~68_combout ;
wire \inst|regs[17][3]~q ;
wire \inst|regs[21][3]~q ;
wire \inst|regs[25][3]~q ;
wire \inst|regs[29][3]~q ;
wire \inst|rd1[3]~69_combout ;
wire \inst|regs[18][3]~q ;
wire \inst|regs[22][3]~q ;
wire \inst|regs[26][3]~q ;
wire \inst|regs[30][3]~q ;
wire \inst|rd1[3]~70_combout ;
wire \inst|regs[19][3]~q ;
wire \inst|regs[23][3]~q ;
wire \inst|regs[27][3]~q ;
wire \inst|regs[31][3]~q ;
wire \inst|rd1[3]~71_combout ;
wire \inst|rd1[3]~72_combout ;
wire \inst|regs[8][3]~q ;
wire \inst|regs[9][3]~q ;
wire \inst|regs[10][3]~q ;
wire \inst|regs[11][3]~q ;
wire \inst|rd1[3]~73_combout ;
wire \inst|regs[1][3]~q ;
wire \inst|regs[2][3]~8_combout ;
wire \inst|regs[2][3]~q ;
wire \inst|regs[3][3]~q ;
wire \inst|rd1[3]~74_combout ;
wire \inst|regs[12][3]~q ;
wire \inst|regs[13][3]~q ;
wire \inst|regs[14][3]~q ;
wire \inst|regs[15][3]~q ;
wire \inst|rd1[3]~75_combout ;
wire \inst|regs[4][3]~q ;
wire \inst|regs[5][3]~q ;
wire \inst|regs[6][3]~q ;
wire \inst|regs[7][3]~q ;
wire \inst|rd1[3]~76_combout ;
wire \inst|rd1[3]~77_combout ;
wire \inst|rd1[3]~78_combout ;
wire \inst|rd1[2]~79_combout ;
wire \inst|rd1[2]~80_combout ;
wire \inst|rd1[2]~81_combout ;
wire \inst|rd1[2]~82_combout ;
wire \inst|rd1[2]~83_combout ;
wire \inst|rd1[2]~84_combout ;
wire \inst|regs[1][2]~q ;
wire \inst|regs[2][2]~9_combout ;
wire \inst|regs[2][2]~q ;
wire \inst|regs[3][2]~q ;
wire \inst|rd1[2]~85_combout ;
wire \inst|regs[12][2]~q ;
wire \inst|regs[13][2]~q ;
wire \inst|regs[14][2]~q ;
wire \inst|regs[15][2]~q ;
wire \inst|rd1[2]~86_combout ;
wire \inst|regs[5][2]~q ;
wire \inst|regs[6][2]~q ;
wire \inst|regs[7][2]~q ;
wire \inst|rd1[2]~87_combout ;
wire \inst|rd1[2]~88_combout ;
wire \inst|rd1[2]~89_combout ;
wire \inst|regs[20][1]~q ;
wire \inst|regs[24][1]~q ;
wire \inst|regs[28][1]~q ;
wire \inst|rd1[1]~90_combout ;
wire \inst|regs[17][1]~q ;
wire \inst|regs[21][1]~q ;
wire \inst|regs[25][1]~q ;
wire \inst|regs[29][1]~q ;
wire \inst|rd1[1]~91_combout ;
wire \inst|regs[18][1]~q ;
wire \inst|regs[22][1]~q ;
wire \inst|regs[26][1]~q ;
wire \inst|regs[30][1]~q ;
wire \inst|rd1[1]~92_combout ;
wire \inst|regs[19][1]~q ;
wire \inst|regs[23][1]~q ;
wire \inst|regs[27][1]~q ;
wire \inst|regs[31][1]~q ;
wire \inst|rd1[1]~93_combout ;
wire \inst|rd1[1]~94_combout ;
wire \inst|regs[8][1]~q ;
wire \inst|regs[9][1]~q ;
wire \inst|regs[10][1]~q ;
wire \inst|regs[11][1]~q ;
wire \inst|rd1[1]~95_combout ;
wire \inst|regs[1][1]~q ;
wire \inst|regs[2][1]~q ;
wire \inst|regs[3][1]~q ;
wire \inst|rd1[1]~96_combout ;
wire \inst|regs[12][1]~q ;
wire \inst|regs[13][1]~q ;
wire \inst|regs[14][1]~q ;
wire \inst|regs[15][1]~q ;
wire \inst|rd1[1]~97_combout ;
wire \inst|regs[4][1]~q ;
wire \inst|regs[5][1]~q ;
wire \inst|regs[6][1]~q ;
wire \inst|regs[7][1]~q ;
wire \inst|rd1[1]~98_combout ;
wire \inst|rd1[1]~99_combout ;
wire \inst|rd1[1]~100_combout ;
wire \inst4|Selector23~1_combout ;
wire \inst15|o[0]~32_combout ;
wire \inst|regs[16][0]~q ;
wire \inst|regs[20][0]~q ;
wire \inst|regs[24][0]~q ;
wire \inst|regs[28][0]~q ;
wire \inst|rd2[0]~106_combout ;
wire \inst|regs[17][0]~q ;
wire \inst|regs[21][0]~q ;
wire \inst|regs[25][0]~q ;
wire \inst|regs[29][0]~q ;
wire \inst|rd2[0]~107_combout ;
wire \inst|regs[18][0]~q ;
wire \inst|regs[22][0]~q ;
wire \inst|regs[26][0]~q ;
wire \inst|regs[30][0]~q ;
wire \inst|rd2[0]~108_combout ;
wire \inst|regs[19][0]~q ;
wire \inst|regs[23][0]~q ;
wire \inst|regs[27][0]~q ;
wire \inst|regs[31][0]~q ;
wire \inst|rd2[0]~109_combout ;
wire \inst|rd2[0]~110_combout ;
wire \inst|regs[8][0]~q ;
wire \inst|regs[9][0]~q ;
wire \inst|regs[10][0]~q ;
wire \inst|regs[11][0]~q ;
wire \inst|rd2[0]~340_combout ;
wire \inst|rd2[0]~111_combout ;
wire \inst|regs[4][0]~q ;
wire \inst|regs[5][0]~q ;
wire \inst|regs[6][0]~q ;
wire \inst|regs[7][0]~q ;
wire \inst|rd2[0]~112_combout ;
wire \inst|regs[12][0]~q ;
wire \inst|regs[13][0]~q ;
wire \inst|regs[14][0]~q ;
wire \inst|regs[15][0]~q ;
wire \inst|rd2[0]~341_combout ;
wire \inst|regs[1][0]~q ;
wire \inst|regs[2][0]~q ;
wire \inst|regs[3][0]~q ;
wire \inst|rd2[0]~342_combout ;
wire \inst|rd2[0]~113_combout ;
wire \inst|rd2[0]~338_combout ;
wire \inst|rd1[0]~112_combout ;
wire \inst|rd1[0]~113_combout ;
wire \inst|rd1[0]~114_combout ;
wire \inst|rd1[0]~115_combout ;
wire \inst|rd1[0]~116_combout ;
wire \inst|rd1[0]~117_combout ;
wire \inst|rd1[0]~118_combout ;
wire \inst|rd1[0]~119_combout ;
wire \inst|rd1[0]~120_combout ;
wire \inst|rd1[0]~121_combout ;
wire \inst|rd1[0]~122_combout ;
wire \inst2|Add1~130_cout ;
wire \inst2|Add1~38 ;
wire \inst2|Add1~34 ;
wire \inst2|Add1~30 ;
wire \inst2|Add1~26 ;
wire \inst2|Add1~22 ;
wire \inst2|Add1~18 ;
wire \inst2|Add1~14 ;
wire \inst2|Add1~10 ;
wire \inst2|Add1~6 ;
wire \inst2|Add1~1_sumout ;
wire \inst2|Selector22~0_combout ;
wire \inst17|alu_op[2]~2_combout ;
wire \inst17|Selector0~0_combout ;
wire \inst17|Selector0~1_combout ;
wire \inst2|Selector22~1_combout ;
wire \inst2|Selector22~2_combout ;
wire \inst2|Add0~38 ;
wire \inst2|Add0~34 ;
wire \inst2|Add0~30 ;
wire \inst2|Add0~26 ;
wire \inst2|Add0~22 ;
wire \inst2|Add0~18 ;
wire \inst2|Add0~14 ;
wire \inst2|Add0~10 ;
wire \inst2|Add0~6 ;
wire \inst2|Add0~1_sumout ;
wire \inst2|Selector22~3_combout ;
wire \inst15|o[8]~24_combout ;
wire \inst|regs[16][8]~q ;
wire \inst|rd1[8]~13_combout ;
wire \inst|rd1[8]~14_combout ;
wire \inst|rd1[8]~15_combout ;
wire \inst|rd1[8]~16_combout ;
wire \inst|rd1[8]~17_combout ;
wire \inst|rd1[8]~18_combout ;
wire \inst|rd1[8]~19_combout ;
wire \inst|rd1[8]~20_combout ;
wire \inst|rd1[8]~21_combout ;
wire \inst|rd1[8]~22_combout ;
wire \inst|rd1[8]~23_combout ;
wire \inst2|Add1~5_sumout ;
wire \inst2|Selector23~0_combout ;
wire \inst2|Selector23~1_combout ;
wire \inst2|Add0~5_sumout ;
wire \inst2|Selector23~2_combout ;
wire \inst15|o[7]~25_combout ;
wire \inst|regs[16][7]~q ;
wire \inst|rd2[7]~24_combout ;
wire \inst|rd2[7]~25_combout ;
wire \inst|rd2[7]~26_combout ;
wire \inst|rd2[7]~27_combout ;
wire \inst|rd2[7]~28_combout ;
wire \inst3|o[7]~0_combout ;
wire \inst3|o[7]~1_combout ;
wire \inst2|Add1~9_sumout ;
wire \inst2|Add0~9_sumout ;
wire \inst2|Selector24~0_combout ;
wire \inst15|o[6]~26_combout ;
wire \inst|regs[16][6]~q ;
wire \inst|rd1[6]~35_combout ;
wire \inst|rd1[6]~36_combout ;
wire \inst|rd1[6]~37_combout ;
wire \inst|rd1[6]~38_combout ;
wire \inst|rd1[6]~39_combout ;
wire \inst|rd1[6]~40_combout ;
wire \inst|rd1[6]~41_combout ;
wire \inst|rd1[6]~42_combout ;
wire \inst|rd1[6]~43_combout ;
wire \inst|rd1[6]~44_combout ;
wire \inst|rd1[6]~45_combout ;
wire \inst2|Add1~13_sumout ;
wire \inst3|o[6]~2_combout ;
wire \inst2|Selector25~0_combout ;
wire \inst2|Selector25~1_combout ;
wire \inst2|Add0~13_sumout ;
wire \inst2|Selector25~2_combout ;
wire \inst15|o[5]~27_combout ;
wire \inst|regs[16][5]~q ;
wire \inst|rd1[5]~46_combout ;
wire \inst|rd1[5]~47_combout ;
wire \inst|rd1[5]~48_combout ;
wire \inst|rd1[5]~49_combout ;
wire \inst|rd1[5]~50_combout ;
wire \inst|rd1[5]~51_combout ;
wire \inst|rd1[5]~52_combout ;
wire \inst|rd1[5]~53_combout ;
wire \inst|rd1[5]~54_combout ;
wire \inst|rd1[5]~55_combout ;
wire \inst|rd1[5]~56_combout ;
wire \inst2|Add1~17_sumout ;
wire \inst2|Selector26~0_combout ;
wire \inst2|Selector26~1_combout ;
wire \inst2|Add0~17_sumout ;
wire \inst2|Selector26~2_combout ;
wire \inst15|o[4]~28_combout ;
wire \inst|regs[16][4]~q ;
wire \inst|rd2[4]~54_combout ;
wire \inst|rd2[4]~55_combout ;
wire \inst|rd2[4]~56_combout ;
wire \inst|rd2[4]~57_combout ;
wire \inst|rd2[4]~58_combout ;
wire \inst|rd2[4]~59_combout ;
wire \inst|rd2[4]~60_combout ;
wire \inst|rd2[4]~61_combout ;
wire \inst|rd2[4]~62_combout ;
wire \inst|rd2[4]~63_combout ;
wire \inst|rd2[4]~64_combout ;
wire \inst2|Add1~21_sumout ;
wire \inst2|Selector27~0_combout ;
wire \inst2|Selector27~1_combout ;
wire \inst2|Add0~21_sumout ;
wire \inst2|Selector27~2_combout ;
wire \inst15|o[3]~29_combout ;
wire \inst|regs[16][3]~q ;
wire \inst|rd2[3]~65_combout ;
wire \inst|rd2[3]~66_combout ;
wire \inst|rd2[3]~67_combout ;
wire \inst|rd2[3]~68_combout ;
wire \inst|rd2[3]~69_combout ;
wire \inst|rd2[3]~70_combout ;
wire \inst|rd2[3]~71_combout ;
wire \inst|rd2[3]~72_combout ;
wire \inst|rd2[3]~73_combout ;
wire \inst|rd2[3]~74_combout ;
wire \inst|rd2[3]~75_combout ;
wire \inst2|Add1~25_sumout ;
wire \inst2|Selector28~0_combout ;
wire \inst2|Selector28~1_combout ;
wire \inst2|Add0~25_sumout ;
wire \inst2|Selector28~2_combout ;
wire \inst15|o[2]~30_combout ;
wire \inst|regs[4][2]~q ;
wire \inst|rd2[2]~82_combout ;
wire \inst|rd2[2]~346_combout ;
wire \inst|rd2[2]~347_combout ;
wire \inst|rd2[2]~83_combout ;
wire \inst3|o[2]~20_combout ;
wire \inst2|Add1~29_sumout ;
wire \inst2|Add0~29_sumout ;
wire \inst2|Selector29~0_combout ;
wire \inst15|o[1]~31_combout ;
wire \inst|regs[16][1]~q ;
wire \inst|rd2[1]~84_combout ;
wire \inst|rd2[1]~85_combout ;
wire \inst|rd2[1]~86_combout ;
wire \inst|rd2[1]~87_combout ;
wire \inst|rd2[1]~88_combout ;
wire \inst|rd2[1]~89_combout ;
wire \inst|rd2[1]~90_combout ;
wire \inst|rd2[1]~91_combout ;
wire \inst|rd2[1]~92_combout ;
wire \inst|rd2[1]~93_combout ;
wire \inst|rd2[1]~94_combout ;
wire \inst2|Add1~33_sumout ;
wire \inst2|Selector30~0_combout ;
wire \inst2|Selector30~1_combout ;
wire \inst2|Add0~33_sumout ;
wire \inst2|Selector30~2_combout ;
wire \inst15|o[31]~1_combout ;
wire \inst|regs[16][31]~q ;
wire \inst|rd1[31]~101_combout ;
wire \inst|rd1[31]~102_combout ;
wire \inst|rd1[31]~103_combout ;
wire \inst|rd1[31]~104_combout ;
wire \inst|rd1[31]~105_combout ;
wire \inst|rd1[31]~106_combout ;
wire \inst|rd1[31]~107_combout ;
wire \inst|rd1[31]~108_combout ;
wire \inst|rd1[31]~109_combout ;
wire \inst|rd1[31]~110_combout ;
wire \inst|rd1[31]~111_combout ;
wire \inst3|o[31]~3_combout ;
wire \inst2|LessThan0~0_combout ;
wire \inst2|LessThan0~1_combout ;
wire \inst3|o[0]~4_combout ;
wire \inst2|LessThan0~2_combout ;
wire \inst2|LessThan0~3_combout ;
wire \inst2|LessThan0~4_combout ;
wire \inst2|LessThan0~5_combout ;
wire \inst2|LessThan0~6_combout ;
wire \inst2|LessThan0~7_combout ;
wire \inst2|LessThan0~8_combout ;
wire \inst2|LessThan0~9_combout ;
wire \inst2|LessThan0~10_combout ;
wire \inst2|LessThan0~11_combout ;
wire \inst2|LessThan0~12_combout ;
wire \inst4|Selector19~0_combout ;
wire \inst4|Selector19~1_combout ;
wire \inst|regs[20][11]~q ;
wire \inst|regs[24][11]~q ;
wire \inst|regs[28][11]~q ;
wire \inst|rd2[11]~114_combout ;
wire \inst|regs[17][11]~q ;
wire \inst|regs[21][11]~q ;
wire \inst|regs[25][11]~q ;
wire \inst|regs[29][11]~q ;
wire \inst|rd2[11]~115_combout ;
wire \inst|regs[18][11]~q ;
wire \inst|regs[22][11]~q ;
wire \inst|regs[26][11]~q ;
wire \inst|regs[30][11]~q ;
wire \inst|rd2[11]~116_combout ;
wire \inst|regs[19][11]~q ;
wire \inst|regs[23][11]~q ;
wire \inst|regs[27][11]~q ;
wire \inst|regs[31][11]~q ;
wire \inst|rd2[11]~117_combout ;
wire \inst|rd2[11]~118_combout ;
wire \inst|regs[8][11]~q ;
wire \inst|regs[9][11]~q ;
wire \inst|regs[10][11]~q ;
wire \inst|regs[11][11]~q ;
wire \inst|rd2[11]~119_combout ;
wire \inst|regs[1][11]~q ;
wire \inst|regs[2][11]~q ;
wire \inst|regs[3][11]~q ;
wire \inst|rd2[11]~120_combout ;
wire \inst|regs[12][11]~q ;
wire \inst|regs[13][11]~q ;
wire \inst|regs[14][11]~q ;
wire \inst|regs[15][11]~q ;
wire \inst|rd2[11]~121_combout ;
wire \inst|regs[4][11]~q ;
wire \inst|regs[5][11]~q ;
wire \inst|regs[6][11]~q ;
wire \inst|regs[7][11]~q ;
wire \inst|rd2[11]~122_combout ;
wire \inst|rd2[11]~123_combout ;
wire \inst|rd2[11]~124_combout ;
wire \inst15|o[11]~21_combout ;
wire \inst|regs[16][11]~q ;
wire \inst|rd1[11]~123_combout ;
wire \inst|rd1[11]~124_combout ;
wire \inst|rd1[11]~125_combout ;
wire \inst|rd1[11]~126_combout ;
wire \inst|rd1[11]~127_combout ;
wire \inst|rd1[11]~128_combout ;
wire \inst|rd1[11]~129_combout ;
wire \inst|rd1[11]~130_combout ;
wire \inst|rd1[11]~131_combout ;
wire \inst|rd1[11]~132_combout ;
wire \inst|rd1[11]~133_combout ;
wire \inst2|LessThan0~13_combout ;
wire \inst4|imm[10]~1_combout ;
wire \inst|regs[20][10]~q ;
wire \inst|regs[24][10]~q ;
wire \inst|regs[28][10]~q ;
wire \inst|rd2[10]~125_combout ;
wire \inst|regs[17][10]~q ;
wire \inst|regs[21][10]~q ;
wire \inst|regs[25][10]~q ;
wire \inst|regs[29][10]~q ;
wire \inst|rd2[10]~126_combout ;
wire \inst|regs[18][10]~q ;
wire \inst|regs[22][10]~q ;
wire \inst|regs[26][10]~q ;
wire \inst|regs[30][10]~q ;
wire \inst|rd2[10]~127_combout ;
wire \inst|regs[19][10]~q ;
wire \inst|regs[23][10]~q ;
wire \inst|regs[27][10]~q ;
wire \inst|regs[31][10]~q ;
wire \inst|rd2[10]~128_combout ;
wire \inst|rd2[10]~129_combout ;
wire \inst|regs[8][10]~q ;
wire \inst|regs[9][10]~q ;
wire \inst|regs[10][10]~q ;
wire \inst|regs[11][10]~q ;
wire \inst|rd2[10]~348_combout ;
wire \inst|rd2[10]~130_combout ;
wire \inst|regs[4][10]~q ;
wire \inst|regs[5][10]~q ;
wire \inst|regs[6][10]~q ;
wire \inst|regs[7][10]~q ;
wire \inst|rd2[10]~131_combout ;
wire \inst|regs[12][10]~q ;
wire \inst|regs[13][10]~q ;
wire \inst|regs[14][10]~q ;
wire \inst|regs[15][10]~q ;
wire \inst|rd2[10]~349_combout ;
wire \inst|regs[1][10]~q ;
wire \inst|regs[2][10]~q ;
wire \inst|regs[3][10]~q ;
wire \inst|rd2[10]~350_combout ;
wire \inst|rd2[10]~132_combout ;
wire \inst|rd2[10]~335_combout ;
wire \inst15|o[10]~22_combout ;
wire \inst|regs[16][10]~q ;
wire \inst|rd1[10]~134_combout ;
wire \inst|rd1[10]~135_combout ;
wire \inst|rd1[10]~136_combout ;
wire \inst|rd1[10]~137_combout ;
wire \inst|rd1[10]~138_combout ;
wire \inst|rd1[10]~139_combout ;
wire \inst|rd1[10]~140_combout ;
wire \inst|rd1[10]~141_combout ;
wire \inst|rd1[10]~142_combout ;
wire \inst|rd1[10]~143_combout ;
wire \inst|rd1[10]~144_combout ;
wire \inst3|o[10]~5_combout ;
wire \inst2|LessThan0~14_combout ;
wire \inst2|LessThan0~15_combout ;
wire \inst2|LessThan0~16_combout ;
wire \inst2|LessThan0~17_combout ;
wire \inst2|LessThan0~18_combout ;
wire \inst2|LessThan0~19_combout ;
wire \inst2|LessThan0~20_combout ;
wire \inst2|LessThan0~21_combout ;
wire \inst4|Selector17~0_combout ;
wire \inst4|Selector17~1_combout ;
wire \inst4|Selector11~0_combout ;
wire \inst4|Selector11~1_combout ;
wire \inst4|Selector11~2_combout ;
wire \inst4|Selector11~4_combout ;
wire \inst4|Selector16~0_combout ;
wire \inst|regs[20][14]~q ;
wire \inst|regs[24][14]~q ;
wire \inst|regs[28][14]~q ;
wire \inst|rd2[14]~133_combout ;
wire \inst|regs[17][14]~q ;
wire \inst|regs[21][14]~q ;
wire \inst|regs[25][14]~q ;
wire \inst|regs[29][14]~q ;
wire \inst|rd2[14]~134_combout ;
wire \inst|regs[18][14]~q ;
wire \inst|regs[22][14]~q ;
wire \inst|regs[26][14]~q ;
wire \inst|regs[30][14]~q ;
wire \inst|rd2[14]~135_combout ;
wire \inst|regs[19][14]~q ;
wire \inst|regs[23][14]~q ;
wire \inst|regs[27][14]~q ;
wire \inst|regs[31][14]~q ;
wire \inst|rd2[14]~136_combout ;
wire \inst|rd2[14]~137_combout ;
wire \inst|regs[11][14]~q ;
wire \inst|regs[10][14]~q ;
wire \inst|regs[9][14]~q ;
wire \inst|regs[8][14]~q ;
wire \inst|rd2[14]~375_combout ;
wire \inst|regs[12][14]~q ;
wire \inst|regs[13][14]~q ;
wire \inst|regs[14][14]~q ;
wire \inst|regs[15][14]~q ;
wire \inst|rd2[14]~138_combout ;
wire \inst|regs[4][14]~q ;
wire \inst|regs[5][14]~q ;
wire \inst|regs[6][14]~q ;
wire \inst|regs[7][14]~q ;
wire \inst|rd2[14]~139_combout ;
wire \inst|regs[1][14]~q ;
wire \inst|regs[2][14]~q ;
wire \inst|regs[3][14]~q ;
wire \inst|rd2[14]~140_combout ;
wire \inst|rd2[14]~141_combout ;
wire \inst|rd2[14]~332_combout ;
wire \inst15|o[14]~18_combout ;
wire \inst|regs[16][14]~q ;
wire \inst|rd1[14]~145_combout ;
wire \inst|rd1[14]~146_combout ;
wire \inst|rd1[14]~147_combout ;
wire \inst|rd1[14]~148_combout ;
wire \inst|rd1[14]~149_combout ;
wire \inst|rd1[14]~150_combout ;
wire \inst|rd1[14]~151_combout ;
wire \inst|rd1[14]~152_combout ;
wire \inst|rd1[14]~153_combout ;
wire \inst|rd1[14]~154_combout ;
wire \inst|rd1[14]~155_combout ;
wire \inst4|Selector17~2_combout ;
wire \inst|regs[20][13]~q ;
wire \inst|regs[24][13]~q ;
wire \inst|regs[28][13]~q ;
wire \inst|rd2[13]~142_combout ;
wire \inst|regs[17][13]~q ;
wire \inst|regs[21][13]~q ;
wire \inst|regs[25][13]~q ;
wire \inst|regs[29][13]~q ;
wire \inst|rd2[13]~143_combout ;
wire \inst|regs[18][13]~q ;
wire \inst|regs[22][13]~q ;
wire \inst|regs[26][13]~q ;
wire \inst|regs[30][13]~q ;
wire \inst|rd2[13]~144_combout ;
wire \inst|regs[19][13]~q ;
wire \inst|regs[23][13]~q ;
wire \inst|regs[27][13]~q ;
wire \inst|regs[31][13]~q ;
wire \inst|rd2[13]~145_combout ;
wire \inst|rd2[13]~146_combout ;
wire \inst|regs[11][13]~q ;
wire \inst|regs[10][13]~q ;
wire \inst|regs[9][13]~q ;
wire \inst|regs[8][13]~q ;
wire \inst|rd2[13]~371_combout ;
wire \inst|regs[12][13]~q ;
wire \inst|regs[13][13]~q ;
wire \inst|regs[14][13]~q ;
wire \inst|regs[15][13]~q ;
wire \inst|rd2[13]~147_combout ;
wire \inst|regs[4][13]~q ;
wire \inst|regs[5][13]~q ;
wire \inst|regs[6][13]~q ;
wire \inst|regs[7][13]~q ;
wire \inst|rd2[13]~148_combout ;
wire \inst|regs[1][13]~q ;
wire \inst|regs[2][13]~q ;
wire \inst|regs[3][13]~q ;
wire \inst|rd2[13]~149_combout ;
wire \inst|rd2[13]~150_combout ;
wire \inst|rd2[13]~333_combout ;
wire \inst15|o[13]~19_combout ;
wire \inst|regs[16][13]~q ;
wire \inst|rd1[13]~156_combout ;
wire \inst|rd1[13]~157_combout ;
wire \inst|rd1[13]~158_combout ;
wire \inst|rd1[13]~159_combout ;
wire \inst|rd1[13]~160_combout ;
wire \inst|rd1[13]~161_combout ;
wire \inst|rd1[13]~162_combout ;
wire \inst|rd1[13]~163_combout ;
wire \inst|rd1[13]~164_combout ;
wire \inst|rd1[13]~165_combout ;
wire \inst|rd1[13]~166_combout ;
wire \inst4|Selector18~0_combout ;
wire \inst|regs[20][12]~q ;
wire \inst|regs[24][12]~q ;
wire \inst|regs[28][12]~q ;
wire \inst|rd2[12]~151_combout ;
wire \inst|regs[17][12]~q ;
wire \inst|regs[21][12]~q ;
wire \inst|regs[25][12]~q ;
wire \inst|regs[29][12]~q ;
wire \inst|rd2[12]~152_combout ;
wire \inst|regs[18][12]~q ;
wire \inst|regs[22][12]~q ;
wire \inst|regs[26][12]~q ;
wire \inst|regs[30][12]~q ;
wire \inst|rd2[12]~153_combout ;
wire \inst|regs[19][12]~q ;
wire \inst|regs[23][12]~q ;
wire \inst|regs[27][12]~q ;
wire \inst|regs[31][12]~q ;
wire \inst|rd2[12]~154_combout ;
wire \inst|rd2[12]~155_combout ;
wire \inst|regs[11][12]~q ;
wire \inst|regs[10][12]~q ;
wire \inst|regs[9][12]~q ;
wire \inst|regs[8][12]~q ;
wire \inst|rd2[12]~367_combout ;
wire \inst|regs[1][12]~q ;
wire \inst|regs[2][12]~q ;
wire \inst|regs[3][12]~q ;
wire \inst|rd2[12]~156_combout ;
wire \inst|regs[12][12]~q ;
wire \inst|regs[13][12]~q ;
wire \inst|regs[14][12]~q ;
wire \inst|regs[15][12]~q ;
wire \inst|rd2[12]~157_combout ;
wire \inst|regs[4][12]~q ;
wire \inst|regs[5][12]~q ;
wire \inst|regs[6][12]~q ;
wire \inst|regs[7][12]~q ;
wire \inst|rd2[12]~158_combout ;
wire \inst|rd2[12]~159_combout ;
wire \inst|rd2[12]~334_combout ;
wire \inst15|o[12]~20_combout ;
wire \inst|regs[16][12]~q ;
wire \inst|rd1[12]~167_combout ;
wire \inst|rd1[12]~168_combout ;
wire \inst|rd1[12]~169_combout ;
wire \inst|rd1[12]~170_combout ;
wire \inst|rd1[12]~171_combout ;
wire \inst|rd1[12]~172_combout ;
wire \inst|rd1[12]~173_combout ;
wire \inst|rd1[12]~174_combout ;
wire \inst|rd1[12]~175_combout ;
wire \inst|rd1[12]~176_combout ;
wire \inst|rd1[12]~177_combout ;
wire \inst3|o[14]~6_combout ;
wire \inst3|o[13]~7_combout ;
wire \inst3|o[12]~8_combout ;
wire \inst2|LessThan0~22_combout ;
wire \inst2|LessThan0~23_combout ;
wire \inst2|LessThan0~24_combout ;
wire \inst4|Selector12~0_combout ;
wire \inst|regs[20][18]~q ;
wire \inst|regs[24][18]~q ;
wire \inst|regs[28][18]~q ;
wire \inst|rd2[18]~160_combout ;
wire \inst|regs[17][18]~q ;
wire \inst|regs[21][18]~q ;
wire \inst|regs[25][18]~q ;
wire \inst|regs[29][18]~q ;
wire \inst|rd2[18]~161_combout ;
wire \inst|regs[18][18]~q ;
wire \inst|regs[22][18]~q ;
wire \inst|regs[26][18]~q ;
wire \inst|regs[30][18]~q ;
wire \inst|rd2[18]~162_combout ;
wire \inst|regs[19][18]~q ;
wire \inst|regs[23][18]~q ;
wire \inst|regs[27][18]~q ;
wire \inst|regs[31][18]~q ;
wire \inst|rd2[18]~163_combout ;
wire \inst|rd2[18]~164_combout ;
wire \inst|regs[12][18]~q ;
wire \inst|regs[13][18]~q ;
wire \inst|regs[14][18]~q ;
wire \inst|regs[15][18]~q ;
wire \inst|rd2[18]~165_combout ;
wire \inst|regs[4][18]~q ;
wire \inst|regs[5][18]~q ;
wire \inst|regs[6][18]~q ;
wire \inst|regs[7][18]~q ;
wire \inst|rd2[18]~166_combout ;
wire \inst|regs[1][18]~q ;
wire \inst|regs[2][18]~q ;
wire \inst|regs[3][18]~q ;
wire \inst|rd2[18]~167_combout ;
wire \inst|rd2[18]~168_combout ;
wire \inst|regs[8][18]~q ;
wire \inst|regs[9][18]~q ;
wire \inst|regs[10][18]~q ;
wire \inst|regs[11][18]~q ;
wire \inst|rd2[18]~169_combout ;
wire \inst|rd2[18]~330_combout ;
wire \inst15|o[18]~14_combout ;
wire \inst|regs[16][18]~q ;
wire \inst|rd1[18]~178_combout ;
wire \inst|rd1[18]~179_combout ;
wire \inst|rd1[18]~180_combout ;
wire \inst|rd1[18]~181_combout ;
wire \inst|rd1[18]~182_combout ;
wire \inst|rd1[18]~183_combout ;
wire \inst|rd1[18]~184_combout ;
wire \inst|rd1[18]~185_combout ;
wire \inst|rd1[18]~186_combout ;
wire \inst|rd1[18]~187_combout ;
wire \inst|rd1[18]~188_combout ;
wire \inst3|o[18]~9_combout ;
wire \inst3|o[18]~10_combout ;
wire \inst2|LessThan0~25_combout ;
wire \inst4|Selector13~0_combout ;
wire \inst|regs[20][17]~q ;
wire \inst|regs[24][17]~q ;
wire \inst|regs[28][17]~q ;
wire \inst|rd2[17]~170_combout ;
wire \inst|regs[17][17]~q ;
wire \inst|regs[21][17]~q ;
wire \inst|regs[25][17]~q ;
wire \inst|regs[29][17]~q ;
wire \inst|rd2[17]~171_combout ;
wire \inst|regs[18][17]~q ;
wire \inst|regs[22][17]~q ;
wire \inst|regs[26][17]~q ;
wire \inst|regs[30][17]~q ;
wire \inst|rd2[17]~172_combout ;
wire \inst|regs[19][17]~q ;
wire \inst|regs[23][17]~q ;
wire \inst|regs[27][17]~q ;
wire \inst|regs[31][17]~q ;
wire \inst|rd2[17]~173_combout ;
wire \inst|rd2[17]~174_combout ;
wire \inst|regs[12][17]~q ;
wire \inst|regs[13][17]~q ;
wire \inst|regs[14][17]~q ;
wire \inst|regs[15][17]~q ;
wire \inst|rd2[17]~175_combout ;
wire \inst|regs[4][17]~q ;
wire \inst|regs[5][17]~q ;
wire \inst|regs[6][17]~q ;
wire \inst|regs[7][17]~q ;
wire \inst|rd2[17]~176_combout ;
wire \inst|regs[1][17]~q ;
wire \inst|regs[2][17]~q ;
wire \inst|regs[3][17]~q ;
wire \inst|rd2[17]~177_combout ;
wire \inst|rd2[17]~178_combout ;
wire \inst|regs[8][17]~q ;
wire \inst|regs[9][17]~q ;
wire \inst|regs[10][17]~q ;
wire \inst|regs[11][17]~q ;
wire \inst|rd2[17]~179_combout ;
wire \inst|rd2[17]~331_combout ;
wire \inst15|o[17]~15_combout ;
wire \inst|regs[16][17]~q ;
wire \inst|rd1[17]~189_combout ;
wire \inst|rd1[17]~190_combout ;
wire \inst|rd1[17]~191_combout ;
wire \inst|rd1[17]~192_combout ;
wire \inst|rd1[17]~193_combout ;
wire \inst|rd1[17]~194_combout ;
wire \inst|rd1[17]~195_combout ;
wire \inst|rd1[17]~196_combout ;
wire \inst|rd1[17]~197_combout ;
wire \inst|rd1[17]~198_combout ;
wire \inst|rd1[17]~199_combout ;
wire \inst3|o[17]~11_combout ;
wire \inst3|o[17]~12_combout ;
wire \inst2|LessThan0~26_combout ;
wire \inst4|Selector14~0_combout ;
wire \inst|regs[20][16]~q ;
wire \inst|regs[24][16]~q ;
wire \inst|regs[28][16]~q ;
wire \inst|rd2[16]~180_combout ;
wire \inst|regs[17][16]~q ;
wire \inst|regs[21][16]~q ;
wire \inst|regs[25][16]~q ;
wire \inst|regs[29][16]~q ;
wire \inst|rd2[16]~181_combout ;
wire \inst|regs[18][16]~q ;
wire \inst|regs[22][16]~q ;
wire \inst|regs[26][16]~q ;
wire \inst|regs[30][16]~q ;
wire \inst|rd2[16]~182_combout ;
wire \inst|regs[19][16]~q ;
wire \inst|regs[23][16]~q ;
wire \inst|regs[27][16]~q ;
wire \inst|regs[31][16]~q ;
wire \inst|rd2[16]~183_combout ;
wire \inst|rd2[16]~184_combout ;
wire \inst|regs[12][16]~q ;
wire \inst|regs[13][16]~q ;
wire \inst|regs[14][16]~q ;
wire \inst|regs[15][16]~q ;
wire \inst|rd2[16]~185_combout ;
wire \inst|regs[4][16]~q ;
wire \inst|regs[5][16]~q ;
wire \inst|regs[6][16]~q ;
wire \inst|regs[7][16]~q ;
wire \inst|rd2[16]~186_combout ;
wire \inst|regs[1][16]~q ;
wire \inst|regs[2][16]~1_combout ;
wire \inst|regs[2][16]~q ;
wire \inst|regs[3][16]~q ;
wire \inst|rd2[16]~187_combout ;
wire \inst|rd2[16]~188_combout ;
wire \inst|regs[8][16]~q ;
wire \inst|regs[9][16]~q ;
wire \inst|regs[10][16]~q ;
wire \inst|regs[11][16]~q ;
wire \inst|rd2[16]~189_combout ;
wire \inst|rd2[16]~190_combout ;
wire \inst15|o[16]~16_combout ;
wire \inst|regs[16][16]~q ;
wire \inst|rd1[16]~200_combout ;
wire \inst|rd1[16]~201_combout ;
wire \inst|rd1[16]~202_combout ;
wire \inst|rd1[16]~203_combout ;
wire \inst|rd1[16]~204_combout ;
wire \inst|rd1[16]~205_combout ;
wire \inst|rd1[16]~206_combout ;
wire \inst|rd1[16]~207_combout ;
wire \inst|rd1[16]~208_combout ;
wire \inst|rd1[16]~209_combout ;
wire \inst|rd1[16]~210_combout ;
wire \inst2|LessThan0~27_combout ;
wire \inst4|Selector15~0_combout ;
wire \inst|regs[20][15]~q ;
wire \inst|regs[24][15]~q ;
wire \inst|regs[28][15]~q ;
wire \inst|rd2[15]~191_combout ;
wire \inst|regs[17][15]~q ;
wire \inst|regs[21][15]~q ;
wire \inst|regs[25][15]~q ;
wire \inst|regs[29][15]~q ;
wire \inst|rd2[15]~192_combout ;
wire \inst|regs[18][15]~q ;
wire \inst|regs[22][15]~q ;
wire \inst|regs[26][15]~q ;
wire \inst|regs[30][15]~q ;
wire \inst|rd2[15]~193_combout ;
wire \inst|regs[19][15]~q ;
wire \inst|regs[23][15]~q ;
wire \inst|regs[27][15]~q ;
wire \inst|regs[31][15]~q ;
wire \inst|rd2[15]~194_combout ;
wire \inst|rd2[15]~195_combout ;
wire \inst|regs[12][15]~q ;
wire \inst|regs[13][15]~q ;
wire \inst|regs[14][15]~q ;
wire \inst|regs[15][15]~q ;
wire \inst|rd2[15]~196_combout ;
wire \inst|regs[4][15]~q ;
wire \inst|regs[5][15]~q ;
wire \inst|regs[6][15]~q ;
wire \inst|regs[7][15]~q ;
wire \inst|rd2[15]~197_combout ;
wire \inst|regs[1][15]~q ;
wire \inst|regs[2][15]~q ;
wire \inst|regs[3][15]~q ;
wire \inst|rd2[15]~198_combout ;
wire \inst|rd2[15]~199_combout ;
wire \inst|regs[8][15]~q ;
wire \inst|regs[9][15]~q ;
wire \inst|regs[10][15]~q ;
wire \inst|regs[11][15]~q ;
wire \inst|rd2[15]~200_combout ;
wire \inst|rd2[15]~201_combout ;
wire \inst15|o[15]~17_combout ;
wire \inst|regs[16][15]~q ;
wire \inst|rd1[15]~211_combout ;
wire \inst|rd1[15]~212_combout ;
wire \inst|rd1[15]~213_combout ;
wire \inst|rd1[15]~214_combout ;
wire \inst|rd1[15]~215_combout ;
wire \inst|rd1[15]~216_combout ;
wire \inst|rd1[15]~217_combout ;
wire \inst|rd1[15]~218_combout ;
wire \inst|rd1[15]~219_combout ;
wire \inst|rd1[15]~220_combout ;
wire \inst|rd1[15]~221_combout ;
wire \inst2|LessThan0~28_combout ;
wire \inst2|LessThan0~29_combout ;
wire \inst2|LessThan0~30_combout ;
wire \inst2|LessThan0~31_combout ;
wire \inst2|LessThan0~32_combout ;
wire \inst2|LessThan0~33_combout ;
wire \inst4|Selector1~1_combout ;
wire \inst4|Selector7~0_combout ;
wire \inst4|Selector9~0_combout ;
wire \inst|regs[20][21]~q ;
wire \inst|regs[24][21]~q ;
wire \inst|regs[28][21]~q ;
wire \inst|rd2[21]~202_combout ;
wire \inst|regs[17][21]~q ;
wire \inst|regs[21][21]~q ;
wire \inst|regs[25][21]~q ;
wire \inst|regs[29][21]~q ;
wire \inst|rd2[21]~203_combout ;
wire \inst|regs[18][21]~q ;
wire \inst|regs[22][21]~q ;
wire \inst|regs[26][21]~q ;
wire \inst|regs[30][21]~q ;
wire \inst|rd2[21]~204_combout ;
wire \inst|regs[19][21]~q ;
wire \inst|regs[23][21]~q ;
wire \inst|regs[27][21]~q ;
wire \inst|regs[31][21]~q ;
wire \inst|rd2[21]~205_combout ;
wire \inst|rd2[21]~206_combout ;
wire \inst|regs[12][21]~q ;
wire \inst|regs[13][21]~q ;
wire \inst|regs[14][21]~q ;
wire \inst|regs[15][21]~q ;
wire \inst|rd2[21]~207_combout ;
wire \inst|regs[4][21]~q ;
wire \inst|regs[5][21]~q ;
wire \inst|regs[6][21]~q ;
wire \inst|regs[7][21]~q ;
wire \inst|rd2[21]~208_combout ;
wire \inst|regs[1][21]~q ;
wire \inst|regs[2][21]~q ;
wire \inst|regs[3][21]~q ;
wire \inst|rd2[21]~209_combout ;
wire \inst|rd2[21]~210_combout ;
wire \inst|regs[11][21]~q ;
wire \inst|regs[10][21]~q ;
wire \inst|regs[9][21]~q ;
wire \inst|regs[8][21]~q ;
wire \inst|rd2[21]~363_combout ;
wire \inst|rd2[21]~327_combout ;
wire \inst15|o[21]~11_combout ;
wire \inst|regs[16][21]~q ;
wire \inst|rd1[21]~222_combout ;
wire \inst|rd1[21]~223_combout ;
wire \inst|rd1[21]~224_combout ;
wire \inst|rd1[21]~225_combout ;
wire \inst|rd1[21]~226_combout ;
wire \inst|rd1[21]~227_combout ;
wire \inst|rd1[21]~228_combout ;
wire \inst|rd1[21]~229_combout ;
wire \inst|rd1[21]~230_combout ;
wire \inst|rd1[21]~231_combout ;
wire \inst|rd1[21]~232_combout ;
wire \inst4|Selector10~1_combout ;
wire \inst|regs[20][20]~q ;
wire \inst|regs[24][20]~q ;
wire \inst|regs[28][20]~q ;
wire \inst|rd2[20]~211_combout ;
wire \inst|regs[17][20]~q ;
wire \inst|regs[21][20]~q ;
wire \inst|regs[25][20]~q ;
wire \inst|regs[29][20]~q ;
wire \inst|rd2[20]~212_combout ;
wire \inst|regs[18][20]~q ;
wire \inst|regs[22][20]~q ;
wire \inst|regs[26][20]~q ;
wire \inst|regs[30][20]~q ;
wire \inst|rd2[20]~213_combout ;
wire \inst|regs[19][20]~q ;
wire \inst|regs[23][20]~q ;
wire \inst|regs[27][20]~q ;
wire \inst|regs[31][20]~q ;
wire \inst|rd2[20]~214_combout ;
wire \inst|rd2[20]~215_combout ;
wire \inst|regs[12][20]~q ;
wire \inst|regs[13][20]~q ;
wire \inst|regs[14][20]~q ;
wire \inst|regs[15][20]~q ;
wire \inst|rd2[20]~216_combout ;
wire \inst|regs[4][20]~q ;
wire \inst|regs[5][20]~q ;
wire \inst|regs[6][20]~q ;
wire \inst|regs[7][20]~q ;
wire \inst|rd2[20]~217_combout ;
wire \inst|regs[1][20]~q ;
wire \inst|regs[2][20]~q ;
wire \inst|regs[3][20]~q ;
wire \inst|rd2[20]~218_combout ;
wire \inst|rd2[20]~219_combout ;
wire \inst|regs[11][20]~q ;
wire \inst|regs[10][20]~q ;
wire \inst|regs[9][20]~q ;
wire \inst|regs[8][20]~q ;
wire \inst|rd2[20]~359_combout ;
wire \inst|rd2[20]~328_combout ;
wire \inst15|o[20]~12_combout ;
wire \inst|regs[16][20]~q ;
wire \inst|rd1[20]~233_combout ;
wire \inst|rd1[20]~234_combout ;
wire \inst|rd1[20]~235_combout ;
wire \inst|rd1[20]~236_combout ;
wire \inst|rd1[20]~237_combout ;
wire \inst|rd1[20]~238_combout ;
wire \inst|rd1[20]~239_combout ;
wire \inst|rd1[20]~240_combout ;
wire \inst|rd1[20]~241_combout ;
wire \inst|rd1[20]~242_combout ;
wire \inst|rd1[20]~243_combout ;
wire \inst4|Selector11~3_combout ;
wire \inst|regs[20][19]~q ;
wire \inst|regs[24][19]~q ;
wire \inst|regs[28][19]~q ;
wire \inst|rd2[19]~220_combout ;
wire \inst|regs[17][19]~q ;
wire \inst|regs[21][19]~q ;
wire \inst|regs[25][19]~q ;
wire \inst|regs[29][19]~q ;
wire \inst|rd2[19]~221_combout ;
wire \inst|regs[18][19]~q ;
wire \inst|regs[22][19]~q ;
wire \inst|regs[26][19]~q ;
wire \inst|regs[30][19]~q ;
wire \inst|rd2[19]~222_combout ;
wire \inst|regs[19][19]~q ;
wire \inst|regs[23][19]~q ;
wire \inst|regs[27][19]~q ;
wire \inst|regs[31][19]~q ;
wire \inst|rd2[19]~223_combout ;
wire \inst|rd2[19]~224_combout ;
wire \inst|regs[12][19]~q ;
wire \inst|regs[13][19]~q ;
wire \inst|regs[14][19]~q ;
wire \inst|regs[15][19]~q ;
wire \inst|rd2[19]~225_combout ;
wire \inst|regs[4][19]~q ;
wire \inst|regs[5][19]~q ;
wire \inst|regs[6][19]~q ;
wire \inst|regs[7][19]~q ;
wire \inst|rd2[19]~226_combout ;
wire \inst|regs[1][19]~q ;
wire \inst|regs[2][19]~q ;
wire \inst|regs[3][19]~q ;
wire \inst|rd2[19]~227_combout ;
wire \inst|rd2[19]~228_combout ;
wire \inst|regs[11][19]~q ;
wire \inst|regs[10][19]~q ;
wire \inst|regs[9][19]~q ;
wire \inst|regs[8][19]~q ;
wire \inst|rd2[19]~355_combout ;
wire \inst|rd2[19]~329_combout ;
wire \inst15|o[19]~13_combout ;
wire \inst|regs[16][19]~q ;
wire \inst|rd1[19]~244_combout ;
wire \inst|rd1[19]~245_combout ;
wire \inst|rd1[19]~246_combout ;
wire \inst|rd1[19]~247_combout ;
wire \inst|rd1[19]~248_combout ;
wire \inst|rd1[19]~249_combout ;
wire \inst|rd1[19]~250_combout ;
wire \inst|rd1[19]~251_combout ;
wire \inst|rd1[19]~252_combout ;
wire \inst|rd1[19]~253_combout ;
wire \inst|rd1[19]~254_combout ;
wire \inst3|o[21]~13_combout ;
wire \inst3|o[20]~14_combout ;
wire \inst3|o[19]~15_combout ;
wire \inst2|LessThan0~34_combout ;
wire \inst2|LessThan0~35_combout ;
wire \inst2|LessThan0~36_combout ;
wire \inst4|Selector5~0_combout ;
wire \inst|regs[20][25]~q ;
wire \inst|regs[24][25]~q ;
wire \inst|regs[28][25]~q ;
wire \inst|rd2[25]~229_combout ;
wire \inst|regs[17][25]~q ;
wire \inst|regs[21][25]~q ;
wire \inst|regs[25][25]~q ;
wire \inst|regs[29][25]~q ;
wire \inst|rd2[25]~230_combout ;
wire \inst|regs[18][25]~q ;
wire \inst|regs[22][25]~q ;
wire \inst|regs[26][25]~q ;
wire \inst|regs[30][25]~q ;
wire \inst|rd2[25]~231_combout ;
wire \inst|regs[19][25]~q ;
wire \inst|regs[23][25]~q ;
wire \inst|regs[27][25]~q ;
wire \inst|regs[31][25]~q ;
wire \inst|rd2[25]~232_combout ;
wire \inst|rd2[25]~233_combout ;
wire \inst|regs[12][25]~q ;
wire \inst|regs[13][25]~q ;
wire \inst|regs[14][25]~q ;
wire \inst|regs[15][25]~q ;
wire \inst|rd2[25]~234_combout ;
wire \inst|regs[4][25]~q ;
wire \inst|regs[5][25]~q ;
wire \inst|regs[6][25]~q ;
wire \inst|regs[7][25]~q ;
wire \inst|rd2[25]~235_combout ;
wire \inst|regs[1][25]~q ;
wire \inst|regs[2][25]~q ;
wire \inst|regs[3][25]~q ;
wire \inst|rd2[25]~236_combout ;
wire \inst|rd2[25]~237_combout ;
wire \inst|regs[8][25]~q ;
wire \inst|regs[9][25]~q ;
wire \inst|regs[10][25]~q ;
wire \inst|regs[11][25]~q ;
wire \inst|rd2[25]~238_combout ;
wire \inst|rd2[25]~239_combout ;
wire \inst15|o[25]~7_combout ;
wire \inst|regs[16][25]~q ;
wire \inst|rd1[25]~255_combout ;
wire \inst|rd1[25]~256_combout ;
wire \inst|rd1[25]~257_combout ;
wire \inst|rd1[25]~258_combout ;
wire \inst|rd1[25]~259_combout ;
wire \inst|rd1[25]~260_combout ;
wire \inst|rd1[25]~261_combout ;
wire \inst|rd1[25]~262_combout ;
wire \inst|rd1[25]~263_combout ;
wire \inst|rd1[25]~264_combout ;
wire \inst|rd1[25]~265_combout ;
wire \inst2|LessThan0~37_combout ;
wire \inst4|Selector6~0_combout ;
wire \inst|regs[20][24]~q ;
wire \inst|regs[24][24]~q ;
wire \inst|regs[28][24]~q ;
wire \inst|rd2[24]~240_combout ;
wire \inst|regs[17][24]~q ;
wire \inst|regs[21][24]~q ;
wire \inst|regs[25][24]~q ;
wire \inst|regs[29][24]~q ;
wire \inst|rd2[24]~241_combout ;
wire \inst|regs[18][24]~q ;
wire \inst|regs[22][24]~q ;
wire \inst|regs[26][24]~q ;
wire \inst|regs[30][24]~q ;
wire \inst|rd2[24]~242_combout ;
wire \inst|regs[19][24]~q ;
wire \inst|regs[23][24]~q ;
wire \inst|regs[27][24]~q ;
wire \inst|regs[31][24]~q ;
wire \inst|rd2[24]~243_combout ;
wire \inst|rd2[24]~244_combout ;
wire \inst|regs[12][24]~q ;
wire \inst|regs[13][24]~q ;
wire \inst|regs[14][24]~q ;
wire \inst|regs[15][24]~q ;
wire \inst|rd2[24]~245_combout ;
wire \inst|regs[4][24]~q ;
wire \inst|regs[5][24]~q ;
wire \inst|regs[6][24]~q ;
wire \inst|regs[7][24]~q ;
wire \inst|rd2[24]~246_combout ;
wire \inst|regs[1][24]~q ;
wire \inst|regs[2][24]~q ;
wire \inst|regs[3][24]~q ;
wire \inst|rd2[24]~247_combout ;
wire \inst|rd2[24]~248_combout ;
wire \inst|regs[11][24]~q ;
wire \inst|regs[10][24]~q ;
wire \inst|regs[9][24]~q ;
wire \inst|regs[8][24]~q ;
wire \inst|rd2[24]~351_combout ;
wire \inst|rd2[24]~326_combout ;
wire \inst15|o[24]~8_combout ;
wire \inst|regs[16][24]~q ;
wire \inst|rd1[24]~266_combout ;
wire \inst|rd1[24]~267_combout ;
wire \inst|rd1[24]~268_combout ;
wire \inst|rd1[24]~269_combout ;
wire \inst|rd1[24]~270_combout ;
wire \inst|rd1[24]~271_combout ;
wire \inst|rd1[24]~272_combout ;
wire \inst|rd1[24]~273_combout ;
wire \inst|rd1[24]~274_combout ;
wire \inst|rd1[24]~275_combout ;
wire \inst|rd1[24]~276_combout ;
wire \inst3|o[24]~16_combout ;
wire \inst2|LessThan0~38_combout ;
wire \inst4|Selector7~1_combout ;
wire \inst|regs[20][23]~q ;
wire \inst|regs[24][23]~q ;
wire \inst|regs[28][23]~q ;
wire \inst|rd2[23]~249_combout ;
wire \inst|regs[17][23]~q ;
wire \inst|regs[21][23]~q ;
wire \inst|regs[25][23]~q ;
wire \inst|regs[29][23]~q ;
wire \inst|rd2[23]~250_combout ;
wire \inst|regs[18][23]~q ;
wire \inst|regs[22][23]~q ;
wire \inst|regs[26][23]~q ;
wire \inst|regs[30][23]~q ;
wire \inst|rd2[23]~251_combout ;
wire \inst|regs[19][23]~q ;
wire \inst|regs[23][23]~q ;
wire \inst|regs[27][23]~q ;
wire \inst|regs[31][23]~q ;
wire \inst|rd2[23]~252_combout ;
wire \inst|rd2[23]~253_combout ;
wire \inst|regs[12][23]~q ;
wire \inst|regs[13][23]~q ;
wire \inst|regs[14][23]~q ;
wire \inst|regs[15][23]~q ;
wire \inst|rd2[23]~254_combout ;
wire \inst|regs[4][23]~q ;
wire \inst|regs[5][23]~q ;
wire \inst|regs[6][23]~q ;
wire \inst|regs[7][23]~q ;
wire \inst|rd2[23]~255_combout ;
wire \inst|regs[1][23]~q ;
wire \inst|regs[2][23]~q ;
wire \inst|regs[3][23]~q ;
wire \inst|rd2[23]~256_combout ;
wire \inst|rd2[23]~257_combout ;
wire \inst|regs[8][23]~q ;
wire \inst|regs[9][23]~q ;
wire \inst|regs[10][23]~q ;
wire \inst|regs[11][23]~q ;
wire \inst|rd2[23]~258_combout ;
wire \inst|rd2[23]~259_combout ;
wire \inst15|o[23]~9_combout ;
wire \inst|regs[16][23]~q ;
wire \inst|rd1[23]~277_combout ;
wire \inst|rd1[23]~278_combout ;
wire \inst|rd1[23]~279_combout ;
wire \inst|rd1[23]~280_combout ;
wire \inst|rd1[23]~281_combout ;
wire \inst|rd1[23]~282_combout ;
wire \inst|rd1[23]~283_combout ;
wire \inst|rd1[23]~284_combout ;
wire \inst|rd1[23]~285_combout ;
wire \inst|rd1[23]~286_combout ;
wire \inst|rd1[23]~287_combout ;
wire \inst2|LessThan0~39_combout ;
wire \inst4|Selector8~0_combout ;
wire \inst|regs[20][22]~q ;
wire \inst|regs[24][22]~q ;
wire \inst|regs[28][22]~q ;
wire \inst|rd2[22]~260_combout ;
wire \inst|regs[17][22]~q ;
wire \inst|regs[21][22]~q ;
wire \inst|regs[25][22]~q ;
wire \inst|regs[29][22]~q ;
wire \inst|rd2[22]~261_combout ;
wire \inst|regs[18][22]~q ;
wire \inst|regs[22][22]~q ;
wire \inst|regs[26][22]~q ;
wire \inst|regs[30][22]~q ;
wire \inst|rd2[22]~262_combout ;
wire \inst|regs[19][22]~q ;
wire \inst|regs[23][22]~q ;
wire \inst|regs[27][22]~q ;
wire \inst|regs[31][22]~q ;
wire \inst|rd2[22]~263_combout ;
wire \inst|rd2[22]~264_combout ;
wire \inst|regs[12][22]~q ;
wire \inst|regs[13][22]~q ;
wire \inst|regs[14][22]~q ;
wire \inst|regs[15][22]~q ;
wire \inst|rd2[22]~265_combout ;
wire \inst|regs[4][22]~q ;
wire \inst|regs[5][22]~q ;
wire \inst|regs[6][22]~q ;
wire \inst|regs[7][22]~q ;
wire \inst|rd2[22]~266_combout ;
wire \inst|regs[1][22]~q ;
wire \inst|regs[2][22]~q ;
wire \inst|regs[3][22]~q ;
wire \inst|rd2[22]~267_combout ;
wire \inst|rd2[22]~268_combout ;
wire \inst|regs[8][22]~q ;
wire \inst|regs[9][22]~q ;
wire \inst|regs[10][22]~q ;
wire \inst|regs[11][22]~q ;
wire \inst|rd2[22]~269_combout ;
wire \inst|rd2[22]~270_combout ;
wire \inst15|o[22]~10_combout ;
wire \inst|regs[16][22]~q ;
wire \inst|rd1[22]~288_combout ;
wire \inst|rd1[22]~289_combout ;
wire \inst|rd1[22]~290_combout ;
wire \inst|rd1[22]~291_combout ;
wire \inst|rd1[22]~292_combout ;
wire \inst|rd1[22]~293_combout ;
wire \inst|rd1[22]~294_combout ;
wire \inst|rd1[22]~295_combout ;
wire \inst|rd1[22]~296_combout ;
wire \inst|rd1[22]~297_combout ;
wire \inst|rd1[22]~298_combout ;
wire \inst2|LessThan0~40_combout ;
wire \inst2|LessThan0~41_combout ;
wire \inst2|LessThan0~42_combout ;
wire \inst2|LessThan0~43_combout ;
wire \inst2|LessThan0~44_combout ;
wire \inst2|LessThan0~45_combout ;
wire \inst4|Selector2~0_combout ;
wire \inst|regs[20][28]~q ;
wire \inst|regs[24][28]~q ;
wire \inst|regs[28][28]~q ;
wire \inst|rd2[28]~271_combout ;
wire \inst|regs[17][28]~q ;
wire \inst|regs[21][28]~q ;
wire \inst|regs[25][28]~q ;
wire \inst|regs[29][28]~q ;
wire \inst|rd2[28]~272_combout ;
wire \inst|regs[18][28]~q ;
wire \inst|regs[22][28]~q ;
wire \inst|regs[26][28]~q ;
wire \inst|regs[30][28]~q ;
wire \inst|rd2[28]~273_combout ;
wire \inst|regs[19][28]~q ;
wire \inst|regs[23][28]~q ;
wire \inst|regs[27][28]~q ;
wire \inst|regs[31][28]~q ;
wire \inst|rd2[28]~274_combout ;
wire \inst|rd2[28]~275_combout ;
wire \inst|regs[12][28]~q ;
wire \inst|regs[13][28]~q ;
wire \inst|regs[14][28]~q ;
wire \inst|regs[15][28]~q ;
wire \inst|rd2[28]~276_combout ;
wire \inst|regs[4][28]~q ;
wire \inst|regs[5][28]~q ;
wire \inst|regs[6][28]~q ;
wire \inst|regs[7][28]~q ;
wire \inst|rd2[28]~277_combout ;
wire \inst|regs[1][28]~q ;
wire \inst|regs[2][28]~0_combout ;
wire \inst|regs[2][28]~q ;
wire \inst|regs[3][28]~q ;
wire \inst|rd2[28]~278_combout ;
wire \inst|rd2[28]~279_combout ;
wire \inst|regs[8][28]~q ;
wire \inst|regs[9][28]~q ;
wire \inst|regs[10][28]~q ;
wire \inst|regs[11][28]~q ;
wire \inst|rd2[28]~280_combout ;
wire \inst|rd2[28]~281_combout ;
wire \inst15|o[28]~4_combout ;
wire \inst|regs[16][28]~q ;
wire \inst|rd1[28]~299_combout ;
wire \inst|rd1[28]~300_combout ;
wire \inst|rd1[28]~301_combout ;
wire \inst|rd1[28]~302_combout ;
wire \inst|rd1[28]~303_combout ;
wire \inst|rd1[28]~304_combout ;
wire \inst|rd1[28]~305_combout ;
wire \inst|rd1[28]~306_combout ;
wire \inst|rd1[28]~307_combout ;
wire \inst|rd1[28]~308_combout ;
wire \inst|rd1[28]~309_combout ;
wire \inst4|Selector3~0_combout ;
wire \inst|regs[20][27]~q ;
wire \inst|regs[24][27]~q ;
wire \inst|regs[28][27]~q ;
wire \inst|rd2[27]~282_combout ;
wire \inst|regs[17][27]~q ;
wire \inst|regs[21][27]~q ;
wire \inst|regs[25][27]~q ;
wire \inst|regs[29][27]~q ;
wire \inst|rd2[27]~283_combout ;
wire \inst|regs[18][27]~q ;
wire \inst|regs[22][27]~q ;
wire \inst|regs[26][27]~q ;
wire \inst|regs[30][27]~q ;
wire \inst|rd2[27]~284_combout ;
wire \inst|regs[19][27]~q ;
wire \inst|regs[23][27]~q ;
wire \inst|regs[27][27]~q ;
wire \inst|regs[31][27]~q ;
wire \inst|rd2[27]~285_combout ;
wire \inst|rd2[27]~286_combout ;
wire \inst|regs[12][27]~q ;
wire \inst|regs[13][27]~q ;
wire \inst|regs[14][27]~q ;
wire \inst|regs[15][27]~q ;
wire \inst|rd2[27]~287_combout ;
wire \inst|regs[4][27]~q ;
wire \inst|regs[5][27]~q ;
wire \inst|regs[6][27]~q ;
wire \inst|regs[7][27]~q ;
wire \inst|rd2[27]~288_combout ;
wire \inst|regs[1][27]~q ;
wire \inst|regs[2][27]~q ;
wire \inst|regs[3][27]~q ;
wire \inst|rd2[27]~289_combout ;
wire \inst|rd2[27]~290_combout ;
wire \inst|regs[8][27]~q ;
wire \inst|regs[9][27]~q ;
wire \inst|regs[10][27]~q ;
wire \inst|regs[11][27]~q ;
wire \inst|rd2[27]~291_combout ;
wire \inst|rd2[27]~292_combout ;
wire \inst15|o[27]~5_combout ;
wire \inst|regs[16][27]~q ;
wire \inst|rd1[27]~310_combout ;
wire \inst|rd1[27]~311_combout ;
wire \inst|rd1[27]~312_combout ;
wire \inst|rd1[27]~313_combout ;
wire \inst|rd1[27]~314_combout ;
wire \inst|rd1[27]~315_combout ;
wire \inst|rd1[27]~316_combout ;
wire \inst|rd1[27]~317_combout ;
wire \inst|rd1[27]~318_combout ;
wire \inst|rd1[27]~319_combout ;
wire \inst|rd1[27]~320_combout ;
wire \inst3|o[28]~17_combout ;
wire \inst3|o[27]~18_combout ;
wire \inst4|Selector4~0_combout ;
wire \inst|regs[20][26]~q ;
wire \inst|regs[24][26]~q ;
wire \inst|regs[28][26]~q ;
wire \inst|rd2[26]~293_combout ;
wire \inst|regs[17][26]~q ;
wire \inst|regs[21][26]~q ;
wire \inst|regs[25][26]~q ;
wire \inst|regs[29][26]~q ;
wire \inst|rd2[26]~294_combout ;
wire \inst|regs[18][26]~q ;
wire \inst|regs[22][26]~q ;
wire \inst|regs[26][26]~q ;
wire \inst|regs[30][26]~q ;
wire \inst|rd2[26]~295_combout ;
wire \inst|regs[19][26]~q ;
wire \inst|regs[23][26]~q ;
wire \inst|regs[27][26]~q ;
wire \inst|regs[31][26]~q ;
wire \inst|rd2[26]~296_combout ;
wire \inst|rd2[26]~297_combout ;
wire \inst|regs[12][26]~q ;
wire \inst|regs[13][26]~q ;
wire \inst|regs[14][26]~q ;
wire \inst|regs[15][26]~q ;
wire \inst|rd2[26]~298_combout ;
wire \inst|regs[4][26]~q ;
wire \inst|regs[5][26]~q ;
wire \inst|regs[6][26]~q ;
wire \inst|regs[7][26]~q ;
wire \inst|rd2[26]~299_combout ;
wire \inst|regs[1][26]~q ;
wire \inst|regs[2][26]~q ;
wire \inst|regs[3][26]~q ;
wire \inst|rd2[26]~300_combout ;
wire \inst|rd2[26]~301_combout ;
wire \inst|regs[8][26]~q ;
wire \inst|regs[9][26]~q ;
wire \inst|regs[10][26]~q ;
wire \inst|regs[11][26]~q ;
wire \inst|rd2[26]~302_combout ;
wire \inst|rd2[26]~303_combout ;
wire \inst15|o[26]~6_combout ;
wire \inst|regs[16][26]~q ;
wire \inst|rd1[26]~321_combout ;
wire \inst|rd1[26]~322_combout ;
wire \inst|rd1[26]~323_combout ;
wire \inst|rd1[26]~324_combout ;
wire \inst|rd1[26]~325_combout ;
wire \inst|rd1[26]~326_combout ;
wire \inst|rd1[26]~327_combout ;
wire \inst|rd1[26]~328_combout ;
wire \inst|rd1[26]~329_combout ;
wire \inst|rd1[26]~330_combout ;
wire \inst|rd1[26]~331_combout ;
wire \inst2|LessThan0~46_combout ;
wire \inst2|LessThan0~47_combout ;
wire \inst2|LessThan0~48_combout ;
wire \inst2|LessThan0~49_combout ;
wire \inst4|Selector0~2_combout ;
wire \inst|regs[20][30]~q ;
wire \inst|regs[24][30]~q ;
wire \inst|regs[28][30]~q ;
wire \inst|rd2[30]~315_combout ;
wire \inst|regs[17][30]~q ;
wire \inst|regs[21][30]~q ;
wire \inst|regs[25][30]~q ;
wire \inst|regs[29][30]~q ;
wire \inst|rd2[30]~316_combout ;
wire \inst|regs[18][30]~q ;
wire \inst|regs[22][30]~q ;
wire \inst|regs[26][30]~q ;
wire \inst|regs[30][30]~q ;
wire \inst|rd2[30]~317_combout ;
wire \inst|regs[19][30]~q ;
wire \inst|regs[23][30]~q ;
wire \inst|regs[27][30]~q ;
wire \inst|regs[31][30]~q ;
wire \inst|rd2[30]~318_combout ;
wire \inst|rd2[30]~319_combout ;
wire \inst|regs[12][30]~q ;
wire \inst|regs[13][30]~q ;
wire \inst|regs[14][30]~q ;
wire \inst|regs[15][30]~q ;
wire \inst|rd2[30]~320_combout ;
wire \inst|regs[4][30]~q ;
wire \inst|regs[5][30]~q ;
wire \inst|regs[6][30]~q ;
wire \inst|regs[7][30]~q ;
wire \inst|rd2[30]~321_combout ;
wire \inst|regs[1][30]~q ;
wire \inst|regs[2][30]~q ;
wire \inst|regs[3][30]~q ;
wire \inst|rd2[30]~322_combout ;
wire \inst|rd2[30]~323_combout ;
wire \inst|regs[8][30]~q ;
wire \inst|regs[9][30]~q ;
wire \inst|regs[10][30]~q ;
wire \inst|regs[11][30]~q ;
wire \inst|rd2[30]~324_combout ;
wire \inst|rd2[30]~325_combout ;
wire \inst15|o[30]~2_combout ;
wire \inst|regs[16][30]~q ;
wire \inst|rd1[30]~343_combout ;
wire \inst|rd1[30]~344_combout ;
wire \inst|rd1[30]~345_combout ;
wire \inst|rd1[30]~346_combout ;
wire \inst|rd1[30]~347_combout ;
wire \inst|rd1[30]~348_combout ;
wire \inst|rd1[30]~349_combout ;
wire \inst|rd1[30]~350_combout ;
wire \inst|rd1[30]~351_combout ;
wire \inst|rd1[30]~352_combout ;
wire \inst|rd1[30]~353_combout ;
wire \inst3|o[30]~19_combout ;
wire \inst2|LessThan0~50_combout ;
wire \inst2|LessThan0~51_combout ;
wire \inst2|LessThan0~52_combout ;
wire \inst2|Add0~37_sumout ;
wire \inst2|Add1~37_sumout ;
wire \inst2|Selector31~2_combout ;
wire \inst2|Selector31~0_combout ;
wire \inst2|Selector31~1_combout ;
wire \inst15|o[29]~3_combout ;
wire \inst|regs[16][29]~q ;
wire \inst|rd1[29]~332_combout ;
wire \inst|rd1[29]~333_combout ;
wire \inst|rd1[29]~334_combout ;
wire \inst|rd1[29]~335_combout ;
wire \inst|rd1[29]~336_combout ;
wire \inst|rd1[29]~337_combout ;
wire \inst|rd1[29]~338_combout ;
wire \inst|rd1[29]~339_combout ;
wire \inst|rd1[29]~340_combout ;
wire \inst|rd1[29]~341_combout ;
wire \inst|rd1[29]~342_combout ;
wire \inst2|Add1~2 ;
wire \inst2|Add1~126 ;
wire \inst2|Add1~122 ;
wire \inst2|Add1~118 ;
wire \inst2|Add1~114 ;
wire \inst2|Add1~78 ;
wire \inst2|Add1~110 ;
wire \inst2|Add1~74 ;
wire \inst2|Add1~70 ;
wire \inst2|Add1~66 ;
wire \inst2|Add1~62 ;
wire \inst2|Add1~106 ;
wire \inst2|Add1~102 ;
wire \inst2|Add1~98 ;
wire \inst2|Add1~94 ;
wire \inst2|Add1~58 ;
wire \inst2|Add1~90 ;
wire \inst2|Add1~54 ;
wire \inst2|Add1~50 ;
wire \inst2|Add1~46 ;
wire \inst2|Add1~41_sumout ;
wire \inst2|Add1~45_sumout ;
wire \inst2|Add1~49_sumout ;
wire \inst2|Add1~53_sumout ;
wire \inst2|Add1~57_sumout ;
wire \inst2|Add1~61_sumout ;
wire \inst2|Add1~77_sumout ;
wire \inst9~6_combout ;
wire \inst2|Add1~65_sumout ;
wire \inst2|Add1~69_sumout ;
wire \inst2|Add1~73_sumout ;
wire \inst9~7_combout ;
wire \inst9~0_combout ;
wire \inst2|Add1~42 ;
wire \inst2|Add1~86 ;
wire \inst2|Add1~81_sumout ;
wire \inst2|Add1~85_sumout ;
wire \inst2|Add1~89_sumout ;
wire \inst2|Add1~93_sumout ;
wire \inst2|Add1~97_sumout ;
wire \inst2|Add1~101_sumout ;
wire \inst9~1_combout ;
wire \inst9~2_combout ;
wire \inst2|Add1~105_sumout ;
wire \inst2|Add1~109_sumout ;
wire \inst2|Add1~113_sumout ;
wire \inst2|Add1~117_sumout ;
wire \inst2|Add1~121_sumout ;
wire \inst2|Add1~125_sumout ;
wire \inst9~5_combout ;
wire \inst9~3_combout ;
wire \inst9~4_combout ;
wire \inst5|Add0~90 ;
wire \inst5|Add0~85_sumout ;
wire \inst5|Add0~86 ;
wire \inst5|Add0~81_sumout ;
wire \inst5|Add0~82 ;
wire \inst5|Add0~77_sumout ;
wire \inst5|Add0~78 ;
wire \inst5|Add0~73_sumout ;
wire \inst5|Add0~74 ;
wire \inst5|Add0~69_sumout ;
wire \inst5|Add0~70 ;
wire \inst5|Add0~65_sumout ;
wire \inst5|Add0~66 ;
wire \inst5|Add0~61_sumout ;
wire \inst5|Add0~62 ;
wire \inst5|Add0~57_sumout ;
wire \inst5|Add0~58 ;
wire \inst5|Add0~53_sumout ;
wire \inst5|Add0~54 ;
wire \inst5|Add0~49_sumout ;
wire \inst5|Add0~50 ;
wire \inst5|Add0~45_sumout ;
wire \inst5|Add0~46 ;
wire \inst5|Add0~41_sumout ;
wire \inst5|Add0~42 ;
wire \inst5|Add0~37_sumout ;
wire \inst5|Add0~38 ;
wire \inst5|Add0~33_sumout ;
wire \inst5|Add0~34 ;
wire \inst5|Add0~29_sumout ;
wire \inst5|Add0~30 ;
wire \inst5|Add0~25_sumout ;
wire \inst5|Add0~26 ;
wire \inst5|Add0~21_sumout ;
wire \inst5|Add0~22 ;
wire \inst5|Add0~17_sumout ;
wire \inst5|Add0~18 ;
wire \inst5|Add0~13_sumout ;
wire \inst5|Add0~14 ;
wire \inst5|Add0~9_sumout ;
wire \inst5|Add0~10 ;
wire \inst5|Add0~5_sumout ;
wire \inst5|Add0~6 ;
wire \inst5|Add0~1_sumout ;
wire \display_reg[3]~input_o ;
wire \display_reg[0]~input_o ;
wire \display_reg[1]~input_o ;
wire \inst|rdisp[31]~0_combout ;
wire \display_reg[2]~input_o ;
wire \inst|rdisp[31]~1_combout ;
wire \inst|rdisp[31]~2_combout ;
wire \inst|rdisp[31]~3_combout ;
wire \display_reg[4]~input_o ;
wire \inst|rdisp[31]~4_combout ;
wire \inst|rdisp[31]~5_combout ;
wire \inst|rdisp[31]~6_combout ;
wire \inst|rdisp[31]~7_combout ;
wire \inst|rdisp[31]~8_combout ;
wire \inst|rdisp[31]~9_combout ;
wire \inst|rdisp[31]~10_combout ;
wire \inst|rdisp[31]~11_combout ;
wire \inst|rdisp[31]~12_combout ;
wire \inst|rdisp[30]~13_combout ;
wire \inst|rdisp[30]~14_combout ;
wire \inst|rdisp[30]~15_combout ;
wire \inst|rdisp[30]~16_combout ;
wire \inst|rdisp[30]~17_combout ;
wire \inst|rdisp[30]~18_combout ;
wire \inst|rdisp[30]~19_combout ;
wire \inst|rdisp[30]~20_combout ;
wire \inst|rdisp[30]~21_combout ;
wire \inst|rdisp[30]~22_combout ;
wire \inst|rdisp[30]~23_combout ;
wire \inst|rdisp[29]~24_combout ;
wire \inst|rdisp[29]~25_combout ;
wire \inst|rdisp[29]~26_combout ;
wire \inst|rdisp[29]~27_combout ;
wire \inst|rdisp[29]~28_combout ;
wire \inst|rdisp[29]~29_combout ;
wire \inst|rdisp[29]~30_combout ;
wire \inst|rdisp[29]~31_combout ;
wire \inst|rdisp[29]~32_combout ;
wire \inst|rdisp[29]~33_combout ;
wire \inst|rdisp[29]~34_combout ;
wire \inst|rdisp[28]~35_combout ;
wire \inst|rdisp[28]~36_combout ;
wire \inst|rdisp[28]~37_combout ;
wire \inst|rdisp[28]~38_combout ;
wire \inst|rdisp[28]~39_combout ;
wire \inst|rdisp[28]~40_combout ;
wire \inst|rdisp[28]~41_combout ;
wire \inst|rdisp[28]~42_combout ;
wire \inst|rdisp[28]~43_combout ;
wire \inst|rdisp[28]~44_combout ;
wire \inst|rdisp[28]~45_combout ;
wire \inst|rdisp[27]~46_combout ;
wire \inst|rdisp[27]~47_combout ;
wire \inst|rdisp[27]~48_combout ;
wire \inst|rdisp[27]~49_combout ;
wire \inst|rdisp[27]~50_combout ;
wire \inst|rdisp[27]~51_combout ;
wire \inst|rdisp[27]~52_combout ;
wire \inst|rdisp[27]~53_combout ;
wire \inst|rdisp[27]~54_combout ;
wire \inst|rdisp[27]~55_combout ;
wire \inst|rdisp[27]~56_combout ;
wire \inst|rdisp[26]~57_combout ;
wire \inst|rdisp[26]~58_combout ;
wire \inst|rdisp[26]~59_combout ;
wire \inst|rdisp[26]~60_combout ;
wire \inst|rdisp[26]~61_combout ;
wire \inst|rdisp[26]~62_combout ;
wire \inst|rdisp[26]~63_combout ;
wire \inst|rdisp[26]~64_combout ;
wire \inst|rdisp[26]~65_combout ;
wire \inst|rdisp[26]~66_combout ;
wire \inst|rdisp[26]~67_combout ;
wire \inst|rdisp[25]~68_combout ;
wire \inst|rdisp[25]~69_combout ;
wire \inst|rdisp[25]~70_combout ;
wire \inst|rdisp[25]~71_combout ;
wire \inst|rdisp[25]~72_combout ;
wire \inst|rdisp[25]~73_combout ;
wire \inst|rdisp[25]~74_combout ;
wire \inst|rdisp[25]~75_combout ;
wire \inst|rdisp[25]~76_combout ;
wire \inst|rdisp[25]~77_combout ;
wire \inst|rdisp[25]~78_combout ;
wire \inst|rdisp[24]~79_combout ;
wire \inst|rdisp[24]~80_combout ;
wire \inst|rdisp[24]~81_combout ;
wire \inst|rdisp[24]~82_combout ;
wire \inst|rdisp[24]~83_combout ;
wire \inst|rdisp[24]~84_combout ;
wire \inst|rdisp[24]~85_combout ;
wire \inst|rdisp[24]~86_combout ;
wire \inst|rdisp[24]~87_combout ;
wire \inst|rdisp[24]~88_combout ;
wire \inst|rdisp[24]~89_combout ;
wire \inst|rdisp[23]~90_combout ;
wire \inst|rdisp[23]~91_combout ;
wire \inst|rdisp[23]~92_combout ;
wire \inst|rdisp[23]~93_combout ;
wire \inst|rdisp[23]~94_combout ;
wire \inst|rdisp[23]~95_combout ;
wire \inst|rdisp[23]~96_combout ;
wire \inst|rdisp[23]~97_combout ;
wire \inst|rdisp[23]~98_combout ;
wire \inst|rdisp[23]~99_combout ;
wire \inst|rdisp[23]~100_combout ;
wire \inst|rdisp[22]~101_combout ;
wire \inst|rdisp[22]~102_combout ;
wire \inst|rdisp[22]~103_combout ;
wire \inst|rdisp[22]~104_combout ;
wire \inst|rdisp[22]~105_combout ;
wire \inst|rdisp[22]~106_combout ;
wire \inst|rdisp[22]~107_combout ;
wire \inst|rdisp[22]~108_combout ;
wire \inst|rdisp[22]~109_combout ;
wire \inst|rdisp[22]~110_combout ;
wire \inst|rdisp[22]~111_combout ;
wire \inst|rdisp[21]~112_combout ;
wire \inst|rdisp[21]~113_combout ;
wire \inst|rdisp[21]~114_combout ;
wire \inst|rdisp[21]~115_combout ;
wire \inst|rdisp[21]~116_combout ;
wire \inst|rdisp[21]~117_combout ;
wire \inst|rdisp[21]~118_combout ;
wire \inst|rdisp[21]~119_combout ;
wire \inst|rdisp[21]~120_combout ;
wire \inst|rdisp[21]~121_combout ;
wire \inst|rdisp[21]~122_combout ;
wire \inst|rdisp[20]~123_combout ;
wire \inst|rdisp[20]~124_combout ;
wire \inst|rdisp[20]~125_combout ;
wire \inst|rdisp[20]~126_combout ;
wire \inst|rdisp[20]~127_combout ;
wire \inst|rdisp[20]~128_combout ;
wire \inst|rdisp[20]~129_combout ;
wire \inst|rdisp[20]~130_combout ;
wire \inst|rdisp[20]~131_combout ;
wire \inst|rdisp[20]~132_combout ;
wire \inst|rdisp[20]~133_combout ;
wire \inst|rdisp[19]~134_combout ;
wire \inst|rdisp[19]~135_combout ;
wire \inst|rdisp[19]~136_combout ;
wire \inst|rdisp[19]~137_combout ;
wire \inst|rdisp[19]~138_combout ;
wire \inst|rdisp[19]~139_combout ;
wire \inst|rdisp[19]~140_combout ;
wire \inst|rdisp[19]~141_combout ;
wire \inst|rdisp[19]~142_combout ;
wire \inst|rdisp[19]~143_combout ;
wire \inst|rdisp[19]~144_combout ;
wire \inst|rdisp[18]~145_combout ;
wire \inst|rdisp[18]~146_combout ;
wire \inst|rdisp[18]~147_combout ;
wire \inst|rdisp[18]~148_combout ;
wire \inst|rdisp[18]~149_combout ;
wire \inst|rdisp[18]~150_combout ;
wire \inst|rdisp[18]~151_combout ;
wire \inst|rdisp[18]~152_combout ;
wire \inst|rdisp[18]~153_combout ;
wire \inst|rdisp[18]~154_combout ;
wire \inst|rdisp[18]~155_combout ;
wire \inst|rdisp[17]~156_combout ;
wire \inst|rdisp[17]~157_combout ;
wire \inst|rdisp[17]~158_combout ;
wire \inst|rdisp[17]~159_combout ;
wire \inst|rdisp[17]~160_combout ;
wire \inst|rdisp[17]~161_combout ;
wire \inst|rdisp[17]~162_combout ;
wire \inst|rdisp[17]~163_combout ;
wire \inst|rdisp[17]~164_combout ;
wire \inst|rdisp[17]~165_combout ;
wire \inst|rdisp[17]~166_combout ;
wire \inst|rdisp[16]~167_combout ;
wire \inst|rdisp[16]~168_combout ;
wire \inst|rdisp[16]~169_combout ;
wire \inst|rdisp[16]~170_combout ;
wire \inst|rdisp[16]~171_combout ;
wire \inst|rdisp[16]~172_combout ;
wire \inst|rdisp[16]~173_combout ;
wire \inst|rdisp[16]~174_combout ;
wire \inst|rdisp[16]~175_combout ;
wire \inst|rdisp[16]~176_combout ;
wire \inst|rdisp[16]~177_combout ;
wire \inst|rdisp[15]~178_combout ;
wire \inst|rdisp[15]~179_combout ;
wire \inst|rdisp[15]~180_combout ;
wire \inst|rdisp[15]~181_combout ;
wire \inst|rdisp[15]~182_combout ;
wire \inst|rdisp[15]~183_combout ;
wire \inst|rdisp[15]~184_combout ;
wire \inst|rdisp[15]~185_combout ;
wire \inst|rdisp[15]~186_combout ;
wire \inst|rdisp[15]~187_combout ;
wire \inst|rdisp[15]~188_combout ;
wire \inst|rdisp[14]~189_combout ;
wire \inst|rdisp[14]~190_combout ;
wire \inst|rdisp[14]~191_combout ;
wire \inst|rdisp[14]~192_combout ;
wire \inst|rdisp[14]~193_combout ;
wire \inst|rdisp[14]~194_combout ;
wire \inst|rdisp[14]~195_combout ;
wire \inst|rdisp[14]~196_combout ;
wire \inst|rdisp[14]~197_combout ;
wire \inst|rdisp[14]~198_combout ;
wire \inst|rdisp[14]~199_combout ;
wire \inst|rdisp[13]~200_combout ;
wire \inst|rdisp[13]~201_combout ;
wire \inst|rdisp[13]~202_combout ;
wire \inst|rdisp[13]~203_combout ;
wire \inst|rdisp[13]~204_combout ;
wire \inst|rdisp[13]~205_combout ;
wire \inst|rdisp[13]~206_combout ;
wire \inst|rdisp[13]~207_combout ;
wire \inst|rdisp[13]~208_combout ;
wire \inst|rdisp[13]~209_combout ;
wire \inst|rdisp[13]~210_combout ;
wire \inst|rdisp[12]~211_combout ;
wire \inst|rdisp[12]~212_combout ;
wire \inst|rdisp[12]~213_combout ;
wire \inst|rdisp[12]~214_combout ;
wire \inst|rdisp[12]~215_combout ;
wire \inst|rdisp[12]~216_combout ;
wire \inst|rdisp[12]~217_combout ;
wire \inst|rdisp[12]~218_combout ;
wire \inst|rdisp[12]~219_combout ;
wire \inst|rdisp[12]~220_combout ;
wire \inst|rdisp[12]~221_combout ;
wire \inst|rdisp[11]~222_combout ;
wire \inst|rdisp[11]~223_combout ;
wire \inst|rdisp[11]~224_combout ;
wire \inst|rdisp[11]~225_combout ;
wire \inst|rdisp[11]~226_combout ;
wire \inst|rdisp[11]~227_combout ;
wire \inst|rdisp[11]~228_combout ;
wire \inst|rdisp[11]~229_combout ;
wire \inst|rdisp[11]~230_combout ;
wire \inst|rdisp[11]~231_combout ;
wire \inst|rdisp[11]~232_combout ;
wire \inst|rdisp[10]~233_combout ;
wire \inst|rdisp[10]~234_combout ;
wire \inst|rdisp[10]~235_combout ;
wire \inst|rdisp[10]~236_combout ;
wire \inst|rdisp[10]~237_combout ;
wire \inst|rdisp[10]~238_combout ;
wire \inst|rdisp[10]~239_combout ;
wire \inst|rdisp[10]~240_combout ;
wire \inst|rdisp[10]~241_combout ;
wire \inst|rdisp[10]~242_combout ;
wire \inst|rdisp[10]~243_combout ;
wire \inst|rdisp[9]~244_combout ;
wire \inst|rdisp[9]~245_combout ;
wire \inst|rdisp[9]~246_combout ;
wire \inst|rdisp[9]~247_combout ;
wire \inst|rdisp[9]~248_combout ;
wire \inst|rdisp[9]~249_combout ;
wire \inst|rdisp[9]~250_combout ;
wire \inst|rdisp[9]~251_combout ;
wire \inst|rdisp[9]~252_combout ;
wire \inst|rdisp[9]~253_combout ;
wire \inst|rdisp[9]~254_combout ;
wire \inst|rdisp[8]~255_combout ;
wire \inst|rdisp[8]~256_combout ;
wire \inst|rdisp[8]~257_combout ;
wire \inst|rdisp[8]~258_combout ;
wire \inst|rdisp[8]~259_combout ;
wire \inst|rdisp[8]~260_combout ;
wire \inst|rdisp[8]~261_combout ;
wire \inst|rdisp[8]~262_combout ;
wire \inst|rdisp[8]~263_combout ;
wire \inst|rdisp[8]~264_combout ;
wire \inst|rdisp[8]~265_combout ;
wire \inst|rdisp[7]~266_combout ;
wire \inst|rdisp[7]~267_combout ;
wire \inst|rdisp[7]~268_combout ;
wire \inst|rdisp[7]~269_combout ;
wire \inst|rdisp[7]~270_combout ;
wire \inst|rdisp[7]~271_combout ;
wire \inst|rdisp[7]~272_combout ;
wire \inst|rdisp[7]~273_combout ;
wire \inst|rdisp[7]~274_combout ;
wire \inst|rdisp[7]~275_combout ;
wire \inst|rdisp[7]~276_combout ;
wire \inst|rdisp[6]~277_combout ;
wire \inst|rdisp[6]~278_combout ;
wire \inst|rdisp[6]~279_combout ;
wire \inst|rdisp[6]~280_combout ;
wire \inst|rdisp[6]~281_combout ;
wire \inst|rdisp[6]~282_combout ;
wire \inst|rdisp[6]~283_combout ;
wire \inst|rdisp[6]~284_combout ;
wire \inst|rdisp[6]~285_combout ;
wire \inst|rdisp[6]~286_combout ;
wire \inst|rdisp[6]~287_combout ;
wire \inst|rdisp[5]~288_combout ;
wire \inst|rdisp[5]~289_combout ;
wire \inst|rdisp[5]~290_combout ;
wire \inst|rdisp[5]~291_combout ;
wire \inst|rdisp[5]~292_combout ;
wire \inst|rdisp[5]~293_combout ;
wire \inst|rdisp[5]~294_combout ;
wire \inst|rdisp[5]~295_combout ;
wire \inst|rdisp[5]~296_combout ;
wire \inst|rdisp[5]~297_combout ;
wire \inst|rdisp[5]~298_combout ;
wire \inst|rdisp[4]~299_combout ;
wire \inst|rdisp[4]~300_combout ;
wire \inst|rdisp[4]~301_combout ;
wire \inst|rdisp[4]~302_combout ;
wire \inst|rdisp[4]~303_combout ;
wire \inst|rdisp[4]~304_combout ;
wire \inst|rdisp[4]~305_combout ;
wire \inst|rdisp[4]~306_combout ;
wire \inst|rdisp[4]~307_combout ;
wire \inst|rdisp[4]~308_combout ;
wire \inst|rdisp[4]~309_combout ;
wire \inst|rdisp[3]~310_combout ;
wire \inst|rdisp[3]~311_combout ;
wire \inst|rdisp[3]~312_combout ;
wire \inst|rdisp[3]~313_combout ;
wire \inst|rdisp[3]~314_combout ;
wire \inst|rdisp[3]~315_combout ;
wire \inst|rdisp[3]~316_combout ;
wire \inst|rdisp[3]~317_combout ;
wire \inst|rdisp[3]~318_combout ;
wire \inst|rdisp[3]~319_combout ;
wire \inst|rdisp[3]~320_combout ;
wire \inst|rdisp[2]~321_combout ;
wire \inst|rdisp[2]~322_combout ;
wire \inst|rdisp[2]~323_combout ;
wire \inst|rdisp[2]~324_combout ;
wire \inst|rdisp[2]~325_combout ;
wire \inst|rdisp[2]~326_combout ;
wire \inst|rdisp[2]~327_combout ;
wire \inst|rdisp[2]~328_combout ;
wire \inst|rdisp[2]~329_combout ;
wire \inst|rdisp[2]~330_combout ;
wire \inst|rdisp[2]~331_combout ;
wire \inst|rdisp[1]~332_combout ;
wire \inst|rdisp[1]~333_combout ;
wire \inst|rdisp[1]~334_combout ;
wire \inst|rdisp[1]~335_combout ;
wire \inst|rdisp[1]~336_combout ;
wire \inst|rdisp[1]~337_combout ;
wire \inst|rdisp[1]~338_combout ;
wire \inst|rdisp[1]~339_combout ;
wire \inst|rdisp[1]~340_combout ;
wire \inst|rdisp[1]~341_combout ;
wire \inst|rdisp[1]~342_combout ;
wire \inst|rdisp[0]~343_combout ;
wire \inst|rdisp[0]~344_combout ;
wire \inst|rdisp[0]~345_combout ;
wire \inst|rdisp[0]~346_combout ;
wire \inst|rdisp[0]~347_combout ;
wire \inst|rdisp[0]~348_combout ;
wire \inst|rdisp[0]~349_combout ;
wire \inst|rdisp[0]~350_combout ;
wire \inst|rdisp[0]~351_combout ;
wire \inst|rdisp[0]~352_combout ;
wire \inst|rdisp[0]~353_combout ;
wire [31:0] \inst10|pc_value ;
wire [31:0] \inst20|altsyncram_component|auto_generated|q_a ;
wire [31:0] \inst18|altsyncram_component|auto_generated|q_a ;

wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst20|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst20|altsyncram_component|auto_generated|q_a [31] = \inst20|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [30] = \inst20|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [29] = \inst20|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [28] = \inst20|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [27] = \inst20|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [26] = \inst20|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [25] = \inst20|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [24] = \inst20|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [23] = \inst20|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [22] = \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [21] = \inst20|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [20] = \inst20|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [19] = \inst20|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [18] = \inst20|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [17] = \inst20|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [16] = \inst20|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [15] = \inst20|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [14] = \inst20|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [13] = \inst20|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [12] = \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [11] = \inst20|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [10] = \inst20|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [9] = \inst20|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [8] = \inst20|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [7] = \inst20|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [6] = \inst20|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [5] = \inst20|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [4] = \inst20|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [3] = \inst20|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [2] = \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [1] = \inst20|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst20|altsyncram_component|auto_generated|q_a [0] = \inst20|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [31] = \inst18|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [30] = \inst18|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [29] = \inst18|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [28] = \inst18|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [27] = \inst18|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [26] = \inst18|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [25] = \inst18|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [24] = \inst18|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [23] = \inst18|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [22] = \inst18|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [21] = \inst18|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [20] = \inst18|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [19] = \inst18|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [18] = \inst18|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [17] = \inst18|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [16] = \inst18|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [15] = \inst18|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [14] = \inst18|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [13] = \inst18|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [12] = \inst18|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [11] = \inst18|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [10] = \inst18|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [9] = \inst18|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [8] = \inst18|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [7] = \inst18|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [6] = \inst18|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [5] = \inst18|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [4] = \inst18|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [3] = \inst18|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [2] = \inst18|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [1] = \inst18|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst18|altsyncram_component|auto_generated|q_a [0] = \inst18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cyclonev_io_obuf \pc[31]~output (
	.i(\inst10|pc_value [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[31]),
	.obar());
// synopsys translate_off
defparam \pc[31]~output .bus_hold = "false";
defparam \pc[31]~output .open_drain_output = "false";
defparam \pc[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[30]~output (
	.i(\inst10|pc_value [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[30]),
	.obar());
// synopsys translate_off
defparam \pc[30]~output .bus_hold = "false";
defparam \pc[30]~output .open_drain_output = "false";
defparam \pc[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[29]~output (
	.i(\inst10|pc_value [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[29]),
	.obar());
// synopsys translate_off
defparam \pc[29]~output .bus_hold = "false";
defparam \pc[29]~output .open_drain_output = "false";
defparam \pc[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[28]~output (
	.i(\inst10|pc_value [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[28]),
	.obar());
// synopsys translate_off
defparam \pc[28]~output .bus_hold = "false";
defparam \pc[28]~output .open_drain_output = "false";
defparam \pc[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[27]~output (
	.i(\inst10|pc_value [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[27]),
	.obar());
// synopsys translate_off
defparam \pc[27]~output .bus_hold = "false";
defparam \pc[27]~output .open_drain_output = "false";
defparam \pc[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[26]~output (
	.i(\inst10|pc_value [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[26]),
	.obar());
// synopsys translate_off
defparam \pc[26]~output .bus_hold = "false";
defparam \pc[26]~output .open_drain_output = "false";
defparam \pc[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[25]~output (
	.i(\inst10|pc_value [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[25]),
	.obar());
// synopsys translate_off
defparam \pc[25]~output .bus_hold = "false";
defparam \pc[25]~output .open_drain_output = "false";
defparam \pc[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[24]~output (
	.i(\inst10|pc_value [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[24]),
	.obar());
// synopsys translate_off
defparam \pc[24]~output .bus_hold = "false";
defparam \pc[24]~output .open_drain_output = "false";
defparam \pc[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[23]~output (
	.i(\inst10|pc_value [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[23]),
	.obar());
// synopsys translate_off
defparam \pc[23]~output .bus_hold = "false";
defparam \pc[23]~output .open_drain_output = "false";
defparam \pc[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[22]~output (
	.i(\inst10|pc_value [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[22]),
	.obar());
// synopsys translate_off
defparam \pc[22]~output .bus_hold = "false";
defparam \pc[22]~output .open_drain_output = "false";
defparam \pc[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[21]~output (
	.i(\inst10|pc_value [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[21]),
	.obar());
// synopsys translate_off
defparam \pc[21]~output .bus_hold = "false";
defparam \pc[21]~output .open_drain_output = "false";
defparam \pc[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[20]~output (
	.i(\inst10|pc_value [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[20]),
	.obar());
// synopsys translate_off
defparam \pc[20]~output .bus_hold = "false";
defparam \pc[20]~output .open_drain_output = "false";
defparam \pc[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[19]~output (
	.i(\inst10|pc_value [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[19]),
	.obar());
// synopsys translate_off
defparam \pc[19]~output .bus_hold = "false";
defparam \pc[19]~output .open_drain_output = "false";
defparam \pc[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[18]~output (
	.i(\inst10|pc_value [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[18]),
	.obar());
// synopsys translate_off
defparam \pc[18]~output .bus_hold = "false";
defparam \pc[18]~output .open_drain_output = "false";
defparam \pc[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[17]~output (
	.i(\inst10|pc_value [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[17]),
	.obar());
// synopsys translate_off
defparam \pc[17]~output .bus_hold = "false";
defparam \pc[17]~output .open_drain_output = "false";
defparam \pc[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[16]~output (
	.i(\inst10|pc_value [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[16]),
	.obar());
// synopsys translate_off
defparam \pc[16]~output .bus_hold = "false";
defparam \pc[16]~output .open_drain_output = "false";
defparam \pc[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[15]~output (
	.i(\inst10|pc_value [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[15]),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
defparam \pc[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[14]~output (
	.i(\inst10|pc_value [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[14]),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
defparam \pc[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[13]~output (
	.i(\inst10|pc_value [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[13]),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
defparam \pc[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[12]~output (
	.i(\inst10|pc_value [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[12]),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
defparam \pc[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[11]~output (
	.i(\inst10|pc_value [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[11]),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
defparam \pc[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[10]~output (
	.i(\inst10|pc_value [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[10]),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
defparam \pc[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[9]~output (
	.i(\inst10|pc_value [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[9]),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
defparam \pc[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[8]~output (
	.i(\inst10|pc_value [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[8]),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
defparam \pc[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[7]~output (
	.i(\inst10|pc_value [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[7]),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
defparam \pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[6]~output (
	.i(\inst10|pc_value [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[6]),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
defparam \pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[5]~output (
	.i(\inst10|pc_value [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[5]),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
defparam \pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[4]~output (
	.i(\inst10|pc_value [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[4]),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
defparam \pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[3]~output (
	.i(\inst10|pc_value [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[3]),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
defparam \pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[2]~output (
	.i(\inst10|pc_value [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[2]),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
defparam \pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[1]~output (
	.i(\inst10|pc_value [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[1]),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
defparam \pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc[0]~output (
	.i(\inst10|pc_value [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[0]),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
defparam \pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[31]~output (
	.i(\inst|rdisp[31]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[31]),
	.obar());
// synopsys translate_off
defparam \reg_display[31]~output .bus_hold = "false";
defparam \reg_display[31]~output .open_drain_output = "false";
defparam \reg_display[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[30]~output (
	.i(\inst|rdisp[30]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[30]),
	.obar());
// synopsys translate_off
defparam \reg_display[30]~output .bus_hold = "false";
defparam \reg_display[30]~output .open_drain_output = "false";
defparam \reg_display[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[29]~output (
	.i(\inst|rdisp[29]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[29]),
	.obar());
// synopsys translate_off
defparam \reg_display[29]~output .bus_hold = "false";
defparam \reg_display[29]~output .open_drain_output = "false";
defparam \reg_display[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[28]~output (
	.i(\inst|rdisp[28]~45_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[28]),
	.obar());
// synopsys translate_off
defparam \reg_display[28]~output .bus_hold = "false";
defparam \reg_display[28]~output .open_drain_output = "false";
defparam \reg_display[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[27]~output (
	.i(\inst|rdisp[27]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[27]),
	.obar());
// synopsys translate_off
defparam \reg_display[27]~output .bus_hold = "false";
defparam \reg_display[27]~output .open_drain_output = "false";
defparam \reg_display[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[26]~output (
	.i(\inst|rdisp[26]~67_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[26]),
	.obar());
// synopsys translate_off
defparam \reg_display[26]~output .bus_hold = "false";
defparam \reg_display[26]~output .open_drain_output = "false";
defparam \reg_display[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[25]~output (
	.i(\inst|rdisp[25]~78_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[25]),
	.obar());
// synopsys translate_off
defparam \reg_display[25]~output .bus_hold = "false";
defparam \reg_display[25]~output .open_drain_output = "false";
defparam \reg_display[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[24]~output (
	.i(\inst|rdisp[24]~89_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[24]),
	.obar());
// synopsys translate_off
defparam \reg_display[24]~output .bus_hold = "false";
defparam \reg_display[24]~output .open_drain_output = "false";
defparam \reg_display[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[23]~output (
	.i(\inst|rdisp[23]~100_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[23]),
	.obar());
// synopsys translate_off
defparam \reg_display[23]~output .bus_hold = "false";
defparam \reg_display[23]~output .open_drain_output = "false";
defparam \reg_display[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[22]~output (
	.i(\inst|rdisp[22]~111_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[22]),
	.obar());
// synopsys translate_off
defparam \reg_display[22]~output .bus_hold = "false";
defparam \reg_display[22]~output .open_drain_output = "false";
defparam \reg_display[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[21]~output (
	.i(\inst|rdisp[21]~122_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[21]),
	.obar());
// synopsys translate_off
defparam \reg_display[21]~output .bus_hold = "false";
defparam \reg_display[21]~output .open_drain_output = "false";
defparam \reg_display[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[20]~output (
	.i(\inst|rdisp[20]~133_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[20]),
	.obar());
// synopsys translate_off
defparam \reg_display[20]~output .bus_hold = "false";
defparam \reg_display[20]~output .open_drain_output = "false";
defparam \reg_display[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[19]~output (
	.i(\inst|rdisp[19]~144_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[19]),
	.obar());
// synopsys translate_off
defparam \reg_display[19]~output .bus_hold = "false";
defparam \reg_display[19]~output .open_drain_output = "false";
defparam \reg_display[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[18]~output (
	.i(\inst|rdisp[18]~155_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[18]),
	.obar());
// synopsys translate_off
defparam \reg_display[18]~output .bus_hold = "false";
defparam \reg_display[18]~output .open_drain_output = "false";
defparam \reg_display[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[17]~output (
	.i(\inst|rdisp[17]~166_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[17]),
	.obar());
// synopsys translate_off
defparam \reg_display[17]~output .bus_hold = "false";
defparam \reg_display[17]~output .open_drain_output = "false";
defparam \reg_display[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[16]~output (
	.i(\inst|rdisp[16]~177_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[16]),
	.obar());
// synopsys translate_off
defparam \reg_display[16]~output .bus_hold = "false";
defparam \reg_display[16]~output .open_drain_output = "false";
defparam \reg_display[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[15]~output (
	.i(\inst|rdisp[15]~188_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[15]),
	.obar());
// synopsys translate_off
defparam \reg_display[15]~output .bus_hold = "false";
defparam \reg_display[15]~output .open_drain_output = "false";
defparam \reg_display[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[14]~output (
	.i(\inst|rdisp[14]~199_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[14]),
	.obar());
// synopsys translate_off
defparam \reg_display[14]~output .bus_hold = "false";
defparam \reg_display[14]~output .open_drain_output = "false";
defparam \reg_display[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[13]~output (
	.i(\inst|rdisp[13]~210_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[13]),
	.obar());
// synopsys translate_off
defparam \reg_display[13]~output .bus_hold = "false";
defparam \reg_display[13]~output .open_drain_output = "false";
defparam \reg_display[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[12]~output (
	.i(\inst|rdisp[12]~221_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[12]),
	.obar());
// synopsys translate_off
defparam \reg_display[12]~output .bus_hold = "false";
defparam \reg_display[12]~output .open_drain_output = "false";
defparam \reg_display[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[11]~output (
	.i(\inst|rdisp[11]~232_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[11]),
	.obar());
// synopsys translate_off
defparam \reg_display[11]~output .bus_hold = "false";
defparam \reg_display[11]~output .open_drain_output = "false";
defparam \reg_display[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[10]~output (
	.i(\inst|rdisp[10]~243_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[10]),
	.obar());
// synopsys translate_off
defparam \reg_display[10]~output .bus_hold = "false";
defparam \reg_display[10]~output .open_drain_output = "false";
defparam \reg_display[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[9]~output (
	.i(\inst|rdisp[9]~254_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[9]),
	.obar());
// synopsys translate_off
defparam \reg_display[9]~output .bus_hold = "false";
defparam \reg_display[9]~output .open_drain_output = "false";
defparam \reg_display[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[8]~output (
	.i(\inst|rdisp[8]~265_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[8]),
	.obar());
// synopsys translate_off
defparam \reg_display[8]~output .bus_hold = "false";
defparam \reg_display[8]~output .open_drain_output = "false";
defparam \reg_display[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[7]~output (
	.i(\inst|rdisp[7]~276_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[7]),
	.obar());
// synopsys translate_off
defparam \reg_display[7]~output .bus_hold = "false";
defparam \reg_display[7]~output .open_drain_output = "false";
defparam \reg_display[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[6]~output (
	.i(\inst|rdisp[6]~287_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[6]),
	.obar());
// synopsys translate_off
defparam \reg_display[6]~output .bus_hold = "false";
defparam \reg_display[6]~output .open_drain_output = "false";
defparam \reg_display[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[5]~output (
	.i(\inst|rdisp[5]~298_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[5]),
	.obar());
// synopsys translate_off
defparam \reg_display[5]~output .bus_hold = "false";
defparam \reg_display[5]~output .open_drain_output = "false";
defparam \reg_display[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[4]~output (
	.i(\inst|rdisp[4]~309_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[4]),
	.obar());
// synopsys translate_off
defparam \reg_display[4]~output .bus_hold = "false";
defparam \reg_display[4]~output .open_drain_output = "false";
defparam \reg_display[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[3]~output (
	.i(\inst|rdisp[3]~320_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[3]),
	.obar());
// synopsys translate_off
defparam \reg_display[3]~output .bus_hold = "false";
defparam \reg_display[3]~output .open_drain_output = "false";
defparam \reg_display[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[2]~output (
	.i(\inst|rdisp[2]~331_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[2]),
	.obar());
// synopsys translate_off
defparam \reg_display[2]~output .bus_hold = "false";
defparam \reg_display[2]~output .open_drain_output = "false";
defparam \reg_display[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[1]~output (
	.i(\inst|rdisp[1]~342_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[1]),
	.obar());
// synopsys translate_off
defparam \reg_display[1]~output .bus_hold = "false";
defparam \reg_display[1]~output .open_drain_output = "false";
defparam \reg_display[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg_display[0]~output (
	.i(\inst|rdisp[0]~353_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_display[0]),
	.obar());
// synopsys translate_off
defparam \reg_display[0]~output .bus_hold = "false";
defparam \reg_display[0]~output .open_drain_output = "false";
defparam \reg_display[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[31]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[31]),
	.obar());
// synopsys translate_off
defparam \vinst[31]~output .bus_hold = "false";
defparam \vinst[31]~output .open_drain_output = "false";
defparam \vinst[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[30]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[30]),
	.obar());
// synopsys translate_off
defparam \vinst[30]~output .bus_hold = "false";
defparam \vinst[30]~output .open_drain_output = "false";
defparam \vinst[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[29]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[29]),
	.obar());
// synopsys translate_off
defparam \vinst[29]~output .bus_hold = "false";
defparam \vinst[29]~output .open_drain_output = "false";
defparam \vinst[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[28]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[28]),
	.obar());
// synopsys translate_off
defparam \vinst[28]~output .bus_hold = "false";
defparam \vinst[28]~output .open_drain_output = "false";
defparam \vinst[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[27]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[27]),
	.obar());
// synopsys translate_off
defparam \vinst[27]~output .bus_hold = "false";
defparam \vinst[27]~output .open_drain_output = "false";
defparam \vinst[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[26]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[26]),
	.obar());
// synopsys translate_off
defparam \vinst[26]~output .bus_hold = "false";
defparam \vinst[26]~output .open_drain_output = "false";
defparam \vinst[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[25]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[25]),
	.obar());
// synopsys translate_off
defparam \vinst[25]~output .bus_hold = "false";
defparam \vinst[25]~output .open_drain_output = "false";
defparam \vinst[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[24]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[24]),
	.obar());
// synopsys translate_off
defparam \vinst[24]~output .bus_hold = "false";
defparam \vinst[24]~output .open_drain_output = "false";
defparam \vinst[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[23]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[23]),
	.obar());
// synopsys translate_off
defparam \vinst[23]~output .bus_hold = "false";
defparam \vinst[23]~output .open_drain_output = "false";
defparam \vinst[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[22]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[22]),
	.obar());
// synopsys translate_off
defparam \vinst[22]~output .bus_hold = "false";
defparam \vinst[22]~output .open_drain_output = "false";
defparam \vinst[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[21]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[21]),
	.obar());
// synopsys translate_off
defparam \vinst[21]~output .bus_hold = "false";
defparam \vinst[21]~output .open_drain_output = "false";
defparam \vinst[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[20]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[20]),
	.obar());
// synopsys translate_off
defparam \vinst[20]~output .bus_hold = "false";
defparam \vinst[20]~output .open_drain_output = "false";
defparam \vinst[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[19]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[19]),
	.obar());
// synopsys translate_off
defparam \vinst[19]~output .bus_hold = "false";
defparam \vinst[19]~output .open_drain_output = "false";
defparam \vinst[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[18]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[18]),
	.obar());
// synopsys translate_off
defparam \vinst[18]~output .bus_hold = "false";
defparam \vinst[18]~output .open_drain_output = "false";
defparam \vinst[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[17]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[17]),
	.obar());
// synopsys translate_off
defparam \vinst[17]~output .bus_hold = "false";
defparam \vinst[17]~output .open_drain_output = "false";
defparam \vinst[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[16]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[16]),
	.obar());
// synopsys translate_off
defparam \vinst[16]~output .bus_hold = "false";
defparam \vinst[16]~output .open_drain_output = "false";
defparam \vinst[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[15]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[15]),
	.obar());
// synopsys translate_off
defparam \vinst[15]~output .bus_hold = "false";
defparam \vinst[15]~output .open_drain_output = "false";
defparam \vinst[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[14]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[14]),
	.obar());
// synopsys translate_off
defparam \vinst[14]~output .bus_hold = "false";
defparam \vinst[14]~output .open_drain_output = "false";
defparam \vinst[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[13]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[13]),
	.obar());
// synopsys translate_off
defparam \vinst[13]~output .bus_hold = "false";
defparam \vinst[13]~output .open_drain_output = "false";
defparam \vinst[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[12]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[12]),
	.obar());
// synopsys translate_off
defparam \vinst[12]~output .bus_hold = "false";
defparam \vinst[12]~output .open_drain_output = "false";
defparam \vinst[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[11]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[11]),
	.obar());
// synopsys translate_off
defparam \vinst[11]~output .bus_hold = "false";
defparam \vinst[11]~output .open_drain_output = "false";
defparam \vinst[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[10]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[10]),
	.obar());
// synopsys translate_off
defparam \vinst[10]~output .bus_hold = "false";
defparam \vinst[10]~output .open_drain_output = "false";
defparam \vinst[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[9]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[9]),
	.obar());
// synopsys translate_off
defparam \vinst[9]~output .bus_hold = "false";
defparam \vinst[9]~output .open_drain_output = "false";
defparam \vinst[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[8]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[8]),
	.obar());
// synopsys translate_off
defparam \vinst[8]~output .bus_hold = "false";
defparam \vinst[8]~output .open_drain_output = "false";
defparam \vinst[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[7]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[7]),
	.obar());
// synopsys translate_off
defparam \vinst[7]~output .bus_hold = "false";
defparam \vinst[7]~output .open_drain_output = "false";
defparam \vinst[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[6]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[6]),
	.obar());
// synopsys translate_off
defparam \vinst[6]~output .bus_hold = "false";
defparam \vinst[6]~output .open_drain_output = "false";
defparam \vinst[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[5]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[5]),
	.obar());
// synopsys translate_off
defparam \vinst[5]~output .bus_hold = "false";
defparam \vinst[5]~output .open_drain_output = "false";
defparam \vinst[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[4]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[4]),
	.obar());
// synopsys translate_off
defparam \vinst[4]~output .bus_hold = "false";
defparam \vinst[4]~output .open_drain_output = "false";
defparam \vinst[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[3]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[3]),
	.obar());
// synopsys translate_off
defparam \vinst[3]~output .bus_hold = "false";
defparam \vinst[3]~output .open_drain_output = "false";
defparam \vinst[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[2]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[2]),
	.obar());
// synopsys translate_off
defparam \vinst[2]~output .bus_hold = "false";
defparam \vinst[2]~output .open_drain_output = "false";
defparam \vinst[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[1]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[1]),
	.obar());
// synopsys translate_off
defparam \vinst[1]~output .bus_hold = "false";
defparam \vinst[1]~output .open_drain_output = "false";
defparam \vinst[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \vinst[0]~output (
	.i(\inst20|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vinst[0]),
	.obar());
// synopsys translate_off
defparam \vinst[0]~output .bus_hold = "false";
defparam \vinst[0]~output .open_drain_output = "false";
defparam \vinst[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|WideOr1~1 (
// Equation(s):
// \inst17|WideOr1~1_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [3] & \inst17|WideOr1~0_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst17|WideOr1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|WideOr1~1 .extended_lut = "off";
defparam \inst17|WideOr1~1 .lut_mask = 64'h2222222222222222;
defparam \inst17|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021010";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020010";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000297F7";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector20~2 (
// Equation(s):
// \inst4|Selector20~2_combout  = (\inst20|altsyncram_component|auto_generated|q_a [5] & (!\inst20|altsyncram_component|auto_generated|q_a [4] & (!\inst20|altsyncram_component|auto_generated|q_a [3] & !\inst20|altsyncram_component|auto_generated|q_a [2])))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector20~2 .extended_lut = "off";
defparam \inst4|Selector20~2 .lut_mask = 64'h4000400040004000;
defparam \inst4|Selector20~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector20~5 (
// Equation(s):
// \inst4|Selector20~5_combout  = (!\inst4|Selector20~2_combout  & (\inst20|altsyncram_component|auto_generated|q_a [24] & ((\inst17|Decoder2~0_combout )))) # (\inst4|Selector20~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst17|Decoder2~0_combout ),
	.datad(!\inst4|Selector20~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector20~5 .extended_lut = "off";
defparam \inst4|Selector20~5 .lut_mask = 64'h0533053305330533;
defparam \inst4|Selector20~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000217F0";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000216800";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector20~1 (
// Equation(s):
// \inst4|Selector20~1_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [6] & (!\inst20|altsyncram_component|auto_generated|q_a [2] & ((!\inst20|altsyncram_component|auto_generated|q_a [5]) # (!\inst20|altsyncram_component|auto_generated|q_a 
// [4])))) # (\inst20|altsyncram_component|auto_generated|q_a [6] & (\inst20|altsyncram_component|auto_generated|q_a [5] & (!\inst20|altsyncram_component|auto_generated|q_a [4])))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector20~1 .extended_lut = "off";
defparam \inst4|Selector20~1 .lut_mask = 64'hB810B810B810B810;
defparam \inst4|Selector20~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector23~0 (
// Equation(s):
// \inst4|Selector23~0_combout  = ( \inst4|Selector20~1_combout  & ( \inst4|Selector20~2_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [8] & !\inst4|Selector20~0_combout ) ) ) ) # ( \inst4|Selector20~1_combout  & ( 
// !\inst4|Selector20~2_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst17|Decoder2~0_combout  & !\inst4|Selector20~0_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst17|Decoder2~0_combout ),
	.datad(!\inst4|Selector20~0_combout ),
	.datae(!\inst4|Selector20~1_combout ),
	.dataf(!\inst4|Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector23~0 .extended_lut = "off";
defparam \inst4|Selector23~0 .lut_mask = 64'h0000050000003300;
defparam \inst4|Selector23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060270";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AD7F7";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector24~2 (
// Equation(s):
// \inst4|Selector24~2_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [4] & ( \inst20|altsyncram_component|auto_generated|q_a [2] & ( (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst20|altsyncram_component|auto_generated|q_a [6] 
// & \inst20|altsyncram_component|auto_generated|q_a [5])) ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [4] & ( !\inst20|altsyncram_component|auto_generated|q_a [2] & ( (\inst20|altsyncram_component|auto_generated|q_a [20] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [6] & !\inst20|altsyncram_component|auto_generated|q_a [5])) ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [4] & ( !\inst20|altsyncram_component|auto_generated|q_a [2] & ( 
// (!\inst20|altsyncram_component|auto_generated|q_a [6] & ((!\inst20|altsyncram_component|auto_generated|q_a [5] & (\inst20|altsyncram_component|auto_generated|q_a [20])) # (\inst20|altsyncram_component|auto_generated|q_a [5] & 
// ((\inst20|altsyncram_component|auto_generated|q_a [7]))))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector24~2 .extended_lut = "off";
defparam \inst4|Selector24~2 .lut_mask = 64'h5030500000050000;
defparam \inst4|Selector24~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector24~3 (
// Equation(s):
// \inst4|Selector24~3_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|Decoder2~0_combout  & \inst4|Selector24~2_combout ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst17|Decoder2~0_combout ),
	.datac(!\inst4|Selector24~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector24~3 .extended_lut = "off";
defparam \inst4|Selector24~3 .lut_mask = 64'h0202020202020202;
defparam \inst4|Selector24~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~125 (
// Equation(s):
// \inst5|Add0~125_sumout  = SUM(( ((!\inst17|WideOr1~0_combout ) # ((\inst9~4_combout ) # (\inst4|Selector24~3_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [3]) ) + ( \inst10|pc_value [0] ) + ( !VCC ))
// \inst5|Add0~126  = CARRY(( ((!\inst17|WideOr1~0_combout ) # ((\inst9~4_combout ) # (\inst4|Selector24~3_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [3]) ) + ( \inst10|pc_value [0] ) + ( !VCC ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst17|WideOr1~0_combout ),
	.datac(!\inst4|Selector24~3_combout ),
	.datad(!\inst9~4_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~125_sumout ),
	.cout(\inst5|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~125 .extended_lut = "off";
defparam \inst5|Add0~125 .lut_mask = 64'h0000FF000000DFFF;
defparam \inst5|Add0~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~121 (
// Equation(s):
// \inst5|Add0~121_sumout  = SUM(( (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & (\inst4|Selector23~0_combout  & !\inst9~4_combout ))) ) + ( \inst10|pc_value [1] ) + ( \inst5|Add0~126  ))
// \inst5|Add0~122  = CARRY(( (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & (\inst4|Selector23~0_combout  & !\inst9~4_combout ))) ) + ( \inst10|pc_value [1] ) + ( \inst5|Add0~126  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst17|WideOr1~0_combout ),
	.datac(!\inst4|Selector23~0_combout ),
	.datad(!\inst9~4_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [1]),
	.datag(gnd),
	.cin(\inst5|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~121_sumout ),
	.cout(\inst5|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~121 .extended_lut = "off";
defparam \inst5|Add0~121 .lut_mask = 64'h0000FF0000000200;
defparam \inst5|Add0~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~117 (
// Equation(s):
// \inst5|Add0~117_sumout  = SUM(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst4|Selector22~0_combout  & !\inst4|Selector20~4_combout ))) ) + ( \inst10|pc_value [2] ) + ( \inst5|Add0~122  ))
// \inst5|Add0~118  = CARRY(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst4|Selector22~0_combout  & !\inst4|Selector20~4_combout ))) ) + ( \inst10|pc_value [2] ) + ( \inst5|Add0~122  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst17|WideOr1~1_combout ),
	.datac(!\inst4|Selector22~0_combout ),
	.datad(!\inst4|Selector20~4_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [2]),
	.datag(gnd),
	.cin(\inst5|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~117_sumout ),
	.cout(\inst5|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~117 .extended_lut = "off";
defparam \inst5|Add0~117 .lut_mask = 64'h0000FF0000000200;
defparam \inst5|Add0~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~113 (
// Equation(s):
// \inst5|Add0~113_sumout  = SUM(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst4|Selector21~0_combout  & !\inst4|Selector20~4_combout ))) ) + ( \inst10|pc_value [3] ) + ( \inst5|Add0~118  ))
// \inst5|Add0~114  = CARRY(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst4|Selector21~0_combout  & !\inst4|Selector20~4_combout ))) ) + ( \inst10|pc_value [3] ) + ( \inst5|Add0~118  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst17|WideOr1~1_combout ),
	.datac(!\inst4|Selector21~0_combout ),
	.datad(!\inst4|Selector20~4_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [3]),
	.datag(gnd),
	.cin(\inst5|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~113_sumout ),
	.cout(\inst5|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~113 .extended_lut = "off";
defparam \inst5|Add0~113 .lut_mask = 64'h0000FF0000000200;
defparam \inst5|Add0~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~109 (
// Equation(s):
// \inst5|Add0~109_sumout  = SUM(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (!\inst4|Selector20~4_combout  & \inst4|Selector20~5_combout ))) ) + ( \inst10|pc_value [4] ) + ( \inst5|Add0~114  ))
// \inst5|Add0~110  = CARRY(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (!\inst4|Selector20~4_combout  & \inst4|Selector20~5_combout ))) ) + ( \inst10|pc_value [4] ) + ( \inst5|Add0~114  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst17|WideOr1~1_combout ),
	.datac(!\inst4|Selector20~4_combout ),
	.datad(!\inst4|Selector20~5_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [4]),
	.datag(gnd),
	.cin(\inst5|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~109_sumout ),
	.cout(\inst5|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~109 .extended_lut = "off";
defparam \inst5|Add0~109 .lut_mask = 64'h0000FF0000000020;
defparam \inst5|Add0~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~105 (
// Equation(s):
// \inst5|Add0~105_sumout  = SUM(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst4|WideOr2~1_combout  & \inst20|altsyncram_component|auto_generated|q_a [25]))) ) + ( \inst10|pc_value [5] ) + ( \inst5|Add0~110  ))
// \inst5|Add0~106  = CARRY(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst4|WideOr2~1_combout  & \inst20|altsyncram_component|auto_generated|q_a [25]))) ) + ( \inst10|pc_value [5] ) + ( \inst5|Add0~110  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst17|WideOr1~1_combout ),
	.datac(!\inst4|WideOr2~1_combout ),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\inst10|pc_value [5]),
	.datag(gnd),
	.cin(\inst5|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~105_sumout ),
	.cout(\inst5|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~105 .extended_lut = "off";
defparam \inst5|Add0~105 .lut_mask = 64'h0000FF0000000002;
defparam \inst5|Add0~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~101 (
// Equation(s):
// \inst5|Add0~101_sumout  = SUM(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [26] & \inst4|WideOr2~1_combout ))) ) + ( \inst10|pc_value [6] ) + ( \inst5|Add0~106  ))
// \inst5|Add0~102  = CARRY(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [26] & \inst4|WideOr2~1_combout ))) ) + ( \inst10|pc_value [6] ) + ( \inst5|Add0~106  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst17|WideOr1~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\inst4|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [6]),
	.datag(gnd),
	.cin(\inst5|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~101_sumout ),
	.cout(\inst5|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~101 .extended_lut = "off";
defparam \inst5|Add0~101 .lut_mask = 64'h0000FF0000000002;
defparam \inst5|Add0~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~97 (
// Equation(s):
// \inst5|Add0~97_sumout  = SUM(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [27] & \inst4|WideOr2~1_combout ))) ) + ( \inst10|pc_value [7] ) + ( \inst5|Add0~102  ))
// \inst5|Add0~98  = CARRY(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [27] & \inst4|WideOr2~1_combout ))) ) + ( \inst10|pc_value [7] ) + ( \inst5|Add0~102  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst17|WideOr1~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\inst4|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [7]),
	.datag(gnd),
	.cin(\inst5|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~97_sumout ),
	.cout(\inst5|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~97 .extended_lut = "off";
defparam \inst5|Add0~97 .lut_mask = 64'h0000FF0000000002;
defparam \inst5|Add0~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~93 (
// Equation(s):
// \inst5|Add0~93_sumout  = SUM(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst4|WideOr2~1_combout  & \inst20|altsyncram_component|auto_generated|q_a [28]))) ) + ( \inst10|pc_value [8] ) + ( \inst5|Add0~98  ))
// \inst5|Add0~94  = CARRY(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst4|WideOr2~1_combout  & \inst20|altsyncram_component|auto_generated|q_a [28]))) ) + ( \inst10|pc_value [8] ) + ( \inst5|Add0~98  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst17|WideOr1~1_combout ),
	.datac(!\inst4|WideOr2~1_combout ),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [28]),
	.datae(gnd),
	.dataf(!\inst10|pc_value [8]),
	.datag(gnd),
	.cin(\inst5|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~93_sumout ),
	.cout(\inst5|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~93 .extended_lut = "off";
defparam \inst5|Add0~93 .lut_mask = 64'h0000FF0000000002;
defparam \inst5|Add0~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~89 (
// Equation(s):
// \inst5|Add0~89_sumout  = SUM(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst4|WideOr2~1_combout  & \inst20|altsyncram_component|auto_generated|q_a [29]))) ) + ( \inst10|pc_value [9] ) + ( \inst5|Add0~94  ))
// \inst5|Add0~90  = CARRY(( (!\inst9~4_combout  & (\inst17|WideOr1~1_combout  & (\inst4|WideOr2~1_combout  & \inst20|altsyncram_component|auto_generated|q_a [29]))) ) + ( \inst10|pc_value [9] ) + ( \inst5|Add0~94  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst17|WideOr1~1_combout ),
	.datac(!\inst4|WideOr2~1_combout ),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [29]),
	.datae(gnd),
	.dataf(!\inst10|pc_value [9]),
	.datag(gnd),
	.cin(\inst5|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~89_sumout ),
	.cout(\inst5|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~89 .extended_lut = "off";
defparam \inst5|Add0~89 .lut_mask = 64'h0000FF0000000002;
defparam \inst5|Add0~89 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[9] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[9] .is_wysiwyg = "true";
defparam \inst10|pc_value[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013";
// synopsys translate_on

dffeas \inst10|pc_value[8] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[8] .is_wysiwyg = "true";
defparam \inst10|pc_value[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000";
// synopsys translate_on

dffeas \inst10|pc_value[7] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[7] .is_wysiwyg = "true";
defparam \inst10|pc_value[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029010";
// synopsys translate_on

dffeas \inst10|pc_value[6] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[6] .is_wysiwyg = "true";
defparam \inst10|pc_value[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Decoder2~0 (
// Equation(s):
// \inst17|Decoder2~0_combout  = (\inst20|altsyncram_component|auto_generated|q_a [1] & \inst20|altsyncram_component|auto_generated|q_a [0])

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Decoder2~0 .extended_lut = "off";
defparam \inst17|Decoder2~0 .lut_mask = 64'h1111111111111111;
defparam \inst17|Decoder2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|WideOr2~0 (
// Equation(s):
// \inst4|WideOr2~0_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [2] & ( (\inst20|altsyncram_component|auto_generated|q_a [6] & (\inst20|altsyncram_component|auto_generated|q_a [5] & !\inst20|altsyncram_component|auto_generated|q_a [4])) ) ) 
// # ( !\inst20|altsyncram_component|auto_generated|q_a [2] & ( (!\inst20|altsyncram_component|auto_generated|q_a [3] & ((!\inst20|altsyncram_component|auto_generated|q_a [5] & (!\inst20|altsyncram_component|auto_generated|q_a [6])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst20|altsyncram_component|auto_generated|q_a [4]))))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|WideOr2~0 .extended_lut = "off";
defparam \inst4|WideOr2~0 .lut_mask = 64'hB8001010B8001010;
defparam \inst4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|WideOr2~1 (
// Equation(s):
// \inst4|WideOr2~1_combout  = (\inst17|Decoder2~0_combout  & \inst4|WideOr2~0_combout )

	.dataa(!\inst17|Decoder2~0_combout ),
	.datab(!\inst4|WideOr2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|WideOr2~1 .extended_lut = "off";
defparam \inst4|WideOr2~1 .lut_mask = 64'h1111111111111111;
defparam \inst4|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[5] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[5] .is_wysiwyg = "true";
defparam \inst10|pc_value[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000216003";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector20~0 (
// Equation(s):
// \inst4|Selector20~0_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [0] & ( (!\inst20|altsyncram_component|auto_generated|q_a [2] & (((\inst20|altsyncram_component|auto_generated|q_a [5] & !\inst20|altsyncram_component|auto_generated|q_a 
// [1])) # (\inst20|altsyncram_component|auto_generated|q_a [3]))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [0] & ( (!\inst20|altsyncram_component|auto_generated|q_a [2] & ((\inst20|altsyncram_component|auto_generated|q_a [3]) # 
// (\inst20|altsyncram_component|auto_generated|q_a [5]))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector20~0 .extended_lut = "off";
defparam \inst4|Selector20~0 .lut_mask = 64'h7070703070707030;
defparam \inst4|Selector20~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector20~4 (
// Equation(s):
// \inst4|Selector20~4_combout  = (!\inst4|Selector20~1_combout ) # (\inst4|Selector20~0_combout )

	.dataa(!\inst4|Selector20~0_combout ),
	.datab(!\inst4|Selector20~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector20~4 .extended_lut = "off";
defparam \inst4|Selector20~4 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \inst4|Selector20~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[4] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[4] .is_wysiwyg = "true";
defparam \inst10|pc_value[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F000";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector21~0 (
// Equation(s):
// \inst4|Selector21~0_combout  = (!\inst4|Selector20~2_combout  & (\inst20|altsyncram_component|auto_generated|q_a [23] & ((\inst17|Decoder2~0_combout )))) # (\inst4|Selector20~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst17|Decoder2~0_combout ),
	.datad(!\inst4|Selector20~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector21~0 .extended_lut = "off";
defparam \inst4|Selector21~0 .lut_mask = 64'h0533053305330533;
defparam \inst4|Selector21~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[3] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[3] .is_wysiwyg = "true";
defparam \inst10|pc_value[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016F7F0";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E9FF8";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector22~0 (
// Equation(s):
// \inst4|Selector22~0_combout  = (!\inst4|Selector20~2_combout  & (\inst20|altsyncram_component|auto_generated|q_a [22] & ((\inst17|Decoder2~0_combout )))) # (\inst4|Selector20~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst17|Decoder2~0_combout ),
	.datad(!\inst4|Selector20~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector22~0 .extended_lut = "off";
defparam \inst4|Selector22~0 .lut_mask = 64'h0533053305330533;
defparam \inst4|Selector22~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[2] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[2] .is_wysiwyg = "true";
defparam \inst10|pc_value[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF";
// synopsys translate_on

cyclonev_lcell_comb \inst17|WideOr1~0 (
// Equation(s):
// \inst17|WideOr1~0_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [2] & ( \inst20|altsyncram_component|auto_generated|q_a [1] & ( (\inst20|altsyncram_component|auto_generated|q_a [0] & ((!\inst20|altsyncram_component|auto_generated|q_a [6]) 
// # ((!\inst20|altsyncram_component|auto_generated|q_a [4] & \inst20|altsyncram_component|auto_generated|q_a [5])))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|WideOr1~0 .extended_lut = "off";
defparam \inst17|WideOr1~0 .lut_mask = 64'h0000000055040000;
defparam \inst17|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[1] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[1] .is_wysiwyg = "true";
defparam \inst10|pc_value[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000";
// synopsys translate_on

dffeas \inst10|pc_value[0] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[0] .is_wysiwyg = "true";
defparam \inst10|pc_value[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000256FE3";
// synopsys translate_on

cyclonev_lcell_comb \inst17|alu_origin~0 (
// Equation(s):
// \inst17|alu_origin~0_combout  = (\inst20|altsyncram_component|auto_generated|q_a [0] & (\inst20|altsyncram_component|auto_generated|q_a [1] & (!\inst20|altsyncram_component|auto_generated|q_a [4] $ (!\inst20|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|alu_origin~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|alu_origin~0 .extended_lut = "off";
defparam \inst17|alu_origin~0 .lut_mask = 64'h0110011001100110;
defparam \inst17|alu_origin~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Decoder2~1 (
// Equation(s):
// \inst17|Decoder2~1_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [3] & !\inst20|altsyncram_component|auto_generated|q_a [2])

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Decoder2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Decoder2~1 .extended_lut = "off";
defparam \inst17|Decoder2~1 .lut_mask = 64'h8888888888888888;
defparam \inst17|Decoder2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|alu_origin~2 (
// Equation(s):
// \inst17|alu_origin~2_combout  = (\inst17|alu_origin~0_combout  & \inst17|Decoder2~1_combout )

	.dataa(!\inst17|alu_origin~0_combout ),
	.datab(!\inst17|Decoder2~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|alu_origin~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|alu_origin~2 .extended_lut = "off";
defparam \inst17|alu_origin~2 .lut_mask = 64'h1111111111111111;
defparam \inst17|alu_origin~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector10~0 (
// Equation(s):
// \inst4|Selector10~0_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [1] & ( \inst20|altsyncram_component|auto_generated|q_a [0] & ( (!\inst20|altsyncram_component|auto_generated|q_a [6] & (\inst20|altsyncram_component|auto_generated|q_a [4] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [3] & \inst20|altsyncram_component|auto_generated|q_a [2]))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector10~0 .extended_lut = "off";
defparam \inst4|Selector10~0 .lut_mask = 64'h0000000000000020;
defparam \inst4|Selector10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector0~0 (
// Equation(s):
// \inst4|Selector0~0_combout  = (\inst20|altsyncram_component|auto_generated|q_a [5] & (\inst20|altsyncram_component|auto_generated|q_a [4] & \inst4|Selector10~0_combout ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst4|Selector10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector0~0 .extended_lut = "off";
defparam \inst4|Selector0~0 .lut_mask = 64'h0101010101010101;
defparam \inst4|Selector0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector24~0 (
// Equation(s):
// \inst4|Selector24~0_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [1] & ( \inst20|altsyncram_component|auto_generated|q_a [0] & ( (\inst20|altsyncram_component|auto_generated|q_a [31] & (!\inst20|altsyncram_component|auto_generated|q_a [6] 
// & (!\inst20|altsyncram_component|auto_generated|q_a [3] & !\inst20|altsyncram_component|auto_generated|q_a [2]))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [31]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector24~0 .extended_lut = "off";
defparam \inst4|Selector24~0 .lut_mask = 64'h0000000000004000;
defparam \inst4|Selector24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector24~1 (
// Equation(s):
// \inst4|Selector24~1_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [1] & ( \inst20|altsyncram_component|auto_generated|q_a [0] & ( (\inst20|altsyncram_component|auto_generated|q_a [31] & ((!\inst20|altsyncram_component|auto_generated|q_a [2] 
// & ((!\inst20|altsyncram_component|auto_generated|q_a [3]))) # (\inst20|altsyncram_component|auto_generated|q_a [2] & (\inst20|altsyncram_component|auto_generated|q_a [6])))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [31]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector24~1 .extended_lut = "off";
defparam \inst4|Selector24~1 .lut_mask = 64'h0000000000005011;
defparam \inst4|Selector24~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector0~1 (
// Equation(s):
// \inst4|Selector0~1_combout  = ( \inst4|Selector24~1_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((\inst4|Selector24~0_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [4] & ((!\inst4|Selector10~0_combout ) # (\inst4|Selector24~0_combout )))) ) ) # ( !\inst4|Selector24~1_combout  & ( (\inst4|Selector24~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [5]) 
// # ((!\inst20|altsyncram_component|auto_generated|q_a [4] & \inst4|Selector10~0_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst4|Selector10~0_combout ),
	.datad(!\inst4|Selector24~0_combout ),
	.datae(!\inst4|Selector24~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector0~1 .extended_lut = "off";
defparam \inst4|Selector0~1 .lut_mask = 64'h00AE40EE00AE40EE;
defparam \inst4|Selector0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector1~0 (
// Equation(s):
// \inst4|Selector1~0_combout  = ((\inst20|altsyncram_component|auto_generated|q_a [29] & \inst4|Selector0~0_combout )) # (\inst4|Selector0~1_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [29]),
	.datab(!\inst4|Selector0~0_combout ),
	.datac(!\inst4|Selector0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector1~0 .extended_lut = "off";
defparam \inst4|Selector1~0 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst4|Selector1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst17|WideOr2~0 (
// Equation(s):
// \inst17|WideOr2~0_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [2] & ( \inst17|Decoder2~0_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [6] & (\inst20|altsyncram_component|auto_generated|q_a [5] & 
// !\inst20|altsyncram_component|auto_generated|q_a [4])) ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [2] & ( \inst17|Decoder2~0_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [3] & 
// ((!\inst20|altsyncram_component|auto_generated|q_a [6]) # ((\inst20|altsyncram_component|auto_generated|q_a [5] & !\inst20|altsyncram_component|auto_generated|q_a [4])))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst17|Decoder2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|WideOr2~0 .extended_lut = "off";
defparam \inst17|WideOr2~0 .lut_mask = 64'h00000000BA001010;
defparam \inst17|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Decoder2~2 (
// Equation(s):
// \inst17|Decoder2~2_combout  = ( \inst17|Decoder2~0_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [6] & (!\inst20|altsyncram_component|auto_generated|q_a [5] & (!\inst20|altsyncram_component|auto_generated|q_a [4] & 
// \inst17|Decoder2~1_combout ))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst17|Decoder2~1_combout ),
	.datae(!\inst17|Decoder2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Decoder2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Decoder2~2 .extended_lut = "off";
defparam \inst17|Decoder2~2 .lut_mask = 64'h0000008000000080;
defparam \inst17|Decoder2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[0]~0 (
// Equation(s):
// \inst15|o[0]~0_combout  = (!\inst17|WideOr2~0_combout  & !\inst17|Decoder2~2_combout )

	.dataa(!\inst17|WideOr2~0_combout ),
	.datab(!\inst17|Decoder2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[0]~0 .extended_lut = "off";
defparam \inst15|o[0]~0 .lut_mask = 64'h8888888888888888;
defparam \inst15|o[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Decoder2~3 (
// Equation(s):
// \inst17|Decoder2~3_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [1] & ( \inst20|altsyncram_component|auto_generated|q_a [0] & ( (\inst20|altsyncram_component|auto_generated|q_a [5] & (!\inst20|altsyncram_component|auto_generated|q_a [4] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [3] & !\inst20|altsyncram_component|auto_generated|q_a [2]))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Decoder2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Decoder2~3 .extended_lut = "off";
defparam \inst17|Decoder2~3 .lut_mask = 64'h0000000000004000;
defparam \inst17|Decoder2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Decoder2~5 (
// Equation(s):
// \inst17|Decoder2~5_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [6] & \inst17|Decoder2~3_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst17|Decoder2~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Decoder2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Decoder2~5 .extended_lut = "off";
defparam \inst17|Decoder2~5 .lut_mask = 64'h2222222222222222;
defparam \inst17|Decoder2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \clk_mem~input (
	.i(clk_mem),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_mem~input_o ));
// synopsys translate_off
defparam \clk_mem~input .bus_hold = "false";
defparam \clk_mem~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \reset_reg~input (
	.i(reset_reg),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_reg~input_o ));
// synopsys translate_off
defparam \reset_reg~input .bus_hold = "false";
defparam \reset_reg~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~12 (
// Equation(s):
// \inst|Decoder0~12_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~12 .extended_lut = "off";
defparam \inst|Decoder0~12 .lut_mask = 64'h0020000000000000;
defparam \inst|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][29] .is_wysiwyg = "true";
defparam \inst|regs[20][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~13 (
// Equation(s):
// \inst|Decoder0~13_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~13 .extended_lut = "off";
defparam \inst|Decoder0~13 .lut_mask = 64'h0200000000000000;
defparam \inst|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[24][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][29] .is_wysiwyg = "true";
defparam \inst|regs[24][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~14 (
// Equation(s):
// \inst|Decoder0~14_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~14 .extended_lut = "off";
defparam \inst|Decoder0~14 .lut_mask = 64'h0002000000000000;
defparam \inst|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[28][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][29] .is_wysiwyg = "true";
defparam \inst|regs[28][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[29]~304 (
// Equation(s):
// \inst|rd2[29]~304_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][29]~q  ) ) )

	.dataa(!\inst|regs[16][29]~q ),
	.datab(!\inst|regs[20][29]~q ),
	.datac(!\inst|regs[24][29]~q ),
	.datad(!\inst|regs[28][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[29]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[29]~304 .extended_lut = "off";
defparam \inst|rd2[29]~304 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[29]~304 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~15 (
// Equation(s):
// \inst|Decoder0~15_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~15 .extended_lut = "off";
defparam \inst|Decoder0~15 .lut_mask = 64'h0000000020000000;
defparam \inst|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][29] .is_wysiwyg = "true";
defparam \inst|regs[17][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~16 (
// Equation(s):
// \inst|Decoder0~16_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~16 .extended_lut = "off";
defparam \inst|Decoder0~16 .lut_mask = 64'h0000000000200000;
defparam \inst|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[21][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][29] .is_wysiwyg = "true";
defparam \inst|regs[21][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~17 (
// Equation(s):
// \inst|Decoder0~17_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~17 .extended_lut = "off";
defparam \inst|Decoder0~17 .lut_mask = 64'h0000000002000000;
defparam \inst|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[25][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][29] .is_wysiwyg = "true";
defparam \inst|regs[25][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~18 (
// Equation(s):
// \inst|Decoder0~18_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~18 .extended_lut = "off";
defparam \inst|Decoder0~18 .lut_mask = 64'h0000000000020000;
defparam \inst|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[29][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][29] .is_wysiwyg = "true";
defparam \inst|regs[29][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[29]~305 (
// Equation(s):
// \inst|rd2[29]~305_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][29]~q  ) ) )

	.dataa(!\inst|regs[17][29]~q ),
	.datab(!\inst|regs[21][29]~q ),
	.datac(!\inst|regs[25][29]~q ),
	.datad(!\inst|regs[29][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[29]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[29]~305 .extended_lut = "off";
defparam \inst|rd2[29]~305 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[29]~305 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~19 (
// Equation(s):
// \inst|Decoder0~19_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~19 .extended_lut = "off";
defparam \inst|Decoder0~19 .lut_mask = 64'h0000200000000000;
defparam \inst|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][29] .is_wysiwyg = "true";
defparam \inst|regs[18][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~20 (
// Equation(s):
// \inst|Decoder0~20_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~20 .extended_lut = "off";
defparam \inst|Decoder0~20 .lut_mask = 64'h0000002000000000;
defparam \inst|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[22][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][29] .is_wysiwyg = "true";
defparam \inst|regs[22][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~21 (
// Equation(s):
// \inst|Decoder0~21_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~21 .extended_lut = "off";
defparam \inst|Decoder0~21 .lut_mask = 64'h0000020000000000;
defparam \inst|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[26][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][29] .is_wysiwyg = "true";
defparam \inst|regs[26][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~22 (
// Equation(s):
// \inst|Decoder0~22_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~22 .extended_lut = "off";
defparam \inst|Decoder0~22 .lut_mask = 64'h0000000200000000;
defparam \inst|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[30][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][29] .is_wysiwyg = "true";
defparam \inst|regs[30][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[29]~306 (
// Equation(s):
// \inst|rd2[29]~306_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][29]~q  ) ) )

	.dataa(!\inst|regs[18][29]~q ),
	.datab(!\inst|regs[22][29]~q ),
	.datac(!\inst|regs[26][29]~q ),
	.datad(!\inst|regs[30][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[29]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[29]~306 .extended_lut = "off";
defparam \inst|rd2[29]~306 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[29]~306 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~23 (
// Equation(s):
// \inst|Decoder0~23_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~23 .extended_lut = "off";
defparam \inst|Decoder0~23 .lut_mask = 64'h0000000000002000;
defparam \inst|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][29] .is_wysiwyg = "true";
defparam \inst|regs[19][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~24 (
// Equation(s):
// \inst|Decoder0~24_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~24 .extended_lut = "off";
defparam \inst|Decoder0~24 .lut_mask = 64'h0000000000000020;
defparam \inst|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[23][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][29] .is_wysiwyg = "true";
defparam \inst|regs[23][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~25 (
// Equation(s):
// \inst|Decoder0~25_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~25 .extended_lut = "off";
defparam \inst|Decoder0~25 .lut_mask = 64'h0000000000000200;
defparam \inst|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[27][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][29] .is_wysiwyg = "true";
defparam \inst|regs[27][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~26 (
// Equation(s):
// \inst|Decoder0~26_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~26 .extended_lut = "off";
defparam \inst|Decoder0~26 .lut_mask = 64'h0000000000000002;
defparam \inst|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[31][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][29] .is_wysiwyg = "true";
defparam \inst|regs[31][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[29]~307 (
// Equation(s):
// \inst|rd2[29]~307_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][29]~q  ) ) )

	.dataa(!\inst|regs[19][29]~q ),
	.datab(!\inst|regs[23][29]~q ),
	.datac(!\inst|regs[27][29]~q ),
	.datad(!\inst|regs[31][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[29]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[29]~307 .extended_lut = "off";
defparam \inst|rd2[29]~307 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[29]~307 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[29]~308 (
// Equation(s):
// \inst|rd2[29]~308_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[29]~307_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[29]~306_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[29]~305_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[29]~304_combout  ) ) )

	.dataa(!\inst|rd2[29]~304_combout ),
	.datab(!\inst|rd2[29]~305_combout ),
	.datac(!\inst|rd2[29]~306_combout ),
	.datad(!\inst|rd2[29]~307_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[29]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[29]~308 .extended_lut = "off";
defparam \inst|rd2[29]~308 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[29]~308 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~0 (
// Equation(s):
// \inst|Decoder0~0_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~0 .extended_lut = "off";
defparam \inst|Decoder0~0 .lut_mask = 64'h0008000000000000;
defparam \inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][29] .is_wysiwyg = "true";
defparam \inst|regs[12][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~1 (
// Equation(s):
// \inst|Decoder0~1_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~1 .extended_lut = "off";
defparam \inst|Decoder0~1 .lut_mask = 64'h0000000000080000;
defparam \inst|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[13][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][29] .is_wysiwyg = "true";
defparam \inst|regs[13][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~2 (
// Equation(s):
// \inst|Decoder0~2_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~2 .extended_lut = "off";
defparam \inst|Decoder0~2 .lut_mask = 64'h0000000800000000;
defparam \inst|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[14][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][29] .is_wysiwyg = "true";
defparam \inst|regs[14][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~3 (
// Equation(s):
// \inst|Decoder0~3_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~3 .extended_lut = "off";
defparam \inst|Decoder0~3 .lut_mask = 64'h0000000000000008;
defparam \inst|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[15][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][29] .is_wysiwyg = "true";
defparam \inst|regs[15][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[29]~309 (
// Equation(s):
// \inst|rd2[29]~309_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][29]~q  ) ) )

	.dataa(!\inst|regs[12][29]~q ),
	.datab(!\inst|regs[13][29]~q ),
	.datac(!\inst|regs[14][29]~q ),
	.datad(!\inst|regs[15][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[29]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[29]~309 .extended_lut = "off";
defparam \inst|rd2[29]~309 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[29]~309 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~4 (
// Equation(s):
// \inst|Decoder0~4_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~4 .extended_lut = "off";
defparam \inst|Decoder0~4 .lut_mask = 64'h0080000000000000;
defparam \inst|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][29] .is_wysiwyg = "true";
defparam \inst|regs[4][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~5 (
// Equation(s):
// \inst|Decoder0~5_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~5 .extended_lut = "off";
defparam \inst|Decoder0~5 .lut_mask = 64'h0000000000800000;
defparam \inst|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[5][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][29] .is_wysiwyg = "true";
defparam \inst|regs[5][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~6 (
// Equation(s):
// \inst|Decoder0~6_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~6 .extended_lut = "off";
defparam \inst|Decoder0~6 .lut_mask = 64'h0000008000000000;
defparam \inst|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[6][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][29] .is_wysiwyg = "true";
defparam \inst|regs[6][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~7 (
// Equation(s):
// \inst|Decoder0~7_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & \inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~7 .extended_lut = "off";
defparam \inst|Decoder0~7 .lut_mask = 64'h0000000000000080;
defparam \inst|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[7][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][29] .is_wysiwyg = "true";
defparam \inst|regs[7][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[29]~310 (
// Equation(s):
// \inst|rd2[29]~310_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][29]~q  ) ) )

	.dataa(!\inst|regs[4][29]~q ),
	.datab(!\inst|regs[5][29]~q ),
	.datac(!\inst|regs[6][29]~q ),
	.datad(!\inst|regs[7][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[29]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[29]~310 .extended_lut = "off";
defparam \inst|rd2[29]~310 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[29]~310 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~8 (
// Equation(s):
// \inst|Decoder0~8_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~8 .extended_lut = "off";
defparam \inst|Decoder0~8 .lut_mask = 64'h0000000080000000;
defparam \inst|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][29] .is_wysiwyg = "true";
defparam \inst|regs[1][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~9 (
// Equation(s):
// \inst|Decoder0~9_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~9 .extended_lut = "off";
defparam \inst|Decoder0~9 .lut_mask = 64'h0000800000000000;
defparam \inst|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[2][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][29] .is_wysiwyg = "true";
defparam \inst|regs[2][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~10 (
// Equation(s):
// \inst|Decoder0~10_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~10 .extended_lut = "off";
defparam \inst|Decoder0~10 .lut_mask = 64'h0000000000008000;
defparam \inst|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[3][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][29] .is_wysiwyg = "true";
defparam \inst|regs[3][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[29]~311 (
// Equation(s):
// \inst|rd2[29]~311_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][29]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][29]~q ),
	.datac(!\inst|regs[2][29]~q ),
	.datad(!\inst|regs[3][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[29]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[29]~311 .extended_lut = "off";
defparam \inst|rd2[29]~311 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[29]~311 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[29]~312 (
// Equation(s):
// \inst|rd2[29]~312_combout  = ( \inst|rd2[29]~311_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # ((\inst|rd2[29]~310_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[29]~309_combout )))) ) ) # ( !\inst|rd2[29]~311_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// ((\inst|rd2[29]~310_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[29]~309_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[29]~309_combout ),
	.datad(!\inst|rd2[29]~310_combout ),
	.datae(!\inst|rd2[29]~311_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[29]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[29]~312 .extended_lut = "off";
defparam \inst|rd2[29]~312 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd2[29]~312 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~0 (
// Equation(s):
// \inst|rd2[9]~0_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((!\inst20|altsyncram_component|auto_generated|q_a [23]) # (\inst20|altsyncram_component|auto_generated|q_a 
// [22]))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( (!\inst20|altsyncram_component|auto_generated|q_a [24] & (((!\inst20|altsyncram_component|auto_generated|q_a [23] & \inst20|altsyncram_component|auto_generated|q_a [21])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [22]))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~0 .extended_lut = "off";
defparam \inst|rd2[9]~0 .lut_mask = 64'h0A8A8A8A0A8A8A8A;
defparam \inst|rd2[9]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~27 (
// Equation(s):
// \inst|Decoder0~27_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~27 .extended_lut = "off";
defparam \inst|Decoder0~27 .lut_mask = 64'h0800000000000000;
defparam \inst|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][29] .is_wysiwyg = "true";
defparam \inst|regs[8][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~28 (
// Equation(s):
// \inst|Decoder0~28_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~28 .extended_lut = "off";
defparam \inst|Decoder0~28 .lut_mask = 64'h0000000008000000;
defparam \inst|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[9][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][29] .is_wysiwyg = "true";
defparam \inst|regs[9][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~29 (
// Equation(s):
// \inst|Decoder0~29_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~29 .extended_lut = "off";
defparam \inst|Decoder0~29 .lut_mask = 64'h0000080000000000;
defparam \inst|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[10][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][29] .is_wysiwyg = "true";
defparam \inst|regs[10][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~30 (
// Equation(s):
// \inst|Decoder0~30_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~30 .extended_lut = "off";
defparam \inst|Decoder0~30 .lut_mask = 64'h0000000000000800;
defparam \inst|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[11][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][29] .is_wysiwyg = "true";
defparam \inst|regs[11][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[29]~313 (
// Equation(s):
// \inst|rd2[29]~313_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][29]~q  ) ) )

	.dataa(!\inst|regs[8][29]~q ),
	.datab(!\inst|regs[9][29]~q ),
	.datac(!\inst|regs[10][29]~q ),
	.datad(!\inst|regs[11][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[29]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[29]~313 .extended_lut = "off";
defparam \inst|rd2[29]~313 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[29]~313 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~1 (
// Equation(s):
// \inst|rd2[12]~1_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [24] & (\inst20|altsyncram_component|auto_generated|q_a [23] & !\inst20|altsyncram_component|auto_generated|q_a [22]))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~1 .extended_lut = "off";
defparam \inst|rd2[12]~1 .lut_mask = 64'h2020202020202020;
defparam \inst|rd2[12]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[29]~314 (
// Equation(s):
// \inst|rd2[29]~314_combout  = ( \inst|rd2[29]~313_combout  & ( \inst|rd2[12]~1_combout  ) ) # ( !\inst|rd2[29]~313_combout  & ( \inst|rd2[12]~1_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [24] & (((\inst|rd2[29]~312_combout  & 
// \inst|rd2[9]~0_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [24] & (((\inst|rd2[29]~312_combout  & \inst|rd2[9]~0_combout )) # (\inst|rd2[29]~308_combout ))) ) ) ) # ( \inst|rd2[29]~313_combout  & ( !\inst|rd2[12]~1_combout  & ( 
// (!\inst20|altsyncram_component|auto_generated|q_a [24] & (((\inst|rd2[29]~312_combout  & \inst|rd2[9]~0_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [24] & (((\inst|rd2[29]~312_combout  & \inst|rd2[9]~0_combout )) # 
// (\inst|rd2[29]~308_combout ))) ) ) ) # ( !\inst|rd2[29]~313_combout  & ( !\inst|rd2[12]~1_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [24] & (((\inst|rd2[29]~312_combout  & \inst|rd2[9]~0_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [24] & (((\inst|rd2[29]~312_combout  & \inst|rd2[9]~0_combout )) # (\inst|rd2[29]~308_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[29]~308_combout ),
	.datac(!\inst|rd2[29]~312_combout ),
	.datad(!\inst|rd2[9]~0_combout ),
	.datae(!\inst|rd2[29]~313_combout ),
	.dataf(!\inst|rd2[12]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[29]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[29]~314 .extended_lut = "off";
defparam \inst|rd2[29]~314 .lut_mask = 64'h111F111F111FFFFF;
defparam \inst|rd2[29]~314 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE0";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C07EF";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0D8C";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~0 (
// Equation(s):
// \inst|rd1[9]~0_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( (!\inst20|altsyncram_component|auto_generated|q_a [19] & ((!\inst20|altsyncram_component|auto_generated|q_a [18]) # (\inst20|altsyncram_component|auto_generated|q_a 
// [17]))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( (!\inst20|altsyncram_component|auto_generated|q_a [19] & (((!\inst20|altsyncram_component|auto_generated|q_a [18] & \inst20|altsyncram_component|auto_generated|q_a [16])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [17]))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~0 .extended_lut = "off";
defparam \inst|rd1[9]~0 .lut_mask = 64'h0A8A8A8A0A8A8A8A;
defparam \inst|rd1[9]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~1 (
// Equation(s):
// \inst|rd1[12]~1_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [19] & (\inst20|altsyncram_component|auto_generated|q_a [18] & !\inst20|altsyncram_component|auto_generated|q_a [17]))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~1 .extended_lut = "off";
defparam \inst|rd1[12]~1 .lut_mask = 64'h2020202020202020;
defparam \inst|rd1[12]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|WideOr0~0 (
// Equation(s):
// \inst4|WideOr0~0_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [2] & ( \inst17|Decoder2~0_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst20|altsyncram_component|auto_generated|q_a [6] & 
// (\inst20|altsyncram_component|auto_generated|q_a [4] & !\inst20|altsyncram_component|auto_generated|q_a [3])) # (\inst20|altsyncram_component|auto_generated|q_a [6] & (!\inst20|altsyncram_component|auto_generated|q_a [4])))) ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [2] & ( \inst17|Decoder2~0_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [3] & ((!\inst20|altsyncram_component|auto_generated|q_a [5] & (!\inst20|altsyncram_component|auto_generated|q_a 
// [6])) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst20|altsyncram_component|auto_generated|q_a [4]))))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst17|Decoder2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|WideOr0~0 .extended_lut = "off";
defparam \inst4|WideOr0~0 .lut_mask = 64'h00000000B8001210;
defparam \inst4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|imm[31]~0 (
// Equation(s):
// \inst4|imm[31]~0_combout  = (\inst20|altsyncram_component|auto_generated|q_a [31] & \inst4|WideOr0~0_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [31]),
	.datab(!\inst4|WideOr0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|imm[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|imm[31]~0 .extended_lut = "off";
defparam \inst4|imm[31]~0 .lut_mask = 64'h1111111111111111;
defparam \inst4|imm[31]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][31] .is_wysiwyg = "true";
defparam \inst|regs[20][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][31] .is_wysiwyg = "true";
defparam \inst|regs[24][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][31] .is_wysiwyg = "true";
defparam \inst|regs[28][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[31]~95 (
// Equation(s):
// \inst|rd2[31]~95_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][31]~q  ) ) )

	.dataa(!\inst|regs[16][31]~q ),
	.datab(!\inst|regs[20][31]~q ),
	.datac(!\inst|regs[24][31]~q ),
	.datad(!\inst|regs[28][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[31]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[31]~95 .extended_lut = "off";
defparam \inst|rd2[31]~95 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[31]~95 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][31] .is_wysiwyg = "true";
defparam \inst|regs[17][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][31] .is_wysiwyg = "true";
defparam \inst|regs[21][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][31] .is_wysiwyg = "true";
defparam \inst|regs[25][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][31] .is_wysiwyg = "true";
defparam \inst|regs[29][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[31]~96 (
// Equation(s):
// \inst|rd2[31]~96_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][31]~q  ) ) )

	.dataa(!\inst|regs[17][31]~q ),
	.datab(!\inst|regs[21][31]~q ),
	.datac(!\inst|regs[25][31]~q ),
	.datad(!\inst|regs[29][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[31]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[31]~96 .extended_lut = "off";
defparam \inst|rd2[31]~96 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[31]~96 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][31] .is_wysiwyg = "true";
defparam \inst|regs[18][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][31] .is_wysiwyg = "true";
defparam \inst|regs[22][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][31] .is_wysiwyg = "true";
defparam \inst|regs[26][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][31] .is_wysiwyg = "true";
defparam \inst|regs[30][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[31]~97 (
// Equation(s):
// \inst|rd2[31]~97_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][31]~q  ) ) )

	.dataa(!\inst|regs[18][31]~q ),
	.datab(!\inst|regs[22][31]~q ),
	.datac(!\inst|regs[26][31]~q ),
	.datad(!\inst|regs[30][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[31]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[31]~97 .extended_lut = "off";
defparam \inst|rd2[31]~97 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[31]~97 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][31] .is_wysiwyg = "true";
defparam \inst|regs[19][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][31] .is_wysiwyg = "true";
defparam \inst|regs[23][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][31] .is_wysiwyg = "true";
defparam \inst|regs[27][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][31] .is_wysiwyg = "true";
defparam \inst|regs[31][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[31]~98 (
// Equation(s):
// \inst|rd2[31]~98_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][31]~q  ) ) )

	.dataa(!\inst|regs[19][31]~q ),
	.datab(!\inst|regs[23][31]~q ),
	.datac(!\inst|regs[27][31]~q ),
	.datad(!\inst|regs[31][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[31]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[31]~98 .extended_lut = "off";
defparam \inst|rd2[31]~98 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[31]~98 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[31]~99 (
// Equation(s):
// \inst|rd2[31]~99_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[31]~98_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[31]~97_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[31]~96_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[31]~95_combout  ) ) )

	.dataa(!\inst|rd2[31]~95_combout ),
	.datab(!\inst|rd2[31]~96_combout ),
	.datac(!\inst|rd2[31]~97_combout ),
	.datad(!\inst|rd2[31]~98_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[31]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[31]~99 .extended_lut = "off";
defparam \inst|rd2[31]~99 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[31]~99 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][31] .is_wysiwyg = "true";
defparam \inst|regs[12][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][31] .is_wysiwyg = "true";
defparam \inst|regs[13][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][31] .is_wysiwyg = "true";
defparam \inst|regs[14][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][31] .is_wysiwyg = "true";
defparam \inst|regs[15][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[31]~100 (
// Equation(s):
// \inst|rd2[31]~100_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][31]~q  ) ) )

	.dataa(!\inst|regs[12][31]~q ),
	.datab(!\inst|regs[13][31]~q ),
	.datac(!\inst|regs[14][31]~q ),
	.datad(!\inst|regs[15][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[31]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[31]~100 .extended_lut = "off";
defparam \inst|rd2[31]~100 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[31]~100 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][31] .is_wysiwyg = "true";
defparam \inst|regs[4][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][31] .is_wysiwyg = "true";
defparam \inst|regs[5][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][31] .is_wysiwyg = "true";
defparam \inst|regs[6][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][31] .is_wysiwyg = "true";
defparam \inst|regs[7][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[31]~101 (
// Equation(s):
// \inst|rd2[31]~101_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][31]~q  ) ) )

	.dataa(!\inst|regs[4][31]~q ),
	.datab(!\inst|regs[5][31]~q ),
	.datac(!\inst|regs[6][31]~q ),
	.datad(!\inst|regs[7][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[31]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[31]~101 .extended_lut = "off";
defparam \inst|rd2[31]~101 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[31]~101 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][31] .is_wysiwyg = "true";
defparam \inst|regs[1][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][31] .is_wysiwyg = "true";
defparam \inst|regs[2][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][31] .is_wysiwyg = "true";
defparam \inst|regs[3][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[31]~102 (
// Equation(s):
// \inst|rd2[31]~102_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][31]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][31]~q ),
	.datac(!\inst|regs[2][31]~q ),
	.datad(!\inst|regs[3][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[31]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[31]~102 .extended_lut = "off";
defparam \inst|rd2[31]~102 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[31]~102 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[31]~103 (
// Equation(s):
// \inst|rd2[31]~103_combout  = ( \inst|rd2[31]~102_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # ((\inst|rd2[31]~101_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[31]~100_combout )))) ) ) # ( !\inst|rd2[31]~102_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// ((\inst|rd2[31]~101_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[31]~100_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[31]~100_combout ),
	.datad(!\inst|rd2[31]~101_combout ),
	.datae(!\inst|rd2[31]~102_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[31]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[31]~103 .extended_lut = "off";
defparam \inst|rd2[31]~103 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd2[31]~103 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][31] .is_wysiwyg = "true";
defparam \inst|regs[8][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][31] .is_wysiwyg = "true";
defparam \inst|regs[9][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][31] .is_wysiwyg = "true";
defparam \inst|regs[10][31] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][31] .is_wysiwyg = "true";
defparam \inst|regs[11][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[31]~104 (
// Equation(s):
// \inst|rd2[31]~104_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][31]~q  ) ) )

	.dataa(!\inst|regs[8][31]~q ),
	.datab(!\inst|regs[9][31]~q ),
	.datac(!\inst|regs[10][31]~q ),
	.datad(!\inst|regs[11][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[31]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[31]~104 .extended_lut = "off";
defparam \inst|rd2[31]~104 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[31]~104 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[31]~105 (
// Equation(s):
// \inst|rd2[31]~105_combout  = ( \inst|rd2[31]~103_combout  & ( \inst|rd2[31]~104_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[31]~99_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[31]~103_combout  & ( \inst|rd2[31]~104_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[31]~99_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( \inst|rd2[31]~103_combout  & ( !\inst|rd2[31]~104_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[31]~99_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( !\inst|rd2[31]~103_combout  & ( !\inst|rd2[31]~104_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[31]~99_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[31]~99_combout ),
	.datae(!\inst|rd2[31]~103_combout ),
	.dataf(!\inst|rd2[31]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[31]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[31]~105 .extended_lut = "off";
defparam \inst|rd2[31]~105 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd2[31]~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Decoder2~4 (
// Equation(s):
// \inst17|Decoder2~4_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [0] & ( (\inst20|altsyncram_component|auto_generated|q_a [5] & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (!\inst20|altsyncram_component|auto_generated|q_a [2] & 
// \inst20|altsyncram_component|auto_generated|q_a [1]))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Decoder2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Decoder2~4 .extended_lut = "off";
defparam \inst17|Decoder2~4 .lut_mask = 64'h0000004000000040;
defparam \inst17|Decoder2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009110";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Equal0~0 (
// Equation(s):
// \inst17|Equal0~0_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [28] & (!\inst20|altsyncram_component|auto_generated|q_a [27] & (!\inst20|altsyncram_component|auto_generated|q_a [26] & !\inst20|altsyncram_component|auto_generated|q_a [25])))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [27]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Equal0~0 .extended_lut = "off";
defparam \inst17|Equal0~0 .lut_mask = 64'h8000800080008000;
defparam \inst17|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Equal0~1 (
// Equation(s):
// \inst17|Equal0~1_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [31] & (\inst20|altsyncram_component|auto_generated|q_a [30] & (!\inst20|altsyncram_component|auto_generated|q_a [29] & \inst17|Equal0~0_combout )))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [31]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\inst17|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Equal0~1 .extended_lut = "off";
defparam \inst17|Equal0~1 .lut_mask = 64'h0020002000200020;
defparam \inst17|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|alu_op[1]~0 (
// Equation(s):
// \inst17|alu_op[1]~0_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [6] & (\inst20|altsyncram_component|auto_generated|q_a [4] & (\inst17|Decoder2~4_combout  & !\inst17|Equal0~1_combout )))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst17|Decoder2~4_combout ),
	.datad(!\inst17|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|alu_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|alu_op[1]~0 .extended_lut = "off";
defparam \inst17|alu_op[1]~0 .lut_mask = 64'h0200020002000200;
defparam \inst17|alu_op[1]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|alu_op[1]~1 (
// Equation(s):
// \inst17|alu_op[1]~1_combout  = (\inst17|alu_op[1]~0_combout  & ((\inst20|altsyncram_component|auto_generated|q_a [12]) # (\inst20|altsyncram_component|auto_generated|q_a [14])))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst17|alu_op[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|alu_op[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|alu_op[1]~1 .extended_lut = "off";
defparam \inst17|alu_op[1]~1 .lut_mask = 64'h0707070707070707;
defparam \inst17|alu_op[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|alu_origin~1 (
// Equation(s):
// \inst17|alu_origin~1_combout  = (\inst20|altsyncram_component|auto_generated|q_a [5] & (\inst17|alu_origin~0_combout  & \inst17|Decoder2~1_combout ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~0_combout ),
	.datac(!\inst17|Decoder2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|alu_origin~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|alu_origin~1 .extended_lut = "off";
defparam \inst17|alu_origin~1 .lut_mask = 64'h0101010101010101;
defparam \inst17|alu_origin~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|Decoder0~11 (
// Equation(s):
// \inst|Decoder0~11_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [8] & ( !\inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|Decoder2~3_combout  & (\inst20|altsyncram_component|auto_generated|q_a [11] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [10] & !\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\inst17|Decoder2~3_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Decoder0~11 .extended_lut = "off";
defparam \inst|Decoder0~11 .lut_mask = 64'h2000000000000000;
defparam \inst|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][2] .is_wysiwyg = "true";
defparam \inst|regs[16][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[20][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][2] .is_wysiwyg = "true";
defparam \inst|regs[20][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][2] .is_wysiwyg = "true";
defparam \inst|regs[24][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][2] .is_wysiwyg = "true";
defparam \inst|regs[28][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~76 (
// Equation(s):
// \inst|rd2[2]~76_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][2]~q  ) ) )

	.dataa(!\inst|regs[16][2]~q ),
	.datab(!\inst|regs[20][2]~q ),
	.datac(!\inst|regs[24][2]~q ),
	.datad(!\inst|regs[28][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~76 .extended_lut = "off";
defparam \inst|rd2[2]~76 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[2]~76 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][2] .is_wysiwyg = "true";
defparam \inst|regs[17][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][2] .is_wysiwyg = "true";
defparam \inst|regs[21][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][2] .is_wysiwyg = "true";
defparam \inst|regs[25][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][2] .is_wysiwyg = "true";
defparam \inst|regs[29][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~77 (
// Equation(s):
// \inst|rd2[2]~77_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][2]~q  ) ) )

	.dataa(!\inst|regs[17][2]~q ),
	.datab(!\inst|regs[21][2]~q ),
	.datac(!\inst|regs[25][2]~q ),
	.datad(!\inst|regs[29][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~77 .extended_lut = "off";
defparam \inst|rd2[2]~77 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[2]~77 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][2] .is_wysiwyg = "true";
defparam \inst|regs[18][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][2] .is_wysiwyg = "true";
defparam \inst|regs[22][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][2] .is_wysiwyg = "true";
defparam \inst|regs[26][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][2] .is_wysiwyg = "true";
defparam \inst|regs[30][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~78 (
// Equation(s):
// \inst|rd2[2]~78_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][2]~q  ) ) )

	.dataa(!\inst|regs[18][2]~q ),
	.datab(!\inst|regs[22][2]~q ),
	.datac(!\inst|regs[26][2]~q ),
	.datad(!\inst|regs[30][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~78 .extended_lut = "off";
defparam \inst|rd2[2]~78 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[2]~78 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][2] .is_wysiwyg = "true";
defparam \inst|regs[19][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][2] .is_wysiwyg = "true";
defparam \inst|regs[23][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][2] .is_wysiwyg = "true";
defparam \inst|regs[27][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][2] .is_wysiwyg = "true";
defparam \inst|regs[31][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~79 (
// Equation(s):
// \inst|rd2[2]~79_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][2]~q  ) ) )

	.dataa(!\inst|regs[19][2]~q ),
	.datab(!\inst|regs[23][2]~q ),
	.datac(!\inst|regs[27][2]~q ),
	.datad(!\inst|regs[31][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~79 .extended_lut = "off";
defparam \inst|rd2[2]~79 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[2]~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~80 (
// Equation(s):
// \inst|rd2[2]~80_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[2]~79_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[2]~78_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[2]~77_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[2]~76_combout  ) ) )

	.dataa(!\inst|rd2[2]~76_combout ),
	.datab(!\inst|rd2[2]~77_combout ),
	.datac(!\inst|rd2[2]~78_combout ),
	.datad(!\inst|rd2[2]~79_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~80 .extended_lut = "off";
defparam \inst|rd2[2]~80 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[2]~80 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][2] .is_wysiwyg = "true";
defparam \inst|regs[8][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][2] .is_wysiwyg = "true";
defparam \inst|regs[9][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][2] .is_wysiwyg = "true";
defparam \inst|regs[10][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][2] .is_wysiwyg = "true";
defparam \inst|regs[11][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~339 (
// Equation(s):
// \inst|rd2[2]~339_combout  = ( \inst|regs[10][2]~q  & ( \inst|regs[11][2]~q  & ( ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][2]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[9][2]~q )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\inst|regs[10][2]~q  & ( \inst|regs[11][2]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][2]~q )) # 
// (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[9][2]~q ))))) # (\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( \inst|regs[10][2]~q  & ( !\inst|regs[11][2]~q  & 
// ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][2]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[9][2]~q ))))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21] & (!\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( !\inst|regs[10][2]~q  & ( !\inst|regs[11][2]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & 
// ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][2]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[9][2]~q ))))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\inst|regs[8][2]~q ),
	.datad(!\inst|regs[9][2]~q ),
	.datae(!\inst|regs[10][2]~q ),
	.dataf(!\inst|regs[11][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~339 .extended_lut = "off";
defparam \inst|rd2[2]~339 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \inst|rd2[2]~339 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~81 (
// Equation(s):
// \inst|rd2[2]~81_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [24] & (\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & \inst|rd2[2]~339_combout )))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\inst|rd2[2]~339_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~81 .extended_lut = "off";
defparam \inst|rd2[2]~81 .lut_mask = 64'h0020002000200020;
defparam \inst|rd2[2]~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~337 (
// Equation(s):
// \inst|rd2[2]~337_combout  = (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[2]~80_combout )) # (\inst|rd2[2]~83_combout )) # (\inst|rd2[2]~81_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[2]~80_combout ),
	.datac(!\inst|rd2[2]~81_combout ),
	.datad(!\inst|rd2[2]~83_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~337 .extended_lut = "off";
defparam \inst|rd2[2]~337 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \inst|rd2[2]~337 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector20~3 (
// Equation(s):
// \inst4|Selector20~3_combout  = ( \inst4|Selector20~1_combout  & ( \inst4|Selector20~2_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [11] & !\inst4|Selector20~0_combout ) ) ) ) # ( \inst4|Selector20~1_combout  & ( 
// !\inst4|Selector20~2_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & (\inst17|Decoder2~0_combout  & !\inst4|Selector20~0_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst17|Decoder2~0_combout ),
	.datad(!\inst4|Selector20~0_combout ),
	.datae(!\inst4|Selector20~1_combout ),
	.dataf(!\inst4|Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector20~3 .extended_lut = "off";
defparam \inst4|Selector20~3 .lut_mask = 64'h0000050000003300;
defparam \inst4|Selector20~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|imm[5]~2 (
// Equation(s):
// \inst4|imm[5]~2_combout  = (\inst20|altsyncram_component|auto_generated|q_a [25] & (\inst17|Decoder2~0_combout  & \inst4|WideOr2~0_combout ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\inst17|Decoder2~0_combout ),
	.datac(!\inst4|WideOr2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|imm[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|imm[5]~2 .extended_lut = "off";
defparam \inst4|imm[5]~2 .lut_mask = 64'h0101010101010101;
defparam \inst4|imm[5]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][5] .is_wysiwyg = "true";
defparam \inst|regs[20][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][5] .is_wysiwyg = "true";
defparam \inst|regs[24][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][5] .is_wysiwyg = "true";
defparam \inst|regs[28][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[5]~43 (
// Equation(s):
// \inst|rd2[5]~43_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][5]~q  ) ) )

	.dataa(!\inst|regs[16][5]~q ),
	.datab(!\inst|regs[20][5]~q ),
	.datac(!\inst|regs[24][5]~q ),
	.datad(!\inst|regs[28][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[5]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[5]~43 .extended_lut = "off";
defparam \inst|rd2[5]~43 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[5]~43 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][5] .is_wysiwyg = "true";
defparam \inst|regs[17][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][5] .is_wysiwyg = "true";
defparam \inst|regs[21][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][5] .is_wysiwyg = "true";
defparam \inst|regs[25][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][5] .is_wysiwyg = "true";
defparam \inst|regs[29][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[5]~44 (
// Equation(s):
// \inst|rd2[5]~44_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][5]~q  ) ) )

	.dataa(!\inst|regs[17][5]~q ),
	.datab(!\inst|regs[21][5]~q ),
	.datac(!\inst|regs[25][5]~q ),
	.datad(!\inst|regs[29][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[5]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[5]~44 .extended_lut = "off";
defparam \inst|rd2[5]~44 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[5]~44 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][5] .is_wysiwyg = "true";
defparam \inst|regs[18][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][5] .is_wysiwyg = "true";
defparam \inst|regs[22][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][5] .is_wysiwyg = "true";
defparam \inst|regs[26][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][5] .is_wysiwyg = "true";
defparam \inst|regs[30][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[5]~45 (
// Equation(s):
// \inst|rd2[5]~45_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][5]~q  ) ) )

	.dataa(!\inst|regs[18][5]~q ),
	.datab(!\inst|regs[22][5]~q ),
	.datac(!\inst|regs[26][5]~q ),
	.datad(!\inst|regs[30][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[5]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[5]~45 .extended_lut = "off";
defparam \inst|rd2[5]~45 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[5]~45 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][5] .is_wysiwyg = "true";
defparam \inst|regs[19][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][5] .is_wysiwyg = "true";
defparam \inst|regs[23][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][5] .is_wysiwyg = "true";
defparam \inst|regs[27][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][5] .is_wysiwyg = "true";
defparam \inst|regs[31][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[5]~46 (
// Equation(s):
// \inst|rd2[5]~46_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][5]~q  ) ) )

	.dataa(!\inst|regs[19][5]~q ),
	.datab(!\inst|regs[23][5]~q ),
	.datac(!\inst|regs[27][5]~q ),
	.datad(!\inst|regs[31][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[5]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[5]~46 .extended_lut = "off";
defparam \inst|rd2[5]~46 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[5]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[5]~47 (
// Equation(s):
// \inst|rd2[5]~47_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[5]~46_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[5]~45_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[5]~44_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[5]~43_combout  ) ) )

	.dataa(!\inst|rd2[5]~43_combout ),
	.datab(!\inst|rd2[5]~44_combout ),
	.datac(!\inst|rd2[5]~45_combout ),
	.datad(!\inst|rd2[5]~46_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[5]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[5]~47 .extended_lut = "off";
defparam \inst|rd2[5]~47 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[5]~47 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][5] .is_wysiwyg = "true";
defparam \inst|regs[8][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][5] .is_wysiwyg = "true";
defparam \inst|regs[9][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][5] .is_wysiwyg = "true";
defparam \inst|regs[10][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][5] .is_wysiwyg = "true";
defparam \inst|regs[11][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[5]~48 (
// Equation(s):
// \inst|rd2[5]~48_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][5]~q  ) ) )

	.dataa(!\inst|regs[8][5]~q ),
	.datab(!\inst|regs[9][5]~q ),
	.datac(!\inst|regs[10][5]~q ),
	.datad(!\inst|regs[11][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[5]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[5]~48 .extended_lut = "off";
defparam \inst|rd2[5]~48 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[5]~48 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][5] .is_wysiwyg = "true";
defparam \inst|regs[1][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|regs[2][5]~6 (
// Equation(s):
// \inst|regs[2][5]~6_combout  = !\inst15|o[5]~27_combout 

	.dataa(!\inst15|o[5]~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|regs[2][5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|regs[2][5]~6 .extended_lut = "off";
defparam \inst|regs[2][5]~6 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst|regs[2][5]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[2][5] (
	.clk(\clk~input_o ),
	.d(\inst|regs[2][5]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][5] .is_wysiwyg = "true";
defparam \inst|regs[2][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][5] .is_wysiwyg = "true";
defparam \inst|regs[3][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[5]~49 (
// Equation(s):
// \inst|rd2[5]~49_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( !\inst|regs[2][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][5]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][5]~q ),
	.datac(!\inst|regs[2][5]~q ),
	.datad(!\inst|regs[3][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[5]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[5]~49 .extended_lut = "off";
defparam \inst|rd2[5]~49 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd2[5]~49 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][5] .is_wysiwyg = "true";
defparam \inst|regs[12][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][5] .is_wysiwyg = "true";
defparam \inst|regs[13][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][5] .is_wysiwyg = "true";
defparam \inst|regs[14][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][5] .is_wysiwyg = "true";
defparam \inst|regs[15][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[5]~50 (
// Equation(s):
// \inst|rd2[5]~50_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][5]~q  ) ) )

	.dataa(!\inst|regs[12][5]~q ),
	.datab(!\inst|regs[13][5]~q ),
	.datac(!\inst|regs[14][5]~q ),
	.datad(!\inst|regs[15][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[5]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[5]~50 .extended_lut = "off";
defparam \inst|rd2[5]~50 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[5]~50 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][5] .is_wysiwyg = "true";
defparam \inst|regs[4][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][5] .is_wysiwyg = "true";
defparam \inst|regs[5][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][5] .is_wysiwyg = "true";
defparam \inst|regs[6][5] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][5] .is_wysiwyg = "true";
defparam \inst|regs[7][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[5]~51 (
// Equation(s):
// \inst|rd2[5]~51_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][5]~q  ) ) )

	.dataa(!\inst|regs[4][5]~q ),
	.datab(!\inst|regs[5][5]~q ),
	.datac(!\inst|regs[6][5]~q ),
	.datad(!\inst|regs[7][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[5]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[5]~51 .extended_lut = "off";
defparam \inst|rd2[5]~51 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[5]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[5]~52 (
// Equation(s):
// \inst|rd2[5]~52_combout  = ( \inst|rd2[5]~51_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[5]~49_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [22]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [23] & (((\inst|rd2[5]~50_combout )))) ) ) # ( !\inst|rd2[5]~51_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst|rd2[5]~49_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[5]~50_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[5]~49_combout ),
	.datad(!\inst|rd2[5]~50_combout ),
	.datae(!\inst|rd2[5]~51_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[5]~52 .extended_lut = "off";
defparam \inst|rd2[5]~52 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd2[5]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[5]~53 (
// Equation(s):
// \inst|rd2[5]~53_combout  = ( \inst|rd2[5]~48_combout  & ( \inst|rd2[5]~52_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[5]~47_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[5]~48_combout  & ( \inst|rd2[5]~52_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[5]~47_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( \inst|rd2[5]~48_combout  & ( !\inst|rd2[5]~52_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[5]~47_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( !\inst|rd2[5]~48_combout  & ( !\inst|rd2[5]~52_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[5]~47_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[5]~47_combout ),
	.datae(!\inst|rd2[5]~48_combout ),
	.dataf(!\inst|rd2[5]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[5]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[5]~53 .extended_lut = "off";
defparam \inst|rd2[5]~53 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd2[5]~53 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][6] .is_wysiwyg = "true";
defparam \inst|regs[20][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][6] .is_wysiwyg = "true";
defparam \inst|regs[24][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][6] .is_wysiwyg = "true";
defparam \inst|regs[28][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[6]~32 (
// Equation(s):
// \inst|rd2[6]~32_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][6]~q  ) ) )

	.dataa(!\inst|regs[16][6]~q ),
	.datab(!\inst|regs[20][6]~q ),
	.datac(!\inst|regs[24][6]~q ),
	.datad(!\inst|regs[28][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[6]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[6]~32 .extended_lut = "off";
defparam \inst|rd2[6]~32 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[6]~32 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][6] .is_wysiwyg = "true";
defparam \inst|regs[17][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][6] .is_wysiwyg = "true";
defparam \inst|regs[21][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][6] .is_wysiwyg = "true";
defparam \inst|regs[25][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][6] .is_wysiwyg = "true";
defparam \inst|regs[29][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[6]~33 (
// Equation(s):
// \inst|rd2[6]~33_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][6]~q  ) ) )

	.dataa(!\inst|regs[17][6]~q ),
	.datab(!\inst|regs[21][6]~q ),
	.datac(!\inst|regs[25][6]~q ),
	.datad(!\inst|regs[29][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[6]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[6]~33 .extended_lut = "off";
defparam \inst|rd2[6]~33 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[6]~33 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][6] .is_wysiwyg = "true";
defparam \inst|regs[18][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][6] .is_wysiwyg = "true";
defparam \inst|regs[22][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][6] .is_wysiwyg = "true";
defparam \inst|regs[26][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][6] .is_wysiwyg = "true";
defparam \inst|regs[30][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[6]~34 (
// Equation(s):
// \inst|rd2[6]~34_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][6]~q  ) ) )

	.dataa(!\inst|regs[18][6]~q ),
	.datab(!\inst|regs[22][6]~q ),
	.datac(!\inst|regs[26][6]~q ),
	.datad(!\inst|regs[30][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[6]~34 .extended_lut = "off";
defparam \inst|rd2[6]~34 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[6]~34 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][6] .is_wysiwyg = "true";
defparam \inst|regs[19][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][6] .is_wysiwyg = "true";
defparam \inst|regs[23][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][6] .is_wysiwyg = "true";
defparam \inst|regs[27][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][6] .is_wysiwyg = "true";
defparam \inst|regs[31][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[6]~35 (
// Equation(s):
// \inst|rd2[6]~35_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][6]~q  ) ) )

	.dataa(!\inst|regs[19][6]~q ),
	.datab(!\inst|regs[23][6]~q ),
	.datac(!\inst|regs[27][6]~q ),
	.datad(!\inst|regs[31][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[6]~35 .extended_lut = "off";
defparam \inst|rd2[6]~35 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[6]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[6]~36 (
// Equation(s):
// \inst|rd2[6]~36_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[6]~35_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[6]~34_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[6]~33_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[6]~32_combout  ) ) )

	.dataa(!\inst|rd2[6]~32_combout ),
	.datab(!\inst|rd2[6]~33_combout ),
	.datac(!\inst|rd2[6]~34_combout ),
	.datad(!\inst|rd2[6]~35_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[6]~36 .extended_lut = "off";
defparam \inst|rd2[6]~36 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[6]~36 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][6] .is_wysiwyg = "true";
defparam \inst|regs[8][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][6] .is_wysiwyg = "true";
defparam \inst|regs[9][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][6] .is_wysiwyg = "true";
defparam \inst|regs[10][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][6] .is_wysiwyg = "true";
defparam \inst|regs[11][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[6]~37 (
// Equation(s):
// \inst|rd2[6]~37_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][6]~q  ) ) )

	.dataa(!\inst|regs[8][6]~q ),
	.datab(!\inst|regs[9][6]~q ),
	.datac(!\inst|regs[10][6]~q ),
	.datad(!\inst|regs[11][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[6]~37 .extended_lut = "off";
defparam \inst|rd2[6]~37 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[6]~37 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][6] .is_wysiwyg = "true";
defparam \inst|regs[1][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|regs[2][6]~5 (
// Equation(s):
// \inst|regs[2][6]~5_combout  = !\inst15|o[6]~26_combout 

	.dataa(!\inst15|o[6]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|regs[2][6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|regs[2][6]~5 .extended_lut = "off";
defparam \inst|regs[2][6]~5 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst|regs[2][6]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[2][6] (
	.clk(\clk~input_o ),
	.d(\inst|regs[2][6]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][6] .is_wysiwyg = "true";
defparam \inst|regs[2][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][6] .is_wysiwyg = "true";
defparam \inst|regs[3][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[6]~38 (
// Equation(s):
// \inst|rd2[6]~38_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( !\inst|regs[2][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][6]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][6]~q ),
	.datac(!\inst|regs[2][6]~q ),
	.datad(!\inst|regs[3][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[6]~38 .extended_lut = "off";
defparam \inst|rd2[6]~38 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd2[6]~38 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][6] .is_wysiwyg = "true";
defparam \inst|regs[12][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][6] .is_wysiwyg = "true";
defparam \inst|regs[13][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][6] .is_wysiwyg = "true";
defparam \inst|regs[14][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][6] .is_wysiwyg = "true";
defparam \inst|regs[15][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[6]~39 (
// Equation(s):
// \inst|rd2[6]~39_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][6]~q  ) ) )

	.dataa(!\inst|regs[12][6]~q ),
	.datab(!\inst|regs[13][6]~q ),
	.datac(!\inst|regs[14][6]~q ),
	.datad(!\inst|regs[15][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[6]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[6]~39 .extended_lut = "off";
defparam \inst|rd2[6]~39 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[6]~39 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][6] .is_wysiwyg = "true";
defparam \inst|regs[4][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][6] .is_wysiwyg = "true";
defparam \inst|regs[5][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][6] .is_wysiwyg = "true";
defparam \inst|regs[6][6] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][6] .is_wysiwyg = "true";
defparam \inst|regs[7][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[6]~40 (
// Equation(s):
// \inst|rd2[6]~40_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][6]~q  ) ) )

	.dataa(!\inst|regs[4][6]~q ),
	.datab(!\inst|regs[5][6]~q ),
	.datac(!\inst|regs[6][6]~q ),
	.datad(!\inst|regs[7][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[6]~40 .extended_lut = "off";
defparam \inst|rd2[6]~40 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[6]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[6]~41 (
// Equation(s):
// \inst|rd2[6]~41_combout  = ( \inst|rd2[6]~40_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[6]~38_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [22]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [23] & (((\inst|rd2[6]~39_combout )))) ) ) # ( !\inst|rd2[6]~40_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst|rd2[6]~38_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[6]~39_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[6]~38_combout ),
	.datad(!\inst|rd2[6]~39_combout ),
	.datae(!\inst|rd2[6]~40_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[6]~41 .extended_lut = "off";
defparam \inst|rd2[6]~41 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd2[6]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[6]~42 (
// Equation(s):
// \inst|rd2[6]~42_combout  = ( \inst|rd2[6]~37_combout  & ( \inst|rd2[6]~41_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[6]~36_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[6]~37_combout  & ( \inst|rd2[6]~41_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[6]~36_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( \inst|rd2[6]~37_combout  & ( !\inst|rd2[6]~41_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[6]~36_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( !\inst|rd2[6]~37_combout  & ( !\inst|rd2[6]~41_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[6]~36_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[6]~36_combout ),
	.datae(!\inst|rd2[6]~37_combout ),
	.dataf(!\inst|rd2[6]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[6]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[6]~42 .extended_lut = "off";
defparam \inst|rd2[6]~42 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd2[6]~42 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][7] .is_wysiwyg = "true";
defparam \inst|regs[8][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][7] .is_wysiwyg = "true";
defparam \inst|regs[9][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][7] .is_wysiwyg = "true";
defparam \inst|regs[10][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][7] .is_wysiwyg = "true";
defparam \inst|regs[11][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~343 (
// Equation(s):
// \inst|rd2[7]~343_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][7]~q  ) ) )

	.dataa(!\inst|regs[8][7]~q ),
	.datab(!\inst|regs[9][7]~q ),
	.datac(!\inst|regs[10][7]~q ),
	.datad(!\inst|regs[11][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~343 .extended_lut = "off";
defparam \inst|rd2[7]~343 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[7]~343 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~29 (
// Equation(s):
// \inst|rd2[7]~29_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [24] & (\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & \inst|rd2[7]~343_combout )))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\inst|rd2[7]~343_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~29 .extended_lut = "off";
defparam \inst|rd2[7]~29 .lut_mask = 64'h0020002000200020;
defparam \inst|rd2[7]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][7] .is_wysiwyg = "true";
defparam \inst|regs[4][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][7] .is_wysiwyg = "true";
defparam \inst|regs[5][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][7] .is_wysiwyg = "true";
defparam \inst|regs[6][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][7] .is_wysiwyg = "true";
defparam \inst|regs[7][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~30 (
// Equation(s):
// \inst|rd2[7]~30_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][7]~q  ) ) )

	.dataa(!\inst|regs[4][7]~q ),
	.datab(!\inst|regs[5][7]~q ),
	.datac(!\inst|regs[6][7]~q ),
	.datad(!\inst|regs[7][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~30 .extended_lut = "off";
defparam \inst|rd2[7]~30 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[7]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][7] .is_wysiwyg = "true";
defparam \inst|regs[12][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][7] .is_wysiwyg = "true";
defparam \inst|regs[13][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][7] .is_wysiwyg = "true";
defparam \inst|regs[14][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][7] .is_wysiwyg = "true";
defparam \inst|regs[15][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~344 (
// Equation(s):
// \inst|rd2[7]~344_combout  = ( \inst|regs[14][7]~q  & ( \inst|regs[15][7]~q  & ( ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][7]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][7]~q )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\inst|regs[14][7]~q  & ( \inst|regs[15][7]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][7]~q )) 
// # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][7]~q ))))) # (\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( \inst|regs[14][7]~q  & ( !\inst|regs[15][7]~q 
//  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][7]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][7]~q ))))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21] & (!\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( !\inst|regs[14][7]~q  & ( !\inst|regs[15][7]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & 
// ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][7]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][7]~q ))))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\inst|regs[12][7]~q ),
	.datad(!\inst|regs[13][7]~q ),
	.datae(!\inst|regs[14][7]~q ),
	.dataf(!\inst|regs[15][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~344 .extended_lut = "off";
defparam \inst|rd2[7]~344 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \inst|rd2[7]~344 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][7] .is_wysiwyg = "true";
defparam \inst|regs[1][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|regs[2][7]~4 (
// Equation(s):
// \inst|regs[2][7]~4_combout  = !\inst15|o[7]~25_combout 

	.dataa(!\inst15|o[7]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|regs[2][7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|regs[2][7]~4 .extended_lut = "off";
defparam \inst|regs[2][7]~4 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst|regs[2][7]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[2][7] (
	.clk(\clk~input_o ),
	.d(\inst|regs[2][7]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][7] .is_wysiwyg = "true";
defparam \inst|regs[2][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][7] .is_wysiwyg = "true";
defparam \inst|regs[3][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~345 (
// Equation(s):
// \inst|rd2[7]~345_combout  = ( \inst|regs[3][7]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[1][7]~q ))) # (\inst20|altsyncram_component|auto_generated|q_a [21] & 
// (((!\inst|regs[2][7]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20]))) ) ) # ( !\inst|regs[3][7]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[1][7]~q ))) 
// # (\inst20|altsyncram_component|auto_generated|q_a [21] & (!\inst20|altsyncram_component|auto_generated|q_a [20] & ((!\inst|regs[2][7]~q )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\inst|regs[1][7]~q ),
	.datad(!\inst|regs[2][7]~q ),
	.datae(!\inst|regs[3][7]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~345 .extended_lut = "off";
defparam \inst|rd2[7]~345 .lut_mask = 64'h4602571346025713;
defparam \inst|rd2[7]~345 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~31 (
// Equation(s):
// \inst|rd2[7]~31_combout  = ( \inst|rd2[7]~344_combout  & ( \inst|rd2[7]~345_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a 
// [22]) # (\inst|rd2[7]~30_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\inst|rd2[7]~344_combout  & ( \inst|rd2[7]~345_combout  & ( 
// (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # (\inst|rd2[7]~30_combout )))) ) ) ) # ( \inst|rd2[7]~344_combout  & ( 
// !\inst|rd2[7]~345_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [22] & (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((\inst|rd2[7]~30_combout ) # (\inst20|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( 
// !\inst|rd2[7]~344_combout  & ( !\inst|rd2[7]~345_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst|rd2[7]~30_combout  & !\inst20|altsyncram_component|auto_generated|q_a 
// [24]))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[7]~30_combout ),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\inst|rd2[7]~344_combout ),
	.dataf(!\inst|rd2[7]~345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~31 .extended_lut = "off";
defparam \inst|rd2[7]~31 .lut_mask = 64'h020013008A009B00;
defparam \inst|rd2[7]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~336 (
// Equation(s):
// \inst|rd2[7]~336_combout  = (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[7]~28_combout )) # (\inst|rd2[7]~31_combout )) # (\inst|rd2[7]~29_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[7]~28_combout ),
	.datac(!\inst|rd2[7]~29_combout ),
	.datad(!\inst|rd2[7]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~336 .extended_lut = "off";
defparam \inst|rd2[7]~336 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \inst|rd2[7]~336 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][8] .is_wysiwyg = "true";
defparam \inst|regs[20][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][8] .is_wysiwyg = "true";
defparam \inst|regs[24][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][8] .is_wysiwyg = "true";
defparam \inst|regs[28][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[8]~13 (
// Equation(s):
// \inst|rd2[8]~13_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][8]~q  ) ) )

	.dataa(!\inst|regs[16][8]~q ),
	.datab(!\inst|regs[20][8]~q ),
	.datac(!\inst|regs[24][8]~q ),
	.datad(!\inst|regs[28][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[8]~13 .extended_lut = "off";
defparam \inst|rd2[8]~13 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[8]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][8] .is_wysiwyg = "true";
defparam \inst|regs[17][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][8] .is_wysiwyg = "true";
defparam \inst|regs[21][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][8] .is_wysiwyg = "true";
defparam \inst|regs[25][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][8] .is_wysiwyg = "true";
defparam \inst|regs[29][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[8]~14 (
// Equation(s):
// \inst|rd2[8]~14_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][8]~q  ) ) )

	.dataa(!\inst|regs[17][8]~q ),
	.datab(!\inst|regs[21][8]~q ),
	.datac(!\inst|regs[25][8]~q ),
	.datad(!\inst|regs[29][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[8]~14 .extended_lut = "off";
defparam \inst|rd2[8]~14 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[8]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][8] .is_wysiwyg = "true";
defparam \inst|regs[18][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][8] .is_wysiwyg = "true";
defparam \inst|regs[22][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][8] .is_wysiwyg = "true";
defparam \inst|regs[26][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][8] .is_wysiwyg = "true";
defparam \inst|regs[30][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[8]~15 (
// Equation(s):
// \inst|rd2[8]~15_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][8]~q  ) ) )

	.dataa(!\inst|regs[18][8]~q ),
	.datab(!\inst|regs[22][8]~q ),
	.datac(!\inst|regs[26][8]~q ),
	.datad(!\inst|regs[30][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[8]~15 .extended_lut = "off";
defparam \inst|rd2[8]~15 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[8]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][8] .is_wysiwyg = "true";
defparam \inst|regs[19][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][8] .is_wysiwyg = "true";
defparam \inst|regs[23][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][8] .is_wysiwyg = "true";
defparam \inst|regs[27][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][8] .is_wysiwyg = "true";
defparam \inst|regs[31][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[8]~16 (
// Equation(s):
// \inst|rd2[8]~16_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][8]~q  ) ) )

	.dataa(!\inst|regs[19][8]~q ),
	.datab(!\inst|regs[23][8]~q ),
	.datac(!\inst|regs[27][8]~q ),
	.datad(!\inst|regs[31][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[8]~16 .extended_lut = "off";
defparam \inst|rd2[8]~16 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[8]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[8]~17 (
// Equation(s):
// \inst|rd2[8]~17_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[8]~16_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[8]~15_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[8]~14_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[8]~13_combout  ) ) )

	.dataa(!\inst|rd2[8]~13_combout ),
	.datab(!\inst|rd2[8]~14_combout ),
	.datac(!\inst|rd2[8]~15_combout ),
	.datad(!\inst|rd2[8]~16_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[8]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[8]~17 .extended_lut = "off";
defparam \inst|rd2[8]~17 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[8]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][8] .is_wysiwyg = "true";
defparam \inst|regs[8][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][8] .is_wysiwyg = "true";
defparam \inst|regs[9][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][8] .is_wysiwyg = "true";
defparam \inst|regs[10][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][8] .is_wysiwyg = "true";
defparam \inst|regs[11][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[8]~18 (
// Equation(s):
// \inst|rd2[8]~18_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][8]~q  ) ) )

	.dataa(!\inst|regs[8][8]~q ),
	.datab(!\inst|regs[9][8]~q ),
	.datac(!\inst|regs[10][8]~q ),
	.datad(!\inst|regs[11][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[8]~18 .extended_lut = "off";
defparam \inst|rd2[8]~18 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[8]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][8] .is_wysiwyg = "true";
defparam \inst|regs[1][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|regs[2][8]~3 (
// Equation(s):
// \inst|regs[2][8]~3_combout  = !\inst15|o[8]~24_combout 

	.dataa(!\inst15|o[8]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|regs[2][8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|regs[2][8]~3 .extended_lut = "off";
defparam \inst|regs[2][8]~3 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst|regs[2][8]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[2][8] (
	.clk(\clk~input_o ),
	.d(\inst|regs[2][8]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][8] .is_wysiwyg = "true";
defparam \inst|regs[2][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][8] .is_wysiwyg = "true";
defparam \inst|regs[3][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[8]~19 (
// Equation(s):
// \inst|rd2[8]~19_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( !\inst|regs[2][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][8]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][8]~q ),
	.datac(!\inst|regs[2][8]~q ),
	.datad(!\inst|regs[3][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[8]~19 .extended_lut = "off";
defparam \inst|rd2[8]~19 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd2[8]~19 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][8] .is_wysiwyg = "true";
defparam \inst|regs[12][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][8] .is_wysiwyg = "true";
defparam \inst|regs[13][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][8] .is_wysiwyg = "true";
defparam \inst|regs[14][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][8] .is_wysiwyg = "true";
defparam \inst|regs[15][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[8]~20 (
// Equation(s):
// \inst|rd2[8]~20_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][8]~q  ) ) )

	.dataa(!\inst|regs[12][8]~q ),
	.datab(!\inst|regs[13][8]~q ),
	.datac(!\inst|regs[14][8]~q ),
	.datad(!\inst|regs[15][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[8]~20 .extended_lut = "off";
defparam \inst|rd2[8]~20 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[8]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][8] .is_wysiwyg = "true";
defparam \inst|regs[4][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][8] .is_wysiwyg = "true";
defparam \inst|regs[5][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][8] .is_wysiwyg = "true";
defparam \inst|regs[6][8] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][8] .is_wysiwyg = "true";
defparam \inst|regs[7][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[8]~21 (
// Equation(s):
// \inst|rd2[8]~21_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][8]~q  ) ) )

	.dataa(!\inst|regs[4][8]~q ),
	.datab(!\inst|regs[5][8]~q ),
	.datac(!\inst|regs[6][8]~q ),
	.datad(!\inst|regs[7][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[8]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[8]~21 .extended_lut = "off";
defparam \inst|rd2[8]~21 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[8]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[8]~22 (
// Equation(s):
// \inst|rd2[8]~22_combout  = ( \inst|rd2[8]~21_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[8]~19_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [22]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [23] & (((\inst|rd2[8]~20_combout )))) ) ) # ( !\inst|rd2[8]~21_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst|rd2[8]~19_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[8]~20_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[8]~19_combout ),
	.datad(!\inst|rd2[8]~20_combout ),
	.datae(!\inst|rd2[8]~21_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[8]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[8]~22 .extended_lut = "off";
defparam \inst|rd2[8]~22 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd2[8]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[8]~23 (
// Equation(s):
// \inst|rd2[8]~23_combout  = ( \inst|rd2[8]~18_combout  & ( \inst|rd2[8]~22_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[8]~17_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[8]~18_combout  & ( \inst|rd2[8]~22_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[8]~17_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( \inst|rd2[8]~18_combout  & ( !\inst|rd2[8]~22_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[8]~17_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( !\inst|rd2[8]~18_combout  & ( !\inst|rd2[8]~22_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[8]~17_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[8]~17_combout ),
	.datae(!\inst|rd2[8]~18_combout ),
	.dataf(!\inst|rd2[8]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[8]~23 .extended_lut = "off";
defparam \inst|rd2[8]~23 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd2[8]~23 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][9] .is_wysiwyg = "true";
defparam \inst|regs[20][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][9] .is_wysiwyg = "true";
defparam \inst|regs[24][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][9] .is_wysiwyg = "true";
defparam \inst|regs[28][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~2 (
// Equation(s):
// \inst|rd2[9]~2_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][9]~q  ) ) )

	.dataa(!\inst|regs[16][9]~q ),
	.datab(!\inst|regs[20][9]~q ),
	.datac(!\inst|regs[24][9]~q ),
	.datad(!\inst|regs[28][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~2 .extended_lut = "off";
defparam \inst|rd2[9]~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[9]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][9] .is_wysiwyg = "true";
defparam \inst|regs[17][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][9] .is_wysiwyg = "true";
defparam \inst|regs[21][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][9] .is_wysiwyg = "true";
defparam \inst|regs[25][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][9] .is_wysiwyg = "true";
defparam \inst|regs[29][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~3 (
// Equation(s):
// \inst|rd2[9]~3_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][9]~q  ) ) )

	.dataa(!\inst|regs[17][9]~q ),
	.datab(!\inst|regs[21][9]~q ),
	.datac(!\inst|regs[25][9]~q ),
	.datad(!\inst|regs[29][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~3 .extended_lut = "off";
defparam \inst|rd2[9]~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[9]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][9] .is_wysiwyg = "true";
defparam \inst|regs[18][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][9] .is_wysiwyg = "true";
defparam \inst|regs[22][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][9] .is_wysiwyg = "true";
defparam \inst|regs[26][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][9] .is_wysiwyg = "true";
defparam \inst|regs[30][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~4 (
// Equation(s):
// \inst|rd2[9]~4_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][9]~q  ) ) )

	.dataa(!\inst|regs[18][9]~q ),
	.datab(!\inst|regs[22][9]~q ),
	.datac(!\inst|regs[26][9]~q ),
	.datad(!\inst|regs[30][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~4 .extended_lut = "off";
defparam \inst|rd2[9]~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[9]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][9] .is_wysiwyg = "true";
defparam \inst|regs[19][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][9] .is_wysiwyg = "true";
defparam \inst|regs[23][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][9] .is_wysiwyg = "true";
defparam \inst|regs[27][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][9] .is_wysiwyg = "true";
defparam \inst|regs[31][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~5 (
// Equation(s):
// \inst|rd2[9]~5_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][9]~q  ) ) )

	.dataa(!\inst|regs[19][9]~q ),
	.datab(!\inst|regs[23][9]~q ),
	.datac(!\inst|regs[27][9]~q ),
	.datad(!\inst|regs[31][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~5 .extended_lut = "off";
defparam \inst|rd2[9]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[9]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~6 (
// Equation(s):
// \inst|rd2[9]~6_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[9]~5_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[9]~4_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[9]~3_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[9]~2_combout  ) ) )

	.dataa(!\inst|rd2[9]~2_combout ),
	.datab(!\inst|rd2[9]~3_combout ),
	.datac(!\inst|rd2[9]~4_combout ),
	.datad(!\inst|rd2[9]~5_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~6 .extended_lut = "off";
defparam \inst|rd2[9]~6 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[9]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][9] .is_wysiwyg = "true";
defparam \inst|regs[8][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][9] .is_wysiwyg = "true";
defparam \inst|regs[9][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][9] .is_wysiwyg = "true";
defparam \inst|regs[10][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][9] .is_wysiwyg = "true";
defparam \inst|regs[11][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~7 (
// Equation(s):
// \inst|rd2[9]~7_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][9]~q  ) ) )

	.dataa(!\inst|regs[8][9]~q ),
	.datab(!\inst|regs[9][9]~q ),
	.datac(!\inst|regs[10][9]~q ),
	.datad(!\inst|regs[11][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~7 .extended_lut = "off";
defparam \inst|rd2[9]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[9]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][9] .is_wysiwyg = "true";
defparam \inst|regs[1][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|regs[2][9]~2 (
// Equation(s):
// \inst|regs[2][9]~2_combout  = !\inst15|o[9]~23_combout 

	.dataa(!\inst15|o[9]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|regs[2][9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|regs[2][9]~2 .extended_lut = "off";
defparam \inst|regs[2][9]~2 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst|regs[2][9]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[2][9] (
	.clk(\clk~input_o ),
	.d(\inst|regs[2][9]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][9] .is_wysiwyg = "true";
defparam \inst|regs[2][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][9] .is_wysiwyg = "true";
defparam \inst|regs[3][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~8 (
// Equation(s):
// \inst|rd2[9]~8_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( !\inst|regs[2][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][9]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][9]~q ),
	.datac(!\inst|regs[2][9]~q ),
	.datad(!\inst|regs[3][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~8 .extended_lut = "off";
defparam \inst|rd2[9]~8 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd2[9]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][9] .is_wysiwyg = "true";
defparam \inst|regs[12][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][9] .is_wysiwyg = "true";
defparam \inst|regs[13][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][9] .is_wysiwyg = "true";
defparam \inst|regs[14][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][9] .is_wysiwyg = "true";
defparam \inst|regs[15][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~9 (
// Equation(s):
// \inst|rd2[9]~9_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][9]~q  ) ) )

	.dataa(!\inst|regs[12][9]~q ),
	.datab(!\inst|regs[13][9]~q ),
	.datac(!\inst|regs[14][9]~q ),
	.datad(!\inst|regs[15][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~9 .extended_lut = "off";
defparam \inst|rd2[9]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[9]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][9] .is_wysiwyg = "true";
defparam \inst|regs[4][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][9] .is_wysiwyg = "true";
defparam \inst|regs[5][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][9] .is_wysiwyg = "true";
defparam \inst|regs[6][9] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][9] .is_wysiwyg = "true";
defparam \inst|regs[7][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~10 (
// Equation(s):
// \inst|rd2[9]~10_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][9]~q  ) ) )

	.dataa(!\inst|regs[4][9]~q ),
	.datab(!\inst|regs[5][9]~q ),
	.datac(!\inst|regs[6][9]~q ),
	.datad(!\inst|regs[7][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~10 .extended_lut = "off";
defparam \inst|rd2[9]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[9]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~11 (
// Equation(s):
// \inst|rd2[9]~11_combout  = ( \inst|rd2[9]~10_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[9]~8_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [22]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [23] & (((\inst|rd2[9]~9_combout )))) ) ) # ( !\inst|rd2[9]~10_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst|rd2[9]~8_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[9]~9_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[9]~8_combout ),
	.datad(!\inst|rd2[9]~9_combout ),
	.datae(!\inst|rd2[9]~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~11 .extended_lut = "off";
defparam \inst|rd2[9]~11 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd2[9]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[9]~12 (
// Equation(s):
// \inst|rd2[9]~12_combout  = ( \inst|rd2[9]~7_combout  & ( \inst|rd2[9]~11_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[9]~6_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[9]~7_combout  & ( \inst|rd2[9]~11_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[9]~6_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( \inst|rd2[9]~7_combout  & ( !\inst|rd2[9]~11_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[9]~6_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( !\inst|rd2[9]~7_combout  & ( !\inst|rd2[9]~11_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[9]~6_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[9]~6_combout ),
	.datae(!\inst|rd2[9]~7_combout ),
	.dataf(!\inst|rd2[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[9]~12 .extended_lut = "off";
defparam \inst|rd2[9]~12 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd2[9]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[9]~12_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[9]~23 (
// Equation(s):
// \inst15|o[9]~23_combout  = ( \inst2|Selector22~3_combout  & ( \inst18|altsyncram_component|auto_generated|q_a [9] & ( (!\inst17|WideOr2~0_combout ) # ((\inst20|altsyncram_component|auto_generated|q_a [29] & \inst4|WideOr2~1_combout )) ) ) ) # ( 
// !\inst2|Selector22~3_combout  & ( \inst18|altsyncram_component|auto_generated|q_a [9] & ( (!\inst17|WideOr2~0_combout  & (((!\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & (\inst20|altsyncram_component|auto_generated|q_a [29] & 
// (\inst4|WideOr2~1_combout ))) ) ) ) # ( \inst2|Selector22~3_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [9] & ( (!\inst17|WideOr2~0_combout  & (((\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & 
// (\inst20|altsyncram_component|auto_generated|q_a [29] & (\inst4|WideOr2~1_combout ))) ) ) ) # ( !\inst2|Selector22~3_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [9] & ( (\inst20|altsyncram_component|auto_generated|q_a [29] & 
// (\inst4|WideOr2~1_combout  & \inst17|WideOr2~0_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [29]),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst17|WideOr2~0_combout ),
	.datad(!\inst17|Decoder2~2_combout ),
	.datae(!\inst2|Selector22~3_combout ),
	.dataf(!\inst18|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[9]~23 .extended_lut = "off";
defparam \inst15|o[9]~23 .lut_mask = 64'h010101F1F101F1F1;
defparam \inst15|o[9]~23 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][9] (
	.clk(\clk~input_o ),
	.d(\inst15|o[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][9] .is_wysiwyg = "true";
defparam \inst|regs[16][9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~2 (
// Equation(s):
// \inst|rd1[9]~2_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][9]~q  ) ) )

	.dataa(!\inst|regs[16][9]~q ),
	.datab(!\inst|regs[20][9]~q ),
	.datac(!\inst|regs[24][9]~q ),
	.datad(!\inst|regs[28][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~2 .extended_lut = "off";
defparam \inst|rd1[9]~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[9]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~3 (
// Equation(s):
// \inst|rd1[9]~3_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][9]~q  ) ) )

	.dataa(!\inst|regs[17][9]~q ),
	.datab(!\inst|regs[21][9]~q ),
	.datac(!\inst|regs[25][9]~q ),
	.datad(!\inst|regs[29][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~3 .extended_lut = "off";
defparam \inst|rd1[9]~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[9]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~4 (
// Equation(s):
// \inst|rd1[9]~4_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][9]~q  ) ) )

	.dataa(!\inst|regs[18][9]~q ),
	.datab(!\inst|regs[22][9]~q ),
	.datac(!\inst|regs[26][9]~q ),
	.datad(!\inst|regs[30][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~4 .extended_lut = "off";
defparam \inst|rd1[9]~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[9]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~5 (
// Equation(s):
// \inst|rd1[9]~5_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][9]~q  ) ) )

	.dataa(!\inst|regs[19][9]~q ),
	.datab(!\inst|regs[23][9]~q ),
	.datac(!\inst|regs[27][9]~q ),
	.datad(!\inst|regs[31][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~5 .extended_lut = "off";
defparam \inst|rd1[9]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[9]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~6 (
// Equation(s):
// \inst|rd1[9]~6_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[9]~5_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[9]~4_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[9]~3_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[9]~2_combout  ) ) )

	.dataa(!\inst|rd1[9]~2_combout ),
	.datab(!\inst|rd1[9]~3_combout ),
	.datac(!\inst|rd1[9]~4_combout ),
	.datad(!\inst|rd1[9]~5_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~6 .extended_lut = "off";
defparam \inst|rd1[9]~6 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[9]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~7 (
// Equation(s):
// \inst|rd1[9]~7_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][9]~q  ) ) )

	.dataa(!\inst|regs[8][9]~q ),
	.datab(!\inst|regs[9][9]~q ),
	.datac(!\inst|regs[10][9]~q ),
	.datad(!\inst|regs[11][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~7 .extended_lut = "off";
defparam \inst|rd1[9]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[9]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~8 (
// Equation(s):
// \inst|rd1[9]~8_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( !\inst|regs[2][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][9]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][9]~q ),
	.datac(!\inst|regs[2][9]~q ),
	.datad(!\inst|regs[3][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~8 .extended_lut = "off";
defparam \inst|rd1[9]~8 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd1[9]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~9 (
// Equation(s):
// \inst|rd1[9]~9_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][9]~q  ) ) )

	.dataa(!\inst|regs[12][9]~q ),
	.datab(!\inst|regs[13][9]~q ),
	.datac(!\inst|regs[14][9]~q ),
	.datad(!\inst|regs[15][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~9 .extended_lut = "off";
defparam \inst|rd1[9]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[9]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~10 (
// Equation(s):
// \inst|rd1[9]~10_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][9]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][9]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][9]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][9]~q  ) ) )

	.dataa(!\inst|regs[4][9]~q ),
	.datab(!\inst|regs[5][9]~q ),
	.datac(!\inst|regs[6][9]~q ),
	.datad(!\inst|regs[7][9]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~10 .extended_lut = "off";
defparam \inst|rd1[9]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[9]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~11 (
// Equation(s):
// \inst|rd1[9]~11_combout  = ( \inst|rd1[9]~10_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[9]~8_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [18] & (((\inst|rd1[9]~9_combout )))) ) ) # ( !\inst|rd1[9]~10_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & (\inst|rd1[9]~8_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[9]~9_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[9]~8_combout ),
	.datad(!\inst|rd1[9]~9_combout ),
	.datae(!\inst|rd1[9]~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~11 .extended_lut = "off";
defparam \inst|rd1[9]~11 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[9]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[9]~12 (
// Equation(s):
// \inst|rd1[9]~12_combout  = ( \inst|rd1[9]~7_combout  & ( \inst|rd1[9]~11_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[9]~6_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[9]~7_combout  & ( \inst|rd1[9]~11_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[9]~6_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[9]~7_combout  & ( !\inst|rd1[9]~11_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[9]~6_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[9]~7_combout  & ( !\inst|rd1[9]~11_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[9]~6_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[9]~6_combout ),
	.datae(!\inst|rd1[9]~7_combout ),
	.dataf(!\inst|rd1[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[9]~12 .extended_lut = "off";
defparam \inst|rd1[9]~12 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[9]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][7] .is_wysiwyg = "true";
defparam \inst|regs[20][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][7] .is_wysiwyg = "true";
defparam \inst|regs[24][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][7] .is_wysiwyg = "true";
defparam \inst|regs[28][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[7]~24 (
// Equation(s):
// \inst|rd1[7]~24_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][7]~q  ) ) )

	.dataa(!\inst|regs[16][7]~q ),
	.datab(!\inst|regs[20][7]~q ),
	.datac(!\inst|regs[24][7]~q ),
	.datad(!\inst|regs[28][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[7]~24 .extended_lut = "off";
defparam \inst|rd1[7]~24 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[7]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][7] .is_wysiwyg = "true";
defparam \inst|regs[17][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][7] .is_wysiwyg = "true";
defparam \inst|regs[21][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][7] .is_wysiwyg = "true";
defparam \inst|regs[25][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][7] .is_wysiwyg = "true";
defparam \inst|regs[29][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[7]~25 (
// Equation(s):
// \inst|rd1[7]~25_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][7]~q  ) ) )

	.dataa(!\inst|regs[17][7]~q ),
	.datab(!\inst|regs[21][7]~q ),
	.datac(!\inst|regs[25][7]~q ),
	.datad(!\inst|regs[29][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[7]~25 .extended_lut = "off";
defparam \inst|rd1[7]~25 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[7]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][7] .is_wysiwyg = "true";
defparam \inst|regs[18][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][7] .is_wysiwyg = "true";
defparam \inst|regs[22][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][7] .is_wysiwyg = "true";
defparam \inst|regs[26][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][7] .is_wysiwyg = "true";
defparam \inst|regs[30][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[7]~26 (
// Equation(s):
// \inst|rd1[7]~26_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][7]~q  ) ) )

	.dataa(!\inst|regs[18][7]~q ),
	.datab(!\inst|regs[22][7]~q ),
	.datac(!\inst|regs[26][7]~q ),
	.datad(!\inst|regs[30][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[7]~26 .extended_lut = "off";
defparam \inst|rd1[7]~26 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[7]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][7] .is_wysiwyg = "true";
defparam \inst|regs[19][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][7] .is_wysiwyg = "true";
defparam \inst|regs[23][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][7] .is_wysiwyg = "true";
defparam \inst|regs[27][7] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][7] .is_wysiwyg = "true";
defparam \inst|regs[31][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[7]~27 (
// Equation(s):
// \inst|rd1[7]~27_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][7]~q  ) ) )

	.dataa(!\inst|regs[19][7]~q ),
	.datab(!\inst|regs[23][7]~q ),
	.datac(!\inst|regs[27][7]~q ),
	.datad(!\inst|regs[31][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[7]~27 .extended_lut = "off";
defparam \inst|rd1[7]~27 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[7]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[7]~28 (
// Equation(s):
// \inst|rd1[7]~28_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[7]~27_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[7]~26_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[7]~25_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[7]~24_combout  ) ) )

	.dataa(!\inst|rd1[7]~24_combout ),
	.datab(!\inst|rd1[7]~25_combout ),
	.datac(!\inst|rd1[7]~26_combout ),
	.datad(!\inst|rd1[7]~27_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[7]~28 .extended_lut = "off";
defparam \inst|rd1[7]~28 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[7]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[7]~29 (
// Equation(s):
// \inst|rd1[7]~29_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][7]~q  ) ) )

	.dataa(!\inst|regs[8][7]~q ),
	.datab(!\inst|regs[9][7]~q ),
	.datac(!\inst|regs[10][7]~q ),
	.datad(!\inst|regs[11][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[7]~29 .extended_lut = "off";
defparam \inst|rd1[7]~29 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[7]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[7]~30 (
// Equation(s):
// \inst|rd1[7]~30_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( !\inst|regs[2][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][7]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][7]~q ),
	.datac(!\inst|regs[2][7]~q ),
	.datad(!\inst|regs[3][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[7]~30 .extended_lut = "off";
defparam \inst|rd1[7]~30 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd1[7]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[7]~31 (
// Equation(s):
// \inst|rd1[7]~31_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][7]~q  ) ) )

	.dataa(!\inst|regs[12][7]~q ),
	.datab(!\inst|regs[13][7]~q ),
	.datac(!\inst|regs[14][7]~q ),
	.datad(!\inst|regs[15][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[7]~31 .extended_lut = "off";
defparam \inst|rd1[7]~31 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[7]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[7]~32 (
// Equation(s):
// \inst|rd1[7]~32_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][7]~q  ) ) )

	.dataa(!\inst|regs[4][7]~q ),
	.datab(!\inst|regs[5][7]~q ),
	.datac(!\inst|regs[6][7]~q ),
	.datad(!\inst|regs[7][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[7]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[7]~32 .extended_lut = "off";
defparam \inst|rd1[7]~32 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[7]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[7]~33 (
// Equation(s):
// \inst|rd1[7]~33_combout  = ( \inst|rd1[7]~32_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[7]~30_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [18] & (((\inst|rd1[7]~31_combout )))) ) ) # ( !\inst|rd1[7]~32_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & (\inst|rd1[7]~30_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[7]~31_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[7]~30_combout ),
	.datad(!\inst|rd1[7]~31_combout ),
	.datae(!\inst|rd1[7]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[7]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[7]~33 .extended_lut = "off";
defparam \inst|rd1[7]~33 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[7]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[7]~34 (
// Equation(s):
// \inst|rd1[7]~34_combout  = ( \inst|rd1[7]~29_combout  & ( \inst|rd1[7]~33_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[7]~28_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[7]~29_combout  & ( \inst|rd1[7]~33_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[7]~28_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[7]~29_combout  & ( !\inst|rd1[7]~33_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[7]~28_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[7]~29_combout  & ( !\inst|rd1[7]~33_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[7]~28_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[7]~28_combout ),
	.datae(!\inst|rd1[7]~29_combout ),
	.dataf(!\inst|rd1[7]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[7]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[7]~34 .extended_lut = "off";
defparam \inst|rd1[7]~34 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[7]~34 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][4] .is_wysiwyg = "true";
defparam \inst|regs[20][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][4] .is_wysiwyg = "true";
defparam \inst|regs[24][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][4] .is_wysiwyg = "true";
defparam \inst|regs[28][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[4]~57 (
// Equation(s):
// \inst|rd1[4]~57_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][4]~q  ) ) )

	.dataa(!\inst|regs[16][4]~q ),
	.datab(!\inst|regs[20][4]~q ),
	.datac(!\inst|regs[24][4]~q ),
	.datad(!\inst|regs[28][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[4]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[4]~57 .extended_lut = "off";
defparam \inst|rd1[4]~57 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[4]~57 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][4] .is_wysiwyg = "true";
defparam \inst|regs[17][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][4] .is_wysiwyg = "true";
defparam \inst|regs[21][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][4] .is_wysiwyg = "true";
defparam \inst|regs[25][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][4] .is_wysiwyg = "true";
defparam \inst|regs[29][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[4]~58 (
// Equation(s):
// \inst|rd1[4]~58_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][4]~q  ) ) )

	.dataa(!\inst|regs[17][4]~q ),
	.datab(!\inst|regs[21][4]~q ),
	.datac(!\inst|regs[25][4]~q ),
	.datad(!\inst|regs[29][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[4]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[4]~58 .extended_lut = "off";
defparam \inst|rd1[4]~58 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[4]~58 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][4] .is_wysiwyg = "true";
defparam \inst|regs[18][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][4] .is_wysiwyg = "true";
defparam \inst|regs[22][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][4] .is_wysiwyg = "true";
defparam \inst|regs[26][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][4] .is_wysiwyg = "true";
defparam \inst|regs[30][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[4]~59 (
// Equation(s):
// \inst|rd1[4]~59_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][4]~q  ) ) )

	.dataa(!\inst|regs[18][4]~q ),
	.datab(!\inst|regs[22][4]~q ),
	.datac(!\inst|regs[26][4]~q ),
	.datad(!\inst|regs[30][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[4]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[4]~59 .extended_lut = "off";
defparam \inst|rd1[4]~59 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[4]~59 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][4] .is_wysiwyg = "true";
defparam \inst|regs[19][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][4] .is_wysiwyg = "true";
defparam \inst|regs[23][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][4] .is_wysiwyg = "true";
defparam \inst|regs[27][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][4] .is_wysiwyg = "true";
defparam \inst|regs[31][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[4]~60 (
// Equation(s):
// \inst|rd1[4]~60_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][4]~q  ) ) )

	.dataa(!\inst|regs[19][4]~q ),
	.datab(!\inst|regs[23][4]~q ),
	.datac(!\inst|regs[27][4]~q ),
	.datad(!\inst|regs[31][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[4]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[4]~60 .extended_lut = "off";
defparam \inst|rd1[4]~60 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[4]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[4]~61 (
// Equation(s):
// \inst|rd1[4]~61_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[4]~60_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[4]~59_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[4]~58_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[4]~57_combout  ) ) )

	.dataa(!\inst|rd1[4]~57_combout ),
	.datab(!\inst|rd1[4]~58_combout ),
	.datac(!\inst|rd1[4]~59_combout ),
	.datad(!\inst|rd1[4]~60_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[4]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[4]~61 .extended_lut = "off";
defparam \inst|rd1[4]~61 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[4]~61 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][4] .is_wysiwyg = "true";
defparam \inst|regs[8][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][4] .is_wysiwyg = "true";
defparam \inst|regs[9][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][4] .is_wysiwyg = "true";
defparam \inst|regs[10][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][4] .is_wysiwyg = "true";
defparam \inst|regs[11][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[4]~62 (
// Equation(s):
// \inst|rd1[4]~62_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][4]~q  ) ) )

	.dataa(!\inst|regs[8][4]~q ),
	.datab(!\inst|regs[9][4]~q ),
	.datac(!\inst|regs[10][4]~q ),
	.datad(!\inst|regs[11][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[4]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[4]~62 .extended_lut = "off";
defparam \inst|rd1[4]~62 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[4]~62 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][4] .is_wysiwyg = "true";
defparam \inst|regs[1][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|regs[2][4]~7 (
// Equation(s):
// \inst|regs[2][4]~7_combout  = !\inst15|o[4]~28_combout 

	.dataa(!\inst15|o[4]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|regs[2][4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|regs[2][4]~7 .extended_lut = "off";
defparam \inst|regs[2][4]~7 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst|regs[2][4]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[2][4] (
	.clk(\clk~input_o ),
	.d(\inst|regs[2][4]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][4] .is_wysiwyg = "true";
defparam \inst|regs[2][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][4] .is_wysiwyg = "true";
defparam \inst|regs[3][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[4]~63 (
// Equation(s):
// \inst|rd1[4]~63_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( !\inst|regs[2][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][4]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][4]~q ),
	.datac(!\inst|regs[2][4]~q ),
	.datad(!\inst|regs[3][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[4]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[4]~63 .extended_lut = "off";
defparam \inst|rd1[4]~63 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd1[4]~63 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][4] .is_wysiwyg = "true";
defparam \inst|regs[12][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][4] .is_wysiwyg = "true";
defparam \inst|regs[13][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][4] .is_wysiwyg = "true";
defparam \inst|regs[14][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][4] .is_wysiwyg = "true";
defparam \inst|regs[15][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[4]~64 (
// Equation(s):
// \inst|rd1[4]~64_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][4]~q  ) ) )

	.dataa(!\inst|regs[12][4]~q ),
	.datab(!\inst|regs[13][4]~q ),
	.datac(!\inst|regs[14][4]~q ),
	.datad(!\inst|regs[15][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[4]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[4]~64 .extended_lut = "off";
defparam \inst|rd1[4]~64 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[4]~64 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][4] .is_wysiwyg = "true";
defparam \inst|regs[4][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][4] .is_wysiwyg = "true";
defparam \inst|regs[5][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][4] .is_wysiwyg = "true";
defparam \inst|regs[6][4] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][4] .is_wysiwyg = "true";
defparam \inst|regs[7][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[4]~65 (
// Equation(s):
// \inst|rd1[4]~65_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][4]~q  ) ) )

	.dataa(!\inst|regs[4][4]~q ),
	.datab(!\inst|regs[5][4]~q ),
	.datac(!\inst|regs[6][4]~q ),
	.datad(!\inst|regs[7][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[4]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[4]~65 .extended_lut = "off";
defparam \inst|rd1[4]~65 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[4]~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[4]~66 (
// Equation(s):
// \inst|rd1[4]~66_combout  = ( \inst|rd1[4]~65_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[4]~63_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [18] & (((\inst|rd1[4]~64_combout )))) ) ) # ( !\inst|rd1[4]~65_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & (\inst|rd1[4]~63_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[4]~64_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[4]~63_combout ),
	.datad(!\inst|rd1[4]~64_combout ),
	.datae(!\inst|rd1[4]~65_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[4]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[4]~66 .extended_lut = "off";
defparam \inst|rd1[4]~66 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[4]~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[4]~67 (
// Equation(s):
// \inst|rd1[4]~67_combout  = ( \inst|rd1[4]~62_combout  & ( \inst|rd1[4]~66_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[4]~61_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[4]~62_combout  & ( \inst|rd1[4]~66_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[4]~61_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[4]~62_combout  & ( !\inst|rd1[4]~66_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[4]~61_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[4]~62_combout  & ( !\inst|rd1[4]~66_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[4]~61_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[4]~61_combout ),
	.datae(!\inst|rd1[4]~62_combout ),
	.dataf(!\inst|rd1[4]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[4]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[4]~67 .extended_lut = "off";
defparam \inst|rd1[4]~67 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[4]~67 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][3] .is_wysiwyg = "true";
defparam \inst|regs[20][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][3] .is_wysiwyg = "true";
defparam \inst|regs[24][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][3] .is_wysiwyg = "true";
defparam \inst|regs[28][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[3]~68 (
// Equation(s):
// \inst|rd1[3]~68_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][3]~q  ) ) )

	.dataa(!\inst|regs[16][3]~q ),
	.datab(!\inst|regs[20][3]~q ),
	.datac(!\inst|regs[24][3]~q ),
	.datad(!\inst|regs[28][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[3]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[3]~68 .extended_lut = "off";
defparam \inst|rd1[3]~68 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[3]~68 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][3] .is_wysiwyg = "true";
defparam \inst|regs[17][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][3] .is_wysiwyg = "true";
defparam \inst|regs[21][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][3] .is_wysiwyg = "true";
defparam \inst|regs[25][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][3] .is_wysiwyg = "true";
defparam \inst|regs[29][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[3]~69 (
// Equation(s):
// \inst|rd1[3]~69_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][3]~q  ) ) )

	.dataa(!\inst|regs[17][3]~q ),
	.datab(!\inst|regs[21][3]~q ),
	.datac(!\inst|regs[25][3]~q ),
	.datad(!\inst|regs[29][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[3]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[3]~69 .extended_lut = "off";
defparam \inst|rd1[3]~69 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[3]~69 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][3] .is_wysiwyg = "true";
defparam \inst|regs[18][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][3] .is_wysiwyg = "true";
defparam \inst|regs[22][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][3] .is_wysiwyg = "true";
defparam \inst|regs[26][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][3] .is_wysiwyg = "true";
defparam \inst|regs[30][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[3]~70 (
// Equation(s):
// \inst|rd1[3]~70_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][3]~q  ) ) )

	.dataa(!\inst|regs[18][3]~q ),
	.datab(!\inst|regs[22][3]~q ),
	.datac(!\inst|regs[26][3]~q ),
	.datad(!\inst|regs[30][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[3]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[3]~70 .extended_lut = "off";
defparam \inst|rd1[3]~70 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[3]~70 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][3] .is_wysiwyg = "true";
defparam \inst|regs[19][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][3] .is_wysiwyg = "true";
defparam \inst|regs[23][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][3] .is_wysiwyg = "true";
defparam \inst|regs[27][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][3] .is_wysiwyg = "true";
defparam \inst|regs[31][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[3]~71 (
// Equation(s):
// \inst|rd1[3]~71_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][3]~q  ) ) )

	.dataa(!\inst|regs[19][3]~q ),
	.datab(!\inst|regs[23][3]~q ),
	.datac(!\inst|regs[27][3]~q ),
	.datad(!\inst|regs[31][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[3]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[3]~71 .extended_lut = "off";
defparam \inst|rd1[3]~71 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[3]~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[3]~72 (
// Equation(s):
// \inst|rd1[3]~72_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[3]~71_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[3]~70_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[3]~69_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[3]~68_combout  ) ) )

	.dataa(!\inst|rd1[3]~68_combout ),
	.datab(!\inst|rd1[3]~69_combout ),
	.datac(!\inst|rd1[3]~70_combout ),
	.datad(!\inst|rd1[3]~71_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[3]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[3]~72 .extended_lut = "off";
defparam \inst|rd1[3]~72 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[3]~72 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][3] .is_wysiwyg = "true";
defparam \inst|regs[8][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][3] .is_wysiwyg = "true";
defparam \inst|regs[9][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][3] .is_wysiwyg = "true";
defparam \inst|regs[10][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][3] .is_wysiwyg = "true";
defparam \inst|regs[11][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[3]~73 (
// Equation(s):
// \inst|rd1[3]~73_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][3]~q  ) ) )

	.dataa(!\inst|regs[8][3]~q ),
	.datab(!\inst|regs[9][3]~q ),
	.datac(!\inst|regs[10][3]~q ),
	.datad(!\inst|regs[11][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[3]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[3]~73 .extended_lut = "off";
defparam \inst|rd1[3]~73 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[3]~73 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][3] .is_wysiwyg = "true";
defparam \inst|regs[1][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|regs[2][3]~8 (
// Equation(s):
// \inst|regs[2][3]~8_combout  = !\inst15|o[3]~29_combout 

	.dataa(!\inst15|o[3]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|regs[2][3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|regs[2][3]~8 .extended_lut = "off";
defparam \inst|regs[2][3]~8 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst|regs[2][3]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[2][3] (
	.clk(\clk~input_o ),
	.d(\inst|regs[2][3]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][3] .is_wysiwyg = "true";
defparam \inst|regs[2][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][3] .is_wysiwyg = "true";
defparam \inst|regs[3][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[3]~74 (
// Equation(s):
// \inst|rd1[3]~74_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( !\inst|regs[2][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][3]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][3]~q ),
	.datac(!\inst|regs[2][3]~q ),
	.datad(!\inst|regs[3][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[3]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[3]~74 .extended_lut = "off";
defparam \inst|rd1[3]~74 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd1[3]~74 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][3] .is_wysiwyg = "true";
defparam \inst|regs[12][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][3] .is_wysiwyg = "true";
defparam \inst|regs[13][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][3] .is_wysiwyg = "true";
defparam \inst|regs[14][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][3] .is_wysiwyg = "true";
defparam \inst|regs[15][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[3]~75 (
// Equation(s):
// \inst|rd1[3]~75_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][3]~q  ) ) )

	.dataa(!\inst|regs[12][3]~q ),
	.datab(!\inst|regs[13][3]~q ),
	.datac(!\inst|regs[14][3]~q ),
	.datad(!\inst|regs[15][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[3]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[3]~75 .extended_lut = "off";
defparam \inst|rd1[3]~75 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[3]~75 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][3] .is_wysiwyg = "true";
defparam \inst|regs[4][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][3] .is_wysiwyg = "true";
defparam \inst|regs[5][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][3] .is_wysiwyg = "true";
defparam \inst|regs[6][3] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][3] .is_wysiwyg = "true";
defparam \inst|regs[7][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[3]~76 (
// Equation(s):
// \inst|rd1[3]~76_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][3]~q  ) ) )

	.dataa(!\inst|regs[4][3]~q ),
	.datab(!\inst|regs[5][3]~q ),
	.datac(!\inst|regs[6][3]~q ),
	.datad(!\inst|regs[7][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[3]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[3]~76 .extended_lut = "off";
defparam \inst|rd1[3]~76 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[3]~76 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[3]~77 (
// Equation(s):
// \inst|rd1[3]~77_combout  = ( \inst|rd1[3]~76_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[3]~74_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [18] & (((\inst|rd1[3]~75_combout )))) ) ) # ( !\inst|rd1[3]~76_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & (\inst|rd1[3]~74_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[3]~75_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[3]~74_combout ),
	.datad(!\inst|rd1[3]~75_combout ),
	.datae(!\inst|rd1[3]~76_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[3]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[3]~77 .extended_lut = "off";
defparam \inst|rd1[3]~77 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[3]~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[3]~78 (
// Equation(s):
// \inst|rd1[3]~78_combout  = ( \inst|rd1[3]~73_combout  & ( \inst|rd1[3]~77_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[3]~72_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[3]~73_combout  & ( \inst|rd1[3]~77_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[3]~72_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[3]~73_combout  & ( !\inst|rd1[3]~77_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[3]~72_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[3]~73_combout  & ( !\inst|rd1[3]~77_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[3]~72_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[3]~72_combout ),
	.datae(!\inst|rd1[3]~73_combout ),
	.dataf(!\inst|rd1[3]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[3]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[3]~78 .extended_lut = "off";
defparam \inst|rd1[3]~78 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[3]~78 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[2]~79 (
// Equation(s):
// \inst|rd1[2]~79_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][2]~q  ) ) )

	.dataa(!\inst|regs[16][2]~q ),
	.datab(!\inst|regs[20][2]~q ),
	.datac(!\inst|regs[24][2]~q ),
	.datad(!\inst|regs[28][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[2]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[2]~79 .extended_lut = "off";
defparam \inst|rd1[2]~79 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[2]~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[2]~80 (
// Equation(s):
// \inst|rd1[2]~80_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][2]~q  ) ) )

	.dataa(!\inst|regs[17][2]~q ),
	.datab(!\inst|regs[21][2]~q ),
	.datac(!\inst|regs[25][2]~q ),
	.datad(!\inst|regs[29][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[2]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[2]~80 .extended_lut = "off";
defparam \inst|rd1[2]~80 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[2]~80 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[2]~81 (
// Equation(s):
// \inst|rd1[2]~81_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][2]~q  ) ) )

	.dataa(!\inst|regs[18][2]~q ),
	.datab(!\inst|regs[22][2]~q ),
	.datac(!\inst|regs[26][2]~q ),
	.datad(!\inst|regs[30][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[2]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[2]~81 .extended_lut = "off";
defparam \inst|rd1[2]~81 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[2]~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[2]~82 (
// Equation(s):
// \inst|rd1[2]~82_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][2]~q  ) ) )

	.dataa(!\inst|regs[19][2]~q ),
	.datab(!\inst|regs[23][2]~q ),
	.datac(!\inst|regs[27][2]~q ),
	.datad(!\inst|regs[31][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[2]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[2]~82 .extended_lut = "off";
defparam \inst|rd1[2]~82 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[2]~82 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[2]~83 (
// Equation(s):
// \inst|rd1[2]~83_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[2]~82_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[2]~81_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[2]~80_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[2]~79_combout  ) ) )

	.dataa(!\inst|rd1[2]~79_combout ),
	.datab(!\inst|rd1[2]~80_combout ),
	.datac(!\inst|rd1[2]~81_combout ),
	.datad(!\inst|rd1[2]~82_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[2]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[2]~83 .extended_lut = "off";
defparam \inst|rd1[2]~83 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[2]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[2]~84 (
// Equation(s):
// \inst|rd1[2]~84_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][2]~q  ) ) )

	.dataa(!\inst|regs[8][2]~q ),
	.datab(!\inst|regs[9][2]~q ),
	.datac(!\inst|regs[10][2]~q ),
	.datad(!\inst|regs[11][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[2]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[2]~84 .extended_lut = "off";
defparam \inst|rd1[2]~84 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[2]~84 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][2] .is_wysiwyg = "true";
defparam \inst|regs[1][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|regs[2][2]~9 (
// Equation(s):
// \inst|regs[2][2]~9_combout  = !\inst15|o[2]~30_combout 

	.dataa(!\inst15|o[2]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|regs[2][2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|regs[2][2]~9 .extended_lut = "off";
defparam \inst|regs[2][2]~9 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst|regs[2][2]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[2][2] (
	.clk(\clk~input_o ),
	.d(\inst|regs[2][2]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][2] .is_wysiwyg = "true";
defparam \inst|regs[2][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][2] .is_wysiwyg = "true";
defparam \inst|regs[3][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[2]~85 (
// Equation(s):
// \inst|rd1[2]~85_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( !\inst|regs[2][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][2]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][2]~q ),
	.datac(!\inst|regs[2][2]~q ),
	.datad(!\inst|regs[3][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[2]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[2]~85 .extended_lut = "off";
defparam \inst|rd1[2]~85 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd1[2]~85 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][2] .is_wysiwyg = "true";
defparam \inst|regs[12][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][2] .is_wysiwyg = "true";
defparam \inst|regs[13][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][2] .is_wysiwyg = "true";
defparam \inst|regs[14][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][2] .is_wysiwyg = "true";
defparam \inst|regs[15][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[2]~86 (
// Equation(s):
// \inst|rd1[2]~86_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][2]~q  ) ) )

	.dataa(!\inst|regs[12][2]~q ),
	.datab(!\inst|regs[13][2]~q ),
	.datac(!\inst|regs[14][2]~q ),
	.datad(!\inst|regs[15][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[2]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[2]~86 .extended_lut = "off";
defparam \inst|rd1[2]~86 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[2]~86 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[5][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][2] .is_wysiwyg = "true";
defparam \inst|regs[5][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][2] .is_wysiwyg = "true";
defparam \inst|regs[6][2] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][2] .is_wysiwyg = "true";
defparam \inst|regs[7][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[2]~87 (
// Equation(s):
// \inst|rd1[2]~87_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][2]~q  ) ) )

	.dataa(!\inst|regs[4][2]~q ),
	.datab(!\inst|regs[5][2]~q ),
	.datac(!\inst|regs[6][2]~q ),
	.datad(!\inst|regs[7][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[2]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[2]~87 .extended_lut = "off";
defparam \inst|rd1[2]~87 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[2]~87 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[2]~88 (
// Equation(s):
// \inst|rd1[2]~88_combout  = ( \inst|rd1[2]~87_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[2]~85_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [18] & (((\inst|rd1[2]~86_combout )))) ) ) # ( !\inst|rd1[2]~87_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & (\inst|rd1[2]~85_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[2]~86_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[2]~85_combout ),
	.datad(!\inst|rd1[2]~86_combout ),
	.datae(!\inst|rd1[2]~87_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[2]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[2]~88 .extended_lut = "off";
defparam \inst|rd1[2]~88 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[2]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[2]~89 (
// Equation(s):
// \inst|rd1[2]~89_combout  = ( \inst|rd1[2]~84_combout  & ( \inst|rd1[2]~88_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[2]~83_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[2]~84_combout  & ( \inst|rd1[2]~88_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[2]~83_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[2]~84_combout  & ( !\inst|rd1[2]~88_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[2]~83_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[2]~84_combout  & ( !\inst|rd1[2]~88_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[2]~83_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[2]~83_combout ),
	.datae(!\inst|rd1[2]~84_combout ),
	.dataf(!\inst|rd1[2]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[2]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[2]~89 .extended_lut = "off";
defparam \inst|rd1[2]~89 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[2]~89 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][1] .is_wysiwyg = "true";
defparam \inst|regs[20][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][1] .is_wysiwyg = "true";
defparam \inst|regs[24][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][1] .is_wysiwyg = "true";
defparam \inst|regs[28][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[1]~90 (
// Equation(s):
// \inst|rd1[1]~90_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][1]~q  ) ) )

	.dataa(!\inst|regs[16][1]~q ),
	.datab(!\inst|regs[20][1]~q ),
	.datac(!\inst|regs[24][1]~q ),
	.datad(!\inst|regs[28][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[1]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[1]~90 .extended_lut = "off";
defparam \inst|rd1[1]~90 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[1]~90 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][1] .is_wysiwyg = "true";
defparam \inst|regs[17][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][1] .is_wysiwyg = "true";
defparam \inst|regs[21][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][1] .is_wysiwyg = "true";
defparam \inst|regs[25][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][1] .is_wysiwyg = "true";
defparam \inst|regs[29][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[1]~91 (
// Equation(s):
// \inst|rd1[1]~91_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][1]~q  ) ) )

	.dataa(!\inst|regs[17][1]~q ),
	.datab(!\inst|regs[21][1]~q ),
	.datac(!\inst|regs[25][1]~q ),
	.datad(!\inst|regs[29][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[1]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[1]~91 .extended_lut = "off";
defparam \inst|rd1[1]~91 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[1]~91 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][1] .is_wysiwyg = "true";
defparam \inst|regs[18][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][1] .is_wysiwyg = "true";
defparam \inst|regs[22][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][1] .is_wysiwyg = "true";
defparam \inst|regs[26][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][1] .is_wysiwyg = "true";
defparam \inst|regs[30][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[1]~92 (
// Equation(s):
// \inst|rd1[1]~92_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][1]~q  ) ) )

	.dataa(!\inst|regs[18][1]~q ),
	.datab(!\inst|regs[22][1]~q ),
	.datac(!\inst|regs[26][1]~q ),
	.datad(!\inst|regs[30][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[1]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[1]~92 .extended_lut = "off";
defparam \inst|rd1[1]~92 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[1]~92 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][1] .is_wysiwyg = "true";
defparam \inst|regs[19][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][1] .is_wysiwyg = "true";
defparam \inst|regs[23][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][1] .is_wysiwyg = "true";
defparam \inst|regs[27][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][1] .is_wysiwyg = "true";
defparam \inst|regs[31][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[1]~93 (
// Equation(s):
// \inst|rd1[1]~93_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][1]~q  ) ) )

	.dataa(!\inst|regs[19][1]~q ),
	.datab(!\inst|regs[23][1]~q ),
	.datac(!\inst|regs[27][1]~q ),
	.datad(!\inst|regs[31][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[1]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[1]~93 .extended_lut = "off";
defparam \inst|rd1[1]~93 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[1]~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[1]~94 (
// Equation(s):
// \inst|rd1[1]~94_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[1]~93_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[1]~92_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[1]~91_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[1]~90_combout  ) ) )

	.dataa(!\inst|rd1[1]~90_combout ),
	.datab(!\inst|rd1[1]~91_combout ),
	.datac(!\inst|rd1[1]~92_combout ),
	.datad(!\inst|rd1[1]~93_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[1]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[1]~94 .extended_lut = "off";
defparam \inst|rd1[1]~94 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[1]~94 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][1] .is_wysiwyg = "true";
defparam \inst|regs[8][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][1] .is_wysiwyg = "true";
defparam \inst|regs[9][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][1] .is_wysiwyg = "true";
defparam \inst|regs[10][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][1] .is_wysiwyg = "true";
defparam \inst|regs[11][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[1]~95 (
// Equation(s):
// \inst|rd1[1]~95_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][1]~q  ) ) )

	.dataa(!\inst|regs[8][1]~q ),
	.datab(!\inst|regs[9][1]~q ),
	.datac(!\inst|regs[10][1]~q ),
	.datad(!\inst|regs[11][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[1]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[1]~95 .extended_lut = "off";
defparam \inst|rd1[1]~95 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[1]~95 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][1] .is_wysiwyg = "true";
defparam \inst|regs[1][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][1] .is_wysiwyg = "true";
defparam \inst|regs[2][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][1] .is_wysiwyg = "true";
defparam \inst|regs[3][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[1]~96 (
// Equation(s):
// \inst|rd1[1]~96_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][1]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][1]~q ),
	.datac(!\inst|regs[2][1]~q ),
	.datad(!\inst|regs[3][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[1]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[1]~96 .extended_lut = "off";
defparam \inst|rd1[1]~96 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[1]~96 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][1] .is_wysiwyg = "true";
defparam \inst|regs[12][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][1] .is_wysiwyg = "true";
defparam \inst|regs[13][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][1] .is_wysiwyg = "true";
defparam \inst|regs[14][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][1] .is_wysiwyg = "true";
defparam \inst|regs[15][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[1]~97 (
// Equation(s):
// \inst|rd1[1]~97_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][1]~q  ) ) )

	.dataa(!\inst|regs[12][1]~q ),
	.datab(!\inst|regs[13][1]~q ),
	.datac(!\inst|regs[14][1]~q ),
	.datad(!\inst|regs[15][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[1]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[1]~97 .extended_lut = "off";
defparam \inst|rd1[1]~97 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[1]~97 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][1] .is_wysiwyg = "true";
defparam \inst|regs[4][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][1] .is_wysiwyg = "true";
defparam \inst|regs[5][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][1] .is_wysiwyg = "true";
defparam \inst|regs[6][1] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][1] .is_wysiwyg = "true";
defparam \inst|regs[7][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[1]~98 (
// Equation(s):
// \inst|rd1[1]~98_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][1]~q  ) ) )

	.dataa(!\inst|regs[4][1]~q ),
	.datab(!\inst|regs[5][1]~q ),
	.datac(!\inst|regs[6][1]~q ),
	.datad(!\inst|regs[7][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[1]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[1]~98 .extended_lut = "off";
defparam \inst|rd1[1]~98 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[1]~98 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[1]~99 (
// Equation(s):
// \inst|rd1[1]~99_combout  = ( \inst|rd1[1]~98_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[1]~96_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [18] & (((\inst|rd1[1]~97_combout )))) ) ) # ( !\inst|rd1[1]~98_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & (\inst|rd1[1]~96_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[1]~97_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[1]~96_combout ),
	.datad(!\inst|rd1[1]~97_combout ),
	.datae(!\inst|rd1[1]~98_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[1]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[1]~99 .extended_lut = "off";
defparam \inst|rd1[1]~99 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[1]~99 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[1]~100 (
// Equation(s):
// \inst|rd1[1]~100_combout  = ( \inst|rd1[1]~95_combout  & ( \inst|rd1[1]~99_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[1]~94_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[1]~95_combout  & ( \inst|rd1[1]~99_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[1]~94_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[1]~95_combout  & ( !\inst|rd1[1]~99_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[1]~94_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[1]~95_combout  & ( !\inst|rd1[1]~99_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[1]~94_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[1]~94_combout ),
	.datae(!\inst|rd1[1]~95_combout ),
	.dataf(!\inst|rd1[1]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[1]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[1]~100 .extended_lut = "off";
defparam \inst|rd1[1]~100 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[1]~100 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector23~1 (
// Equation(s):
// \inst4|Selector23~1_combout  = (!\inst4|Selector20~2_combout  & (\inst20|altsyncram_component|auto_generated|q_a [21] & ((\inst17|Decoder2~0_combout )))) # (\inst4|Selector20~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst17|Decoder2~0_combout ),
	.datad(!\inst4|Selector20~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector23~1 .extended_lut = "off";
defparam \inst4|Selector23~1 .lut_mask = 64'h0533053305330533;
defparam \inst4|Selector23~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[0]~338_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[0]~32 (
// Equation(s):
// \inst15|o[0]~32_combout  = ( \inst18|altsyncram_component|auto_generated|q_a [0] & ( (!\inst17|WideOr2~0_combout  & (((!\inst17|Decoder2~2_combout ) # (\inst2|Selector31~1_combout )))) # (\inst17|WideOr2~0_combout  & (\inst4|Selector24~3_combout )) ) ) # 
// ( !\inst18|altsyncram_component|auto_generated|q_a [0] & ( (!\inst17|WideOr2~0_combout  & (((\inst17|Decoder2~2_combout  & \inst2|Selector31~1_combout )))) # (\inst17|WideOr2~0_combout  & (\inst4|Selector24~3_combout )) ) )

	.dataa(!\inst4|Selector24~3_combout ),
	.datab(!\inst17|WideOr2~0_combout ),
	.datac(!\inst17|Decoder2~2_combout ),
	.datad(!\inst2|Selector31~1_combout ),
	.datae(!\inst18|altsyncram_component|auto_generated|q_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[0]~32 .extended_lut = "off";
defparam \inst15|o[0]~32 .lut_mask = 64'h111DD1DD111DD1DD;
defparam \inst15|o[0]~32 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][0] .is_wysiwyg = "true";
defparam \inst|regs[16][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[20][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][0] .is_wysiwyg = "true";
defparam \inst|regs[20][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][0] .is_wysiwyg = "true";
defparam \inst|regs[24][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][0] .is_wysiwyg = "true";
defparam \inst|regs[28][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~106 (
// Equation(s):
// \inst|rd2[0]~106_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][0]~q  ) ) )

	.dataa(!\inst|regs[16][0]~q ),
	.datab(!\inst|regs[20][0]~q ),
	.datac(!\inst|regs[24][0]~q ),
	.datad(!\inst|regs[28][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~106 .extended_lut = "off";
defparam \inst|rd2[0]~106 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[0]~106 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][0] .is_wysiwyg = "true";
defparam \inst|regs[17][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][0] .is_wysiwyg = "true";
defparam \inst|regs[21][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][0] .is_wysiwyg = "true";
defparam \inst|regs[25][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][0] .is_wysiwyg = "true";
defparam \inst|regs[29][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~107 (
// Equation(s):
// \inst|rd2[0]~107_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][0]~q  ) ) )

	.dataa(!\inst|regs[17][0]~q ),
	.datab(!\inst|regs[21][0]~q ),
	.datac(!\inst|regs[25][0]~q ),
	.datad(!\inst|regs[29][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~107 .extended_lut = "off";
defparam \inst|rd2[0]~107 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[0]~107 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][0] .is_wysiwyg = "true";
defparam \inst|regs[18][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][0] .is_wysiwyg = "true";
defparam \inst|regs[22][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][0] .is_wysiwyg = "true";
defparam \inst|regs[26][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][0] .is_wysiwyg = "true";
defparam \inst|regs[30][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~108 (
// Equation(s):
// \inst|rd2[0]~108_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][0]~q  ) ) )

	.dataa(!\inst|regs[18][0]~q ),
	.datab(!\inst|regs[22][0]~q ),
	.datac(!\inst|regs[26][0]~q ),
	.datad(!\inst|regs[30][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~108 .extended_lut = "off";
defparam \inst|rd2[0]~108 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[0]~108 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][0] .is_wysiwyg = "true";
defparam \inst|regs[19][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][0] .is_wysiwyg = "true";
defparam \inst|regs[23][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][0] .is_wysiwyg = "true";
defparam \inst|regs[27][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][0] .is_wysiwyg = "true";
defparam \inst|regs[31][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~109 (
// Equation(s):
// \inst|rd2[0]~109_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][0]~q  ) ) )

	.dataa(!\inst|regs[19][0]~q ),
	.datab(!\inst|regs[23][0]~q ),
	.datac(!\inst|regs[27][0]~q ),
	.datad(!\inst|regs[31][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~109 .extended_lut = "off";
defparam \inst|rd2[0]~109 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[0]~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~110 (
// Equation(s):
// \inst|rd2[0]~110_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[0]~109_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[0]~108_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[0]~107_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[0]~106_combout  ) ) )

	.dataa(!\inst|rd2[0]~106_combout ),
	.datab(!\inst|rd2[0]~107_combout ),
	.datac(!\inst|rd2[0]~108_combout ),
	.datad(!\inst|rd2[0]~109_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~110 .extended_lut = "off";
defparam \inst|rd2[0]~110 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[0]~110 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][0] .is_wysiwyg = "true";
defparam \inst|regs[8][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][0] .is_wysiwyg = "true";
defparam \inst|regs[9][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][0] .is_wysiwyg = "true";
defparam \inst|regs[10][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][0] .is_wysiwyg = "true";
defparam \inst|regs[11][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~340 (
// Equation(s):
// \inst|rd2[0]~340_combout  = ( \inst|regs[10][0]~q  & ( \inst|regs[11][0]~q  & ( ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][0]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[9][0]~q )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\inst|regs[10][0]~q  & ( \inst|regs[11][0]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][0]~q )) # 
// (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[9][0]~q ))))) # (\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( \inst|regs[10][0]~q  & ( !\inst|regs[11][0]~q  & 
// ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][0]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[9][0]~q ))))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21] & (!\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( !\inst|regs[10][0]~q  & ( !\inst|regs[11][0]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & 
// ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][0]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[9][0]~q ))))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\inst|regs[8][0]~q ),
	.datad(!\inst|regs[9][0]~q ),
	.datae(!\inst|regs[10][0]~q ),
	.dataf(!\inst|regs[11][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~340 .extended_lut = "off";
defparam \inst|rd2[0]~340 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \inst|rd2[0]~340 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~111 (
// Equation(s):
// \inst|rd2[0]~111_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [24] & (\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & \inst|rd2[0]~340_combout )))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\inst|rd2[0]~340_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~111 .extended_lut = "off";
defparam \inst|rd2[0]~111 .lut_mask = 64'h0020002000200020;
defparam \inst|rd2[0]~111 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][0] .is_wysiwyg = "true";
defparam \inst|regs[4][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][0] .is_wysiwyg = "true";
defparam \inst|regs[5][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][0] .is_wysiwyg = "true";
defparam \inst|regs[6][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][0] .is_wysiwyg = "true";
defparam \inst|regs[7][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~112 (
// Equation(s):
// \inst|rd2[0]~112_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][0]~q  ) ) )

	.dataa(!\inst|regs[4][0]~q ),
	.datab(!\inst|regs[5][0]~q ),
	.datac(!\inst|regs[6][0]~q ),
	.datad(!\inst|regs[7][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~112 .extended_lut = "off";
defparam \inst|rd2[0]~112 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[0]~112 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][0] .is_wysiwyg = "true";
defparam \inst|regs[12][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][0] .is_wysiwyg = "true";
defparam \inst|regs[13][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][0] .is_wysiwyg = "true";
defparam \inst|regs[14][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][0] .is_wysiwyg = "true";
defparam \inst|regs[15][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~341 (
// Equation(s):
// \inst|rd2[0]~341_combout  = ( \inst|regs[14][0]~q  & ( \inst|regs[15][0]~q  & ( ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][0]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][0]~q )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\inst|regs[14][0]~q  & ( \inst|regs[15][0]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][0]~q )) 
// # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][0]~q ))))) # (\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( \inst|regs[14][0]~q  & ( !\inst|regs[15][0]~q 
//  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][0]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][0]~q ))))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21] & (!\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( !\inst|regs[14][0]~q  & ( !\inst|regs[15][0]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & 
// ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][0]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][0]~q ))))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\inst|regs[12][0]~q ),
	.datad(!\inst|regs[13][0]~q ),
	.datae(!\inst|regs[14][0]~q ),
	.dataf(!\inst|regs[15][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~341 .extended_lut = "off";
defparam \inst|rd2[0]~341 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \inst|rd2[0]~341 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][0] .is_wysiwyg = "true";
defparam \inst|regs[1][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][0] .is_wysiwyg = "true";
defparam \inst|regs[2][0] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][0] (
	.clk(\clk~input_o ),
	.d(\inst15|o[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][0] .is_wysiwyg = "true";
defparam \inst|regs[3][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~342 (
// Equation(s):
// \inst|rd2[0]~342_combout  = ( \inst|regs[3][0]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[1][0]~q ))) # (\inst20|altsyncram_component|auto_generated|q_a [21] & 
// (((\inst|regs[2][0]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20]))) ) ) # ( !\inst|regs[3][0]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[1][0]~q ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21] & (!\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[2][0]~q )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\inst|regs[1][0]~q ),
	.datad(!\inst|regs[2][0]~q ),
	.datae(!\inst|regs[3][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~342 .extended_lut = "off";
defparam \inst|rd2[0]~342 .lut_mask = 64'h0246135702461357;
defparam \inst|rd2[0]~342 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~113 (
// Equation(s):
// \inst|rd2[0]~113_combout  = ( \inst|rd2[0]~341_combout  & ( \inst|rd2[0]~342_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a 
// [22]) # (\inst|rd2[0]~112_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\inst|rd2[0]~341_combout  & ( \inst|rd2[0]~342_combout  & ( 
// (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # (\inst|rd2[0]~112_combout )))) ) ) ) # ( \inst|rd2[0]~341_combout  & ( 
// !\inst|rd2[0]~342_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [22] & (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((\inst|rd2[0]~112_combout ) # (\inst20|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( 
// !\inst|rd2[0]~341_combout  & ( !\inst|rd2[0]~342_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst|rd2[0]~112_combout  & !\inst20|altsyncram_component|auto_generated|q_a 
// [24]))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[0]~112_combout ),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\inst|rd2[0]~341_combout ),
	.dataf(!\inst|rd2[0]~342_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~113 .extended_lut = "off";
defparam \inst|rd2[0]~113 .lut_mask = 64'h020013008A009B00;
defparam \inst|rd2[0]~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[0]~338 (
// Equation(s):
// \inst|rd2[0]~338_combout  = (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[0]~110_combout )) # (\inst|rd2[0]~113_combout )) # (\inst|rd2[0]~111_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[0]~110_combout ),
	.datac(!\inst|rd2[0]~111_combout ),
	.datad(!\inst|rd2[0]~113_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[0]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[0]~338 .extended_lut = "off";
defparam \inst|rd2[0]~338 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \inst|rd2[0]~338 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[0]~112 (
// Equation(s):
// \inst|rd1[0]~112_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][0]~q  ) ) )

	.dataa(!\inst|regs[16][0]~q ),
	.datab(!\inst|regs[20][0]~q ),
	.datac(!\inst|regs[24][0]~q ),
	.datad(!\inst|regs[28][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[0]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[0]~112 .extended_lut = "off";
defparam \inst|rd1[0]~112 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[0]~112 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[0]~113 (
// Equation(s):
// \inst|rd1[0]~113_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][0]~q  ) ) )

	.dataa(!\inst|regs[17][0]~q ),
	.datab(!\inst|regs[21][0]~q ),
	.datac(!\inst|regs[25][0]~q ),
	.datad(!\inst|regs[29][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[0]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[0]~113 .extended_lut = "off";
defparam \inst|rd1[0]~113 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[0]~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[0]~114 (
// Equation(s):
// \inst|rd1[0]~114_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][0]~q  ) ) )

	.dataa(!\inst|regs[18][0]~q ),
	.datab(!\inst|regs[22][0]~q ),
	.datac(!\inst|regs[26][0]~q ),
	.datad(!\inst|regs[30][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[0]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[0]~114 .extended_lut = "off";
defparam \inst|rd1[0]~114 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[0]~114 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[0]~115 (
// Equation(s):
// \inst|rd1[0]~115_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][0]~q  ) ) )

	.dataa(!\inst|regs[19][0]~q ),
	.datab(!\inst|regs[23][0]~q ),
	.datac(!\inst|regs[27][0]~q ),
	.datad(!\inst|regs[31][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[0]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[0]~115 .extended_lut = "off";
defparam \inst|rd1[0]~115 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[0]~115 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[0]~116 (
// Equation(s):
// \inst|rd1[0]~116_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[0]~115_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[0]~114_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[0]~113_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[0]~112_combout  ) ) )

	.dataa(!\inst|rd1[0]~112_combout ),
	.datab(!\inst|rd1[0]~113_combout ),
	.datac(!\inst|rd1[0]~114_combout ),
	.datad(!\inst|rd1[0]~115_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[0]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[0]~116 .extended_lut = "off";
defparam \inst|rd1[0]~116 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[0]~116 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[0]~117 (
// Equation(s):
// \inst|rd1[0]~117_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][0]~q  ) ) )

	.dataa(!\inst|regs[8][0]~q ),
	.datab(!\inst|regs[9][0]~q ),
	.datac(!\inst|regs[10][0]~q ),
	.datad(!\inst|regs[11][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[0]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[0]~117 .extended_lut = "off";
defparam \inst|rd1[0]~117 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[0]~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[0]~118 (
// Equation(s):
// \inst|rd1[0]~118_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][0]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][0]~q ),
	.datac(!\inst|regs[2][0]~q ),
	.datad(!\inst|regs[3][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[0]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[0]~118 .extended_lut = "off";
defparam \inst|rd1[0]~118 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[0]~118 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[0]~119 (
// Equation(s):
// \inst|rd1[0]~119_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][0]~q  ) ) )

	.dataa(!\inst|regs[12][0]~q ),
	.datab(!\inst|regs[13][0]~q ),
	.datac(!\inst|regs[14][0]~q ),
	.datad(!\inst|regs[15][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[0]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[0]~119 .extended_lut = "off";
defparam \inst|rd1[0]~119 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[0]~119 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[0]~120 (
// Equation(s):
// \inst|rd1[0]~120_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][0]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][0]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][0]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][0]~q  ) ) )

	.dataa(!\inst|regs[4][0]~q ),
	.datab(!\inst|regs[5][0]~q ),
	.datac(!\inst|regs[6][0]~q ),
	.datad(!\inst|regs[7][0]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[0]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[0]~120 .extended_lut = "off";
defparam \inst|rd1[0]~120 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[0]~120 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[0]~121 (
// Equation(s):
// \inst|rd1[0]~121_combout  = ( \inst|rd1[0]~120_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[0]~118_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[0]~119_combout )))) ) ) # ( !\inst|rd1[0]~120_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & 
// (\inst|rd1[0]~118_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[0]~119_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[0]~118_combout ),
	.datad(!\inst|rd1[0]~119_combout ),
	.datae(!\inst|rd1[0]~120_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[0]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[0]~121 .extended_lut = "off";
defparam \inst|rd1[0]~121 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[0]~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[0]~122 (
// Equation(s):
// \inst|rd1[0]~122_combout  = ( \inst|rd1[0]~117_combout  & ( \inst|rd1[0]~121_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[0]~116_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[0]~117_combout  & ( \inst|rd1[0]~121_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[0]~116_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[0]~117_combout  & ( !\inst|rd1[0]~121_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[0]~116_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[0]~117_combout  & ( !\inst|rd1[0]~121_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[0]~116_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[0]~116_combout ),
	.datae(!\inst|rd1[0]~117_combout ),
	.dataf(!\inst|rd1[0]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[0]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[0]~122 .extended_lut = "off";
defparam \inst|rd1[0]~122 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[0]~122 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~130 (
// Equation(s):
// \inst2|Add1~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst2|Add1~130_cout ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~130 .extended_lut = "off";
defparam \inst2|Add1~130 .lut_mask = 64'h000000000000FFFF;
defparam \inst2|Add1~130 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~37 (
// Equation(s):
// \inst2|Add1~37_sumout  = SUM(( \inst|rd1[0]~122_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (!\inst|rd2[0]~338_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// (!\inst|rd2[0]~338_combout )) # (\inst17|alu_origin~2_combout  & ((!\inst4|Selector24~3_combout ))))) ) + ( \inst2|Add1~130_cout  ))
// \inst2|Add1~38  = CARRY(( \inst|rd1[0]~122_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (!\inst|rd2[0]~338_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// (!\inst|rd2[0]~338_combout )) # (\inst17|alu_origin~2_combout  & ((!\inst4|Selector24~3_combout ))))) ) + ( \inst2|Add1~130_cout  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst|rd2[0]~338_combout ),
	.datac(!\inst4|Selector24~3_combout ),
	.datad(!\inst|rd1[0]~122_combout ),
	.datae(gnd),
	.dataf(!\inst17|alu_origin~2_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~37_sumout ),
	.cout(\inst2|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~37 .extended_lut = "off";
defparam \inst2|Add1~37 .lut_mask = 64'h00003327000000FF;
defparam \inst2|Add1~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~33 (
// Equation(s):
// \inst2|Add1~33_sumout  = SUM(( \inst|rd1[1]~100_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[1]~94_combout )))) # (\inst17|alu_origin~1_combout  & (((!\inst4|Selector23~1_combout )) # (\inst4|Selector20~4_combout ))) ) + ( \inst2|Add1~38 
//  ))
// \inst2|Add1~34  = CARRY(( \inst|rd1[1]~100_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[1]~94_combout )))) # (\inst17|alu_origin~1_combout  & (((!\inst4|Selector23~1_combout )) # (\inst4|Selector20~4_combout ))) ) + ( \inst2|Add1~38  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|Selector20~4_combout ),
	.datac(!\inst|rd2[1]~94_combout ),
	.datad(!\inst|rd1[1]~100_combout ),
	.datae(gnd),
	.dataf(!\inst4|Selector23~1_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~33_sumout ),
	.cout(\inst2|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~33 .extended_lut = "off";
defparam \inst2|Add1~33 .lut_mask = 64'h00000A4E000000FF;
defparam \inst2|Add1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~29 (
// Equation(s):
// \inst2|Add1~29_sumout  = SUM(( \inst|rd1[2]~89_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[2]~337_combout )))) # (\inst17|alu_origin~1_combout  & (((!\inst4|Selector22~0_combout )) # (\inst4|Selector20~4_combout ))) ) + ( \inst2|Add1~34 
//  ))
// \inst2|Add1~30  = CARRY(( \inst|rd1[2]~89_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[2]~337_combout )))) # (\inst17|alu_origin~1_combout  & (((!\inst4|Selector22~0_combout )) # (\inst4|Selector20~4_combout ))) ) + ( \inst2|Add1~34  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|Selector20~4_combout ),
	.datac(!\inst|rd2[2]~337_combout ),
	.datad(!\inst|rd1[2]~89_combout ),
	.datae(gnd),
	.dataf(!\inst4|Selector22~0_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~29_sumout ),
	.cout(\inst2|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~29 .extended_lut = "off";
defparam \inst2|Add1~29 .lut_mask = 64'h00000A4E000000FF;
defparam \inst2|Add1~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~25 (
// Equation(s):
// \inst2|Add1~25_sumout  = SUM(( \inst|rd1[3]~78_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[3]~75_combout )))) # (\inst17|alu_origin~1_combout  & (((!\inst4|Selector21~0_combout )) # (\inst4|Selector20~4_combout ))) ) + ( \inst2|Add1~30  
// ))
// \inst2|Add1~26  = CARRY(( \inst|rd1[3]~78_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[3]~75_combout )))) # (\inst17|alu_origin~1_combout  & (((!\inst4|Selector21~0_combout )) # (\inst4|Selector20~4_combout ))) ) + ( \inst2|Add1~30  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|Selector20~4_combout ),
	.datac(!\inst|rd2[3]~75_combout ),
	.datad(!\inst|rd1[3]~78_combout ),
	.datae(gnd),
	.dataf(!\inst4|Selector21~0_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~25_sumout ),
	.cout(\inst2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~25 .extended_lut = "off";
defparam \inst2|Add1~25 .lut_mask = 64'h00000A4E000000FF;
defparam \inst2|Add1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~21 (
// Equation(s):
// \inst2|Add1~21_sumout  = SUM(( \inst|rd1[4]~67_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[4]~64_combout )))) # (\inst17|alu_origin~1_combout  & (((!\inst4|Selector20~5_combout )) # (\inst4|Selector20~4_combout ))) ) + ( \inst2|Add1~26  
// ))
// \inst2|Add1~22  = CARRY(( \inst|rd1[4]~67_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[4]~64_combout )))) # (\inst17|alu_origin~1_combout  & (((!\inst4|Selector20~5_combout )) # (\inst4|Selector20~4_combout ))) ) + ( \inst2|Add1~26  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|Selector20~4_combout ),
	.datac(!\inst|rd2[4]~64_combout ),
	.datad(!\inst|rd1[4]~67_combout ),
	.datae(gnd),
	.dataf(!\inst4|Selector20~5_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~21_sumout ),
	.cout(\inst2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~21 .extended_lut = "off";
defparam \inst2|Add1~21 .lut_mask = 64'h00000A4E000000FF;
defparam \inst2|Add1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~17 (
// Equation(s):
// \inst2|Add1~17_sumout  = SUM(( \inst|rd1[5]~56_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[5]~53_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a [25])))) 
// ) + ( \inst2|Add1~22  ))
// \inst2|Add1~18  = CARRY(( \inst|rd1[5]~56_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[5]~53_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a [25])))) ) + 
// ( \inst2|Add1~22  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\inst|rd1[5]~56_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[5]~53_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~17_sumout ),
	.cout(\inst2|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~17 .extended_lut = "off";
defparam \inst2|Add1~17 .lut_mask = 64'h000001AB000000FF;
defparam \inst2|Add1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~13 (
// Equation(s):
// \inst2|Add1~13_sumout  = SUM(( \inst|rd1[6]~45_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[6]~42_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a [26])))) 
// ) + ( \inst2|Add1~18  ))
// \inst2|Add1~14  = CARRY(( \inst|rd1[6]~45_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[6]~42_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a [26])))) ) + 
// ( \inst2|Add1~18  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\inst|rd1[6]~45_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[6]~42_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~13_sumout ),
	.cout(\inst2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~13 .extended_lut = "off";
defparam \inst2|Add1~13 .lut_mask = 64'h000001AB000000FF;
defparam \inst2|Add1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~9 (
// Equation(s):
// \inst2|Add1~9_sumout  = SUM(( \inst|rd1[7]~34_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[7]~336_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a [27])))) 
// ) + ( \inst2|Add1~14  ))
// \inst2|Add1~10  = CARRY(( \inst|rd1[7]~34_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[7]~336_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a [27])))) ) + 
// ( \inst2|Add1~14  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\inst|rd1[7]~34_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[7]~336_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~9_sumout ),
	.cout(\inst2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~9 .extended_lut = "off";
defparam \inst2|Add1~9 .lut_mask = 64'h000001AB000000FF;
defparam \inst2|Add1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~5 (
// Equation(s):
// \inst2|Add1~5_sumout  = SUM(( \inst|rd1[8]~23_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[8]~23_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a [28])))) 
// ) + ( \inst2|Add1~10  ))
// \inst2|Add1~6  = CARRY(( \inst|rd1[8]~23_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[8]~23_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a [28])))) ) + ( 
// \inst2|Add1~10  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\inst|rd1[8]~23_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[8]~23_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~5_sumout ),
	.cout(\inst2|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~5 .extended_lut = "off";
defparam \inst2|Add1~5 .lut_mask = 64'h000001AB000000FF;
defparam \inst2|Add1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~1 (
// Equation(s):
// \inst2|Add1~1_sumout  = SUM(( \inst|rd1[9]~12_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[9]~12_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a [29])))) 
// ) + ( \inst2|Add1~6  ))
// \inst2|Add1~2  = CARRY(( \inst|rd1[9]~12_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[9]~12_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a [29])))) ) + ( 
// \inst2|Add1~6  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\inst|rd1[9]~12_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[9]~12_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~1_sumout ),
	.cout(\inst2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~1 .extended_lut = "off";
defparam \inst2|Add1~1 .lut_mask = 64'h000001AB000000FF;
defparam \inst2|Add1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector22~0 (
// Equation(s):
// \inst2|Selector22~0_combout  = ( \inst|rd2[9]~12_combout  & ( (!\inst17|alu_origin~1_combout ) # (((\inst20|altsyncram_component|auto_generated|q_a [29] & \inst4|WideOr2~1_combout )) # (\inst|rd1[9]~12_combout )) ) ) # ( !\inst|rd2[9]~12_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [29] & (\inst17|alu_origin~1_combout  & \inst4|WideOr2~1_combout ))) # (\inst|rd1[9]~12_combout ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [29]),
	.datab(!\inst17|alu_origin~1_combout ),
	.datac(!\inst4|WideOr2~1_combout ),
	.datad(!\inst|rd1[9]~12_combout ),
	.datae(!\inst|rd2[9]~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector22~0 .extended_lut = "off";
defparam \inst2|Selector22~0 .lut_mask = 64'h01FFCDFF01FFCDFF;
defparam \inst2|Selector22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst10|pc_value [9],\inst10|pc_value [8],\inst10|pc_value [7],\inst10|pc_value [6],\inst10|pc_value [5],\inst10|pc_value [4],\inst10|pc_value [3],\inst10|pc_value [2],\inst10|pc_value [1],\inst10|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../de1_text.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0668";
// synopsys translate_on

cyclonev_lcell_comb \inst17|alu_op[2]~2 (
// Equation(s):
// \inst17|alu_op[2]~2_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [14] & (\inst20|altsyncram_component|auto_generated|q_a [13] & (!\inst20|altsyncram_component|auto_generated|q_a [12] & \inst17|alu_op[1]~0_combout )))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst17|alu_op[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|alu_op[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|alu_op[2]~2 .extended_lut = "off";
defparam \inst17|alu_op[2]~2 .lut_mask = 64'h0020002000200020;
defparam \inst17|alu_op[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Selector0~0 (
// Equation(s):
// \inst17|Selector0~0_combout  = (\inst20|altsyncram_component|auto_generated|q_a [14] & (\inst20|altsyncram_component|auto_generated|q_a [13] & !\inst20|altsyncram_component|auto_generated|q_a [12]))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Selector0~0 .extended_lut = "off";
defparam \inst17|Selector0~0 .lut_mask = 64'h1010101010101010;
defparam \inst17|Selector0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Selector0~1 (
// Equation(s):
// \inst17|Selector0~1_combout  = ( \inst17|Selector0~0_combout  & ( (\inst17|Decoder2~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [6] $ (!\inst20|altsyncram_component|auto_generated|q_a [4]))) ) ) # ( !\inst17|Selector0~0_combout  & ( 
// (\inst17|Decoder2~4_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [6] & (\inst20|altsyncram_component|auto_generated|q_a [4] & \inst17|Equal0~1_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [6] & 
// (!\inst20|altsyncram_component|auto_generated|q_a [4])))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst17|Decoder2~4_combout ),
	.datad(!\inst17|Equal0~1_combout ),
	.datae(!\inst17|Selector0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Selector0~1 .extended_lut = "off";
defparam \inst17|Selector0~1 .lut_mask = 64'h0406060604060606;
defparam \inst17|Selector0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector22~1 (
// Equation(s):
// \inst2|Selector22~1_combout  = (\inst17|alu_op[1]~1_combout  & !\inst17|Selector0~1_combout )

	.dataa(!\inst17|alu_op[1]~1_combout ),
	.datab(!\inst17|Selector0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector22~1 .extended_lut = "off";
defparam \inst2|Selector22~1 .lut_mask = 64'h4444444444444444;
defparam \inst2|Selector22~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector22~2 (
// Equation(s):
// \inst2|Selector22~2_combout  = ( \inst|rd2[9]~12_combout  & ( \inst2|Selector22~1_combout  & ( (\inst|rd1[9]~12_combout  & ((!\inst17|alu_origin~1_combout ) # ((\inst20|altsyncram_component|auto_generated|q_a [29] & \inst4|WideOr2~1_combout )))) ) ) ) # ( 
// !\inst|rd2[9]~12_combout  & ( \inst2|Selector22~1_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [29] & (\inst17|alu_origin~1_combout  & (\inst4|WideOr2~1_combout  & \inst|rd1[9]~12_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [29]),
	.datab(!\inst17|alu_origin~1_combout ),
	.datac(!\inst4|WideOr2~1_combout ),
	.datad(!\inst|rd1[9]~12_combout ),
	.datae(!\inst|rd2[9]~12_combout ),
	.dataf(!\inst2|Selector22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector22~2 .extended_lut = "off";
defparam \inst2|Selector22~2 .lut_mask = 64'h00000000000100CD;
defparam \inst2|Selector22~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~37 (
// Equation(s):
// \inst2|Add0~37_sumout  = SUM(( \inst|rd1[0]~122_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((\inst|rd2[0]~338_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((\inst|rd2[0]~338_combout ))) # (\inst17|alu_origin~2_combout  & (\inst4|Selector24~3_combout )))) ) + ( !VCC ))
// \inst2|Add0~38  = CARRY(( \inst|rd1[0]~122_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((\inst|rd2[0]~338_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((\inst|rd2[0]~338_combout ))) # (\inst17|alu_origin~2_combout  & (\inst4|Selector24~3_combout )))) ) + ( !VCC ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector24~3_combout ),
	.datad(!\inst|rd1[0]~122_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[0]~338_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~37_sumout ),
	.cout(\inst2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~37 .extended_lut = "off";
defparam \inst2|Add0~37 .lut_mask = 64'h0000FE10000000FF;
defparam \inst2|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~33 (
// Equation(s):
// \inst2|Add0~33_sumout  = SUM(( \inst|rd1[1]~100_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((\inst|rd2[1]~94_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((\inst|rd2[1]~94_combout ))) # (\inst17|alu_origin~2_combout  & (\inst4|Selector23~0_combout )))) ) + ( \inst2|Add0~38  ))
// \inst2|Add0~34  = CARRY(( \inst|rd1[1]~100_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((\inst|rd2[1]~94_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((\inst|rd2[1]~94_combout ))) # (\inst17|alu_origin~2_combout  & (\inst4|Selector23~0_combout )))) ) + ( \inst2|Add0~38  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector23~0_combout ),
	.datad(!\inst|rd1[1]~100_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[1]~94_combout ),
	.datag(gnd),
	.cin(\inst2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~33_sumout ),
	.cout(\inst2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~33 .extended_lut = "off";
defparam \inst2|Add0~33 .lut_mask = 64'h0000FE10000000FF;
defparam \inst2|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~29 (
// Equation(s):
// \inst2|Add0~29_sumout  = SUM(( \inst|rd1[2]~89_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((\inst|rd2[2]~337_combout )))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector20~4_combout  & (\inst4|Selector22~0_combout ))) ) + ( \inst2|Add0~34  ))
// \inst2|Add0~30  = CARRY(( \inst|rd1[2]~89_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((\inst|rd2[2]~337_combout )))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector20~4_combout  & (\inst4|Selector22~0_combout ))) ) + ( \inst2|Add0~34  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|Selector20~4_combout ),
	.datac(!\inst4|Selector22~0_combout ),
	.datad(!\inst|rd1[2]~89_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[2]~337_combout ),
	.datag(gnd),
	.cin(\inst2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~29_sumout ),
	.cout(\inst2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~29 .extended_lut = "off";
defparam \inst2|Add0~29 .lut_mask = 64'h0000FB51000000FF;
defparam \inst2|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~25 (
// Equation(s):
// \inst2|Add0~25_sumout  = SUM(( \inst|rd1[3]~78_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((\inst|rd2[3]~75_combout )))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector20~4_combout  & (\inst4|Selector21~0_combout ))) ) + ( \inst2|Add0~30  ))
// \inst2|Add0~26  = CARRY(( \inst|rd1[3]~78_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((\inst|rd2[3]~75_combout )))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector20~4_combout  & (\inst4|Selector21~0_combout ))) ) + ( \inst2|Add0~30  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|Selector20~4_combout ),
	.datac(!\inst4|Selector21~0_combout ),
	.datad(!\inst|rd1[3]~78_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[3]~75_combout ),
	.datag(gnd),
	.cin(\inst2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~25_sumout ),
	.cout(\inst2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~25 .extended_lut = "off";
defparam \inst2|Add0~25 .lut_mask = 64'h0000FB51000000FF;
defparam \inst2|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~21 (
// Equation(s):
// \inst2|Add0~21_sumout  = SUM(( \inst|rd1[4]~67_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((\inst|rd2[4]~64_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((\inst|rd2[4]~64_combout ))) # (\inst17|alu_origin~2_combout  & (\inst4|Selector20~3_combout )))) ) + ( \inst2|Add0~26  ))
// \inst2|Add0~22  = CARRY(( \inst|rd1[4]~67_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((\inst|rd2[4]~64_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((\inst|rd2[4]~64_combout ))) # (\inst17|alu_origin~2_combout  & (\inst4|Selector20~3_combout )))) ) + ( \inst2|Add0~26  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector20~3_combout ),
	.datad(!\inst|rd1[4]~67_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[4]~64_combout ),
	.datag(gnd),
	.cin(\inst2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~21_sumout ),
	.cout(\inst2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~21 .extended_lut = "off";
defparam \inst2|Add0~21 .lut_mask = 64'h0000FE10000000FF;
defparam \inst2|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~17 (
// Equation(s):
// \inst2|Add0~17_sumout  = SUM(( \inst|rd1[5]~56_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((\inst|rd2[5]~53_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((\inst|rd2[5]~53_combout ))) # (\inst17|alu_origin~2_combout  & (\inst4|imm[5]~2_combout )))) ) + ( \inst2|Add0~22  ))
// \inst2|Add0~18  = CARRY(( \inst|rd1[5]~56_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((\inst|rd2[5]~53_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((\inst|rd2[5]~53_combout ))) # (\inst17|alu_origin~2_combout  & (\inst4|imm[5]~2_combout )))) ) + ( \inst2|Add0~22  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|imm[5]~2_combout ),
	.datad(!\inst|rd1[5]~56_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[5]~53_combout ),
	.datag(gnd),
	.cin(\inst2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~17_sumout ),
	.cout(\inst2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~17 .extended_lut = "off";
defparam \inst2|Add0~17 .lut_mask = 64'h0000FE10000000FF;
defparam \inst2|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~13 (
// Equation(s):
// \inst2|Add0~13_sumout  = SUM(( \inst|rd1[6]~45_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((\inst|rd2[6]~42_combout )))) # (\inst17|alu_origin~1_combout  & (\inst4|WideOr2~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [26]))) ) + ( 
// \inst2|Add0~18  ))
// \inst2|Add0~14  = CARRY(( \inst|rd1[6]~45_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((\inst|rd2[6]~42_combout )))) # (\inst17|alu_origin~1_combout  & (\inst4|WideOr2~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [26]))) ) + ( 
// \inst2|Add0~18  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\inst|rd1[6]~45_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[6]~42_combout ),
	.datag(gnd),
	.cin(\inst2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~13_sumout ),
	.cout(\inst2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~13 .extended_lut = "off";
defparam \inst2|Add0~13 .lut_mask = 64'h0000FE54000000FF;
defparam \inst2|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~9 (
// Equation(s):
// \inst2|Add0~9_sumout  = SUM(( \inst|rd1[7]~34_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((\inst|rd2[7]~336_combout )))) # (\inst17|alu_origin~1_combout  & (\inst4|WideOr2~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [27]))) ) + ( 
// \inst2|Add0~14  ))
// \inst2|Add0~10  = CARRY(( \inst|rd1[7]~34_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((\inst|rd2[7]~336_combout )))) # (\inst17|alu_origin~1_combout  & (\inst4|WideOr2~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [27]))) ) + ( 
// \inst2|Add0~14  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\inst|rd1[7]~34_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[7]~336_combout ),
	.datag(gnd),
	.cin(\inst2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~9_sumout ),
	.cout(\inst2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~9 .extended_lut = "off";
defparam \inst2|Add0~9 .lut_mask = 64'h0000FE54000000FF;
defparam \inst2|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~5 (
// Equation(s):
// \inst2|Add0~5_sumout  = SUM(( \inst|rd1[8]~23_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((\inst|rd2[8]~23_combout )))) # (\inst17|alu_origin~1_combout  & (\inst4|WideOr2~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [28]))) ) + ( 
// \inst2|Add0~10  ))
// \inst2|Add0~6  = CARRY(( \inst|rd1[8]~23_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((\inst|rd2[8]~23_combout )))) # (\inst17|alu_origin~1_combout  & (\inst4|WideOr2~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [28]))) ) + ( 
// \inst2|Add0~10  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\inst|rd1[8]~23_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[8]~23_combout ),
	.datag(gnd),
	.cin(\inst2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~5_sumout ),
	.cout(\inst2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~5 .extended_lut = "off";
defparam \inst2|Add0~5 .lut_mask = 64'h0000FE54000000FF;
defparam \inst2|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~1 (
// Equation(s):
// \inst2|Add0~1_sumout  = SUM(( \inst|rd1[9]~12_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((\inst|rd2[9]~12_combout )))) # (\inst17|alu_origin~1_combout  & (\inst4|WideOr2~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [29]))) ) + ( 
// \inst2|Add0~6  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\inst|rd1[9]~12_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[9]~12_combout ),
	.datag(gnd),
	.cin(\inst2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~1 .extended_lut = "off";
defparam \inst2|Add0~1 .lut_mask = 64'h0000FE54000000FF;
defparam \inst2|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector22~3 (
// Equation(s):
// \inst2|Selector22~3_combout  = ( !\inst17|Selector0~1_combout  & ( ((!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & \inst2|Add0~1_sumout )) # (\inst2|Selector22~2_combout )))) ) ) # ( \inst17|Selector0~1_combout  & ( 
// (!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & (\inst2|Add1~1_sumout )) # (\inst17|alu_op[1]~1_combout  & ((\inst2|Selector22~0_combout )))) # (\inst2|Selector22~2_combout ))) ) )

	.dataa(!\inst17|alu_op[1]~1_combout ),
	.datab(!\inst2|Add1~1_sumout ),
	.datac(!\inst2|Selector22~0_combout ),
	.datad(!\inst17|alu_op[2]~2_combout ),
	.datae(!\inst17|Selector0~1_combout ),
	.dataf(!\inst2|Selector22~2_combout ),
	.datag(!\inst2|Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector22~3 .extended_lut = "on";
defparam \inst2|Selector22~3 .lut_mask = 64'h0A002700FF00FF00;
defparam \inst2|Selector22~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[8]~23_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[8]~24 (
// Equation(s):
// \inst15|o[8]~24_combout  = ( \inst2|Selector23~2_combout  & ( \inst18|altsyncram_component|auto_generated|q_a [8] & ( (!\inst17|WideOr2~0_combout ) # ((\inst20|altsyncram_component|auto_generated|q_a [28] & \inst4|WideOr2~1_combout )) ) ) ) # ( 
// !\inst2|Selector23~2_combout  & ( \inst18|altsyncram_component|auto_generated|q_a [8] & ( (!\inst17|WideOr2~0_combout  & (((!\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & (\inst20|altsyncram_component|auto_generated|q_a [28] & 
// (\inst4|WideOr2~1_combout ))) ) ) ) # ( \inst2|Selector23~2_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [8] & ( (!\inst17|WideOr2~0_combout  & (((\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & 
// (\inst20|altsyncram_component|auto_generated|q_a [28] & (\inst4|WideOr2~1_combout ))) ) ) ) # ( !\inst2|Selector23~2_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [8] & ( (\inst20|altsyncram_component|auto_generated|q_a [28] & 
// (\inst4|WideOr2~1_combout  & \inst17|WideOr2~0_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst17|WideOr2~0_combout ),
	.datad(!\inst17|Decoder2~2_combout ),
	.datae(!\inst2|Selector23~2_combout ),
	.dataf(!\inst18|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[8]~24 .extended_lut = "off";
defparam \inst15|o[8]~24 .lut_mask = 64'h010101F1F101F1F1;
defparam \inst15|o[8]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][8] (
	.clk(\clk~input_o ),
	.d(\inst15|o[8]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][8] .is_wysiwyg = "true";
defparam \inst|regs[16][8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[8]~13 (
// Equation(s):
// \inst|rd1[8]~13_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][8]~q  ) ) )

	.dataa(!\inst|regs[16][8]~q ),
	.datab(!\inst|regs[20][8]~q ),
	.datac(!\inst|regs[24][8]~q ),
	.datad(!\inst|regs[28][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[8]~13 .extended_lut = "off";
defparam \inst|rd1[8]~13 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[8]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[8]~14 (
// Equation(s):
// \inst|rd1[8]~14_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][8]~q  ) ) )

	.dataa(!\inst|regs[17][8]~q ),
	.datab(!\inst|regs[21][8]~q ),
	.datac(!\inst|regs[25][8]~q ),
	.datad(!\inst|regs[29][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[8]~14 .extended_lut = "off";
defparam \inst|rd1[8]~14 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[8]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[8]~15 (
// Equation(s):
// \inst|rd1[8]~15_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][8]~q  ) ) )

	.dataa(!\inst|regs[18][8]~q ),
	.datab(!\inst|regs[22][8]~q ),
	.datac(!\inst|regs[26][8]~q ),
	.datad(!\inst|regs[30][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[8]~15 .extended_lut = "off";
defparam \inst|rd1[8]~15 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[8]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[8]~16 (
// Equation(s):
// \inst|rd1[8]~16_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][8]~q  ) ) )

	.dataa(!\inst|regs[19][8]~q ),
	.datab(!\inst|regs[23][8]~q ),
	.datac(!\inst|regs[27][8]~q ),
	.datad(!\inst|regs[31][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[8]~16 .extended_lut = "off";
defparam \inst|rd1[8]~16 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[8]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[8]~17 (
// Equation(s):
// \inst|rd1[8]~17_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[8]~16_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[8]~15_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[8]~14_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[8]~13_combout  ) ) )

	.dataa(!\inst|rd1[8]~13_combout ),
	.datab(!\inst|rd1[8]~14_combout ),
	.datac(!\inst|rd1[8]~15_combout ),
	.datad(!\inst|rd1[8]~16_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[8]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[8]~17 .extended_lut = "off";
defparam \inst|rd1[8]~17 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[8]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[8]~18 (
// Equation(s):
// \inst|rd1[8]~18_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][8]~q  ) ) )

	.dataa(!\inst|regs[8][8]~q ),
	.datab(!\inst|regs[9][8]~q ),
	.datac(!\inst|regs[10][8]~q ),
	.datad(!\inst|regs[11][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[8]~18 .extended_lut = "off";
defparam \inst|rd1[8]~18 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[8]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[8]~19 (
// Equation(s):
// \inst|rd1[8]~19_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( !\inst|regs[2][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][8]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][8]~q ),
	.datac(!\inst|regs[2][8]~q ),
	.datad(!\inst|regs[3][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[8]~19 .extended_lut = "off";
defparam \inst|rd1[8]~19 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd1[8]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[8]~20 (
// Equation(s):
// \inst|rd1[8]~20_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][8]~q  ) ) )

	.dataa(!\inst|regs[12][8]~q ),
	.datab(!\inst|regs[13][8]~q ),
	.datac(!\inst|regs[14][8]~q ),
	.datad(!\inst|regs[15][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[8]~20 .extended_lut = "off";
defparam \inst|rd1[8]~20 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[8]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[8]~21 (
// Equation(s):
// \inst|rd1[8]~21_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][8]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][8]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][8]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][8]~q  ) ) )

	.dataa(!\inst|regs[4][8]~q ),
	.datab(!\inst|regs[5][8]~q ),
	.datac(!\inst|regs[6][8]~q ),
	.datad(!\inst|regs[7][8]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[8]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[8]~21 .extended_lut = "off";
defparam \inst|rd1[8]~21 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[8]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[8]~22 (
// Equation(s):
// \inst|rd1[8]~22_combout  = ( \inst|rd1[8]~21_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[8]~19_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [18] & (((\inst|rd1[8]~20_combout )))) ) ) # ( !\inst|rd1[8]~21_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & (\inst|rd1[8]~19_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[8]~20_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[8]~19_combout ),
	.datad(!\inst|rd1[8]~20_combout ),
	.datae(!\inst|rd1[8]~21_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[8]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[8]~22 .extended_lut = "off";
defparam \inst|rd1[8]~22 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[8]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[8]~23 (
// Equation(s):
// \inst|rd1[8]~23_combout  = ( \inst|rd1[8]~18_combout  & ( \inst|rd1[8]~22_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[8]~17_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[8]~18_combout  & ( \inst|rd1[8]~22_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[8]~17_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[8]~18_combout  & ( !\inst|rd1[8]~22_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[8]~17_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[8]~18_combout  & ( !\inst|rd1[8]~22_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[8]~17_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[8]~17_combout ),
	.datae(!\inst|rd1[8]~18_combout ),
	.dataf(!\inst|rd1[8]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[8]~23 .extended_lut = "off";
defparam \inst|rd1[8]~23 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[8]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector23~0 (
// Equation(s):
// \inst2|Selector23~0_combout  = ( \inst|rd2[8]~23_combout  & ( (!\inst17|alu_origin~1_combout ) # (((\inst20|altsyncram_component|auto_generated|q_a [28] & \inst4|WideOr2~1_combout )) # (\inst|rd1[8]~23_combout )) ) ) # ( !\inst|rd2[8]~23_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [28] & (\inst17|alu_origin~1_combout  & \inst4|WideOr2~1_combout ))) # (\inst|rd1[8]~23_combout ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\inst17|alu_origin~1_combout ),
	.datac(!\inst4|WideOr2~1_combout ),
	.datad(!\inst|rd1[8]~23_combout ),
	.datae(!\inst|rd2[8]~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector23~0 .extended_lut = "off";
defparam \inst2|Selector23~0 .lut_mask = 64'h01FFCDFF01FFCDFF;
defparam \inst2|Selector23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector23~1 (
// Equation(s):
// \inst2|Selector23~1_combout  = ( \inst|rd2[8]~23_combout  & ( \inst2|Selector22~1_combout  & ( (\inst|rd1[8]~23_combout  & ((!\inst17|alu_origin~1_combout ) # ((\inst20|altsyncram_component|auto_generated|q_a [28] & \inst4|WideOr2~1_combout )))) ) ) ) # ( 
// !\inst|rd2[8]~23_combout  & ( \inst2|Selector22~1_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [28] & (\inst17|alu_origin~1_combout  & (\inst4|WideOr2~1_combout  & \inst|rd1[8]~23_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\inst17|alu_origin~1_combout ),
	.datac(!\inst4|WideOr2~1_combout ),
	.datad(!\inst|rd1[8]~23_combout ),
	.datae(!\inst|rd2[8]~23_combout ),
	.dataf(!\inst2|Selector22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector23~1 .extended_lut = "off";
defparam \inst2|Selector23~1 .lut_mask = 64'h00000000000100CD;
defparam \inst2|Selector23~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector23~2 (
// Equation(s):
// \inst2|Selector23~2_combout  = ( !\inst17|Selector0~1_combout  & ( ((!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & \inst2|Add0~5_sumout )) # (\inst2|Selector23~1_combout )))) ) ) # ( \inst17|Selector0~1_combout  & ( 
// (!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & (\inst2|Add1~5_sumout )) # (\inst17|alu_op[1]~1_combout  & ((\inst2|Selector23~0_combout )))) # (\inst2|Selector23~1_combout ))) ) )

	.dataa(!\inst17|alu_op[1]~1_combout ),
	.datab(!\inst2|Add1~5_sumout ),
	.datac(!\inst2|Selector23~0_combout ),
	.datad(!\inst2|Selector23~1_combout ),
	.datae(!\inst17|Selector0~1_combout ),
	.dataf(!\inst17|alu_op[2]~2_combout ),
	.datag(!\inst2|Add0~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector23~2 .extended_lut = "on";
defparam \inst2|Selector23~2 .lut_mask = 64'h0AFF27FF00000000;
defparam \inst2|Selector23~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[7]~336_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[7]~25 (
// Equation(s):
// \inst15|o[7]~25_combout  = ( \inst2|Selector24~0_combout  & ( \inst18|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|WideOr2~0_combout ) # ((\inst20|altsyncram_component|auto_generated|q_a [27] & \inst4|WideOr2~1_combout )) ) ) ) # ( 
// !\inst2|Selector24~0_combout  & ( \inst18|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|WideOr2~0_combout  & (((!\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & (\inst20|altsyncram_component|auto_generated|q_a [27] & 
// (\inst4|WideOr2~1_combout ))) ) ) ) # ( \inst2|Selector24~0_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [7] & ( (!\inst17|WideOr2~0_combout  & (((\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & 
// (\inst20|altsyncram_component|auto_generated|q_a [27] & (\inst4|WideOr2~1_combout ))) ) ) ) # ( !\inst2|Selector24~0_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [7] & ( (\inst20|altsyncram_component|auto_generated|q_a [27] & 
// (\inst4|WideOr2~1_combout  & \inst17|WideOr2~0_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst17|WideOr2~0_combout ),
	.datad(!\inst17|Decoder2~2_combout ),
	.datae(!\inst2|Selector24~0_combout ),
	.dataf(!\inst18|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[7]~25 .extended_lut = "off";
defparam \inst15|o[7]~25 .lut_mask = 64'h010101F1F101F1F1;
defparam \inst15|o[7]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][7] (
	.clk(\clk~input_o ),
	.d(\inst15|o[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][7] .is_wysiwyg = "true";
defparam \inst|regs[16][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~24 (
// Equation(s):
// \inst|rd2[7]~24_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][7]~q  ) ) )

	.dataa(!\inst|regs[16][7]~q ),
	.datab(!\inst|regs[20][7]~q ),
	.datac(!\inst|regs[24][7]~q ),
	.datad(!\inst|regs[28][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~24 .extended_lut = "off";
defparam \inst|rd2[7]~24 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[7]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~25 (
// Equation(s):
// \inst|rd2[7]~25_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][7]~q  ) ) )

	.dataa(!\inst|regs[17][7]~q ),
	.datab(!\inst|regs[21][7]~q ),
	.datac(!\inst|regs[25][7]~q ),
	.datad(!\inst|regs[29][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~25 .extended_lut = "off";
defparam \inst|rd2[7]~25 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[7]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~26 (
// Equation(s):
// \inst|rd2[7]~26_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][7]~q  ) ) )

	.dataa(!\inst|regs[18][7]~q ),
	.datab(!\inst|regs[22][7]~q ),
	.datac(!\inst|regs[26][7]~q ),
	.datad(!\inst|regs[30][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~26 .extended_lut = "off";
defparam \inst|rd2[7]~26 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[7]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~27 (
// Equation(s):
// \inst|rd2[7]~27_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][7]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][7]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][7]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][7]~q  ) ) )

	.dataa(!\inst|regs[19][7]~q ),
	.datab(!\inst|regs[23][7]~q ),
	.datac(!\inst|regs[27][7]~q ),
	.datad(!\inst|regs[31][7]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~27 .extended_lut = "off";
defparam \inst|rd2[7]~27 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[7]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[7]~28 (
// Equation(s):
// \inst|rd2[7]~28_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[7]~27_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[7]~26_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[7]~25_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[7]~24_combout  ) ) )

	.dataa(!\inst|rd2[7]~24_combout ),
	.datab(!\inst|rd2[7]~25_combout ),
	.datac(!\inst|rd2[7]~26_combout ),
	.datad(!\inst|rd2[7]~27_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[7]~28 .extended_lut = "off";
defparam \inst|rd2[7]~28 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[7]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[7]~0 (
// Equation(s):
// \inst3|o[7]~0_combout  = ( \inst17|Decoder2~0_combout  & ( \inst4|WideOr2~0_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [27] & (\inst20|altsyncram_component|auto_generated|q_a [5] & (\inst17|alu_origin~0_combout  & 
// \inst17|Decoder2~1_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst17|alu_origin~0_combout ),
	.datad(!\inst17|Decoder2~1_combout ),
	.datae(!\inst17|Decoder2~0_combout ),
	.dataf(!\inst4|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[7]~0 .extended_lut = "off";
defparam \inst3|o[7]~0 .lut_mask = 64'h0000000000000001;
defparam \inst3|o[7]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[7]~1 (
// Equation(s):
// \inst3|o[7]~1_combout  = ( \inst|rd2[7]~31_combout  & ( \inst3|o[7]~0_combout  ) ) # ( !\inst|rd2[7]~31_combout  & ( \inst3|o[7]~0_combout  ) ) # ( \inst|rd2[7]~31_combout  & ( !\inst3|o[7]~0_combout  & ( !\inst17|alu_origin~1_combout  ) ) ) # ( 
// !\inst|rd2[7]~31_combout  & ( !\inst3|o[7]~0_combout  & ( (!\inst17|alu_origin~1_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[7]~28_combout )) # (\inst|rd2[7]~29_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst17|alu_origin~1_combout ),
	.datac(!\inst|rd2[7]~28_combout ),
	.datad(!\inst|rd2[7]~29_combout ),
	.datae(!\inst|rd2[7]~31_combout ),
	.dataf(!\inst3|o[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[7]~1 .extended_lut = "off";
defparam \inst3|o[7]~1 .lut_mask = 64'h04CCCCCCFFFFFFFF;
defparam \inst3|o[7]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector24~0 (
// Equation(s):
// \inst2|Selector24~0_combout  = ( !\inst17|Selector0~1_combout  & ( (!\inst17|alu_op[2]~2_combout  & ((!\inst17|alu_op[1]~1_combout  & (((\inst2|Add0~9_sumout )))) # (\inst17|alu_op[1]~1_combout  & (\inst3|o[7]~1_combout  & ((\inst|rd1[7]~34_combout )))))) 
// ) ) # ( \inst17|Selector0~1_combout  & ( (!\inst17|alu_op[2]~2_combout  & ((!\inst17|alu_op[1]~1_combout  & (((\inst2|Add1~9_sumout )))) # (\inst17|alu_op[1]~1_combout  & (((\inst|rd1[7]~34_combout )) # (\inst3|o[7]~1_combout ))))) ) )

	.dataa(!\inst3|o[7]~1_combout ),
	.datab(!\inst17|alu_op[1]~1_combout ),
	.datac(!\inst2|Add1~9_sumout ),
	.datad(!\inst|rd1[7]~34_combout ),
	.datae(!\inst17|Selector0~1_combout ),
	.dataf(!\inst17|alu_op[2]~2_combout ),
	.datag(!\inst2|Add0~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector24~0 .extended_lut = "on";
defparam \inst2|Selector24~0 .lut_mask = 64'h0C1D1D3F00000000;
defparam \inst2|Selector24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[6]~42_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[6]~26 (
// Equation(s):
// \inst15|o[6]~26_combout  = ( \inst2|Selector25~2_combout  & ( \inst18|altsyncram_component|auto_generated|q_a [6] & ( (!\inst17|WideOr2~0_combout ) # ((\inst20|altsyncram_component|auto_generated|q_a [26] & \inst4|WideOr2~1_combout )) ) ) ) # ( 
// !\inst2|Selector25~2_combout  & ( \inst18|altsyncram_component|auto_generated|q_a [6] & ( (!\inst17|WideOr2~0_combout  & (((!\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & (\inst20|altsyncram_component|auto_generated|q_a [26] & 
// (\inst4|WideOr2~1_combout ))) ) ) ) # ( \inst2|Selector25~2_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [6] & ( (!\inst17|WideOr2~0_combout  & (((\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & 
// (\inst20|altsyncram_component|auto_generated|q_a [26] & (\inst4|WideOr2~1_combout ))) ) ) ) # ( !\inst2|Selector25~2_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [6] & ( (\inst20|altsyncram_component|auto_generated|q_a [26] & 
// (\inst4|WideOr2~1_combout  & \inst17|WideOr2~0_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst17|WideOr2~0_combout ),
	.datad(!\inst17|Decoder2~2_combout ),
	.datae(!\inst2|Selector25~2_combout ),
	.dataf(!\inst18|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[6]~26 .extended_lut = "off";
defparam \inst15|o[6]~26 .lut_mask = 64'h010101F1F101F1F1;
defparam \inst15|o[6]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][6] (
	.clk(\clk~input_o ),
	.d(\inst15|o[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][6] .is_wysiwyg = "true";
defparam \inst|regs[16][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[6]~35 (
// Equation(s):
// \inst|rd1[6]~35_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][6]~q  ) ) )

	.dataa(!\inst|regs[16][6]~q ),
	.datab(!\inst|regs[20][6]~q ),
	.datac(!\inst|regs[24][6]~q ),
	.datad(!\inst|regs[28][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[6]~35 .extended_lut = "off";
defparam \inst|rd1[6]~35 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[6]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[6]~36 (
// Equation(s):
// \inst|rd1[6]~36_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][6]~q  ) ) )

	.dataa(!\inst|regs[17][6]~q ),
	.datab(!\inst|regs[21][6]~q ),
	.datac(!\inst|regs[25][6]~q ),
	.datad(!\inst|regs[29][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[6]~36 .extended_lut = "off";
defparam \inst|rd1[6]~36 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[6]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[6]~37 (
// Equation(s):
// \inst|rd1[6]~37_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][6]~q  ) ) )

	.dataa(!\inst|regs[18][6]~q ),
	.datab(!\inst|regs[22][6]~q ),
	.datac(!\inst|regs[26][6]~q ),
	.datad(!\inst|regs[30][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[6]~37 .extended_lut = "off";
defparam \inst|rd1[6]~37 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[6]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[6]~38 (
// Equation(s):
// \inst|rd1[6]~38_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][6]~q  ) ) )

	.dataa(!\inst|regs[19][6]~q ),
	.datab(!\inst|regs[23][6]~q ),
	.datac(!\inst|regs[27][6]~q ),
	.datad(!\inst|regs[31][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[6]~38 .extended_lut = "off";
defparam \inst|rd1[6]~38 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[6]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[6]~39 (
// Equation(s):
// \inst|rd1[6]~39_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[6]~38_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[6]~37_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[6]~36_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[6]~35_combout  ) ) )

	.dataa(!\inst|rd1[6]~35_combout ),
	.datab(!\inst|rd1[6]~36_combout ),
	.datac(!\inst|rd1[6]~37_combout ),
	.datad(!\inst|rd1[6]~38_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[6]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[6]~39 .extended_lut = "off";
defparam \inst|rd1[6]~39 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[6]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[6]~40 (
// Equation(s):
// \inst|rd1[6]~40_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][6]~q  ) ) )

	.dataa(!\inst|regs[8][6]~q ),
	.datab(!\inst|regs[9][6]~q ),
	.datac(!\inst|regs[10][6]~q ),
	.datad(!\inst|regs[11][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[6]~40 .extended_lut = "off";
defparam \inst|rd1[6]~40 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[6]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[6]~41 (
// Equation(s):
// \inst|rd1[6]~41_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( !\inst|regs[2][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][6]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][6]~q ),
	.datac(!\inst|regs[2][6]~q ),
	.datad(!\inst|regs[3][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[6]~41 .extended_lut = "off";
defparam \inst|rd1[6]~41 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd1[6]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[6]~42 (
// Equation(s):
// \inst|rd1[6]~42_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][6]~q  ) ) )

	.dataa(!\inst|regs[12][6]~q ),
	.datab(!\inst|regs[13][6]~q ),
	.datac(!\inst|regs[14][6]~q ),
	.datad(!\inst|regs[15][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[6]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[6]~42 .extended_lut = "off";
defparam \inst|rd1[6]~42 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[6]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[6]~43 (
// Equation(s):
// \inst|rd1[6]~43_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][6]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][6]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][6]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][6]~q  ) ) )

	.dataa(!\inst|regs[4][6]~q ),
	.datab(!\inst|regs[5][6]~q ),
	.datac(!\inst|regs[6][6]~q ),
	.datad(!\inst|regs[7][6]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[6]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[6]~43 .extended_lut = "off";
defparam \inst|rd1[6]~43 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[6]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[6]~44 (
// Equation(s):
// \inst|rd1[6]~44_combout  = ( \inst|rd1[6]~43_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[6]~41_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [18] & (((\inst|rd1[6]~42_combout )))) ) ) # ( !\inst|rd1[6]~43_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & (\inst|rd1[6]~41_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[6]~42_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[6]~41_combout ),
	.datad(!\inst|rd1[6]~42_combout ),
	.datae(!\inst|rd1[6]~43_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[6]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[6]~44 .extended_lut = "off";
defparam \inst|rd1[6]~44 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[6]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[6]~45 (
// Equation(s):
// \inst|rd1[6]~45_combout  = ( \inst|rd1[6]~40_combout  & ( \inst|rd1[6]~44_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[6]~39_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[6]~40_combout  & ( \inst|rd1[6]~44_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[6]~39_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[6]~40_combout  & ( !\inst|rd1[6]~44_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[6]~39_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[6]~40_combout  & ( !\inst|rd1[6]~44_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[6]~39_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[6]~39_combout ),
	.datae(!\inst|rd1[6]~40_combout ),
	.dataf(!\inst|rd1[6]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[6]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[6]~45 .extended_lut = "off";
defparam \inst|rd1[6]~45 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[6]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[6]~2 (
// Equation(s):
// \inst3|o[6]~2_combout  = ( \inst17|Decoder2~0_combout  & ( \inst4|WideOr2~0_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [26] & (\inst20|altsyncram_component|auto_generated|q_a [5] & (\inst17|alu_origin~0_combout  & 
// \inst17|Decoder2~1_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst17|alu_origin~0_combout ),
	.datad(!\inst17|Decoder2~1_combout ),
	.datae(!\inst17|Decoder2~0_combout ),
	.dataf(!\inst4|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[6]~2 .extended_lut = "off";
defparam \inst3|o[6]~2 .lut_mask = 64'h0000000000000001;
defparam \inst3|o[6]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector25~0 (
// Equation(s):
// \inst2|Selector25~0_combout  = (((!\inst17|alu_origin~1_combout  & \inst|rd2[6]~42_combout )) # (\inst3|o[6]~2_combout )) # (\inst|rd1[6]~45_combout )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd1[6]~45_combout ),
	.datac(!\inst|rd2[6]~42_combout ),
	.datad(!\inst3|o[6]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector25~0 .extended_lut = "off";
defparam \inst2|Selector25~0 .lut_mask = 64'h3BFF3BFF3BFF3BFF;
defparam \inst2|Selector25~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector25~1 (
// Equation(s):
// \inst2|Selector25~1_combout  = ( \inst3|o[6]~2_combout  & ( (\inst|rd1[6]~45_combout  & \inst2|Selector22~1_combout ) ) ) # ( !\inst3|o[6]~2_combout  & ( (!\inst17|alu_origin~1_combout  & (\inst|rd1[6]~45_combout  & (\inst|rd2[6]~42_combout  & 
// \inst2|Selector22~1_combout ))) ) )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd1[6]~45_combout ),
	.datac(!\inst|rd2[6]~42_combout ),
	.datad(!\inst2|Selector22~1_combout ),
	.datae(!\inst3|o[6]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector25~1 .extended_lut = "off";
defparam \inst2|Selector25~1 .lut_mask = 64'h0002003300020033;
defparam \inst2|Selector25~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector25~2 (
// Equation(s):
// \inst2|Selector25~2_combout  = ( !\inst17|Selector0~1_combout  & ( ((!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & \inst2|Add0~13_sumout )) # (\inst2|Selector25~1_combout )))) ) ) # ( \inst17|Selector0~1_combout  & ( 
// (!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & (\inst2|Add1~13_sumout )) # (\inst17|alu_op[1]~1_combout  & ((\inst2|Selector25~0_combout )))) # (\inst2|Selector25~1_combout ))) ) )

	.dataa(!\inst17|alu_op[1]~1_combout ),
	.datab(!\inst2|Add1~13_sumout ),
	.datac(!\inst2|Selector25~0_combout ),
	.datad(!\inst2|Selector25~1_combout ),
	.datae(!\inst17|Selector0~1_combout ),
	.dataf(!\inst17|alu_op[2]~2_combout ),
	.datag(!\inst2|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector25~2 .extended_lut = "on";
defparam \inst2|Selector25~2 .lut_mask = 64'h0AFF27FF00000000;
defparam \inst2|Selector25~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[5]~53_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[5]~27 (
// Equation(s):
// \inst15|o[5]~27_combout  = ( \inst18|altsyncram_component|auto_generated|q_a [5] & ( (!\inst17|WideOr2~0_combout  & ((!\inst17|Decoder2~2_combout ) # ((\inst2|Selector26~2_combout )))) # (\inst17|WideOr2~0_combout  & (((\inst4|imm[5]~2_combout )))) ) ) # 
// ( !\inst18|altsyncram_component|auto_generated|q_a [5] & ( (!\inst17|WideOr2~0_combout  & (\inst17|Decoder2~2_combout  & ((\inst2|Selector26~2_combout )))) # (\inst17|WideOr2~0_combout  & (((\inst4|imm[5]~2_combout )))) ) )

	.dataa(!\inst17|WideOr2~0_combout ),
	.datab(!\inst17|Decoder2~2_combout ),
	.datac(!\inst4|imm[5]~2_combout ),
	.datad(!\inst2|Selector26~2_combout ),
	.datae(!\inst18|altsyncram_component|auto_generated|q_a [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[5]~27 .extended_lut = "off";
defparam \inst15|o[5]~27 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst15|o[5]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][5] (
	.clk(\clk~input_o ),
	.d(\inst15|o[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][5] .is_wysiwyg = "true";
defparam \inst|regs[16][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[5]~46 (
// Equation(s):
// \inst|rd1[5]~46_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][5]~q  ) ) )

	.dataa(!\inst|regs[16][5]~q ),
	.datab(!\inst|regs[20][5]~q ),
	.datac(!\inst|regs[24][5]~q ),
	.datad(!\inst|regs[28][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[5]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[5]~46 .extended_lut = "off";
defparam \inst|rd1[5]~46 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[5]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[5]~47 (
// Equation(s):
// \inst|rd1[5]~47_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][5]~q  ) ) )

	.dataa(!\inst|regs[17][5]~q ),
	.datab(!\inst|regs[21][5]~q ),
	.datac(!\inst|regs[25][5]~q ),
	.datad(!\inst|regs[29][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[5]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[5]~47 .extended_lut = "off";
defparam \inst|rd1[5]~47 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[5]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[5]~48 (
// Equation(s):
// \inst|rd1[5]~48_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][5]~q  ) ) )

	.dataa(!\inst|regs[18][5]~q ),
	.datab(!\inst|regs[22][5]~q ),
	.datac(!\inst|regs[26][5]~q ),
	.datad(!\inst|regs[30][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[5]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[5]~48 .extended_lut = "off";
defparam \inst|rd1[5]~48 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[5]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[5]~49 (
// Equation(s):
// \inst|rd1[5]~49_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][5]~q  ) ) )

	.dataa(!\inst|regs[19][5]~q ),
	.datab(!\inst|regs[23][5]~q ),
	.datac(!\inst|regs[27][5]~q ),
	.datad(!\inst|regs[31][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[5]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[5]~49 .extended_lut = "off";
defparam \inst|rd1[5]~49 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[5]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[5]~50 (
// Equation(s):
// \inst|rd1[5]~50_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[5]~49_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[5]~48_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[5]~47_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[5]~46_combout  ) ) )

	.dataa(!\inst|rd1[5]~46_combout ),
	.datab(!\inst|rd1[5]~47_combout ),
	.datac(!\inst|rd1[5]~48_combout ),
	.datad(!\inst|rd1[5]~49_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[5]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[5]~50 .extended_lut = "off";
defparam \inst|rd1[5]~50 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[5]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[5]~51 (
// Equation(s):
// \inst|rd1[5]~51_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][5]~q  ) ) )

	.dataa(!\inst|regs[8][5]~q ),
	.datab(!\inst|regs[9][5]~q ),
	.datac(!\inst|regs[10][5]~q ),
	.datad(!\inst|regs[11][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[5]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[5]~51 .extended_lut = "off";
defparam \inst|rd1[5]~51 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[5]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[5]~52 (
// Equation(s):
// \inst|rd1[5]~52_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( !\inst|regs[2][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][5]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][5]~q ),
	.datac(!\inst|regs[2][5]~q ),
	.datad(!\inst|regs[3][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[5]~52 .extended_lut = "off";
defparam \inst|rd1[5]~52 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd1[5]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[5]~53 (
// Equation(s):
// \inst|rd1[5]~53_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][5]~q  ) ) )

	.dataa(!\inst|regs[12][5]~q ),
	.datab(!\inst|regs[13][5]~q ),
	.datac(!\inst|regs[14][5]~q ),
	.datad(!\inst|regs[15][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[5]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[5]~53 .extended_lut = "off";
defparam \inst|rd1[5]~53 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[5]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[5]~54 (
// Equation(s):
// \inst|rd1[5]~54_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][5]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][5]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][5]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][5]~q  ) ) )

	.dataa(!\inst|regs[4][5]~q ),
	.datab(!\inst|regs[5][5]~q ),
	.datac(!\inst|regs[6][5]~q ),
	.datad(!\inst|regs[7][5]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[5]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[5]~54 .extended_lut = "off";
defparam \inst|rd1[5]~54 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[5]~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[5]~55 (
// Equation(s):
// \inst|rd1[5]~55_combout  = ( \inst|rd1[5]~54_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[5]~52_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [18] & (((\inst|rd1[5]~53_combout )))) ) ) # ( !\inst|rd1[5]~54_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & (\inst|rd1[5]~52_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[5]~53_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[5]~52_combout ),
	.datad(!\inst|rd1[5]~53_combout ),
	.datae(!\inst|rd1[5]~54_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[5]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[5]~55 .extended_lut = "off";
defparam \inst|rd1[5]~55 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[5]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[5]~56 (
// Equation(s):
// \inst|rd1[5]~56_combout  = ( \inst|rd1[5]~51_combout  & ( \inst|rd1[5]~55_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[5]~50_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[5]~51_combout  & ( \inst|rd1[5]~55_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[5]~50_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[5]~51_combout  & ( !\inst|rd1[5]~55_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[5]~50_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[5]~51_combout  & ( !\inst|rd1[5]~55_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[5]~50_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[5]~50_combout ),
	.datae(!\inst|rd1[5]~51_combout ),
	.dataf(!\inst|rd1[5]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[5]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[5]~56 .extended_lut = "off";
defparam \inst|rd1[5]~56 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[5]~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector26~0 (
// Equation(s):
// \inst2|Selector26~0_combout  = ((!\inst17|alu_origin~1_combout  & (\inst|rd2[5]~53_combout )) # (\inst17|alu_origin~1_combout  & ((\inst4|imm[5]~2_combout )))) # (\inst|rd1[5]~56_combout )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd1[5]~56_combout ),
	.datac(!\inst|rd2[5]~53_combout ),
	.datad(!\inst4|imm[5]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector26~0 .extended_lut = "off";
defparam \inst2|Selector26~0 .lut_mask = 64'h3B7F3B7F3B7F3B7F;
defparam \inst2|Selector26~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector26~1 (
// Equation(s):
// \inst2|Selector26~1_combout  = ( \inst4|imm[5]~2_combout  & ( (\inst|rd1[5]~56_combout  & (\inst2|Selector22~1_combout  & ((\inst|rd2[5]~53_combout ) # (\inst17|alu_origin~1_combout )))) ) ) # ( !\inst4|imm[5]~2_combout  & ( (!\inst17|alu_origin~1_combout 
//  & (\inst|rd1[5]~56_combout  & (\inst|rd2[5]~53_combout  & \inst2|Selector22~1_combout ))) ) )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd1[5]~56_combout ),
	.datac(!\inst|rd2[5]~53_combout ),
	.datad(!\inst2|Selector22~1_combout ),
	.datae(!\inst4|imm[5]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector26~1 .extended_lut = "off";
defparam \inst2|Selector26~1 .lut_mask = 64'h0002001300020013;
defparam \inst2|Selector26~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector26~2 (
// Equation(s):
// \inst2|Selector26~2_combout  = ( !\inst17|Selector0~1_combout  & ( ((!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & \inst2|Add0~17_sumout )) # (\inst2|Selector26~1_combout )))) ) ) # ( \inst17|Selector0~1_combout  & ( 
// (!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & (\inst2|Add1~17_sumout )) # (\inst17|alu_op[1]~1_combout  & ((\inst2|Selector26~0_combout )))) # (\inst2|Selector26~1_combout ))) ) )

	.dataa(!\inst17|alu_op[1]~1_combout ),
	.datab(!\inst2|Add1~17_sumout ),
	.datac(!\inst2|Selector26~0_combout ),
	.datad(!\inst2|Selector26~1_combout ),
	.datae(!\inst17|Selector0~1_combout ),
	.dataf(!\inst17|alu_op[2]~2_combout ),
	.datag(!\inst2|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector26~2 .extended_lut = "on";
defparam \inst2|Selector26~2 .lut_mask = 64'h0AFF27FF00000000;
defparam \inst2|Selector26~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[4]~64_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[4]~28 (
// Equation(s):
// \inst15|o[4]~28_combout  = ( \inst18|altsyncram_component|auto_generated|q_a [4] & ( (!\inst17|WideOr2~0_combout  & ((!\inst17|Decoder2~2_combout ) # ((\inst2|Selector27~2_combout )))) # (\inst17|WideOr2~0_combout  & (((\inst4|Selector20~3_combout )))) ) 
// ) # ( !\inst18|altsyncram_component|auto_generated|q_a [4] & ( (!\inst17|WideOr2~0_combout  & (\inst17|Decoder2~2_combout  & ((\inst2|Selector27~2_combout )))) # (\inst17|WideOr2~0_combout  & (((\inst4|Selector20~3_combout )))) ) )

	.dataa(!\inst17|WideOr2~0_combout ),
	.datab(!\inst17|Decoder2~2_combout ),
	.datac(!\inst4|Selector20~3_combout ),
	.datad(!\inst2|Selector27~2_combout ),
	.datae(!\inst18|altsyncram_component|auto_generated|q_a [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[4]~28 .extended_lut = "off";
defparam \inst15|o[4]~28 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst15|o[4]~28 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][4] (
	.clk(\clk~input_o ),
	.d(\inst15|o[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][4] .is_wysiwyg = "true";
defparam \inst|regs[16][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[4]~54 (
// Equation(s):
// \inst|rd2[4]~54_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][4]~q  ) ) )

	.dataa(!\inst|regs[16][4]~q ),
	.datab(!\inst|regs[20][4]~q ),
	.datac(!\inst|regs[24][4]~q ),
	.datad(!\inst|regs[28][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[4]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[4]~54 .extended_lut = "off";
defparam \inst|rd2[4]~54 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[4]~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[4]~55 (
// Equation(s):
// \inst|rd2[4]~55_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][4]~q  ) ) )

	.dataa(!\inst|regs[17][4]~q ),
	.datab(!\inst|regs[21][4]~q ),
	.datac(!\inst|regs[25][4]~q ),
	.datad(!\inst|regs[29][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[4]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[4]~55 .extended_lut = "off";
defparam \inst|rd2[4]~55 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[4]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[4]~56 (
// Equation(s):
// \inst|rd2[4]~56_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][4]~q  ) ) )

	.dataa(!\inst|regs[18][4]~q ),
	.datab(!\inst|regs[22][4]~q ),
	.datac(!\inst|regs[26][4]~q ),
	.datad(!\inst|regs[30][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[4]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[4]~56 .extended_lut = "off";
defparam \inst|rd2[4]~56 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[4]~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[4]~57 (
// Equation(s):
// \inst|rd2[4]~57_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][4]~q  ) ) )

	.dataa(!\inst|regs[19][4]~q ),
	.datab(!\inst|regs[23][4]~q ),
	.datac(!\inst|regs[27][4]~q ),
	.datad(!\inst|regs[31][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[4]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[4]~57 .extended_lut = "off";
defparam \inst|rd2[4]~57 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[4]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[4]~58 (
// Equation(s):
// \inst|rd2[4]~58_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[4]~57_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[4]~56_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[4]~55_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[4]~54_combout  ) ) )

	.dataa(!\inst|rd2[4]~54_combout ),
	.datab(!\inst|rd2[4]~55_combout ),
	.datac(!\inst|rd2[4]~56_combout ),
	.datad(!\inst|rd2[4]~57_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[4]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[4]~58 .extended_lut = "off";
defparam \inst|rd2[4]~58 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[4]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[4]~59 (
// Equation(s):
// \inst|rd2[4]~59_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][4]~q  ) ) )

	.dataa(!\inst|regs[8][4]~q ),
	.datab(!\inst|regs[9][4]~q ),
	.datac(!\inst|regs[10][4]~q ),
	.datad(!\inst|regs[11][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[4]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[4]~59 .extended_lut = "off";
defparam \inst|rd2[4]~59 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[4]~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[4]~60 (
// Equation(s):
// \inst|rd2[4]~60_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( !\inst|regs[2][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][4]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][4]~q ),
	.datac(!\inst|regs[2][4]~q ),
	.datad(!\inst|regs[3][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[4]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[4]~60 .extended_lut = "off";
defparam \inst|rd2[4]~60 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd2[4]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[4]~61 (
// Equation(s):
// \inst|rd2[4]~61_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][4]~q  ) ) )

	.dataa(!\inst|regs[12][4]~q ),
	.datab(!\inst|regs[13][4]~q ),
	.datac(!\inst|regs[14][4]~q ),
	.datad(!\inst|regs[15][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[4]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[4]~61 .extended_lut = "off";
defparam \inst|rd2[4]~61 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[4]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[4]~62 (
// Equation(s):
// \inst|rd2[4]~62_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][4]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][4]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][4]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][4]~q  ) ) )

	.dataa(!\inst|regs[4][4]~q ),
	.datab(!\inst|regs[5][4]~q ),
	.datac(!\inst|regs[6][4]~q ),
	.datad(!\inst|regs[7][4]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[4]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[4]~62 .extended_lut = "off";
defparam \inst|rd2[4]~62 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[4]~62 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[4]~63 (
// Equation(s):
// \inst|rd2[4]~63_combout  = ( \inst|rd2[4]~62_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[4]~60_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [22]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [23] & (((\inst|rd2[4]~61_combout )))) ) ) # ( !\inst|rd2[4]~62_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst|rd2[4]~60_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[4]~61_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[4]~60_combout ),
	.datad(!\inst|rd2[4]~61_combout ),
	.datae(!\inst|rd2[4]~62_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[4]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[4]~63 .extended_lut = "off";
defparam \inst|rd2[4]~63 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd2[4]~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[4]~64 (
// Equation(s):
// \inst|rd2[4]~64_combout  = ( \inst|rd2[4]~59_combout  & ( \inst|rd2[4]~63_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[4]~58_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[4]~59_combout  & ( \inst|rd2[4]~63_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[4]~58_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( \inst|rd2[4]~59_combout  & ( !\inst|rd2[4]~63_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[4]~58_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( !\inst|rd2[4]~59_combout  & ( !\inst|rd2[4]~63_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[4]~58_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[4]~58_combout ),
	.datae(!\inst|rd2[4]~59_combout ),
	.dataf(!\inst|rd2[4]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[4]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[4]~64 .extended_lut = "off";
defparam \inst|rd2[4]~64 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd2[4]~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector27~0 (
// Equation(s):
// \inst2|Selector27~0_combout  = ((!\inst17|alu_origin~1_combout  & (\inst|rd2[4]~64_combout )) # (\inst17|alu_origin~1_combout  & ((\inst4|Selector20~3_combout )))) # (\inst|rd1[4]~67_combout )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd2[4]~64_combout ),
	.datac(!\inst|rd1[4]~67_combout ),
	.datad(!\inst4|Selector20~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector27~0 .extended_lut = "off";
defparam \inst2|Selector27~0 .lut_mask = 64'h2F7F2F7F2F7F2F7F;
defparam \inst2|Selector27~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector27~1 (
// Equation(s):
// \inst2|Selector27~1_combout  = ( \inst4|Selector20~3_combout  & ( (\inst|rd1[4]~67_combout  & (\inst2|Selector22~1_combout  & ((\inst|rd2[4]~64_combout ) # (\inst17|alu_origin~1_combout )))) ) ) # ( !\inst4|Selector20~3_combout  & ( 
// (!\inst17|alu_origin~1_combout  & (\inst|rd2[4]~64_combout  & (\inst|rd1[4]~67_combout  & \inst2|Selector22~1_combout ))) ) )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd2[4]~64_combout ),
	.datac(!\inst|rd1[4]~67_combout ),
	.datad(!\inst2|Selector22~1_combout ),
	.datae(!\inst4|Selector20~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector27~1 .extended_lut = "off";
defparam \inst2|Selector27~1 .lut_mask = 64'h0002000700020007;
defparam \inst2|Selector27~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector27~2 (
// Equation(s):
// \inst2|Selector27~2_combout  = ( !\inst17|Selector0~1_combout  & ( ((!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & \inst2|Add0~21_sumout )) # (\inst2|Selector27~1_combout )))) ) ) # ( \inst17|Selector0~1_combout  & ( 
// (!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & (\inst2|Add1~21_sumout )) # (\inst17|alu_op[1]~1_combout  & ((\inst2|Selector27~0_combout )))) # (\inst2|Selector27~1_combout ))) ) )

	.dataa(!\inst17|alu_op[1]~1_combout ),
	.datab(!\inst2|Add1~21_sumout ),
	.datac(!\inst2|Selector27~0_combout ),
	.datad(!\inst2|Selector27~1_combout ),
	.datae(!\inst17|Selector0~1_combout ),
	.dataf(!\inst17|alu_op[2]~2_combout ),
	.datag(!\inst2|Add0~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector27~2 .extended_lut = "on";
defparam \inst2|Selector27~2 .lut_mask = 64'h0AFF27FF00000000;
defparam \inst2|Selector27~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[3]~75_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[3]~29 (
// Equation(s):
// \inst15|o[3]~29_combout  = ( \inst2|Selector28~2_combout  & ( \inst18|altsyncram_component|auto_generated|q_a [3] & ( (!\inst17|WideOr2~0_combout ) # ((!\inst4|Selector20~4_combout  & \inst4|Selector21~0_combout )) ) ) ) # ( !\inst2|Selector28~2_combout  
// & ( \inst18|altsyncram_component|auto_generated|q_a [3] & ( (!\inst17|WideOr2~0_combout  & (((!\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & (!\inst4|Selector20~4_combout  & (\inst4|Selector21~0_combout ))) ) ) ) # ( 
// \inst2|Selector28~2_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [3] & ( (!\inst17|WideOr2~0_combout  & (((\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & (!\inst4|Selector20~4_combout  & (\inst4|Selector21~0_combout ))) ) 
// ) ) # ( !\inst2|Selector28~2_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [3] & ( (!\inst4|Selector20~4_combout  & (\inst4|Selector21~0_combout  & \inst17|WideOr2~0_combout )) ) ) )

	.dataa(!\inst4|Selector20~4_combout ),
	.datab(!\inst4|Selector21~0_combout ),
	.datac(!\inst17|WideOr2~0_combout ),
	.datad(!\inst17|Decoder2~2_combout ),
	.datae(!\inst2|Selector28~2_combout ),
	.dataf(!\inst18|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[3]~29 .extended_lut = "off";
defparam \inst15|o[3]~29 .lut_mask = 64'h020202F2F202F2F2;
defparam \inst15|o[3]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][3] (
	.clk(\clk~input_o ),
	.d(\inst15|o[3]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][3] .is_wysiwyg = "true";
defparam \inst|regs[16][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[3]~65 (
// Equation(s):
// \inst|rd2[3]~65_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][3]~q  ) ) )

	.dataa(!\inst|regs[16][3]~q ),
	.datab(!\inst|regs[20][3]~q ),
	.datac(!\inst|regs[24][3]~q ),
	.datad(!\inst|regs[28][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[3]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[3]~65 .extended_lut = "off";
defparam \inst|rd2[3]~65 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[3]~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[3]~66 (
// Equation(s):
// \inst|rd2[3]~66_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][3]~q  ) ) )

	.dataa(!\inst|regs[17][3]~q ),
	.datab(!\inst|regs[21][3]~q ),
	.datac(!\inst|regs[25][3]~q ),
	.datad(!\inst|regs[29][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[3]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[3]~66 .extended_lut = "off";
defparam \inst|rd2[3]~66 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[3]~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[3]~67 (
// Equation(s):
// \inst|rd2[3]~67_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][3]~q  ) ) )

	.dataa(!\inst|regs[18][3]~q ),
	.datab(!\inst|regs[22][3]~q ),
	.datac(!\inst|regs[26][3]~q ),
	.datad(!\inst|regs[30][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[3]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[3]~67 .extended_lut = "off";
defparam \inst|rd2[3]~67 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[3]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[3]~68 (
// Equation(s):
// \inst|rd2[3]~68_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][3]~q  ) ) )

	.dataa(!\inst|regs[19][3]~q ),
	.datab(!\inst|regs[23][3]~q ),
	.datac(!\inst|regs[27][3]~q ),
	.datad(!\inst|regs[31][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[3]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[3]~68 .extended_lut = "off";
defparam \inst|rd2[3]~68 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[3]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[3]~69 (
// Equation(s):
// \inst|rd2[3]~69_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[3]~68_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[3]~67_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[3]~66_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[3]~65_combout  ) ) )

	.dataa(!\inst|rd2[3]~65_combout ),
	.datab(!\inst|rd2[3]~66_combout ),
	.datac(!\inst|rd2[3]~67_combout ),
	.datad(!\inst|rd2[3]~68_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[3]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[3]~69 .extended_lut = "off";
defparam \inst|rd2[3]~69 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[3]~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[3]~70 (
// Equation(s):
// \inst|rd2[3]~70_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][3]~q  ) ) )

	.dataa(!\inst|regs[8][3]~q ),
	.datab(!\inst|regs[9][3]~q ),
	.datac(!\inst|regs[10][3]~q ),
	.datad(!\inst|regs[11][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[3]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[3]~70 .extended_lut = "off";
defparam \inst|rd2[3]~70 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[3]~70 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[3]~71 (
// Equation(s):
// \inst|rd2[3]~71_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( !\inst|regs[2][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][3]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][3]~q ),
	.datac(!\inst|regs[2][3]~q ),
	.datad(!\inst|regs[3][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[3]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[3]~71 .extended_lut = "off";
defparam \inst|rd2[3]~71 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd2[3]~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[3]~72 (
// Equation(s):
// \inst|rd2[3]~72_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][3]~q  ) ) )

	.dataa(!\inst|regs[12][3]~q ),
	.datab(!\inst|regs[13][3]~q ),
	.datac(!\inst|regs[14][3]~q ),
	.datad(!\inst|regs[15][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[3]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[3]~72 .extended_lut = "off";
defparam \inst|rd2[3]~72 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[3]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[3]~73 (
// Equation(s):
// \inst|rd2[3]~73_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][3]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][3]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][3]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][3]~q  ) ) )

	.dataa(!\inst|regs[4][3]~q ),
	.datab(!\inst|regs[5][3]~q ),
	.datac(!\inst|regs[6][3]~q ),
	.datad(!\inst|regs[7][3]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[3]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[3]~73 .extended_lut = "off";
defparam \inst|rd2[3]~73 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[3]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[3]~74 (
// Equation(s):
// \inst|rd2[3]~74_combout  = ( \inst|rd2[3]~73_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[3]~71_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [22]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [23] & (((\inst|rd2[3]~72_combout )))) ) ) # ( !\inst|rd2[3]~73_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst|rd2[3]~71_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[3]~72_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[3]~71_combout ),
	.datad(!\inst|rd2[3]~72_combout ),
	.datae(!\inst|rd2[3]~73_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[3]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[3]~74 .extended_lut = "off";
defparam \inst|rd2[3]~74 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd2[3]~74 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[3]~75 (
// Equation(s):
// \inst|rd2[3]~75_combout  = ( \inst|rd2[3]~70_combout  & ( \inst|rd2[3]~74_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[3]~69_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[3]~70_combout  & ( \inst|rd2[3]~74_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[3]~69_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( \inst|rd2[3]~70_combout  & ( !\inst|rd2[3]~74_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[3]~69_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( !\inst|rd2[3]~70_combout  & ( !\inst|rd2[3]~74_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[3]~69_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[3]~69_combout ),
	.datae(!\inst|rd2[3]~70_combout ),
	.dataf(!\inst|rd2[3]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[3]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[3]~75 .extended_lut = "off";
defparam \inst|rd2[3]~75 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd2[3]~75 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector28~0 (
// Equation(s):
// \inst2|Selector28~0_combout  = ( \inst4|Selector21~0_combout  & ( ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[3]~75_combout ))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector20~4_combout ))) # (\inst|rd1[3]~78_combout ) ) ) # ( 
// !\inst4|Selector21~0_combout  & ( ((!\inst17|alu_origin~1_combout  & \inst|rd2[3]~75_combout )) # (\inst|rd1[3]~78_combout ) ) )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|Selector20~4_combout ),
	.datac(!\inst|rd2[3]~75_combout ),
	.datad(!\inst|rd1[3]~78_combout ),
	.datae(!\inst4|Selector21~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector28~0 .extended_lut = "off";
defparam \inst2|Selector28~0 .lut_mask = 64'h0AFF4EFF0AFF4EFF;
defparam \inst2|Selector28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector28~1 (
// Equation(s):
// \inst2|Selector28~1_combout  = ( \inst4|Selector21~0_combout  & ( \inst2|Selector22~1_combout  & ( (\inst|rd1[3]~78_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[3]~75_combout ))) # (\inst17|alu_origin~1_combout  & 
// (!\inst4|Selector20~4_combout )))) ) ) ) # ( !\inst4|Selector21~0_combout  & ( \inst2|Selector22~1_combout  & ( (!\inst17|alu_origin~1_combout  & (\inst|rd2[3]~75_combout  & \inst|rd1[3]~78_combout )) ) ) )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|Selector20~4_combout ),
	.datac(!\inst|rd2[3]~75_combout ),
	.datad(!\inst|rd1[3]~78_combout ),
	.datae(!\inst4|Selector21~0_combout ),
	.dataf(!\inst2|Selector22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector28~1 .extended_lut = "off";
defparam \inst2|Selector28~1 .lut_mask = 64'h00000000000A004E;
defparam \inst2|Selector28~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector28~2 (
// Equation(s):
// \inst2|Selector28~2_combout  = ( !\inst17|Selector0~1_combout  & ( ((!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & \inst2|Add0~25_sumout )) # (\inst2|Selector28~1_combout )))) ) ) # ( \inst17|Selector0~1_combout  & ( 
// (!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & (\inst2|Add1~25_sumout )) # (\inst17|alu_op[1]~1_combout  & ((\inst2|Selector28~0_combout )))) # (\inst2|Selector28~1_combout ))) ) )

	.dataa(!\inst17|alu_op[1]~1_combout ),
	.datab(!\inst2|Add1~25_sumout ),
	.datac(!\inst2|Selector28~0_combout ),
	.datad(!\inst2|Selector28~1_combout ),
	.datae(!\inst17|Selector0~1_combout ),
	.dataf(!\inst17|alu_op[2]~2_combout ),
	.datag(!\inst2|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector28~2 .extended_lut = "on";
defparam \inst2|Selector28~2 .lut_mask = 64'h0AFF27FF00000000;
defparam \inst2|Selector28~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[2]~337_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[2]~30 (
// Equation(s):
// \inst15|o[2]~30_combout  = ( \inst2|Selector29~0_combout  & ( \inst18|altsyncram_component|auto_generated|q_a [2] & ( (!\inst17|WideOr2~0_combout ) # ((!\inst4|Selector20~4_combout  & \inst4|Selector22~0_combout )) ) ) ) # ( !\inst2|Selector29~0_combout  
// & ( \inst18|altsyncram_component|auto_generated|q_a [2] & ( (!\inst17|WideOr2~0_combout  & (((!\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & (!\inst4|Selector20~4_combout  & (\inst4|Selector22~0_combout ))) ) ) ) # ( 
// \inst2|Selector29~0_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [2] & ( (!\inst17|WideOr2~0_combout  & (((\inst17|Decoder2~2_combout )))) # (\inst17|WideOr2~0_combout  & (!\inst4|Selector20~4_combout  & (\inst4|Selector22~0_combout ))) ) 
// ) ) # ( !\inst2|Selector29~0_combout  & ( !\inst18|altsyncram_component|auto_generated|q_a [2] & ( (!\inst4|Selector20~4_combout  & (\inst4|Selector22~0_combout  & \inst17|WideOr2~0_combout )) ) ) )

	.dataa(!\inst4|Selector20~4_combout ),
	.datab(!\inst4|Selector22~0_combout ),
	.datac(!\inst17|WideOr2~0_combout ),
	.datad(!\inst17|Decoder2~2_combout ),
	.datae(!\inst2|Selector29~0_combout ),
	.dataf(!\inst18|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[2]~30 .extended_lut = "off";
defparam \inst15|o[2]~30 .lut_mask = 64'h020202F2F202F2F2;
defparam \inst15|o[2]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][2] (
	.clk(\clk~input_o ),
	.d(\inst15|o[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][2] .is_wysiwyg = "true";
defparam \inst|regs[4][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~82 (
// Equation(s):
// \inst|rd2[2]~82_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][2]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][2]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][2]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][2]~q  ) ) )

	.dataa(!\inst|regs[4][2]~q ),
	.datab(!\inst|regs[5][2]~q ),
	.datac(!\inst|regs[6][2]~q ),
	.datad(!\inst|regs[7][2]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~82 .extended_lut = "off";
defparam \inst|rd2[2]~82 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[2]~82 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~346 (
// Equation(s):
// \inst|rd2[2]~346_combout  = ( \inst|regs[14][2]~q  & ( \inst|regs[15][2]~q  & ( ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][2]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][2]~q )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\inst|regs[14][2]~q  & ( \inst|regs[15][2]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][2]~q )) 
// # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][2]~q ))))) # (\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( \inst|regs[14][2]~q  & ( !\inst|regs[15][2]~q 
//  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][2]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][2]~q ))))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21] & (!\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( !\inst|regs[14][2]~q  & ( !\inst|regs[15][2]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & 
// ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][2]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][2]~q ))))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\inst|regs[12][2]~q ),
	.datad(!\inst|regs[13][2]~q ),
	.datae(!\inst|regs[14][2]~q ),
	.dataf(!\inst|regs[15][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~346 .extended_lut = "off";
defparam \inst|rd2[2]~346 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \inst|rd2[2]~346 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~347 (
// Equation(s):
// \inst|rd2[2]~347_combout  = ( \inst|regs[3][2]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[1][2]~q ))) # (\inst20|altsyncram_component|auto_generated|q_a [21] & 
// (((!\inst|regs[2][2]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20]))) ) ) # ( !\inst|regs[3][2]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[1][2]~q ))) 
// # (\inst20|altsyncram_component|auto_generated|q_a [21] & (!\inst20|altsyncram_component|auto_generated|q_a [20] & ((!\inst|regs[2][2]~q )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\inst|regs[1][2]~q ),
	.datad(!\inst|regs[2][2]~q ),
	.datae(!\inst|regs[3][2]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~347 .extended_lut = "off";
defparam \inst|rd2[2]~347 .lut_mask = 64'h4602571346025713;
defparam \inst|rd2[2]~347 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[2]~83 (
// Equation(s):
// \inst|rd2[2]~83_combout  = ( \inst|rd2[2]~346_combout  & ( \inst|rd2[2]~347_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a 
// [22]) # (\inst|rd2[2]~82_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\inst|rd2[2]~346_combout  & ( \inst|rd2[2]~347_combout  & ( 
// (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # (\inst|rd2[2]~82_combout )))) ) ) ) # ( \inst|rd2[2]~346_combout  & ( 
// !\inst|rd2[2]~347_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [22] & (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((\inst|rd2[2]~82_combout ) # (\inst20|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( 
// !\inst|rd2[2]~346_combout  & ( !\inst|rd2[2]~347_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst|rd2[2]~82_combout  & !\inst20|altsyncram_component|auto_generated|q_a 
// [24]))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[2]~82_combout ),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\inst|rd2[2]~346_combout ),
	.dataf(!\inst|rd2[2]~347_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[2]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[2]~83 .extended_lut = "off";
defparam \inst|rd2[2]~83 .lut_mask = 64'h020013008A009B00;
defparam \inst|rd2[2]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[2]~20 (
// Equation(s):
// \inst3|o[2]~20_combout  = ( !\inst17|alu_origin~1_combout  & ( ((((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[2]~80_combout )) # (\inst|rd2[2]~81_combout )) # (\inst|rd2[2]~83_combout )) ) ) # ( \inst17|alu_origin~1_combout  & ( 
// (!\inst4|Selector20~4_combout  & (((\inst4|Selector22~0_combout )))) ) )

	.dataa(!\inst4|Selector20~4_combout ),
	.datab(!\inst|rd2[2]~83_combout ),
	.datac(!\inst4|Selector22~0_combout ),
	.datad(!\inst|rd2[2]~81_combout ),
	.datae(!\inst17|alu_origin~1_combout ),
	.dataf(!\inst|rd2[2]~80_combout ),
	.datag(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[2]~20 .extended_lut = "on";
defparam \inst3|o[2]~20 .lut_mask = 64'h33FF0A0A3FFF0A0A;
defparam \inst3|o[2]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector29~0 (
// Equation(s):
// \inst2|Selector29~0_combout  = ( !\inst17|Selector0~1_combout  & ( (!\inst17|alu_op[2]~2_combout  & ((!\inst17|alu_op[1]~1_combout  & (((\inst2|Add0~29_sumout )))) # (\inst17|alu_op[1]~1_combout  & (\inst3|o[2]~20_combout  & ((\inst|rd1[2]~89_combout 
// )))))) ) ) # ( \inst17|Selector0~1_combout  & ( (!\inst17|alu_op[2]~2_combout  & ((!\inst17|alu_op[1]~1_combout  & (((\inst2|Add1~29_sumout )))) # (\inst17|alu_op[1]~1_combout  & (((\inst|rd1[2]~89_combout )) # (\inst3|o[2]~20_combout ))))) ) )

	.dataa(!\inst3|o[2]~20_combout ),
	.datab(!\inst17|alu_op[2]~2_combout ),
	.datac(!\inst2|Add1~29_sumout ),
	.datad(!\inst17|alu_op[1]~1_combout ),
	.datae(!\inst17|Selector0~1_combout ),
	.dataf(!\inst|rd1[2]~89_combout ),
	.datag(!\inst2|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector29~0 .extended_lut = "on";
defparam \inst2|Selector29~0 .lut_mask = 64'h0C000C440C440CCC;
defparam \inst2|Selector29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[1]~94_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[1]~31 (
// Equation(s):
// \inst15|o[1]~31_combout  = ( \inst18|altsyncram_component|auto_generated|q_a [1] & ( (!\inst17|WideOr2~0_combout  & (((!\inst17|Decoder2~2_combout ) # (\inst2|Selector30~2_combout )))) # (\inst17|WideOr2~0_combout  & (\inst4|Selector23~0_combout )) ) ) # 
// ( !\inst18|altsyncram_component|auto_generated|q_a [1] & ( (!\inst17|WideOr2~0_combout  & (((\inst17|Decoder2~2_combout  & \inst2|Selector30~2_combout )))) # (\inst17|WideOr2~0_combout  & (\inst4|Selector23~0_combout )) ) )

	.dataa(!\inst4|Selector23~0_combout ),
	.datab(!\inst17|WideOr2~0_combout ),
	.datac(!\inst17|Decoder2~2_combout ),
	.datad(!\inst2|Selector30~2_combout ),
	.datae(!\inst18|altsyncram_component|auto_generated|q_a [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[1]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[1]~31 .extended_lut = "off";
defparam \inst15|o[1]~31 .lut_mask = 64'h111DD1DD111DD1DD;
defparam \inst15|o[1]~31 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][1] (
	.clk(\clk~input_o ),
	.d(\inst15|o[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][1] .is_wysiwyg = "true";
defparam \inst|regs[16][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[1]~84 (
// Equation(s):
// \inst|rd2[1]~84_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][1]~q  ) ) )

	.dataa(!\inst|regs[16][1]~q ),
	.datab(!\inst|regs[20][1]~q ),
	.datac(!\inst|regs[24][1]~q ),
	.datad(!\inst|regs[28][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[1]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[1]~84 .extended_lut = "off";
defparam \inst|rd2[1]~84 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[1]~84 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[1]~85 (
// Equation(s):
// \inst|rd2[1]~85_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][1]~q  ) ) )

	.dataa(!\inst|regs[17][1]~q ),
	.datab(!\inst|regs[21][1]~q ),
	.datac(!\inst|regs[25][1]~q ),
	.datad(!\inst|regs[29][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[1]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[1]~85 .extended_lut = "off";
defparam \inst|rd2[1]~85 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[1]~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[1]~86 (
// Equation(s):
// \inst|rd2[1]~86_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][1]~q  ) ) )

	.dataa(!\inst|regs[18][1]~q ),
	.datab(!\inst|regs[22][1]~q ),
	.datac(!\inst|regs[26][1]~q ),
	.datad(!\inst|regs[30][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[1]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[1]~86 .extended_lut = "off";
defparam \inst|rd2[1]~86 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[1]~86 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[1]~87 (
// Equation(s):
// \inst|rd2[1]~87_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][1]~q  ) ) )

	.dataa(!\inst|regs[19][1]~q ),
	.datab(!\inst|regs[23][1]~q ),
	.datac(!\inst|regs[27][1]~q ),
	.datad(!\inst|regs[31][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[1]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[1]~87 .extended_lut = "off";
defparam \inst|rd2[1]~87 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[1]~87 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[1]~88 (
// Equation(s):
// \inst|rd2[1]~88_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[1]~87_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[1]~86_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[1]~85_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[1]~84_combout  ) ) )

	.dataa(!\inst|rd2[1]~84_combout ),
	.datab(!\inst|rd2[1]~85_combout ),
	.datac(!\inst|rd2[1]~86_combout ),
	.datad(!\inst|rd2[1]~87_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[1]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[1]~88 .extended_lut = "off";
defparam \inst|rd2[1]~88 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[1]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[1]~89 (
// Equation(s):
// \inst|rd2[1]~89_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][1]~q  ) ) )

	.dataa(!\inst|regs[8][1]~q ),
	.datab(!\inst|regs[9][1]~q ),
	.datac(!\inst|regs[10][1]~q ),
	.datad(!\inst|regs[11][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[1]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[1]~89 .extended_lut = "off";
defparam \inst|rd2[1]~89 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[1]~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[1]~90 (
// Equation(s):
// \inst|rd2[1]~90_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][1]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][1]~q ),
	.datac(!\inst|regs[2][1]~q ),
	.datad(!\inst|regs[3][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[1]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[1]~90 .extended_lut = "off";
defparam \inst|rd2[1]~90 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[1]~90 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[1]~91 (
// Equation(s):
// \inst|rd2[1]~91_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][1]~q  ) ) )

	.dataa(!\inst|regs[12][1]~q ),
	.datab(!\inst|regs[13][1]~q ),
	.datac(!\inst|regs[14][1]~q ),
	.datad(!\inst|regs[15][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[1]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[1]~91 .extended_lut = "off";
defparam \inst|rd2[1]~91 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[1]~91 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[1]~92 (
// Equation(s):
// \inst|rd2[1]~92_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][1]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][1]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][1]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][1]~q  ) ) )

	.dataa(!\inst|regs[4][1]~q ),
	.datab(!\inst|regs[5][1]~q ),
	.datac(!\inst|regs[6][1]~q ),
	.datad(!\inst|regs[7][1]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[1]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[1]~92 .extended_lut = "off";
defparam \inst|rd2[1]~92 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[1]~92 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[1]~93 (
// Equation(s):
// \inst|rd2[1]~93_combout  = ( \inst|rd2[1]~92_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[1]~90_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [22]))) # (\inst20|altsyncram_component|auto_generated|q_a 
// [23] & (((\inst|rd2[1]~91_combout )))) ) ) # ( !\inst|rd2[1]~92_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst|rd2[1]~90_combout ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[1]~91_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[1]~90_combout ),
	.datad(!\inst|rd2[1]~91_combout ),
	.datae(!\inst|rd2[1]~92_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[1]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[1]~93 .extended_lut = "off";
defparam \inst|rd2[1]~93 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd2[1]~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[1]~94 (
// Equation(s):
// \inst|rd2[1]~94_combout  = ( \inst|rd2[1]~89_combout  & ( \inst|rd2[1]~93_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[1]~88_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[1]~89_combout  & ( \inst|rd2[1]~93_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[1]~88_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( \inst|rd2[1]~89_combout  & ( !\inst|rd2[1]~93_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[1]~88_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( !\inst|rd2[1]~89_combout  & ( !\inst|rd2[1]~93_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[1]~88_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[1]~88_combout ),
	.datae(!\inst|rd2[1]~89_combout ),
	.dataf(!\inst|rd2[1]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[1]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[1]~94 .extended_lut = "off";
defparam \inst|rd2[1]~94 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd2[1]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector30~0 (
// Equation(s):
// \inst2|Selector30~0_combout  = ((!\inst17|alu_origin~1_combout  & (\inst|rd2[1]~94_combout )) # (\inst17|alu_origin~1_combout  & ((\inst4|Selector23~0_combout )))) # (\inst|rd1[1]~100_combout )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd2[1]~94_combout ),
	.datac(!\inst|rd1[1]~100_combout ),
	.datad(!\inst4|Selector23~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector30~0 .extended_lut = "off";
defparam \inst2|Selector30~0 .lut_mask = 64'h2F7F2F7F2F7F2F7F;
defparam \inst2|Selector30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector30~1 (
// Equation(s):
// \inst2|Selector30~1_combout  = ( \inst2|Selector22~1_combout  & ( (\inst|rd1[1]~100_combout  & ((!\inst17|alu_origin~1_combout  & (\inst|rd2[1]~94_combout )) # (\inst17|alu_origin~1_combout  & ((\inst4|Selector23~0_combout ))))) ) )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd2[1]~94_combout ),
	.datac(!\inst|rd1[1]~100_combout ),
	.datad(!\inst4|Selector23~0_combout ),
	.datae(!\inst2|Selector22~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector30~1 .extended_lut = "off";
defparam \inst2|Selector30~1 .lut_mask = 64'h0000020700000207;
defparam \inst2|Selector30~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector30~2 (
// Equation(s):
// \inst2|Selector30~2_combout  = ( !\inst17|Selector0~1_combout  & ( ((!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & \inst2|Add0~33_sumout )) # (\inst2|Selector30~1_combout )))) ) ) # ( \inst17|Selector0~1_combout  & ( 
// (!\inst17|alu_op[2]~2_combout  & (((!\inst17|alu_op[1]~1_combout  & (\inst2|Add1~33_sumout )) # (\inst17|alu_op[1]~1_combout  & ((\inst2|Selector30~0_combout )))) # (\inst2|Selector30~1_combout ))) ) )

	.dataa(!\inst17|alu_op[1]~1_combout ),
	.datab(!\inst2|Add1~33_sumout ),
	.datac(!\inst2|Selector30~0_combout ),
	.datad(!\inst2|Selector30~1_combout ),
	.datae(!\inst17|Selector0~1_combout ),
	.dataf(!\inst17|alu_op[2]~2_combout ),
	.datag(!\inst2|Add0~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector30~2 .extended_lut = "on";
defparam \inst2|Selector30~2 .lut_mask = 64'h0AFF27FF00000000;
defparam \inst2|Selector30~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[31]~105_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[31]~1 (
// Equation(s):
// \inst15|o[31]~1_combout  = (!\inst15|o[0]~0_combout  & (\inst4|imm[31]~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [31])))

	.dataa(!\inst4|imm[31]~0_combout ),
	.datab(!\inst18|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\inst15|o[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[31]~1 .extended_lut = "off";
defparam \inst15|o[31]~1 .lut_mask = 64'h5353535353535353;
defparam \inst15|o[31]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][31] (
	.clk(\clk~input_o ),
	.d(\inst15|o[31]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][31] .is_wysiwyg = "true";
defparam \inst|regs[16][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[31]~101 (
// Equation(s):
// \inst|rd1[31]~101_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][31]~q  ) ) )

	.dataa(!\inst|regs[16][31]~q ),
	.datab(!\inst|regs[20][31]~q ),
	.datac(!\inst|regs[24][31]~q ),
	.datad(!\inst|regs[28][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[31]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[31]~101 .extended_lut = "off";
defparam \inst|rd1[31]~101 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[31]~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[31]~102 (
// Equation(s):
// \inst|rd1[31]~102_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][31]~q  ) ) )

	.dataa(!\inst|regs[17][31]~q ),
	.datab(!\inst|regs[21][31]~q ),
	.datac(!\inst|regs[25][31]~q ),
	.datad(!\inst|regs[29][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[31]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[31]~102 .extended_lut = "off";
defparam \inst|rd1[31]~102 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[31]~102 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[31]~103 (
// Equation(s):
// \inst|rd1[31]~103_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][31]~q  ) ) )

	.dataa(!\inst|regs[18][31]~q ),
	.datab(!\inst|regs[22][31]~q ),
	.datac(!\inst|regs[26][31]~q ),
	.datad(!\inst|regs[30][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[31]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[31]~103 .extended_lut = "off";
defparam \inst|rd1[31]~103 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[31]~103 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[31]~104 (
// Equation(s):
// \inst|rd1[31]~104_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][31]~q  ) ) )

	.dataa(!\inst|regs[19][31]~q ),
	.datab(!\inst|regs[23][31]~q ),
	.datac(!\inst|regs[27][31]~q ),
	.datad(!\inst|regs[31][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[31]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[31]~104 .extended_lut = "off";
defparam \inst|rd1[31]~104 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[31]~104 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[31]~105 (
// Equation(s):
// \inst|rd1[31]~105_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[31]~104_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[31]~103_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[31]~102_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[31]~101_combout  ) ) )

	.dataa(!\inst|rd1[31]~101_combout ),
	.datab(!\inst|rd1[31]~102_combout ),
	.datac(!\inst|rd1[31]~103_combout ),
	.datad(!\inst|rd1[31]~104_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[31]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[31]~105 .extended_lut = "off";
defparam \inst|rd1[31]~105 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[31]~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[31]~106 (
// Equation(s):
// \inst|rd1[31]~106_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][31]~q  ) ) )

	.dataa(!\inst|regs[12][31]~q ),
	.datab(!\inst|regs[13][31]~q ),
	.datac(!\inst|regs[14][31]~q ),
	.datad(!\inst|regs[15][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[31]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[31]~106 .extended_lut = "off";
defparam \inst|rd1[31]~106 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[31]~106 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[31]~107 (
// Equation(s):
// \inst|rd1[31]~107_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][31]~q  ) ) )

	.dataa(!\inst|regs[4][31]~q ),
	.datab(!\inst|regs[5][31]~q ),
	.datac(!\inst|regs[6][31]~q ),
	.datad(!\inst|regs[7][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[31]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[31]~107 .extended_lut = "off";
defparam \inst|rd1[31]~107 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[31]~107 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[31]~108 (
// Equation(s):
// \inst|rd1[31]~108_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][31]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][31]~q ),
	.datac(!\inst|regs[2][31]~q ),
	.datad(!\inst|regs[3][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[31]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[31]~108 .extended_lut = "off";
defparam \inst|rd1[31]~108 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[31]~108 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[31]~109 (
// Equation(s):
// \inst|rd1[31]~109_combout  = ( \inst|rd1[31]~108_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[31]~107_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[31]~106_combout )))) ) ) # ( !\inst|rd1[31]~108_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[31]~107_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[31]~106_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[31]~106_combout ),
	.datad(!\inst|rd1[31]~107_combout ),
	.datae(!\inst|rd1[31]~108_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[31]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[31]~109 .extended_lut = "off";
defparam \inst|rd1[31]~109 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[31]~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[31]~110 (
// Equation(s):
// \inst|rd1[31]~110_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][31]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][31]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][31]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][31]~q  ) ) )

	.dataa(!\inst|regs[8][31]~q ),
	.datab(!\inst|regs[9][31]~q ),
	.datac(!\inst|regs[10][31]~q ),
	.datad(!\inst|regs[11][31]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[31]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[31]~110 .extended_lut = "off";
defparam \inst|rd1[31]~110 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[31]~110 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[31]~111 (
// Equation(s):
// \inst|rd1[31]~111_combout  = ( \inst|rd1[31]~109_combout  & ( \inst|rd1[31]~110_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[31]~105_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[31]~109_combout  & ( \inst|rd1[31]~110_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[31]~105_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[31]~109_combout  & ( !\inst|rd1[31]~110_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[31]~105_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[31]~109_combout  & ( !\inst|rd1[31]~110_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[31]~105_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[31]~105_combout ),
	.datae(!\inst|rd1[31]~109_combout ),
	.dataf(!\inst|rd1[31]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[31]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[31]~111 .extended_lut = "off";
defparam \inst|rd1[31]~111 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[31]~111 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[31]~3 (
// Equation(s):
// \inst3|o[31]~3_combout  = (!\inst17|alu_origin~1_combout  & (\inst|rd2[31]~105_combout )) # (\inst17|alu_origin~1_combout  & ((\inst4|imm[31]~0_combout )))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd2[31]~105_combout ),
	.datac(!\inst4|imm[31]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[31]~3 .extended_lut = "off";
defparam \inst3|o[31]~3 .lut_mask = 64'h2727272727272727;
defparam \inst3|o[31]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~0 (
// Equation(s):
// \inst2|LessThan0~0_combout  = ( \inst4|Selector21~0_combout  & ( (!\inst|rd1[3]~78_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[3]~75_combout ))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector20~4_combout )))) ) ) # ( 
// !\inst4|Selector21~0_combout  & ( (!\inst17|alu_origin~1_combout  & (\inst|rd2[3]~75_combout  & !\inst|rd1[3]~78_combout )) ) )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|Selector20~4_combout ),
	.datac(!\inst|rd2[3]~75_combout ),
	.datad(!\inst|rd1[3]~78_combout ),
	.datae(!\inst4|Selector21~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~0 .extended_lut = "off";
defparam \inst2|LessThan0~0 .lut_mask = 64'h0A004E000A004E00;
defparam \inst2|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~1 (
// Equation(s):
// \inst2|LessThan0~1_combout  = ( \inst4|Selector21~0_combout  & ( !\inst|rd1[3]~78_combout  $ (((!\inst17|alu_origin~1_combout  & ((!\inst|rd2[3]~75_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector20~4_combout )))) ) ) # ( 
// !\inst4|Selector21~0_combout  & ( !\inst|rd1[3]~78_combout  $ (((!\inst|rd2[3]~75_combout ) # (\inst17|alu_origin~1_combout ))) ) )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|Selector20~4_combout ),
	.datac(!\inst|rd2[3]~75_combout ),
	.datad(!\inst|rd1[3]~78_combout ),
	.datae(!\inst4|Selector21~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~1 .extended_lut = "off";
defparam \inst2|LessThan0~1 .lut_mask = 64'h0AF54EB10AF54EB1;
defparam \inst2|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[0]~4 (
// Equation(s):
// \inst3|o[0]~4_combout  = ( \inst|rd2[0]~113_combout  & ( \inst4|Selector24~3_combout  ) ) # ( !\inst|rd2[0]~113_combout  & ( \inst4|Selector24~3_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[0]~110_combout )) # 
// (\inst|rd2[0]~111_combout )) # (\inst17|alu_origin~1_combout ) ) ) ) # ( \inst|rd2[0]~113_combout  & ( !\inst4|Selector24~3_combout  & ( !\inst17|alu_origin~1_combout  ) ) ) # ( !\inst|rd2[0]~113_combout  & ( !\inst4|Selector24~3_combout  & ( 
// (!\inst17|alu_origin~1_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[0]~110_combout )) # (\inst|rd2[0]~111_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst17|alu_origin~1_combout ),
	.datac(!\inst|rd2[0]~110_combout ),
	.datad(!\inst|rd2[0]~111_combout ),
	.datae(!\inst|rd2[0]~113_combout ),
	.dataf(!\inst4|Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[0]~4 .extended_lut = "off";
defparam \inst3|o[0]~4 .lut_mask = 64'h04CCCCCC37FFFFFF;
defparam \inst3|o[0]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~2 (
// Equation(s):
// \inst2|LessThan0~2_combout  = ( \inst4|Selector23~0_combout  & ( \inst3|o[0]~4_combout  & ( (!\inst|rd1[1]~100_combout  & (((!\inst|rd1[0]~122_combout ) # (\inst|rd2[1]~94_combout )) # (\inst17|alu_origin~1_combout ))) # (\inst|rd1[1]~100_combout  & 
// (!\inst|rd1[0]~122_combout  & ((\inst|rd2[1]~94_combout ) # (\inst17|alu_origin~1_combout )))) ) ) ) # ( !\inst4|Selector23~0_combout  & ( \inst3|o[0]~4_combout  & ( (!\inst|rd1[1]~100_combout  & ((!\inst|rd1[0]~122_combout ) # 
// ((!\inst17|alu_origin~1_combout  & \inst|rd2[1]~94_combout )))) # (\inst|rd1[1]~100_combout  & (!\inst17|alu_origin~1_combout  & (\inst|rd2[1]~94_combout  & !\inst|rd1[0]~122_combout ))) ) ) ) # ( \inst4|Selector23~0_combout  & ( !\inst3|o[0]~4_combout  & 
// ( (!\inst|rd1[1]~100_combout  & ((\inst|rd2[1]~94_combout ) # (\inst17|alu_origin~1_combout ))) ) ) ) # ( !\inst4|Selector23~0_combout  & ( !\inst3|o[0]~4_combout  & ( (!\inst17|alu_origin~1_combout  & (\inst|rd2[1]~94_combout  & !\inst|rd1[1]~100_combout 
// )) ) ) )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd2[1]~94_combout ),
	.datac(!\inst|rd1[1]~100_combout ),
	.datad(!\inst|rd1[0]~122_combout ),
	.datae(!\inst4|Selector23~0_combout ),
	.dataf(!\inst3|o[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~2 .extended_lut = "off";
defparam \inst2|LessThan0~2 .lut_mask = 64'h20207070F220F770;
defparam \inst2|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~3 (
// Equation(s):
// \inst2|LessThan0~3_combout  = ( \inst2|LessThan0~2_combout  & ( (!\inst2|LessThan0~0_combout  & (((\inst|rd1[2]~89_combout  & !\inst3|o[2]~20_combout )) # (\inst2|LessThan0~1_combout ))) ) ) # ( !\inst2|LessThan0~2_combout  & ( 
// (!\inst2|LessThan0~0_combout  & (((!\inst3|o[2]~20_combout ) # (\inst2|LessThan0~1_combout )) # (\inst|rd1[2]~89_combout ))) ) )

	.dataa(!\inst|rd1[2]~89_combout ),
	.datab(!\inst3|o[2]~20_combout ),
	.datac(!\inst2|LessThan0~0_combout ),
	.datad(!\inst2|LessThan0~1_combout ),
	.datae(!\inst2|LessThan0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~3 .extended_lut = "off";
defparam \inst2|LessThan0~3 .lut_mask = 64'hD0F040F0D0F040F0;
defparam \inst2|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~4 (
// Equation(s):
// \inst2|LessThan0~4_combout  = !\inst|rd1[7]~34_combout  $ (!\inst3|o[7]~1_combout )

	.dataa(!\inst|rd1[7]~34_combout ),
	.datab(!\inst3|o[7]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~4 .extended_lut = "off";
defparam \inst2|LessThan0~4 .lut_mask = 64'h6666666666666666;
defparam \inst2|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~5 (
// Equation(s):
// \inst2|LessThan0~5_combout  = !\inst|rd1[6]~45_combout  $ (((!\inst3|o[6]~2_combout  & ((!\inst|rd2[6]~42_combout ) # (\inst17|alu_origin~1_combout )))))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd1[6]~45_combout ),
	.datac(!\inst|rd2[6]~42_combout ),
	.datad(!\inst3|o[6]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~5 .extended_lut = "off";
defparam \inst2|LessThan0~5 .lut_mask = 64'h39CC39CC39CC39CC;
defparam \inst2|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~6 (
// Equation(s):
// \inst2|LessThan0~6_combout  = !\inst|rd1[5]~56_combout  $ (((!\inst17|alu_origin~1_combout  & (!\inst|rd2[5]~53_combout )) # (\inst17|alu_origin~1_combout  & ((!\inst4|imm[5]~2_combout )))))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd1[5]~56_combout ),
	.datac(!\inst|rd2[5]~53_combout ),
	.datad(!\inst4|imm[5]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~6 .extended_lut = "off";
defparam \inst2|LessThan0~6 .lut_mask = 64'h396C396C396C396C;
defparam \inst2|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~7 (
// Equation(s):
// \inst2|LessThan0~7_combout  = !\inst|rd1[4]~67_combout  $ (((!\inst17|alu_origin~1_combout  & (!\inst|rd2[4]~64_combout )) # (\inst17|alu_origin~1_combout  & ((!\inst4|Selector20~3_combout )))))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd2[4]~64_combout ),
	.datac(!\inst|rd1[4]~67_combout ),
	.datad(!\inst4|Selector20~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~7 .extended_lut = "off";
defparam \inst2|LessThan0~7 .lut_mask = 64'h2D782D782D782D78;
defparam \inst2|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~8 (
// Equation(s):
// \inst2|LessThan0~8_combout  = (!\inst2|LessThan0~4_combout  & (!\inst2|LessThan0~5_combout  & (!\inst2|LessThan0~6_combout  & !\inst2|LessThan0~7_combout )))

	.dataa(!\inst2|LessThan0~4_combout ),
	.datab(!\inst2|LessThan0~5_combout ),
	.datac(!\inst2|LessThan0~6_combout ),
	.datad(!\inst2|LessThan0~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~8 .extended_lut = "off";
defparam \inst2|LessThan0~8 .lut_mask = 64'h8000800080008000;
defparam \inst2|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~9 (
// Equation(s):
// \inst2|LessThan0~9_combout  = (!\inst|rd1[4]~67_combout  & ((!\inst17|alu_origin~1_combout  & (\inst|rd2[4]~64_combout )) # (\inst17|alu_origin~1_combout  & ((\inst4|Selector20~3_combout )))))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd2[4]~64_combout ),
	.datac(!\inst|rd1[4]~67_combout ),
	.datad(!\inst4|Selector20~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~9 .extended_lut = "off";
defparam \inst2|LessThan0~9 .lut_mask = 64'h2070207020702070;
defparam \inst2|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~10 (
// Equation(s):
// \inst2|LessThan0~10_combout  = (!\inst|rd1[5]~56_combout  & ((!\inst17|alu_origin~1_combout  & (\inst|rd2[5]~53_combout )) # (\inst17|alu_origin~1_combout  & ((\inst4|imm[5]~2_combout )))))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd1[5]~56_combout ),
	.datac(!\inst|rd2[5]~53_combout ),
	.datad(!\inst4|imm[5]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~10 .extended_lut = "off";
defparam \inst2|LessThan0~10 .lut_mask = 64'h084C084C084C084C;
defparam \inst2|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~11 (
// Equation(s):
// \inst2|LessThan0~11_combout  = ( \inst3|o[7]~1_combout  & ( \inst3|o[6]~2_combout  & ( (!\inst|rd1[7]~34_combout ) # (!\inst|rd1[6]~45_combout ) ) ) ) # ( !\inst3|o[7]~1_combout  & ( \inst3|o[6]~2_combout  & ( (!\inst|rd1[7]~34_combout  & 
// !\inst|rd1[6]~45_combout ) ) ) ) # ( \inst3|o[7]~1_combout  & ( !\inst3|o[6]~2_combout  & ( (!\inst|rd1[7]~34_combout ) # ((!\inst17|alu_origin~1_combout  & (!\inst|rd1[6]~45_combout  & \inst|rd2[6]~42_combout ))) ) ) ) # ( !\inst3|o[7]~1_combout  & ( 
// !\inst3|o[6]~2_combout  & ( (!\inst17|alu_origin~1_combout  & (!\inst|rd1[7]~34_combout  & (!\inst|rd1[6]~45_combout  & \inst|rd2[6]~42_combout ))) ) ) )

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd1[7]~34_combout ),
	.datac(!\inst|rd1[6]~45_combout ),
	.datad(!\inst|rd2[6]~42_combout ),
	.datae(!\inst3|o[7]~1_combout ),
	.dataf(!\inst3|o[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~11 .extended_lut = "off";
defparam \inst2|LessThan0~11 .lut_mask = 64'h0080CCECC0C0FCFC;
defparam \inst2|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~12 (
// Equation(s):
// \inst2|LessThan0~12_combout  = ( \inst2|LessThan0~10_combout  & ( !\inst2|LessThan0~11_combout  & ( (\inst2|LessThan0~5_combout ) # (\inst2|LessThan0~4_combout ) ) ) ) # ( !\inst2|LessThan0~10_combout  & ( !\inst2|LessThan0~11_combout  & ( 
// (((!\inst2|LessThan0~9_combout ) # (\inst2|LessThan0~6_combout )) # (\inst2|LessThan0~5_combout )) # (\inst2|LessThan0~4_combout ) ) ) )

	.dataa(!\inst2|LessThan0~4_combout ),
	.datab(!\inst2|LessThan0~5_combout ),
	.datac(!\inst2|LessThan0~6_combout ),
	.datad(!\inst2|LessThan0~9_combout ),
	.datae(!\inst2|LessThan0~10_combout ),
	.dataf(!\inst2|LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~12 .extended_lut = "off";
defparam \inst2|LessThan0~12 .lut_mask = 64'hFF7F777700000000;
defparam \inst2|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector19~0 (
// Equation(s):
// \inst4|Selector19~0_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [2] & ( (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst20|altsyncram_component|auto_generated|q_a [31])) # (\inst20|altsyncram_component|auto_generated|q_a [3] 
// & ((\inst20|altsyncram_component|auto_generated|q_a [20]))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [2] & ( (\inst20|altsyncram_component|auto_generated|q_a [7] & !\inst20|altsyncram_component|auto_generated|q_a [3]) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [31]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector19~0 .extended_lut = "off";
defparam \inst4|Selector19~0 .lut_mask = 64'h0F0055330F005533;
defparam \inst4|Selector19~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector19~1 (
// Equation(s):
// \inst4|Selector19~1_combout  = ( \inst4|Selector24~0_combout  & ( \inst4|Selector19~0_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [5]) # (!\inst20|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( !\inst4|Selector24~0_combout  & ( 
// \inst4|Selector19~0_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [6] & (\inst20|altsyncram_component|auto_generated|q_a [5] & (!\inst20|altsyncram_component|auto_generated|q_a [4] & \inst17|Decoder2~0_combout ))) ) ) ) # ( 
// \inst4|Selector24~0_combout  & ( !\inst4|Selector19~0_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [5]) # (!\inst20|altsyncram_component|auto_generated|q_a [4]) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst17|Decoder2~0_combout ),
	.datae(!\inst4|Selector24~0_combout ),
	.dataf(!\inst4|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector19~1 .extended_lut = "off";
defparam \inst4|Selector19~1 .lut_mask = 64'h0000FCFC0010FCFC;
defparam \inst4|Selector19~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][11] .is_wysiwyg = "true";
defparam \inst|regs[20][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][11] .is_wysiwyg = "true";
defparam \inst|regs[24][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][11] .is_wysiwyg = "true";
defparam \inst|regs[28][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[11]~114 (
// Equation(s):
// \inst|rd2[11]~114_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][11]~q  ) ) )

	.dataa(!\inst|regs[16][11]~q ),
	.datab(!\inst|regs[20][11]~q ),
	.datac(!\inst|regs[24][11]~q ),
	.datad(!\inst|regs[28][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[11]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[11]~114 .extended_lut = "off";
defparam \inst|rd2[11]~114 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[11]~114 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][11] .is_wysiwyg = "true";
defparam \inst|regs[17][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][11] .is_wysiwyg = "true";
defparam \inst|regs[21][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][11] .is_wysiwyg = "true";
defparam \inst|regs[25][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][11] .is_wysiwyg = "true";
defparam \inst|regs[29][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[11]~115 (
// Equation(s):
// \inst|rd2[11]~115_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][11]~q  ) ) )

	.dataa(!\inst|regs[17][11]~q ),
	.datab(!\inst|regs[21][11]~q ),
	.datac(!\inst|regs[25][11]~q ),
	.datad(!\inst|regs[29][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[11]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[11]~115 .extended_lut = "off";
defparam \inst|rd2[11]~115 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[11]~115 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][11] .is_wysiwyg = "true";
defparam \inst|regs[18][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][11] .is_wysiwyg = "true";
defparam \inst|regs[22][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][11] .is_wysiwyg = "true";
defparam \inst|regs[26][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][11] .is_wysiwyg = "true";
defparam \inst|regs[30][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[11]~116 (
// Equation(s):
// \inst|rd2[11]~116_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][11]~q  ) ) )

	.dataa(!\inst|regs[18][11]~q ),
	.datab(!\inst|regs[22][11]~q ),
	.datac(!\inst|regs[26][11]~q ),
	.datad(!\inst|regs[30][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[11]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[11]~116 .extended_lut = "off";
defparam \inst|rd2[11]~116 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[11]~116 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][11] .is_wysiwyg = "true";
defparam \inst|regs[19][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][11] .is_wysiwyg = "true";
defparam \inst|regs[23][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][11] .is_wysiwyg = "true";
defparam \inst|regs[27][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][11] .is_wysiwyg = "true";
defparam \inst|regs[31][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[11]~117 (
// Equation(s):
// \inst|rd2[11]~117_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][11]~q  ) ) )

	.dataa(!\inst|regs[19][11]~q ),
	.datab(!\inst|regs[23][11]~q ),
	.datac(!\inst|regs[27][11]~q ),
	.datad(!\inst|regs[31][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[11]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[11]~117 .extended_lut = "off";
defparam \inst|rd2[11]~117 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[11]~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[11]~118 (
// Equation(s):
// \inst|rd2[11]~118_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[11]~117_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[11]~116_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[11]~115_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[11]~114_combout  ) ) )

	.dataa(!\inst|rd2[11]~114_combout ),
	.datab(!\inst|rd2[11]~115_combout ),
	.datac(!\inst|rd2[11]~116_combout ),
	.datad(!\inst|rd2[11]~117_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[11]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[11]~118 .extended_lut = "off";
defparam \inst|rd2[11]~118 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[11]~118 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][11] .is_wysiwyg = "true";
defparam \inst|regs[8][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][11] .is_wysiwyg = "true";
defparam \inst|regs[9][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][11] .is_wysiwyg = "true";
defparam \inst|regs[10][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][11] .is_wysiwyg = "true";
defparam \inst|regs[11][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[11]~119 (
// Equation(s):
// \inst|rd2[11]~119_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][11]~q  ) ) )

	.dataa(!\inst|regs[8][11]~q ),
	.datab(!\inst|regs[9][11]~q ),
	.datac(!\inst|regs[10][11]~q ),
	.datad(!\inst|regs[11][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[11]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[11]~119 .extended_lut = "off";
defparam \inst|rd2[11]~119 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[11]~119 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][11] .is_wysiwyg = "true";
defparam \inst|regs[1][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][11] .is_wysiwyg = "true";
defparam \inst|regs[2][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][11] .is_wysiwyg = "true";
defparam \inst|regs[3][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[11]~120 (
// Equation(s):
// \inst|rd2[11]~120_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][11]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][11]~q ),
	.datac(!\inst|regs[2][11]~q ),
	.datad(!\inst|regs[3][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[11]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[11]~120 .extended_lut = "off";
defparam \inst|rd2[11]~120 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[11]~120 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][11] .is_wysiwyg = "true";
defparam \inst|regs[12][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][11] .is_wysiwyg = "true";
defparam \inst|regs[13][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][11] .is_wysiwyg = "true";
defparam \inst|regs[14][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][11] .is_wysiwyg = "true";
defparam \inst|regs[15][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[11]~121 (
// Equation(s):
// \inst|rd2[11]~121_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][11]~q  ) ) )

	.dataa(!\inst|regs[12][11]~q ),
	.datab(!\inst|regs[13][11]~q ),
	.datac(!\inst|regs[14][11]~q ),
	.datad(!\inst|regs[15][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[11]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[11]~121 .extended_lut = "off";
defparam \inst|rd2[11]~121 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[11]~121 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][11] .is_wysiwyg = "true";
defparam \inst|regs[4][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][11] .is_wysiwyg = "true";
defparam \inst|regs[5][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][11] .is_wysiwyg = "true";
defparam \inst|regs[6][11] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][11] .is_wysiwyg = "true";
defparam \inst|regs[7][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[11]~122 (
// Equation(s):
// \inst|rd2[11]~122_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][11]~q  ) ) )

	.dataa(!\inst|regs[4][11]~q ),
	.datab(!\inst|regs[5][11]~q ),
	.datac(!\inst|regs[6][11]~q ),
	.datad(!\inst|regs[7][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[11]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[11]~122 .extended_lut = "off";
defparam \inst|rd2[11]~122 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[11]~122 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[11]~123 (
// Equation(s):
// \inst|rd2[11]~123_combout  = ( \inst|rd2[11]~122_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[11]~120_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [22]))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[11]~121_combout )))) ) ) # ( !\inst|rd2[11]~122_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & 
// (\inst|rd2[11]~120_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[11]~121_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[11]~120_combout ),
	.datad(!\inst|rd2[11]~121_combout ),
	.datae(!\inst|rd2[11]~122_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[11]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[11]~123 .extended_lut = "off";
defparam \inst|rd2[11]~123 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd2[11]~123 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[11]~124 (
// Equation(s):
// \inst|rd2[11]~124_combout  = ( \inst|rd2[11]~119_combout  & ( \inst|rd2[11]~123_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[11]~118_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[11]~119_combout  & ( \inst|rd2[11]~123_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[11]~118_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( \inst|rd2[11]~119_combout  & ( !\inst|rd2[11]~123_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[11]~118_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( !\inst|rd2[11]~119_combout  & ( !\inst|rd2[11]~123_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[11]~118_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[11]~118_combout ),
	.datae(!\inst|rd2[11]~119_combout ),
	.dataf(!\inst|rd2[11]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[11]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[11]~124 .extended_lut = "off";
defparam \inst|rd2[11]~124 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd2[11]~124 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[11]~124_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[11]~21 (
// Equation(s):
// \inst15|o[11]~21_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector19~1_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [11])))

	.dataa(!\inst4|Selector19~1_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[11]~21 .extended_lut = "off";
defparam \inst15|o[11]~21 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[11]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][11] (
	.clk(\clk~input_o ),
	.d(\inst15|o[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][11] .is_wysiwyg = "true";
defparam \inst|regs[16][11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[11]~123 (
// Equation(s):
// \inst|rd1[11]~123_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][11]~q  ) ) )

	.dataa(!\inst|regs[16][11]~q ),
	.datab(!\inst|regs[20][11]~q ),
	.datac(!\inst|regs[24][11]~q ),
	.datad(!\inst|regs[28][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[11]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[11]~123 .extended_lut = "off";
defparam \inst|rd1[11]~123 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[11]~123 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[11]~124 (
// Equation(s):
// \inst|rd1[11]~124_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][11]~q  ) ) )

	.dataa(!\inst|regs[17][11]~q ),
	.datab(!\inst|regs[21][11]~q ),
	.datac(!\inst|regs[25][11]~q ),
	.datad(!\inst|regs[29][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[11]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[11]~124 .extended_lut = "off";
defparam \inst|rd1[11]~124 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[11]~124 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[11]~125 (
// Equation(s):
// \inst|rd1[11]~125_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][11]~q  ) ) )

	.dataa(!\inst|regs[18][11]~q ),
	.datab(!\inst|regs[22][11]~q ),
	.datac(!\inst|regs[26][11]~q ),
	.datad(!\inst|regs[30][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[11]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[11]~125 .extended_lut = "off";
defparam \inst|rd1[11]~125 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[11]~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[11]~126 (
// Equation(s):
// \inst|rd1[11]~126_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][11]~q  ) ) )

	.dataa(!\inst|regs[19][11]~q ),
	.datab(!\inst|regs[23][11]~q ),
	.datac(!\inst|regs[27][11]~q ),
	.datad(!\inst|regs[31][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[11]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[11]~126 .extended_lut = "off";
defparam \inst|rd1[11]~126 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[11]~126 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[11]~127 (
// Equation(s):
// \inst|rd1[11]~127_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[11]~126_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[11]~125_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[11]~124_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[11]~123_combout  ) ) )

	.dataa(!\inst|rd1[11]~123_combout ),
	.datab(!\inst|rd1[11]~124_combout ),
	.datac(!\inst|rd1[11]~125_combout ),
	.datad(!\inst|rd1[11]~126_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[11]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[11]~127 .extended_lut = "off";
defparam \inst|rd1[11]~127 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[11]~127 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[11]~128 (
// Equation(s):
// \inst|rd1[11]~128_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][11]~q  ) ) )

	.dataa(!\inst|regs[8][11]~q ),
	.datab(!\inst|regs[9][11]~q ),
	.datac(!\inst|regs[10][11]~q ),
	.datad(!\inst|regs[11][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[11]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[11]~128 .extended_lut = "off";
defparam \inst|rd1[11]~128 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[11]~128 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[11]~129 (
// Equation(s):
// \inst|rd1[11]~129_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][11]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][11]~q ),
	.datac(!\inst|regs[2][11]~q ),
	.datad(!\inst|regs[3][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[11]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[11]~129 .extended_lut = "off";
defparam \inst|rd1[11]~129 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[11]~129 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[11]~130 (
// Equation(s):
// \inst|rd1[11]~130_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][11]~q  ) ) )

	.dataa(!\inst|regs[12][11]~q ),
	.datab(!\inst|regs[13][11]~q ),
	.datac(!\inst|regs[14][11]~q ),
	.datad(!\inst|regs[15][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[11]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[11]~130 .extended_lut = "off";
defparam \inst|rd1[11]~130 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[11]~130 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[11]~131 (
// Equation(s):
// \inst|rd1[11]~131_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][11]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][11]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][11]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][11]~q  ) ) )

	.dataa(!\inst|regs[4][11]~q ),
	.datab(!\inst|regs[5][11]~q ),
	.datac(!\inst|regs[6][11]~q ),
	.datad(!\inst|regs[7][11]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[11]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[11]~131 .extended_lut = "off";
defparam \inst|rd1[11]~131 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[11]~131 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[11]~132 (
// Equation(s):
// \inst|rd1[11]~132_combout  = ( \inst|rd1[11]~131_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[11]~129_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[11]~130_combout )))) ) ) # ( !\inst|rd1[11]~131_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & 
// (\inst|rd1[11]~129_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[11]~130_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[11]~129_combout ),
	.datad(!\inst|rd1[11]~130_combout ),
	.datae(!\inst|rd1[11]~131_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[11]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[11]~132 .extended_lut = "off";
defparam \inst|rd1[11]~132 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[11]~132 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[11]~133 (
// Equation(s):
// \inst|rd1[11]~133_combout  = ( \inst|rd1[11]~128_combout  & ( \inst|rd1[11]~132_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[11]~127_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[11]~128_combout  & ( \inst|rd1[11]~132_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[11]~127_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[11]~128_combout  & ( !\inst|rd1[11]~132_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[11]~127_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[11]~128_combout  & ( !\inst|rd1[11]~132_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[11]~127_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[11]~127_combout ),
	.datae(!\inst|rd1[11]~128_combout ),
	.dataf(!\inst|rd1[11]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[11]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[11]~133 .extended_lut = "off";
defparam \inst|rd1[11]~133 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[11]~133 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~13 (
// Equation(s):
// \inst2|LessThan0~13_combout  = !\inst|rd1[11]~133_combout  $ (((!\inst17|alu_origin~1_combout  & ((!\inst|rd2[11]~124_combout ))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector19~1_combout ))))

	.dataa(!\inst4|Selector19~1_combout ),
	.datab(!\inst|rd1[11]~133_combout ),
	.datac(!\inst|rd2[11]~124_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~13 .extended_lut = "off";
defparam \inst2|LessThan0~13 .lut_mask = 64'h3C663C663C663C66;
defparam \inst2|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|imm[10]~1 (
// Equation(s):
// \inst4|imm[10]~1_combout  = (\inst20|altsyncram_component|auto_generated|q_a [30] & (\inst17|Decoder2~0_combout  & \inst4|WideOr2~0_combout ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\inst17|Decoder2~0_combout ),
	.datac(!\inst4|WideOr2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|imm[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|imm[10]~1 .extended_lut = "off";
defparam \inst4|imm[10]~1 .lut_mask = 64'h0101010101010101;
defparam \inst4|imm[10]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][10] .is_wysiwyg = "true";
defparam \inst|regs[20][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][10] .is_wysiwyg = "true";
defparam \inst|regs[24][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][10] .is_wysiwyg = "true";
defparam \inst|regs[28][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~125 (
// Equation(s):
// \inst|rd2[10]~125_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][10]~q  ) ) )

	.dataa(!\inst|regs[16][10]~q ),
	.datab(!\inst|regs[20][10]~q ),
	.datac(!\inst|regs[24][10]~q ),
	.datad(!\inst|regs[28][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~125 .extended_lut = "off";
defparam \inst|rd2[10]~125 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[10]~125 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][10] .is_wysiwyg = "true";
defparam \inst|regs[17][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][10] .is_wysiwyg = "true";
defparam \inst|regs[21][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][10] .is_wysiwyg = "true";
defparam \inst|regs[25][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][10] .is_wysiwyg = "true";
defparam \inst|regs[29][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~126 (
// Equation(s):
// \inst|rd2[10]~126_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][10]~q  ) ) )

	.dataa(!\inst|regs[17][10]~q ),
	.datab(!\inst|regs[21][10]~q ),
	.datac(!\inst|regs[25][10]~q ),
	.datad(!\inst|regs[29][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~126 .extended_lut = "off";
defparam \inst|rd2[10]~126 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[10]~126 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][10] .is_wysiwyg = "true";
defparam \inst|regs[18][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][10] .is_wysiwyg = "true";
defparam \inst|regs[22][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][10] .is_wysiwyg = "true";
defparam \inst|regs[26][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][10] .is_wysiwyg = "true";
defparam \inst|regs[30][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~127 (
// Equation(s):
// \inst|rd2[10]~127_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][10]~q  ) ) )

	.dataa(!\inst|regs[18][10]~q ),
	.datab(!\inst|regs[22][10]~q ),
	.datac(!\inst|regs[26][10]~q ),
	.datad(!\inst|regs[30][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~127 .extended_lut = "off";
defparam \inst|rd2[10]~127 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[10]~127 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][10] .is_wysiwyg = "true";
defparam \inst|regs[19][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][10] .is_wysiwyg = "true";
defparam \inst|regs[23][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][10] .is_wysiwyg = "true";
defparam \inst|regs[27][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][10] .is_wysiwyg = "true";
defparam \inst|regs[31][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~128 (
// Equation(s):
// \inst|rd2[10]~128_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][10]~q  ) ) )

	.dataa(!\inst|regs[19][10]~q ),
	.datab(!\inst|regs[23][10]~q ),
	.datac(!\inst|regs[27][10]~q ),
	.datad(!\inst|regs[31][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~128 .extended_lut = "off";
defparam \inst|rd2[10]~128 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[10]~128 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~129 (
// Equation(s):
// \inst|rd2[10]~129_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[10]~128_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[10]~127_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[10]~126_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[10]~125_combout  ) ) )

	.dataa(!\inst|rd2[10]~125_combout ),
	.datab(!\inst|rd2[10]~126_combout ),
	.datac(!\inst|rd2[10]~127_combout ),
	.datad(!\inst|rd2[10]~128_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~129 .extended_lut = "off";
defparam \inst|rd2[10]~129 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[10]~129 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][10] .is_wysiwyg = "true";
defparam \inst|regs[8][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][10] .is_wysiwyg = "true";
defparam \inst|regs[9][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][10] .is_wysiwyg = "true";
defparam \inst|regs[10][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][10] .is_wysiwyg = "true";
defparam \inst|regs[11][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~348 (
// Equation(s):
// \inst|rd2[10]~348_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][10]~q  ) ) )

	.dataa(!\inst|regs[8][10]~q ),
	.datab(!\inst|regs[9][10]~q ),
	.datac(!\inst|regs[10][10]~q ),
	.datad(!\inst|regs[11][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~348 .extended_lut = "off";
defparam \inst|rd2[10]~348 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[10]~348 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~130 (
// Equation(s):
// \inst|rd2[10]~130_combout  = (!\inst20|altsyncram_component|auto_generated|q_a [24] & (\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & \inst|rd2[10]~348_combout )))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\inst|rd2[10]~348_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~130 .extended_lut = "off";
defparam \inst|rd2[10]~130 .lut_mask = 64'h0020002000200020;
defparam \inst|rd2[10]~130 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][10] .is_wysiwyg = "true";
defparam \inst|regs[4][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][10] .is_wysiwyg = "true";
defparam \inst|regs[5][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][10] .is_wysiwyg = "true";
defparam \inst|regs[6][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][10] .is_wysiwyg = "true";
defparam \inst|regs[7][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~131 (
// Equation(s):
// \inst|rd2[10]~131_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][10]~q  ) ) )

	.dataa(!\inst|regs[4][10]~q ),
	.datab(!\inst|regs[5][10]~q ),
	.datac(!\inst|regs[6][10]~q ),
	.datad(!\inst|regs[7][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~131 .extended_lut = "off";
defparam \inst|rd2[10]~131 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[10]~131 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][10] .is_wysiwyg = "true";
defparam \inst|regs[12][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][10] .is_wysiwyg = "true";
defparam \inst|regs[13][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][10] .is_wysiwyg = "true";
defparam \inst|regs[14][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][10] .is_wysiwyg = "true";
defparam \inst|regs[15][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~349 (
// Equation(s):
// \inst|rd2[10]~349_combout  = ( \inst|regs[14][10]~q  & ( \inst|regs[15][10]~q  & ( ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][10]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][10]~q )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\inst|regs[14][10]~q  & ( \inst|regs[15][10]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][10]~q 
// )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][10]~q ))))) # (\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( \inst|regs[14][10]~q  & ( 
// !\inst|regs[15][10]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][10]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][10]~q ))))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [21] & (!\inst20|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( !\inst|regs[14][10]~q  & ( !\inst|regs[15][10]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & 
// ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[12][10]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[13][10]~q ))))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\inst|regs[12][10]~q ),
	.datad(!\inst|regs[13][10]~q ),
	.datae(!\inst|regs[14][10]~q ),
	.dataf(!\inst|regs[15][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~349 .extended_lut = "off";
defparam \inst|rd2[10]~349 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \inst|rd2[10]~349 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][10] .is_wysiwyg = "true";
defparam \inst|regs[1][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][10] .is_wysiwyg = "true";
defparam \inst|regs[2][10] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][10] .is_wysiwyg = "true";
defparam \inst|regs[3][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~350 (
// Equation(s):
// \inst|rd2[10]~350_combout  = ( \inst|regs[3][10]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[1][10]~q ))) # (\inst20|altsyncram_component|auto_generated|q_a [21] & 
// (((\inst|regs[2][10]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20]))) ) ) # ( !\inst|regs[3][10]~q  & ( (!\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[1][10]~q 
// ))) # (\inst20|altsyncram_component|auto_generated|q_a [21] & (!\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[2][10]~q )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\inst|regs[1][10]~q ),
	.datad(!\inst|regs[2][10]~q ),
	.datae(!\inst|regs[3][10]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~350 .extended_lut = "off";
defparam \inst|rd2[10]~350 .lut_mask = 64'h0246135702461357;
defparam \inst|rd2[10]~350 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~132 (
// Equation(s):
// \inst|rd2[10]~132_combout  = ( \inst|rd2[10]~349_combout  & ( \inst|rd2[10]~350_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & 
// ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # (\inst|rd2[10]~131_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\inst|rd2[10]~349_combout  & ( 
// \inst|rd2[10]~350_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # (\inst|rd2[10]~131_combout )))) ) ) ) # ( 
// \inst|rd2[10]~349_combout  & ( !\inst|rd2[10]~350_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [22] & (!\inst20|altsyncram_component|auto_generated|q_a [24] & ((\inst|rd2[10]~131_combout ) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\inst|rd2[10]~349_combout  & ( !\inst|rd2[10]~350_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// (\inst|rd2[10]~131_combout  & !\inst20|altsyncram_component|auto_generated|q_a [24]))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[10]~131_combout ),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\inst|rd2[10]~349_combout ),
	.dataf(!\inst|rd2[10]~350_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~132 .extended_lut = "off";
defparam \inst|rd2[10]~132 .lut_mask = 64'h020013008A009B00;
defparam \inst|rd2[10]~132 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[10]~335 (
// Equation(s):
// \inst|rd2[10]~335_combout  = (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[10]~129_combout )) # (\inst|rd2[10]~132_combout )) # (\inst|rd2[10]~130_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[10]~129_combout ),
	.datac(!\inst|rd2[10]~130_combout ),
	.datad(!\inst|rd2[10]~132_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[10]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[10]~335 .extended_lut = "off";
defparam \inst|rd2[10]~335 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \inst|rd2[10]~335 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[10]~335_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[10]~22 (
// Equation(s):
// \inst15|o[10]~22_combout  = (!\inst15|o[0]~0_combout  & (\inst4|imm[10]~1_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [10])))

	.dataa(!\inst4|imm[10]~1_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[10]~22 .extended_lut = "off";
defparam \inst15|o[10]~22 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[10]~22 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][10] (
	.clk(\clk~input_o ),
	.d(\inst15|o[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][10] .is_wysiwyg = "true";
defparam \inst|regs[16][10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[10]~134 (
// Equation(s):
// \inst|rd1[10]~134_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][10]~q  ) ) )

	.dataa(!\inst|regs[16][10]~q ),
	.datab(!\inst|regs[20][10]~q ),
	.datac(!\inst|regs[24][10]~q ),
	.datad(!\inst|regs[28][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[10]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[10]~134 .extended_lut = "off";
defparam \inst|rd1[10]~134 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[10]~134 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[10]~135 (
// Equation(s):
// \inst|rd1[10]~135_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][10]~q  ) ) )

	.dataa(!\inst|regs[17][10]~q ),
	.datab(!\inst|regs[21][10]~q ),
	.datac(!\inst|regs[25][10]~q ),
	.datad(!\inst|regs[29][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[10]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[10]~135 .extended_lut = "off";
defparam \inst|rd1[10]~135 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[10]~135 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[10]~136 (
// Equation(s):
// \inst|rd1[10]~136_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][10]~q  ) ) )

	.dataa(!\inst|regs[18][10]~q ),
	.datab(!\inst|regs[22][10]~q ),
	.datac(!\inst|regs[26][10]~q ),
	.datad(!\inst|regs[30][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[10]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[10]~136 .extended_lut = "off";
defparam \inst|rd1[10]~136 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[10]~136 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[10]~137 (
// Equation(s):
// \inst|rd1[10]~137_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][10]~q  ) ) )

	.dataa(!\inst|regs[19][10]~q ),
	.datab(!\inst|regs[23][10]~q ),
	.datac(!\inst|regs[27][10]~q ),
	.datad(!\inst|regs[31][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[10]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[10]~137 .extended_lut = "off";
defparam \inst|rd1[10]~137 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[10]~137 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[10]~138 (
// Equation(s):
// \inst|rd1[10]~138_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[10]~137_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[10]~136_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[10]~135_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[10]~134_combout  ) ) )

	.dataa(!\inst|rd1[10]~134_combout ),
	.datab(!\inst|rd1[10]~135_combout ),
	.datac(!\inst|rd1[10]~136_combout ),
	.datad(!\inst|rd1[10]~137_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[10]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[10]~138 .extended_lut = "off";
defparam \inst|rd1[10]~138 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[10]~138 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[10]~139 (
// Equation(s):
// \inst|rd1[10]~139_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][10]~q  ) ) )

	.dataa(!\inst|regs[8][10]~q ),
	.datab(!\inst|regs[9][10]~q ),
	.datac(!\inst|regs[10][10]~q ),
	.datad(!\inst|regs[11][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[10]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[10]~139 .extended_lut = "off";
defparam \inst|rd1[10]~139 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[10]~139 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[10]~140 (
// Equation(s):
// \inst|rd1[10]~140_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][10]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][10]~q ),
	.datac(!\inst|regs[2][10]~q ),
	.datad(!\inst|regs[3][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[10]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[10]~140 .extended_lut = "off";
defparam \inst|rd1[10]~140 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[10]~140 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[10]~141 (
// Equation(s):
// \inst|rd1[10]~141_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][10]~q  ) ) )

	.dataa(!\inst|regs[12][10]~q ),
	.datab(!\inst|regs[13][10]~q ),
	.datac(!\inst|regs[14][10]~q ),
	.datad(!\inst|regs[15][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[10]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[10]~141 .extended_lut = "off";
defparam \inst|rd1[10]~141 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[10]~141 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[10]~142 (
// Equation(s):
// \inst|rd1[10]~142_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][10]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][10]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][10]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][10]~q  ) ) )

	.dataa(!\inst|regs[4][10]~q ),
	.datab(!\inst|regs[5][10]~q ),
	.datac(!\inst|regs[6][10]~q ),
	.datad(!\inst|regs[7][10]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[10]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[10]~142 .extended_lut = "off";
defparam \inst|rd1[10]~142 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[10]~142 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[10]~143 (
// Equation(s):
// \inst|rd1[10]~143_combout  = ( \inst|rd1[10]~142_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[10]~140_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[10]~141_combout )))) ) ) # ( !\inst|rd1[10]~142_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & 
// (\inst|rd1[10]~140_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[10]~141_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[10]~140_combout ),
	.datad(!\inst|rd1[10]~141_combout ),
	.datae(!\inst|rd1[10]~142_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[10]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[10]~143 .extended_lut = "off";
defparam \inst|rd1[10]~143 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[10]~143 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[10]~144 (
// Equation(s):
// \inst|rd1[10]~144_combout  = ( \inst|rd1[10]~139_combout  & ( \inst|rd1[10]~143_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[10]~138_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[10]~139_combout  & ( \inst|rd1[10]~143_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[10]~138_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[10]~139_combout  & ( !\inst|rd1[10]~143_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[10]~138_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[10]~139_combout  & ( !\inst|rd1[10]~143_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[10]~138_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[10]~138_combout ),
	.datae(!\inst|rd1[10]~139_combout ),
	.dataf(!\inst|rd1[10]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[10]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[10]~144 .extended_lut = "off";
defparam \inst|rd1[10]~144 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[10]~144 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[10]~5 (
// Equation(s):
// \inst3|o[10]~5_combout  = ( !\inst|rd2[10]~132_combout  & ( \inst4|imm[10]~1_combout  & ( (!\inst17|alu_origin~1_combout  & (!\inst|rd2[10]~130_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [24]) # (!\inst|rd2[10]~129_combout )))) ) ) ) # 
// ( \inst|rd2[10]~132_combout  & ( !\inst4|imm[10]~1_combout  & ( \inst17|alu_origin~1_combout  ) ) ) # ( !\inst|rd2[10]~132_combout  & ( !\inst4|imm[10]~1_combout  & ( ((!\inst|rd2[10]~130_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [24]) 
// # (!\inst|rd2[10]~129_combout )))) # (\inst17|alu_origin~1_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst17|alu_origin~1_combout ),
	.datac(!\inst|rd2[10]~129_combout ),
	.datad(!\inst|rd2[10]~130_combout ),
	.datae(!\inst|rd2[10]~132_combout ),
	.dataf(!\inst4|imm[10]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[10]~5 .extended_lut = "off";
defparam \inst3|o[10]~5 .lut_mask = 64'hFB333333C8000000;
defparam \inst3|o[10]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~14 (
// Equation(s):
// \inst2|LessThan0~14_combout  = !\inst|rd1[10]~144_combout  $ (\inst3|o[10]~5_combout )

	.dataa(!\inst|rd1[10]~144_combout ),
	.datab(!\inst3|o[10]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~14 .extended_lut = "off";
defparam \inst2|LessThan0~14 .lut_mask = 64'h9999999999999999;
defparam \inst2|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~15 (
// Equation(s):
// \inst2|LessThan0~15_combout  = ( \inst|rd2[9]~12_combout  & ( !\inst|rd1[9]~12_combout  $ (((\inst17|alu_origin~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [29]) # (!\inst4|WideOr2~1_combout ))))) ) ) # ( !\inst|rd2[9]~12_combout  & ( 
// !\inst|rd1[9]~12_combout  $ (((!\inst20|altsyncram_component|auto_generated|q_a [29]) # ((!\inst17|alu_origin~1_combout ) # (!\inst4|WideOr2~1_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [29]),
	.datab(!\inst17|alu_origin~1_combout ),
	.datac(!\inst4|WideOr2~1_combout ),
	.datad(!\inst|rd1[9]~12_combout ),
	.datae(!\inst|rd2[9]~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~15 .extended_lut = "off";
defparam \inst2|LessThan0~15 .lut_mask = 64'h01FECD3201FECD32;
defparam \inst2|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~16 (
// Equation(s):
// \inst2|LessThan0~16_combout  = ( \inst|rd2[8]~23_combout  & ( !\inst|rd1[8]~23_combout  $ (((\inst17|alu_origin~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [28]) # (!\inst4|WideOr2~1_combout ))))) ) ) # ( !\inst|rd2[8]~23_combout  & ( 
// !\inst|rd1[8]~23_combout  $ (((!\inst20|altsyncram_component|auto_generated|q_a [28]) # ((!\inst17|alu_origin~1_combout ) # (!\inst4|WideOr2~1_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\inst17|alu_origin~1_combout ),
	.datac(!\inst4|WideOr2~1_combout ),
	.datad(!\inst|rd1[8]~23_combout ),
	.datae(!\inst|rd2[8]~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~16 .extended_lut = "off";
defparam \inst2|LessThan0~16 .lut_mask = 64'h01FECD3201FECD32;
defparam \inst2|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~17 (
// Equation(s):
// \inst2|LessThan0~17_combout  = (!\inst2|LessThan0~13_combout  & (!\inst2|LessThan0~14_combout  & (!\inst2|LessThan0~15_combout  & !\inst2|LessThan0~16_combout )))

	.dataa(!\inst2|LessThan0~13_combout ),
	.datab(!\inst2|LessThan0~14_combout ),
	.datac(!\inst2|LessThan0~15_combout ),
	.datad(!\inst2|LessThan0~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~17 .extended_lut = "off";
defparam \inst2|LessThan0~17 .lut_mask = 64'h8000800080008000;
defparam \inst2|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~18 (
// Equation(s):
// \inst2|LessThan0~18_combout  = ( \inst|rd2[8]~23_combout  & ( (!\inst|rd1[8]~23_combout  & ((!\inst17|alu_origin~1_combout ) # ((\inst20|altsyncram_component|auto_generated|q_a [28] & \inst4|WideOr2~1_combout )))) ) ) # ( !\inst|rd2[8]~23_combout  & ( 
// (\inst20|altsyncram_component|auto_generated|q_a [28] & (\inst17|alu_origin~1_combout  & (\inst4|WideOr2~1_combout  & !\inst|rd1[8]~23_combout ))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\inst17|alu_origin~1_combout ),
	.datac(!\inst4|WideOr2~1_combout ),
	.datad(!\inst|rd1[8]~23_combout ),
	.datae(!\inst|rd2[8]~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~18 .extended_lut = "off";
defparam \inst2|LessThan0~18 .lut_mask = 64'h0100CD000100CD00;
defparam \inst2|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~19 (
// Equation(s):
// \inst2|LessThan0~19_combout  = ( \inst|rd2[9]~12_combout  & ( (!\inst|rd1[9]~12_combout  & ((!\inst17|alu_origin~1_combout ) # ((\inst20|altsyncram_component|auto_generated|q_a [29] & \inst4|WideOr2~1_combout )))) ) ) # ( !\inst|rd2[9]~12_combout  & ( 
// (\inst20|altsyncram_component|auto_generated|q_a [29] & (\inst17|alu_origin~1_combout  & (\inst4|WideOr2~1_combout  & !\inst|rd1[9]~12_combout ))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [29]),
	.datab(!\inst17|alu_origin~1_combout ),
	.datac(!\inst4|WideOr2~1_combout ),
	.datad(!\inst|rd1[9]~12_combout ),
	.datae(!\inst|rd2[9]~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~19 .extended_lut = "off";
defparam \inst2|LessThan0~19 .lut_mask = 64'h0100CD000100CD00;
defparam \inst2|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~20 (
// Equation(s):
// \inst2|LessThan0~20_combout  = ( \inst|rd1[10]~144_combout  & ( \inst3|o[10]~5_combout  & ( (!\inst|rd1[11]~133_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[11]~124_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector19~1_combout 
// )))) ) ) ) # ( !\inst|rd1[10]~144_combout  & ( \inst3|o[10]~5_combout  & ( (!\inst|rd1[11]~133_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[11]~124_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector19~1_combout )))) ) ) ) # ( 
// \inst|rd1[10]~144_combout  & ( !\inst3|o[10]~5_combout  & ( (!\inst|rd1[11]~133_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[11]~124_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector19~1_combout )))) ) ) ) # ( 
// !\inst|rd1[10]~144_combout  & ( !\inst3|o[10]~5_combout  & ( (!\inst|rd1[11]~133_combout ) # ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[11]~124_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector19~1_combout ))) ) ) )

	.dataa(!\inst4|Selector19~1_combout ),
	.datab(!\inst|rd1[11]~133_combout ),
	.datac(!\inst|rd2[11]~124_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(!\inst|rd1[10]~144_combout ),
	.dataf(!\inst3|o[10]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~20 .extended_lut = "off";
defparam \inst2|LessThan0~20 .lut_mask = 64'hCFDD0C440C440C44;
defparam \inst2|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~21 (
// Equation(s):
// \inst2|LessThan0~21_combout  = ( \inst2|LessThan0~19_combout  & ( !\inst2|LessThan0~20_combout  & ( (\inst2|LessThan0~14_combout ) # (\inst2|LessThan0~13_combout ) ) ) ) # ( !\inst2|LessThan0~19_combout  & ( !\inst2|LessThan0~20_combout  & ( 
// (((!\inst2|LessThan0~18_combout ) # (\inst2|LessThan0~15_combout )) # (\inst2|LessThan0~14_combout )) # (\inst2|LessThan0~13_combout ) ) ) )

	.dataa(!\inst2|LessThan0~13_combout ),
	.datab(!\inst2|LessThan0~14_combout ),
	.datac(!\inst2|LessThan0~15_combout ),
	.datad(!\inst2|LessThan0~18_combout ),
	.datae(!\inst2|LessThan0~19_combout ),
	.dataf(!\inst2|LessThan0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~21 .extended_lut = "off";
defparam \inst2|LessThan0~21 .lut_mask = 64'hFF7F777700000000;
defparam \inst2|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector17~0 (
// Equation(s):
// \inst4|Selector17~0_combout  = (\inst20|altsyncram_component|auto_generated|q_a [2] & (\inst20|altsyncram_component|auto_generated|q_a [1] & \inst20|altsyncram_component|auto_generated|q_a [0]))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector17~0 .extended_lut = "off";
defparam \inst4|Selector17~0 .lut_mask = 64'h0101010101010101;
defparam \inst4|Selector17~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector17~1 (
// Equation(s):
// \inst4|Selector17~1_combout  = ( \inst4|Selector17~0_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [6] & (((\inst20|altsyncram_component|auto_generated|q_a [4] & !\inst20|altsyncram_component|auto_generated|q_a [3])))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [6] & ((!\inst20|altsyncram_component|auto_generated|q_a [5]) # ((!\inst20|altsyncram_component|auto_generated|q_a [4])))) ) ) # ( !\inst4|Selector17~0_combout  & ( 
// (!\inst20|altsyncram_component|auto_generated|q_a [3] & ((!\inst20|altsyncram_component|auto_generated|q_a [4] & (\inst20|altsyncram_component|auto_generated|q_a [6])) # (\inst20|altsyncram_component|auto_generated|q_a [4] & 
// ((!\inst20|altsyncram_component|auto_generated|q_a [5]))))) # (\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst20|altsyncram_component|auto_generated|q_a [6] & (!\inst20|altsyncram_component|auto_generated|q_a [5]))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\inst4|Selector17~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector17~1 .extended_lut = "off";
defparam \inst4|Selector17~1 .lut_mask = 64'h5C445E545C445E54;
defparam \inst4|Selector17~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector11~0 (
// Equation(s):
// \inst4|Selector11~0_combout  = (\inst20|altsyncram_component|auto_generated|q_a [31] & (!\inst20|altsyncram_component|auto_generated|q_a [2] & (\inst20|altsyncram_component|auto_generated|q_a [1] & \inst20|altsyncram_component|auto_generated|q_a [0])))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [31]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector11~0 .extended_lut = "off";
defparam \inst4|Selector11~0 .lut_mask = 64'h0004000400040004;
defparam \inst4|Selector11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector11~1 (
// Equation(s):
// \inst4|Selector11~1_combout  = ( \inst4|Selector17~0_combout  & ( \inst4|Selector11~0_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [6] & (((!\inst20|altsyncram_component|auto_generated|q_a [4]) # 
// (\inst20|altsyncram_component|auto_generated|q_a [3])))) # (\inst20|altsyncram_component|auto_generated|q_a [6] & (\inst20|altsyncram_component|auto_generated|q_a [5] & (\inst20|altsyncram_component|auto_generated|q_a [4]))) ) ) ) # ( 
// !\inst4|Selector17~0_combout  & ( \inst4|Selector11~0_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [3] & ((!\inst20|altsyncram_component|auto_generated|q_a [4] & (!\inst20|altsyncram_component|auto_generated|q_a [6])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [4] & ((\inst20|altsyncram_component|auto_generated|q_a [5]))))) # (\inst20|altsyncram_component|auto_generated|q_a [3] & ((!\inst20|altsyncram_component|auto_generated|q_a [6]) # 
// ((\inst20|altsyncram_component|auto_generated|q_a [5])))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\inst4|Selector17~0_combout ),
	.dataf(!\inst4|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector11~1 .extended_lut = "off";
defparam \inst4|Selector11~1 .lut_mask = 64'h00000000A3BBA1AB;
defparam \inst4|Selector11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector11~2 (
// Equation(s):
// \inst4|Selector11~2_combout  = ( \inst4|Selector17~0_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst20|altsyncram_component|auto_generated|q_a [6] & ((!\inst20|altsyncram_component|auto_generated|q_a [3]))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [6] & (!\inst20|altsyncram_component|auto_generated|q_a [4] & \inst20|altsyncram_component|auto_generated|q_a [3])))) ) ) # ( !\inst4|Selector17~0_combout  & ( 
// (!\inst20|altsyncram_component|auto_generated|q_a [6] & (\inst20|altsyncram_component|auto_generated|q_a [5] & (!\inst20|altsyncram_component|auto_generated|q_a [4] & !\inst20|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\inst4|Selector17~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector11~2 .extended_lut = "off";
defparam \inst4|Selector11~2 .lut_mask = 64'h2000221020002210;
defparam \inst4|Selector11~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector11~4 (
// Equation(s):
// \inst4|Selector11~4_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [5] & ( (!\inst4|Selector24~0_combout ) # ((\inst20|altsyncram_component|auto_generated|q_a [6] & (((!\inst20|altsyncram_component|auto_generated|q_a [3])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [4])))) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [5] & ( (((!\inst20|altsyncram_component|auto_generated|q_a [31]) # ((!\inst20|altsyncram_component|auto_generated|q_a [6]) # 
// (!\inst17|Decoder2~0_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [3])) # (\inst20|altsyncram_component|auto_generated|q_a [4]) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\inst17|Decoder2~0_combout ),
	.datag(!\inst4|Selector24~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector11~4 .extended_lut = "on";
defparam \inst4|Selector11~4 .lut_mask = 64'hF0FDFFFFF0FDFFF7;
defparam \inst4|Selector11~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector16~0 (
// Equation(s):
// \inst4|Selector16~0_combout  = ( \inst4|Selector11~4_combout  & ( (\inst4|Selector11~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [14] & \inst4|Selector17~1_combout )) # (\inst4|Selector11~1_combout ))) ) ) # ( 
// !\inst4|Selector11~4_combout  )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst4|Selector17~1_combout ),
	.datac(!\inst4|Selector11~1_combout ),
	.datad(!\inst4|Selector11~2_combout ),
	.datae(!\inst4|Selector11~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector16~0 .extended_lut = "off";
defparam \inst4|Selector16~0 .lut_mask = 64'hFFFF001FFFFF001F;
defparam \inst4|Selector16~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][14] .is_wysiwyg = "true";
defparam \inst|regs[20][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][14] .is_wysiwyg = "true";
defparam \inst|regs[24][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][14] .is_wysiwyg = "true";
defparam \inst|regs[28][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[14]~133 (
// Equation(s):
// \inst|rd2[14]~133_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][14]~q  ) ) )

	.dataa(!\inst|regs[16][14]~q ),
	.datab(!\inst|regs[20][14]~q ),
	.datac(!\inst|regs[24][14]~q ),
	.datad(!\inst|regs[28][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[14]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[14]~133 .extended_lut = "off";
defparam \inst|rd2[14]~133 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[14]~133 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][14] .is_wysiwyg = "true";
defparam \inst|regs[17][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][14] .is_wysiwyg = "true";
defparam \inst|regs[21][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][14] .is_wysiwyg = "true";
defparam \inst|regs[25][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][14] .is_wysiwyg = "true";
defparam \inst|regs[29][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[14]~134 (
// Equation(s):
// \inst|rd2[14]~134_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][14]~q  ) ) )

	.dataa(!\inst|regs[17][14]~q ),
	.datab(!\inst|regs[21][14]~q ),
	.datac(!\inst|regs[25][14]~q ),
	.datad(!\inst|regs[29][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[14]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[14]~134 .extended_lut = "off";
defparam \inst|rd2[14]~134 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[14]~134 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][14] .is_wysiwyg = "true";
defparam \inst|regs[18][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][14] .is_wysiwyg = "true";
defparam \inst|regs[22][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][14] .is_wysiwyg = "true";
defparam \inst|regs[26][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][14] .is_wysiwyg = "true";
defparam \inst|regs[30][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[14]~135 (
// Equation(s):
// \inst|rd2[14]~135_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][14]~q  ) ) )

	.dataa(!\inst|regs[18][14]~q ),
	.datab(!\inst|regs[22][14]~q ),
	.datac(!\inst|regs[26][14]~q ),
	.datad(!\inst|regs[30][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[14]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[14]~135 .extended_lut = "off";
defparam \inst|rd2[14]~135 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[14]~135 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][14] .is_wysiwyg = "true";
defparam \inst|regs[19][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][14] .is_wysiwyg = "true";
defparam \inst|regs[23][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][14] .is_wysiwyg = "true";
defparam \inst|regs[27][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][14] .is_wysiwyg = "true";
defparam \inst|regs[31][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[14]~136 (
// Equation(s):
// \inst|rd2[14]~136_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][14]~q  ) ) )

	.dataa(!\inst|regs[19][14]~q ),
	.datab(!\inst|regs[23][14]~q ),
	.datac(!\inst|regs[27][14]~q ),
	.datad(!\inst|regs[31][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[14]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[14]~136 .extended_lut = "off";
defparam \inst|rd2[14]~136 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[14]~136 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[14]~137 (
// Equation(s):
// \inst|rd2[14]~137_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[14]~136_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[14]~135_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[14]~134_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[14]~133_combout  ) ) )

	.dataa(!\inst|rd2[14]~133_combout ),
	.datab(!\inst|rd2[14]~134_combout ),
	.datac(!\inst|rd2[14]~135_combout ),
	.datad(!\inst|rd2[14]~136_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[14]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[14]~137 .extended_lut = "off";
defparam \inst|rd2[14]~137 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[14]~137 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[11][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][14] .is_wysiwyg = "true";
defparam \inst|regs[11][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][14] .is_wysiwyg = "true";
defparam \inst|regs[10][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][14] .is_wysiwyg = "true";
defparam \inst|regs[9][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[8][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][14] .is_wysiwyg = "true";
defparam \inst|regs[8][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[14]~375 (
// Equation(s):
// \inst|rd2[14]~375_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][14]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] 
// & ((\inst|regs[9][14]~q )))))) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[10][14]~q ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[11][14]~q ))))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\inst|regs[11][14]~q ),
	.datac(!\inst|regs[10][14]~q ),
	.datad(!\inst|regs[9][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\inst|rd2[12]~1_combout ),
	.datag(!\inst|regs[8][14]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[14]~375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[14]~375 .extended_lut = "on";
defparam \inst|rd2[14]~375 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|rd2[14]~375 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][14] .is_wysiwyg = "true";
defparam \inst|regs[12][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][14] .is_wysiwyg = "true";
defparam \inst|regs[13][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][14] .is_wysiwyg = "true";
defparam \inst|regs[14][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][14] .is_wysiwyg = "true";
defparam \inst|regs[15][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[14]~138 (
// Equation(s):
// \inst|rd2[14]~138_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][14]~q  ) ) )

	.dataa(!\inst|regs[12][14]~q ),
	.datab(!\inst|regs[13][14]~q ),
	.datac(!\inst|regs[14][14]~q ),
	.datad(!\inst|regs[15][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[14]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[14]~138 .extended_lut = "off";
defparam \inst|rd2[14]~138 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[14]~138 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][14] .is_wysiwyg = "true";
defparam \inst|regs[4][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][14] .is_wysiwyg = "true";
defparam \inst|regs[5][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][14] .is_wysiwyg = "true";
defparam \inst|regs[6][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][14] .is_wysiwyg = "true";
defparam \inst|regs[7][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[14]~139 (
// Equation(s):
// \inst|rd2[14]~139_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][14]~q  ) ) )

	.dataa(!\inst|regs[4][14]~q ),
	.datab(!\inst|regs[5][14]~q ),
	.datac(!\inst|regs[6][14]~q ),
	.datad(!\inst|regs[7][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[14]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[14]~139 .extended_lut = "off";
defparam \inst|rd2[14]~139 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[14]~139 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][14] .is_wysiwyg = "true";
defparam \inst|regs[1][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][14] .is_wysiwyg = "true";
defparam \inst|regs[2][14] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][14] .is_wysiwyg = "true";
defparam \inst|regs[3][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[14]~140 (
// Equation(s):
// \inst|rd2[14]~140_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][14]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][14]~q ),
	.datac(!\inst|regs[2][14]~q ),
	.datad(!\inst|regs[3][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[14]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[14]~140 .extended_lut = "off";
defparam \inst|rd2[14]~140 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[14]~140 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[14]~141 (
// Equation(s):
// \inst|rd2[14]~141_combout  = ( \inst|rd2[14]~139_combout  & ( \inst|rd2[14]~140_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23]) # (\inst|rd2[14]~138_combout ))) ) ) ) # ( !\inst|rd2[14]~139_combout  & ( 
// \inst|rd2[14]~140_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22])) # (\inst20|altsyncram_component|auto_generated|q_a [23] & 
// ((\inst|rd2[14]~138_combout ))))) ) ) ) # ( \inst|rd2[14]~139_combout  & ( !\inst|rd2[14]~140_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & ((\inst|rd2[14]~138_combout ))))) ) ) ) # ( !\inst|rd2[14]~139_combout  & ( !\inst|rd2[14]~140_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst|rd2[9]~0_combout  & 
// \inst|rd2[14]~138_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[9]~0_combout ),
	.datad(!\inst|rd2[14]~138_combout ),
	.datae(!\inst|rd2[14]~139_combout ),
	.dataf(!\inst|rd2[14]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[14]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[14]~141 .extended_lut = "off";
defparam \inst|rd2[14]~141 .lut_mask = 64'h00050207080D0A0F;
defparam \inst|rd2[14]~141 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[14]~332 (
// Equation(s):
// \inst|rd2[14]~332_combout  = (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[14]~137_combout )) # (\inst|rd2[14]~141_combout )) # (\inst|rd2[14]~375_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[14]~137_combout ),
	.datac(!\inst|rd2[14]~375_combout ),
	.datad(!\inst|rd2[14]~141_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[14]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[14]~332 .extended_lut = "off";
defparam \inst|rd2[14]~332 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \inst|rd2[14]~332 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[14]~332_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[14]~18 (
// Equation(s):
// \inst15|o[14]~18_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector16~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [14])))

	.dataa(!\inst4|Selector16~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[14]~18 .extended_lut = "off";
defparam \inst15|o[14]~18 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[14]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][14] (
	.clk(\clk~input_o ),
	.d(\inst15|o[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][14] .is_wysiwyg = "true";
defparam \inst|regs[16][14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[14]~145 (
// Equation(s):
// \inst|rd1[14]~145_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][14]~q  ) ) )

	.dataa(!\inst|regs[16][14]~q ),
	.datab(!\inst|regs[20][14]~q ),
	.datac(!\inst|regs[24][14]~q ),
	.datad(!\inst|regs[28][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[14]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[14]~145 .extended_lut = "off";
defparam \inst|rd1[14]~145 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[14]~145 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[14]~146 (
// Equation(s):
// \inst|rd1[14]~146_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][14]~q  ) ) )

	.dataa(!\inst|regs[17][14]~q ),
	.datab(!\inst|regs[21][14]~q ),
	.datac(!\inst|regs[25][14]~q ),
	.datad(!\inst|regs[29][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[14]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[14]~146 .extended_lut = "off";
defparam \inst|rd1[14]~146 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[14]~146 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[14]~147 (
// Equation(s):
// \inst|rd1[14]~147_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][14]~q  ) ) )

	.dataa(!\inst|regs[18][14]~q ),
	.datab(!\inst|regs[22][14]~q ),
	.datac(!\inst|regs[26][14]~q ),
	.datad(!\inst|regs[30][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[14]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[14]~147 .extended_lut = "off";
defparam \inst|rd1[14]~147 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[14]~147 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[14]~148 (
// Equation(s):
// \inst|rd1[14]~148_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][14]~q  ) ) )

	.dataa(!\inst|regs[19][14]~q ),
	.datab(!\inst|regs[23][14]~q ),
	.datac(!\inst|regs[27][14]~q ),
	.datad(!\inst|regs[31][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[14]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[14]~148 .extended_lut = "off";
defparam \inst|rd1[14]~148 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[14]~148 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[14]~149 (
// Equation(s):
// \inst|rd1[14]~149_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[14]~148_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[14]~147_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[14]~146_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[14]~145_combout  ) ) )

	.dataa(!\inst|rd1[14]~145_combout ),
	.datab(!\inst|rd1[14]~146_combout ),
	.datac(!\inst|rd1[14]~147_combout ),
	.datad(!\inst|rd1[14]~148_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[14]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[14]~149 .extended_lut = "off";
defparam \inst|rd1[14]~149 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[14]~149 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[14]~150 (
// Equation(s):
// \inst|rd1[14]~150_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][14]~q  ) ) )

	.dataa(!\inst|regs[8][14]~q ),
	.datab(!\inst|regs[9][14]~q ),
	.datac(!\inst|regs[10][14]~q ),
	.datad(!\inst|regs[11][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[14]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[14]~150 .extended_lut = "off";
defparam \inst|rd1[14]~150 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[14]~150 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[14]~151 (
// Equation(s):
// \inst|rd1[14]~151_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][14]~q  ) ) )

	.dataa(!\inst|regs[12][14]~q ),
	.datab(!\inst|regs[13][14]~q ),
	.datac(!\inst|regs[14][14]~q ),
	.datad(!\inst|regs[15][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[14]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[14]~151 .extended_lut = "off";
defparam \inst|rd1[14]~151 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[14]~151 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[14]~152 (
// Equation(s):
// \inst|rd1[14]~152_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][14]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][14]~q  ) ) )

	.dataa(!\inst|regs[4][14]~q ),
	.datab(!\inst|regs[5][14]~q ),
	.datac(!\inst|regs[6][14]~q ),
	.datad(!\inst|regs[7][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[14]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[14]~152 .extended_lut = "off";
defparam \inst|rd1[14]~152 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[14]~152 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[14]~153 (
// Equation(s):
// \inst|rd1[14]~153_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][14]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][14]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][14]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][14]~q ),
	.datac(!\inst|regs[2][14]~q ),
	.datad(!\inst|regs[3][14]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[14]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[14]~153 .extended_lut = "off";
defparam \inst|rd1[14]~153 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[14]~153 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[14]~154 (
// Equation(s):
// \inst|rd1[14]~154_combout  = ( \inst|rd1[14]~153_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[14]~152_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[14]~151_combout )))) ) ) # ( !\inst|rd1[14]~153_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[14]~152_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[14]~151_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[14]~151_combout ),
	.datad(!\inst|rd1[14]~152_combout ),
	.datae(!\inst|rd1[14]~153_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[14]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[14]~154 .extended_lut = "off";
defparam \inst|rd1[14]~154 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[14]~154 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[14]~155 (
// Equation(s):
// \inst|rd1[14]~155_combout  = ( \inst|rd1[12]~1_combout  & ( \inst|rd1[14]~154_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[14]~149_combout )) # (\inst|rd1[14]~150_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[12]~1_combout  & ( \inst|rd1[14]~154_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[14]~149_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[12]~1_combout  & ( !\inst|rd1[14]~154_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[14]~149_combout )) # (\inst|rd1[14]~150_combout ) ) ) ) # ( !\inst|rd1[12]~1_combout  & ( !\inst|rd1[14]~154_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[14]~149_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[14]~149_combout ),
	.datad(!\inst|rd1[14]~150_combout ),
	.datae(!\inst|rd1[12]~1_combout ),
	.dataf(!\inst|rd1[14]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[14]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[14]~155 .extended_lut = "off";
defparam \inst|rd1[14]~155 .lut_mask = 64'h050505FF373737FF;
defparam \inst|rd1[14]~155 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector17~2 (
// Equation(s):
// \inst4|Selector17~2_combout  = ( \inst4|Selector11~4_combout  & ( (\inst4|Selector11~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [13] & \inst4|Selector17~1_combout )) # (\inst4|Selector11~1_combout ))) ) ) # ( 
// !\inst4|Selector11~4_combout  )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst4|Selector17~1_combout ),
	.datac(!\inst4|Selector11~1_combout ),
	.datad(!\inst4|Selector11~2_combout ),
	.datae(!\inst4|Selector11~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector17~2 .extended_lut = "off";
defparam \inst4|Selector17~2 .lut_mask = 64'hFFFF001FFFFF001F;
defparam \inst4|Selector17~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][13] .is_wysiwyg = "true";
defparam \inst|regs[20][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][13] .is_wysiwyg = "true";
defparam \inst|regs[24][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][13] .is_wysiwyg = "true";
defparam \inst|regs[28][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[13]~142 (
// Equation(s):
// \inst|rd2[13]~142_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][13]~q  ) ) )

	.dataa(!\inst|regs[16][13]~q ),
	.datab(!\inst|regs[20][13]~q ),
	.datac(!\inst|regs[24][13]~q ),
	.datad(!\inst|regs[28][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[13]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[13]~142 .extended_lut = "off";
defparam \inst|rd2[13]~142 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[13]~142 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][13] .is_wysiwyg = "true";
defparam \inst|regs[17][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][13] .is_wysiwyg = "true";
defparam \inst|regs[21][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][13] .is_wysiwyg = "true";
defparam \inst|regs[25][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][13] .is_wysiwyg = "true";
defparam \inst|regs[29][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[13]~143 (
// Equation(s):
// \inst|rd2[13]~143_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][13]~q  ) ) )

	.dataa(!\inst|regs[17][13]~q ),
	.datab(!\inst|regs[21][13]~q ),
	.datac(!\inst|regs[25][13]~q ),
	.datad(!\inst|regs[29][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[13]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[13]~143 .extended_lut = "off";
defparam \inst|rd2[13]~143 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[13]~143 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][13] .is_wysiwyg = "true";
defparam \inst|regs[18][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][13] .is_wysiwyg = "true";
defparam \inst|regs[22][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][13] .is_wysiwyg = "true";
defparam \inst|regs[26][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][13] .is_wysiwyg = "true";
defparam \inst|regs[30][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[13]~144 (
// Equation(s):
// \inst|rd2[13]~144_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][13]~q  ) ) )

	.dataa(!\inst|regs[18][13]~q ),
	.datab(!\inst|regs[22][13]~q ),
	.datac(!\inst|regs[26][13]~q ),
	.datad(!\inst|regs[30][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[13]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[13]~144 .extended_lut = "off";
defparam \inst|rd2[13]~144 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[13]~144 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][13] .is_wysiwyg = "true";
defparam \inst|regs[19][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][13] .is_wysiwyg = "true";
defparam \inst|regs[23][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][13] .is_wysiwyg = "true";
defparam \inst|regs[27][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][13] .is_wysiwyg = "true";
defparam \inst|regs[31][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[13]~145 (
// Equation(s):
// \inst|rd2[13]~145_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][13]~q  ) ) )

	.dataa(!\inst|regs[19][13]~q ),
	.datab(!\inst|regs[23][13]~q ),
	.datac(!\inst|regs[27][13]~q ),
	.datad(!\inst|regs[31][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[13]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[13]~145 .extended_lut = "off";
defparam \inst|rd2[13]~145 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[13]~145 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[13]~146 (
// Equation(s):
// \inst|rd2[13]~146_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[13]~145_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[13]~144_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[13]~143_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[13]~142_combout  ) ) )

	.dataa(!\inst|rd2[13]~142_combout ),
	.datab(!\inst|rd2[13]~143_combout ),
	.datac(!\inst|rd2[13]~144_combout ),
	.datad(!\inst|rd2[13]~145_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[13]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[13]~146 .extended_lut = "off";
defparam \inst|rd2[13]~146 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[13]~146 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[11][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][13] .is_wysiwyg = "true";
defparam \inst|regs[11][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][13] .is_wysiwyg = "true";
defparam \inst|regs[10][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][13] .is_wysiwyg = "true";
defparam \inst|regs[9][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[8][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][13] .is_wysiwyg = "true";
defparam \inst|regs[8][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[13]~371 (
// Equation(s):
// \inst|rd2[13]~371_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][13]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] 
// & ((\inst|regs[9][13]~q )))))) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[10][13]~q ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[11][13]~q ))))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\inst|regs[11][13]~q ),
	.datac(!\inst|regs[10][13]~q ),
	.datad(!\inst|regs[9][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\inst|rd2[12]~1_combout ),
	.datag(!\inst|regs[8][13]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[13]~371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[13]~371 .extended_lut = "on";
defparam \inst|rd2[13]~371 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|rd2[13]~371 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][13] .is_wysiwyg = "true";
defparam \inst|regs[12][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][13] .is_wysiwyg = "true";
defparam \inst|regs[13][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][13] .is_wysiwyg = "true";
defparam \inst|regs[14][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][13] .is_wysiwyg = "true";
defparam \inst|regs[15][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[13]~147 (
// Equation(s):
// \inst|rd2[13]~147_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][13]~q  ) ) )

	.dataa(!\inst|regs[12][13]~q ),
	.datab(!\inst|regs[13][13]~q ),
	.datac(!\inst|regs[14][13]~q ),
	.datad(!\inst|regs[15][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[13]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[13]~147 .extended_lut = "off";
defparam \inst|rd2[13]~147 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[13]~147 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][13] .is_wysiwyg = "true";
defparam \inst|regs[4][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][13] .is_wysiwyg = "true";
defparam \inst|regs[5][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][13] .is_wysiwyg = "true";
defparam \inst|regs[6][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][13] .is_wysiwyg = "true";
defparam \inst|regs[7][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[13]~148 (
// Equation(s):
// \inst|rd2[13]~148_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][13]~q  ) ) )

	.dataa(!\inst|regs[4][13]~q ),
	.datab(!\inst|regs[5][13]~q ),
	.datac(!\inst|regs[6][13]~q ),
	.datad(!\inst|regs[7][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[13]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[13]~148 .extended_lut = "off";
defparam \inst|rd2[13]~148 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[13]~148 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][13] .is_wysiwyg = "true";
defparam \inst|regs[1][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][13] .is_wysiwyg = "true";
defparam \inst|regs[2][13] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][13] .is_wysiwyg = "true";
defparam \inst|regs[3][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[13]~149 (
// Equation(s):
// \inst|rd2[13]~149_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][13]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][13]~q ),
	.datac(!\inst|regs[2][13]~q ),
	.datad(!\inst|regs[3][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[13]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[13]~149 .extended_lut = "off";
defparam \inst|rd2[13]~149 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[13]~149 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[13]~150 (
// Equation(s):
// \inst|rd2[13]~150_combout  = ( \inst|rd2[13]~148_combout  & ( \inst|rd2[13]~149_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23]) # (\inst|rd2[13]~147_combout ))) ) ) ) # ( !\inst|rd2[13]~148_combout  & ( 
// \inst|rd2[13]~149_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22])) # (\inst20|altsyncram_component|auto_generated|q_a [23] & 
// ((\inst|rd2[13]~147_combout ))))) ) ) ) # ( \inst|rd2[13]~148_combout  & ( !\inst|rd2[13]~149_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & ((\inst|rd2[13]~147_combout ))))) ) ) ) # ( !\inst|rd2[13]~148_combout  & ( !\inst|rd2[13]~149_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst|rd2[9]~0_combout  & 
// \inst|rd2[13]~147_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[9]~0_combout ),
	.datad(!\inst|rd2[13]~147_combout ),
	.datae(!\inst|rd2[13]~148_combout ),
	.dataf(!\inst|rd2[13]~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[13]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[13]~150 .extended_lut = "off";
defparam \inst|rd2[13]~150 .lut_mask = 64'h00050207080D0A0F;
defparam \inst|rd2[13]~150 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[13]~333 (
// Equation(s):
// \inst|rd2[13]~333_combout  = (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[13]~146_combout )) # (\inst|rd2[13]~150_combout )) # (\inst|rd2[13]~371_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[13]~146_combout ),
	.datac(!\inst|rd2[13]~371_combout ),
	.datad(!\inst|rd2[13]~150_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[13]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[13]~333 .extended_lut = "off";
defparam \inst|rd2[13]~333 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \inst|rd2[13]~333 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[13]~333_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[13]~19 (
// Equation(s):
// \inst15|o[13]~19_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector17~2_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [13])))

	.dataa(!\inst4|Selector17~2_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[13]~19 .extended_lut = "off";
defparam \inst15|o[13]~19 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[13]~19 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][13] (
	.clk(\clk~input_o ),
	.d(\inst15|o[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][13] .is_wysiwyg = "true";
defparam \inst|regs[16][13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[13]~156 (
// Equation(s):
// \inst|rd1[13]~156_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][13]~q  ) ) )

	.dataa(!\inst|regs[16][13]~q ),
	.datab(!\inst|regs[20][13]~q ),
	.datac(!\inst|regs[24][13]~q ),
	.datad(!\inst|regs[28][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[13]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[13]~156 .extended_lut = "off";
defparam \inst|rd1[13]~156 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[13]~156 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[13]~157 (
// Equation(s):
// \inst|rd1[13]~157_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][13]~q  ) ) )

	.dataa(!\inst|regs[17][13]~q ),
	.datab(!\inst|regs[21][13]~q ),
	.datac(!\inst|regs[25][13]~q ),
	.datad(!\inst|regs[29][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[13]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[13]~157 .extended_lut = "off";
defparam \inst|rd1[13]~157 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[13]~157 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[13]~158 (
// Equation(s):
// \inst|rd1[13]~158_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][13]~q  ) ) )

	.dataa(!\inst|regs[18][13]~q ),
	.datab(!\inst|regs[22][13]~q ),
	.datac(!\inst|regs[26][13]~q ),
	.datad(!\inst|regs[30][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[13]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[13]~158 .extended_lut = "off";
defparam \inst|rd1[13]~158 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[13]~158 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[13]~159 (
// Equation(s):
// \inst|rd1[13]~159_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][13]~q  ) ) )

	.dataa(!\inst|regs[19][13]~q ),
	.datab(!\inst|regs[23][13]~q ),
	.datac(!\inst|regs[27][13]~q ),
	.datad(!\inst|regs[31][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[13]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[13]~159 .extended_lut = "off";
defparam \inst|rd1[13]~159 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[13]~159 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[13]~160 (
// Equation(s):
// \inst|rd1[13]~160_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[13]~159_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[13]~158_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[13]~157_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[13]~156_combout  ) ) )

	.dataa(!\inst|rd1[13]~156_combout ),
	.datab(!\inst|rd1[13]~157_combout ),
	.datac(!\inst|rd1[13]~158_combout ),
	.datad(!\inst|rd1[13]~159_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[13]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[13]~160 .extended_lut = "off";
defparam \inst|rd1[13]~160 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[13]~160 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[13]~161 (
// Equation(s):
// \inst|rd1[13]~161_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][13]~q  ) ) )

	.dataa(!\inst|regs[8][13]~q ),
	.datab(!\inst|regs[9][13]~q ),
	.datac(!\inst|regs[10][13]~q ),
	.datad(!\inst|regs[11][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[13]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[13]~161 .extended_lut = "off";
defparam \inst|rd1[13]~161 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[13]~161 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[13]~162 (
// Equation(s):
// \inst|rd1[13]~162_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][13]~q  ) ) )

	.dataa(!\inst|regs[12][13]~q ),
	.datab(!\inst|regs[13][13]~q ),
	.datac(!\inst|regs[14][13]~q ),
	.datad(!\inst|regs[15][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[13]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[13]~162 .extended_lut = "off";
defparam \inst|rd1[13]~162 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[13]~162 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[13]~163 (
// Equation(s):
// \inst|rd1[13]~163_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][13]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][13]~q  ) ) )

	.dataa(!\inst|regs[4][13]~q ),
	.datab(!\inst|regs[5][13]~q ),
	.datac(!\inst|regs[6][13]~q ),
	.datad(!\inst|regs[7][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[13]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[13]~163 .extended_lut = "off";
defparam \inst|rd1[13]~163 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[13]~163 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[13]~164 (
// Equation(s):
// \inst|rd1[13]~164_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][13]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][13]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][13]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][13]~q ),
	.datac(!\inst|regs[2][13]~q ),
	.datad(!\inst|regs[3][13]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[13]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[13]~164 .extended_lut = "off";
defparam \inst|rd1[13]~164 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[13]~164 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[13]~165 (
// Equation(s):
// \inst|rd1[13]~165_combout  = ( \inst|rd1[13]~164_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[13]~163_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[13]~162_combout )))) ) ) # ( !\inst|rd1[13]~164_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[13]~163_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[13]~162_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[13]~162_combout ),
	.datad(!\inst|rd1[13]~163_combout ),
	.datae(!\inst|rd1[13]~164_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[13]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[13]~165 .extended_lut = "off";
defparam \inst|rd1[13]~165 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[13]~165 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[13]~166 (
// Equation(s):
// \inst|rd1[13]~166_combout  = ( \inst|rd1[13]~161_combout  & ( \inst|rd1[13]~165_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[13]~160_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[13]~161_combout  & ( \inst|rd1[13]~165_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[13]~160_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[13]~161_combout  & ( !\inst|rd1[13]~165_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[13]~160_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[13]~161_combout  & ( !\inst|rd1[13]~165_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[13]~160_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[13]~160_combout ),
	.datae(!\inst|rd1[13]~161_combout ),
	.dataf(!\inst|rd1[13]~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[13]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[13]~166 .extended_lut = "off";
defparam \inst|rd1[13]~166 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[13]~166 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector18~0 (
// Equation(s):
// \inst4|Selector18~0_combout  = ( \inst4|Selector11~4_combout  & ( (\inst4|Selector11~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [12] & \inst4|Selector17~1_combout )) # (\inst4|Selector11~1_combout ))) ) ) # ( 
// !\inst4|Selector11~4_combout  )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst4|Selector17~1_combout ),
	.datac(!\inst4|Selector11~1_combout ),
	.datad(!\inst4|Selector11~2_combout ),
	.datae(!\inst4|Selector11~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector18~0 .extended_lut = "off";
defparam \inst4|Selector18~0 .lut_mask = 64'hFFFF001FFFFF001F;
defparam \inst4|Selector18~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][12] .is_wysiwyg = "true";
defparam \inst|regs[20][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][12] .is_wysiwyg = "true";
defparam \inst|regs[24][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][12] .is_wysiwyg = "true";
defparam \inst|regs[28][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~151 (
// Equation(s):
// \inst|rd2[12]~151_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][12]~q  ) ) )

	.dataa(!\inst|regs[16][12]~q ),
	.datab(!\inst|regs[20][12]~q ),
	.datac(!\inst|regs[24][12]~q ),
	.datad(!\inst|regs[28][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~151 .extended_lut = "off";
defparam \inst|rd2[12]~151 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[12]~151 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][12] .is_wysiwyg = "true";
defparam \inst|regs[17][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][12] .is_wysiwyg = "true";
defparam \inst|regs[21][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][12] .is_wysiwyg = "true";
defparam \inst|regs[25][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][12] .is_wysiwyg = "true";
defparam \inst|regs[29][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~152 (
// Equation(s):
// \inst|rd2[12]~152_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][12]~q  ) ) )

	.dataa(!\inst|regs[17][12]~q ),
	.datab(!\inst|regs[21][12]~q ),
	.datac(!\inst|regs[25][12]~q ),
	.datad(!\inst|regs[29][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~152 .extended_lut = "off";
defparam \inst|rd2[12]~152 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[12]~152 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][12] .is_wysiwyg = "true";
defparam \inst|regs[18][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][12] .is_wysiwyg = "true";
defparam \inst|regs[22][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][12] .is_wysiwyg = "true";
defparam \inst|regs[26][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][12] .is_wysiwyg = "true";
defparam \inst|regs[30][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~153 (
// Equation(s):
// \inst|rd2[12]~153_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][12]~q  ) ) )

	.dataa(!\inst|regs[18][12]~q ),
	.datab(!\inst|regs[22][12]~q ),
	.datac(!\inst|regs[26][12]~q ),
	.datad(!\inst|regs[30][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~153 .extended_lut = "off";
defparam \inst|rd2[12]~153 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[12]~153 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][12] .is_wysiwyg = "true";
defparam \inst|regs[19][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][12] .is_wysiwyg = "true";
defparam \inst|regs[23][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][12] .is_wysiwyg = "true";
defparam \inst|regs[27][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][12] .is_wysiwyg = "true";
defparam \inst|regs[31][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~154 (
// Equation(s):
// \inst|rd2[12]~154_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][12]~q  ) ) )

	.dataa(!\inst|regs[19][12]~q ),
	.datab(!\inst|regs[23][12]~q ),
	.datac(!\inst|regs[27][12]~q ),
	.datad(!\inst|regs[31][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~154 .extended_lut = "off";
defparam \inst|rd2[12]~154 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[12]~154 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~155 (
// Equation(s):
// \inst|rd2[12]~155_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[12]~154_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[12]~153_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[12]~152_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[12]~151_combout  ) ) )

	.dataa(!\inst|rd2[12]~151_combout ),
	.datab(!\inst|rd2[12]~152_combout ),
	.datac(!\inst|rd2[12]~153_combout ),
	.datad(!\inst|rd2[12]~154_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~155 .extended_lut = "off";
defparam \inst|rd2[12]~155 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[12]~155 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[11][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][12] .is_wysiwyg = "true";
defparam \inst|regs[11][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][12] .is_wysiwyg = "true";
defparam \inst|regs[10][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][12] .is_wysiwyg = "true";
defparam \inst|regs[9][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[8][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][12] .is_wysiwyg = "true";
defparam \inst|regs[8][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~367 (
// Equation(s):
// \inst|rd2[12]~367_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][12]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] 
// & ((\inst|regs[9][12]~q )))))) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[10][12]~q ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[11][12]~q ))))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\inst|regs[11][12]~q ),
	.datac(!\inst|regs[10][12]~q ),
	.datad(!\inst|regs[9][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\inst|rd2[12]~1_combout ),
	.datag(!\inst|regs[8][12]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~367 .extended_lut = "on";
defparam \inst|rd2[12]~367 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|rd2[12]~367 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][12] .is_wysiwyg = "true";
defparam \inst|regs[1][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][12] .is_wysiwyg = "true";
defparam \inst|regs[2][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][12] .is_wysiwyg = "true";
defparam \inst|regs[3][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~156 (
// Equation(s):
// \inst|rd2[12]~156_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][12]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][12]~q ),
	.datac(!\inst|regs[2][12]~q ),
	.datad(!\inst|regs[3][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~156 .extended_lut = "off";
defparam \inst|rd2[12]~156 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[12]~156 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][12] .is_wysiwyg = "true";
defparam \inst|regs[12][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][12] .is_wysiwyg = "true";
defparam \inst|regs[13][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][12] .is_wysiwyg = "true";
defparam \inst|regs[14][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][12] .is_wysiwyg = "true";
defparam \inst|regs[15][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~157 (
// Equation(s):
// \inst|rd2[12]~157_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][12]~q  ) ) )

	.dataa(!\inst|regs[12][12]~q ),
	.datab(!\inst|regs[13][12]~q ),
	.datac(!\inst|regs[14][12]~q ),
	.datad(!\inst|regs[15][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~157 .extended_lut = "off";
defparam \inst|rd2[12]~157 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[12]~157 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][12] .is_wysiwyg = "true";
defparam \inst|regs[4][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][12] .is_wysiwyg = "true";
defparam \inst|regs[5][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][12] .is_wysiwyg = "true";
defparam \inst|regs[6][12] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][12] .is_wysiwyg = "true";
defparam \inst|regs[7][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~158 (
// Equation(s):
// \inst|rd2[12]~158_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][12]~q  ) ) )

	.dataa(!\inst|regs[4][12]~q ),
	.datab(!\inst|regs[5][12]~q ),
	.datac(!\inst|regs[6][12]~q ),
	.datad(!\inst|regs[7][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~158 .extended_lut = "off";
defparam \inst|rd2[12]~158 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[12]~158 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~159 (
// Equation(s):
// \inst|rd2[12]~159_combout  = ( \inst|rd2[12]~157_combout  & ( \inst|rd2[12]~158_combout  & ( (\inst|rd2[9]~0_combout  & (((\inst|rd2[12]~156_combout ) # (\inst20|altsyncram_component|auto_generated|q_a [22])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( !\inst|rd2[12]~157_combout  & ( \inst|rd2[12]~158_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst|rd2[9]~0_combout  & ((\inst|rd2[12]~156_combout ) # 
// (\inst20|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( \inst|rd2[12]~157_combout  & ( !\inst|rd2[12]~158_combout  & ( (\inst|rd2[9]~0_combout  & (((!\inst20|altsyncram_component|auto_generated|q_a [22] & \inst|rd2[12]~156_combout )) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( !\inst|rd2[12]~157_combout  & ( !\inst|rd2[12]~158_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22] & 
// (\inst|rd2[9]~0_combout  & \inst|rd2[12]~156_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[9]~0_combout ),
	.datad(!\inst|rd2[12]~156_combout ),
	.datae(!\inst|rd2[12]~157_combout ),
	.dataf(!\inst|rd2[12]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~159 .extended_lut = "off";
defparam \inst|rd2[12]~159 .lut_mask = 64'h0008050D020A070F;
defparam \inst|rd2[12]~159 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[12]~334 (
// Equation(s):
// \inst|rd2[12]~334_combout  = (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[12]~155_combout )) # (\inst|rd2[12]~159_combout )) # (\inst|rd2[12]~367_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[12]~155_combout ),
	.datac(!\inst|rd2[12]~367_combout ),
	.datad(!\inst|rd2[12]~159_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[12]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[12]~334 .extended_lut = "off";
defparam \inst|rd2[12]~334 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \inst|rd2[12]~334 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[12]~334_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[12]~20 (
// Equation(s):
// \inst15|o[12]~20_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector18~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [12])))

	.dataa(!\inst4|Selector18~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[12]~20 .extended_lut = "off";
defparam \inst15|o[12]~20 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[12]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][12] (
	.clk(\clk~input_o ),
	.d(\inst15|o[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][12] .is_wysiwyg = "true";
defparam \inst|regs[16][12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~167 (
// Equation(s):
// \inst|rd1[12]~167_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][12]~q  ) ) )

	.dataa(!\inst|regs[16][12]~q ),
	.datab(!\inst|regs[20][12]~q ),
	.datac(!\inst|regs[24][12]~q ),
	.datad(!\inst|regs[28][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~167 .extended_lut = "off";
defparam \inst|rd1[12]~167 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[12]~167 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~168 (
// Equation(s):
// \inst|rd1[12]~168_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][12]~q  ) ) )

	.dataa(!\inst|regs[17][12]~q ),
	.datab(!\inst|regs[21][12]~q ),
	.datac(!\inst|regs[25][12]~q ),
	.datad(!\inst|regs[29][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~168 .extended_lut = "off";
defparam \inst|rd1[12]~168 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[12]~168 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~169 (
// Equation(s):
// \inst|rd1[12]~169_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][12]~q  ) ) )

	.dataa(!\inst|regs[18][12]~q ),
	.datab(!\inst|regs[22][12]~q ),
	.datac(!\inst|regs[26][12]~q ),
	.datad(!\inst|regs[30][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~169 .extended_lut = "off";
defparam \inst|rd1[12]~169 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[12]~169 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~170 (
// Equation(s):
// \inst|rd1[12]~170_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][12]~q  ) ) )

	.dataa(!\inst|regs[19][12]~q ),
	.datab(!\inst|regs[23][12]~q ),
	.datac(!\inst|regs[27][12]~q ),
	.datad(!\inst|regs[31][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~170 .extended_lut = "off";
defparam \inst|rd1[12]~170 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[12]~170 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~171 (
// Equation(s):
// \inst|rd1[12]~171_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[12]~170_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[12]~169_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[12]~168_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[12]~167_combout  ) ) )

	.dataa(!\inst|rd1[12]~167_combout ),
	.datab(!\inst|rd1[12]~168_combout ),
	.datac(!\inst|rd1[12]~169_combout ),
	.datad(!\inst|rd1[12]~170_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~171 .extended_lut = "off";
defparam \inst|rd1[12]~171 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[12]~171 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~172 (
// Equation(s):
// \inst|rd1[12]~172_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][12]~q  ) ) )

	.dataa(!\inst|regs[8][12]~q ),
	.datab(!\inst|regs[9][12]~q ),
	.datac(!\inst|regs[10][12]~q ),
	.datad(!\inst|regs[11][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~172 .extended_lut = "off";
defparam \inst|rd1[12]~172 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[12]~172 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~173 (
// Equation(s):
// \inst|rd1[12]~173_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][12]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][12]~q ),
	.datac(!\inst|regs[2][12]~q ),
	.datad(!\inst|regs[3][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~173 .extended_lut = "off";
defparam \inst|rd1[12]~173 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[12]~173 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~174 (
// Equation(s):
// \inst|rd1[12]~174_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][12]~q  ) ) )

	.dataa(!\inst|regs[12][12]~q ),
	.datab(!\inst|regs[13][12]~q ),
	.datac(!\inst|regs[14][12]~q ),
	.datad(!\inst|regs[15][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~174 .extended_lut = "off";
defparam \inst|rd1[12]~174 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[12]~174 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~175 (
// Equation(s):
// \inst|rd1[12]~175_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][12]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][12]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][12]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][12]~q  ) ) )

	.dataa(!\inst|regs[4][12]~q ),
	.datab(!\inst|regs[5][12]~q ),
	.datac(!\inst|regs[6][12]~q ),
	.datad(!\inst|regs[7][12]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~175 .extended_lut = "off";
defparam \inst|rd1[12]~175 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[12]~175 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~176 (
// Equation(s):
// \inst|rd1[12]~176_combout  = ( \inst|rd1[12]~175_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[12]~173_combout )) # (\inst20|altsyncram_component|auto_generated|q_a [17]))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[12]~174_combout )))) ) ) # ( !\inst|rd1[12]~175_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (!\inst20|altsyncram_component|auto_generated|q_a [17] & 
// (\inst|rd1[12]~173_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[12]~174_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[12]~173_combout ),
	.datad(!\inst|rd1[12]~174_combout ),
	.datae(!\inst|rd1[12]~175_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~176 .extended_lut = "off";
defparam \inst|rd1[12]~176 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \inst|rd1[12]~176 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[12]~177 (
// Equation(s):
// \inst|rd1[12]~177_combout  = ( \inst|rd1[12]~172_combout  & ( \inst|rd1[12]~176_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[12]~171_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[12]~172_combout  & ( \inst|rd1[12]~176_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[12]~171_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( \inst|rd1[12]~172_combout  & ( !\inst|rd1[12]~176_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[12]~171_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( !\inst|rd1[12]~172_combout  & ( !\inst|rd1[12]~176_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[12]~171_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[12]~171_combout ),
	.datae(!\inst|rd1[12]~172_combout ),
	.dataf(!\inst|rd1[12]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[12]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[12]~177 .extended_lut = "off";
defparam \inst|rd1[12]~177 .lut_mask = 64'h00550F5F33773F7F;
defparam \inst|rd1[12]~177 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[14]~6 (
// Equation(s):
// \inst3|o[14]~6_combout  = ( \inst|rd2[14]~141_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector16~0_combout  ) ) ) # ( !\inst|rd2[14]~141_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector16~0_combout  ) ) ) # ( 
// !\inst|rd2[14]~141_combout  & ( !\inst17|alu_origin~1_combout  & ( (!\inst|rd2[14]~375_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [24]) # (!\inst|rd2[14]~137_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst4|Selector16~0_combout ),
	.datac(!\inst|rd2[14]~137_combout ),
	.datad(!\inst|rd2[14]~375_combout ),
	.datae(!\inst|rd2[14]~141_combout ),
	.dataf(!\inst17|alu_origin~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[14]~6 .extended_lut = "off";
defparam \inst3|o[14]~6 .lut_mask = 64'hFA000000CCCCCCCC;
defparam \inst3|o[14]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[13]~7 (
// Equation(s):
// \inst3|o[13]~7_combout  = ( \inst|rd2[13]~150_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector17~2_combout  ) ) ) # ( !\inst|rd2[13]~150_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector17~2_combout  ) ) ) # ( 
// !\inst|rd2[13]~150_combout  & ( !\inst17|alu_origin~1_combout  & ( (!\inst|rd2[13]~371_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [24]) # (!\inst|rd2[13]~146_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst4|Selector17~2_combout ),
	.datac(!\inst|rd2[13]~146_combout ),
	.datad(!\inst|rd2[13]~371_combout ),
	.datae(!\inst|rd2[13]~150_combout ),
	.dataf(!\inst17|alu_origin~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[13]~7 .extended_lut = "off";
defparam \inst3|o[13]~7 .lut_mask = 64'hFA000000CCCCCCCC;
defparam \inst3|o[13]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[12]~8 (
// Equation(s):
// \inst3|o[12]~8_combout  = ( \inst|rd2[12]~159_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector18~0_combout  ) ) ) # ( !\inst|rd2[12]~159_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector18~0_combout  ) ) ) # ( 
// !\inst|rd2[12]~159_combout  & ( !\inst17|alu_origin~1_combout  & ( (!\inst|rd2[12]~367_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [24]) # (!\inst|rd2[12]~155_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst4|Selector18~0_combout ),
	.datac(!\inst|rd2[12]~155_combout ),
	.datad(!\inst|rd2[12]~367_combout ),
	.datae(!\inst|rd2[12]~159_combout ),
	.dataf(!\inst17|alu_origin~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[12]~8 .extended_lut = "off";
defparam \inst3|o[12]~8 .lut_mask = 64'hFA000000CCCCCCCC;
defparam \inst3|o[12]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~22 (
// Equation(s):
// \inst2|LessThan0~22_combout  = ( \inst3|o[13]~7_combout  & ( \inst3|o[12]~8_combout  & ( (!\inst|rd1[13]~166_combout  & (!\inst|rd1[12]~177_combout  & (!\inst|rd1[14]~155_combout  $ (!\inst3|o[14]~6_combout )))) ) ) ) # ( !\inst3|o[13]~7_combout  & ( 
// \inst3|o[12]~8_combout  & ( (\inst|rd1[13]~166_combout  & (!\inst|rd1[12]~177_combout  & (!\inst|rd1[14]~155_combout  $ (!\inst3|o[14]~6_combout )))) ) ) ) # ( \inst3|o[13]~7_combout  & ( !\inst3|o[12]~8_combout  & ( (!\inst|rd1[13]~166_combout  & 
// (\inst|rd1[12]~177_combout  & (!\inst|rd1[14]~155_combout  $ (!\inst3|o[14]~6_combout )))) ) ) ) # ( !\inst3|o[13]~7_combout  & ( !\inst3|o[12]~8_combout  & ( (\inst|rd1[13]~166_combout  & (\inst|rd1[12]~177_combout  & (!\inst|rd1[14]~155_combout  $ 
// (!\inst3|o[14]~6_combout )))) ) ) )

	.dataa(!\inst|rd1[14]~155_combout ),
	.datab(!\inst|rd1[13]~166_combout ),
	.datac(!\inst|rd1[12]~177_combout ),
	.datad(!\inst3|o[14]~6_combout ),
	.datae(!\inst3|o[13]~7_combout ),
	.dataf(!\inst3|o[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~22 .extended_lut = "off";
defparam \inst2|LessThan0~22 .lut_mask = 64'h0102040810204080;
defparam \inst2|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~23 (
// Equation(s):
// \inst2|LessThan0~23_combout  = ( \inst2|LessThan0~21_combout  & ( \inst2|LessThan0~22_combout  & ( (\inst2|LessThan0~17_combout  & ((!\inst2|LessThan0~12_combout ) # ((!\inst2|LessThan0~3_combout  & \inst2|LessThan0~8_combout )))) ) ) ) # ( 
// !\inst2|LessThan0~21_combout  & ( \inst2|LessThan0~22_combout  ) )

	.dataa(!\inst2|LessThan0~3_combout ),
	.datab(!\inst2|LessThan0~8_combout ),
	.datac(!\inst2|LessThan0~12_combout ),
	.datad(!\inst2|LessThan0~17_combout ),
	.datae(!\inst2|LessThan0~21_combout ),
	.dataf(!\inst2|LessThan0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~23 .extended_lut = "off";
defparam \inst2|LessThan0~23 .lut_mask = 64'h00000000FFFF00F2;
defparam \inst2|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~24 (
// Equation(s):
// \inst2|LessThan0~24_combout  = ( \inst3|o[13]~7_combout  & ( \inst3|o[12]~8_combout  & ( (!\inst|rd1[14]~155_combout  & !\inst3|o[14]~6_combout ) ) ) ) # ( !\inst3|o[13]~7_combout  & ( \inst3|o[12]~8_combout  & ( (!\inst|rd1[14]~155_combout  & 
// ((!\inst|rd1[13]~166_combout ) # (!\inst3|o[14]~6_combout ))) # (\inst|rd1[14]~155_combout  & (!\inst|rd1[13]~166_combout  & !\inst3|o[14]~6_combout )) ) ) ) # ( \inst3|o[13]~7_combout  & ( !\inst3|o[12]~8_combout  & ( (!\inst|rd1[14]~155_combout  & 
// ((!\inst3|o[14]~6_combout ) # ((!\inst|rd1[13]~166_combout  & !\inst|rd1[12]~177_combout )))) # (\inst|rd1[14]~155_combout  & (!\inst|rd1[13]~166_combout  & (!\inst|rd1[12]~177_combout  & !\inst3|o[14]~6_combout ))) ) ) ) # ( !\inst3|o[13]~7_combout  & ( 
// !\inst3|o[12]~8_combout  & ( (!\inst|rd1[14]~155_combout  & ((!\inst|rd1[13]~166_combout ) # ((!\inst|rd1[12]~177_combout ) # (!\inst3|o[14]~6_combout )))) # (\inst|rd1[14]~155_combout  & (!\inst3|o[14]~6_combout  & ((!\inst|rd1[13]~166_combout ) # 
// (!\inst|rd1[12]~177_combout )))) ) ) )

	.dataa(!\inst|rd1[14]~155_combout ),
	.datab(!\inst|rd1[13]~166_combout ),
	.datac(!\inst|rd1[12]~177_combout ),
	.datad(!\inst3|o[14]~6_combout ),
	.datae(!\inst3|o[13]~7_combout ),
	.dataf(!\inst3|o[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~24 .extended_lut = "off";
defparam \inst2|LessThan0~24 .lut_mask = 64'hFEA8EA80EE88AA00;
defparam \inst2|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector12~0 (
// Equation(s):
// \inst4|Selector12~0_combout  = ( \inst4|Selector11~4_combout  & ( (\inst4|Selector11~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [18] & \inst4|Selector17~1_combout )) # (\inst4|Selector11~1_combout ))) ) ) # ( 
// !\inst4|Selector11~4_combout  )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst4|Selector17~1_combout ),
	.datac(!\inst4|Selector11~1_combout ),
	.datad(!\inst4|Selector11~2_combout ),
	.datae(!\inst4|Selector11~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector12~0 .extended_lut = "off";
defparam \inst4|Selector12~0 .lut_mask = 64'hFFFF001FFFFF001F;
defparam \inst4|Selector12~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][18] .is_wysiwyg = "true";
defparam \inst|regs[20][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][18] .is_wysiwyg = "true";
defparam \inst|regs[24][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][18] .is_wysiwyg = "true";
defparam \inst|regs[28][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[18]~160 (
// Equation(s):
// \inst|rd2[18]~160_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][18]~q  ) ) )

	.dataa(!\inst|regs[16][18]~q ),
	.datab(!\inst|regs[20][18]~q ),
	.datac(!\inst|regs[24][18]~q ),
	.datad(!\inst|regs[28][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[18]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[18]~160 .extended_lut = "off";
defparam \inst|rd2[18]~160 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[18]~160 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][18] .is_wysiwyg = "true";
defparam \inst|regs[17][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][18] .is_wysiwyg = "true";
defparam \inst|regs[21][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][18] .is_wysiwyg = "true";
defparam \inst|regs[25][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][18] .is_wysiwyg = "true";
defparam \inst|regs[29][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[18]~161 (
// Equation(s):
// \inst|rd2[18]~161_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][18]~q  ) ) )

	.dataa(!\inst|regs[17][18]~q ),
	.datab(!\inst|regs[21][18]~q ),
	.datac(!\inst|regs[25][18]~q ),
	.datad(!\inst|regs[29][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[18]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[18]~161 .extended_lut = "off";
defparam \inst|rd2[18]~161 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[18]~161 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][18] .is_wysiwyg = "true";
defparam \inst|regs[18][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][18] .is_wysiwyg = "true";
defparam \inst|regs[22][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][18] .is_wysiwyg = "true";
defparam \inst|regs[26][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][18] .is_wysiwyg = "true";
defparam \inst|regs[30][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[18]~162 (
// Equation(s):
// \inst|rd2[18]~162_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][18]~q  ) ) )

	.dataa(!\inst|regs[18][18]~q ),
	.datab(!\inst|regs[22][18]~q ),
	.datac(!\inst|regs[26][18]~q ),
	.datad(!\inst|regs[30][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[18]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[18]~162 .extended_lut = "off";
defparam \inst|rd2[18]~162 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[18]~162 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][18] .is_wysiwyg = "true";
defparam \inst|regs[19][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][18] .is_wysiwyg = "true";
defparam \inst|regs[23][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][18] .is_wysiwyg = "true";
defparam \inst|regs[27][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][18] .is_wysiwyg = "true";
defparam \inst|regs[31][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[18]~163 (
// Equation(s):
// \inst|rd2[18]~163_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][18]~q  ) ) )

	.dataa(!\inst|regs[19][18]~q ),
	.datab(!\inst|regs[23][18]~q ),
	.datac(!\inst|regs[27][18]~q ),
	.datad(!\inst|regs[31][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[18]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[18]~163 .extended_lut = "off";
defparam \inst|rd2[18]~163 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[18]~163 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[18]~164 (
// Equation(s):
// \inst|rd2[18]~164_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[18]~163_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[18]~162_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[18]~161_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[18]~160_combout  ) ) )

	.dataa(!\inst|rd2[18]~160_combout ),
	.datab(!\inst|rd2[18]~161_combout ),
	.datac(!\inst|rd2[18]~162_combout ),
	.datad(!\inst|rd2[18]~163_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[18]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[18]~164 .extended_lut = "off";
defparam \inst|rd2[18]~164 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[18]~164 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][18] .is_wysiwyg = "true";
defparam \inst|regs[12][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][18] .is_wysiwyg = "true";
defparam \inst|regs[13][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][18] .is_wysiwyg = "true";
defparam \inst|regs[14][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][18] .is_wysiwyg = "true";
defparam \inst|regs[15][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[18]~165 (
// Equation(s):
// \inst|rd2[18]~165_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][18]~q  ) ) )

	.dataa(!\inst|regs[12][18]~q ),
	.datab(!\inst|regs[13][18]~q ),
	.datac(!\inst|regs[14][18]~q ),
	.datad(!\inst|regs[15][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[18]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[18]~165 .extended_lut = "off";
defparam \inst|rd2[18]~165 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[18]~165 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][18] .is_wysiwyg = "true";
defparam \inst|regs[4][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][18] .is_wysiwyg = "true";
defparam \inst|regs[5][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][18] .is_wysiwyg = "true";
defparam \inst|regs[6][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][18] .is_wysiwyg = "true";
defparam \inst|regs[7][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[18]~166 (
// Equation(s):
// \inst|rd2[18]~166_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][18]~q  ) ) )

	.dataa(!\inst|regs[4][18]~q ),
	.datab(!\inst|regs[5][18]~q ),
	.datac(!\inst|regs[6][18]~q ),
	.datad(!\inst|regs[7][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[18]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[18]~166 .extended_lut = "off";
defparam \inst|rd2[18]~166 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[18]~166 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][18] .is_wysiwyg = "true";
defparam \inst|regs[1][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][18] .is_wysiwyg = "true";
defparam \inst|regs[2][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][18] .is_wysiwyg = "true";
defparam \inst|regs[3][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[18]~167 (
// Equation(s):
// \inst|rd2[18]~167_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][18]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][18]~q ),
	.datac(!\inst|regs[2][18]~q ),
	.datad(!\inst|regs[3][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[18]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[18]~167 .extended_lut = "off";
defparam \inst|rd2[18]~167 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[18]~167 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[18]~168 (
// Equation(s):
// \inst|rd2[18]~168_combout  = ( \inst|rd2[18]~166_combout  & ( \inst|rd2[18]~167_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23]) # (\inst|rd2[18]~165_combout ))) ) ) ) # ( !\inst|rd2[18]~166_combout  & ( 
// \inst|rd2[18]~167_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22])) # (\inst20|altsyncram_component|auto_generated|q_a [23] & 
// ((\inst|rd2[18]~165_combout ))))) ) ) ) # ( \inst|rd2[18]~166_combout  & ( !\inst|rd2[18]~167_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & ((\inst|rd2[18]~165_combout ))))) ) ) ) # ( !\inst|rd2[18]~166_combout  & ( !\inst|rd2[18]~167_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst|rd2[9]~0_combout  & 
// \inst|rd2[18]~165_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[9]~0_combout ),
	.datad(!\inst|rd2[18]~165_combout ),
	.datae(!\inst|rd2[18]~166_combout ),
	.dataf(!\inst|rd2[18]~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[18]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[18]~168 .extended_lut = "off";
defparam \inst|rd2[18]~168 .lut_mask = 64'h00050207080D0A0F;
defparam \inst|rd2[18]~168 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][18] .is_wysiwyg = "true";
defparam \inst|regs[8][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][18] .is_wysiwyg = "true";
defparam \inst|regs[9][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][18] .is_wysiwyg = "true";
defparam \inst|regs[10][18] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][18] .is_wysiwyg = "true";
defparam \inst|regs[11][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[18]~169 (
// Equation(s):
// \inst|rd2[18]~169_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][18]~q  ) ) )

	.dataa(!\inst|regs[8][18]~q ),
	.datab(!\inst|regs[9][18]~q ),
	.datac(!\inst|regs[10][18]~q ),
	.datad(!\inst|regs[11][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[18]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[18]~169 .extended_lut = "off";
defparam \inst|rd2[18]~169 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[18]~169 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[18]~330 (
// Equation(s):
// \inst|rd2[18]~330_combout  = ( \inst|rd2[18]~169_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[18]~164_combout )) # (\inst|rd2[18]~168_combout )) # (\inst|rd2[12]~1_combout ) ) ) # ( !\inst|rd2[18]~169_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[18]~164_combout )) # (\inst|rd2[18]~168_combout ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[12]~1_combout ),
	.datac(!\inst|rd2[18]~164_combout ),
	.datad(!\inst|rd2[18]~168_combout ),
	.datae(!\inst|rd2[18]~169_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[18]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[18]~330 .extended_lut = "off";
defparam \inst|rd2[18]~330 .lut_mask = 64'h05FF37FF05FF37FF;
defparam \inst|rd2[18]~330 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[18]~330_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[18]~14 (
// Equation(s):
// \inst15|o[18]~14_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector12~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [18])))

	.dataa(!\inst4|Selector12~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[18]~14 .extended_lut = "off";
defparam \inst15|o[18]~14 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[18]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][18] (
	.clk(\clk~input_o ),
	.d(\inst15|o[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][18] .is_wysiwyg = "true";
defparam \inst|regs[16][18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[18]~178 (
// Equation(s):
// \inst|rd1[18]~178_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][18]~q  ) ) )

	.dataa(!\inst|regs[16][18]~q ),
	.datab(!\inst|regs[20][18]~q ),
	.datac(!\inst|regs[24][18]~q ),
	.datad(!\inst|regs[28][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[18]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[18]~178 .extended_lut = "off";
defparam \inst|rd1[18]~178 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[18]~178 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[18]~179 (
// Equation(s):
// \inst|rd1[18]~179_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][18]~q  ) ) )

	.dataa(!\inst|regs[17][18]~q ),
	.datab(!\inst|regs[21][18]~q ),
	.datac(!\inst|regs[25][18]~q ),
	.datad(!\inst|regs[29][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[18]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[18]~179 .extended_lut = "off";
defparam \inst|rd1[18]~179 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[18]~179 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[18]~180 (
// Equation(s):
// \inst|rd1[18]~180_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][18]~q  ) ) )

	.dataa(!\inst|regs[18][18]~q ),
	.datab(!\inst|regs[22][18]~q ),
	.datac(!\inst|regs[26][18]~q ),
	.datad(!\inst|regs[30][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[18]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[18]~180 .extended_lut = "off";
defparam \inst|rd1[18]~180 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[18]~180 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[18]~181 (
// Equation(s):
// \inst|rd1[18]~181_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][18]~q  ) ) )

	.dataa(!\inst|regs[19][18]~q ),
	.datab(!\inst|regs[23][18]~q ),
	.datac(!\inst|regs[27][18]~q ),
	.datad(!\inst|regs[31][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[18]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[18]~181 .extended_lut = "off";
defparam \inst|rd1[18]~181 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[18]~181 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[18]~182 (
// Equation(s):
// \inst|rd1[18]~182_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[18]~181_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[18]~180_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[18]~179_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[18]~178_combout  ) ) )

	.dataa(!\inst|rd1[18]~178_combout ),
	.datab(!\inst|rd1[18]~179_combout ),
	.datac(!\inst|rd1[18]~180_combout ),
	.datad(!\inst|rd1[18]~181_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[18]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[18]~182 .extended_lut = "off";
defparam \inst|rd1[18]~182 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[18]~182 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[18]~183 (
// Equation(s):
// \inst|rd1[18]~183_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][18]~q  ) ) )

	.dataa(!\inst|regs[12][18]~q ),
	.datab(!\inst|regs[13][18]~q ),
	.datac(!\inst|regs[14][18]~q ),
	.datad(!\inst|regs[15][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[18]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[18]~183 .extended_lut = "off";
defparam \inst|rd1[18]~183 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[18]~183 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[18]~184 (
// Equation(s):
// \inst|rd1[18]~184_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][18]~q  ) ) )

	.dataa(!\inst|regs[4][18]~q ),
	.datab(!\inst|regs[5][18]~q ),
	.datac(!\inst|regs[6][18]~q ),
	.datad(!\inst|regs[7][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[18]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[18]~184 .extended_lut = "off";
defparam \inst|rd1[18]~184 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[18]~184 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[18]~185 (
// Equation(s):
// \inst|rd1[18]~185_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][18]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][18]~q ),
	.datac(!\inst|regs[2][18]~q ),
	.datad(!\inst|regs[3][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[18]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[18]~185 .extended_lut = "off";
defparam \inst|rd1[18]~185 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[18]~185 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[18]~186 (
// Equation(s):
// \inst|rd1[18]~186_combout  = ( \inst|rd1[18]~185_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[18]~184_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[18]~183_combout )))) ) ) # ( !\inst|rd1[18]~185_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[18]~184_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[18]~183_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[18]~183_combout ),
	.datad(!\inst|rd1[18]~184_combout ),
	.datae(!\inst|rd1[18]~185_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[18]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[18]~186 .extended_lut = "off";
defparam \inst|rd1[18]~186 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[18]~186 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[18]~187 (
// Equation(s):
// \inst|rd1[18]~187_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][18]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][18]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][18]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][18]~q  ) ) )

	.dataa(!\inst|regs[8][18]~q ),
	.datab(!\inst|regs[9][18]~q ),
	.datac(!\inst|regs[10][18]~q ),
	.datad(!\inst|regs[11][18]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[18]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[18]~187 .extended_lut = "off";
defparam \inst|rd1[18]~187 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[18]~187 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[18]~188 (
// Equation(s):
// \inst|rd1[18]~188_combout  = ( \inst|rd1[18]~186_combout  & ( \inst|rd1[18]~187_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[18]~182_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[18]~186_combout  & ( \inst|rd1[18]~187_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[18]~182_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[18]~186_combout  & ( !\inst|rd1[18]~187_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[18]~182_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[18]~186_combout  & ( !\inst|rd1[18]~187_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[18]~182_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[18]~182_combout ),
	.datae(!\inst|rd1[18]~186_combout ),
	.dataf(!\inst|rd1[18]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[18]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[18]~188 .extended_lut = "off";
defparam \inst|rd1[18]~188 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[18]~188 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[18]~9 (
// Equation(s):
// \inst3|o[18]~9_combout  = ( \inst4|Selector11~4_combout  & ( \inst17|alu_origin~1_combout  & ( (\inst4|Selector11~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [18] & \inst4|Selector17~1_combout )) # (\inst4|Selector11~1_combout ))) ) ) 
// ) # ( !\inst4|Selector11~4_combout  & ( \inst17|alu_origin~1_combout  ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst4|Selector17~1_combout ),
	.datac(!\inst4|Selector11~1_combout ),
	.datad(!\inst4|Selector11~2_combout ),
	.datae(!\inst4|Selector11~4_combout ),
	.dataf(!\inst17|alu_origin~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[18]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[18]~9 .extended_lut = "off";
defparam \inst3|o[18]~9 .lut_mask = 64'h00000000FFFF001F;
defparam \inst3|o[18]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[18]~10 (
// Equation(s):
// \inst3|o[18]~10_combout  = ( \inst|rd2[18]~169_combout  & ( !\inst17|alu_origin~1_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[18]~164_combout )) # (\inst|rd2[18]~168_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( 
// !\inst|rd2[18]~169_combout  & ( !\inst17|alu_origin~1_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[18]~164_combout )) # (\inst|rd2[18]~168_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[12]~1_combout ),
	.datac(!\inst|rd2[18]~164_combout ),
	.datad(!\inst|rd2[18]~168_combout ),
	.datae(!\inst|rd2[18]~169_combout ),
	.dataf(!\inst17|alu_origin~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[18]~10 .extended_lut = "off";
defparam \inst3|o[18]~10 .lut_mask = 64'h05FF37FF00000000;
defparam \inst3|o[18]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~25 (
// Equation(s):
// \inst2|LessThan0~25_combout  = !\inst|rd1[18]~188_combout  $ (((!\inst3|o[18]~9_combout  & !\inst3|o[18]~10_combout )))

	.dataa(!\inst|rd1[18]~188_combout ),
	.datab(!\inst3|o[18]~9_combout ),
	.datac(!\inst3|o[18]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~25 .extended_lut = "off";
defparam \inst2|LessThan0~25 .lut_mask = 64'h6A6A6A6A6A6A6A6A;
defparam \inst2|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector13~0 (
// Equation(s):
// \inst4|Selector13~0_combout  = ( \inst4|Selector11~4_combout  & ( (\inst4|Selector11~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [17] & \inst4|Selector17~1_combout )) # (\inst4|Selector11~1_combout ))) ) ) # ( 
// !\inst4|Selector11~4_combout  )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\inst4|Selector17~1_combout ),
	.datac(!\inst4|Selector11~1_combout ),
	.datad(!\inst4|Selector11~2_combout ),
	.datae(!\inst4|Selector11~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector13~0 .extended_lut = "off";
defparam \inst4|Selector13~0 .lut_mask = 64'hFFFF001FFFFF001F;
defparam \inst4|Selector13~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][17] .is_wysiwyg = "true";
defparam \inst|regs[20][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][17] .is_wysiwyg = "true";
defparam \inst|regs[24][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][17] .is_wysiwyg = "true";
defparam \inst|regs[28][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[17]~170 (
// Equation(s):
// \inst|rd2[17]~170_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][17]~q  ) ) )

	.dataa(!\inst|regs[16][17]~q ),
	.datab(!\inst|regs[20][17]~q ),
	.datac(!\inst|regs[24][17]~q ),
	.datad(!\inst|regs[28][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[17]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[17]~170 .extended_lut = "off";
defparam \inst|rd2[17]~170 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[17]~170 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][17] .is_wysiwyg = "true";
defparam \inst|regs[17][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][17] .is_wysiwyg = "true";
defparam \inst|regs[21][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][17] .is_wysiwyg = "true";
defparam \inst|regs[25][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][17] .is_wysiwyg = "true";
defparam \inst|regs[29][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[17]~171 (
// Equation(s):
// \inst|rd2[17]~171_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][17]~q  ) ) )

	.dataa(!\inst|regs[17][17]~q ),
	.datab(!\inst|regs[21][17]~q ),
	.datac(!\inst|regs[25][17]~q ),
	.datad(!\inst|regs[29][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[17]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[17]~171 .extended_lut = "off";
defparam \inst|rd2[17]~171 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[17]~171 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][17] .is_wysiwyg = "true";
defparam \inst|regs[18][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][17] .is_wysiwyg = "true";
defparam \inst|regs[22][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][17] .is_wysiwyg = "true";
defparam \inst|regs[26][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][17] .is_wysiwyg = "true";
defparam \inst|regs[30][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[17]~172 (
// Equation(s):
// \inst|rd2[17]~172_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][17]~q  ) ) )

	.dataa(!\inst|regs[18][17]~q ),
	.datab(!\inst|regs[22][17]~q ),
	.datac(!\inst|regs[26][17]~q ),
	.datad(!\inst|regs[30][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[17]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[17]~172 .extended_lut = "off";
defparam \inst|rd2[17]~172 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[17]~172 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][17] .is_wysiwyg = "true";
defparam \inst|regs[19][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][17] .is_wysiwyg = "true";
defparam \inst|regs[23][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][17] .is_wysiwyg = "true";
defparam \inst|regs[27][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][17] .is_wysiwyg = "true";
defparam \inst|regs[31][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[17]~173 (
// Equation(s):
// \inst|rd2[17]~173_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][17]~q  ) ) )

	.dataa(!\inst|regs[19][17]~q ),
	.datab(!\inst|regs[23][17]~q ),
	.datac(!\inst|regs[27][17]~q ),
	.datad(!\inst|regs[31][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[17]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[17]~173 .extended_lut = "off";
defparam \inst|rd2[17]~173 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[17]~173 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[17]~174 (
// Equation(s):
// \inst|rd2[17]~174_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[17]~173_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[17]~172_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[17]~171_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[17]~170_combout  ) ) )

	.dataa(!\inst|rd2[17]~170_combout ),
	.datab(!\inst|rd2[17]~171_combout ),
	.datac(!\inst|rd2[17]~172_combout ),
	.datad(!\inst|rd2[17]~173_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[17]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[17]~174 .extended_lut = "off";
defparam \inst|rd2[17]~174 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[17]~174 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][17] .is_wysiwyg = "true";
defparam \inst|regs[12][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][17] .is_wysiwyg = "true";
defparam \inst|regs[13][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][17] .is_wysiwyg = "true";
defparam \inst|regs[14][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][17] .is_wysiwyg = "true";
defparam \inst|regs[15][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[17]~175 (
// Equation(s):
// \inst|rd2[17]~175_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][17]~q  ) ) )

	.dataa(!\inst|regs[12][17]~q ),
	.datab(!\inst|regs[13][17]~q ),
	.datac(!\inst|regs[14][17]~q ),
	.datad(!\inst|regs[15][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[17]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[17]~175 .extended_lut = "off";
defparam \inst|rd2[17]~175 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[17]~175 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][17] .is_wysiwyg = "true";
defparam \inst|regs[4][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][17] .is_wysiwyg = "true";
defparam \inst|regs[5][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][17] .is_wysiwyg = "true";
defparam \inst|regs[6][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][17] .is_wysiwyg = "true";
defparam \inst|regs[7][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[17]~176 (
// Equation(s):
// \inst|rd2[17]~176_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][17]~q  ) ) )

	.dataa(!\inst|regs[4][17]~q ),
	.datab(!\inst|regs[5][17]~q ),
	.datac(!\inst|regs[6][17]~q ),
	.datad(!\inst|regs[7][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[17]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[17]~176 .extended_lut = "off";
defparam \inst|rd2[17]~176 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[17]~176 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][17] .is_wysiwyg = "true";
defparam \inst|regs[1][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][17] .is_wysiwyg = "true";
defparam \inst|regs[2][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][17] .is_wysiwyg = "true";
defparam \inst|regs[3][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[17]~177 (
// Equation(s):
// \inst|rd2[17]~177_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][17]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][17]~q ),
	.datac(!\inst|regs[2][17]~q ),
	.datad(!\inst|regs[3][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[17]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[17]~177 .extended_lut = "off";
defparam \inst|rd2[17]~177 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[17]~177 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[17]~178 (
// Equation(s):
// \inst|rd2[17]~178_combout  = ( \inst|rd2[17]~176_combout  & ( \inst|rd2[17]~177_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23]) # (\inst|rd2[17]~175_combout ))) ) ) ) # ( !\inst|rd2[17]~176_combout  & ( 
// \inst|rd2[17]~177_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22])) # (\inst20|altsyncram_component|auto_generated|q_a [23] & 
// ((\inst|rd2[17]~175_combout ))))) ) ) ) # ( \inst|rd2[17]~176_combout  & ( !\inst|rd2[17]~177_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & ((\inst|rd2[17]~175_combout ))))) ) ) ) # ( !\inst|rd2[17]~176_combout  & ( !\inst|rd2[17]~177_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst|rd2[9]~0_combout  & 
// \inst|rd2[17]~175_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[9]~0_combout ),
	.datad(!\inst|rd2[17]~175_combout ),
	.datae(!\inst|rd2[17]~176_combout ),
	.dataf(!\inst|rd2[17]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[17]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[17]~178 .extended_lut = "off";
defparam \inst|rd2[17]~178 .lut_mask = 64'h00050207080D0A0F;
defparam \inst|rd2[17]~178 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][17] .is_wysiwyg = "true";
defparam \inst|regs[8][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][17] .is_wysiwyg = "true";
defparam \inst|regs[9][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][17] .is_wysiwyg = "true";
defparam \inst|regs[10][17] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][17] .is_wysiwyg = "true";
defparam \inst|regs[11][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[17]~179 (
// Equation(s):
// \inst|rd2[17]~179_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][17]~q  ) ) )

	.dataa(!\inst|regs[8][17]~q ),
	.datab(!\inst|regs[9][17]~q ),
	.datac(!\inst|regs[10][17]~q ),
	.datad(!\inst|regs[11][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[17]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[17]~179 .extended_lut = "off";
defparam \inst|rd2[17]~179 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[17]~179 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[17]~331 (
// Equation(s):
// \inst|rd2[17]~331_combout  = ( \inst|rd2[17]~179_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[17]~174_combout )) # (\inst|rd2[17]~178_combout )) # (\inst|rd2[12]~1_combout ) ) ) # ( !\inst|rd2[17]~179_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[17]~174_combout )) # (\inst|rd2[17]~178_combout ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[12]~1_combout ),
	.datac(!\inst|rd2[17]~174_combout ),
	.datad(!\inst|rd2[17]~178_combout ),
	.datae(!\inst|rd2[17]~179_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[17]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[17]~331 .extended_lut = "off";
defparam \inst|rd2[17]~331 .lut_mask = 64'h05FF37FF05FF37FF;
defparam \inst|rd2[17]~331 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[17]~331_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[17]~15 (
// Equation(s):
// \inst15|o[17]~15_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector13~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [17])))

	.dataa(!\inst4|Selector13~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[17]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[17]~15 .extended_lut = "off";
defparam \inst15|o[17]~15 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[17]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][17] (
	.clk(\clk~input_o ),
	.d(\inst15|o[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][17] .is_wysiwyg = "true";
defparam \inst|regs[16][17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[17]~189 (
// Equation(s):
// \inst|rd1[17]~189_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][17]~q  ) ) )

	.dataa(!\inst|regs[16][17]~q ),
	.datab(!\inst|regs[20][17]~q ),
	.datac(!\inst|regs[24][17]~q ),
	.datad(!\inst|regs[28][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[17]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[17]~189 .extended_lut = "off";
defparam \inst|rd1[17]~189 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[17]~189 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[17]~190 (
// Equation(s):
// \inst|rd1[17]~190_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][17]~q  ) ) )

	.dataa(!\inst|regs[17][17]~q ),
	.datab(!\inst|regs[21][17]~q ),
	.datac(!\inst|regs[25][17]~q ),
	.datad(!\inst|regs[29][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[17]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[17]~190 .extended_lut = "off";
defparam \inst|rd1[17]~190 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[17]~190 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[17]~191 (
// Equation(s):
// \inst|rd1[17]~191_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][17]~q  ) ) )

	.dataa(!\inst|regs[18][17]~q ),
	.datab(!\inst|regs[22][17]~q ),
	.datac(!\inst|regs[26][17]~q ),
	.datad(!\inst|regs[30][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[17]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[17]~191 .extended_lut = "off";
defparam \inst|rd1[17]~191 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[17]~191 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[17]~192 (
// Equation(s):
// \inst|rd1[17]~192_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][17]~q  ) ) )

	.dataa(!\inst|regs[19][17]~q ),
	.datab(!\inst|regs[23][17]~q ),
	.datac(!\inst|regs[27][17]~q ),
	.datad(!\inst|regs[31][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[17]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[17]~192 .extended_lut = "off";
defparam \inst|rd1[17]~192 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[17]~192 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[17]~193 (
// Equation(s):
// \inst|rd1[17]~193_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[17]~192_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[17]~191_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[17]~190_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[17]~189_combout  ) ) )

	.dataa(!\inst|rd1[17]~189_combout ),
	.datab(!\inst|rd1[17]~190_combout ),
	.datac(!\inst|rd1[17]~191_combout ),
	.datad(!\inst|rd1[17]~192_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[17]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[17]~193 .extended_lut = "off";
defparam \inst|rd1[17]~193 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[17]~193 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[17]~194 (
// Equation(s):
// \inst|rd1[17]~194_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][17]~q  ) ) )

	.dataa(!\inst|regs[12][17]~q ),
	.datab(!\inst|regs[13][17]~q ),
	.datac(!\inst|regs[14][17]~q ),
	.datad(!\inst|regs[15][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[17]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[17]~194 .extended_lut = "off";
defparam \inst|rd1[17]~194 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[17]~194 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[17]~195 (
// Equation(s):
// \inst|rd1[17]~195_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][17]~q  ) ) )

	.dataa(!\inst|regs[4][17]~q ),
	.datab(!\inst|regs[5][17]~q ),
	.datac(!\inst|regs[6][17]~q ),
	.datad(!\inst|regs[7][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[17]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[17]~195 .extended_lut = "off";
defparam \inst|rd1[17]~195 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[17]~195 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[17]~196 (
// Equation(s):
// \inst|rd1[17]~196_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][17]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][17]~q ),
	.datac(!\inst|regs[2][17]~q ),
	.datad(!\inst|regs[3][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[17]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[17]~196 .extended_lut = "off";
defparam \inst|rd1[17]~196 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[17]~196 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[17]~197 (
// Equation(s):
// \inst|rd1[17]~197_combout  = ( \inst|rd1[17]~196_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[17]~195_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[17]~194_combout )))) ) ) # ( !\inst|rd1[17]~196_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[17]~195_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[17]~194_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[17]~194_combout ),
	.datad(!\inst|rd1[17]~195_combout ),
	.datae(!\inst|rd1[17]~196_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[17]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[17]~197 .extended_lut = "off";
defparam \inst|rd1[17]~197 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[17]~197 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[17]~198 (
// Equation(s):
// \inst|rd1[17]~198_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][17]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][17]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][17]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][17]~q  ) ) )

	.dataa(!\inst|regs[8][17]~q ),
	.datab(!\inst|regs[9][17]~q ),
	.datac(!\inst|regs[10][17]~q ),
	.datad(!\inst|regs[11][17]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[17]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[17]~198 .extended_lut = "off";
defparam \inst|rd1[17]~198 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[17]~198 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[17]~199 (
// Equation(s):
// \inst|rd1[17]~199_combout  = ( \inst|rd1[17]~197_combout  & ( \inst|rd1[17]~198_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[17]~193_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[17]~197_combout  & ( \inst|rd1[17]~198_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[17]~193_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[17]~197_combout  & ( !\inst|rd1[17]~198_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[17]~193_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[17]~197_combout  & ( !\inst|rd1[17]~198_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[17]~193_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[17]~193_combout ),
	.datae(!\inst|rd1[17]~197_combout ),
	.dataf(!\inst|rd1[17]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[17]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[17]~199 .extended_lut = "off";
defparam \inst|rd1[17]~199 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[17]~199 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[17]~11 (
// Equation(s):
// \inst3|o[17]~11_combout  = ( \inst4|Selector11~4_combout  & ( \inst17|alu_origin~1_combout  & ( (\inst4|Selector11~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [17] & \inst4|Selector17~1_combout )) # (\inst4|Selector11~1_combout ))) ) ) 
// ) # ( !\inst4|Selector11~4_combout  & ( \inst17|alu_origin~1_combout  ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\inst4|Selector17~1_combout ),
	.datac(!\inst4|Selector11~1_combout ),
	.datad(!\inst4|Selector11~2_combout ),
	.datae(!\inst4|Selector11~4_combout ),
	.dataf(!\inst17|alu_origin~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[17]~11 .extended_lut = "off";
defparam \inst3|o[17]~11 .lut_mask = 64'h00000000FFFF001F;
defparam \inst3|o[17]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[17]~12 (
// Equation(s):
// \inst3|o[17]~12_combout  = ( \inst|rd2[17]~179_combout  & ( !\inst17|alu_origin~1_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[17]~174_combout )) # (\inst|rd2[17]~178_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( 
// !\inst|rd2[17]~179_combout  & ( !\inst17|alu_origin~1_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[17]~174_combout )) # (\inst|rd2[17]~178_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[12]~1_combout ),
	.datac(!\inst|rd2[17]~174_combout ),
	.datad(!\inst|rd2[17]~178_combout ),
	.datae(!\inst|rd2[17]~179_combout ),
	.dataf(!\inst17|alu_origin~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[17]~12 .extended_lut = "off";
defparam \inst3|o[17]~12 .lut_mask = 64'h05FF37FF00000000;
defparam \inst3|o[17]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~26 (
// Equation(s):
// \inst2|LessThan0~26_combout  = !\inst|rd1[17]~199_combout  $ (((!\inst3|o[17]~11_combout  & !\inst3|o[17]~12_combout )))

	.dataa(!\inst|rd1[17]~199_combout ),
	.datab(!\inst3|o[17]~11_combout ),
	.datac(!\inst3|o[17]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~26 .extended_lut = "off";
defparam \inst2|LessThan0~26 .lut_mask = 64'h6A6A6A6A6A6A6A6A;
defparam \inst2|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector14~0 (
// Equation(s):
// \inst4|Selector14~0_combout  = ( \inst4|Selector11~4_combout  & ( (\inst4|Selector11~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [16] & \inst4|Selector17~1_combout )) # (\inst4|Selector11~1_combout ))) ) ) # ( 
// !\inst4|Selector11~4_combout  )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\inst4|Selector17~1_combout ),
	.datac(!\inst4|Selector11~1_combout ),
	.datad(!\inst4|Selector11~2_combout ),
	.datae(!\inst4|Selector11~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector14~0 .extended_lut = "off";
defparam \inst4|Selector14~0 .lut_mask = 64'hFFFF001FFFFF001F;
defparam \inst4|Selector14~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][16] .is_wysiwyg = "true";
defparam \inst|regs[20][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][16] .is_wysiwyg = "true";
defparam \inst|regs[24][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][16] .is_wysiwyg = "true";
defparam \inst|regs[28][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[16]~180 (
// Equation(s):
// \inst|rd2[16]~180_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][16]~q  ) ) )

	.dataa(!\inst|regs[16][16]~q ),
	.datab(!\inst|regs[20][16]~q ),
	.datac(!\inst|regs[24][16]~q ),
	.datad(!\inst|regs[28][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[16]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[16]~180 .extended_lut = "off";
defparam \inst|rd2[16]~180 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[16]~180 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][16] .is_wysiwyg = "true";
defparam \inst|regs[17][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][16] .is_wysiwyg = "true";
defparam \inst|regs[21][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][16] .is_wysiwyg = "true";
defparam \inst|regs[25][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][16] .is_wysiwyg = "true";
defparam \inst|regs[29][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[16]~181 (
// Equation(s):
// \inst|rd2[16]~181_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][16]~q  ) ) )

	.dataa(!\inst|regs[17][16]~q ),
	.datab(!\inst|regs[21][16]~q ),
	.datac(!\inst|regs[25][16]~q ),
	.datad(!\inst|regs[29][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[16]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[16]~181 .extended_lut = "off";
defparam \inst|rd2[16]~181 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[16]~181 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][16] .is_wysiwyg = "true";
defparam \inst|regs[18][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][16] .is_wysiwyg = "true";
defparam \inst|regs[22][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][16] .is_wysiwyg = "true";
defparam \inst|regs[26][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][16] .is_wysiwyg = "true";
defparam \inst|regs[30][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[16]~182 (
// Equation(s):
// \inst|rd2[16]~182_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][16]~q  ) ) )

	.dataa(!\inst|regs[18][16]~q ),
	.datab(!\inst|regs[22][16]~q ),
	.datac(!\inst|regs[26][16]~q ),
	.datad(!\inst|regs[30][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[16]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[16]~182 .extended_lut = "off";
defparam \inst|rd2[16]~182 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[16]~182 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][16] .is_wysiwyg = "true";
defparam \inst|regs[19][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][16] .is_wysiwyg = "true";
defparam \inst|regs[23][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][16] .is_wysiwyg = "true";
defparam \inst|regs[27][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][16] .is_wysiwyg = "true";
defparam \inst|regs[31][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[16]~183 (
// Equation(s):
// \inst|rd2[16]~183_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][16]~q  ) ) )

	.dataa(!\inst|regs[19][16]~q ),
	.datab(!\inst|regs[23][16]~q ),
	.datac(!\inst|regs[27][16]~q ),
	.datad(!\inst|regs[31][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[16]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[16]~183 .extended_lut = "off";
defparam \inst|rd2[16]~183 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[16]~183 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[16]~184 (
// Equation(s):
// \inst|rd2[16]~184_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[16]~183_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[16]~182_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[16]~181_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[16]~180_combout  ) ) )

	.dataa(!\inst|rd2[16]~180_combout ),
	.datab(!\inst|rd2[16]~181_combout ),
	.datac(!\inst|rd2[16]~182_combout ),
	.datad(!\inst|rd2[16]~183_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[16]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[16]~184 .extended_lut = "off";
defparam \inst|rd2[16]~184 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[16]~184 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][16] .is_wysiwyg = "true";
defparam \inst|regs[12][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][16] .is_wysiwyg = "true";
defparam \inst|regs[13][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][16] .is_wysiwyg = "true";
defparam \inst|regs[14][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][16] .is_wysiwyg = "true";
defparam \inst|regs[15][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[16]~185 (
// Equation(s):
// \inst|rd2[16]~185_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][16]~q  ) ) )

	.dataa(!\inst|regs[12][16]~q ),
	.datab(!\inst|regs[13][16]~q ),
	.datac(!\inst|regs[14][16]~q ),
	.datad(!\inst|regs[15][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[16]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[16]~185 .extended_lut = "off";
defparam \inst|rd2[16]~185 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[16]~185 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][16] .is_wysiwyg = "true";
defparam \inst|regs[4][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][16] .is_wysiwyg = "true";
defparam \inst|regs[5][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][16] .is_wysiwyg = "true";
defparam \inst|regs[6][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][16] .is_wysiwyg = "true";
defparam \inst|regs[7][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[16]~186 (
// Equation(s):
// \inst|rd2[16]~186_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][16]~q  ) ) )

	.dataa(!\inst|regs[4][16]~q ),
	.datab(!\inst|regs[5][16]~q ),
	.datac(!\inst|regs[6][16]~q ),
	.datad(!\inst|regs[7][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[16]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[16]~186 .extended_lut = "off";
defparam \inst|rd2[16]~186 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[16]~186 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][16] .is_wysiwyg = "true";
defparam \inst|regs[1][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|regs[2][16]~1 (
// Equation(s):
// \inst|regs[2][16]~1_combout  = !\inst15|o[16]~16_combout 

	.dataa(!\inst15|o[16]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|regs[2][16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|regs[2][16]~1 .extended_lut = "off";
defparam \inst|regs[2][16]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst|regs[2][16]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[2][16] (
	.clk(\clk~input_o ),
	.d(\inst|regs[2][16]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][16] .is_wysiwyg = "true";
defparam \inst|regs[2][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][16] .is_wysiwyg = "true";
defparam \inst|regs[3][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[16]~187 (
// Equation(s):
// \inst|rd2[16]~187_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( !\inst|regs[2][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][16]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][16]~q ),
	.datac(!\inst|regs[2][16]~q ),
	.datad(!\inst|regs[3][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[16]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[16]~187 .extended_lut = "off";
defparam \inst|rd2[16]~187 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd2[16]~187 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[16]~188 (
// Equation(s):
// \inst|rd2[16]~188_combout  = ( \inst|rd2[16]~187_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # ((\inst|rd2[16]~186_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[16]~185_combout )))) ) ) # ( !\inst|rd2[16]~187_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// ((\inst|rd2[16]~186_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[16]~185_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[16]~185_combout ),
	.datad(!\inst|rd2[16]~186_combout ),
	.datae(!\inst|rd2[16]~187_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[16]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[16]~188 .extended_lut = "off";
defparam \inst|rd2[16]~188 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd2[16]~188 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][16] .is_wysiwyg = "true";
defparam \inst|regs[8][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][16] .is_wysiwyg = "true";
defparam \inst|regs[9][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][16] .is_wysiwyg = "true";
defparam \inst|regs[10][16] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][16] .is_wysiwyg = "true";
defparam \inst|regs[11][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[16]~189 (
// Equation(s):
// \inst|rd2[16]~189_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][16]~q  ) ) )

	.dataa(!\inst|regs[8][16]~q ),
	.datab(!\inst|regs[9][16]~q ),
	.datac(!\inst|regs[10][16]~q ),
	.datad(!\inst|regs[11][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[16]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[16]~189 .extended_lut = "off";
defparam \inst|rd2[16]~189 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[16]~189 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[16]~190 (
// Equation(s):
// \inst|rd2[16]~190_combout  = ( \inst|rd2[16]~188_combout  & ( \inst|rd2[16]~189_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[16]~184_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[16]~188_combout  & ( \inst|rd2[16]~189_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[16]~184_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( \inst|rd2[16]~188_combout  & ( !\inst|rd2[16]~189_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[16]~184_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( !\inst|rd2[16]~188_combout  & ( !\inst|rd2[16]~189_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[16]~184_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[16]~184_combout ),
	.datae(!\inst|rd2[16]~188_combout ),
	.dataf(!\inst|rd2[16]~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[16]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[16]~190 .extended_lut = "off";
defparam \inst|rd2[16]~190 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd2[16]~190 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[16]~190_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[16]~16 (
// Equation(s):
// \inst15|o[16]~16_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector14~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [16])))

	.dataa(!\inst4|Selector14~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[16]~16 .extended_lut = "off";
defparam \inst15|o[16]~16 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[16]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][16] (
	.clk(\clk~input_o ),
	.d(\inst15|o[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][16] .is_wysiwyg = "true";
defparam \inst|regs[16][16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[16]~200 (
// Equation(s):
// \inst|rd1[16]~200_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][16]~q  ) ) )

	.dataa(!\inst|regs[16][16]~q ),
	.datab(!\inst|regs[20][16]~q ),
	.datac(!\inst|regs[24][16]~q ),
	.datad(!\inst|regs[28][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[16]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[16]~200 .extended_lut = "off";
defparam \inst|rd1[16]~200 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[16]~200 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[16]~201 (
// Equation(s):
// \inst|rd1[16]~201_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][16]~q  ) ) )

	.dataa(!\inst|regs[17][16]~q ),
	.datab(!\inst|regs[21][16]~q ),
	.datac(!\inst|regs[25][16]~q ),
	.datad(!\inst|regs[29][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[16]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[16]~201 .extended_lut = "off";
defparam \inst|rd1[16]~201 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[16]~201 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[16]~202 (
// Equation(s):
// \inst|rd1[16]~202_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][16]~q  ) ) )

	.dataa(!\inst|regs[18][16]~q ),
	.datab(!\inst|regs[22][16]~q ),
	.datac(!\inst|regs[26][16]~q ),
	.datad(!\inst|regs[30][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[16]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[16]~202 .extended_lut = "off";
defparam \inst|rd1[16]~202 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[16]~202 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[16]~203 (
// Equation(s):
// \inst|rd1[16]~203_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][16]~q  ) ) )

	.dataa(!\inst|regs[19][16]~q ),
	.datab(!\inst|regs[23][16]~q ),
	.datac(!\inst|regs[27][16]~q ),
	.datad(!\inst|regs[31][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[16]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[16]~203 .extended_lut = "off";
defparam \inst|rd1[16]~203 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[16]~203 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[16]~204 (
// Equation(s):
// \inst|rd1[16]~204_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[16]~203_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[16]~202_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[16]~201_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[16]~200_combout  ) ) )

	.dataa(!\inst|rd1[16]~200_combout ),
	.datab(!\inst|rd1[16]~201_combout ),
	.datac(!\inst|rd1[16]~202_combout ),
	.datad(!\inst|rd1[16]~203_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[16]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[16]~204 .extended_lut = "off";
defparam \inst|rd1[16]~204 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[16]~204 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[16]~205 (
// Equation(s):
// \inst|rd1[16]~205_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][16]~q  ) ) )

	.dataa(!\inst|regs[12][16]~q ),
	.datab(!\inst|regs[13][16]~q ),
	.datac(!\inst|regs[14][16]~q ),
	.datad(!\inst|regs[15][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[16]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[16]~205 .extended_lut = "off";
defparam \inst|rd1[16]~205 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[16]~205 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[16]~206 (
// Equation(s):
// \inst|rd1[16]~206_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][16]~q  ) ) )

	.dataa(!\inst|regs[4][16]~q ),
	.datab(!\inst|regs[5][16]~q ),
	.datac(!\inst|regs[6][16]~q ),
	.datad(!\inst|regs[7][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[16]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[16]~206 .extended_lut = "off";
defparam \inst|rd1[16]~206 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[16]~206 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[16]~207 (
// Equation(s):
// \inst|rd1[16]~207_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( !\inst|regs[2][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][16]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][16]~q ),
	.datac(!\inst|regs[2][16]~q ),
	.datad(!\inst|regs[3][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[16]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[16]~207 .extended_lut = "off";
defparam \inst|rd1[16]~207 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd1[16]~207 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[16]~208 (
// Equation(s):
// \inst|rd1[16]~208_combout  = ( \inst|rd1[16]~207_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[16]~206_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[16]~205_combout )))) ) ) # ( !\inst|rd1[16]~207_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[16]~206_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[16]~205_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[16]~205_combout ),
	.datad(!\inst|rd1[16]~206_combout ),
	.datae(!\inst|rd1[16]~207_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[16]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[16]~208 .extended_lut = "off";
defparam \inst|rd1[16]~208 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[16]~208 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[16]~209 (
// Equation(s):
// \inst|rd1[16]~209_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][16]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][16]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][16]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][16]~q  ) ) )

	.dataa(!\inst|regs[8][16]~q ),
	.datab(!\inst|regs[9][16]~q ),
	.datac(!\inst|regs[10][16]~q ),
	.datad(!\inst|regs[11][16]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[16]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[16]~209 .extended_lut = "off";
defparam \inst|rd1[16]~209 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[16]~209 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[16]~210 (
// Equation(s):
// \inst|rd1[16]~210_combout  = ( \inst|rd1[16]~208_combout  & ( \inst|rd1[16]~209_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[16]~204_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[16]~208_combout  & ( \inst|rd1[16]~209_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[16]~204_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[16]~208_combout  & ( !\inst|rd1[16]~209_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[16]~204_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[16]~208_combout  & ( !\inst|rd1[16]~209_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[16]~204_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[16]~204_combout ),
	.datae(!\inst|rd1[16]~208_combout ),
	.dataf(!\inst|rd1[16]~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[16]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[16]~210 .extended_lut = "off";
defparam \inst|rd1[16]~210 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[16]~210 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~27 (
// Equation(s):
// \inst2|LessThan0~27_combout  = !\inst|rd1[16]~210_combout  $ (((!\inst17|alu_origin~1_combout  & ((!\inst|rd2[16]~190_combout ))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector14~0_combout ))))

	.dataa(!\inst4|Selector14~0_combout ),
	.datab(!\inst|rd1[16]~210_combout ),
	.datac(!\inst|rd2[16]~190_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~27 .extended_lut = "off";
defparam \inst2|LessThan0~27 .lut_mask = 64'h3C663C663C663C66;
defparam \inst2|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector15~0 (
// Equation(s):
// \inst4|Selector15~0_combout  = ( \inst4|Selector11~4_combout  & ( (\inst4|Selector11~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [15] & \inst4|Selector17~1_combout )) # (\inst4|Selector11~1_combout ))) ) ) # ( 
// !\inst4|Selector11~4_combout  )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst4|Selector17~1_combout ),
	.datac(!\inst4|Selector11~1_combout ),
	.datad(!\inst4|Selector11~2_combout ),
	.datae(!\inst4|Selector11~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector15~0 .extended_lut = "off";
defparam \inst4|Selector15~0 .lut_mask = 64'hFFFF001FFFFF001F;
defparam \inst4|Selector15~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][15] .is_wysiwyg = "true";
defparam \inst|regs[20][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][15] .is_wysiwyg = "true";
defparam \inst|regs[24][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][15] .is_wysiwyg = "true";
defparam \inst|regs[28][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[15]~191 (
// Equation(s):
// \inst|rd2[15]~191_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][15]~q  ) ) )

	.dataa(!\inst|regs[16][15]~q ),
	.datab(!\inst|regs[20][15]~q ),
	.datac(!\inst|regs[24][15]~q ),
	.datad(!\inst|regs[28][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[15]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[15]~191 .extended_lut = "off";
defparam \inst|rd2[15]~191 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[15]~191 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][15] .is_wysiwyg = "true";
defparam \inst|regs[17][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][15] .is_wysiwyg = "true";
defparam \inst|regs[21][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][15] .is_wysiwyg = "true";
defparam \inst|regs[25][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][15] .is_wysiwyg = "true";
defparam \inst|regs[29][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[15]~192 (
// Equation(s):
// \inst|rd2[15]~192_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][15]~q  ) ) )

	.dataa(!\inst|regs[17][15]~q ),
	.datab(!\inst|regs[21][15]~q ),
	.datac(!\inst|regs[25][15]~q ),
	.datad(!\inst|regs[29][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[15]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[15]~192 .extended_lut = "off";
defparam \inst|rd2[15]~192 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[15]~192 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][15] .is_wysiwyg = "true";
defparam \inst|regs[18][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][15] .is_wysiwyg = "true";
defparam \inst|regs[22][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][15] .is_wysiwyg = "true";
defparam \inst|regs[26][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][15] .is_wysiwyg = "true";
defparam \inst|regs[30][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[15]~193 (
// Equation(s):
// \inst|rd2[15]~193_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][15]~q  ) ) )

	.dataa(!\inst|regs[18][15]~q ),
	.datab(!\inst|regs[22][15]~q ),
	.datac(!\inst|regs[26][15]~q ),
	.datad(!\inst|regs[30][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[15]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[15]~193 .extended_lut = "off";
defparam \inst|rd2[15]~193 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[15]~193 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][15] .is_wysiwyg = "true";
defparam \inst|regs[19][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][15] .is_wysiwyg = "true";
defparam \inst|regs[23][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][15] .is_wysiwyg = "true";
defparam \inst|regs[27][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][15] .is_wysiwyg = "true";
defparam \inst|regs[31][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[15]~194 (
// Equation(s):
// \inst|rd2[15]~194_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][15]~q  ) ) )

	.dataa(!\inst|regs[19][15]~q ),
	.datab(!\inst|regs[23][15]~q ),
	.datac(!\inst|regs[27][15]~q ),
	.datad(!\inst|regs[31][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[15]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[15]~194 .extended_lut = "off";
defparam \inst|rd2[15]~194 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[15]~194 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[15]~195 (
// Equation(s):
// \inst|rd2[15]~195_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[15]~194_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[15]~193_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[15]~192_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[15]~191_combout  ) ) )

	.dataa(!\inst|rd2[15]~191_combout ),
	.datab(!\inst|rd2[15]~192_combout ),
	.datac(!\inst|rd2[15]~193_combout ),
	.datad(!\inst|rd2[15]~194_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[15]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[15]~195 .extended_lut = "off";
defparam \inst|rd2[15]~195 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[15]~195 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][15] .is_wysiwyg = "true";
defparam \inst|regs[12][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][15] .is_wysiwyg = "true";
defparam \inst|regs[13][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][15] .is_wysiwyg = "true";
defparam \inst|regs[14][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][15] .is_wysiwyg = "true";
defparam \inst|regs[15][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[15]~196 (
// Equation(s):
// \inst|rd2[15]~196_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][15]~q  ) ) )

	.dataa(!\inst|regs[12][15]~q ),
	.datab(!\inst|regs[13][15]~q ),
	.datac(!\inst|regs[14][15]~q ),
	.datad(!\inst|regs[15][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[15]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[15]~196 .extended_lut = "off";
defparam \inst|rd2[15]~196 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[15]~196 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][15] .is_wysiwyg = "true";
defparam \inst|regs[4][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][15] .is_wysiwyg = "true";
defparam \inst|regs[5][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][15] .is_wysiwyg = "true";
defparam \inst|regs[6][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][15] .is_wysiwyg = "true";
defparam \inst|regs[7][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[15]~197 (
// Equation(s):
// \inst|rd2[15]~197_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][15]~q  ) ) )

	.dataa(!\inst|regs[4][15]~q ),
	.datab(!\inst|regs[5][15]~q ),
	.datac(!\inst|regs[6][15]~q ),
	.datad(!\inst|regs[7][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[15]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[15]~197 .extended_lut = "off";
defparam \inst|rd2[15]~197 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[15]~197 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][15] .is_wysiwyg = "true";
defparam \inst|regs[1][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][15] .is_wysiwyg = "true";
defparam \inst|regs[2][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][15] .is_wysiwyg = "true";
defparam \inst|regs[3][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[15]~198 (
// Equation(s):
// \inst|rd2[15]~198_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][15]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][15]~q ),
	.datac(!\inst|regs[2][15]~q ),
	.datad(!\inst|regs[3][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[15]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[15]~198 .extended_lut = "off";
defparam \inst|rd2[15]~198 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[15]~198 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[15]~199 (
// Equation(s):
// \inst|rd2[15]~199_combout  = ( \inst|rd2[15]~198_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # ((\inst|rd2[15]~197_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[15]~196_combout )))) ) ) # ( !\inst|rd2[15]~198_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// ((\inst|rd2[15]~197_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[15]~196_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[15]~196_combout ),
	.datad(!\inst|rd2[15]~197_combout ),
	.datae(!\inst|rd2[15]~198_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[15]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[15]~199 .extended_lut = "off";
defparam \inst|rd2[15]~199 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd2[15]~199 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][15] .is_wysiwyg = "true";
defparam \inst|regs[8][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][15] .is_wysiwyg = "true";
defparam \inst|regs[9][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][15] .is_wysiwyg = "true";
defparam \inst|regs[10][15] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][15] .is_wysiwyg = "true";
defparam \inst|regs[11][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[15]~200 (
// Equation(s):
// \inst|rd2[15]~200_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][15]~q  ) ) )

	.dataa(!\inst|regs[8][15]~q ),
	.datab(!\inst|regs[9][15]~q ),
	.datac(!\inst|regs[10][15]~q ),
	.datad(!\inst|regs[11][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[15]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[15]~200 .extended_lut = "off";
defparam \inst|rd2[15]~200 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[15]~200 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[15]~201 (
// Equation(s):
// \inst|rd2[15]~201_combout  = ( \inst|rd2[15]~199_combout  & ( \inst|rd2[15]~200_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[15]~195_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[15]~199_combout  & ( \inst|rd2[15]~200_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[15]~195_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( \inst|rd2[15]~199_combout  & ( !\inst|rd2[15]~200_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[15]~195_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( !\inst|rd2[15]~199_combout  & ( !\inst|rd2[15]~200_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[15]~195_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[15]~195_combout ),
	.datae(!\inst|rd2[15]~199_combout ),
	.dataf(!\inst|rd2[15]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[15]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[15]~201 .extended_lut = "off";
defparam \inst|rd2[15]~201 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd2[15]~201 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[15]~201_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[15]~17 (
// Equation(s):
// \inst15|o[15]~17_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector15~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [15])))

	.dataa(!\inst4|Selector15~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[15]~17 .extended_lut = "off";
defparam \inst15|o[15]~17 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[15]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][15] (
	.clk(\clk~input_o ),
	.d(\inst15|o[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][15] .is_wysiwyg = "true";
defparam \inst|regs[16][15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[15]~211 (
// Equation(s):
// \inst|rd1[15]~211_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][15]~q  ) ) )

	.dataa(!\inst|regs[16][15]~q ),
	.datab(!\inst|regs[20][15]~q ),
	.datac(!\inst|regs[24][15]~q ),
	.datad(!\inst|regs[28][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[15]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[15]~211 .extended_lut = "off";
defparam \inst|rd1[15]~211 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[15]~211 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[15]~212 (
// Equation(s):
// \inst|rd1[15]~212_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][15]~q  ) ) )

	.dataa(!\inst|regs[17][15]~q ),
	.datab(!\inst|regs[21][15]~q ),
	.datac(!\inst|regs[25][15]~q ),
	.datad(!\inst|regs[29][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[15]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[15]~212 .extended_lut = "off";
defparam \inst|rd1[15]~212 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[15]~212 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[15]~213 (
// Equation(s):
// \inst|rd1[15]~213_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][15]~q  ) ) )

	.dataa(!\inst|regs[18][15]~q ),
	.datab(!\inst|regs[22][15]~q ),
	.datac(!\inst|regs[26][15]~q ),
	.datad(!\inst|regs[30][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[15]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[15]~213 .extended_lut = "off";
defparam \inst|rd1[15]~213 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[15]~213 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[15]~214 (
// Equation(s):
// \inst|rd1[15]~214_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][15]~q  ) ) )

	.dataa(!\inst|regs[19][15]~q ),
	.datab(!\inst|regs[23][15]~q ),
	.datac(!\inst|regs[27][15]~q ),
	.datad(!\inst|regs[31][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[15]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[15]~214 .extended_lut = "off";
defparam \inst|rd1[15]~214 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[15]~214 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[15]~215 (
// Equation(s):
// \inst|rd1[15]~215_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[15]~214_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[15]~213_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[15]~212_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[15]~211_combout  ) ) )

	.dataa(!\inst|rd1[15]~211_combout ),
	.datab(!\inst|rd1[15]~212_combout ),
	.datac(!\inst|rd1[15]~213_combout ),
	.datad(!\inst|rd1[15]~214_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[15]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[15]~215 .extended_lut = "off";
defparam \inst|rd1[15]~215 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[15]~215 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[15]~216 (
// Equation(s):
// \inst|rd1[15]~216_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][15]~q  ) ) )

	.dataa(!\inst|regs[12][15]~q ),
	.datab(!\inst|regs[13][15]~q ),
	.datac(!\inst|regs[14][15]~q ),
	.datad(!\inst|regs[15][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[15]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[15]~216 .extended_lut = "off";
defparam \inst|rd1[15]~216 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[15]~216 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[15]~217 (
// Equation(s):
// \inst|rd1[15]~217_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][15]~q  ) ) )

	.dataa(!\inst|regs[4][15]~q ),
	.datab(!\inst|regs[5][15]~q ),
	.datac(!\inst|regs[6][15]~q ),
	.datad(!\inst|regs[7][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[15]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[15]~217 .extended_lut = "off";
defparam \inst|rd1[15]~217 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[15]~217 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[15]~218 (
// Equation(s):
// \inst|rd1[15]~218_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][15]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][15]~q ),
	.datac(!\inst|regs[2][15]~q ),
	.datad(!\inst|regs[3][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[15]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[15]~218 .extended_lut = "off";
defparam \inst|rd1[15]~218 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[15]~218 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[15]~219 (
// Equation(s):
// \inst|rd1[15]~219_combout  = ( \inst|rd1[15]~218_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[15]~217_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[15]~216_combout )))) ) ) # ( !\inst|rd1[15]~218_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[15]~217_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[15]~216_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[15]~216_combout ),
	.datad(!\inst|rd1[15]~217_combout ),
	.datae(!\inst|rd1[15]~218_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[15]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[15]~219 .extended_lut = "off";
defparam \inst|rd1[15]~219 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[15]~219 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[15]~220 (
// Equation(s):
// \inst|rd1[15]~220_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][15]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][15]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][15]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][15]~q  ) ) )

	.dataa(!\inst|regs[8][15]~q ),
	.datab(!\inst|regs[9][15]~q ),
	.datac(!\inst|regs[10][15]~q ),
	.datad(!\inst|regs[11][15]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[15]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[15]~220 .extended_lut = "off";
defparam \inst|rd1[15]~220 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[15]~220 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[15]~221 (
// Equation(s):
// \inst|rd1[15]~221_combout  = ( \inst|rd1[15]~219_combout  & ( \inst|rd1[15]~220_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[15]~215_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[15]~219_combout  & ( \inst|rd1[15]~220_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[15]~215_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[15]~219_combout  & ( !\inst|rd1[15]~220_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[15]~215_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[15]~219_combout  & ( !\inst|rd1[15]~220_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[15]~215_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[15]~215_combout ),
	.datae(!\inst|rd1[15]~219_combout ),
	.dataf(!\inst|rd1[15]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[15]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[15]~221 .extended_lut = "off";
defparam \inst|rd1[15]~221 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[15]~221 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~28 (
// Equation(s):
// \inst2|LessThan0~28_combout  = !\inst|rd1[15]~221_combout  $ (((!\inst17|alu_origin~1_combout  & ((!\inst|rd2[15]~201_combout ))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector15~0_combout ))))

	.dataa(!\inst4|Selector15~0_combout ),
	.datab(!\inst|rd1[15]~221_combout ),
	.datac(!\inst|rd2[15]~201_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~28 .extended_lut = "off";
defparam \inst2|LessThan0~28 .lut_mask = 64'h3C663C663C663C66;
defparam \inst2|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~29 (
// Equation(s):
// \inst2|LessThan0~29_combout  = (!\inst2|LessThan0~25_combout  & (!\inst2|LessThan0~26_combout  & (!\inst2|LessThan0~27_combout  & !\inst2|LessThan0~28_combout )))

	.dataa(!\inst2|LessThan0~25_combout ),
	.datab(!\inst2|LessThan0~26_combout ),
	.datac(!\inst2|LessThan0~27_combout ),
	.datad(!\inst2|LessThan0~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~29 .extended_lut = "off";
defparam \inst2|LessThan0~29 .lut_mask = 64'h8000800080008000;
defparam \inst2|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~30 (
// Equation(s):
// \inst2|LessThan0~30_combout  = (!\inst|rd1[15]~221_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[15]~201_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector15~0_combout ))))

	.dataa(!\inst4|Selector15~0_combout ),
	.datab(!\inst|rd1[15]~221_combout ),
	.datac(!\inst|rd2[15]~201_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~30 .extended_lut = "off";
defparam \inst2|LessThan0~30 .lut_mask = 64'h0C440C440C440C44;
defparam \inst2|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~31 (
// Equation(s):
// \inst2|LessThan0~31_combout  = (!\inst|rd1[16]~210_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[16]~190_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector14~0_combout ))))

	.dataa(!\inst4|Selector14~0_combout ),
	.datab(!\inst|rd1[16]~210_combout ),
	.datac(!\inst|rd2[16]~190_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~31 .extended_lut = "off";
defparam \inst2|LessThan0~31 .lut_mask = 64'h0C440C440C440C44;
defparam \inst2|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~32 (
// Equation(s):
// \inst2|LessThan0~32_combout  = ( \inst3|o[17]~11_combout  & ( \inst3|o[17]~12_combout  & ( (!\inst|rd1[18]~188_combout  & (\inst|rd1[17]~199_combout  & (!\inst3|o[18]~9_combout  & !\inst3|o[18]~10_combout ))) # (\inst|rd1[18]~188_combout  & 
// (((!\inst3|o[18]~9_combout  & !\inst3|o[18]~10_combout )) # (\inst|rd1[17]~199_combout ))) ) ) ) # ( !\inst3|o[17]~11_combout  & ( \inst3|o[17]~12_combout  & ( (!\inst|rd1[18]~188_combout  & (\inst|rd1[17]~199_combout  & (!\inst3|o[18]~9_combout  & 
// !\inst3|o[18]~10_combout ))) # (\inst|rd1[18]~188_combout  & (((!\inst3|o[18]~9_combout  & !\inst3|o[18]~10_combout )) # (\inst|rd1[17]~199_combout ))) ) ) ) # ( \inst3|o[17]~11_combout  & ( !\inst3|o[17]~12_combout  & ( (!\inst|rd1[18]~188_combout  & 
// (\inst|rd1[17]~199_combout  & (!\inst3|o[18]~9_combout  & !\inst3|o[18]~10_combout ))) # (\inst|rd1[18]~188_combout  & (((!\inst3|o[18]~9_combout  & !\inst3|o[18]~10_combout )) # (\inst|rd1[17]~199_combout ))) ) ) ) # ( !\inst3|o[17]~11_combout  & ( 
// !\inst3|o[17]~12_combout  & ( ((!\inst3|o[18]~9_combout  & !\inst3|o[18]~10_combout )) # (\inst|rd1[18]~188_combout ) ) ) )

	.dataa(!\inst|rd1[18]~188_combout ),
	.datab(!\inst|rd1[17]~199_combout ),
	.datac(!\inst3|o[18]~9_combout ),
	.datad(!\inst3|o[18]~10_combout ),
	.datae(!\inst3|o[17]~11_combout ),
	.dataf(!\inst3|o[17]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~32 .extended_lut = "off";
defparam \inst2|LessThan0~32 .lut_mask = 64'hF555711171117111;
defparam \inst2|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~33 (
// Equation(s):
// \inst2|LessThan0~33_combout  = ( \inst2|LessThan0~31_combout  & ( \inst2|LessThan0~32_combout  & ( (\inst2|LessThan0~26_combout ) # (\inst2|LessThan0~25_combout ) ) ) ) # ( !\inst2|LessThan0~31_combout  & ( \inst2|LessThan0~32_combout  & ( 
// (((!\inst2|LessThan0~30_combout ) # (\inst2|LessThan0~27_combout )) # (\inst2|LessThan0~26_combout )) # (\inst2|LessThan0~25_combout ) ) ) )

	.dataa(!\inst2|LessThan0~25_combout ),
	.datab(!\inst2|LessThan0~26_combout ),
	.datac(!\inst2|LessThan0~27_combout ),
	.datad(!\inst2|LessThan0~30_combout ),
	.datae(!\inst2|LessThan0~31_combout ),
	.dataf(!\inst2|LessThan0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~33 .extended_lut = "off";
defparam \inst2|LessThan0~33 .lut_mask = 64'h00000000FF7F7777;
defparam \inst2|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector1~1 (
// Equation(s):
// \inst4|Selector1~1_combout  = (\inst20|altsyncram_component|auto_generated|q_a [5] & \inst20|altsyncram_component|auto_generated|q_a [4])

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector1~1 .extended_lut = "off";
defparam \inst4|Selector1~1 .lut_mask = 64'h1111111111111111;
defparam \inst4|Selector1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector7~0 (
// Equation(s):
// \inst4|Selector7~0_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [2] & ( (\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst20|altsyncram_component|auto_generated|q_a [4]) # (\inst20|altsyncram_component|auto_generated|q_a 
// [3])) # (\inst20|altsyncram_component|auto_generated|q_a [6]))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [2] & ( \inst20|altsyncram_component|auto_generated|q_a [5] ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector7~0 .extended_lut = "off";
defparam \inst4|Selector7~0 .lut_mask = 64'h3333313333333133;
defparam \inst4|Selector7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector9~0 (
// Equation(s):
// \inst4|Selector9~0_combout  = ( \inst4|Selector24~1_combout  & ( \inst4|Selector7~0_combout  & ( !\inst4|Selector1~1_combout  ) ) ) # ( \inst4|Selector24~1_combout  & ( !\inst4|Selector7~0_combout  & ( (!\inst4|Selector1~1_combout  & 
// (((\inst4|Selector24~0_combout )))) # (\inst4|Selector1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst17|Decoder2~0_combout ))) ) ) ) # ( !\inst4|Selector24~1_combout  & ( !\inst4|Selector7~0_combout  & ( 
// (!\inst4|Selector1~1_combout  & (((\inst4|Selector24~0_combout )))) # (\inst4|Selector1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [21] & (\inst17|Decoder2~0_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\inst4|Selector1~1_combout ),
	.datac(!\inst17|Decoder2~0_combout ),
	.datad(!\inst4|Selector24~0_combout ),
	.datae(!\inst4|Selector24~1_combout ),
	.dataf(!\inst4|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector9~0 .extended_lut = "off";
defparam \inst4|Selector9~0 .lut_mask = 64'h01CD01CD0000CCCC;
defparam \inst4|Selector9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][21] .is_wysiwyg = "true";
defparam \inst|regs[20][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][21] .is_wysiwyg = "true";
defparam \inst|regs[24][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][21] .is_wysiwyg = "true";
defparam \inst|regs[28][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[21]~202 (
// Equation(s):
// \inst|rd2[21]~202_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][21]~q  ) ) )

	.dataa(!\inst|regs[16][21]~q ),
	.datab(!\inst|regs[20][21]~q ),
	.datac(!\inst|regs[24][21]~q ),
	.datad(!\inst|regs[28][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[21]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[21]~202 .extended_lut = "off";
defparam \inst|rd2[21]~202 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[21]~202 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][21] .is_wysiwyg = "true";
defparam \inst|regs[17][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][21] .is_wysiwyg = "true";
defparam \inst|regs[21][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][21] .is_wysiwyg = "true";
defparam \inst|regs[25][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][21] .is_wysiwyg = "true";
defparam \inst|regs[29][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[21]~203 (
// Equation(s):
// \inst|rd2[21]~203_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][21]~q  ) ) )

	.dataa(!\inst|regs[17][21]~q ),
	.datab(!\inst|regs[21][21]~q ),
	.datac(!\inst|regs[25][21]~q ),
	.datad(!\inst|regs[29][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[21]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[21]~203 .extended_lut = "off";
defparam \inst|rd2[21]~203 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[21]~203 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][21] .is_wysiwyg = "true";
defparam \inst|regs[18][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][21] .is_wysiwyg = "true";
defparam \inst|regs[22][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][21] .is_wysiwyg = "true";
defparam \inst|regs[26][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][21] .is_wysiwyg = "true";
defparam \inst|regs[30][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[21]~204 (
// Equation(s):
// \inst|rd2[21]~204_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][21]~q  ) ) )

	.dataa(!\inst|regs[18][21]~q ),
	.datab(!\inst|regs[22][21]~q ),
	.datac(!\inst|regs[26][21]~q ),
	.datad(!\inst|regs[30][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[21]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[21]~204 .extended_lut = "off";
defparam \inst|rd2[21]~204 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[21]~204 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][21] .is_wysiwyg = "true";
defparam \inst|regs[19][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][21] .is_wysiwyg = "true";
defparam \inst|regs[23][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][21] .is_wysiwyg = "true";
defparam \inst|regs[27][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][21] .is_wysiwyg = "true";
defparam \inst|regs[31][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[21]~205 (
// Equation(s):
// \inst|rd2[21]~205_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][21]~q  ) ) )

	.dataa(!\inst|regs[19][21]~q ),
	.datab(!\inst|regs[23][21]~q ),
	.datac(!\inst|regs[27][21]~q ),
	.datad(!\inst|regs[31][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[21]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[21]~205 .extended_lut = "off";
defparam \inst|rd2[21]~205 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[21]~205 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[21]~206 (
// Equation(s):
// \inst|rd2[21]~206_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[21]~205_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[21]~204_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[21]~203_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[21]~202_combout  ) ) )

	.dataa(!\inst|rd2[21]~202_combout ),
	.datab(!\inst|rd2[21]~203_combout ),
	.datac(!\inst|rd2[21]~204_combout ),
	.datad(!\inst|rd2[21]~205_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[21]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[21]~206 .extended_lut = "off";
defparam \inst|rd2[21]~206 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[21]~206 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][21] .is_wysiwyg = "true";
defparam \inst|regs[12][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][21] .is_wysiwyg = "true";
defparam \inst|regs[13][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][21] .is_wysiwyg = "true";
defparam \inst|regs[14][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][21] .is_wysiwyg = "true";
defparam \inst|regs[15][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[21]~207 (
// Equation(s):
// \inst|rd2[21]~207_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][21]~q  ) ) )

	.dataa(!\inst|regs[12][21]~q ),
	.datab(!\inst|regs[13][21]~q ),
	.datac(!\inst|regs[14][21]~q ),
	.datad(!\inst|regs[15][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[21]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[21]~207 .extended_lut = "off";
defparam \inst|rd2[21]~207 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[21]~207 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][21] .is_wysiwyg = "true";
defparam \inst|regs[4][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][21] .is_wysiwyg = "true";
defparam \inst|regs[5][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][21] .is_wysiwyg = "true";
defparam \inst|regs[6][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][21] .is_wysiwyg = "true";
defparam \inst|regs[7][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[21]~208 (
// Equation(s):
// \inst|rd2[21]~208_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][21]~q  ) ) )

	.dataa(!\inst|regs[4][21]~q ),
	.datab(!\inst|regs[5][21]~q ),
	.datac(!\inst|regs[6][21]~q ),
	.datad(!\inst|regs[7][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[21]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[21]~208 .extended_lut = "off";
defparam \inst|rd2[21]~208 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[21]~208 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][21] .is_wysiwyg = "true";
defparam \inst|regs[1][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][21] .is_wysiwyg = "true";
defparam \inst|regs[2][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][21] .is_wysiwyg = "true";
defparam \inst|regs[3][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[21]~209 (
// Equation(s):
// \inst|rd2[21]~209_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][21]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][21]~q ),
	.datac(!\inst|regs[2][21]~q ),
	.datad(!\inst|regs[3][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[21]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[21]~209 .extended_lut = "off";
defparam \inst|rd2[21]~209 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[21]~209 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[21]~210 (
// Equation(s):
// \inst|rd2[21]~210_combout  = ( \inst|rd2[21]~208_combout  & ( \inst|rd2[21]~209_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23]) # (\inst|rd2[21]~207_combout ))) ) ) ) # ( !\inst|rd2[21]~208_combout  & ( 
// \inst|rd2[21]~209_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22])) # (\inst20|altsyncram_component|auto_generated|q_a [23] & 
// ((\inst|rd2[21]~207_combout ))))) ) ) ) # ( \inst|rd2[21]~208_combout  & ( !\inst|rd2[21]~209_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & ((\inst|rd2[21]~207_combout ))))) ) ) ) # ( !\inst|rd2[21]~208_combout  & ( !\inst|rd2[21]~209_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst|rd2[9]~0_combout  & 
// \inst|rd2[21]~207_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[9]~0_combout ),
	.datad(!\inst|rd2[21]~207_combout ),
	.datae(!\inst|rd2[21]~208_combout ),
	.dataf(!\inst|rd2[21]~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[21]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[21]~210 .extended_lut = "off";
defparam \inst|rd2[21]~210 .lut_mask = 64'h00050207080D0A0F;
defparam \inst|rd2[21]~210 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[11][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][21] .is_wysiwyg = "true";
defparam \inst|regs[11][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][21] .is_wysiwyg = "true";
defparam \inst|regs[10][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][21] .is_wysiwyg = "true";
defparam \inst|regs[9][21] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[8][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][21] .is_wysiwyg = "true";
defparam \inst|regs[8][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[21]~363 (
// Equation(s):
// \inst|rd2[21]~363_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][21]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] 
// & ((\inst|regs[9][21]~q )))))) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[10][21]~q ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[11][21]~q ))))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\inst|regs[11][21]~q ),
	.datac(!\inst|regs[10][21]~q ),
	.datad(!\inst|regs[9][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\inst|rd2[12]~1_combout ),
	.datag(!\inst|regs[8][21]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[21]~363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[21]~363 .extended_lut = "on";
defparam \inst|rd2[21]~363 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|rd2[21]~363 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[21]~327 (
// Equation(s):
// \inst|rd2[21]~327_combout  = (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[21]~206_combout )) # (\inst|rd2[21]~363_combout )) # (\inst|rd2[21]~210_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[21]~206_combout ),
	.datac(!\inst|rd2[21]~210_combout ),
	.datad(!\inst|rd2[21]~363_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[21]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[21]~327 .extended_lut = "off";
defparam \inst|rd2[21]~327 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \inst|rd2[21]~327 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[21]~327_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[21]~11 (
// Equation(s):
// \inst15|o[21]~11_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector9~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [21])))

	.dataa(!\inst4|Selector9~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[21]~11 .extended_lut = "off";
defparam \inst15|o[21]~11 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[21]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][21] (
	.clk(\clk~input_o ),
	.d(\inst15|o[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][21] .is_wysiwyg = "true";
defparam \inst|regs[16][21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[21]~222 (
// Equation(s):
// \inst|rd1[21]~222_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][21]~q  ) ) )

	.dataa(!\inst|regs[16][21]~q ),
	.datab(!\inst|regs[20][21]~q ),
	.datac(!\inst|regs[24][21]~q ),
	.datad(!\inst|regs[28][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[21]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[21]~222 .extended_lut = "off";
defparam \inst|rd1[21]~222 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[21]~222 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[21]~223 (
// Equation(s):
// \inst|rd1[21]~223_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][21]~q  ) ) )

	.dataa(!\inst|regs[17][21]~q ),
	.datab(!\inst|regs[21][21]~q ),
	.datac(!\inst|regs[25][21]~q ),
	.datad(!\inst|regs[29][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[21]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[21]~223 .extended_lut = "off";
defparam \inst|rd1[21]~223 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[21]~223 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[21]~224 (
// Equation(s):
// \inst|rd1[21]~224_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][21]~q  ) ) )

	.dataa(!\inst|regs[18][21]~q ),
	.datab(!\inst|regs[22][21]~q ),
	.datac(!\inst|regs[26][21]~q ),
	.datad(!\inst|regs[30][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[21]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[21]~224 .extended_lut = "off";
defparam \inst|rd1[21]~224 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[21]~224 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[21]~225 (
// Equation(s):
// \inst|rd1[21]~225_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][21]~q  ) ) )

	.dataa(!\inst|regs[19][21]~q ),
	.datab(!\inst|regs[23][21]~q ),
	.datac(!\inst|regs[27][21]~q ),
	.datad(!\inst|regs[31][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[21]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[21]~225 .extended_lut = "off";
defparam \inst|rd1[21]~225 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[21]~225 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[21]~226 (
// Equation(s):
// \inst|rd1[21]~226_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[21]~225_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[21]~224_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[21]~223_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[21]~222_combout  ) ) )

	.dataa(!\inst|rd1[21]~222_combout ),
	.datab(!\inst|rd1[21]~223_combout ),
	.datac(!\inst|rd1[21]~224_combout ),
	.datad(!\inst|rd1[21]~225_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[21]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[21]~226 .extended_lut = "off";
defparam \inst|rd1[21]~226 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[21]~226 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[21]~227 (
// Equation(s):
// \inst|rd1[21]~227_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][21]~q  ) ) )

	.dataa(!\inst|regs[12][21]~q ),
	.datab(!\inst|regs[13][21]~q ),
	.datac(!\inst|regs[14][21]~q ),
	.datad(!\inst|regs[15][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[21]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[21]~227 .extended_lut = "off";
defparam \inst|rd1[21]~227 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[21]~227 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[21]~228 (
// Equation(s):
// \inst|rd1[21]~228_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][21]~q  ) ) )

	.dataa(!\inst|regs[4][21]~q ),
	.datab(!\inst|regs[5][21]~q ),
	.datac(!\inst|regs[6][21]~q ),
	.datad(!\inst|regs[7][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[21]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[21]~228 .extended_lut = "off";
defparam \inst|rd1[21]~228 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[21]~228 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[21]~229 (
// Equation(s):
// \inst|rd1[21]~229_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][21]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][21]~q ),
	.datac(!\inst|regs[2][21]~q ),
	.datad(!\inst|regs[3][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[21]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[21]~229 .extended_lut = "off";
defparam \inst|rd1[21]~229 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[21]~229 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[21]~230 (
// Equation(s):
// \inst|rd1[21]~230_combout  = ( \inst|rd1[21]~229_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[21]~228_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[21]~227_combout )))) ) ) # ( !\inst|rd1[21]~229_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[21]~228_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[21]~227_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[21]~227_combout ),
	.datad(!\inst|rd1[21]~228_combout ),
	.datae(!\inst|rd1[21]~229_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[21]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[21]~230 .extended_lut = "off";
defparam \inst|rd1[21]~230 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[21]~230 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[21]~231 (
// Equation(s):
// \inst|rd1[21]~231_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][21]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][21]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][21]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][21]~q  ) ) )

	.dataa(!\inst|regs[8][21]~q ),
	.datab(!\inst|regs[9][21]~q ),
	.datac(!\inst|regs[10][21]~q ),
	.datad(!\inst|regs[11][21]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[21]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[21]~231 .extended_lut = "off";
defparam \inst|rd1[21]~231 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[21]~231 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[21]~232 (
// Equation(s):
// \inst|rd1[21]~232_combout  = ( \inst|rd1[21]~230_combout  & ( \inst|rd1[21]~231_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[21]~226_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[21]~230_combout  & ( \inst|rd1[21]~231_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[21]~226_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[21]~230_combout  & ( !\inst|rd1[21]~231_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[21]~226_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[21]~230_combout  & ( !\inst|rd1[21]~231_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[21]~226_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[21]~226_combout ),
	.datae(!\inst|rd1[21]~230_combout ),
	.dataf(!\inst|rd1[21]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[21]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[21]~232 .extended_lut = "off";
defparam \inst|rd1[21]~232 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[21]~232 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector10~1 (
// Equation(s):
// \inst4|Selector10~1_combout  = ( \inst4|Selector24~0_combout  & ( \inst4|Selector24~1_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [5]) # ((!\inst20|altsyncram_component|auto_generated|q_a [4]) # 
// ((\inst20|altsyncram_component|auto_generated|q_a [20] & \inst4|Selector10~0_combout ))) ) ) ) # ( !\inst4|Selector24~0_combout  & ( \inst4|Selector24~1_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [5] & 
// ((!\inst20|altsyncram_component|auto_generated|q_a [4]) # ((\inst20|altsyncram_component|auto_generated|q_a [20] & \inst4|Selector10~0_combout )))) ) ) ) # ( \inst4|Selector24~0_combout  & ( !\inst4|Selector24~1_combout  & ( 
// (!\inst20|altsyncram_component|auto_generated|q_a [5]) # ((\inst20|altsyncram_component|auto_generated|q_a [20] & \inst4|Selector10~0_combout )) ) ) ) # ( !\inst4|Selector24~0_combout  & ( !\inst4|Selector24~1_combout  & ( 
// (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst20|altsyncram_component|auto_generated|q_a [5] & \inst4|Selector10~0_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst4|Selector10~0_combout ),
	.datae(!\inst4|Selector24~0_combout ),
	.dataf(!\inst4|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector10~1 .extended_lut = "off";
defparam \inst4|Selector10~1 .lut_mask = 64'h0011CCDD3031FCFD;
defparam \inst4|Selector10~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][20] .is_wysiwyg = "true";
defparam \inst|regs[20][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][20] .is_wysiwyg = "true";
defparam \inst|regs[24][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][20] .is_wysiwyg = "true";
defparam \inst|regs[28][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[20]~211 (
// Equation(s):
// \inst|rd2[20]~211_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][20]~q  ) ) )

	.dataa(!\inst|regs[16][20]~q ),
	.datab(!\inst|regs[20][20]~q ),
	.datac(!\inst|regs[24][20]~q ),
	.datad(!\inst|regs[28][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[20]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[20]~211 .extended_lut = "off";
defparam \inst|rd2[20]~211 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[20]~211 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][20] .is_wysiwyg = "true";
defparam \inst|regs[17][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][20] .is_wysiwyg = "true";
defparam \inst|regs[21][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][20] .is_wysiwyg = "true";
defparam \inst|regs[25][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][20] .is_wysiwyg = "true";
defparam \inst|regs[29][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[20]~212 (
// Equation(s):
// \inst|rd2[20]~212_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][20]~q  ) ) )

	.dataa(!\inst|regs[17][20]~q ),
	.datab(!\inst|regs[21][20]~q ),
	.datac(!\inst|regs[25][20]~q ),
	.datad(!\inst|regs[29][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[20]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[20]~212 .extended_lut = "off";
defparam \inst|rd2[20]~212 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[20]~212 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][20] .is_wysiwyg = "true";
defparam \inst|regs[18][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][20] .is_wysiwyg = "true";
defparam \inst|regs[22][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][20] .is_wysiwyg = "true";
defparam \inst|regs[26][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][20] .is_wysiwyg = "true";
defparam \inst|regs[30][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[20]~213 (
// Equation(s):
// \inst|rd2[20]~213_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][20]~q  ) ) )

	.dataa(!\inst|regs[18][20]~q ),
	.datab(!\inst|regs[22][20]~q ),
	.datac(!\inst|regs[26][20]~q ),
	.datad(!\inst|regs[30][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[20]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[20]~213 .extended_lut = "off";
defparam \inst|rd2[20]~213 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[20]~213 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][20] .is_wysiwyg = "true";
defparam \inst|regs[19][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][20] .is_wysiwyg = "true";
defparam \inst|regs[23][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][20] .is_wysiwyg = "true";
defparam \inst|regs[27][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][20] .is_wysiwyg = "true";
defparam \inst|regs[31][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[20]~214 (
// Equation(s):
// \inst|rd2[20]~214_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][20]~q  ) ) )

	.dataa(!\inst|regs[19][20]~q ),
	.datab(!\inst|regs[23][20]~q ),
	.datac(!\inst|regs[27][20]~q ),
	.datad(!\inst|regs[31][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[20]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[20]~214 .extended_lut = "off";
defparam \inst|rd2[20]~214 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[20]~214 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[20]~215 (
// Equation(s):
// \inst|rd2[20]~215_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[20]~214_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[20]~213_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[20]~212_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[20]~211_combout  ) ) )

	.dataa(!\inst|rd2[20]~211_combout ),
	.datab(!\inst|rd2[20]~212_combout ),
	.datac(!\inst|rd2[20]~213_combout ),
	.datad(!\inst|rd2[20]~214_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[20]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[20]~215 .extended_lut = "off";
defparam \inst|rd2[20]~215 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[20]~215 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][20] .is_wysiwyg = "true";
defparam \inst|regs[12][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][20] .is_wysiwyg = "true";
defparam \inst|regs[13][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][20] .is_wysiwyg = "true";
defparam \inst|regs[14][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][20] .is_wysiwyg = "true";
defparam \inst|regs[15][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[20]~216 (
// Equation(s):
// \inst|rd2[20]~216_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][20]~q  ) ) )

	.dataa(!\inst|regs[12][20]~q ),
	.datab(!\inst|regs[13][20]~q ),
	.datac(!\inst|regs[14][20]~q ),
	.datad(!\inst|regs[15][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[20]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[20]~216 .extended_lut = "off";
defparam \inst|rd2[20]~216 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[20]~216 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][20] .is_wysiwyg = "true";
defparam \inst|regs[4][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][20] .is_wysiwyg = "true";
defparam \inst|regs[5][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][20] .is_wysiwyg = "true";
defparam \inst|regs[6][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][20] .is_wysiwyg = "true";
defparam \inst|regs[7][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[20]~217 (
// Equation(s):
// \inst|rd2[20]~217_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][20]~q  ) ) )

	.dataa(!\inst|regs[4][20]~q ),
	.datab(!\inst|regs[5][20]~q ),
	.datac(!\inst|regs[6][20]~q ),
	.datad(!\inst|regs[7][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[20]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[20]~217 .extended_lut = "off";
defparam \inst|rd2[20]~217 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[20]~217 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][20] .is_wysiwyg = "true";
defparam \inst|regs[1][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][20] .is_wysiwyg = "true";
defparam \inst|regs[2][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][20] .is_wysiwyg = "true";
defparam \inst|regs[3][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[20]~218 (
// Equation(s):
// \inst|rd2[20]~218_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][20]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][20]~q ),
	.datac(!\inst|regs[2][20]~q ),
	.datad(!\inst|regs[3][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[20]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[20]~218 .extended_lut = "off";
defparam \inst|rd2[20]~218 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[20]~218 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[20]~219 (
// Equation(s):
// \inst|rd2[20]~219_combout  = ( \inst|rd2[20]~217_combout  & ( \inst|rd2[20]~218_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23]) # (\inst|rd2[20]~216_combout ))) ) ) ) # ( !\inst|rd2[20]~217_combout  & ( 
// \inst|rd2[20]~218_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22])) # (\inst20|altsyncram_component|auto_generated|q_a [23] & 
// ((\inst|rd2[20]~216_combout ))))) ) ) ) # ( \inst|rd2[20]~217_combout  & ( !\inst|rd2[20]~218_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & ((\inst|rd2[20]~216_combout ))))) ) ) ) # ( !\inst|rd2[20]~217_combout  & ( !\inst|rd2[20]~218_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst|rd2[9]~0_combout  & 
// \inst|rd2[20]~216_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[9]~0_combout ),
	.datad(!\inst|rd2[20]~216_combout ),
	.datae(!\inst|rd2[20]~217_combout ),
	.dataf(!\inst|rd2[20]~218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[20]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[20]~219 .extended_lut = "off";
defparam \inst|rd2[20]~219 .lut_mask = 64'h00050207080D0A0F;
defparam \inst|rd2[20]~219 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[11][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][20] .is_wysiwyg = "true";
defparam \inst|regs[11][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][20] .is_wysiwyg = "true";
defparam \inst|regs[10][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][20] .is_wysiwyg = "true";
defparam \inst|regs[9][20] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[8][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][20] .is_wysiwyg = "true";
defparam \inst|regs[8][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[20]~359 (
// Equation(s):
// \inst|rd2[20]~359_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][20]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] 
// & ((\inst|regs[9][20]~q )))))) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[10][20]~q ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[11][20]~q ))))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\inst|regs[11][20]~q ),
	.datac(!\inst|regs[10][20]~q ),
	.datad(!\inst|regs[9][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\inst|rd2[12]~1_combout ),
	.datag(!\inst|regs[8][20]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[20]~359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[20]~359 .extended_lut = "on";
defparam \inst|rd2[20]~359 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|rd2[20]~359 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[20]~328 (
// Equation(s):
// \inst|rd2[20]~328_combout  = (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[20]~215_combout )) # (\inst|rd2[20]~359_combout )) # (\inst|rd2[20]~219_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[20]~215_combout ),
	.datac(!\inst|rd2[20]~219_combout ),
	.datad(!\inst|rd2[20]~359_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[20]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[20]~328 .extended_lut = "off";
defparam \inst|rd2[20]~328 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \inst|rd2[20]~328 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[20]~328_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[20]~12 (
// Equation(s):
// \inst15|o[20]~12_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector10~1_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [20])))

	.dataa(!\inst4|Selector10~1_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[20]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[20]~12 .extended_lut = "off";
defparam \inst15|o[20]~12 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[20]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][20] (
	.clk(\clk~input_o ),
	.d(\inst15|o[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][20] .is_wysiwyg = "true";
defparam \inst|regs[16][20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[20]~233 (
// Equation(s):
// \inst|rd1[20]~233_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][20]~q  ) ) )

	.dataa(!\inst|regs[16][20]~q ),
	.datab(!\inst|regs[20][20]~q ),
	.datac(!\inst|regs[24][20]~q ),
	.datad(!\inst|regs[28][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[20]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[20]~233 .extended_lut = "off";
defparam \inst|rd1[20]~233 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[20]~233 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[20]~234 (
// Equation(s):
// \inst|rd1[20]~234_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][20]~q  ) ) )

	.dataa(!\inst|regs[17][20]~q ),
	.datab(!\inst|regs[21][20]~q ),
	.datac(!\inst|regs[25][20]~q ),
	.datad(!\inst|regs[29][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[20]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[20]~234 .extended_lut = "off";
defparam \inst|rd1[20]~234 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[20]~234 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[20]~235 (
// Equation(s):
// \inst|rd1[20]~235_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][20]~q  ) ) )

	.dataa(!\inst|regs[18][20]~q ),
	.datab(!\inst|regs[22][20]~q ),
	.datac(!\inst|regs[26][20]~q ),
	.datad(!\inst|regs[30][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[20]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[20]~235 .extended_lut = "off";
defparam \inst|rd1[20]~235 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[20]~235 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[20]~236 (
// Equation(s):
// \inst|rd1[20]~236_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][20]~q  ) ) )

	.dataa(!\inst|regs[19][20]~q ),
	.datab(!\inst|regs[23][20]~q ),
	.datac(!\inst|regs[27][20]~q ),
	.datad(!\inst|regs[31][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[20]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[20]~236 .extended_lut = "off";
defparam \inst|rd1[20]~236 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[20]~236 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[20]~237 (
// Equation(s):
// \inst|rd1[20]~237_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[20]~236_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[20]~235_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[20]~234_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[20]~233_combout  ) ) )

	.dataa(!\inst|rd1[20]~233_combout ),
	.datab(!\inst|rd1[20]~234_combout ),
	.datac(!\inst|rd1[20]~235_combout ),
	.datad(!\inst|rd1[20]~236_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[20]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[20]~237 .extended_lut = "off";
defparam \inst|rd1[20]~237 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[20]~237 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[20]~238 (
// Equation(s):
// \inst|rd1[20]~238_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][20]~q  ) ) )

	.dataa(!\inst|regs[12][20]~q ),
	.datab(!\inst|regs[13][20]~q ),
	.datac(!\inst|regs[14][20]~q ),
	.datad(!\inst|regs[15][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[20]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[20]~238 .extended_lut = "off";
defparam \inst|rd1[20]~238 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[20]~238 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[20]~239 (
// Equation(s):
// \inst|rd1[20]~239_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][20]~q  ) ) )

	.dataa(!\inst|regs[4][20]~q ),
	.datab(!\inst|regs[5][20]~q ),
	.datac(!\inst|regs[6][20]~q ),
	.datad(!\inst|regs[7][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[20]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[20]~239 .extended_lut = "off";
defparam \inst|rd1[20]~239 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[20]~239 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[20]~240 (
// Equation(s):
// \inst|rd1[20]~240_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][20]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][20]~q ),
	.datac(!\inst|regs[2][20]~q ),
	.datad(!\inst|regs[3][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[20]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[20]~240 .extended_lut = "off";
defparam \inst|rd1[20]~240 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[20]~240 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[20]~241 (
// Equation(s):
// \inst|rd1[20]~241_combout  = ( \inst|rd1[20]~240_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[20]~239_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[20]~238_combout )))) ) ) # ( !\inst|rd1[20]~240_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[20]~239_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[20]~238_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[20]~238_combout ),
	.datad(!\inst|rd1[20]~239_combout ),
	.datae(!\inst|rd1[20]~240_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[20]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[20]~241 .extended_lut = "off";
defparam \inst|rd1[20]~241 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[20]~241 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[20]~242 (
// Equation(s):
// \inst|rd1[20]~242_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][20]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][20]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][20]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][20]~q  ) ) )

	.dataa(!\inst|regs[8][20]~q ),
	.datab(!\inst|regs[9][20]~q ),
	.datac(!\inst|regs[10][20]~q ),
	.datad(!\inst|regs[11][20]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[20]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[20]~242 .extended_lut = "off";
defparam \inst|rd1[20]~242 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[20]~242 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[20]~243 (
// Equation(s):
// \inst|rd1[20]~243_combout  = ( \inst|rd1[20]~241_combout  & ( \inst|rd1[20]~242_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[20]~237_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[20]~241_combout  & ( \inst|rd1[20]~242_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[20]~237_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[20]~241_combout  & ( !\inst|rd1[20]~242_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[20]~237_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[20]~241_combout  & ( !\inst|rd1[20]~242_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[20]~237_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[20]~237_combout ),
	.datae(!\inst|rd1[20]~241_combout ),
	.dataf(!\inst|rd1[20]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[20]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[20]~243 .extended_lut = "off";
defparam \inst|rd1[20]~243 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[20]~243 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector11~3 (
// Equation(s):
// \inst4|Selector11~3_combout  = ( \inst4|Selector11~4_combout  & ( (\inst4|Selector11~2_combout  & (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst4|Selector17~1_combout )) # (\inst4|Selector11~1_combout ))) ) ) # ( 
// !\inst4|Selector11~4_combout  )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst4|Selector17~1_combout ),
	.datac(!\inst4|Selector11~1_combout ),
	.datad(!\inst4|Selector11~2_combout ),
	.datae(!\inst4|Selector11~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector11~3 .extended_lut = "off";
defparam \inst4|Selector11~3 .lut_mask = 64'hFFFF001FFFFF001F;
defparam \inst4|Selector11~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][19] .is_wysiwyg = "true";
defparam \inst|regs[20][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][19] .is_wysiwyg = "true";
defparam \inst|regs[24][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][19] .is_wysiwyg = "true";
defparam \inst|regs[28][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[19]~220 (
// Equation(s):
// \inst|rd2[19]~220_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][19]~q  ) ) )

	.dataa(!\inst|regs[16][19]~q ),
	.datab(!\inst|regs[20][19]~q ),
	.datac(!\inst|regs[24][19]~q ),
	.datad(!\inst|regs[28][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[19]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[19]~220 .extended_lut = "off";
defparam \inst|rd2[19]~220 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[19]~220 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][19] .is_wysiwyg = "true";
defparam \inst|regs[17][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][19] .is_wysiwyg = "true";
defparam \inst|regs[21][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][19] .is_wysiwyg = "true";
defparam \inst|regs[25][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][19] .is_wysiwyg = "true";
defparam \inst|regs[29][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[19]~221 (
// Equation(s):
// \inst|rd2[19]~221_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][19]~q  ) ) )

	.dataa(!\inst|regs[17][19]~q ),
	.datab(!\inst|regs[21][19]~q ),
	.datac(!\inst|regs[25][19]~q ),
	.datad(!\inst|regs[29][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[19]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[19]~221 .extended_lut = "off";
defparam \inst|rd2[19]~221 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[19]~221 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][19] .is_wysiwyg = "true";
defparam \inst|regs[18][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][19] .is_wysiwyg = "true";
defparam \inst|regs[22][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][19] .is_wysiwyg = "true";
defparam \inst|regs[26][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][19] .is_wysiwyg = "true";
defparam \inst|regs[30][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[19]~222 (
// Equation(s):
// \inst|rd2[19]~222_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][19]~q  ) ) )

	.dataa(!\inst|regs[18][19]~q ),
	.datab(!\inst|regs[22][19]~q ),
	.datac(!\inst|regs[26][19]~q ),
	.datad(!\inst|regs[30][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[19]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[19]~222 .extended_lut = "off";
defparam \inst|rd2[19]~222 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[19]~222 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][19] .is_wysiwyg = "true";
defparam \inst|regs[19][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][19] .is_wysiwyg = "true";
defparam \inst|regs[23][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][19] .is_wysiwyg = "true";
defparam \inst|regs[27][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][19] .is_wysiwyg = "true";
defparam \inst|regs[31][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[19]~223 (
// Equation(s):
// \inst|rd2[19]~223_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][19]~q  ) ) )

	.dataa(!\inst|regs[19][19]~q ),
	.datab(!\inst|regs[23][19]~q ),
	.datac(!\inst|regs[27][19]~q ),
	.datad(!\inst|regs[31][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[19]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[19]~223 .extended_lut = "off";
defparam \inst|rd2[19]~223 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[19]~223 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[19]~224 (
// Equation(s):
// \inst|rd2[19]~224_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[19]~223_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[19]~222_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[19]~221_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[19]~220_combout  ) ) )

	.dataa(!\inst|rd2[19]~220_combout ),
	.datab(!\inst|rd2[19]~221_combout ),
	.datac(!\inst|rd2[19]~222_combout ),
	.datad(!\inst|rd2[19]~223_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[19]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[19]~224 .extended_lut = "off";
defparam \inst|rd2[19]~224 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[19]~224 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][19] .is_wysiwyg = "true";
defparam \inst|regs[12][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][19] .is_wysiwyg = "true";
defparam \inst|regs[13][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][19] .is_wysiwyg = "true";
defparam \inst|regs[14][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][19] .is_wysiwyg = "true";
defparam \inst|regs[15][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[19]~225 (
// Equation(s):
// \inst|rd2[19]~225_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][19]~q  ) ) )

	.dataa(!\inst|regs[12][19]~q ),
	.datab(!\inst|regs[13][19]~q ),
	.datac(!\inst|regs[14][19]~q ),
	.datad(!\inst|regs[15][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[19]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[19]~225 .extended_lut = "off";
defparam \inst|rd2[19]~225 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[19]~225 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][19] .is_wysiwyg = "true";
defparam \inst|regs[4][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][19] .is_wysiwyg = "true";
defparam \inst|regs[5][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][19] .is_wysiwyg = "true";
defparam \inst|regs[6][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][19] .is_wysiwyg = "true";
defparam \inst|regs[7][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[19]~226 (
// Equation(s):
// \inst|rd2[19]~226_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][19]~q  ) ) )

	.dataa(!\inst|regs[4][19]~q ),
	.datab(!\inst|regs[5][19]~q ),
	.datac(!\inst|regs[6][19]~q ),
	.datad(!\inst|regs[7][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[19]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[19]~226 .extended_lut = "off";
defparam \inst|rd2[19]~226 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[19]~226 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][19] .is_wysiwyg = "true";
defparam \inst|regs[1][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][19] .is_wysiwyg = "true";
defparam \inst|regs[2][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][19] .is_wysiwyg = "true";
defparam \inst|regs[3][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[19]~227 (
// Equation(s):
// \inst|rd2[19]~227_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][19]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][19]~q ),
	.datac(!\inst|regs[2][19]~q ),
	.datad(!\inst|regs[3][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[19]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[19]~227 .extended_lut = "off";
defparam \inst|rd2[19]~227 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[19]~227 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[19]~228 (
// Equation(s):
// \inst|rd2[19]~228_combout  = ( \inst|rd2[19]~226_combout  & ( \inst|rd2[19]~227_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23]) # (\inst|rd2[19]~225_combout ))) ) ) ) # ( !\inst|rd2[19]~226_combout  & ( 
// \inst|rd2[19]~227_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22])) # (\inst20|altsyncram_component|auto_generated|q_a [23] & 
// ((\inst|rd2[19]~225_combout ))))) ) ) ) # ( \inst|rd2[19]~226_combout  & ( !\inst|rd2[19]~227_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & ((\inst|rd2[19]~225_combout ))))) ) ) ) # ( !\inst|rd2[19]~226_combout  & ( !\inst|rd2[19]~227_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst|rd2[9]~0_combout  & 
// \inst|rd2[19]~225_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[9]~0_combout ),
	.datad(!\inst|rd2[19]~225_combout ),
	.datae(!\inst|rd2[19]~226_combout ),
	.dataf(!\inst|rd2[19]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[19]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[19]~228 .extended_lut = "off";
defparam \inst|rd2[19]~228 .lut_mask = 64'h00050207080D0A0F;
defparam \inst|rd2[19]~228 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[11][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][19] .is_wysiwyg = "true";
defparam \inst|regs[11][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][19] .is_wysiwyg = "true";
defparam \inst|regs[10][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][19] .is_wysiwyg = "true";
defparam \inst|regs[9][19] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[8][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][19] .is_wysiwyg = "true";
defparam \inst|regs[8][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[19]~355 (
// Equation(s):
// \inst|rd2[19]~355_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][19]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] 
// & ((\inst|regs[9][19]~q )))))) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[10][19]~q ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[11][19]~q ))))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\inst|regs[11][19]~q ),
	.datac(!\inst|regs[10][19]~q ),
	.datad(!\inst|regs[9][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\inst|rd2[12]~1_combout ),
	.datag(!\inst|regs[8][19]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[19]~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[19]~355 .extended_lut = "on";
defparam \inst|rd2[19]~355 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|rd2[19]~355 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[19]~329 (
// Equation(s):
// \inst|rd2[19]~329_combout  = (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[19]~224_combout )) # (\inst|rd2[19]~355_combout )) # (\inst|rd2[19]~228_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[19]~224_combout ),
	.datac(!\inst|rd2[19]~228_combout ),
	.datad(!\inst|rd2[19]~355_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[19]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[19]~329 .extended_lut = "off";
defparam \inst|rd2[19]~329 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \inst|rd2[19]~329 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[19]~329_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[19]~13 (
// Equation(s):
// \inst15|o[19]~13_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector11~3_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [19])))

	.dataa(!\inst4|Selector11~3_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[19]~13 .extended_lut = "off";
defparam \inst15|o[19]~13 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[19]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][19] (
	.clk(\clk~input_o ),
	.d(\inst15|o[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][19] .is_wysiwyg = "true";
defparam \inst|regs[16][19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[19]~244 (
// Equation(s):
// \inst|rd1[19]~244_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][19]~q  ) ) )

	.dataa(!\inst|regs[16][19]~q ),
	.datab(!\inst|regs[20][19]~q ),
	.datac(!\inst|regs[24][19]~q ),
	.datad(!\inst|regs[28][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[19]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[19]~244 .extended_lut = "off";
defparam \inst|rd1[19]~244 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[19]~244 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[19]~245 (
// Equation(s):
// \inst|rd1[19]~245_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][19]~q  ) ) )

	.dataa(!\inst|regs[17][19]~q ),
	.datab(!\inst|regs[21][19]~q ),
	.datac(!\inst|regs[25][19]~q ),
	.datad(!\inst|regs[29][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[19]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[19]~245 .extended_lut = "off";
defparam \inst|rd1[19]~245 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[19]~245 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[19]~246 (
// Equation(s):
// \inst|rd1[19]~246_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][19]~q  ) ) )

	.dataa(!\inst|regs[18][19]~q ),
	.datab(!\inst|regs[22][19]~q ),
	.datac(!\inst|regs[26][19]~q ),
	.datad(!\inst|regs[30][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[19]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[19]~246 .extended_lut = "off";
defparam \inst|rd1[19]~246 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[19]~246 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[19]~247 (
// Equation(s):
// \inst|rd1[19]~247_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][19]~q  ) ) )

	.dataa(!\inst|regs[19][19]~q ),
	.datab(!\inst|regs[23][19]~q ),
	.datac(!\inst|regs[27][19]~q ),
	.datad(!\inst|regs[31][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[19]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[19]~247 .extended_lut = "off";
defparam \inst|rd1[19]~247 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[19]~247 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[19]~248 (
// Equation(s):
// \inst|rd1[19]~248_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[19]~247_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[19]~246_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[19]~245_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[19]~244_combout  ) ) )

	.dataa(!\inst|rd1[19]~244_combout ),
	.datab(!\inst|rd1[19]~245_combout ),
	.datac(!\inst|rd1[19]~246_combout ),
	.datad(!\inst|rd1[19]~247_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[19]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[19]~248 .extended_lut = "off";
defparam \inst|rd1[19]~248 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[19]~248 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[19]~249 (
// Equation(s):
// \inst|rd1[19]~249_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][19]~q  ) ) )

	.dataa(!\inst|regs[12][19]~q ),
	.datab(!\inst|regs[13][19]~q ),
	.datac(!\inst|regs[14][19]~q ),
	.datad(!\inst|regs[15][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[19]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[19]~249 .extended_lut = "off";
defparam \inst|rd1[19]~249 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[19]~249 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[19]~250 (
// Equation(s):
// \inst|rd1[19]~250_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][19]~q  ) ) )

	.dataa(!\inst|regs[4][19]~q ),
	.datab(!\inst|regs[5][19]~q ),
	.datac(!\inst|regs[6][19]~q ),
	.datad(!\inst|regs[7][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[19]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[19]~250 .extended_lut = "off";
defparam \inst|rd1[19]~250 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[19]~250 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[19]~251 (
// Equation(s):
// \inst|rd1[19]~251_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][19]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][19]~q ),
	.datac(!\inst|regs[2][19]~q ),
	.datad(!\inst|regs[3][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[19]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[19]~251 .extended_lut = "off";
defparam \inst|rd1[19]~251 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[19]~251 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[19]~252 (
// Equation(s):
// \inst|rd1[19]~252_combout  = ( \inst|rd1[19]~251_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[19]~250_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[19]~249_combout )))) ) ) # ( !\inst|rd1[19]~251_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[19]~250_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[19]~249_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[19]~249_combout ),
	.datad(!\inst|rd1[19]~250_combout ),
	.datae(!\inst|rd1[19]~251_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[19]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[19]~252 .extended_lut = "off";
defparam \inst|rd1[19]~252 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[19]~252 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[19]~253 (
// Equation(s):
// \inst|rd1[19]~253_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][19]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][19]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][19]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][19]~q  ) ) )

	.dataa(!\inst|regs[8][19]~q ),
	.datab(!\inst|regs[9][19]~q ),
	.datac(!\inst|regs[10][19]~q ),
	.datad(!\inst|regs[11][19]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[19]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[19]~253 .extended_lut = "off";
defparam \inst|rd1[19]~253 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[19]~253 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[19]~254 (
// Equation(s):
// \inst|rd1[19]~254_combout  = ( \inst|rd1[19]~252_combout  & ( \inst|rd1[19]~253_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[19]~248_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[19]~252_combout  & ( \inst|rd1[19]~253_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[19]~248_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[19]~252_combout  & ( !\inst|rd1[19]~253_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[19]~248_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[19]~252_combout  & ( !\inst|rd1[19]~253_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[19]~248_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[19]~248_combout ),
	.datae(!\inst|rd1[19]~252_combout ),
	.dataf(!\inst|rd1[19]~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[19]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[19]~254 .extended_lut = "off";
defparam \inst|rd1[19]~254 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[19]~254 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[21]~13 (
// Equation(s):
// \inst3|o[21]~13_combout  = ( \inst|rd2[21]~363_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector9~0_combout  ) ) ) # ( !\inst|rd2[21]~363_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector9~0_combout  ) ) ) # ( 
// !\inst|rd2[21]~363_combout  & ( !\inst17|alu_origin~1_combout  & ( (!\inst|rd2[21]~210_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [24]) # (!\inst|rd2[21]~206_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst4|Selector9~0_combout ),
	.datac(!\inst|rd2[21]~206_combout ),
	.datad(!\inst|rd2[21]~210_combout ),
	.datae(!\inst|rd2[21]~363_combout ),
	.dataf(!\inst17|alu_origin~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[21]~13 .extended_lut = "off";
defparam \inst3|o[21]~13 .lut_mask = 64'hFA000000CCCCCCCC;
defparam \inst3|o[21]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[20]~14 (
// Equation(s):
// \inst3|o[20]~14_combout  = ( \inst|rd2[20]~359_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector10~1_combout  ) ) ) # ( !\inst|rd2[20]~359_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector10~1_combout  ) ) ) # ( 
// !\inst|rd2[20]~359_combout  & ( !\inst17|alu_origin~1_combout  & ( (!\inst|rd2[20]~219_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [24]) # (!\inst|rd2[20]~215_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst4|Selector10~1_combout ),
	.datac(!\inst|rd2[20]~215_combout ),
	.datad(!\inst|rd2[20]~219_combout ),
	.datae(!\inst|rd2[20]~359_combout ),
	.dataf(!\inst17|alu_origin~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[20]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[20]~14 .extended_lut = "off";
defparam \inst3|o[20]~14 .lut_mask = 64'hFA000000CCCCCCCC;
defparam \inst3|o[20]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[19]~15 (
// Equation(s):
// \inst3|o[19]~15_combout  = ( \inst|rd2[19]~355_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector11~3_combout  ) ) ) # ( !\inst|rd2[19]~355_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector11~3_combout  ) ) ) # ( 
// !\inst|rd2[19]~355_combout  & ( !\inst17|alu_origin~1_combout  & ( (!\inst|rd2[19]~228_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [24]) # (!\inst|rd2[19]~224_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst4|Selector11~3_combout ),
	.datac(!\inst|rd2[19]~224_combout ),
	.datad(!\inst|rd2[19]~228_combout ),
	.datae(!\inst|rd2[19]~355_combout ),
	.dataf(!\inst17|alu_origin~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[19]~15 .extended_lut = "off";
defparam \inst3|o[19]~15 .lut_mask = 64'hFA000000CCCCCCCC;
defparam \inst3|o[19]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~34 (
// Equation(s):
// \inst2|LessThan0~34_combout  = ( \inst3|o[20]~14_combout  & ( \inst3|o[19]~15_combout  & ( (!\inst|rd1[20]~243_combout  & (!\inst|rd1[19]~254_combout  & (!\inst|rd1[21]~232_combout  $ (!\inst3|o[21]~13_combout )))) ) ) ) # ( !\inst3|o[20]~14_combout  & ( 
// \inst3|o[19]~15_combout  & ( (\inst|rd1[20]~243_combout  & (!\inst|rd1[19]~254_combout  & (!\inst|rd1[21]~232_combout  $ (!\inst3|o[21]~13_combout )))) ) ) ) # ( \inst3|o[20]~14_combout  & ( !\inst3|o[19]~15_combout  & ( (!\inst|rd1[20]~243_combout  & 
// (\inst|rd1[19]~254_combout  & (!\inst|rd1[21]~232_combout  $ (!\inst3|o[21]~13_combout )))) ) ) ) # ( !\inst3|o[20]~14_combout  & ( !\inst3|o[19]~15_combout  & ( (\inst|rd1[20]~243_combout  & (\inst|rd1[19]~254_combout  & (!\inst|rd1[21]~232_combout  $ 
// (!\inst3|o[21]~13_combout )))) ) ) )

	.dataa(!\inst|rd1[21]~232_combout ),
	.datab(!\inst|rd1[20]~243_combout ),
	.datac(!\inst|rd1[19]~254_combout ),
	.datad(!\inst3|o[21]~13_combout ),
	.datae(!\inst3|o[20]~14_combout ),
	.dataf(!\inst3|o[19]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~34 .extended_lut = "off";
defparam \inst2|LessThan0~34 .lut_mask = 64'h0102040810204080;
defparam \inst2|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~35 (
// Equation(s):
// \inst2|LessThan0~35_combout  = ( \inst3|o[20]~14_combout  & ( \inst3|o[19]~15_combout  & ( (!\inst|rd1[21]~232_combout  & !\inst3|o[21]~13_combout ) ) ) ) # ( !\inst3|o[20]~14_combout  & ( \inst3|o[19]~15_combout  & ( (!\inst|rd1[21]~232_combout  & 
// ((!\inst|rd1[20]~243_combout ) # (!\inst3|o[21]~13_combout ))) # (\inst|rd1[21]~232_combout  & (!\inst|rd1[20]~243_combout  & !\inst3|o[21]~13_combout )) ) ) ) # ( \inst3|o[20]~14_combout  & ( !\inst3|o[19]~15_combout  & ( (!\inst|rd1[21]~232_combout  & 
// ((!\inst3|o[21]~13_combout ) # ((!\inst|rd1[20]~243_combout  & !\inst|rd1[19]~254_combout )))) # (\inst|rd1[21]~232_combout  & (!\inst|rd1[20]~243_combout  & (!\inst|rd1[19]~254_combout  & !\inst3|o[21]~13_combout ))) ) ) ) # ( !\inst3|o[20]~14_combout  & 
// ( !\inst3|o[19]~15_combout  & ( (!\inst|rd1[21]~232_combout  & ((!\inst|rd1[20]~243_combout ) # ((!\inst|rd1[19]~254_combout ) # (!\inst3|o[21]~13_combout )))) # (\inst|rd1[21]~232_combout  & (!\inst3|o[21]~13_combout  & ((!\inst|rd1[20]~243_combout ) # 
// (!\inst|rd1[19]~254_combout )))) ) ) )

	.dataa(!\inst|rd1[21]~232_combout ),
	.datab(!\inst|rd1[20]~243_combout ),
	.datac(!\inst|rd1[19]~254_combout ),
	.datad(!\inst3|o[21]~13_combout ),
	.datae(!\inst3|o[20]~14_combout ),
	.dataf(!\inst3|o[19]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~35 .extended_lut = "off";
defparam \inst2|LessThan0~35 .lut_mask = 64'hFEA8EA80EE88AA00;
defparam \inst2|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~36 (
// Equation(s):
// \inst2|LessThan0~36_combout  = ( \inst2|LessThan0~34_combout  & ( !\inst2|LessThan0~35_combout  & ( (\inst2|LessThan0~33_combout  & ((!\inst2|LessThan0~29_combout ) # ((!\inst2|LessThan0~23_combout  & !\inst2|LessThan0~24_combout )))) ) ) ) # ( 
// !\inst2|LessThan0~34_combout  & ( !\inst2|LessThan0~35_combout  ) )

	.dataa(!\inst2|LessThan0~23_combout ),
	.datab(!\inst2|LessThan0~24_combout ),
	.datac(!\inst2|LessThan0~29_combout ),
	.datad(!\inst2|LessThan0~33_combout ),
	.datae(!\inst2|LessThan0~34_combout ),
	.dataf(!\inst2|LessThan0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~36 .extended_lut = "off";
defparam \inst2|LessThan0~36 .lut_mask = 64'hFFFF00F800000000;
defparam \inst2|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector5~0 (
// Equation(s):
// \inst4|Selector5~0_combout  = ( \inst4|Selector24~0_combout  & ( \inst4|Selector24~1_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [5]) # ((!\inst20|altsyncram_component|auto_generated|q_a [4]) # 
// ((\inst20|altsyncram_component|auto_generated|q_a [25] & \inst4|Selector10~0_combout ))) ) ) ) # ( !\inst4|Selector24~0_combout  & ( \inst4|Selector24~1_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [5] & 
// ((!\inst20|altsyncram_component|auto_generated|q_a [4] & ((!\inst4|Selector10~0_combout ))) # (\inst20|altsyncram_component|auto_generated|q_a [4] & (\inst20|altsyncram_component|auto_generated|q_a [25] & \inst4|Selector10~0_combout )))) ) ) ) # ( 
// \inst4|Selector24~0_combout  & ( !\inst4|Selector24~1_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [5]) # ((\inst4|Selector10~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [4]) # 
// (\inst20|altsyncram_component|auto_generated|q_a [25])))) ) ) ) # ( !\inst4|Selector24~0_combout  & ( !\inst4|Selector24~1_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [25] & (\inst20|altsyncram_component|auto_generated|q_a [5] & 
// (\inst20|altsyncram_component|auto_generated|q_a [4] & \inst4|Selector10~0_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst4|Selector10~0_combout ),
	.datae(!\inst4|Selector24~0_combout ),
	.dataf(!\inst4|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector5~0 .extended_lut = "off";
defparam \inst4|Selector5~0 .lut_mask = 64'h0001CCFD3001FCFD;
defparam \inst4|Selector5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][25] .is_wysiwyg = "true";
defparam \inst|regs[20][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][25] .is_wysiwyg = "true";
defparam \inst|regs[24][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][25] .is_wysiwyg = "true";
defparam \inst|regs[28][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[25]~229 (
// Equation(s):
// \inst|rd2[25]~229_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][25]~q  ) ) )

	.dataa(!\inst|regs[16][25]~q ),
	.datab(!\inst|regs[20][25]~q ),
	.datac(!\inst|regs[24][25]~q ),
	.datad(!\inst|regs[28][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[25]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[25]~229 .extended_lut = "off";
defparam \inst|rd2[25]~229 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[25]~229 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][25] .is_wysiwyg = "true";
defparam \inst|regs[17][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][25] .is_wysiwyg = "true";
defparam \inst|regs[21][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][25] .is_wysiwyg = "true";
defparam \inst|regs[25][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][25] .is_wysiwyg = "true";
defparam \inst|regs[29][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[25]~230 (
// Equation(s):
// \inst|rd2[25]~230_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][25]~q  ) ) )

	.dataa(!\inst|regs[17][25]~q ),
	.datab(!\inst|regs[21][25]~q ),
	.datac(!\inst|regs[25][25]~q ),
	.datad(!\inst|regs[29][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[25]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[25]~230 .extended_lut = "off";
defparam \inst|rd2[25]~230 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[25]~230 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][25] .is_wysiwyg = "true";
defparam \inst|regs[18][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][25] .is_wysiwyg = "true";
defparam \inst|regs[22][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][25] .is_wysiwyg = "true";
defparam \inst|regs[26][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][25] .is_wysiwyg = "true";
defparam \inst|regs[30][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[25]~231 (
// Equation(s):
// \inst|rd2[25]~231_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][25]~q  ) ) )

	.dataa(!\inst|regs[18][25]~q ),
	.datab(!\inst|regs[22][25]~q ),
	.datac(!\inst|regs[26][25]~q ),
	.datad(!\inst|regs[30][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[25]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[25]~231 .extended_lut = "off";
defparam \inst|rd2[25]~231 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[25]~231 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][25] .is_wysiwyg = "true";
defparam \inst|regs[19][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][25] .is_wysiwyg = "true";
defparam \inst|regs[23][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][25] .is_wysiwyg = "true";
defparam \inst|regs[27][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][25] .is_wysiwyg = "true";
defparam \inst|regs[31][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[25]~232 (
// Equation(s):
// \inst|rd2[25]~232_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][25]~q  ) ) )

	.dataa(!\inst|regs[19][25]~q ),
	.datab(!\inst|regs[23][25]~q ),
	.datac(!\inst|regs[27][25]~q ),
	.datad(!\inst|regs[31][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[25]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[25]~232 .extended_lut = "off";
defparam \inst|rd2[25]~232 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[25]~232 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[25]~233 (
// Equation(s):
// \inst|rd2[25]~233_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[25]~232_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[25]~231_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[25]~230_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[25]~229_combout  ) ) )

	.dataa(!\inst|rd2[25]~229_combout ),
	.datab(!\inst|rd2[25]~230_combout ),
	.datac(!\inst|rd2[25]~231_combout ),
	.datad(!\inst|rd2[25]~232_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[25]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[25]~233 .extended_lut = "off";
defparam \inst|rd2[25]~233 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[25]~233 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][25] .is_wysiwyg = "true";
defparam \inst|regs[12][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][25] .is_wysiwyg = "true";
defparam \inst|regs[13][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][25] .is_wysiwyg = "true";
defparam \inst|regs[14][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][25] .is_wysiwyg = "true";
defparam \inst|regs[15][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[25]~234 (
// Equation(s):
// \inst|rd2[25]~234_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][25]~q  ) ) )

	.dataa(!\inst|regs[12][25]~q ),
	.datab(!\inst|regs[13][25]~q ),
	.datac(!\inst|regs[14][25]~q ),
	.datad(!\inst|regs[15][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[25]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[25]~234 .extended_lut = "off";
defparam \inst|rd2[25]~234 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[25]~234 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][25] .is_wysiwyg = "true";
defparam \inst|regs[4][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][25] .is_wysiwyg = "true";
defparam \inst|regs[5][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][25] .is_wysiwyg = "true";
defparam \inst|regs[6][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][25] .is_wysiwyg = "true";
defparam \inst|regs[7][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[25]~235 (
// Equation(s):
// \inst|rd2[25]~235_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][25]~q  ) ) )

	.dataa(!\inst|regs[4][25]~q ),
	.datab(!\inst|regs[5][25]~q ),
	.datac(!\inst|regs[6][25]~q ),
	.datad(!\inst|regs[7][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[25]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[25]~235 .extended_lut = "off";
defparam \inst|rd2[25]~235 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[25]~235 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][25] .is_wysiwyg = "true";
defparam \inst|regs[1][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][25] .is_wysiwyg = "true";
defparam \inst|regs[2][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][25] .is_wysiwyg = "true";
defparam \inst|regs[3][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[25]~236 (
// Equation(s):
// \inst|rd2[25]~236_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][25]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][25]~q ),
	.datac(!\inst|regs[2][25]~q ),
	.datad(!\inst|regs[3][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[25]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[25]~236 .extended_lut = "off";
defparam \inst|rd2[25]~236 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[25]~236 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[25]~237 (
// Equation(s):
// \inst|rd2[25]~237_combout  = ( \inst|rd2[25]~236_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # ((\inst|rd2[25]~235_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[25]~234_combout )))) ) ) # ( !\inst|rd2[25]~236_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// ((\inst|rd2[25]~235_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[25]~234_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[25]~234_combout ),
	.datad(!\inst|rd2[25]~235_combout ),
	.datae(!\inst|rd2[25]~236_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[25]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[25]~237 .extended_lut = "off";
defparam \inst|rd2[25]~237 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd2[25]~237 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][25] .is_wysiwyg = "true";
defparam \inst|regs[8][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][25] .is_wysiwyg = "true";
defparam \inst|regs[9][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][25] .is_wysiwyg = "true";
defparam \inst|regs[10][25] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][25] .is_wysiwyg = "true";
defparam \inst|regs[11][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[25]~238 (
// Equation(s):
// \inst|rd2[25]~238_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][25]~q  ) ) )

	.dataa(!\inst|regs[8][25]~q ),
	.datab(!\inst|regs[9][25]~q ),
	.datac(!\inst|regs[10][25]~q ),
	.datad(!\inst|regs[11][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[25]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[25]~238 .extended_lut = "off";
defparam \inst|rd2[25]~238 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[25]~238 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[25]~239 (
// Equation(s):
// \inst|rd2[25]~239_combout  = ( \inst|rd2[25]~237_combout  & ( \inst|rd2[25]~238_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[25]~233_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[25]~237_combout  & ( \inst|rd2[25]~238_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[25]~233_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( \inst|rd2[25]~237_combout  & ( !\inst|rd2[25]~238_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[25]~233_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( !\inst|rd2[25]~237_combout  & ( !\inst|rd2[25]~238_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[25]~233_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[25]~233_combout ),
	.datae(!\inst|rd2[25]~237_combout ),
	.dataf(!\inst|rd2[25]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[25]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[25]~239 .extended_lut = "off";
defparam \inst|rd2[25]~239 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd2[25]~239 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[25]~239_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[25]~7 (
// Equation(s):
// \inst15|o[25]~7_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector5~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [25])))

	.dataa(!\inst4|Selector5~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[25]~7 .extended_lut = "off";
defparam \inst15|o[25]~7 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[25]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][25] (
	.clk(\clk~input_o ),
	.d(\inst15|o[25]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][25] .is_wysiwyg = "true";
defparam \inst|regs[16][25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[25]~255 (
// Equation(s):
// \inst|rd1[25]~255_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][25]~q  ) ) )

	.dataa(!\inst|regs[16][25]~q ),
	.datab(!\inst|regs[20][25]~q ),
	.datac(!\inst|regs[24][25]~q ),
	.datad(!\inst|regs[28][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[25]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[25]~255 .extended_lut = "off";
defparam \inst|rd1[25]~255 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[25]~255 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[25]~256 (
// Equation(s):
// \inst|rd1[25]~256_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][25]~q  ) ) )

	.dataa(!\inst|regs[17][25]~q ),
	.datab(!\inst|regs[21][25]~q ),
	.datac(!\inst|regs[25][25]~q ),
	.datad(!\inst|regs[29][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[25]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[25]~256 .extended_lut = "off";
defparam \inst|rd1[25]~256 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[25]~256 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[25]~257 (
// Equation(s):
// \inst|rd1[25]~257_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][25]~q  ) ) )

	.dataa(!\inst|regs[18][25]~q ),
	.datab(!\inst|regs[22][25]~q ),
	.datac(!\inst|regs[26][25]~q ),
	.datad(!\inst|regs[30][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[25]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[25]~257 .extended_lut = "off";
defparam \inst|rd1[25]~257 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[25]~257 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[25]~258 (
// Equation(s):
// \inst|rd1[25]~258_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][25]~q  ) ) )

	.dataa(!\inst|regs[19][25]~q ),
	.datab(!\inst|regs[23][25]~q ),
	.datac(!\inst|regs[27][25]~q ),
	.datad(!\inst|regs[31][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[25]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[25]~258 .extended_lut = "off";
defparam \inst|rd1[25]~258 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[25]~258 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[25]~259 (
// Equation(s):
// \inst|rd1[25]~259_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[25]~258_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[25]~257_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[25]~256_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[25]~255_combout  ) ) )

	.dataa(!\inst|rd1[25]~255_combout ),
	.datab(!\inst|rd1[25]~256_combout ),
	.datac(!\inst|rd1[25]~257_combout ),
	.datad(!\inst|rd1[25]~258_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[25]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[25]~259 .extended_lut = "off";
defparam \inst|rd1[25]~259 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[25]~259 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[25]~260 (
// Equation(s):
// \inst|rd1[25]~260_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][25]~q  ) ) )

	.dataa(!\inst|regs[12][25]~q ),
	.datab(!\inst|regs[13][25]~q ),
	.datac(!\inst|regs[14][25]~q ),
	.datad(!\inst|regs[15][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[25]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[25]~260 .extended_lut = "off";
defparam \inst|rd1[25]~260 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[25]~260 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[25]~261 (
// Equation(s):
// \inst|rd1[25]~261_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][25]~q  ) ) )

	.dataa(!\inst|regs[4][25]~q ),
	.datab(!\inst|regs[5][25]~q ),
	.datac(!\inst|regs[6][25]~q ),
	.datad(!\inst|regs[7][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[25]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[25]~261 .extended_lut = "off";
defparam \inst|rd1[25]~261 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[25]~261 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[25]~262 (
// Equation(s):
// \inst|rd1[25]~262_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][25]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][25]~q ),
	.datac(!\inst|regs[2][25]~q ),
	.datad(!\inst|regs[3][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[25]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[25]~262 .extended_lut = "off";
defparam \inst|rd1[25]~262 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[25]~262 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[25]~263 (
// Equation(s):
// \inst|rd1[25]~263_combout  = ( \inst|rd1[25]~262_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[25]~261_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[25]~260_combout )))) ) ) # ( !\inst|rd1[25]~262_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[25]~261_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[25]~260_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[25]~260_combout ),
	.datad(!\inst|rd1[25]~261_combout ),
	.datae(!\inst|rd1[25]~262_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[25]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[25]~263 .extended_lut = "off";
defparam \inst|rd1[25]~263 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[25]~263 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[25]~264 (
// Equation(s):
// \inst|rd1[25]~264_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][25]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][25]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][25]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][25]~q  ) ) )

	.dataa(!\inst|regs[8][25]~q ),
	.datab(!\inst|regs[9][25]~q ),
	.datac(!\inst|regs[10][25]~q ),
	.datad(!\inst|regs[11][25]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[25]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[25]~264 .extended_lut = "off";
defparam \inst|rd1[25]~264 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[25]~264 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[25]~265 (
// Equation(s):
// \inst|rd1[25]~265_combout  = ( \inst|rd1[25]~263_combout  & ( \inst|rd1[25]~264_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[25]~259_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[25]~263_combout  & ( \inst|rd1[25]~264_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[25]~259_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[25]~263_combout  & ( !\inst|rd1[25]~264_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[25]~259_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[25]~263_combout  & ( !\inst|rd1[25]~264_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[25]~259_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[25]~259_combout ),
	.datae(!\inst|rd1[25]~263_combout ),
	.dataf(!\inst|rd1[25]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[25]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[25]~265 .extended_lut = "off";
defparam \inst|rd1[25]~265 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[25]~265 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~37 (
// Equation(s):
// \inst2|LessThan0~37_combout  = !\inst|rd1[25]~265_combout  $ (((!\inst17|alu_origin~1_combout  & ((!\inst|rd2[25]~239_combout ))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector5~0_combout ))))

	.dataa(!\inst4|Selector5~0_combout ),
	.datab(!\inst|rd1[25]~265_combout ),
	.datac(!\inst|rd2[25]~239_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~37 .extended_lut = "off";
defparam \inst2|LessThan0~37 .lut_mask = 64'h3C663C663C663C66;
defparam \inst2|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector6~0 (
// Equation(s):
// \inst4|Selector6~0_combout  = ( \inst4|Selector24~1_combout  & ( \inst4|Selector7~0_combout  & ( !\inst4|Selector1~1_combout  ) ) ) # ( \inst4|Selector24~1_combout  & ( !\inst4|Selector7~0_combout  & ( (!\inst4|Selector1~1_combout  & 
// (((\inst4|Selector24~0_combout )))) # (\inst4|Selector1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [24] & (\inst17|Decoder2~0_combout ))) ) ) ) # ( !\inst4|Selector24~1_combout  & ( !\inst4|Selector7~0_combout  & ( 
// (!\inst4|Selector1~1_combout  & (((\inst4|Selector24~0_combout )))) # (\inst4|Selector1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [24] & (\inst17|Decoder2~0_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst4|Selector1~1_combout ),
	.datac(!\inst17|Decoder2~0_combout ),
	.datad(!\inst4|Selector24~0_combout ),
	.datae(!\inst4|Selector24~1_combout ),
	.dataf(!\inst4|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector6~0 .extended_lut = "off";
defparam \inst4|Selector6~0 .lut_mask = 64'h01CD01CD0000CCCC;
defparam \inst4|Selector6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][24] .is_wysiwyg = "true";
defparam \inst|regs[20][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][24] .is_wysiwyg = "true";
defparam \inst|regs[24][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][24] .is_wysiwyg = "true";
defparam \inst|regs[28][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[24]~240 (
// Equation(s):
// \inst|rd2[24]~240_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][24]~q  ) ) )

	.dataa(!\inst|regs[16][24]~q ),
	.datab(!\inst|regs[20][24]~q ),
	.datac(!\inst|regs[24][24]~q ),
	.datad(!\inst|regs[28][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[24]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[24]~240 .extended_lut = "off";
defparam \inst|rd2[24]~240 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[24]~240 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][24] .is_wysiwyg = "true";
defparam \inst|regs[17][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][24] .is_wysiwyg = "true";
defparam \inst|regs[21][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][24] .is_wysiwyg = "true";
defparam \inst|regs[25][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][24] .is_wysiwyg = "true";
defparam \inst|regs[29][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[24]~241 (
// Equation(s):
// \inst|rd2[24]~241_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][24]~q  ) ) )

	.dataa(!\inst|regs[17][24]~q ),
	.datab(!\inst|regs[21][24]~q ),
	.datac(!\inst|regs[25][24]~q ),
	.datad(!\inst|regs[29][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[24]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[24]~241 .extended_lut = "off";
defparam \inst|rd2[24]~241 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[24]~241 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][24] .is_wysiwyg = "true";
defparam \inst|regs[18][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][24] .is_wysiwyg = "true";
defparam \inst|regs[22][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][24] .is_wysiwyg = "true";
defparam \inst|regs[26][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][24] .is_wysiwyg = "true";
defparam \inst|regs[30][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[24]~242 (
// Equation(s):
// \inst|rd2[24]~242_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][24]~q  ) ) )

	.dataa(!\inst|regs[18][24]~q ),
	.datab(!\inst|regs[22][24]~q ),
	.datac(!\inst|regs[26][24]~q ),
	.datad(!\inst|regs[30][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[24]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[24]~242 .extended_lut = "off";
defparam \inst|rd2[24]~242 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[24]~242 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][24] .is_wysiwyg = "true";
defparam \inst|regs[19][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][24] .is_wysiwyg = "true";
defparam \inst|regs[23][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][24] .is_wysiwyg = "true";
defparam \inst|regs[27][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][24] .is_wysiwyg = "true";
defparam \inst|regs[31][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[24]~243 (
// Equation(s):
// \inst|rd2[24]~243_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][24]~q  ) ) )

	.dataa(!\inst|regs[19][24]~q ),
	.datab(!\inst|regs[23][24]~q ),
	.datac(!\inst|regs[27][24]~q ),
	.datad(!\inst|regs[31][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[24]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[24]~243 .extended_lut = "off";
defparam \inst|rd2[24]~243 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[24]~243 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[24]~244 (
// Equation(s):
// \inst|rd2[24]~244_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[24]~243_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[24]~242_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[24]~241_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[24]~240_combout  ) ) )

	.dataa(!\inst|rd2[24]~240_combout ),
	.datab(!\inst|rd2[24]~241_combout ),
	.datac(!\inst|rd2[24]~242_combout ),
	.datad(!\inst|rd2[24]~243_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[24]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[24]~244 .extended_lut = "off";
defparam \inst|rd2[24]~244 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[24]~244 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][24] .is_wysiwyg = "true";
defparam \inst|regs[12][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][24] .is_wysiwyg = "true";
defparam \inst|regs[13][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][24] .is_wysiwyg = "true";
defparam \inst|regs[14][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][24] .is_wysiwyg = "true";
defparam \inst|regs[15][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[24]~245 (
// Equation(s):
// \inst|rd2[24]~245_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][24]~q  ) ) )

	.dataa(!\inst|regs[12][24]~q ),
	.datab(!\inst|regs[13][24]~q ),
	.datac(!\inst|regs[14][24]~q ),
	.datad(!\inst|regs[15][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[24]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[24]~245 .extended_lut = "off";
defparam \inst|rd2[24]~245 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[24]~245 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][24] .is_wysiwyg = "true";
defparam \inst|regs[4][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][24] .is_wysiwyg = "true";
defparam \inst|regs[5][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][24] .is_wysiwyg = "true";
defparam \inst|regs[6][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][24] .is_wysiwyg = "true";
defparam \inst|regs[7][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[24]~246 (
// Equation(s):
// \inst|rd2[24]~246_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][24]~q  ) ) )

	.dataa(!\inst|regs[4][24]~q ),
	.datab(!\inst|regs[5][24]~q ),
	.datac(!\inst|regs[6][24]~q ),
	.datad(!\inst|regs[7][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[24]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[24]~246 .extended_lut = "off";
defparam \inst|rd2[24]~246 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[24]~246 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][24] .is_wysiwyg = "true";
defparam \inst|regs[1][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][24] .is_wysiwyg = "true";
defparam \inst|regs[2][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][24] .is_wysiwyg = "true";
defparam \inst|regs[3][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[24]~247 (
// Equation(s):
// \inst|rd2[24]~247_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][24]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][24]~q ),
	.datac(!\inst|regs[2][24]~q ),
	.datad(!\inst|regs[3][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[24]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[24]~247 .extended_lut = "off";
defparam \inst|rd2[24]~247 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[24]~247 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[24]~248 (
// Equation(s):
// \inst|rd2[24]~248_combout  = ( \inst|rd2[24]~246_combout  & ( \inst|rd2[24]~247_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23]) # (\inst|rd2[24]~245_combout ))) ) ) ) # ( !\inst|rd2[24]~246_combout  & ( 
// \inst|rd2[24]~247_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (!\inst20|altsyncram_component|auto_generated|q_a [22])) # (\inst20|altsyncram_component|auto_generated|q_a [23] & 
// ((\inst|rd2[24]~245_combout ))))) ) ) ) # ( \inst|rd2[24]~246_combout  & ( !\inst|rd2[24]~247_combout  & ( (\inst|rd2[9]~0_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22])) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & ((\inst|rd2[24]~245_combout ))))) ) ) ) # ( !\inst|rd2[24]~246_combout  & ( !\inst|rd2[24]~247_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst|rd2[9]~0_combout  & 
// \inst|rd2[24]~245_combout )) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[9]~0_combout ),
	.datad(!\inst|rd2[24]~245_combout ),
	.datae(!\inst|rd2[24]~246_combout ),
	.dataf(!\inst|rd2[24]~247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[24]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[24]~248 .extended_lut = "off";
defparam \inst|rd2[24]~248 .lut_mask = 64'h00050207080D0A0F;
defparam \inst|rd2[24]~248 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[11][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][24] .is_wysiwyg = "true";
defparam \inst|regs[11][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][24] .is_wysiwyg = "true";
defparam \inst|regs[10][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][24] .is_wysiwyg = "true";
defparam \inst|regs[9][24] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[8][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][24] .is_wysiwyg = "true";
defparam \inst|regs[8][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[24]~351 (
// Equation(s):
// \inst|rd2[24]~351_combout  = ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[8][24]~q )) # (\inst20|altsyncram_component|auto_generated|q_a [20] 
// & ((\inst|regs[9][24]~q )))))) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( ((\inst|rd2[12]~1_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [20] & ((\inst|regs[10][24]~q ))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [20] & (\inst|regs[11][24]~q ))))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\inst|regs[11][24]~q ),
	.datac(!\inst|regs[10][24]~q ),
	.datad(!\inst|regs[9][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\inst|rd2[12]~1_combout ),
	.datag(!\inst|regs[8][24]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[24]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[24]~351 .extended_lut = "on";
defparam \inst|rd2[24]~351 .lut_mask = 64'h000000000A5F1B1B;
defparam \inst|rd2[24]~351 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[24]~326 (
// Equation(s):
// \inst|rd2[24]~326_combout  = (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[24]~244_combout )) # (\inst|rd2[24]~351_combout )) # (\inst|rd2[24]~248_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[24]~244_combout ),
	.datac(!\inst|rd2[24]~248_combout ),
	.datad(!\inst|rd2[24]~351_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[24]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[24]~326 .extended_lut = "off";
defparam \inst|rd2[24]~326 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \inst|rd2[24]~326 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[24]~326_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[24]~8 (
// Equation(s):
// \inst15|o[24]~8_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector6~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [24])))

	.dataa(!\inst4|Selector6~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[24]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[24]~8 .extended_lut = "off";
defparam \inst15|o[24]~8 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[24]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][24] (
	.clk(\clk~input_o ),
	.d(\inst15|o[24]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][24] .is_wysiwyg = "true";
defparam \inst|regs[16][24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[24]~266 (
// Equation(s):
// \inst|rd1[24]~266_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][24]~q  ) ) )

	.dataa(!\inst|regs[16][24]~q ),
	.datab(!\inst|regs[20][24]~q ),
	.datac(!\inst|regs[24][24]~q ),
	.datad(!\inst|regs[28][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[24]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[24]~266 .extended_lut = "off";
defparam \inst|rd1[24]~266 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[24]~266 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[24]~267 (
// Equation(s):
// \inst|rd1[24]~267_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][24]~q  ) ) )

	.dataa(!\inst|regs[17][24]~q ),
	.datab(!\inst|regs[21][24]~q ),
	.datac(!\inst|regs[25][24]~q ),
	.datad(!\inst|regs[29][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[24]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[24]~267 .extended_lut = "off";
defparam \inst|rd1[24]~267 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[24]~267 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[24]~268 (
// Equation(s):
// \inst|rd1[24]~268_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][24]~q  ) ) )

	.dataa(!\inst|regs[18][24]~q ),
	.datab(!\inst|regs[22][24]~q ),
	.datac(!\inst|regs[26][24]~q ),
	.datad(!\inst|regs[30][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[24]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[24]~268 .extended_lut = "off";
defparam \inst|rd1[24]~268 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[24]~268 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[24]~269 (
// Equation(s):
// \inst|rd1[24]~269_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][24]~q  ) ) )

	.dataa(!\inst|regs[19][24]~q ),
	.datab(!\inst|regs[23][24]~q ),
	.datac(!\inst|regs[27][24]~q ),
	.datad(!\inst|regs[31][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[24]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[24]~269 .extended_lut = "off";
defparam \inst|rd1[24]~269 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[24]~269 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[24]~270 (
// Equation(s):
// \inst|rd1[24]~270_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[24]~269_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[24]~268_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[24]~267_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[24]~266_combout  ) ) )

	.dataa(!\inst|rd1[24]~266_combout ),
	.datab(!\inst|rd1[24]~267_combout ),
	.datac(!\inst|rd1[24]~268_combout ),
	.datad(!\inst|rd1[24]~269_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[24]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[24]~270 .extended_lut = "off";
defparam \inst|rd1[24]~270 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[24]~270 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[24]~271 (
// Equation(s):
// \inst|rd1[24]~271_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][24]~q  ) ) )

	.dataa(!\inst|regs[12][24]~q ),
	.datab(!\inst|regs[13][24]~q ),
	.datac(!\inst|regs[14][24]~q ),
	.datad(!\inst|regs[15][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[24]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[24]~271 .extended_lut = "off";
defparam \inst|rd1[24]~271 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[24]~271 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[24]~272 (
// Equation(s):
// \inst|rd1[24]~272_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][24]~q  ) ) )

	.dataa(!\inst|regs[4][24]~q ),
	.datab(!\inst|regs[5][24]~q ),
	.datac(!\inst|regs[6][24]~q ),
	.datad(!\inst|regs[7][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[24]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[24]~272 .extended_lut = "off";
defparam \inst|rd1[24]~272 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[24]~272 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[24]~273 (
// Equation(s):
// \inst|rd1[24]~273_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][24]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][24]~q ),
	.datac(!\inst|regs[2][24]~q ),
	.datad(!\inst|regs[3][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[24]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[24]~273 .extended_lut = "off";
defparam \inst|rd1[24]~273 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[24]~273 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[24]~274 (
// Equation(s):
// \inst|rd1[24]~274_combout  = ( \inst|rd1[24]~273_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[24]~272_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[24]~271_combout )))) ) ) # ( !\inst|rd1[24]~273_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[24]~272_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[24]~271_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[24]~271_combout ),
	.datad(!\inst|rd1[24]~272_combout ),
	.datae(!\inst|rd1[24]~273_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[24]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[24]~274 .extended_lut = "off";
defparam \inst|rd1[24]~274 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[24]~274 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[24]~275 (
// Equation(s):
// \inst|rd1[24]~275_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][24]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][24]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][24]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][24]~q  ) ) )

	.dataa(!\inst|regs[8][24]~q ),
	.datab(!\inst|regs[9][24]~q ),
	.datac(!\inst|regs[10][24]~q ),
	.datad(!\inst|regs[11][24]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[24]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[24]~275 .extended_lut = "off";
defparam \inst|rd1[24]~275 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[24]~275 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[24]~276 (
// Equation(s):
// \inst|rd1[24]~276_combout  = ( \inst|rd1[24]~274_combout  & ( \inst|rd1[24]~275_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[24]~270_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[24]~274_combout  & ( \inst|rd1[24]~275_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[24]~270_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[24]~274_combout  & ( !\inst|rd1[24]~275_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[24]~270_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[24]~274_combout  & ( !\inst|rd1[24]~275_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[24]~270_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[24]~270_combout ),
	.datae(!\inst|rd1[24]~274_combout ),
	.dataf(!\inst|rd1[24]~275_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[24]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[24]~276 .extended_lut = "off";
defparam \inst|rd1[24]~276 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[24]~276 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[24]~16 (
// Equation(s):
// \inst3|o[24]~16_combout  = ( \inst|rd2[24]~351_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector6~0_combout  ) ) ) # ( !\inst|rd2[24]~351_combout  & ( \inst17|alu_origin~1_combout  & ( !\inst4|Selector6~0_combout  ) ) ) # ( 
// !\inst|rd2[24]~351_combout  & ( !\inst17|alu_origin~1_combout  & ( (!\inst|rd2[24]~248_combout  & ((!\inst20|altsyncram_component|auto_generated|q_a [24]) # (!\inst|rd2[24]~244_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst4|Selector6~0_combout ),
	.datac(!\inst|rd2[24]~244_combout ),
	.datad(!\inst|rd2[24]~248_combout ),
	.datae(!\inst|rd2[24]~351_combout ),
	.dataf(!\inst17|alu_origin~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[24]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[24]~16 .extended_lut = "off";
defparam \inst3|o[24]~16 .lut_mask = 64'hFA000000CCCCCCCC;
defparam \inst3|o[24]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~38 (
// Equation(s):
// \inst2|LessThan0~38_combout  = !\inst|rd1[24]~276_combout  $ (\inst3|o[24]~16_combout )

	.dataa(!\inst|rd1[24]~276_combout ),
	.datab(!\inst3|o[24]~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~38 .extended_lut = "off";
defparam \inst2|LessThan0~38 .lut_mask = 64'h9999999999999999;
defparam \inst2|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector7~1 (
// Equation(s):
// \inst4|Selector7~1_combout  = ( \inst4|Selector24~1_combout  & ( \inst4|Selector7~0_combout  & ( !\inst4|Selector1~1_combout  ) ) ) # ( \inst4|Selector24~1_combout  & ( !\inst4|Selector7~0_combout  & ( (!\inst4|Selector1~1_combout  & 
// (((\inst4|Selector24~0_combout )))) # (\inst4|Selector1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst17|Decoder2~0_combout ))) ) ) ) # ( !\inst4|Selector24~1_combout  & ( !\inst4|Selector7~0_combout  & ( 
// (!\inst4|Selector1~1_combout  & (((\inst4|Selector24~0_combout )))) # (\inst4|Selector1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst17|Decoder2~0_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst4|Selector1~1_combout ),
	.datac(!\inst17|Decoder2~0_combout ),
	.datad(!\inst4|Selector24~0_combout ),
	.datae(!\inst4|Selector24~1_combout ),
	.dataf(!\inst4|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector7~1 .extended_lut = "off";
defparam \inst4|Selector7~1 .lut_mask = 64'h01CD01CD0000CCCC;
defparam \inst4|Selector7~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][23] .is_wysiwyg = "true";
defparam \inst|regs[20][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][23] .is_wysiwyg = "true";
defparam \inst|regs[24][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][23] .is_wysiwyg = "true";
defparam \inst|regs[28][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[23]~249 (
// Equation(s):
// \inst|rd2[23]~249_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][23]~q  ) ) )

	.dataa(!\inst|regs[16][23]~q ),
	.datab(!\inst|regs[20][23]~q ),
	.datac(!\inst|regs[24][23]~q ),
	.datad(!\inst|regs[28][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[23]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[23]~249 .extended_lut = "off";
defparam \inst|rd2[23]~249 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[23]~249 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][23] .is_wysiwyg = "true";
defparam \inst|regs[17][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][23] .is_wysiwyg = "true";
defparam \inst|regs[21][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][23] .is_wysiwyg = "true";
defparam \inst|regs[25][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][23] .is_wysiwyg = "true";
defparam \inst|regs[29][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[23]~250 (
// Equation(s):
// \inst|rd2[23]~250_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][23]~q  ) ) )

	.dataa(!\inst|regs[17][23]~q ),
	.datab(!\inst|regs[21][23]~q ),
	.datac(!\inst|regs[25][23]~q ),
	.datad(!\inst|regs[29][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[23]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[23]~250 .extended_lut = "off";
defparam \inst|rd2[23]~250 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[23]~250 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][23] .is_wysiwyg = "true";
defparam \inst|regs[18][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][23] .is_wysiwyg = "true";
defparam \inst|regs[22][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][23] .is_wysiwyg = "true";
defparam \inst|regs[26][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][23] .is_wysiwyg = "true";
defparam \inst|regs[30][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[23]~251 (
// Equation(s):
// \inst|rd2[23]~251_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][23]~q  ) ) )

	.dataa(!\inst|regs[18][23]~q ),
	.datab(!\inst|regs[22][23]~q ),
	.datac(!\inst|regs[26][23]~q ),
	.datad(!\inst|regs[30][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[23]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[23]~251 .extended_lut = "off";
defparam \inst|rd2[23]~251 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[23]~251 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][23] .is_wysiwyg = "true";
defparam \inst|regs[19][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][23] .is_wysiwyg = "true";
defparam \inst|regs[23][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][23] .is_wysiwyg = "true";
defparam \inst|regs[27][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][23] .is_wysiwyg = "true";
defparam \inst|regs[31][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[23]~252 (
// Equation(s):
// \inst|rd2[23]~252_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][23]~q  ) ) )

	.dataa(!\inst|regs[19][23]~q ),
	.datab(!\inst|regs[23][23]~q ),
	.datac(!\inst|regs[27][23]~q ),
	.datad(!\inst|regs[31][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[23]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[23]~252 .extended_lut = "off";
defparam \inst|rd2[23]~252 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[23]~252 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[23]~253 (
// Equation(s):
// \inst|rd2[23]~253_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[23]~252_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[23]~251_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[23]~250_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[23]~249_combout  ) ) )

	.dataa(!\inst|rd2[23]~249_combout ),
	.datab(!\inst|rd2[23]~250_combout ),
	.datac(!\inst|rd2[23]~251_combout ),
	.datad(!\inst|rd2[23]~252_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[23]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[23]~253 .extended_lut = "off";
defparam \inst|rd2[23]~253 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[23]~253 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][23] .is_wysiwyg = "true";
defparam \inst|regs[12][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][23] .is_wysiwyg = "true";
defparam \inst|regs[13][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][23] .is_wysiwyg = "true";
defparam \inst|regs[14][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][23] .is_wysiwyg = "true";
defparam \inst|regs[15][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[23]~254 (
// Equation(s):
// \inst|rd2[23]~254_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][23]~q  ) ) )

	.dataa(!\inst|regs[12][23]~q ),
	.datab(!\inst|regs[13][23]~q ),
	.datac(!\inst|regs[14][23]~q ),
	.datad(!\inst|regs[15][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[23]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[23]~254 .extended_lut = "off";
defparam \inst|rd2[23]~254 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[23]~254 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][23] .is_wysiwyg = "true";
defparam \inst|regs[4][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][23] .is_wysiwyg = "true";
defparam \inst|regs[5][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][23] .is_wysiwyg = "true";
defparam \inst|regs[6][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][23] .is_wysiwyg = "true";
defparam \inst|regs[7][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[23]~255 (
// Equation(s):
// \inst|rd2[23]~255_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][23]~q  ) ) )

	.dataa(!\inst|regs[4][23]~q ),
	.datab(!\inst|regs[5][23]~q ),
	.datac(!\inst|regs[6][23]~q ),
	.datad(!\inst|regs[7][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[23]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[23]~255 .extended_lut = "off";
defparam \inst|rd2[23]~255 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[23]~255 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][23] .is_wysiwyg = "true";
defparam \inst|regs[1][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][23] .is_wysiwyg = "true";
defparam \inst|regs[2][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][23] .is_wysiwyg = "true";
defparam \inst|regs[3][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[23]~256 (
// Equation(s):
// \inst|rd2[23]~256_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][23]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][23]~q ),
	.datac(!\inst|regs[2][23]~q ),
	.datad(!\inst|regs[3][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[23]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[23]~256 .extended_lut = "off";
defparam \inst|rd2[23]~256 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[23]~256 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[23]~257 (
// Equation(s):
// \inst|rd2[23]~257_combout  = ( \inst|rd2[23]~256_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # ((\inst|rd2[23]~255_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[23]~254_combout )))) ) ) # ( !\inst|rd2[23]~256_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// ((\inst|rd2[23]~255_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[23]~254_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[23]~254_combout ),
	.datad(!\inst|rd2[23]~255_combout ),
	.datae(!\inst|rd2[23]~256_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[23]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[23]~257 .extended_lut = "off";
defparam \inst|rd2[23]~257 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd2[23]~257 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][23] .is_wysiwyg = "true";
defparam \inst|regs[8][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][23] .is_wysiwyg = "true";
defparam \inst|regs[9][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][23] .is_wysiwyg = "true";
defparam \inst|regs[10][23] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][23] .is_wysiwyg = "true";
defparam \inst|regs[11][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[23]~258 (
// Equation(s):
// \inst|rd2[23]~258_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][23]~q  ) ) )

	.dataa(!\inst|regs[8][23]~q ),
	.datab(!\inst|regs[9][23]~q ),
	.datac(!\inst|regs[10][23]~q ),
	.datad(!\inst|regs[11][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[23]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[23]~258 .extended_lut = "off";
defparam \inst|rd2[23]~258 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[23]~258 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[23]~259 (
// Equation(s):
// \inst|rd2[23]~259_combout  = ( \inst|rd2[23]~257_combout  & ( \inst|rd2[23]~258_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[23]~253_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[23]~257_combout  & ( \inst|rd2[23]~258_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[23]~253_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( \inst|rd2[23]~257_combout  & ( !\inst|rd2[23]~258_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[23]~253_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( !\inst|rd2[23]~257_combout  & ( !\inst|rd2[23]~258_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[23]~253_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[23]~253_combout ),
	.datae(!\inst|rd2[23]~257_combout ),
	.dataf(!\inst|rd2[23]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[23]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[23]~259 .extended_lut = "off";
defparam \inst|rd2[23]~259 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd2[23]~259 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[23]~259_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[23]~9 (
// Equation(s):
// \inst15|o[23]~9_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector7~1_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [23])))

	.dataa(!\inst4|Selector7~1_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[23]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[23]~9 .extended_lut = "off";
defparam \inst15|o[23]~9 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[23]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][23] (
	.clk(\clk~input_o ),
	.d(\inst15|o[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][23] .is_wysiwyg = "true";
defparam \inst|regs[16][23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[23]~277 (
// Equation(s):
// \inst|rd1[23]~277_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][23]~q  ) ) )

	.dataa(!\inst|regs[16][23]~q ),
	.datab(!\inst|regs[20][23]~q ),
	.datac(!\inst|regs[24][23]~q ),
	.datad(!\inst|regs[28][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[23]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[23]~277 .extended_lut = "off";
defparam \inst|rd1[23]~277 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[23]~277 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[23]~278 (
// Equation(s):
// \inst|rd1[23]~278_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][23]~q  ) ) )

	.dataa(!\inst|regs[17][23]~q ),
	.datab(!\inst|regs[21][23]~q ),
	.datac(!\inst|regs[25][23]~q ),
	.datad(!\inst|regs[29][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[23]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[23]~278 .extended_lut = "off";
defparam \inst|rd1[23]~278 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[23]~278 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[23]~279 (
// Equation(s):
// \inst|rd1[23]~279_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][23]~q  ) ) )

	.dataa(!\inst|regs[18][23]~q ),
	.datab(!\inst|regs[22][23]~q ),
	.datac(!\inst|regs[26][23]~q ),
	.datad(!\inst|regs[30][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[23]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[23]~279 .extended_lut = "off";
defparam \inst|rd1[23]~279 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[23]~279 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[23]~280 (
// Equation(s):
// \inst|rd1[23]~280_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][23]~q  ) ) )

	.dataa(!\inst|regs[19][23]~q ),
	.datab(!\inst|regs[23][23]~q ),
	.datac(!\inst|regs[27][23]~q ),
	.datad(!\inst|regs[31][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[23]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[23]~280 .extended_lut = "off";
defparam \inst|rd1[23]~280 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[23]~280 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[23]~281 (
// Equation(s):
// \inst|rd1[23]~281_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[23]~280_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[23]~279_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[23]~278_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[23]~277_combout  ) ) )

	.dataa(!\inst|rd1[23]~277_combout ),
	.datab(!\inst|rd1[23]~278_combout ),
	.datac(!\inst|rd1[23]~279_combout ),
	.datad(!\inst|rd1[23]~280_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[23]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[23]~281 .extended_lut = "off";
defparam \inst|rd1[23]~281 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[23]~281 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[23]~282 (
// Equation(s):
// \inst|rd1[23]~282_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][23]~q  ) ) )

	.dataa(!\inst|regs[12][23]~q ),
	.datab(!\inst|regs[13][23]~q ),
	.datac(!\inst|regs[14][23]~q ),
	.datad(!\inst|regs[15][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[23]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[23]~282 .extended_lut = "off";
defparam \inst|rd1[23]~282 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[23]~282 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[23]~283 (
// Equation(s):
// \inst|rd1[23]~283_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][23]~q  ) ) )

	.dataa(!\inst|regs[4][23]~q ),
	.datab(!\inst|regs[5][23]~q ),
	.datac(!\inst|regs[6][23]~q ),
	.datad(!\inst|regs[7][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[23]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[23]~283 .extended_lut = "off";
defparam \inst|rd1[23]~283 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[23]~283 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[23]~284 (
// Equation(s):
// \inst|rd1[23]~284_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][23]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][23]~q ),
	.datac(!\inst|regs[2][23]~q ),
	.datad(!\inst|regs[3][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[23]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[23]~284 .extended_lut = "off";
defparam \inst|rd1[23]~284 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[23]~284 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[23]~285 (
// Equation(s):
// \inst|rd1[23]~285_combout  = ( \inst|rd1[23]~284_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[23]~283_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[23]~282_combout )))) ) ) # ( !\inst|rd1[23]~284_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[23]~283_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[23]~282_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[23]~282_combout ),
	.datad(!\inst|rd1[23]~283_combout ),
	.datae(!\inst|rd1[23]~284_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[23]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[23]~285 .extended_lut = "off";
defparam \inst|rd1[23]~285 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[23]~285 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[23]~286 (
// Equation(s):
// \inst|rd1[23]~286_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][23]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][23]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][23]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][23]~q  ) ) )

	.dataa(!\inst|regs[8][23]~q ),
	.datab(!\inst|regs[9][23]~q ),
	.datac(!\inst|regs[10][23]~q ),
	.datad(!\inst|regs[11][23]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[23]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[23]~286 .extended_lut = "off";
defparam \inst|rd1[23]~286 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[23]~286 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[23]~287 (
// Equation(s):
// \inst|rd1[23]~287_combout  = ( \inst|rd1[23]~285_combout  & ( \inst|rd1[23]~286_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[23]~281_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[23]~285_combout  & ( \inst|rd1[23]~286_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[23]~281_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[23]~285_combout  & ( !\inst|rd1[23]~286_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[23]~281_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[23]~285_combout  & ( !\inst|rd1[23]~286_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[23]~281_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[23]~281_combout ),
	.datae(!\inst|rd1[23]~285_combout ),
	.dataf(!\inst|rd1[23]~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[23]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[23]~287 .extended_lut = "off";
defparam \inst|rd1[23]~287 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[23]~287 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~39 (
// Equation(s):
// \inst2|LessThan0~39_combout  = !\inst|rd1[23]~287_combout  $ (((!\inst17|alu_origin~1_combout  & ((!\inst|rd2[23]~259_combout ))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector7~1_combout ))))

	.dataa(!\inst4|Selector7~1_combout ),
	.datab(!\inst|rd1[23]~287_combout ),
	.datac(!\inst|rd2[23]~259_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~39 .extended_lut = "off";
defparam \inst2|LessThan0~39 .lut_mask = 64'h3C663C663C663C66;
defparam \inst2|LessThan0~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector8~0 (
// Equation(s):
// \inst4|Selector8~0_combout  = ( \inst4|Selector24~1_combout  & ( \inst4|Selector7~0_combout  & ( !\inst4|Selector1~1_combout  ) ) ) # ( \inst4|Selector24~1_combout  & ( !\inst4|Selector7~0_combout  & ( (!\inst4|Selector1~1_combout  & 
// (((\inst4|Selector24~0_combout )))) # (\inst4|Selector1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst17|Decoder2~0_combout ))) ) ) ) # ( !\inst4|Selector24~1_combout  & ( !\inst4|Selector7~0_combout  & ( 
// (!\inst4|Selector1~1_combout  & (((\inst4|Selector24~0_combout )))) # (\inst4|Selector1~1_combout  & (\inst20|altsyncram_component|auto_generated|q_a [22] & (\inst17|Decoder2~0_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\inst4|Selector1~1_combout ),
	.datac(!\inst17|Decoder2~0_combout ),
	.datad(!\inst4|Selector24~0_combout ),
	.datae(!\inst4|Selector24~1_combout ),
	.dataf(!\inst4|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector8~0 .extended_lut = "off";
defparam \inst4|Selector8~0 .lut_mask = 64'h01CD01CD0000CCCC;
defparam \inst4|Selector8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][22] .is_wysiwyg = "true";
defparam \inst|regs[20][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][22] .is_wysiwyg = "true";
defparam \inst|regs[24][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][22] .is_wysiwyg = "true";
defparam \inst|regs[28][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[22]~260 (
// Equation(s):
// \inst|rd2[22]~260_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][22]~q  ) ) )

	.dataa(!\inst|regs[16][22]~q ),
	.datab(!\inst|regs[20][22]~q ),
	.datac(!\inst|regs[24][22]~q ),
	.datad(!\inst|regs[28][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[22]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[22]~260 .extended_lut = "off";
defparam \inst|rd2[22]~260 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[22]~260 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][22] .is_wysiwyg = "true";
defparam \inst|regs[17][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][22] .is_wysiwyg = "true";
defparam \inst|regs[21][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][22] .is_wysiwyg = "true";
defparam \inst|regs[25][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][22] .is_wysiwyg = "true";
defparam \inst|regs[29][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[22]~261 (
// Equation(s):
// \inst|rd2[22]~261_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][22]~q  ) ) )

	.dataa(!\inst|regs[17][22]~q ),
	.datab(!\inst|regs[21][22]~q ),
	.datac(!\inst|regs[25][22]~q ),
	.datad(!\inst|regs[29][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[22]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[22]~261 .extended_lut = "off";
defparam \inst|rd2[22]~261 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[22]~261 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][22] .is_wysiwyg = "true";
defparam \inst|regs[18][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][22] .is_wysiwyg = "true";
defparam \inst|regs[22][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][22] .is_wysiwyg = "true";
defparam \inst|regs[26][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][22] .is_wysiwyg = "true";
defparam \inst|regs[30][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[22]~262 (
// Equation(s):
// \inst|rd2[22]~262_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][22]~q  ) ) )

	.dataa(!\inst|regs[18][22]~q ),
	.datab(!\inst|regs[22][22]~q ),
	.datac(!\inst|regs[26][22]~q ),
	.datad(!\inst|regs[30][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[22]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[22]~262 .extended_lut = "off";
defparam \inst|rd2[22]~262 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[22]~262 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][22] .is_wysiwyg = "true";
defparam \inst|regs[19][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][22] .is_wysiwyg = "true";
defparam \inst|regs[23][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][22] .is_wysiwyg = "true";
defparam \inst|regs[27][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][22] .is_wysiwyg = "true";
defparam \inst|regs[31][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[22]~263 (
// Equation(s):
// \inst|rd2[22]~263_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][22]~q  ) ) )

	.dataa(!\inst|regs[19][22]~q ),
	.datab(!\inst|regs[23][22]~q ),
	.datac(!\inst|regs[27][22]~q ),
	.datad(!\inst|regs[31][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[22]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[22]~263 .extended_lut = "off";
defparam \inst|rd2[22]~263 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[22]~263 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[22]~264 (
// Equation(s):
// \inst|rd2[22]~264_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[22]~263_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[22]~262_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[22]~261_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[22]~260_combout  ) ) )

	.dataa(!\inst|rd2[22]~260_combout ),
	.datab(!\inst|rd2[22]~261_combout ),
	.datac(!\inst|rd2[22]~262_combout ),
	.datad(!\inst|rd2[22]~263_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[22]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[22]~264 .extended_lut = "off";
defparam \inst|rd2[22]~264 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[22]~264 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][22] .is_wysiwyg = "true";
defparam \inst|regs[12][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][22] .is_wysiwyg = "true";
defparam \inst|regs[13][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][22] .is_wysiwyg = "true";
defparam \inst|regs[14][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][22] .is_wysiwyg = "true";
defparam \inst|regs[15][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[22]~265 (
// Equation(s):
// \inst|rd2[22]~265_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][22]~q  ) ) )

	.dataa(!\inst|regs[12][22]~q ),
	.datab(!\inst|regs[13][22]~q ),
	.datac(!\inst|regs[14][22]~q ),
	.datad(!\inst|regs[15][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[22]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[22]~265 .extended_lut = "off";
defparam \inst|rd2[22]~265 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[22]~265 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][22] .is_wysiwyg = "true";
defparam \inst|regs[4][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][22] .is_wysiwyg = "true";
defparam \inst|regs[5][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][22] .is_wysiwyg = "true";
defparam \inst|regs[6][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][22] .is_wysiwyg = "true";
defparam \inst|regs[7][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[22]~266 (
// Equation(s):
// \inst|rd2[22]~266_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][22]~q  ) ) )

	.dataa(!\inst|regs[4][22]~q ),
	.datab(!\inst|regs[5][22]~q ),
	.datac(!\inst|regs[6][22]~q ),
	.datad(!\inst|regs[7][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[22]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[22]~266 .extended_lut = "off";
defparam \inst|rd2[22]~266 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[22]~266 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][22] .is_wysiwyg = "true";
defparam \inst|regs[1][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][22] .is_wysiwyg = "true";
defparam \inst|regs[2][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][22] .is_wysiwyg = "true";
defparam \inst|regs[3][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[22]~267 (
// Equation(s):
// \inst|rd2[22]~267_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][22]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][22]~q ),
	.datac(!\inst|regs[2][22]~q ),
	.datad(!\inst|regs[3][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[22]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[22]~267 .extended_lut = "off";
defparam \inst|rd2[22]~267 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[22]~267 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[22]~268 (
// Equation(s):
// \inst|rd2[22]~268_combout  = ( \inst|rd2[22]~267_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # ((\inst|rd2[22]~266_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[22]~265_combout )))) ) ) # ( !\inst|rd2[22]~267_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// ((\inst|rd2[22]~266_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[22]~265_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[22]~265_combout ),
	.datad(!\inst|rd2[22]~266_combout ),
	.datae(!\inst|rd2[22]~267_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[22]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[22]~268 .extended_lut = "off";
defparam \inst|rd2[22]~268 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd2[22]~268 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][22] .is_wysiwyg = "true";
defparam \inst|regs[8][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][22] .is_wysiwyg = "true";
defparam \inst|regs[9][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][22] .is_wysiwyg = "true";
defparam \inst|regs[10][22] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][22] .is_wysiwyg = "true";
defparam \inst|regs[11][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[22]~269 (
// Equation(s):
// \inst|rd2[22]~269_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][22]~q  ) ) )

	.dataa(!\inst|regs[8][22]~q ),
	.datab(!\inst|regs[9][22]~q ),
	.datac(!\inst|regs[10][22]~q ),
	.datad(!\inst|regs[11][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[22]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[22]~269 .extended_lut = "off";
defparam \inst|rd2[22]~269 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[22]~269 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[22]~270 (
// Equation(s):
// \inst|rd2[22]~270_combout  = ( \inst|rd2[22]~268_combout  & ( \inst|rd2[22]~269_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[22]~264_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[22]~268_combout  & ( \inst|rd2[22]~269_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[22]~264_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( \inst|rd2[22]~268_combout  & ( !\inst|rd2[22]~269_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[22]~264_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( !\inst|rd2[22]~268_combout  & ( !\inst|rd2[22]~269_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[22]~264_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[22]~264_combout ),
	.datae(!\inst|rd2[22]~268_combout ),
	.dataf(!\inst|rd2[22]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[22]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[22]~270 .extended_lut = "off";
defparam \inst|rd2[22]~270 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd2[22]~270 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[22]~270_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[22]~10 (
// Equation(s):
// \inst15|o[22]~10_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector8~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [22])))

	.dataa(!\inst4|Selector8~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[22]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[22]~10 .extended_lut = "off";
defparam \inst15|o[22]~10 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[22]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][22] (
	.clk(\clk~input_o ),
	.d(\inst15|o[22]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][22] .is_wysiwyg = "true";
defparam \inst|regs[16][22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[22]~288 (
// Equation(s):
// \inst|rd1[22]~288_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][22]~q  ) ) )

	.dataa(!\inst|regs[16][22]~q ),
	.datab(!\inst|regs[20][22]~q ),
	.datac(!\inst|regs[24][22]~q ),
	.datad(!\inst|regs[28][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[22]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[22]~288 .extended_lut = "off";
defparam \inst|rd1[22]~288 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[22]~288 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[22]~289 (
// Equation(s):
// \inst|rd1[22]~289_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][22]~q  ) ) )

	.dataa(!\inst|regs[17][22]~q ),
	.datab(!\inst|regs[21][22]~q ),
	.datac(!\inst|regs[25][22]~q ),
	.datad(!\inst|regs[29][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[22]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[22]~289 .extended_lut = "off";
defparam \inst|rd1[22]~289 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[22]~289 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[22]~290 (
// Equation(s):
// \inst|rd1[22]~290_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][22]~q  ) ) )

	.dataa(!\inst|regs[18][22]~q ),
	.datab(!\inst|regs[22][22]~q ),
	.datac(!\inst|regs[26][22]~q ),
	.datad(!\inst|regs[30][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[22]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[22]~290 .extended_lut = "off";
defparam \inst|rd1[22]~290 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[22]~290 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[22]~291 (
// Equation(s):
// \inst|rd1[22]~291_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][22]~q  ) ) )

	.dataa(!\inst|regs[19][22]~q ),
	.datab(!\inst|regs[23][22]~q ),
	.datac(!\inst|regs[27][22]~q ),
	.datad(!\inst|regs[31][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[22]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[22]~291 .extended_lut = "off";
defparam \inst|rd1[22]~291 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[22]~291 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[22]~292 (
// Equation(s):
// \inst|rd1[22]~292_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[22]~291_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[22]~290_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[22]~289_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[22]~288_combout  ) ) )

	.dataa(!\inst|rd1[22]~288_combout ),
	.datab(!\inst|rd1[22]~289_combout ),
	.datac(!\inst|rd1[22]~290_combout ),
	.datad(!\inst|rd1[22]~291_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[22]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[22]~292 .extended_lut = "off";
defparam \inst|rd1[22]~292 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[22]~292 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[22]~293 (
// Equation(s):
// \inst|rd1[22]~293_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][22]~q  ) ) )

	.dataa(!\inst|regs[12][22]~q ),
	.datab(!\inst|regs[13][22]~q ),
	.datac(!\inst|regs[14][22]~q ),
	.datad(!\inst|regs[15][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[22]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[22]~293 .extended_lut = "off";
defparam \inst|rd1[22]~293 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[22]~293 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[22]~294 (
// Equation(s):
// \inst|rd1[22]~294_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][22]~q  ) ) )

	.dataa(!\inst|regs[4][22]~q ),
	.datab(!\inst|regs[5][22]~q ),
	.datac(!\inst|regs[6][22]~q ),
	.datad(!\inst|regs[7][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[22]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[22]~294 .extended_lut = "off";
defparam \inst|rd1[22]~294 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[22]~294 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[22]~295 (
// Equation(s):
// \inst|rd1[22]~295_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][22]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][22]~q ),
	.datac(!\inst|regs[2][22]~q ),
	.datad(!\inst|regs[3][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[22]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[22]~295 .extended_lut = "off";
defparam \inst|rd1[22]~295 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[22]~295 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[22]~296 (
// Equation(s):
// \inst|rd1[22]~296_combout  = ( \inst|rd1[22]~295_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[22]~294_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[22]~293_combout )))) ) ) # ( !\inst|rd1[22]~295_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[22]~294_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[22]~293_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[22]~293_combout ),
	.datad(!\inst|rd1[22]~294_combout ),
	.datae(!\inst|rd1[22]~295_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[22]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[22]~296 .extended_lut = "off";
defparam \inst|rd1[22]~296 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[22]~296 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[22]~297 (
// Equation(s):
// \inst|rd1[22]~297_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][22]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][22]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][22]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][22]~q  ) ) )

	.dataa(!\inst|regs[8][22]~q ),
	.datab(!\inst|regs[9][22]~q ),
	.datac(!\inst|regs[10][22]~q ),
	.datad(!\inst|regs[11][22]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[22]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[22]~297 .extended_lut = "off";
defparam \inst|rd1[22]~297 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[22]~297 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[22]~298 (
// Equation(s):
// \inst|rd1[22]~298_combout  = ( \inst|rd1[22]~296_combout  & ( \inst|rd1[22]~297_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[22]~292_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[22]~296_combout  & ( \inst|rd1[22]~297_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[22]~292_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[22]~296_combout  & ( !\inst|rd1[22]~297_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[22]~292_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[22]~296_combout  & ( !\inst|rd1[22]~297_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[22]~292_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[22]~292_combout ),
	.datae(!\inst|rd1[22]~296_combout ),
	.dataf(!\inst|rd1[22]~297_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[22]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[22]~298 .extended_lut = "off";
defparam \inst|rd1[22]~298 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[22]~298 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~40 (
// Equation(s):
// \inst2|LessThan0~40_combout  = !\inst|rd1[22]~298_combout  $ (((!\inst17|alu_origin~1_combout  & ((!\inst|rd2[22]~270_combout ))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector8~0_combout ))))

	.dataa(!\inst4|Selector8~0_combout ),
	.datab(!\inst|rd1[22]~298_combout ),
	.datac(!\inst|rd2[22]~270_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~40 .extended_lut = "off";
defparam \inst2|LessThan0~40 .lut_mask = 64'h3C663C663C663C66;
defparam \inst2|LessThan0~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~41 (
// Equation(s):
// \inst2|LessThan0~41_combout  = (!\inst2|LessThan0~37_combout  & (!\inst2|LessThan0~38_combout  & (!\inst2|LessThan0~39_combout  & !\inst2|LessThan0~40_combout )))

	.dataa(!\inst2|LessThan0~37_combout ),
	.datab(!\inst2|LessThan0~38_combout ),
	.datac(!\inst2|LessThan0~39_combout ),
	.datad(!\inst2|LessThan0~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~41 .extended_lut = "off";
defparam \inst2|LessThan0~41 .lut_mask = 64'h8000800080008000;
defparam \inst2|LessThan0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~42 (
// Equation(s):
// \inst2|LessThan0~42_combout  = (!\inst|rd1[22]~298_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[22]~270_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector8~0_combout ))))

	.dataa(!\inst4|Selector8~0_combout ),
	.datab(!\inst|rd1[22]~298_combout ),
	.datac(!\inst|rd2[22]~270_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~42 .extended_lut = "off";
defparam \inst2|LessThan0~42 .lut_mask = 64'h0C440C440C440C44;
defparam \inst2|LessThan0~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~43 (
// Equation(s):
// \inst2|LessThan0~43_combout  = (!\inst|rd1[23]~287_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[23]~259_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector7~1_combout ))))

	.dataa(!\inst4|Selector7~1_combout ),
	.datab(!\inst|rd1[23]~287_combout ),
	.datac(!\inst|rd2[23]~259_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~43 .extended_lut = "off";
defparam \inst2|LessThan0~43 .lut_mask = 64'h0C440C440C440C44;
defparam \inst2|LessThan0~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~44 (
// Equation(s):
// \inst2|LessThan0~44_combout  = ( \inst17|alu_origin~1_combout  & ( \inst3|o[24]~16_combout  & ( (\inst4|Selector5~0_combout  & !\inst|rd1[25]~265_combout ) ) ) ) # ( !\inst17|alu_origin~1_combout  & ( \inst3|o[24]~16_combout  & ( 
// (!\inst|rd1[25]~265_combout  & \inst|rd2[25]~239_combout ) ) ) ) # ( \inst17|alu_origin~1_combout  & ( !\inst3|o[24]~16_combout  & ( (!\inst4|Selector5~0_combout  & (!\inst|rd1[25]~265_combout  & !\inst|rd1[24]~276_combout )) # (\inst4|Selector5~0_combout 
//  & ((!\inst|rd1[25]~265_combout ) # (!\inst|rd1[24]~276_combout ))) ) ) ) # ( !\inst17|alu_origin~1_combout  & ( !\inst3|o[24]~16_combout  & ( (!\inst|rd1[25]~265_combout  & ((!\inst|rd1[24]~276_combout ) # (\inst|rd2[25]~239_combout ))) # 
// (\inst|rd1[25]~265_combout  & (\inst|rd2[25]~239_combout  & !\inst|rd1[24]~276_combout )) ) ) )

	.dataa(!\inst4|Selector5~0_combout ),
	.datab(!\inst|rd1[25]~265_combout ),
	.datac(!\inst|rd2[25]~239_combout ),
	.datad(!\inst|rd1[24]~276_combout ),
	.datae(!\inst17|alu_origin~1_combout ),
	.dataf(!\inst3|o[24]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~44 .extended_lut = "off";
defparam \inst2|LessThan0~44 .lut_mask = 64'hCF0CDD440C0C4444;
defparam \inst2|LessThan0~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~45 (
// Equation(s):
// \inst2|LessThan0~45_combout  = ( \inst2|LessThan0~43_combout  & ( !\inst2|LessThan0~44_combout  & ( (\inst2|LessThan0~38_combout ) # (\inst2|LessThan0~37_combout ) ) ) ) # ( !\inst2|LessThan0~43_combout  & ( !\inst2|LessThan0~44_combout  & ( 
// (((!\inst2|LessThan0~42_combout ) # (\inst2|LessThan0~39_combout )) # (\inst2|LessThan0~38_combout )) # (\inst2|LessThan0~37_combout ) ) ) )

	.dataa(!\inst2|LessThan0~37_combout ),
	.datab(!\inst2|LessThan0~38_combout ),
	.datac(!\inst2|LessThan0~39_combout ),
	.datad(!\inst2|LessThan0~42_combout ),
	.datae(!\inst2|LessThan0~43_combout ),
	.dataf(!\inst2|LessThan0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~45 .extended_lut = "off";
defparam \inst2|LessThan0~45 .lut_mask = 64'hFF7F777700000000;
defparam \inst2|LessThan0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector2~0 (
// Equation(s):
// \inst4|Selector2~0_combout  = ((\inst20|altsyncram_component|auto_generated|q_a [28] & \inst4|Selector0~0_combout )) # (\inst4|Selector0~1_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\inst4|Selector0~0_combout ),
	.datac(!\inst4|Selector0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector2~0 .extended_lut = "off";
defparam \inst4|Selector2~0 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst4|Selector2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][28] .is_wysiwyg = "true";
defparam \inst|regs[20][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][28] .is_wysiwyg = "true";
defparam \inst|regs[24][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][28] .is_wysiwyg = "true";
defparam \inst|regs[28][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[28]~271 (
// Equation(s):
// \inst|rd2[28]~271_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][28]~q  ) ) )

	.dataa(!\inst|regs[16][28]~q ),
	.datab(!\inst|regs[20][28]~q ),
	.datac(!\inst|regs[24][28]~q ),
	.datad(!\inst|regs[28][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[28]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[28]~271 .extended_lut = "off";
defparam \inst|rd2[28]~271 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[28]~271 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][28] .is_wysiwyg = "true";
defparam \inst|regs[17][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][28] .is_wysiwyg = "true";
defparam \inst|regs[21][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][28] .is_wysiwyg = "true";
defparam \inst|regs[25][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][28] .is_wysiwyg = "true";
defparam \inst|regs[29][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[28]~272 (
// Equation(s):
// \inst|rd2[28]~272_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][28]~q  ) ) )

	.dataa(!\inst|regs[17][28]~q ),
	.datab(!\inst|regs[21][28]~q ),
	.datac(!\inst|regs[25][28]~q ),
	.datad(!\inst|regs[29][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[28]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[28]~272 .extended_lut = "off";
defparam \inst|rd2[28]~272 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[28]~272 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][28] .is_wysiwyg = "true";
defparam \inst|regs[18][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][28] .is_wysiwyg = "true";
defparam \inst|regs[22][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][28] .is_wysiwyg = "true";
defparam \inst|regs[26][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][28] .is_wysiwyg = "true";
defparam \inst|regs[30][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[28]~273 (
// Equation(s):
// \inst|rd2[28]~273_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][28]~q  ) ) )

	.dataa(!\inst|regs[18][28]~q ),
	.datab(!\inst|regs[22][28]~q ),
	.datac(!\inst|regs[26][28]~q ),
	.datad(!\inst|regs[30][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[28]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[28]~273 .extended_lut = "off";
defparam \inst|rd2[28]~273 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[28]~273 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][28] .is_wysiwyg = "true";
defparam \inst|regs[19][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][28] .is_wysiwyg = "true";
defparam \inst|regs[23][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][28] .is_wysiwyg = "true";
defparam \inst|regs[27][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][28] .is_wysiwyg = "true";
defparam \inst|regs[31][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[28]~274 (
// Equation(s):
// \inst|rd2[28]~274_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][28]~q  ) ) )

	.dataa(!\inst|regs[19][28]~q ),
	.datab(!\inst|regs[23][28]~q ),
	.datac(!\inst|regs[27][28]~q ),
	.datad(!\inst|regs[31][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[28]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[28]~274 .extended_lut = "off";
defparam \inst|rd2[28]~274 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[28]~274 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[28]~275 (
// Equation(s):
// \inst|rd2[28]~275_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[28]~274_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[28]~273_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[28]~272_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[28]~271_combout  ) ) )

	.dataa(!\inst|rd2[28]~271_combout ),
	.datab(!\inst|rd2[28]~272_combout ),
	.datac(!\inst|rd2[28]~273_combout ),
	.datad(!\inst|rd2[28]~274_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[28]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[28]~275 .extended_lut = "off";
defparam \inst|rd2[28]~275 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[28]~275 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][28] .is_wysiwyg = "true";
defparam \inst|regs[12][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][28] .is_wysiwyg = "true";
defparam \inst|regs[13][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][28] .is_wysiwyg = "true";
defparam \inst|regs[14][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][28] .is_wysiwyg = "true";
defparam \inst|regs[15][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[28]~276 (
// Equation(s):
// \inst|rd2[28]~276_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][28]~q  ) ) )

	.dataa(!\inst|regs[12][28]~q ),
	.datab(!\inst|regs[13][28]~q ),
	.datac(!\inst|regs[14][28]~q ),
	.datad(!\inst|regs[15][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[28]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[28]~276 .extended_lut = "off";
defparam \inst|rd2[28]~276 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[28]~276 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][28] .is_wysiwyg = "true";
defparam \inst|regs[4][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][28] .is_wysiwyg = "true";
defparam \inst|regs[5][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][28] .is_wysiwyg = "true";
defparam \inst|regs[6][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][28] .is_wysiwyg = "true";
defparam \inst|regs[7][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[28]~277 (
// Equation(s):
// \inst|rd2[28]~277_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][28]~q  ) ) )

	.dataa(!\inst|regs[4][28]~q ),
	.datab(!\inst|regs[5][28]~q ),
	.datac(!\inst|regs[6][28]~q ),
	.datad(!\inst|regs[7][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[28]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[28]~277 .extended_lut = "off";
defparam \inst|rd2[28]~277 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[28]~277 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][28] .is_wysiwyg = "true";
defparam \inst|regs[1][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|regs[2][28]~0 (
// Equation(s):
// \inst|regs[2][28]~0_combout  = !\inst15|o[28]~4_combout 

	.dataa(!\inst15|o[28]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|regs[2][28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|regs[2][28]~0 .extended_lut = "off";
defparam \inst|regs[2][28]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst|regs[2][28]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[2][28] (
	.clk(\clk~input_o ),
	.d(\inst|regs[2][28]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][28] .is_wysiwyg = "true";
defparam \inst|regs[2][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][28] .is_wysiwyg = "true";
defparam \inst|regs[3][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[28]~278 (
// Equation(s):
// \inst|rd2[28]~278_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( !\inst|regs[2][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][28]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][28]~q ),
	.datac(!\inst|regs[2][28]~q ),
	.datad(!\inst|regs[3][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[28]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[28]~278 .extended_lut = "off";
defparam \inst|rd2[28]~278 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd2[28]~278 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[28]~279 (
// Equation(s):
// \inst|rd2[28]~279_combout  = ( \inst|rd2[28]~278_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # ((\inst|rd2[28]~277_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[28]~276_combout )))) ) ) # ( !\inst|rd2[28]~278_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// ((\inst|rd2[28]~277_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[28]~276_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[28]~276_combout ),
	.datad(!\inst|rd2[28]~277_combout ),
	.datae(!\inst|rd2[28]~278_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[28]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[28]~279 .extended_lut = "off";
defparam \inst|rd2[28]~279 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd2[28]~279 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][28] .is_wysiwyg = "true";
defparam \inst|regs[8][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][28] .is_wysiwyg = "true";
defparam \inst|regs[9][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][28] .is_wysiwyg = "true";
defparam \inst|regs[10][28] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][28] .is_wysiwyg = "true";
defparam \inst|regs[11][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[28]~280 (
// Equation(s):
// \inst|rd2[28]~280_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][28]~q  ) ) )

	.dataa(!\inst|regs[8][28]~q ),
	.datab(!\inst|regs[9][28]~q ),
	.datac(!\inst|regs[10][28]~q ),
	.datad(!\inst|regs[11][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[28]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[28]~280 .extended_lut = "off";
defparam \inst|rd2[28]~280 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[28]~280 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[28]~281 (
// Equation(s):
// \inst|rd2[28]~281_combout  = ( \inst|rd2[28]~279_combout  & ( \inst|rd2[28]~280_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[28]~275_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[28]~279_combout  & ( \inst|rd2[28]~280_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[28]~275_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( \inst|rd2[28]~279_combout  & ( !\inst|rd2[28]~280_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[28]~275_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( !\inst|rd2[28]~279_combout  & ( !\inst|rd2[28]~280_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[28]~275_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[28]~275_combout ),
	.datae(!\inst|rd2[28]~279_combout ),
	.dataf(!\inst|rd2[28]~280_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[28]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[28]~281 .extended_lut = "off";
defparam \inst|rd2[28]~281 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd2[28]~281 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[28]~281_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[28]~4 (
// Equation(s):
// \inst15|o[28]~4_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector2~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [28])))

	.dataa(!\inst4|Selector2~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[28]~4 .extended_lut = "off";
defparam \inst15|o[28]~4 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[28]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][28] (
	.clk(\clk~input_o ),
	.d(\inst15|o[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][28] .is_wysiwyg = "true";
defparam \inst|regs[16][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[28]~299 (
// Equation(s):
// \inst|rd1[28]~299_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][28]~q  ) ) )

	.dataa(!\inst|regs[16][28]~q ),
	.datab(!\inst|regs[20][28]~q ),
	.datac(!\inst|regs[24][28]~q ),
	.datad(!\inst|regs[28][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[28]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[28]~299 .extended_lut = "off";
defparam \inst|rd1[28]~299 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[28]~299 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[28]~300 (
// Equation(s):
// \inst|rd1[28]~300_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][28]~q  ) ) )

	.dataa(!\inst|regs[17][28]~q ),
	.datab(!\inst|regs[21][28]~q ),
	.datac(!\inst|regs[25][28]~q ),
	.datad(!\inst|regs[29][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[28]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[28]~300 .extended_lut = "off";
defparam \inst|rd1[28]~300 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[28]~300 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[28]~301 (
// Equation(s):
// \inst|rd1[28]~301_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][28]~q  ) ) )

	.dataa(!\inst|regs[18][28]~q ),
	.datab(!\inst|regs[22][28]~q ),
	.datac(!\inst|regs[26][28]~q ),
	.datad(!\inst|regs[30][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[28]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[28]~301 .extended_lut = "off";
defparam \inst|rd1[28]~301 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[28]~301 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[28]~302 (
// Equation(s):
// \inst|rd1[28]~302_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][28]~q  ) ) )

	.dataa(!\inst|regs[19][28]~q ),
	.datab(!\inst|regs[23][28]~q ),
	.datac(!\inst|regs[27][28]~q ),
	.datad(!\inst|regs[31][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[28]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[28]~302 .extended_lut = "off";
defparam \inst|rd1[28]~302 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[28]~302 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[28]~303 (
// Equation(s):
// \inst|rd1[28]~303_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[28]~302_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[28]~301_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[28]~300_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[28]~299_combout  ) ) )

	.dataa(!\inst|rd1[28]~299_combout ),
	.datab(!\inst|rd1[28]~300_combout ),
	.datac(!\inst|rd1[28]~301_combout ),
	.datad(!\inst|rd1[28]~302_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[28]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[28]~303 .extended_lut = "off";
defparam \inst|rd1[28]~303 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[28]~303 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[28]~304 (
// Equation(s):
// \inst|rd1[28]~304_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][28]~q  ) ) )

	.dataa(!\inst|regs[12][28]~q ),
	.datab(!\inst|regs[13][28]~q ),
	.datac(!\inst|regs[14][28]~q ),
	.datad(!\inst|regs[15][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[28]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[28]~304 .extended_lut = "off";
defparam \inst|rd1[28]~304 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[28]~304 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[28]~305 (
// Equation(s):
// \inst|rd1[28]~305_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][28]~q  ) ) )

	.dataa(!\inst|regs[4][28]~q ),
	.datab(!\inst|regs[5][28]~q ),
	.datac(!\inst|regs[6][28]~q ),
	.datad(!\inst|regs[7][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[28]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[28]~305 .extended_lut = "off";
defparam \inst|rd1[28]~305 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[28]~305 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[28]~306 (
// Equation(s):
// \inst|rd1[28]~306_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( !\inst|regs[2][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][28]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][28]~q ),
	.datac(!\inst|regs[2][28]~q ),
	.datad(!\inst|regs[3][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[28]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[28]~306 .extended_lut = "off";
defparam \inst|rd1[28]~306 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rd1[28]~306 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[28]~307 (
// Equation(s):
// \inst|rd1[28]~307_combout  = ( \inst|rd1[28]~306_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[28]~305_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[28]~304_combout )))) ) ) # ( !\inst|rd1[28]~306_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[28]~305_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[28]~304_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[28]~304_combout ),
	.datad(!\inst|rd1[28]~305_combout ),
	.datae(!\inst|rd1[28]~306_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[28]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[28]~307 .extended_lut = "off";
defparam \inst|rd1[28]~307 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[28]~307 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[28]~308 (
// Equation(s):
// \inst|rd1[28]~308_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][28]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][28]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][28]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][28]~q  ) ) )

	.dataa(!\inst|regs[8][28]~q ),
	.datab(!\inst|regs[9][28]~q ),
	.datac(!\inst|regs[10][28]~q ),
	.datad(!\inst|regs[11][28]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[28]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[28]~308 .extended_lut = "off";
defparam \inst|rd1[28]~308 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[28]~308 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[28]~309 (
// Equation(s):
// \inst|rd1[28]~309_combout  = ( \inst|rd1[28]~307_combout  & ( \inst|rd1[28]~308_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[28]~303_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[28]~307_combout  & ( \inst|rd1[28]~308_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[28]~303_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[28]~307_combout  & ( !\inst|rd1[28]~308_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[28]~303_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[28]~307_combout  & ( !\inst|rd1[28]~308_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[28]~303_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[28]~303_combout ),
	.datae(!\inst|rd1[28]~307_combout ),
	.dataf(!\inst|rd1[28]~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[28]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[28]~309 .extended_lut = "off";
defparam \inst|rd1[28]~309 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[28]~309 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector3~0 (
// Equation(s):
// \inst4|Selector3~0_combout  = ((\inst20|altsyncram_component|auto_generated|q_a [27] & \inst4|Selector0~0_combout )) # (\inst4|Selector0~1_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\inst4|Selector0~0_combout ),
	.datac(!\inst4|Selector0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector3~0 .extended_lut = "off";
defparam \inst4|Selector3~0 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst4|Selector3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][27] .is_wysiwyg = "true";
defparam \inst|regs[20][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][27] .is_wysiwyg = "true";
defparam \inst|regs[24][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][27] .is_wysiwyg = "true";
defparam \inst|regs[28][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[27]~282 (
// Equation(s):
// \inst|rd2[27]~282_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][27]~q  ) ) )

	.dataa(!\inst|regs[16][27]~q ),
	.datab(!\inst|regs[20][27]~q ),
	.datac(!\inst|regs[24][27]~q ),
	.datad(!\inst|regs[28][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[27]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[27]~282 .extended_lut = "off";
defparam \inst|rd2[27]~282 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[27]~282 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][27] .is_wysiwyg = "true";
defparam \inst|regs[17][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][27] .is_wysiwyg = "true";
defparam \inst|regs[21][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][27] .is_wysiwyg = "true";
defparam \inst|regs[25][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][27] .is_wysiwyg = "true";
defparam \inst|regs[29][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[27]~283 (
// Equation(s):
// \inst|rd2[27]~283_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][27]~q  ) ) )

	.dataa(!\inst|regs[17][27]~q ),
	.datab(!\inst|regs[21][27]~q ),
	.datac(!\inst|regs[25][27]~q ),
	.datad(!\inst|regs[29][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[27]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[27]~283 .extended_lut = "off";
defparam \inst|rd2[27]~283 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[27]~283 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][27] .is_wysiwyg = "true";
defparam \inst|regs[18][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][27] .is_wysiwyg = "true";
defparam \inst|regs[22][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][27] .is_wysiwyg = "true";
defparam \inst|regs[26][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][27] .is_wysiwyg = "true";
defparam \inst|regs[30][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[27]~284 (
// Equation(s):
// \inst|rd2[27]~284_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][27]~q  ) ) )

	.dataa(!\inst|regs[18][27]~q ),
	.datab(!\inst|regs[22][27]~q ),
	.datac(!\inst|regs[26][27]~q ),
	.datad(!\inst|regs[30][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[27]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[27]~284 .extended_lut = "off";
defparam \inst|rd2[27]~284 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[27]~284 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][27] .is_wysiwyg = "true";
defparam \inst|regs[19][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][27] .is_wysiwyg = "true";
defparam \inst|regs[23][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][27] .is_wysiwyg = "true";
defparam \inst|regs[27][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][27] .is_wysiwyg = "true";
defparam \inst|regs[31][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[27]~285 (
// Equation(s):
// \inst|rd2[27]~285_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][27]~q  ) ) )

	.dataa(!\inst|regs[19][27]~q ),
	.datab(!\inst|regs[23][27]~q ),
	.datac(!\inst|regs[27][27]~q ),
	.datad(!\inst|regs[31][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[27]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[27]~285 .extended_lut = "off";
defparam \inst|rd2[27]~285 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[27]~285 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[27]~286 (
// Equation(s):
// \inst|rd2[27]~286_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[27]~285_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[27]~284_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[27]~283_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[27]~282_combout  ) ) )

	.dataa(!\inst|rd2[27]~282_combout ),
	.datab(!\inst|rd2[27]~283_combout ),
	.datac(!\inst|rd2[27]~284_combout ),
	.datad(!\inst|rd2[27]~285_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[27]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[27]~286 .extended_lut = "off";
defparam \inst|rd2[27]~286 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[27]~286 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][27] .is_wysiwyg = "true";
defparam \inst|regs[12][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][27] .is_wysiwyg = "true";
defparam \inst|regs[13][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][27] .is_wysiwyg = "true";
defparam \inst|regs[14][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][27] .is_wysiwyg = "true";
defparam \inst|regs[15][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[27]~287 (
// Equation(s):
// \inst|rd2[27]~287_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][27]~q  ) ) )

	.dataa(!\inst|regs[12][27]~q ),
	.datab(!\inst|regs[13][27]~q ),
	.datac(!\inst|regs[14][27]~q ),
	.datad(!\inst|regs[15][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[27]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[27]~287 .extended_lut = "off";
defparam \inst|rd2[27]~287 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[27]~287 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][27] .is_wysiwyg = "true";
defparam \inst|regs[4][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][27] .is_wysiwyg = "true";
defparam \inst|regs[5][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][27] .is_wysiwyg = "true";
defparam \inst|regs[6][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][27] .is_wysiwyg = "true";
defparam \inst|regs[7][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[27]~288 (
// Equation(s):
// \inst|rd2[27]~288_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][27]~q  ) ) )

	.dataa(!\inst|regs[4][27]~q ),
	.datab(!\inst|regs[5][27]~q ),
	.datac(!\inst|regs[6][27]~q ),
	.datad(!\inst|regs[7][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[27]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[27]~288 .extended_lut = "off";
defparam \inst|rd2[27]~288 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[27]~288 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][27] .is_wysiwyg = "true";
defparam \inst|regs[1][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][27] .is_wysiwyg = "true";
defparam \inst|regs[2][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][27] .is_wysiwyg = "true";
defparam \inst|regs[3][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[27]~289 (
// Equation(s):
// \inst|rd2[27]~289_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][27]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][27]~q ),
	.datac(!\inst|regs[2][27]~q ),
	.datad(!\inst|regs[3][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[27]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[27]~289 .extended_lut = "off";
defparam \inst|rd2[27]~289 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[27]~289 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[27]~290 (
// Equation(s):
// \inst|rd2[27]~290_combout  = ( \inst|rd2[27]~289_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # ((\inst|rd2[27]~288_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[27]~287_combout )))) ) ) # ( !\inst|rd2[27]~289_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// ((\inst|rd2[27]~288_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[27]~287_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[27]~287_combout ),
	.datad(!\inst|rd2[27]~288_combout ),
	.datae(!\inst|rd2[27]~289_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[27]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[27]~290 .extended_lut = "off";
defparam \inst|rd2[27]~290 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd2[27]~290 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][27] .is_wysiwyg = "true";
defparam \inst|regs[8][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][27] .is_wysiwyg = "true";
defparam \inst|regs[9][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][27] .is_wysiwyg = "true";
defparam \inst|regs[10][27] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][27] .is_wysiwyg = "true";
defparam \inst|regs[11][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[27]~291 (
// Equation(s):
// \inst|rd2[27]~291_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][27]~q  ) ) )

	.dataa(!\inst|regs[8][27]~q ),
	.datab(!\inst|regs[9][27]~q ),
	.datac(!\inst|regs[10][27]~q ),
	.datad(!\inst|regs[11][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[27]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[27]~291 .extended_lut = "off";
defparam \inst|rd2[27]~291 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[27]~291 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[27]~292 (
// Equation(s):
// \inst|rd2[27]~292_combout  = ( \inst|rd2[27]~290_combout  & ( \inst|rd2[27]~291_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[27]~286_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[27]~290_combout  & ( \inst|rd2[27]~291_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[27]~286_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( \inst|rd2[27]~290_combout  & ( !\inst|rd2[27]~291_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[27]~286_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( !\inst|rd2[27]~290_combout  & ( !\inst|rd2[27]~291_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[27]~286_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[27]~286_combout ),
	.datae(!\inst|rd2[27]~290_combout ),
	.dataf(!\inst|rd2[27]~291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[27]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[27]~292 .extended_lut = "off";
defparam \inst|rd2[27]~292 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd2[27]~292 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[27]~292_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[27]~5 (
// Equation(s):
// \inst15|o[27]~5_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector3~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [27])))

	.dataa(!\inst4|Selector3~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[27]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[27]~5 .extended_lut = "off";
defparam \inst15|o[27]~5 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[27]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][27] (
	.clk(\clk~input_o ),
	.d(\inst15|o[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][27] .is_wysiwyg = "true";
defparam \inst|regs[16][27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[27]~310 (
// Equation(s):
// \inst|rd1[27]~310_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][27]~q  ) ) )

	.dataa(!\inst|regs[16][27]~q ),
	.datab(!\inst|regs[20][27]~q ),
	.datac(!\inst|regs[24][27]~q ),
	.datad(!\inst|regs[28][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[27]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[27]~310 .extended_lut = "off";
defparam \inst|rd1[27]~310 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[27]~310 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[27]~311 (
// Equation(s):
// \inst|rd1[27]~311_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][27]~q  ) ) )

	.dataa(!\inst|regs[17][27]~q ),
	.datab(!\inst|regs[21][27]~q ),
	.datac(!\inst|regs[25][27]~q ),
	.datad(!\inst|regs[29][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[27]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[27]~311 .extended_lut = "off";
defparam \inst|rd1[27]~311 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[27]~311 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[27]~312 (
// Equation(s):
// \inst|rd1[27]~312_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][27]~q  ) ) )

	.dataa(!\inst|regs[18][27]~q ),
	.datab(!\inst|regs[22][27]~q ),
	.datac(!\inst|regs[26][27]~q ),
	.datad(!\inst|regs[30][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[27]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[27]~312 .extended_lut = "off";
defparam \inst|rd1[27]~312 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[27]~312 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[27]~313 (
// Equation(s):
// \inst|rd1[27]~313_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][27]~q  ) ) )

	.dataa(!\inst|regs[19][27]~q ),
	.datab(!\inst|regs[23][27]~q ),
	.datac(!\inst|regs[27][27]~q ),
	.datad(!\inst|regs[31][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[27]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[27]~313 .extended_lut = "off";
defparam \inst|rd1[27]~313 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[27]~313 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[27]~314 (
// Equation(s):
// \inst|rd1[27]~314_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[27]~313_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[27]~312_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[27]~311_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[27]~310_combout  ) ) )

	.dataa(!\inst|rd1[27]~310_combout ),
	.datab(!\inst|rd1[27]~311_combout ),
	.datac(!\inst|rd1[27]~312_combout ),
	.datad(!\inst|rd1[27]~313_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[27]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[27]~314 .extended_lut = "off";
defparam \inst|rd1[27]~314 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[27]~314 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[27]~315 (
// Equation(s):
// \inst|rd1[27]~315_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][27]~q  ) ) )

	.dataa(!\inst|regs[12][27]~q ),
	.datab(!\inst|regs[13][27]~q ),
	.datac(!\inst|regs[14][27]~q ),
	.datad(!\inst|regs[15][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[27]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[27]~315 .extended_lut = "off";
defparam \inst|rd1[27]~315 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[27]~315 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[27]~316 (
// Equation(s):
// \inst|rd1[27]~316_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][27]~q  ) ) )

	.dataa(!\inst|regs[4][27]~q ),
	.datab(!\inst|regs[5][27]~q ),
	.datac(!\inst|regs[6][27]~q ),
	.datad(!\inst|regs[7][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[27]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[27]~316 .extended_lut = "off";
defparam \inst|rd1[27]~316 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[27]~316 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[27]~317 (
// Equation(s):
// \inst|rd1[27]~317_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][27]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][27]~q ),
	.datac(!\inst|regs[2][27]~q ),
	.datad(!\inst|regs[3][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[27]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[27]~317 .extended_lut = "off";
defparam \inst|rd1[27]~317 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[27]~317 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[27]~318 (
// Equation(s):
// \inst|rd1[27]~318_combout  = ( \inst|rd1[27]~317_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[27]~316_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[27]~315_combout )))) ) ) # ( !\inst|rd1[27]~317_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[27]~316_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[27]~315_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[27]~315_combout ),
	.datad(!\inst|rd1[27]~316_combout ),
	.datae(!\inst|rd1[27]~317_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[27]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[27]~318 .extended_lut = "off";
defparam \inst|rd1[27]~318 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[27]~318 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[27]~319 (
// Equation(s):
// \inst|rd1[27]~319_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][27]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][27]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][27]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][27]~q  ) ) )

	.dataa(!\inst|regs[8][27]~q ),
	.datab(!\inst|regs[9][27]~q ),
	.datac(!\inst|regs[10][27]~q ),
	.datad(!\inst|regs[11][27]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[27]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[27]~319 .extended_lut = "off";
defparam \inst|rd1[27]~319 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[27]~319 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[27]~320 (
// Equation(s):
// \inst|rd1[27]~320_combout  = ( \inst|rd1[27]~318_combout  & ( \inst|rd1[27]~319_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[27]~314_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[27]~318_combout  & ( \inst|rd1[27]~319_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[27]~314_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[27]~318_combout  & ( !\inst|rd1[27]~319_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[27]~314_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[27]~318_combout  & ( !\inst|rd1[27]~319_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[27]~314_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[27]~314_combout ),
	.datae(!\inst|rd1[27]~318_combout ),
	.dataf(!\inst|rd1[27]~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[27]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[27]~320 .extended_lut = "off";
defparam \inst|rd1[27]~320 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[27]~320 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[28]~17 (
// Equation(s):
// \inst3|o[28]~17_combout  = (!\inst17|alu_origin~1_combout  & ((\inst|rd2[28]~281_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector2~0_combout ))

	.dataa(!\inst4|Selector2~0_combout ),
	.datab(!\inst|rd2[28]~281_combout ),
	.datac(!\inst17|alu_origin~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[28]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[28]~17 .extended_lut = "off";
defparam \inst3|o[28]~17 .lut_mask = 64'h3535353535353535;
defparam \inst3|o[28]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[27]~18 (
// Equation(s):
// \inst3|o[27]~18_combout  = (!\inst17|alu_origin~1_combout  & ((\inst|rd2[27]~292_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector3~0_combout ))

	.dataa(!\inst4|Selector3~0_combout ),
	.datab(!\inst|rd2[27]~292_combout ),
	.datac(!\inst17|alu_origin~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[27]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[27]~18 .extended_lut = "off";
defparam \inst3|o[27]~18 .lut_mask = 64'h3535353535353535;
defparam \inst3|o[27]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector4~0 (
// Equation(s):
// \inst4|Selector4~0_combout  = ((\inst20|altsyncram_component|auto_generated|q_a [26] & \inst4|Selector0~0_combout )) # (\inst4|Selector0~1_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\inst4|Selector0~0_combout ),
	.datac(!\inst4|Selector0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector4~0 .extended_lut = "off";
defparam \inst4|Selector4~0 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst4|Selector4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][26] .is_wysiwyg = "true";
defparam \inst|regs[20][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][26] .is_wysiwyg = "true";
defparam \inst|regs[24][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][26] .is_wysiwyg = "true";
defparam \inst|regs[28][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[26]~293 (
// Equation(s):
// \inst|rd2[26]~293_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][26]~q  ) ) )

	.dataa(!\inst|regs[16][26]~q ),
	.datab(!\inst|regs[20][26]~q ),
	.datac(!\inst|regs[24][26]~q ),
	.datad(!\inst|regs[28][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[26]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[26]~293 .extended_lut = "off";
defparam \inst|rd2[26]~293 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[26]~293 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][26] .is_wysiwyg = "true";
defparam \inst|regs[17][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][26] .is_wysiwyg = "true";
defparam \inst|regs[21][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][26] .is_wysiwyg = "true";
defparam \inst|regs[25][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][26] .is_wysiwyg = "true";
defparam \inst|regs[29][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[26]~294 (
// Equation(s):
// \inst|rd2[26]~294_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][26]~q  ) ) )

	.dataa(!\inst|regs[17][26]~q ),
	.datab(!\inst|regs[21][26]~q ),
	.datac(!\inst|regs[25][26]~q ),
	.datad(!\inst|regs[29][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[26]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[26]~294 .extended_lut = "off";
defparam \inst|rd2[26]~294 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[26]~294 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][26] .is_wysiwyg = "true";
defparam \inst|regs[18][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][26] .is_wysiwyg = "true";
defparam \inst|regs[22][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][26] .is_wysiwyg = "true";
defparam \inst|regs[26][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][26] .is_wysiwyg = "true";
defparam \inst|regs[30][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[26]~295 (
// Equation(s):
// \inst|rd2[26]~295_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][26]~q  ) ) )

	.dataa(!\inst|regs[18][26]~q ),
	.datab(!\inst|regs[22][26]~q ),
	.datac(!\inst|regs[26][26]~q ),
	.datad(!\inst|regs[30][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[26]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[26]~295 .extended_lut = "off";
defparam \inst|rd2[26]~295 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[26]~295 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][26] .is_wysiwyg = "true";
defparam \inst|regs[19][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][26] .is_wysiwyg = "true";
defparam \inst|regs[23][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][26] .is_wysiwyg = "true";
defparam \inst|regs[27][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][26] .is_wysiwyg = "true";
defparam \inst|regs[31][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[26]~296 (
// Equation(s):
// \inst|rd2[26]~296_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][26]~q  ) ) )

	.dataa(!\inst|regs[19][26]~q ),
	.datab(!\inst|regs[23][26]~q ),
	.datac(!\inst|regs[27][26]~q ),
	.datad(!\inst|regs[31][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[26]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[26]~296 .extended_lut = "off";
defparam \inst|rd2[26]~296 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[26]~296 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[26]~297 (
// Equation(s):
// \inst|rd2[26]~297_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[26]~296_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[26]~295_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[26]~294_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[26]~293_combout  ) ) )

	.dataa(!\inst|rd2[26]~293_combout ),
	.datab(!\inst|rd2[26]~294_combout ),
	.datac(!\inst|rd2[26]~295_combout ),
	.datad(!\inst|rd2[26]~296_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[26]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[26]~297 .extended_lut = "off";
defparam \inst|rd2[26]~297 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[26]~297 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][26] .is_wysiwyg = "true";
defparam \inst|regs[12][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][26] .is_wysiwyg = "true";
defparam \inst|regs[13][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][26] .is_wysiwyg = "true";
defparam \inst|regs[14][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][26] .is_wysiwyg = "true";
defparam \inst|regs[15][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[26]~298 (
// Equation(s):
// \inst|rd2[26]~298_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][26]~q  ) ) )

	.dataa(!\inst|regs[12][26]~q ),
	.datab(!\inst|regs[13][26]~q ),
	.datac(!\inst|regs[14][26]~q ),
	.datad(!\inst|regs[15][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[26]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[26]~298 .extended_lut = "off";
defparam \inst|rd2[26]~298 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[26]~298 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][26] .is_wysiwyg = "true";
defparam \inst|regs[4][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][26] .is_wysiwyg = "true";
defparam \inst|regs[5][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][26] .is_wysiwyg = "true";
defparam \inst|regs[6][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][26] .is_wysiwyg = "true";
defparam \inst|regs[7][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[26]~299 (
// Equation(s):
// \inst|rd2[26]~299_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][26]~q  ) ) )

	.dataa(!\inst|regs[4][26]~q ),
	.datab(!\inst|regs[5][26]~q ),
	.datac(!\inst|regs[6][26]~q ),
	.datad(!\inst|regs[7][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[26]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[26]~299 .extended_lut = "off";
defparam \inst|rd2[26]~299 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[26]~299 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][26] .is_wysiwyg = "true";
defparam \inst|regs[1][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][26] .is_wysiwyg = "true";
defparam \inst|regs[2][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][26] .is_wysiwyg = "true";
defparam \inst|regs[3][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[26]~300 (
// Equation(s):
// \inst|rd2[26]~300_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][26]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][26]~q ),
	.datac(!\inst|regs[2][26]~q ),
	.datad(!\inst|regs[3][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[26]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[26]~300 .extended_lut = "off";
defparam \inst|rd2[26]~300 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[26]~300 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[26]~301 (
// Equation(s):
// \inst|rd2[26]~301_combout  = ( \inst|rd2[26]~300_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # ((\inst|rd2[26]~299_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[26]~298_combout )))) ) ) # ( !\inst|rd2[26]~300_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// ((\inst|rd2[26]~299_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[26]~298_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[26]~298_combout ),
	.datad(!\inst|rd2[26]~299_combout ),
	.datae(!\inst|rd2[26]~300_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[26]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[26]~301 .extended_lut = "off";
defparam \inst|rd2[26]~301 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd2[26]~301 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][26] .is_wysiwyg = "true";
defparam \inst|regs[8][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][26] .is_wysiwyg = "true";
defparam \inst|regs[9][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][26] .is_wysiwyg = "true";
defparam \inst|regs[10][26] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][26] .is_wysiwyg = "true";
defparam \inst|regs[11][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[26]~302 (
// Equation(s):
// \inst|rd2[26]~302_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][26]~q  ) ) )

	.dataa(!\inst|regs[8][26]~q ),
	.datab(!\inst|regs[9][26]~q ),
	.datac(!\inst|regs[10][26]~q ),
	.datad(!\inst|regs[11][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[26]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[26]~302 .extended_lut = "off";
defparam \inst|rd2[26]~302 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[26]~302 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[26]~303 (
// Equation(s):
// \inst|rd2[26]~303_combout  = ( \inst|rd2[26]~301_combout  & ( \inst|rd2[26]~302_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[26]~297_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[26]~301_combout  & ( \inst|rd2[26]~302_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[26]~297_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( \inst|rd2[26]~301_combout  & ( !\inst|rd2[26]~302_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[26]~297_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( !\inst|rd2[26]~301_combout  & ( !\inst|rd2[26]~302_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[26]~297_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[26]~297_combout ),
	.datae(!\inst|rd2[26]~301_combout ),
	.dataf(!\inst|rd2[26]~302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[26]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[26]~303 .extended_lut = "off";
defparam \inst|rd2[26]~303 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd2[26]~303 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[26]~303_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[26]~6 (
// Equation(s):
// \inst15|o[26]~6_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector4~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [26])))

	.dataa(!\inst4|Selector4~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[26]~6 .extended_lut = "off";
defparam \inst15|o[26]~6 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[26]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][26] (
	.clk(\clk~input_o ),
	.d(\inst15|o[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][26] .is_wysiwyg = "true";
defparam \inst|regs[16][26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[26]~321 (
// Equation(s):
// \inst|rd1[26]~321_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][26]~q  ) ) )

	.dataa(!\inst|regs[16][26]~q ),
	.datab(!\inst|regs[20][26]~q ),
	.datac(!\inst|regs[24][26]~q ),
	.datad(!\inst|regs[28][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[26]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[26]~321 .extended_lut = "off";
defparam \inst|rd1[26]~321 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[26]~321 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[26]~322 (
// Equation(s):
// \inst|rd1[26]~322_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][26]~q  ) ) )

	.dataa(!\inst|regs[17][26]~q ),
	.datab(!\inst|regs[21][26]~q ),
	.datac(!\inst|regs[25][26]~q ),
	.datad(!\inst|regs[29][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[26]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[26]~322 .extended_lut = "off";
defparam \inst|rd1[26]~322 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[26]~322 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[26]~323 (
// Equation(s):
// \inst|rd1[26]~323_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][26]~q  ) ) )

	.dataa(!\inst|regs[18][26]~q ),
	.datab(!\inst|regs[22][26]~q ),
	.datac(!\inst|regs[26][26]~q ),
	.datad(!\inst|regs[30][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[26]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[26]~323 .extended_lut = "off";
defparam \inst|rd1[26]~323 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[26]~323 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[26]~324 (
// Equation(s):
// \inst|rd1[26]~324_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][26]~q  ) ) )

	.dataa(!\inst|regs[19][26]~q ),
	.datab(!\inst|regs[23][26]~q ),
	.datac(!\inst|regs[27][26]~q ),
	.datad(!\inst|regs[31][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[26]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[26]~324 .extended_lut = "off";
defparam \inst|rd1[26]~324 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[26]~324 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[26]~325 (
// Equation(s):
// \inst|rd1[26]~325_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[26]~324_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[26]~323_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[26]~322_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[26]~321_combout  ) ) )

	.dataa(!\inst|rd1[26]~321_combout ),
	.datab(!\inst|rd1[26]~322_combout ),
	.datac(!\inst|rd1[26]~323_combout ),
	.datad(!\inst|rd1[26]~324_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[26]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[26]~325 .extended_lut = "off";
defparam \inst|rd1[26]~325 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[26]~325 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[26]~326 (
// Equation(s):
// \inst|rd1[26]~326_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][26]~q  ) ) )

	.dataa(!\inst|regs[12][26]~q ),
	.datab(!\inst|regs[13][26]~q ),
	.datac(!\inst|regs[14][26]~q ),
	.datad(!\inst|regs[15][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[26]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[26]~326 .extended_lut = "off";
defparam \inst|rd1[26]~326 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[26]~326 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[26]~327 (
// Equation(s):
// \inst|rd1[26]~327_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][26]~q  ) ) )

	.dataa(!\inst|regs[4][26]~q ),
	.datab(!\inst|regs[5][26]~q ),
	.datac(!\inst|regs[6][26]~q ),
	.datad(!\inst|regs[7][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[26]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[26]~327 .extended_lut = "off";
defparam \inst|rd1[26]~327 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[26]~327 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[26]~328 (
// Equation(s):
// \inst|rd1[26]~328_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][26]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][26]~q ),
	.datac(!\inst|regs[2][26]~q ),
	.datad(!\inst|regs[3][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[26]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[26]~328 .extended_lut = "off";
defparam \inst|rd1[26]~328 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[26]~328 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[26]~329 (
// Equation(s):
// \inst|rd1[26]~329_combout  = ( \inst|rd1[26]~328_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[26]~327_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[26]~326_combout )))) ) ) # ( !\inst|rd1[26]~328_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[26]~327_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[26]~326_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[26]~326_combout ),
	.datad(!\inst|rd1[26]~327_combout ),
	.datae(!\inst|rd1[26]~328_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[26]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[26]~329 .extended_lut = "off";
defparam \inst|rd1[26]~329 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[26]~329 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[26]~330 (
// Equation(s):
// \inst|rd1[26]~330_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][26]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][26]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][26]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][26]~q  ) ) )

	.dataa(!\inst|regs[8][26]~q ),
	.datab(!\inst|regs[9][26]~q ),
	.datac(!\inst|regs[10][26]~q ),
	.datad(!\inst|regs[11][26]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[26]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[26]~330 .extended_lut = "off";
defparam \inst|rd1[26]~330 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[26]~330 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[26]~331 (
// Equation(s):
// \inst|rd1[26]~331_combout  = ( \inst|rd1[26]~329_combout  & ( \inst|rd1[26]~330_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[26]~325_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[26]~329_combout  & ( \inst|rd1[26]~330_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[26]~325_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[26]~329_combout  & ( !\inst|rd1[26]~330_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[26]~325_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[26]~329_combout  & ( !\inst|rd1[26]~330_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[26]~325_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[26]~325_combout ),
	.datae(!\inst|rd1[26]~329_combout ),
	.dataf(!\inst|rd1[26]~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[26]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[26]~331 .extended_lut = "off";
defparam \inst|rd1[26]~331 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[26]~331 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~46 (
// Equation(s):
// \inst2|LessThan0~46_combout  = !\inst|rd1[26]~331_combout  $ (((!\inst17|alu_origin~1_combout  & ((!\inst|rd2[26]~303_combout ))) # (\inst17|alu_origin~1_combout  & (!\inst4|Selector4~0_combout ))))

	.dataa(!\inst4|Selector4~0_combout ),
	.datab(!\inst|rd1[26]~331_combout ),
	.datac(!\inst|rd2[26]~303_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~46 .extended_lut = "off";
defparam \inst2|LessThan0~46 .lut_mask = 64'h3C663C663C663C66;
defparam \inst2|LessThan0~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~47 (
// Equation(s):
// \inst2|LessThan0~47_combout  = ( !\inst2|LessThan0~46_combout  & ( (!\inst|rd1[28]~309_combout  & (!\inst3|o[28]~17_combout  & (!\inst|rd1[27]~320_combout  $ (\inst3|o[27]~18_combout )))) # (\inst|rd1[28]~309_combout  & (\inst3|o[28]~17_combout  & 
// (!\inst|rd1[27]~320_combout  $ (\inst3|o[27]~18_combout )))) ) )

	.dataa(!\inst|rd1[28]~309_combout ),
	.datab(!\inst|rd1[27]~320_combout ),
	.datac(!\inst3|o[28]~17_combout ),
	.datad(!\inst3|o[27]~18_combout ),
	.datae(!\inst2|LessThan0~46_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~47 .extended_lut = "off";
defparam \inst2|LessThan0~47 .lut_mask = 64'h8421000084210000;
defparam \inst2|LessThan0~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~48 (
// Equation(s):
// \inst2|LessThan0~48_combout  = (!\inst|rd1[26]~331_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[26]~303_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector4~0_combout ))))

	.dataa(!\inst4|Selector4~0_combout ),
	.datab(!\inst|rd1[26]~331_combout ),
	.datac(!\inst|rd2[26]~303_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~48 .extended_lut = "off";
defparam \inst2|LessThan0~48 .lut_mask = 64'h0C440C440C440C44;
defparam \inst2|LessThan0~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~49 (
// Equation(s):
// \inst2|LessThan0~49_combout  = ( \inst2|LessThan0~48_combout  & ( (!\inst|rd1[28]~309_combout  & ((!\inst|rd1[27]~320_combout ) # ((\inst3|o[27]~18_combout ) # (\inst3|o[28]~17_combout )))) # (\inst|rd1[28]~309_combout  & (\inst3|o[28]~17_combout  & 
// ((!\inst|rd1[27]~320_combout ) # (\inst3|o[27]~18_combout )))) ) ) # ( !\inst2|LessThan0~48_combout  & ( (!\inst|rd1[28]~309_combout  & (((!\inst|rd1[27]~320_combout  & \inst3|o[27]~18_combout )) # (\inst3|o[28]~17_combout ))) # (\inst|rd1[28]~309_combout 
//  & (!\inst|rd1[27]~320_combout  & (\inst3|o[28]~17_combout  & \inst3|o[27]~18_combout ))) ) )

	.dataa(!\inst|rd1[28]~309_combout ),
	.datab(!\inst|rd1[27]~320_combout ),
	.datac(!\inst3|o[28]~17_combout ),
	.datad(!\inst3|o[27]~18_combout ),
	.datae(!\inst2|LessThan0~48_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~49 .extended_lut = "off";
defparam \inst2|LessThan0~49 .lut_mask = 64'h0A8E8EAF0A8E8EAF;
defparam \inst2|LessThan0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|Selector0~2 (
// Equation(s):
// \inst4|Selector0~2_combout  = ((\inst20|altsyncram_component|auto_generated|q_a [30] & \inst4|Selector0~0_combout )) # (\inst4|Selector0~1_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\inst4|Selector0~0_combout ),
	.datac(!\inst4|Selector0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Selector0~2 .extended_lut = "off";
defparam \inst4|Selector0~2 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst4|Selector0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[20][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[20][30] .is_wysiwyg = "true";
defparam \inst|regs[20][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[24][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[24][30] .is_wysiwyg = "true";
defparam \inst|regs[24][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[28][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[28][30] .is_wysiwyg = "true";
defparam \inst|regs[28][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[30]~315 (
// Equation(s):
// \inst|rd2[30]~315_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[28][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[24][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[20][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[16][30]~q  ) ) )

	.dataa(!\inst|regs[16][30]~q ),
	.datab(!\inst|regs[20][30]~q ),
	.datac(!\inst|regs[24][30]~q ),
	.datad(!\inst|regs[28][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[30]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[30]~315 .extended_lut = "off";
defparam \inst|rd2[30]~315 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[30]~315 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[17][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[17][30] .is_wysiwyg = "true";
defparam \inst|regs[17][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[21][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[21][30] .is_wysiwyg = "true";
defparam \inst|regs[21][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[25][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[25][30] .is_wysiwyg = "true";
defparam \inst|regs[25][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[29][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[29][30] .is_wysiwyg = "true";
defparam \inst|regs[29][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[30]~316 (
// Equation(s):
// \inst|rd2[30]~316_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[29][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[25][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[21][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[17][30]~q  ) ) )

	.dataa(!\inst|regs[17][30]~q ),
	.datab(!\inst|regs[21][30]~q ),
	.datac(!\inst|regs[25][30]~q ),
	.datad(!\inst|regs[29][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[30]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[30]~316 .extended_lut = "off";
defparam \inst|rd2[30]~316 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[30]~316 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[18][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[18][30] .is_wysiwyg = "true";
defparam \inst|regs[18][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[22][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[22][30] .is_wysiwyg = "true";
defparam \inst|regs[22][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[26][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[26][30] .is_wysiwyg = "true";
defparam \inst|regs[26][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[30][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[30][30] .is_wysiwyg = "true";
defparam \inst|regs[30][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[30]~317 (
// Equation(s):
// \inst|rd2[30]~317_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[30][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[26][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[22][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[18][30]~q  ) ) )

	.dataa(!\inst|regs[18][30]~q ),
	.datab(!\inst|regs[22][30]~q ),
	.datac(!\inst|regs[26][30]~q ),
	.datad(!\inst|regs[30][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[30]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[30]~317 .extended_lut = "off";
defparam \inst|rd2[30]~317 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[30]~317 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[19][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[19][30] .is_wysiwyg = "true";
defparam \inst|regs[19][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[23][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[23][30] .is_wysiwyg = "true";
defparam \inst|regs[23][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[27][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[27][30] .is_wysiwyg = "true";
defparam \inst|regs[27][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[31][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[31][30] .is_wysiwyg = "true";
defparam \inst|regs[31][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[30]~318 (
// Equation(s):
// \inst|rd2[30]~318_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[31][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[27][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[23][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( \inst|regs[19][30]~q  ) ) )

	.dataa(!\inst|regs[19][30]~q ),
	.datab(!\inst|regs[23][30]~q ),
	.datac(!\inst|regs[27][30]~q ),
	.datad(!\inst|regs[31][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[30]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[30]~318 .extended_lut = "off";
defparam \inst|rd2[30]~318 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[30]~318 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[30]~319 (
// Equation(s):
// \inst|rd2[30]~319_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[30]~318_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[30]~317_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[30]~316_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|rd2[30]~315_combout  ) ) )

	.dataa(!\inst|rd2[30]~315_combout ),
	.datab(!\inst|rd2[30]~316_combout ),
	.datac(!\inst|rd2[30]~317_combout ),
	.datad(!\inst|rd2[30]~318_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[30]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[30]~319 .extended_lut = "off";
defparam \inst|rd2[30]~319 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[30]~319 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[12][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[12][30] .is_wysiwyg = "true";
defparam \inst|regs[12][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[13][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[13][30] .is_wysiwyg = "true";
defparam \inst|regs[13][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[14][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[14][30] .is_wysiwyg = "true";
defparam \inst|regs[14][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[15][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[15][30] .is_wysiwyg = "true";
defparam \inst|regs[15][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[30]~320 (
// Equation(s):
// \inst|rd2[30]~320_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[15][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[14][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[13][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[12][30]~q  ) ) )

	.dataa(!\inst|regs[12][30]~q ),
	.datab(!\inst|regs[13][30]~q ),
	.datac(!\inst|regs[14][30]~q ),
	.datad(!\inst|regs[15][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[30]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[30]~320 .extended_lut = "off";
defparam \inst|rd2[30]~320 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[30]~320 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[4][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[4][30] .is_wysiwyg = "true";
defparam \inst|regs[4][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[5][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[5][30] .is_wysiwyg = "true";
defparam \inst|regs[5][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[6][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[6][30] .is_wysiwyg = "true";
defparam \inst|regs[6][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[7][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[7][30] .is_wysiwyg = "true";
defparam \inst|regs[7][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[30]~321 (
// Equation(s):
// \inst|rd2[30]~321_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[7][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[6][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[5][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[4][30]~q  ) ) )

	.dataa(!\inst|regs[4][30]~q ),
	.datab(!\inst|regs[5][30]~q ),
	.datac(!\inst|regs[6][30]~q ),
	.datad(!\inst|regs[7][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[30]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[30]~321 .extended_lut = "off";
defparam \inst|rd2[30]~321 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[30]~321 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[1][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[1][30] .is_wysiwyg = "true";
defparam \inst|regs[1][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[2][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[2][30] .is_wysiwyg = "true";
defparam \inst|regs[2][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[3][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[3][30] .is_wysiwyg = "true";
defparam \inst|regs[3][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[30]~322 (
// Equation(s):
// \inst|rd2[30]~322_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[3][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[2][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[1][30]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][30]~q ),
	.datac(!\inst|regs[2][30]~q ),
	.datad(!\inst|regs[3][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[30]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[30]~322 .extended_lut = "off";
defparam \inst|rd2[30]~322 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd2[30]~322 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[30]~323 (
// Equation(s):
// \inst|rd2[30]~323_combout  = ( \inst|rd2[30]~322_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & ((!\inst20|altsyncram_component|auto_generated|q_a [22]) # ((\inst|rd2[30]~321_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[30]~320_combout )))) ) ) # ( !\inst|rd2[30]~322_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [23] & (\inst20|altsyncram_component|auto_generated|q_a [22] & 
// ((\inst|rd2[30]~321_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [23] & (((\inst|rd2[30]~320_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\inst|rd2[30]~320_combout ),
	.datad(!\inst|rd2[30]~321_combout ),
	.datae(!\inst|rd2[30]~322_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[30]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[30]~323 .extended_lut = "off";
defparam \inst|rd2[30]~323 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd2[30]~323 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[8][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[8][30] .is_wysiwyg = "true";
defparam \inst|regs[8][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[9][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[9][30] .is_wysiwyg = "true";
defparam \inst|regs[9][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[10][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[10][30] .is_wysiwyg = "true";
defparam \inst|regs[10][30] .power_up = "low";
// synopsys translate_on

dffeas \inst|regs[11][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[11][30] .is_wysiwyg = "true";
defparam \inst|regs[11][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[30]~324 (
// Equation(s):
// \inst|rd2[30]~324_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[11][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[10][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[9][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( \inst|regs[8][30]~q  ) ) )

	.dataa(!\inst|regs[8][30]~q ),
	.datab(!\inst|regs[9][30]~q ),
	.datac(!\inst|regs[10][30]~q ),
	.datad(!\inst|regs[11][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[30]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[30]~324 .extended_lut = "off";
defparam \inst|rd2[30]~324 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd2[30]~324 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd2[30]~325 (
// Equation(s):
// \inst|rd2[30]~325_combout  = ( \inst|rd2[30]~323_combout  & ( \inst|rd2[30]~324_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[30]~319_combout )) # (\inst|rd2[12]~1_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( 
// !\inst|rd2[30]~323_combout  & ( \inst|rd2[30]~324_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[30]~319_combout )) # (\inst|rd2[12]~1_combout ) ) ) ) # ( \inst|rd2[30]~323_combout  & ( !\inst|rd2[30]~324_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [24] & \inst|rd2[30]~319_combout )) # (\inst|rd2[9]~0_combout ) ) ) ) # ( !\inst|rd2[30]~323_combout  & ( !\inst|rd2[30]~324_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [24] & 
// \inst|rd2[30]~319_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\inst|rd2[9]~0_combout ),
	.datac(!\inst|rd2[12]~1_combout ),
	.datad(!\inst|rd2[30]~319_combout ),
	.datae(!\inst|rd2[30]~323_combout ),
	.dataf(!\inst|rd2[30]~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd2[30]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd2[30]~325 .extended_lut = "off";
defparam \inst|rd2[30]~325 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd2[30]~325 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[30]~325_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[30]~2 (
// Equation(s):
// \inst15|o[30]~2_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector0~2_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [30])))

	.dataa(!\inst4|Selector0~2_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[30]~2 .extended_lut = "off";
defparam \inst15|o[30]~2 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[30]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][30] (
	.clk(\clk~input_o ),
	.d(\inst15|o[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][30] .is_wysiwyg = "true";
defparam \inst|regs[16][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[30]~343 (
// Equation(s):
// \inst|rd1[30]~343_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][30]~q  ) ) )

	.dataa(!\inst|regs[16][30]~q ),
	.datab(!\inst|regs[20][30]~q ),
	.datac(!\inst|regs[24][30]~q ),
	.datad(!\inst|regs[28][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[30]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[30]~343 .extended_lut = "off";
defparam \inst|rd1[30]~343 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[30]~343 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[30]~344 (
// Equation(s):
// \inst|rd1[30]~344_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][30]~q  ) ) )

	.dataa(!\inst|regs[17][30]~q ),
	.datab(!\inst|regs[21][30]~q ),
	.datac(!\inst|regs[25][30]~q ),
	.datad(!\inst|regs[29][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[30]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[30]~344 .extended_lut = "off";
defparam \inst|rd1[30]~344 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[30]~344 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[30]~345 (
// Equation(s):
// \inst|rd1[30]~345_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][30]~q  ) ) )

	.dataa(!\inst|regs[18][30]~q ),
	.datab(!\inst|regs[22][30]~q ),
	.datac(!\inst|regs[26][30]~q ),
	.datad(!\inst|regs[30][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[30]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[30]~345 .extended_lut = "off";
defparam \inst|rd1[30]~345 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[30]~345 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[30]~346 (
// Equation(s):
// \inst|rd1[30]~346_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][30]~q  ) ) )

	.dataa(!\inst|regs[19][30]~q ),
	.datab(!\inst|regs[23][30]~q ),
	.datac(!\inst|regs[27][30]~q ),
	.datad(!\inst|regs[31][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[30]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[30]~346 .extended_lut = "off";
defparam \inst|rd1[30]~346 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[30]~346 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[30]~347 (
// Equation(s):
// \inst|rd1[30]~347_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[30]~346_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[30]~345_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[30]~344_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[30]~343_combout  ) ) )

	.dataa(!\inst|rd1[30]~343_combout ),
	.datab(!\inst|rd1[30]~344_combout ),
	.datac(!\inst|rd1[30]~345_combout ),
	.datad(!\inst|rd1[30]~346_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[30]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[30]~347 .extended_lut = "off";
defparam \inst|rd1[30]~347 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[30]~347 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[30]~348 (
// Equation(s):
// \inst|rd1[30]~348_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][30]~q  ) ) )

	.dataa(!\inst|regs[12][30]~q ),
	.datab(!\inst|regs[13][30]~q ),
	.datac(!\inst|regs[14][30]~q ),
	.datad(!\inst|regs[15][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[30]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[30]~348 .extended_lut = "off";
defparam \inst|rd1[30]~348 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[30]~348 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[30]~349 (
// Equation(s):
// \inst|rd1[30]~349_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][30]~q  ) ) )

	.dataa(!\inst|regs[4][30]~q ),
	.datab(!\inst|regs[5][30]~q ),
	.datac(!\inst|regs[6][30]~q ),
	.datad(!\inst|regs[7][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[30]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[30]~349 .extended_lut = "off";
defparam \inst|rd1[30]~349 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[30]~349 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[30]~350 (
// Equation(s):
// \inst|rd1[30]~350_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][30]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][30]~q ),
	.datac(!\inst|regs[2][30]~q ),
	.datad(!\inst|regs[3][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[30]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[30]~350 .extended_lut = "off";
defparam \inst|rd1[30]~350 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[30]~350 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[30]~351 (
// Equation(s):
// \inst|rd1[30]~351_combout  = ( \inst|rd1[30]~350_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[30]~349_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[30]~348_combout )))) ) ) # ( !\inst|rd1[30]~350_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[30]~349_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[30]~348_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[30]~348_combout ),
	.datad(!\inst|rd1[30]~349_combout ),
	.datae(!\inst|rd1[30]~350_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[30]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[30]~351 .extended_lut = "off";
defparam \inst|rd1[30]~351 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[30]~351 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[30]~352 (
// Equation(s):
// \inst|rd1[30]~352_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][30]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][30]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][30]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][30]~q  ) ) )

	.dataa(!\inst|regs[8][30]~q ),
	.datab(!\inst|regs[9][30]~q ),
	.datac(!\inst|regs[10][30]~q ),
	.datad(!\inst|regs[11][30]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[30]~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[30]~352 .extended_lut = "off";
defparam \inst|rd1[30]~352 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[30]~352 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[30]~353 (
// Equation(s):
// \inst|rd1[30]~353_combout  = ( \inst|rd1[30]~351_combout  & ( \inst|rd1[30]~352_combout  & ( (((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[30]~347_combout )) # (\inst|rd1[12]~1_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( 
// !\inst|rd1[30]~351_combout  & ( \inst|rd1[30]~352_combout  & ( ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[30]~347_combout )) # (\inst|rd1[12]~1_combout ) ) ) ) # ( \inst|rd1[30]~351_combout  & ( !\inst|rd1[30]~352_combout  & ( 
// ((\inst20|altsyncram_component|auto_generated|q_a [19] & \inst|rd1[30]~347_combout )) # (\inst|rd1[9]~0_combout ) ) ) ) # ( !\inst|rd1[30]~351_combout  & ( !\inst|rd1[30]~352_combout  & ( (\inst20|altsyncram_component|auto_generated|q_a [19] & 
// \inst|rd1[30]~347_combout ) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[9]~0_combout ),
	.datac(!\inst|rd1[12]~1_combout ),
	.datad(!\inst|rd1[30]~347_combout ),
	.datae(!\inst|rd1[30]~351_combout ),
	.dataf(!\inst|rd1[30]~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[30]~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[30]~353 .extended_lut = "off";
defparam \inst|rd1[30]~353 .lut_mask = 64'h005533770F5F3F7F;
defparam \inst|rd1[30]~353 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|o[30]~19 (
// Equation(s):
// \inst3|o[30]~19_combout  = (!\inst17|alu_origin~1_combout  & ((\inst|rd2[30]~325_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector0~2_combout ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|Selector0~2_combout ),
	.datac(!\inst|rd2[30]~325_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|o[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|o[30]~19 .extended_lut = "off";
defparam \inst3|o[30]~19 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst3|o[30]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~50 (
// Equation(s):
// \inst2|LessThan0~50_combout  = ( \inst|rd1[30]~353_combout  & ( \inst3|o[30]~19_combout  & ( !\inst|rd1[29]~342_combout  $ (((!\inst17|alu_origin~1_combout  & ((\inst|rd2[29]~314_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector1~0_combout 
// )))) ) ) ) # ( !\inst|rd1[30]~353_combout  & ( !\inst3|o[30]~19_combout  & ( !\inst|rd1[29]~342_combout  $ (((!\inst17|alu_origin~1_combout  & ((\inst|rd2[29]~314_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector1~0_combout )))) ) ) )

	.dataa(!\inst4|Selector1~0_combout ),
	.datab(!\inst|rd1[29]~342_combout ),
	.datac(!\inst|rd2[29]~314_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(!\inst|rd1[30]~353_combout ),
	.dataf(!\inst3|o[30]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~50 .extended_lut = "off";
defparam \inst2|LessThan0~50 .lut_mask = 64'hC39900000000C399;
defparam \inst2|LessThan0~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~51 (
// Equation(s):
// \inst2|LessThan0~51_combout  = ( \inst2|LessThan0~49_combout  & ( \inst2|LessThan0~50_combout  ) ) # ( !\inst2|LessThan0~49_combout  & ( \inst2|LessThan0~50_combout  & ( (\inst2|LessThan0~47_combout  & ((!\inst2|LessThan0~45_combout ) # 
// ((!\inst2|LessThan0~36_combout  & \inst2|LessThan0~41_combout )))) ) ) )

	.dataa(!\inst2|LessThan0~36_combout ),
	.datab(!\inst2|LessThan0~41_combout ),
	.datac(!\inst2|LessThan0~45_combout ),
	.datad(!\inst2|LessThan0~47_combout ),
	.datae(!\inst2|LessThan0~49_combout ),
	.dataf(!\inst2|LessThan0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~51 .extended_lut = "off";
defparam \inst2|LessThan0~51 .lut_mask = 64'h0000000000F2FFFF;
defparam \inst2|LessThan0~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|LessThan0~52 (
// Equation(s):
// \inst2|LessThan0~52_combout  = ( \inst|rd1[30]~353_combout  & ( \inst3|o[30]~19_combout  & ( (!\inst|rd1[29]~342_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[29]~314_combout ))) # (\inst17|alu_origin~1_combout  & (\inst4|Selector1~0_combout 
// )))) ) ) ) # ( !\inst|rd1[30]~353_combout  & ( \inst3|o[30]~19_combout  ) ) # ( !\inst|rd1[30]~353_combout  & ( !\inst3|o[30]~19_combout  & ( (!\inst|rd1[29]~342_combout  & ((!\inst17|alu_origin~1_combout  & ((\inst|rd2[29]~314_combout ))) # 
// (\inst17|alu_origin~1_combout  & (\inst4|Selector1~0_combout )))) ) ) )

	.dataa(!\inst4|Selector1~0_combout ),
	.datab(!\inst|rd1[29]~342_combout ),
	.datac(!\inst|rd2[29]~314_combout ),
	.datad(!\inst17|alu_origin~1_combout ),
	.datae(!\inst|rd1[30]~353_combout ),
	.dataf(!\inst3|o[30]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|LessThan0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|LessThan0~52 .extended_lut = "off";
defparam \inst2|LessThan0~52 .lut_mask = 64'h0C440000FFFF0C44;
defparam \inst2|LessThan0~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector31~2 (
// Equation(s):
// \inst2|Selector31~2_combout  = ( !\inst17|alu_op[1]~1_combout  & ( ((!\inst17|alu_op[2]~2_combout  & ((!\inst17|Selector0~1_combout  & (\inst2|Add0~37_sumout )) # (\inst17|Selector0~1_combout  & ((\inst2|Add1~37_sumout )))))) ) ) # ( 
// \inst17|alu_op[1]~1_combout  & ( ((!\inst17|alu_op[2]~2_combout  & ((!\inst17|Selector0~1_combout  & (\inst|rd1[0]~122_combout  & \inst3|o[0]~4_combout )) # (\inst17|Selector0~1_combout  & ((\inst3|o[0]~4_combout ) # (\inst|rd1[0]~122_combout )))))) ) )

	.dataa(!\inst2|Add0~37_sumout ),
	.datab(!\inst17|Selector0~1_combout ),
	.datac(!\inst|rd1[0]~122_combout ),
	.datad(!\inst3|o[0]~4_combout ),
	.datae(!\inst17|alu_op[1]~1_combout ),
	.dataf(!\inst17|alu_op[2]~2_combout ),
	.datag(!\inst2|Add1~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector31~2 .extended_lut = "on";
defparam \inst2|Selector31~2 .lut_mask = 64'h4747033F00000000;
defparam \inst2|Selector31~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector31~0 (
// Equation(s):
// \inst2|Selector31~0_combout  = (!\inst17|alu_op[1]~1_combout  & (!\inst17|Selector0~1_combout  & \inst17|alu_op[2]~2_combout ))

	.dataa(!\inst17|alu_op[1]~1_combout ),
	.datab(!\inst17|Selector0~1_combout ),
	.datac(!\inst17|alu_op[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector31~0 .extended_lut = "off";
defparam \inst2|Selector31~0 .lut_mask = 64'h0808080808080808;
defparam \inst2|Selector31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Selector31~1 (
// Equation(s):
// \inst2|Selector31~1_combout  = ( \inst2|Selector31~2_combout  & ( \inst2|Selector31~0_combout  ) ) # ( !\inst2|Selector31~2_combout  & ( \inst2|Selector31~0_combout  & ( (!\inst|rd1[31]~111_combout  & (!\inst3|o[31]~3_combout  & 
// ((\inst2|LessThan0~52_combout ) # (\inst2|LessThan0~51_combout )))) # (\inst|rd1[31]~111_combout  & ((!\inst3|o[31]~3_combout ) # ((\inst2|LessThan0~52_combout ) # (\inst2|LessThan0~51_combout )))) ) ) ) # ( \inst2|Selector31~2_combout  & ( 
// !\inst2|Selector31~0_combout  ) )

	.dataa(!\inst|rd1[31]~111_combout ),
	.datab(!\inst3|o[31]~3_combout ),
	.datac(!\inst2|LessThan0~51_combout ),
	.datad(!\inst2|LessThan0~52_combout ),
	.datae(!\inst2|Selector31~2_combout ),
	.dataf(!\inst2|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Selector31~1 .extended_lut = "off";
defparam \inst2|Selector31~1 .lut_mask = 64'h0000FFFF4DDDFFFF;
defparam \inst2|Selector31~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst18|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\inst17|Decoder2~5_combout ),
	.portare(!\inst17|Decoder2~5_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|rd2[29]~314_combout }),
	.portaaddr({\inst2|Selector22~3_combout ,\inst2|Selector23~2_combout ,\inst2|Selector24~0_combout ,\inst2|Selector25~2_combout ,\inst2|Selector26~2_combout ,\inst2|Selector27~2_combout ,\inst2|Selector28~2_combout ,\inst2|Selector29~0_combout ,\inst2|Selector30~2_combout ,
\inst2|Selector31~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst18|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .init_file = "de1_data.mif";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 1023;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 1024;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 10;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \inst18|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \inst15|o[29]~3 (
// Equation(s):
// \inst15|o[29]~3_combout  = (!\inst15|o[0]~0_combout  & (\inst4|Selector1~0_combout )) # (\inst15|o[0]~0_combout  & ((\inst18|altsyncram_component|auto_generated|q_a [29])))

	.dataa(!\inst4|Selector1~0_combout ),
	.datab(!\inst15|o[0]~0_combout ),
	.datac(!\inst18|altsyncram_component|auto_generated|q_a [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|o[29]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|o[29]~3 .extended_lut = "off";
defparam \inst15|o[29]~3 .lut_mask = 64'h4747474747474747;
defparam \inst15|o[29]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|regs[16][29] (
	.clk(\clk~input_o ),
	.d(\inst15|o[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_reg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|regs[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|regs[16][29] .is_wysiwyg = "true";
defparam \inst|regs[16][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[29]~332 (
// Equation(s):
// \inst|rd1[29]~332_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[28][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[24][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[20][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[16][29]~q  ) ) )

	.dataa(!\inst|regs[16][29]~q ),
	.datab(!\inst|regs[20][29]~q ),
	.datac(!\inst|regs[24][29]~q ),
	.datad(!\inst|regs[28][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[29]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[29]~332 .extended_lut = "off";
defparam \inst|rd1[29]~332 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[29]~332 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[29]~333 (
// Equation(s):
// \inst|rd1[29]~333_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[29][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[25][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[21][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[17][29]~q  ) ) )

	.dataa(!\inst|regs[17][29]~q ),
	.datab(!\inst|regs[21][29]~q ),
	.datac(!\inst|regs[25][29]~q ),
	.datad(!\inst|regs[29][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[29]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[29]~333 .extended_lut = "off";
defparam \inst|rd1[29]~333 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[29]~333 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[29]~334 (
// Equation(s):
// \inst|rd1[29]~334_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[30][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[26][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[22][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[18][29]~q  ) ) )

	.dataa(!\inst|regs[18][29]~q ),
	.datab(!\inst|regs[22][29]~q ),
	.datac(!\inst|regs[26][29]~q ),
	.datad(!\inst|regs[30][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[29]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[29]~334 .extended_lut = "off";
defparam \inst|rd1[29]~334 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[29]~334 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[29]~335 (
// Equation(s):
// \inst|rd1[29]~335_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[31][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[27][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[23][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( \inst|regs[19][29]~q  ) ) )

	.dataa(!\inst|regs[19][29]~q ),
	.datab(!\inst|regs[23][29]~q ),
	.datac(!\inst|regs[27][29]~q ),
	.datad(!\inst|regs[31][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[29]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[29]~335 .extended_lut = "off";
defparam \inst|rd1[29]~335 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[29]~335 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[29]~336 (
// Equation(s):
// \inst|rd1[29]~336_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[29]~335_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[29]~334_combout  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[29]~333_combout  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|rd1[29]~332_combout  ) ) )

	.dataa(!\inst|rd1[29]~332_combout ),
	.datab(!\inst|rd1[29]~333_combout ),
	.datac(!\inst|rd1[29]~334_combout ),
	.datad(!\inst|rd1[29]~335_combout ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[29]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[29]~336 .extended_lut = "off";
defparam \inst|rd1[29]~336 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[29]~336 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[29]~337 (
// Equation(s):
// \inst|rd1[29]~337_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[15][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[14][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[13][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[12][29]~q  ) ) )

	.dataa(!\inst|regs[12][29]~q ),
	.datab(!\inst|regs[13][29]~q ),
	.datac(!\inst|regs[14][29]~q ),
	.datad(!\inst|regs[15][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[29]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[29]~337 .extended_lut = "off";
defparam \inst|rd1[29]~337 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[29]~337 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[29]~338 (
// Equation(s):
// \inst|rd1[29]~338_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[7][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[6][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[5][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[4][29]~q  ) ) )

	.dataa(!\inst|regs[4][29]~q ),
	.datab(!\inst|regs[5][29]~q ),
	.datac(!\inst|regs[6][29]~q ),
	.datad(!\inst|regs[7][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[29]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[29]~338 .extended_lut = "off";
defparam \inst|rd1[29]~338 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[29]~338 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[29]~339 (
// Equation(s):
// \inst|rd1[29]~339_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[3][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[2][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[1][29]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][29]~q ),
	.datac(!\inst|regs[2][29]~q ),
	.datad(!\inst|regs[3][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[29]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[29]~339 .extended_lut = "off";
defparam \inst|rd1[29]~339 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rd1[29]~339 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[29]~340 (
// Equation(s):
// \inst|rd1[29]~340_combout  = ( \inst|rd1[29]~339_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & ((!\inst20|altsyncram_component|auto_generated|q_a [17]) # ((\inst|rd1[29]~338_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[29]~337_combout )))) ) ) # ( !\inst|rd1[29]~339_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [18] & (\inst20|altsyncram_component|auto_generated|q_a [17] & 
// ((\inst|rd1[29]~338_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [18] & (((\inst|rd1[29]~337_combout )))) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\inst|rd1[29]~337_combout ),
	.datad(!\inst|rd1[29]~338_combout ),
	.datae(!\inst|rd1[29]~339_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[29]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[29]~340 .extended_lut = "off";
defparam \inst|rd1[29]~340 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rd1[29]~340 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[29]~341 (
// Equation(s):
// \inst|rd1[29]~341_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[11][29]~q  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// \inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[10][29]~q  ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[9][29]~q  ) ) ) # ( 
// !\inst20|altsyncram_component|auto_generated|q_a [15] & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( \inst|regs[8][29]~q  ) ) )

	.dataa(!\inst|regs[8][29]~q ),
	.datab(!\inst|regs[9][29]~q ),
	.datac(!\inst|regs[10][29]~q ),
	.datad(!\inst|regs[11][29]~q ),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[29]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[29]~341 .extended_lut = "off";
defparam \inst|rd1[29]~341 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rd1[29]~341 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rd1[29]~342 (
// Equation(s):
// \inst|rd1[29]~342_combout  = ( \inst|rd1[29]~341_combout  & ( \inst|rd1[12]~1_combout  ) ) # ( !\inst|rd1[29]~341_combout  & ( \inst|rd1[12]~1_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [19] & (((\inst|rd1[29]~340_combout  & 
// \inst|rd1[9]~0_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [19] & (((\inst|rd1[29]~340_combout  & \inst|rd1[9]~0_combout )) # (\inst|rd1[29]~336_combout ))) ) ) ) # ( \inst|rd1[29]~341_combout  & ( !\inst|rd1[12]~1_combout  & ( 
// (!\inst20|altsyncram_component|auto_generated|q_a [19] & (((\inst|rd1[29]~340_combout  & \inst|rd1[9]~0_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [19] & (((\inst|rd1[29]~340_combout  & \inst|rd1[9]~0_combout )) # 
// (\inst|rd1[29]~336_combout ))) ) ) ) # ( !\inst|rd1[29]~341_combout  & ( !\inst|rd1[12]~1_combout  & ( (!\inst20|altsyncram_component|auto_generated|q_a [19] & (((\inst|rd1[29]~340_combout  & \inst|rd1[9]~0_combout )))) # 
// (\inst20|altsyncram_component|auto_generated|q_a [19] & (((\inst|rd1[29]~340_combout  & \inst|rd1[9]~0_combout )) # (\inst|rd1[29]~336_combout ))) ) ) )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\inst|rd1[29]~336_combout ),
	.datac(!\inst|rd1[29]~340_combout ),
	.datad(!\inst|rd1[9]~0_combout ),
	.datae(!\inst|rd1[29]~341_combout ),
	.dataf(!\inst|rd1[12]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rd1[29]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rd1[29]~342 .extended_lut = "off";
defparam \inst|rd1[29]~342 .lut_mask = 64'h111F111F111FFFFF;
defparam \inst|rd1[29]~342 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~125 (
// Equation(s):
// \inst2|Add1~125_sumout  = SUM(( \inst|rd1[10]~144_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[10]~335_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a 
// [30])))) ) + ( \inst2|Add1~2  ))
// \inst2|Add1~126  = CARRY(( \inst|rd1[10]~144_combout  ) + ( (!\inst17|alu_origin~1_combout  & (((!\inst|rd2[10]~335_combout )))) # (\inst17|alu_origin~1_combout  & ((!\inst4|WideOr2~1_combout ) # ((!\inst20|altsyncram_component|auto_generated|q_a [30])))) 
// ) + ( \inst2|Add1~2  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst4|WideOr2~1_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [30]),
	.datad(!\inst|rd1[10]~144_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[10]~335_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~125_sumout ),
	.cout(\inst2|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~125 .extended_lut = "off";
defparam \inst2|Add1~125 .lut_mask = 64'h000001AB000000FF;
defparam \inst2|Add1~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~121 (
// Equation(s):
// \inst2|Add1~121_sumout  = SUM(( \inst|rd1[11]~133_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[11]~124_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[11]~124_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector19~1_combout )))) ) + ( \inst2|Add1~126  ))
// \inst2|Add1~122  = CARRY(( \inst|rd1[11]~133_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[11]~124_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[11]~124_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector19~1_combout )))) ) + ( \inst2|Add1~126  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector19~1_combout ),
	.datad(!\inst|rd1[11]~133_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[11]~124_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~121_sumout ),
	.cout(\inst2|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~121 .extended_lut = "off";
defparam \inst2|Add1~121 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~117 (
// Equation(s):
// \inst2|Add1~117_sumout  = SUM(( \inst|rd1[12]~177_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[12]~334_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[12]~334_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector18~0_combout )))) ) + ( \inst2|Add1~122  ))
// \inst2|Add1~118  = CARRY(( \inst|rd1[12]~177_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[12]~334_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[12]~334_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector18~0_combout )))) ) + ( \inst2|Add1~122  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector18~0_combout ),
	.datad(!\inst|rd1[12]~177_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[12]~334_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~117_sumout ),
	.cout(\inst2|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~117 .extended_lut = "off";
defparam \inst2|Add1~117 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~113 (
// Equation(s):
// \inst2|Add1~113_sumout  = SUM(( \inst|rd1[13]~166_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[13]~333_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[13]~333_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector17~2_combout )))) ) + ( \inst2|Add1~118  ))
// \inst2|Add1~114  = CARRY(( \inst|rd1[13]~166_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[13]~333_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[13]~333_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector17~2_combout )))) ) + ( \inst2|Add1~118  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector17~2_combout ),
	.datad(!\inst|rd1[13]~166_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[13]~333_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~113_sumout ),
	.cout(\inst2|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~113 .extended_lut = "off";
defparam \inst2|Add1~113 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~77 (
// Equation(s):
// \inst2|Add1~77_sumout  = SUM(( \inst|rd1[14]~155_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[14]~332_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[14]~332_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector16~0_combout )))) ) + ( \inst2|Add1~114  ))
// \inst2|Add1~78  = CARRY(( \inst|rd1[14]~155_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[14]~332_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[14]~332_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector16~0_combout )))) ) + ( \inst2|Add1~114  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector16~0_combout ),
	.datad(!\inst|rd1[14]~155_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[14]~332_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~77_sumout ),
	.cout(\inst2|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~77 .extended_lut = "off";
defparam \inst2|Add1~77 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~109 (
// Equation(s):
// \inst2|Add1~109_sumout  = SUM(( \inst|rd1[15]~221_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[15]~201_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[15]~201_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector15~0_combout )))) ) + ( \inst2|Add1~78  ))
// \inst2|Add1~110  = CARRY(( \inst|rd1[15]~221_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[15]~201_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[15]~201_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector15~0_combout )))) ) + ( \inst2|Add1~78  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector15~0_combout ),
	.datad(!\inst|rd1[15]~221_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[15]~201_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~109_sumout ),
	.cout(\inst2|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~109 .extended_lut = "off";
defparam \inst2|Add1~109 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~73 (
// Equation(s):
// \inst2|Add1~73_sumout  = SUM(( \inst|rd1[16]~210_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[16]~190_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[16]~190_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector14~0_combout )))) ) + ( \inst2|Add1~110  ))
// \inst2|Add1~74  = CARRY(( \inst|rd1[16]~210_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[16]~190_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[16]~190_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector14~0_combout )))) ) + ( \inst2|Add1~110  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector14~0_combout ),
	.datad(!\inst|rd1[16]~210_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[16]~190_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~73_sumout ),
	.cout(\inst2|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~73 .extended_lut = "off";
defparam \inst2|Add1~73 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~69 (
// Equation(s):
// \inst2|Add1~69_sumout  = SUM(( \inst|rd1[17]~199_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[17]~331_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[17]~331_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector13~0_combout )))) ) + ( \inst2|Add1~74  ))
// \inst2|Add1~70  = CARRY(( \inst|rd1[17]~199_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[17]~331_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[17]~331_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector13~0_combout )))) ) + ( \inst2|Add1~74  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector13~0_combout ),
	.datad(!\inst|rd1[17]~199_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[17]~331_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~69_sumout ),
	.cout(\inst2|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~69 .extended_lut = "off";
defparam \inst2|Add1~69 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~65 (
// Equation(s):
// \inst2|Add1~65_sumout  = SUM(( \inst|rd1[18]~188_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[18]~330_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[18]~330_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector12~0_combout )))) ) + ( \inst2|Add1~70  ))
// \inst2|Add1~66  = CARRY(( \inst|rd1[18]~188_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[18]~330_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[18]~330_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector12~0_combout )))) ) + ( \inst2|Add1~70  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector12~0_combout ),
	.datad(!\inst|rd1[18]~188_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[18]~330_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~65_sumout ),
	.cout(\inst2|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~65 .extended_lut = "off";
defparam \inst2|Add1~65 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~61 (
// Equation(s):
// \inst2|Add1~61_sumout  = SUM(( \inst|rd1[19]~254_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[19]~329_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[19]~329_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector11~3_combout )))) ) + ( \inst2|Add1~66  ))
// \inst2|Add1~62  = CARRY(( \inst|rd1[19]~254_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[19]~329_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[19]~329_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector11~3_combout )))) ) + ( \inst2|Add1~66  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector11~3_combout ),
	.datad(!\inst|rd1[19]~254_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[19]~329_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~61_sumout ),
	.cout(\inst2|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~61 .extended_lut = "off";
defparam \inst2|Add1~61 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~105 (
// Equation(s):
// \inst2|Add1~105_sumout  = SUM(( \inst|rd1[20]~243_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[20]~328_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[20]~328_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector10~1_combout )))) ) + ( \inst2|Add1~62  ))
// \inst2|Add1~106  = CARRY(( \inst|rd1[20]~243_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[20]~328_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[20]~328_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector10~1_combout )))) ) + ( \inst2|Add1~62  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector10~1_combout ),
	.datad(!\inst|rd1[20]~243_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[20]~328_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~105_sumout ),
	.cout(\inst2|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~105 .extended_lut = "off";
defparam \inst2|Add1~105 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~101 (
// Equation(s):
// \inst2|Add1~101_sumout  = SUM(( \inst|rd1[21]~232_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[21]~327_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[21]~327_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector9~0_combout )))) ) + ( \inst2|Add1~106  ))
// \inst2|Add1~102  = CARRY(( \inst|rd1[21]~232_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[21]~327_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[21]~327_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector9~0_combout )))) ) + ( \inst2|Add1~106  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector9~0_combout ),
	.datad(!\inst|rd1[21]~232_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[21]~327_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~101_sumout ),
	.cout(\inst2|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~101 .extended_lut = "off";
defparam \inst2|Add1~101 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~97 (
// Equation(s):
// \inst2|Add1~97_sumout  = SUM(( \inst|rd1[22]~298_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[22]~270_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[22]~270_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector8~0_combout )))) ) + ( \inst2|Add1~102  ))
// \inst2|Add1~98  = CARRY(( \inst|rd1[22]~298_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[22]~270_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[22]~270_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector8~0_combout )))) ) + ( \inst2|Add1~102  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector8~0_combout ),
	.datad(!\inst|rd1[22]~298_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[22]~270_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~97_sumout ),
	.cout(\inst2|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~97 .extended_lut = "off";
defparam \inst2|Add1~97 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~93 (
// Equation(s):
// \inst2|Add1~93_sumout  = SUM(( \inst|rd1[23]~287_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[23]~259_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[23]~259_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector7~1_combout )))) ) + ( \inst2|Add1~98  ))
// \inst2|Add1~94  = CARRY(( \inst|rd1[23]~287_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[23]~259_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[23]~259_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector7~1_combout )))) ) + ( \inst2|Add1~98  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector7~1_combout ),
	.datad(!\inst|rd1[23]~287_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[23]~259_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~93_sumout ),
	.cout(\inst2|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~93 .extended_lut = "off";
defparam \inst2|Add1~93 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~57 (
// Equation(s):
// \inst2|Add1~57_sumout  = SUM(( \inst|rd1[24]~276_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[24]~326_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[24]~326_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector6~0_combout )))) ) + ( \inst2|Add1~94  ))
// \inst2|Add1~58  = CARRY(( \inst|rd1[24]~276_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[24]~326_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[24]~326_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector6~0_combout )))) ) + ( \inst2|Add1~94  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector6~0_combout ),
	.datad(!\inst|rd1[24]~276_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[24]~326_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~57_sumout ),
	.cout(\inst2|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~57 .extended_lut = "off";
defparam \inst2|Add1~57 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~89 (
// Equation(s):
// \inst2|Add1~89_sumout  = SUM(( \inst|rd1[25]~265_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[25]~239_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[25]~239_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector5~0_combout )))) ) + ( \inst2|Add1~58  ))
// \inst2|Add1~90  = CARRY(( \inst|rd1[25]~265_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[25]~239_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[25]~239_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector5~0_combout )))) ) + ( \inst2|Add1~58  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector5~0_combout ),
	.datad(!\inst|rd1[25]~265_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[25]~239_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~89_sumout ),
	.cout(\inst2|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~89 .extended_lut = "off";
defparam \inst2|Add1~89 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~53 (
// Equation(s):
// \inst2|Add1~53_sumout  = SUM(( \inst|rd1[26]~331_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[26]~303_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[26]~303_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector4~0_combout )))) ) + ( \inst2|Add1~90  ))
// \inst2|Add1~54  = CARRY(( \inst|rd1[26]~331_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[26]~303_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[26]~303_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector4~0_combout )))) ) + ( \inst2|Add1~90  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector4~0_combout ),
	.datad(!\inst|rd1[26]~331_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[26]~303_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~53_sumout ),
	.cout(\inst2|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~53 .extended_lut = "off";
defparam \inst2|Add1~53 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~49 (
// Equation(s):
// \inst2|Add1~49_sumout  = SUM(( \inst|rd1[27]~320_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[27]~292_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[27]~292_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector3~0_combout )))) ) + ( \inst2|Add1~54  ))
// \inst2|Add1~50  = CARRY(( \inst|rd1[27]~320_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[27]~292_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[27]~292_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector3~0_combout )))) ) + ( \inst2|Add1~54  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector3~0_combout ),
	.datad(!\inst|rd1[27]~320_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[27]~292_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~49_sumout ),
	.cout(\inst2|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~49 .extended_lut = "off";
defparam \inst2|Add1~49 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~45 (
// Equation(s):
// \inst2|Add1~45_sumout  = SUM(( \inst|rd1[28]~309_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[28]~281_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[28]~281_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector2~0_combout )))) ) + ( \inst2|Add1~50  ))
// \inst2|Add1~46  = CARRY(( \inst|rd1[28]~309_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[28]~281_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[28]~281_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector2~0_combout )))) ) + ( \inst2|Add1~50  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector2~0_combout ),
	.datad(!\inst|rd1[28]~309_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[28]~281_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~45_sumout ),
	.cout(\inst2|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~45 .extended_lut = "off";
defparam \inst2|Add1~45 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~41 (
// Equation(s):
// \inst2|Add1~41_sumout  = SUM(( \inst|rd1[29]~342_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[29]~314_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[29]~314_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector1~0_combout )))) ) + ( \inst2|Add1~46  ))
// \inst2|Add1~42  = CARRY(( \inst|rd1[29]~342_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[29]~314_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[29]~314_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector1~0_combout )))) ) + ( \inst2|Add1~46  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector1~0_combout ),
	.datad(!\inst|rd1[29]~342_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[29]~314_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~41_sumout ),
	.cout(\inst2|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~41 .extended_lut = "off";
defparam \inst2|Add1~41 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9~6 (
// Equation(s):
// \inst9~6_combout  = ( !\inst2|Add1~17_sumout  & ( !\inst2|Add1~13_sumout  & ( (!\inst2|Add1~77_sumout  & (!\inst2|Add1~1_sumout  & (!\inst2|Add1~5_sumout  & !\inst2|Add1~9_sumout ))) ) ) )

	.dataa(!\inst2|Add1~77_sumout ),
	.datab(!\inst2|Add1~1_sumout ),
	.datac(!\inst2|Add1~5_sumout ),
	.datad(!\inst2|Add1~9_sumout ),
	.datae(!\inst2|Add1~17_sumout ),
	.dataf(!\inst2|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9~6 .extended_lut = "off";
defparam \inst9~6 .lut_mask = 64'h8000000000000000;
defparam \inst9~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9~7 (
// Equation(s):
// \inst9~7_combout  = (!\inst2|Add1~65_sumout  & (!\inst2|Add1~69_sumout  & !\inst2|Add1~73_sumout ))

	.dataa(!\inst2|Add1~65_sumout ),
	.datab(!\inst2|Add1~69_sumout ),
	.datac(!\inst2|Add1~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9~7 .extended_lut = "off";
defparam \inst9~7 .lut_mask = 64'h8080808080808080;
defparam \inst9~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9~0 (
// Equation(s):
// \inst9~0_combout  = ( \inst9~6_combout  & ( \inst9~7_combout  & ( (!\inst2|Add1~49_sumout  & (!\inst2|Add1~53_sumout  & (!\inst2|Add1~57_sumout  & !\inst2|Add1~61_sumout ))) ) ) )

	.dataa(!\inst2|Add1~49_sumout ),
	.datab(!\inst2|Add1~53_sumout ),
	.datac(!\inst2|Add1~57_sumout ),
	.datad(!\inst2|Add1~61_sumout ),
	.datae(!\inst9~6_combout ),
	.dataf(!\inst9~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9~0 .extended_lut = "off";
defparam \inst9~0 .lut_mask = 64'h0000000000008000;
defparam \inst9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~85 (
// Equation(s):
// \inst2|Add1~85_sumout  = SUM(( \inst|rd1[30]~353_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[30]~325_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[30]~325_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector0~2_combout )))) ) + ( \inst2|Add1~42  ))
// \inst2|Add1~86  = CARRY(( \inst|rd1[30]~353_combout  ) + ( (!\inst20|altsyncram_component|auto_generated|q_a [5] & (((!\inst|rd2[30]~325_combout )))) # (\inst20|altsyncram_component|auto_generated|q_a [5] & ((!\inst17|alu_origin~2_combout  & 
// ((!\inst|rd2[30]~325_combout ))) # (\inst17|alu_origin~2_combout  & (!\inst4|Selector0~2_combout )))) ) + ( \inst2|Add1~42  ))

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst17|alu_origin~2_combout ),
	.datac(!\inst4|Selector0~2_combout ),
	.datad(!\inst|rd1[30]~353_combout ),
	.datae(gnd),
	.dataf(!\inst|rd2[30]~325_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~85_sumout ),
	.cout(\inst2|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~85 .extended_lut = "off";
defparam \inst2|Add1~85 .lut_mask = 64'h000001EF000000FF;
defparam \inst2|Add1~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add1~81 (
// Equation(s):
// \inst2|Add1~81_sumout  = SUM(( \inst|rd1[31]~111_combout  ) + ( (!\inst17|alu_origin~1_combout  & (!\inst|rd2[31]~105_combout )) # (\inst17|alu_origin~1_combout  & (((!\inst20|altsyncram_component|auto_generated|q_a [31]) # (!\inst4|WideOr0~0_combout )))) 
// ) + ( \inst2|Add1~86  ))

	.dataa(!\inst17|alu_origin~1_combout ),
	.datab(!\inst|rd2[31]~105_combout ),
	.datac(!\inst20|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\inst|rd1[31]~111_combout ),
	.datae(gnd),
	.dataf(!\inst4|WideOr0~0_combout ),
	.datag(gnd),
	.cin(\inst2|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add1~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Add1~81 .extended_lut = "off";
defparam \inst2|Add1~81 .lut_mask = 64'h00002227000000FF;
defparam \inst2|Add1~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9~1 (
// Equation(s):
// \inst9~1_combout  = (\inst20|altsyncram_component|auto_generated|q_a [6] & \inst17|Decoder2~3_combout )

	.dataa(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst17|Decoder2~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9~1 .extended_lut = "off";
defparam \inst9~1 .lut_mask = 64'h1111111111111111;
defparam \inst9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9~2 (
// Equation(s):
// \inst9~2_combout  = ( !\inst2|Add1~37_sumout  & ( \inst9~1_combout  & ( (!\inst2|Add1~21_sumout  & (!\inst2|Add1~25_sumout  & (!\inst2|Add1~29_sumout  & !\inst2|Add1~33_sumout ))) ) ) )

	.dataa(!\inst2|Add1~21_sumout ),
	.datab(!\inst2|Add1~25_sumout ),
	.datac(!\inst2|Add1~29_sumout ),
	.datad(!\inst2|Add1~33_sumout ),
	.datae(!\inst2|Add1~37_sumout ),
	.dataf(!\inst9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9~2 .extended_lut = "off";
defparam \inst9~2 .lut_mask = 64'h0000000080000000;
defparam \inst9~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9~5 (
// Equation(s):
// \inst9~5_combout  = ( !\inst2|Add1~121_sumout  & ( !\inst2|Add1~125_sumout  & ( (!\inst2|Add1~105_sumout  & (!\inst2|Add1~109_sumout  & (!\inst2|Add1~113_sumout  & !\inst2|Add1~117_sumout ))) ) ) )

	.dataa(!\inst2|Add1~105_sumout ),
	.datab(!\inst2|Add1~109_sumout ),
	.datac(!\inst2|Add1~113_sumout ),
	.datad(!\inst2|Add1~117_sumout ),
	.datae(!\inst2|Add1~121_sumout ),
	.dataf(!\inst2|Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9~5 .extended_lut = "off";
defparam \inst9~5 .lut_mask = 64'h8000000000000000;
defparam \inst9~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9~3 (
// Equation(s):
// \inst9~3_combout  = ( \inst9~2_combout  & ( \inst9~5_combout  & ( (!\inst2|Add1~89_sumout  & (!\inst2|Add1~93_sumout  & (!\inst2|Add1~97_sumout  & !\inst2|Add1~101_sumout ))) ) ) )

	.dataa(!\inst2|Add1~89_sumout ),
	.datab(!\inst2|Add1~93_sumout ),
	.datac(!\inst2|Add1~97_sumout ),
	.datad(!\inst2|Add1~101_sumout ),
	.datae(!\inst9~2_combout ),
	.dataf(!\inst9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9~3 .extended_lut = "off";
defparam \inst9~3 .lut_mask = 64'h0000000000008000;
defparam \inst9~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9~4 (
// Equation(s):
// \inst9~4_combout  = ( !\inst2|Add1~85_sumout  & ( \inst9~3_combout  & ( (!\inst2|Add1~41_sumout  & (!\inst2|Add1~45_sumout  & (\inst9~0_combout  & !\inst2|Add1~81_sumout ))) ) ) )

	.dataa(!\inst2|Add1~41_sumout ),
	.datab(!\inst2|Add1~45_sumout ),
	.datac(!\inst9~0_combout ),
	.datad(!\inst2|Add1~81_sumout ),
	.datae(!\inst2|Add1~85_sumout ),
	.dataf(!\inst9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9~4 .extended_lut = "off";
defparam \inst9~4 .lut_mask = 64'h0000000008000000;
defparam \inst9~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~85 (
// Equation(s):
// \inst5|Add0~85_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst4|imm[10]~1_combout  & \inst17|WideOr1~0_combout ))) ) + ( \inst10|pc_value [10] ) + ( \inst5|Add0~90  ))
// \inst5|Add0~86  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst4|imm[10]~1_combout  & \inst17|WideOr1~0_combout ))) ) + ( \inst10|pc_value [10] ) + ( \inst5|Add0~90  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst4|imm[10]~1_combout ),
	.datad(!\inst17|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [10]),
	.datag(gnd),
	.cin(\inst5|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~85_sumout ),
	.cout(\inst5|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~85 .extended_lut = "off";
defparam \inst5|Add0~85 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~85 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[10] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[10] .is_wysiwyg = "true";
defparam \inst10|pc_value[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~81 (
// Equation(s):
// \inst5|Add0~81_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst4|Selector19~1_combout  & \inst17|WideOr1~0_combout ))) ) + ( \inst10|pc_value [11] ) + ( \inst5|Add0~86  ))
// \inst5|Add0~82  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst4|Selector19~1_combout  & \inst17|WideOr1~0_combout ))) ) + ( \inst10|pc_value [11] ) + ( \inst5|Add0~86  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst4|Selector19~1_combout ),
	.datad(!\inst17|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [11]),
	.datag(gnd),
	.cin(\inst5|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~81_sumout ),
	.cout(\inst5|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~81 .extended_lut = "off";
defparam \inst5|Add0~81 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~81 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[11] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[11] .is_wysiwyg = "true";
defparam \inst10|pc_value[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~77 (
// Equation(s):
// \inst5|Add0~77_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector18~0_combout ))) ) + ( \inst10|pc_value [12] ) + ( \inst5|Add0~82  ))
// \inst5|Add0~78  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector18~0_combout ))) ) + ( \inst10|pc_value [12] ) + ( \inst5|Add0~82  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector18~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [12]),
	.datag(gnd),
	.cin(\inst5|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~77_sumout ),
	.cout(\inst5|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~77 .extended_lut = "off";
defparam \inst5|Add0~77 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[12] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[12] .is_wysiwyg = "true";
defparam \inst10|pc_value[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~73 (
// Equation(s):
// \inst5|Add0~73_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector17~2_combout ))) ) + ( \inst10|pc_value [13] ) + ( \inst5|Add0~78  ))
// \inst5|Add0~74  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector17~2_combout ))) ) + ( \inst10|pc_value [13] ) + ( \inst5|Add0~78  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector17~2_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [13]),
	.datag(gnd),
	.cin(\inst5|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~73_sumout ),
	.cout(\inst5|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~73 .extended_lut = "off";
defparam \inst5|Add0~73 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~73 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[13] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[13] .is_wysiwyg = "true";
defparam \inst10|pc_value[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~69 (
// Equation(s):
// \inst5|Add0~69_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector16~0_combout ))) ) + ( \inst10|pc_value [14] ) + ( \inst5|Add0~74  ))
// \inst5|Add0~70  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector16~0_combout ))) ) + ( \inst10|pc_value [14] ) + ( \inst5|Add0~74  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector16~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [14]),
	.datag(gnd),
	.cin(\inst5|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~69_sumout ),
	.cout(\inst5|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~69 .extended_lut = "off";
defparam \inst5|Add0~69 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[14] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[14] .is_wysiwyg = "true";
defparam \inst10|pc_value[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~65 (
// Equation(s):
// \inst5|Add0~65_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector15~0_combout ))) ) + ( \inst10|pc_value [15] ) + ( \inst5|Add0~70  ))
// \inst5|Add0~66  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector15~0_combout ))) ) + ( \inst10|pc_value [15] ) + ( \inst5|Add0~70  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [15]),
	.datag(gnd),
	.cin(\inst5|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~65_sumout ),
	.cout(\inst5|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~65 .extended_lut = "off";
defparam \inst5|Add0~65 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~65 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[15] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[15] .is_wysiwyg = "true";
defparam \inst10|pc_value[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~61 (
// Equation(s):
// \inst5|Add0~61_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector14~0_combout ))) ) + ( \inst10|pc_value [16] ) + ( \inst5|Add0~66  ))
// \inst5|Add0~62  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector14~0_combout ))) ) + ( \inst10|pc_value [16] ) + ( \inst5|Add0~66  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [16]),
	.datag(gnd),
	.cin(\inst5|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~61_sumout ),
	.cout(\inst5|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~61 .extended_lut = "off";
defparam \inst5|Add0~61 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[16] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[16] .is_wysiwyg = "true";
defparam \inst10|pc_value[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~57 (
// Equation(s):
// \inst5|Add0~57_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector13~0_combout ))) ) + ( \inst10|pc_value [17] ) + ( \inst5|Add0~62  ))
// \inst5|Add0~58  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector13~0_combout ))) ) + ( \inst10|pc_value [17] ) + ( \inst5|Add0~62  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector13~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [17]),
	.datag(gnd),
	.cin(\inst5|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~57_sumout ),
	.cout(\inst5|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~57 .extended_lut = "off";
defparam \inst5|Add0~57 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[17] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[17] .is_wysiwyg = "true";
defparam \inst10|pc_value[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~53 (
// Equation(s):
// \inst5|Add0~53_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector12~0_combout ))) ) + ( \inst10|pc_value [18] ) + ( \inst5|Add0~58  ))
// \inst5|Add0~54  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector12~0_combout ))) ) + ( \inst10|pc_value [18] ) + ( \inst5|Add0~58  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [18]),
	.datag(gnd),
	.cin(\inst5|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~53_sumout ),
	.cout(\inst5|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~53 .extended_lut = "off";
defparam \inst5|Add0~53 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[18] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[18] .is_wysiwyg = "true";
defparam \inst10|pc_value[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~49 (
// Equation(s):
// \inst5|Add0~49_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector11~3_combout ))) ) + ( \inst10|pc_value [19] ) + ( \inst5|Add0~54  ))
// \inst5|Add0~50  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector11~3_combout ))) ) + ( \inst10|pc_value [19] ) + ( \inst5|Add0~54  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector11~3_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [19]),
	.datag(gnd),
	.cin(\inst5|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~49_sumout ),
	.cout(\inst5|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~49 .extended_lut = "off";
defparam \inst5|Add0~49 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[19] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[19] .is_wysiwyg = "true";
defparam \inst10|pc_value[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~45 (
// Equation(s):
// \inst5|Add0~45_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector10~1_combout ))) ) + ( \inst10|pc_value [20] ) + ( \inst5|Add0~50  ))
// \inst5|Add0~46  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector10~1_combout ))) ) + ( \inst10|pc_value [20] ) + ( \inst5|Add0~50  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector10~1_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [20]),
	.datag(gnd),
	.cin(\inst5|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~45_sumout ),
	.cout(\inst5|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~45 .extended_lut = "off";
defparam \inst5|Add0~45 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[20] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[20] .is_wysiwyg = "true";
defparam \inst10|pc_value[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~41 (
// Equation(s):
// \inst5|Add0~41_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector9~0_combout ))) ) + ( \inst10|pc_value [21] ) + ( \inst5|Add0~46  ))
// \inst5|Add0~42  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector9~0_combout ))) ) + ( \inst10|pc_value [21] ) + ( \inst5|Add0~46  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [21]),
	.datag(gnd),
	.cin(\inst5|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~41_sumout ),
	.cout(\inst5|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~41 .extended_lut = "off";
defparam \inst5|Add0~41 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[21] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[21] .is_wysiwyg = "true";
defparam \inst10|pc_value[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~37 (
// Equation(s):
// \inst5|Add0~37_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector8~0_combout ))) ) + ( \inst10|pc_value [22] ) + ( \inst5|Add0~42  ))
// \inst5|Add0~38  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector8~0_combout ))) ) + ( \inst10|pc_value [22] ) + ( \inst5|Add0~42  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [22]),
	.datag(gnd),
	.cin(\inst5|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~37_sumout ),
	.cout(\inst5|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~37 .extended_lut = "off";
defparam \inst5|Add0~37 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[22] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[22] .is_wysiwyg = "true";
defparam \inst10|pc_value[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~33 (
// Equation(s):
// \inst5|Add0~33_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector7~1_combout ))) ) + ( \inst10|pc_value [23] ) + ( \inst5|Add0~38  ))
// \inst5|Add0~34  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector7~1_combout ))) ) + ( \inst10|pc_value [23] ) + ( \inst5|Add0~38  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector7~1_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [23]),
	.datag(gnd),
	.cin(\inst5|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~33_sumout ),
	.cout(\inst5|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~33 .extended_lut = "off";
defparam \inst5|Add0~33 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[23] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[23] .is_wysiwyg = "true";
defparam \inst10|pc_value[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~29 (
// Equation(s):
// \inst5|Add0~29_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector6~0_combout ))) ) + ( \inst10|pc_value [24] ) + ( \inst5|Add0~34  ))
// \inst5|Add0~30  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector6~0_combout ))) ) + ( \inst10|pc_value [24] ) + ( \inst5|Add0~34  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [24]),
	.datag(gnd),
	.cin(\inst5|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~29_sumout ),
	.cout(\inst5|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~29 .extended_lut = "off";
defparam \inst5|Add0~29 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[24] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[24] .is_wysiwyg = "true";
defparam \inst10|pc_value[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~25 (
// Equation(s):
// \inst5|Add0~25_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector5~0_combout ))) ) + ( \inst10|pc_value [25] ) + ( \inst5|Add0~30  ))
// \inst5|Add0~26  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector5~0_combout ))) ) + ( \inst10|pc_value [25] ) + ( \inst5|Add0~30  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [25]),
	.datag(gnd),
	.cin(\inst5|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~25_sumout ),
	.cout(\inst5|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~25 .extended_lut = "off";
defparam \inst5|Add0~25 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[25] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[25] .is_wysiwyg = "true";
defparam \inst10|pc_value[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~21 (
// Equation(s):
// \inst5|Add0~21_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector4~0_combout ))) ) + ( \inst10|pc_value [26] ) + ( \inst5|Add0~26  ))
// \inst5|Add0~22  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector4~0_combout ))) ) + ( \inst10|pc_value [26] ) + ( \inst5|Add0~26  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [26]),
	.datag(gnd),
	.cin(\inst5|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~21_sumout ),
	.cout(\inst5|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~21 .extended_lut = "off";
defparam \inst5|Add0~21 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[26] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[26] .is_wysiwyg = "true";
defparam \inst10|pc_value[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~17 (
// Equation(s):
// \inst5|Add0~17_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector3~0_combout ))) ) + ( \inst10|pc_value [27] ) + ( \inst5|Add0~22  ))
// \inst5|Add0~18  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector3~0_combout ))) ) + ( \inst10|pc_value [27] ) + ( \inst5|Add0~22  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [27]),
	.datag(gnd),
	.cin(\inst5|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~17_sumout ),
	.cout(\inst5|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~17 .extended_lut = "off";
defparam \inst5|Add0~17 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[27] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[27] .is_wysiwyg = "true";
defparam \inst10|pc_value[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~13 (
// Equation(s):
// \inst5|Add0~13_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector2~0_combout ))) ) + ( \inst10|pc_value [28] ) + ( \inst5|Add0~18  ))
// \inst5|Add0~14  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector2~0_combout ))) ) + ( \inst10|pc_value [28] ) + ( \inst5|Add0~18  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [28]),
	.datag(gnd),
	.cin(\inst5|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~13_sumout ),
	.cout(\inst5|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~13 .extended_lut = "off";
defparam \inst5|Add0~13 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[28] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[28] .is_wysiwyg = "true";
defparam \inst10|pc_value[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~9 (
// Equation(s):
// \inst5|Add0~9_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector1~0_combout ))) ) + ( \inst10|pc_value [29] ) + ( \inst5|Add0~14  ))
// \inst5|Add0~10  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector1~0_combout ))) ) + ( \inst10|pc_value [29] ) + ( \inst5|Add0~14  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [29]),
	.datag(gnd),
	.cin(\inst5|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~9_sumout ),
	.cout(\inst5|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~9 .extended_lut = "off";
defparam \inst5|Add0~9 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[29] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[29] .is_wysiwyg = "true";
defparam \inst10|pc_value[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~5 (
// Equation(s):
// \inst5|Add0~5_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector0~2_combout ))) ) + ( \inst10|pc_value [30] ) + ( \inst5|Add0~10  ))
// \inst5|Add0~6  = CARRY(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|Selector0~2_combout ))) ) + ( \inst10|pc_value [30] ) + ( \inst5|Add0~10  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|Selector0~2_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [30]),
	.datag(gnd),
	.cin(\inst5|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~5_sumout ),
	.cout(\inst5|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~5 .extended_lut = "off";
defparam \inst5|Add0~5 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[30] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[30] .is_wysiwyg = "true";
defparam \inst10|pc_value[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Add0~1 (
// Equation(s):
// \inst5|Add0~1_sumout  = SUM(( (!\inst9~4_combout  & (!\inst20|altsyncram_component|auto_generated|q_a [3] & (\inst17|WideOr1~0_combout  & \inst4|imm[31]~0_combout ))) ) + ( \inst10|pc_value [31] ) + ( \inst5|Add0~6  ))

	.dataa(!\inst9~4_combout ),
	.datab(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst17|WideOr1~0_combout ),
	.datad(!\inst4|imm[31]~0_combout ),
	.datae(gnd),
	.dataf(!\inst10|pc_value [31]),
	.datag(gnd),
	.cin(\inst5|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|Add0~1 .extended_lut = "off";
defparam \inst5|Add0~1 .lut_mask = 64'h0000FF0000000008;
defparam \inst5|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|pc_value[31] (
	.clk(\clk~input_o ),
	.d(\inst5|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|pc_value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|pc_value[31] .is_wysiwyg = "true";
defparam \inst10|pc_value[31] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \display_reg[3]~input (
	.i(display_reg[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\display_reg[3]~input_o ));
// synopsys translate_off
defparam \display_reg[3]~input .bus_hold = "false";
defparam \display_reg[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \display_reg[0]~input (
	.i(display_reg[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\display_reg[0]~input_o ));
// synopsys translate_off
defparam \display_reg[0]~input .bus_hold = "false";
defparam \display_reg[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \display_reg[1]~input (
	.i(display_reg[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\display_reg[1]~input_o ));
// synopsys translate_off
defparam \display_reg[1]~input .bus_hold = "false";
defparam \display_reg[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~0 (
// Equation(s):
// \inst|rdisp[31]~0_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][31]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][31]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][31]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][31]~q  ) ) )

	.dataa(!\inst|regs[12][31]~q ),
	.datab(!\inst|regs[13][31]~q ),
	.datac(!\inst|regs[14][31]~q ),
	.datad(!\inst|regs[15][31]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~0 .extended_lut = "off";
defparam \inst|rdisp[31]~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[31]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \display_reg[2]~input (
	.i(display_reg[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\display_reg[2]~input_o ));
// synopsys translate_off
defparam \display_reg[2]~input .bus_hold = "false";
defparam \display_reg[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~1 (
// Equation(s):
// \inst|rdisp[31]~1_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][31]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][31]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][31]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][31]~q  ) ) )

	.dataa(!\inst|regs[4][31]~q ),
	.datab(!\inst|regs[5][31]~q ),
	.datac(!\inst|regs[6][31]~q ),
	.datad(!\inst|regs[7][31]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~1 .extended_lut = "off";
defparam \inst|rdisp[31]~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[31]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~2 (
// Equation(s):
// \inst|rdisp[31]~2_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][31]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][31]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][31]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][31]~q ),
	.datac(!\inst|regs[2][31]~q ),
	.datad(!\inst|regs[3][31]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~2 .extended_lut = "off";
defparam \inst|rdisp[31]~2 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[31]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~3 (
// Equation(s):
// \inst|rdisp[31]~3_combout  = ( \inst|rdisp[31]~2_combout  & ( (!\display_reg[3]~input_o  & (((!\display_reg[2]~input_o ) # (\inst|rdisp[31]~1_combout )))) # (\display_reg[3]~input_o  & (\inst|rdisp[31]~0_combout )) ) ) # ( !\inst|rdisp[31]~2_combout  & ( 
// (!\display_reg[3]~input_o  & (((\display_reg[2]~input_o  & \inst|rdisp[31]~1_combout )))) # (\display_reg[3]~input_o  & (\inst|rdisp[31]~0_combout )) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\inst|rdisp[31]~0_combout ),
	.datac(!\display_reg[2]~input_o ),
	.datad(!\inst|rdisp[31]~1_combout ),
	.datae(!\inst|rdisp[31]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~3 .extended_lut = "off";
defparam \inst|rdisp[31]~3 .lut_mask = 64'h111BB1BB111BB1BB;
defparam \inst|rdisp[31]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \display_reg[4]~input (
	.i(display_reg[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\display_reg[4]~input_o ));
// synopsys translate_off
defparam \display_reg[4]~input .bus_hold = "false";
defparam \display_reg[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~4 (
// Equation(s):
// \inst|rdisp[31]~4_combout  = ( !\display_reg[4]~input_o  & ( ((!\display_reg[3]~input_o  & ((\display_reg[1]~input_o ) # (\display_reg[0]~input_o )))) # (\display_reg[2]~input_o ) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[0]~input_o ),
	.datac(!\display_reg[1]~input_o ),
	.datad(!\display_reg[2]~input_o ),
	.datae(!\display_reg[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~4 .extended_lut = "off";
defparam \inst|rdisp[31]~4 .lut_mask = 64'h2AFF00002AFF0000;
defparam \inst|rdisp[31]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~5 (
// Equation(s):
// \inst|rdisp[31]~5_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][31]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][31]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][31]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][31]~q  ) ) )

	.dataa(!\inst|regs[16][31]~q ),
	.datab(!\inst|regs[20][31]~q ),
	.datac(!\inst|regs[24][31]~q ),
	.datad(!\inst|regs[28][31]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~5 .extended_lut = "off";
defparam \inst|rdisp[31]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[31]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~6 (
// Equation(s):
// \inst|rdisp[31]~6_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][31]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][31]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][31]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][31]~q  ) ) )

	.dataa(!\inst|regs[17][31]~q ),
	.datab(!\inst|regs[21][31]~q ),
	.datac(!\inst|regs[25][31]~q ),
	.datad(!\inst|regs[29][31]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~6 .extended_lut = "off";
defparam \inst|rdisp[31]~6 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[31]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~7 (
// Equation(s):
// \inst|rdisp[31]~7_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][31]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][31]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][31]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][31]~q  ) ) )

	.dataa(!\inst|regs[18][31]~q ),
	.datab(!\inst|regs[22][31]~q ),
	.datac(!\inst|regs[26][31]~q ),
	.datad(!\inst|regs[30][31]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~7 .extended_lut = "off";
defparam \inst|rdisp[31]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[31]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~8 (
// Equation(s):
// \inst|rdisp[31]~8_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][31]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][31]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][31]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][31]~q  ) ) )

	.dataa(!\inst|regs[19][31]~q ),
	.datab(!\inst|regs[23][31]~q ),
	.datac(!\inst|regs[27][31]~q ),
	.datad(!\inst|regs[31][31]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~8 .extended_lut = "off";
defparam \inst|rdisp[31]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[31]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~9 (
// Equation(s):
// \inst|rdisp[31]~9_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[31]~8_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[31]~7_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[31]~6_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[31]~5_combout  ) ) )

	.dataa(!\inst|rdisp[31]~5_combout ),
	.datab(!\inst|rdisp[31]~6_combout ),
	.datac(!\inst|rdisp[31]~7_combout ),
	.datad(!\inst|rdisp[31]~8_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~9 .extended_lut = "off";
defparam \inst|rdisp[31]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[31]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~10 (
// Equation(s):
// \inst|rdisp[31]~10_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][31]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][31]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][31]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][31]~q  ) ) )

	.dataa(!\inst|regs[8][31]~q ),
	.datab(!\inst|regs[9][31]~q ),
	.datac(!\inst|regs[10][31]~q ),
	.datad(!\inst|regs[11][31]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~10 .extended_lut = "off";
defparam \inst|rdisp[31]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[31]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~11 (
// Equation(s):
// \inst|rdisp[31]~11_combout  = (\display_reg[3]~input_o  & (!\display_reg[2]~input_o  & !\display_reg[4]~input_o ))

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\display_reg[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~11 .extended_lut = "off";
defparam \inst|rdisp[31]~11 .lut_mask = 64'h4040404040404040;
defparam \inst|rdisp[31]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[31]~12 (
// Equation(s):
// \inst|rdisp[31]~12_combout  = ( \inst|rdisp[31]~10_combout  & ( \inst|rdisp[31]~11_combout  ) ) # ( !\inst|rdisp[31]~10_combout  & ( \inst|rdisp[31]~11_combout  & ( (!\inst|rdisp[31]~3_combout  & (\display_reg[4]~input_o  & ((\inst|rdisp[31]~9_combout 
// )))) # (\inst|rdisp[31]~3_combout  & (((\display_reg[4]~input_o  & \inst|rdisp[31]~9_combout )) # (\inst|rdisp[31]~4_combout ))) ) ) ) # ( \inst|rdisp[31]~10_combout  & ( !\inst|rdisp[31]~11_combout  & ( (!\inst|rdisp[31]~3_combout  & 
// (\display_reg[4]~input_o  & ((\inst|rdisp[31]~9_combout )))) # (\inst|rdisp[31]~3_combout  & (((\display_reg[4]~input_o  & \inst|rdisp[31]~9_combout )) # (\inst|rdisp[31]~4_combout ))) ) ) ) # ( !\inst|rdisp[31]~10_combout  & ( !\inst|rdisp[31]~11_combout 
//  & ( (!\inst|rdisp[31]~3_combout  & (\display_reg[4]~input_o  & ((\inst|rdisp[31]~9_combout )))) # (\inst|rdisp[31]~3_combout  & (((\display_reg[4]~input_o  & \inst|rdisp[31]~9_combout )) # (\inst|rdisp[31]~4_combout ))) ) ) )

	.dataa(!\inst|rdisp[31]~3_combout ),
	.datab(!\display_reg[4]~input_o ),
	.datac(!\inst|rdisp[31]~4_combout ),
	.datad(!\inst|rdisp[31]~9_combout ),
	.datae(!\inst|rdisp[31]~10_combout ),
	.dataf(!\inst|rdisp[31]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[31]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[31]~12 .extended_lut = "off";
defparam \inst|rdisp[31]~12 .lut_mask = 64'h053705370537FFFF;
defparam \inst|rdisp[31]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[30]~13 (
// Equation(s):
// \inst|rdisp[30]~13_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][30]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][30]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][30]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][30]~q  ) ) )

	.dataa(!\inst|regs[12][30]~q ),
	.datab(!\inst|regs[13][30]~q ),
	.datac(!\inst|regs[14][30]~q ),
	.datad(!\inst|regs[15][30]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[30]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[30]~13 .extended_lut = "off";
defparam \inst|rdisp[30]~13 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[30]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[30]~14 (
// Equation(s):
// \inst|rdisp[30]~14_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][30]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][30]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][30]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][30]~q  ) ) )

	.dataa(!\inst|regs[4][30]~q ),
	.datab(!\inst|regs[5][30]~q ),
	.datac(!\inst|regs[6][30]~q ),
	.datad(!\inst|regs[7][30]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[30]~14 .extended_lut = "off";
defparam \inst|rdisp[30]~14 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[30]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[30]~15 (
// Equation(s):
// \inst|rdisp[30]~15_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][30]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][30]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][30]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][30]~q ),
	.datac(!\inst|regs[2][30]~q ),
	.datad(!\inst|regs[3][30]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[30]~15 .extended_lut = "off";
defparam \inst|rdisp[30]~15 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[30]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[30]~16 (
// Equation(s):
// \inst|rdisp[30]~16_combout  = ( \inst|rdisp[30]~15_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[30]~14_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[30]~13_combout )))) ) ) # ( 
// !\inst|rdisp[30]~15_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[30]~14_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[30]~13_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[30]~13_combout ),
	.datad(!\inst|rdisp[30]~14_combout ),
	.datae(!\inst|rdisp[30]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[30]~16 .extended_lut = "off";
defparam \inst|rdisp[30]~16 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[30]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[30]~17 (
// Equation(s):
// \inst|rdisp[30]~17_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][30]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][30]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][30]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][30]~q  ) ) )

	.dataa(!\inst|regs[16][30]~q ),
	.datab(!\inst|regs[20][30]~q ),
	.datac(!\inst|regs[24][30]~q ),
	.datad(!\inst|regs[28][30]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[30]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[30]~17 .extended_lut = "off";
defparam \inst|rdisp[30]~17 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[30]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[30]~18 (
// Equation(s):
// \inst|rdisp[30]~18_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][30]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][30]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][30]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][30]~q  ) ) )

	.dataa(!\inst|regs[17][30]~q ),
	.datab(!\inst|regs[21][30]~q ),
	.datac(!\inst|regs[25][30]~q ),
	.datad(!\inst|regs[29][30]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[30]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[30]~18 .extended_lut = "off";
defparam \inst|rdisp[30]~18 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[30]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[30]~19 (
// Equation(s):
// \inst|rdisp[30]~19_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][30]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][30]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][30]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][30]~q  ) ) )

	.dataa(!\inst|regs[18][30]~q ),
	.datab(!\inst|regs[22][30]~q ),
	.datac(!\inst|regs[26][30]~q ),
	.datad(!\inst|regs[30][30]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[30]~19 .extended_lut = "off";
defparam \inst|rdisp[30]~19 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[30]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[30]~20 (
// Equation(s):
// \inst|rdisp[30]~20_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][30]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][30]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][30]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][30]~q  ) ) )

	.dataa(!\inst|regs[19][30]~q ),
	.datab(!\inst|regs[23][30]~q ),
	.datac(!\inst|regs[27][30]~q ),
	.datad(!\inst|regs[31][30]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[30]~20 .extended_lut = "off";
defparam \inst|rdisp[30]~20 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[30]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[30]~21 (
// Equation(s):
// \inst|rdisp[30]~21_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[30]~20_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[30]~19_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[30]~18_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[30]~17_combout  ) ) )

	.dataa(!\inst|rdisp[30]~17_combout ),
	.datab(!\inst|rdisp[30]~18_combout ),
	.datac(!\inst|rdisp[30]~19_combout ),
	.datad(!\inst|rdisp[30]~20_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[30]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[30]~21 .extended_lut = "off";
defparam \inst|rdisp[30]~21 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[30]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[30]~22 (
// Equation(s):
// \inst|rdisp[30]~22_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][30]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][30]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][30]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][30]~q  ) ) )

	.dataa(!\inst|regs[8][30]~q ),
	.datab(!\inst|regs[9][30]~q ),
	.datac(!\inst|regs[10][30]~q ),
	.datad(!\inst|regs[11][30]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[30]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[30]~22 .extended_lut = "off";
defparam \inst|rdisp[30]~22 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[30]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[30]~23 (
// Equation(s):
// \inst|rdisp[30]~23_combout  = ( \inst|rdisp[30]~21_combout  & ( \inst|rdisp[30]~22_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[30]~16_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[30]~21_combout  & ( \inst|rdisp[30]~22_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[30]~16_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[30]~21_combout  & ( !\inst|rdisp[30]~22_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[30]~16_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[30]~21_combout  & ( !\inst|rdisp[30]~22_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[30]~16_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[30]~16_combout ),
	.datae(!\inst|rdisp[30]~21_combout ),
	.dataf(!\inst|rdisp[30]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[30]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[30]~23 .extended_lut = "off";
defparam \inst|rdisp[30]~23 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[30]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[29]~24 (
// Equation(s):
// \inst|rdisp[29]~24_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][29]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][29]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][29]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][29]~q  ) ) )

	.dataa(!\inst|regs[12][29]~q ),
	.datab(!\inst|regs[13][29]~q ),
	.datac(!\inst|regs[14][29]~q ),
	.datad(!\inst|regs[15][29]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[29]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[29]~24 .extended_lut = "off";
defparam \inst|rdisp[29]~24 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[29]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[29]~25 (
// Equation(s):
// \inst|rdisp[29]~25_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][29]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][29]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][29]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][29]~q  ) ) )

	.dataa(!\inst|regs[4][29]~q ),
	.datab(!\inst|regs[5][29]~q ),
	.datac(!\inst|regs[6][29]~q ),
	.datad(!\inst|regs[7][29]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[29]~25 .extended_lut = "off";
defparam \inst|rdisp[29]~25 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[29]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[29]~26 (
// Equation(s):
// \inst|rdisp[29]~26_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][29]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][29]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][29]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][29]~q ),
	.datac(!\inst|regs[2][29]~q ),
	.datad(!\inst|regs[3][29]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[29]~26 .extended_lut = "off";
defparam \inst|rdisp[29]~26 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[29]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[29]~27 (
// Equation(s):
// \inst|rdisp[29]~27_combout  = ( \inst|rdisp[29]~26_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[29]~25_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[29]~24_combout )))) ) ) # ( 
// !\inst|rdisp[29]~26_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[29]~25_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[29]~24_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[29]~24_combout ),
	.datad(!\inst|rdisp[29]~25_combout ),
	.datae(!\inst|rdisp[29]~26_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[29]~27 .extended_lut = "off";
defparam \inst|rdisp[29]~27 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[29]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[29]~28 (
// Equation(s):
// \inst|rdisp[29]~28_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][29]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][29]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][29]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][29]~q  ) ) )

	.dataa(!\inst|regs[16][29]~q ),
	.datab(!\inst|regs[20][29]~q ),
	.datac(!\inst|regs[24][29]~q ),
	.datad(!\inst|regs[28][29]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[29]~28 .extended_lut = "off";
defparam \inst|rdisp[29]~28 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[29]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[29]~29 (
// Equation(s):
// \inst|rdisp[29]~29_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][29]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][29]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][29]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][29]~q  ) ) )

	.dataa(!\inst|regs[17][29]~q ),
	.datab(!\inst|regs[21][29]~q ),
	.datac(!\inst|regs[25][29]~q ),
	.datad(!\inst|regs[29][29]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[29]~29 .extended_lut = "off";
defparam \inst|rdisp[29]~29 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[29]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[29]~30 (
// Equation(s):
// \inst|rdisp[29]~30_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][29]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][29]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][29]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][29]~q  ) ) )

	.dataa(!\inst|regs[18][29]~q ),
	.datab(!\inst|regs[22][29]~q ),
	.datac(!\inst|regs[26][29]~q ),
	.datad(!\inst|regs[30][29]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[29]~30 .extended_lut = "off";
defparam \inst|rdisp[29]~30 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[29]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[29]~31 (
// Equation(s):
// \inst|rdisp[29]~31_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][29]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][29]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][29]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][29]~q  ) ) )

	.dataa(!\inst|regs[19][29]~q ),
	.datab(!\inst|regs[23][29]~q ),
	.datac(!\inst|regs[27][29]~q ),
	.datad(!\inst|regs[31][29]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[29]~31 .extended_lut = "off";
defparam \inst|rdisp[29]~31 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[29]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[29]~32 (
// Equation(s):
// \inst|rdisp[29]~32_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[29]~31_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[29]~30_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[29]~29_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[29]~28_combout  ) ) )

	.dataa(!\inst|rdisp[29]~28_combout ),
	.datab(!\inst|rdisp[29]~29_combout ),
	.datac(!\inst|rdisp[29]~30_combout ),
	.datad(!\inst|rdisp[29]~31_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[29]~32 .extended_lut = "off";
defparam \inst|rdisp[29]~32 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[29]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[29]~33 (
// Equation(s):
// \inst|rdisp[29]~33_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][29]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][29]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][29]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][29]~q  ) ) )

	.dataa(!\inst|regs[8][29]~q ),
	.datab(!\inst|regs[9][29]~q ),
	.datac(!\inst|regs[10][29]~q ),
	.datad(!\inst|regs[11][29]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[29]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[29]~33 .extended_lut = "off";
defparam \inst|rdisp[29]~33 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[29]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[29]~34 (
// Equation(s):
// \inst|rdisp[29]~34_combout  = ( \inst|rdisp[29]~32_combout  & ( \inst|rdisp[29]~33_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[29]~27_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[29]~32_combout  & ( \inst|rdisp[29]~33_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[29]~27_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[29]~32_combout  & ( !\inst|rdisp[29]~33_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[29]~27_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[29]~32_combout  & ( !\inst|rdisp[29]~33_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[29]~27_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[29]~27_combout ),
	.datae(!\inst|rdisp[29]~32_combout ),
	.dataf(!\inst|rdisp[29]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[29]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[29]~34 .extended_lut = "off";
defparam \inst|rdisp[29]~34 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[29]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[28]~35 (
// Equation(s):
// \inst|rdisp[28]~35_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][28]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][28]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][28]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][28]~q  ) ) )

	.dataa(!\inst|regs[12][28]~q ),
	.datab(!\inst|regs[13][28]~q ),
	.datac(!\inst|regs[14][28]~q ),
	.datad(!\inst|regs[15][28]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[28]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[28]~35 .extended_lut = "off";
defparam \inst|rdisp[28]~35 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[28]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[28]~36 (
// Equation(s):
// \inst|rdisp[28]~36_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][28]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][28]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][28]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][28]~q  ) ) )

	.dataa(!\inst|regs[4][28]~q ),
	.datab(!\inst|regs[5][28]~q ),
	.datac(!\inst|regs[6][28]~q ),
	.datad(!\inst|regs[7][28]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[28]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[28]~36 .extended_lut = "off";
defparam \inst|rdisp[28]~36 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[28]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[28]~37 (
// Equation(s):
// \inst|rdisp[28]~37_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][28]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( !\inst|regs[2][28]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][28]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][28]~q ),
	.datac(!\inst|regs[2][28]~q ),
	.datad(!\inst|regs[3][28]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[28]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[28]~37 .extended_lut = "off";
defparam \inst|rdisp[28]~37 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rdisp[28]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[28]~38 (
// Equation(s):
// \inst|rdisp[28]~38_combout  = ( \inst|rdisp[28]~37_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[28]~36_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[28]~35_combout )))) ) ) # ( 
// !\inst|rdisp[28]~37_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[28]~36_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[28]~35_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[28]~35_combout ),
	.datad(!\inst|rdisp[28]~36_combout ),
	.datae(!\inst|rdisp[28]~37_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[28]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[28]~38 .extended_lut = "off";
defparam \inst|rdisp[28]~38 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[28]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[28]~39 (
// Equation(s):
// \inst|rdisp[28]~39_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][28]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][28]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][28]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][28]~q  ) ) )

	.dataa(!\inst|regs[16][28]~q ),
	.datab(!\inst|regs[20][28]~q ),
	.datac(!\inst|regs[24][28]~q ),
	.datad(!\inst|regs[28][28]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[28]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[28]~39 .extended_lut = "off";
defparam \inst|rdisp[28]~39 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[28]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[28]~40 (
// Equation(s):
// \inst|rdisp[28]~40_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][28]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][28]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][28]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][28]~q  ) ) )

	.dataa(!\inst|regs[17][28]~q ),
	.datab(!\inst|regs[21][28]~q ),
	.datac(!\inst|regs[25][28]~q ),
	.datad(!\inst|regs[29][28]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[28]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[28]~40 .extended_lut = "off";
defparam \inst|rdisp[28]~40 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[28]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[28]~41 (
// Equation(s):
// \inst|rdisp[28]~41_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][28]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][28]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][28]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][28]~q  ) ) )

	.dataa(!\inst|regs[18][28]~q ),
	.datab(!\inst|regs[22][28]~q ),
	.datac(!\inst|regs[26][28]~q ),
	.datad(!\inst|regs[30][28]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[28]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[28]~41 .extended_lut = "off";
defparam \inst|rdisp[28]~41 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[28]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[28]~42 (
// Equation(s):
// \inst|rdisp[28]~42_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][28]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][28]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][28]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][28]~q  ) ) )

	.dataa(!\inst|regs[19][28]~q ),
	.datab(!\inst|regs[23][28]~q ),
	.datac(!\inst|regs[27][28]~q ),
	.datad(!\inst|regs[31][28]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[28]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[28]~42 .extended_lut = "off";
defparam \inst|rdisp[28]~42 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[28]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[28]~43 (
// Equation(s):
// \inst|rdisp[28]~43_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[28]~42_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[28]~41_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[28]~40_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[28]~39_combout  ) ) )

	.dataa(!\inst|rdisp[28]~39_combout ),
	.datab(!\inst|rdisp[28]~40_combout ),
	.datac(!\inst|rdisp[28]~41_combout ),
	.datad(!\inst|rdisp[28]~42_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[28]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[28]~43 .extended_lut = "off";
defparam \inst|rdisp[28]~43 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[28]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[28]~44 (
// Equation(s):
// \inst|rdisp[28]~44_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][28]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][28]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][28]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][28]~q  ) ) )

	.dataa(!\inst|regs[8][28]~q ),
	.datab(!\inst|regs[9][28]~q ),
	.datac(!\inst|regs[10][28]~q ),
	.datad(!\inst|regs[11][28]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[28]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[28]~44 .extended_lut = "off";
defparam \inst|rdisp[28]~44 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[28]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[28]~45 (
// Equation(s):
// \inst|rdisp[28]~45_combout  = ( \inst|rdisp[28]~43_combout  & ( \inst|rdisp[28]~44_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[28]~38_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[28]~43_combout  & ( \inst|rdisp[28]~44_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[28]~38_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[28]~43_combout  & ( !\inst|rdisp[28]~44_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[28]~38_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[28]~43_combout  & ( !\inst|rdisp[28]~44_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[28]~38_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[28]~38_combout ),
	.datae(!\inst|rdisp[28]~43_combout ),
	.dataf(!\inst|rdisp[28]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[28]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[28]~45 .extended_lut = "off";
defparam \inst|rdisp[28]~45 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[28]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[27]~46 (
// Equation(s):
// \inst|rdisp[27]~46_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][27]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][27]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][27]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][27]~q  ) ) )

	.dataa(!\inst|regs[12][27]~q ),
	.datab(!\inst|regs[13][27]~q ),
	.datac(!\inst|regs[14][27]~q ),
	.datad(!\inst|regs[15][27]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[27]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[27]~46 .extended_lut = "off";
defparam \inst|rdisp[27]~46 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[27]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[27]~47 (
// Equation(s):
// \inst|rdisp[27]~47_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][27]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][27]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][27]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][27]~q  ) ) )

	.dataa(!\inst|regs[4][27]~q ),
	.datab(!\inst|regs[5][27]~q ),
	.datac(!\inst|regs[6][27]~q ),
	.datad(!\inst|regs[7][27]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[27]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[27]~47 .extended_lut = "off";
defparam \inst|rdisp[27]~47 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[27]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[27]~48 (
// Equation(s):
// \inst|rdisp[27]~48_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][27]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][27]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][27]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][27]~q ),
	.datac(!\inst|regs[2][27]~q ),
	.datad(!\inst|regs[3][27]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[27]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[27]~48 .extended_lut = "off";
defparam \inst|rdisp[27]~48 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[27]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[27]~49 (
// Equation(s):
// \inst|rdisp[27]~49_combout  = ( \inst|rdisp[27]~48_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[27]~47_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[27]~46_combout )))) ) ) # ( 
// !\inst|rdisp[27]~48_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[27]~47_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[27]~46_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[27]~46_combout ),
	.datad(!\inst|rdisp[27]~47_combout ),
	.datae(!\inst|rdisp[27]~48_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[27]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[27]~49 .extended_lut = "off";
defparam \inst|rdisp[27]~49 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[27]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[27]~50 (
// Equation(s):
// \inst|rdisp[27]~50_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][27]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][27]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][27]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][27]~q  ) ) )

	.dataa(!\inst|regs[16][27]~q ),
	.datab(!\inst|regs[20][27]~q ),
	.datac(!\inst|regs[24][27]~q ),
	.datad(!\inst|regs[28][27]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[27]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[27]~50 .extended_lut = "off";
defparam \inst|rdisp[27]~50 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[27]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[27]~51 (
// Equation(s):
// \inst|rdisp[27]~51_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][27]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][27]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][27]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][27]~q  ) ) )

	.dataa(!\inst|regs[17][27]~q ),
	.datab(!\inst|regs[21][27]~q ),
	.datac(!\inst|regs[25][27]~q ),
	.datad(!\inst|regs[29][27]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[27]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[27]~51 .extended_lut = "off";
defparam \inst|rdisp[27]~51 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[27]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[27]~52 (
// Equation(s):
// \inst|rdisp[27]~52_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][27]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][27]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][27]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][27]~q  ) ) )

	.dataa(!\inst|regs[18][27]~q ),
	.datab(!\inst|regs[22][27]~q ),
	.datac(!\inst|regs[26][27]~q ),
	.datad(!\inst|regs[30][27]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[27]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[27]~52 .extended_lut = "off";
defparam \inst|rdisp[27]~52 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[27]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[27]~53 (
// Equation(s):
// \inst|rdisp[27]~53_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][27]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][27]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][27]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][27]~q  ) ) )

	.dataa(!\inst|regs[19][27]~q ),
	.datab(!\inst|regs[23][27]~q ),
	.datac(!\inst|regs[27][27]~q ),
	.datad(!\inst|regs[31][27]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[27]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[27]~53 .extended_lut = "off";
defparam \inst|rdisp[27]~53 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[27]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[27]~54 (
// Equation(s):
// \inst|rdisp[27]~54_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[27]~53_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[27]~52_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[27]~51_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[27]~50_combout  ) ) )

	.dataa(!\inst|rdisp[27]~50_combout ),
	.datab(!\inst|rdisp[27]~51_combout ),
	.datac(!\inst|rdisp[27]~52_combout ),
	.datad(!\inst|rdisp[27]~53_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[27]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[27]~54 .extended_lut = "off";
defparam \inst|rdisp[27]~54 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[27]~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[27]~55 (
// Equation(s):
// \inst|rdisp[27]~55_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][27]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][27]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][27]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][27]~q  ) ) )

	.dataa(!\inst|regs[8][27]~q ),
	.datab(!\inst|regs[9][27]~q ),
	.datac(!\inst|regs[10][27]~q ),
	.datad(!\inst|regs[11][27]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[27]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[27]~55 .extended_lut = "off";
defparam \inst|rdisp[27]~55 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[27]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[27]~56 (
// Equation(s):
// \inst|rdisp[27]~56_combout  = ( \inst|rdisp[27]~54_combout  & ( \inst|rdisp[27]~55_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[27]~49_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[27]~54_combout  & ( \inst|rdisp[27]~55_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[27]~49_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[27]~54_combout  & ( !\inst|rdisp[27]~55_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[27]~49_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[27]~54_combout  & ( !\inst|rdisp[27]~55_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[27]~49_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[27]~49_combout ),
	.datae(!\inst|rdisp[27]~54_combout ),
	.dataf(!\inst|rdisp[27]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[27]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[27]~56 .extended_lut = "off";
defparam \inst|rdisp[27]~56 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[27]~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[26]~57 (
// Equation(s):
// \inst|rdisp[26]~57_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][26]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][26]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][26]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][26]~q  ) ) )

	.dataa(!\inst|regs[12][26]~q ),
	.datab(!\inst|regs[13][26]~q ),
	.datac(!\inst|regs[14][26]~q ),
	.datad(!\inst|regs[15][26]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[26]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[26]~57 .extended_lut = "off";
defparam \inst|rdisp[26]~57 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[26]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[26]~58 (
// Equation(s):
// \inst|rdisp[26]~58_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][26]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][26]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][26]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][26]~q  ) ) )

	.dataa(!\inst|regs[4][26]~q ),
	.datab(!\inst|regs[5][26]~q ),
	.datac(!\inst|regs[6][26]~q ),
	.datad(!\inst|regs[7][26]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[26]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[26]~58 .extended_lut = "off";
defparam \inst|rdisp[26]~58 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[26]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[26]~59 (
// Equation(s):
// \inst|rdisp[26]~59_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][26]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][26]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][26]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][26]~q ),
	.datac(!\inst|regs[2][26]~q ),
	.datad(!\inst|regs[3][26]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[26]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[26]~59 .extended_lut = "off";
defparam \inst|rdisp[26]~59 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[26]~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[26]~60 (
// Equation(s):
// \inst|rdisp[26]~60_combout  = ( \inst|rdisp[26]~59_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[26]~58_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[26]~57_combout )))) ) ) # ( 
// !\inst|rdisp[26]~59_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[26]~58_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[26]~57_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[26]~57_combout ),
	.datad(!\inst|rdisp[26]~58_combout ),
	.datae(!\inst|rdisp[26]~59_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[26]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[26]~60 .extended_lut = "off";
defparam \inst|rdisp[26]~60 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[26]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[26]~61 (
// Equation(s):
// \inst|rdisp[26]~61_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][26]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][26]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][26]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][26]~q  ) ) )

	.dataa(!\inst|regs[16][26]~q ),
	.datab(!\inst|regs[20][26]~q ),
	.datac(!\inst|regs[24][26]~q ),
	.datad(!\inst|regs[28][26]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[26]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[26]~61 .extended_lut = "off";
defparam \inst|rdisp[26]~61 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[26]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[26]~62 (
// Equation(s):
// \inst|rdisp[26]~62_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][26]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][26]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][26]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][26]~q  ) ) )

	.dataa(!\inst|regs[17][26]~q ),
	.datab(!\inst|regs[21][26]~q ),
	.datac(!\inst|regs[25][26]~q ),
	.datad(!\inst|regs[29][26]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[26]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[26]~62 .extended_lut = "off";
defparam \inst|rdisp[26]~62 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[26]~62 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[26]~63 (
// Equation(s):
// \inst|rdisp[26]~63_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][26]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][26]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][26]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][26]~q  ) ) )

	.dataa(!\inst|regs[18][26]~q ),
	.datab(!\inst|regs[22][26]~q ),
	.datac(!\inst|regs[26][26]~q ),
	.datad(!\inst|regs[30][26]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[26]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[26]~63 .extended_lut = "off";
defparam \inst|rdisp[26]~63 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[26]~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[26]~64 (
// Equation(s):
// \inst|rdisp[26]~64_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][26]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][26]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][26]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][26]~q  ) ) )

	.dataa(!\inst|regs[19][26]~q ),
	.datab(!\inst|regs[23][26]~q ),
	.datac(!\inst|regs[27][26]~q ),
	.datad(!\inst|regs[31][26]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[26]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[26]~64 .extended_lut = "off";
defparam \inst|rdisp[26]~64 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[26]~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[26]~65 (
// Equation(s):
// \inst|rdisp[26]~65_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[26]~64_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[26]~63_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[26]~62_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[26]~61_combout  ) ) )

	.dataa(!\inst|rdisp[26]~61_combout ),
	.datab(!\inst|rdisp[26]~62_combout ),
	.datac(!\inst|rdisp[26]~63_combout ),
	.datad(!\inst|rdisp[26]~64_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[26]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[26]~65 .extended_lut = "off";
defparam \inst|rdisp[26]~65 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[26]~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[26]~66 (
// Equation(s):
// \inst|rdisp[26]~66_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][26]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][26]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][26]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][26]~q  ) ) )

	.dataa(!\inst|regs[8][26]~q ),
	.datab(!\inst|regs[9][26]~q ),
	.datac(!\inst|regs[10][26]~q ),
	.datad(!\inst|regs[11][26]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[26]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[26]~66 .extended_lut = "off";
defparam \inst|rdisp[26]~66 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[26]~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[26]~67 (
// Equation(s):
// \inst|rdisp[26]~67_combout  = ( \inst|rdisp[26]~65_combout  & ( \inst|rdisp[26]~66_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[26]~60_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[26]~65_combout  & ( \inst|rdisp[26]~66_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[26]~60_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[26]~65_combout  & ( !\inst|rdisp[26]~66_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[26]~60_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[26]~65_combout  & ( !\inst|rdisp[26]~66_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[26]~60_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[26]~60_combout ),
	.datae(!\inst|rdisp[26]~65_combout ),
	.dataf(!\inst|rdisp[26]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[26]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[26]~67 .extended_lut = "off";
defparam \inst|rdisp[26]~67 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[26]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[25]~68 (
// Equation(s):
// \inst|rdisp[25]~68_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][25]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][25]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][25]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][25]~q  ) ) )

	.dataa(!\inst|regs[12][25]~q ),
	.datab(!\inst|regs[13][25]~q ),
	.datac(!\inst|regs[14][25]~q ),
	.datad(!\inst|regs[15][25]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[25]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[25]~68 .extended_lut = "off";
defparam \inst|rdisp[25]~68 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[25]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[25]~69 (
// Equation(s):
// \inst|rdisp[25]~69_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][25]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][25]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][25]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][25]~q  ) ) )

	.dataa(!\inst|regs[4][25]~q ),
	.datab(!\inst|regs[5][25]~q ),
	.datac(!\inst|regs[6][25]~q ),
	.datad(!\inst|regs[7][25]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[25]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[25]~69 .extended_lut = "off";
defparam \inst|rdisp[25]~69 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[25]~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[25]~70 (
// Equation(s):
// \inst|rdisp[25]~70_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][25]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][25]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][25]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][25]~q ),
	.datac(!\inst|regs[2][25]~q ),
	.datad(!\inst|regs[3][25]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[25]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[25]~70 .extended_lut = "off";
defparam \inst|rdisp[25]~70 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[25]~70 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[25]~71 (
// Equation(s):
// \inst|rdisp[25]~71_combout  = ( \inst|rdisp[25]~70_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[25]~69_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[25]~68_combout )))) ) ) # ( 
// !\inst|rdisp[25]~70_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[25]~69_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[25]~68_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[25]~68_combout ),
	.datad(!\inst|rdisp[25]~69_combout ),
	.datae(!\inst|rdisp[25]~70_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[25]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[25]~71 .extended_lut = "off";
defparam \inst|rdisp[25]~71 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[25]~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[25]~72 (
// Equation(s):
// \inst|rdisp[25]~72_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][25]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][25]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][25]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][25]~q  ) ) )

	.dataa(!\inst|regs[16][25]~q ),
	.datab(!\inst|regs[20][25]~q ),
	.datac(!\inst|regs[24][25]~q ),
	.datad(!\inst|regs[28][25]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[25]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[25]~72 .extended_lut = "off";
defparam \inst|rdisp[25]~72 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[25]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[25]~73 (
// Equation(s):
// \inst|rdisp[25]~73_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][25]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][25]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][25]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][25]~q  ) ) )

	.dataa(!\inst|regs[17][25]~q ),
	.datab(!\inst|regs[21][25]~q ),
	.datac(!\inst|regs[25][25]~q ),
	.datad(!\inst|regs[29][25]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[25]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[25]~73 .extended_lut = "off";
defparam \inst|rdisp[25]~73 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[25]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[25]~74 (
// Equation(s):
// \inst|rdisp[25]~74_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][25]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][25]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][25]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][25]~q  ) ) )

	.dataa(!\inst|regs[18][25]~q ),
	.datab(!\inst|regs[22][25]~q ),
	.datac(!\inst|regs[26][25]~q ),
	.datad(!\inst|regs[30][25]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[25]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[25]~74 .extended_lut = "off";
defparam \inst|rdisp[25]~74 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[25]~74 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[25]~75 (
// Equation(s):
// \inst|rdisp[25]~75_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][25]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][25]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][25]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][25]~q  ) ) )

	.dataa(!\inst|regs[19][25]~q ),
	.datab(!\inst|regs[23][25]~q ),
	.datac(!\inst|regs[27][25]~q ),
	.datad(!\inst|regs[31][25]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[25]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[25]~75 .extended_lut = "off";
defparam \inst|rdisp[25]~75 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[25]~75 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[25]~76 (
// Equation(s):
// \inst|rdisp[25]~76_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[25]~75_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[25]~74_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[25]~73_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[25]~72_combout  ) ) )

	.dataa(!\inst|rdisp[25]~72_combout ),
	.datab(!\inst|rdisp[25]~73_combout ),
	.datac(!\inst|rdisp[25]~74_combout ),
	.datad(!\inst|rdisp[25]~75_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[25]~76 .extended_lut = "off";
defparam \inst|rdisp[25]~76 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[25]~76 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[25]~77 (
// Equation(s):
// \inst|rdisp[25]~77_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][25]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][25]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][25]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][25]~q  ) ) )

	.dataa(!\inst|regs[8][25]~q ),
	.datab(!\inst|regs[9][25]~q ),
	.datac(!\inst|regs[10][25]~q ),
	.datad(!\inst|regs[11][25]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[25]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[25]~77 .extended_lut = "off";
defparam \inst|rdisp[25]~77 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[25]~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[25]~78 (
// Equation(s):
// \inst|rdisp[25]~78_combout  = ( \inst|rdisp[25]~76_combout  & ( \inst|rdisp[25]~77_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[25]~71_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[25]~76_combout  & ( \inst|rdisp[25]~77_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[25]~71_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[25]~76_combout  & ( !\inst|rdisp[25]~77_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[25]~71_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[25]~76_combout  & ( !\inst|rdisp[25]~77_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[25]~71_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[25]~71_combout ),
	.datae(!\inst|rdisp[25]~76_combout ),
	.dataf(!\inst|rdisp[25]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[25]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[25]~78 .extended_lut = "off";
defparam \inst|rdisp[25]~78 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[25]~78 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[24]~79 (
// Equation(s):
// \inst|rdisp[24]~79_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][24]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][24]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][24]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][24]~q  ) ) )

	.dataa(!\inst|regs[12][24]~q ),
	.datab(!\inst|regs[13][24]~q ),
	.datac(!\inst|regs[14][24]~q ),
	.datad(!\inst|regs[15][24]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[24]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[24]~79 .extended_lut = "off";
defparam \inst|rdisp[24]~79 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[24]~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[24]~80 (
// Equation(s):
// \inst|rdisp[24]~80_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][24]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][24]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][24]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][24]~q  ) ) )

	.dataa(!\inst|regs[4][24]~q ),
	.datab(!\inst|regs[5][24]~q ),
	.datac(!\inst|regs[6][24]~q ),
	.datad(!\inst|regs[7][24]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[24]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[24]~80 .extended_lut = "off";
defparam \inst|rdisp[24]~80 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[24]~80 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[24]~81 (
// Equation(s):
// \inst|rdisp[24]~81_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][24]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][24]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][24]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][24]~q ),
	.datac(!\inst|regs[2][24]~q ),
	.datad(!\inst|regs[3][24]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[24]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[24]~81 .extended_lut = "off";
defparam \inst|rdisp[24]~81 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[24]~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[24]~82 (
// Equation(s):
// \inst|rdisp[24]~82_combout  = ( \inst|rdisp[24]~81_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[24]~80_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[24]~79_combout )))) ) ) # ( 
// !\inst|rdisp[24]~81_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[24]~80_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[24]~79_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[24]~79_combout ),
	.datad(!\inst|rdisp[24]~80_combout ),
	.datae(!\inst|rdisp[24]~81_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[24]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[24]~82 .extended_lut = "off";
defparam \inst|rdisp[24]~82 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[24]~82 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[24]~83 (
// Equation(s):
// \inst|rdisp[24]~83_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][24]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][24]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][24]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][24]~q  ) ) )

	.dataa(!\inst|regs[16][24]~q ),
	.datab(!\inst|regs[20][24]~q ),
	.datac(!\inst|regs[24][24]~q ),
	.datad(!\inst|regs[28][24]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[24]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[24]~83 .extended_lut = "off";
defparam \inst|rdisp[24]~83 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[24]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[24]~84 (
// Equation(s):
// \inst|rdisp[24]~84_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][24]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][24]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][24]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][24]~q  ) ) )

	.dataa(!\inst|regs[17][24]~q ),
	.datab(!\inst|regs[21][24]~q ),
	.datac(!\inst|regs[25][24]~q ),
	.datad(!\inst|regs[29][24]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[24]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[24]~84 .extended_lut = "off";
defparam \inst|rdisp[24]~84 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[24]~84 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[24]~85 (
// Equation(s):
// \inst|rdisp[24]~85_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][24]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][24]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][24]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][24]~q  ) ) )

	.dataa(!\inst|regs[18][24]~q ),
	.datab(!\inst|regs[22][24]~q ),
	.datac(!\inst|regs[26][24]~q ),
	.datad(!\inst|regs[30][24]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[24]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[24]~85 .extended_lut = "off";
defparam \inst|rdisp[24]~85 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[24]~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[24]~86 (
// Equation(s):
// \inst|rdisp[24]~86_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][24]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][24]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][24]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][24]~q  ) ) )

	.dataa(!\inst|regs[19][24]~q ),
	.datab(!\inst|regs[23][24]~q ),
	.datac(!\inst|regs[27][24]~q ),
	.datad(!\inst|regs[31][24]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[24]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[24]~86 .extended_lut = "off";
defparam \inst|rdisp[24]~86 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[24]~86 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[24]~87 (
// Equation(s):
// \inst|rdisp[24]~87_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[24]~86_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[24]~85_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[24]~84_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[24]~83_combout  ) ) )

	.dataa(!\inst|rdisp[24]~83_combout ),
	.datab(!\inst|rdisp[24]~84_combout ),
	.datac(!\inst|rdisp[24]~85_combout ),
	.datad(!\inst|rdisp[24]~86_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[24]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[24]~87 .extended_lut = "off";
defparam \inst|rdisp[24]~87 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[24]~87 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[24]~88 (
// Equation(s):
// \inst|rdisp[24]~88_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][24]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][24]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][24]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][24]~q  ) ) )

	.dataa(!\inst|regs[8][24]~q ),
	.datab(!\inst|regs[9][24]~q ),
	.datac(!\inst|regs[10][24]~q ),
	.datad(!\inst|regs[11][24]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[24]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[24]~88 .extended_lut = "off";
defparam \inst|rdisp[24]~88 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[24]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[24]~89 (
// Equation(s):
// \inst|rdisp[24]~89_combout  = ( \inst|rdisp[24]~87_combout  & ( \inst|rdisp[24]~88_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[24]~82_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[24]~87_combout  & ( \inst|rdisp[24]~88_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[24]~82_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[24]~87_combout  & ( !\inst|rdisp[24]~88_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[24]~82_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[24]~87_combout  & ( !\inst|rdisp[24]~88_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[24]~82_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[24]~82_combout ),
	.datae(!\inst|rdisp[24]~87_combout ),
	.dataf(!\inst|rdisp[24]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[24]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[24]~89 .extended_lut = "off";
defparam \inst|rdisp[24]~89 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[24]~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[23]~90 (
// Equation(s):
// \inst|rdisp[23]~90_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][23]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][23]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][23]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][23]~q  ) ) )

	.dataa(!\inst|regs[12][23]~q ),
	.datab(!\inst|regs[13][23]~q ),
	.datac(!\inst|regs[14][23]~q ),
	.datad(!\inst|regs[15][23]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[23]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[23]~90 .extended_lut = "off";
defparam \inst|rdisp[23]~90 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[23]~90 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[23]~91 (
// Equation(s):
// \inst|rdisp[23]~91_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][23]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][23]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][23]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][23]~q  ) ) )

	.dataa(!\inst|regs[4][23]~q ),
	.datab(!\inst|regs[5][23]~q ),
	.datac(!\inst|regs[6][23]~q ),
	.datad(!\inst|regs[7][23]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[23]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[23]~91 .extended_lut = "off";
defparam \inst|rdisp[23]~91 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[23]~91 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[23]~92 (
// Equation(s):
// \inst|rdisp[23]~92_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][23]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][23]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][23]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][23]~q ),
	.datac(!\inst|regs[2][23]~q ),
	.datad(!\inst|regs[3][23]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[23]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[23]~92 .extended_lut = "off";
defparam \inst|rdisp[23]~92 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[23]~92 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[23]~93 (
// Equation(s):
// \inst|rdisp[23]~93_combout  = ( \inst|rdisp[23]~92_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[23]~91_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[23]~90_combout )))) ) ) # ( 
// !\inst|rdisp[23]~92_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[23]~91_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[23]~90_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[23]~90_combout ),
	.datad(!\inst|rdisp[23]~91_combout ),
	.datae(!\inst|rdisp[23]~92_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[23]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[23]~93 .extended_lut = "off";
defparam \inst|rdisp[23]~93 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[23]~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[23]~94 (
// Equation(s):
// \inst|rdisp[23]~94_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][23]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][23]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][23]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][23]~q  ) ) )

	.dataa(!\inst|regs[16][23]~q ),
	.datab(!\inst|regs[20][23]~q ),
	.datac(!\inst|regs[24][23]~q ),
	.datad(!\inst|regs[28][23]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[23]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[23]~94 .extended_lut = "off";
defparam \inst|rdisp[23]~94 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[23]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[23]~95 (
// Equation(s):
// \inst|rdisp[23]~95_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][23]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][23]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][23]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][23]~q  ) ) )

	.dataa(!\inst|regs[17][23]~q ),
	.datab(!\inst|regs[21][23]~q ),
	.datac(!\inst|regs[25][23]~q ),
	.datad(!\inst|regs[29][23]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[23]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[23]~95 .extended_lut = "off";
defparam \inst|rdisp[23]~95 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[23]~95 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[23]~96 (
// Equation(s):
// \inst|rdisp[23]~96_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][23]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][23]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][23]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][23]~q  ) ) )

	.dataa(!\inst|regs[18][23]~q ),
	.datab(!\inst|regs[22][23]~q ),
	.datac(!\inst|regs[26][23]~q ),
	.datad(!\inst|regs[30][23]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[23]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[23]~96 .extended_lut = "off";
defparam \inst|rdisp[23]~96 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[23]~96 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[23]~97 (
// Equation(s):
// \inst|rdisp[23]~97_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][23]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][23]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][23]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][23]~q  ) ) )

	.dataa(!\inst|regs[19][23]~q ),
	.datab(!\inst|regs[23][23]~q ),
	.datac(!\inst|regs[27][23]~q ),
	.datad(!\inst|regs[31][23]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[23]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[23]~97 .extended_lut = "off";
defparam \inst|rdisp[23]~97 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[23]~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[23]~98 (
// Equation(s):
// \inst|rdisp[23]~98_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[23]~97_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[23]~96_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[23]~95_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[23]~94_combout  ) ) )

	.dataa(!\inst|rdisp[23]~94_combout ),
	.datab(!\inst|rdisp[23]~95_combout ),
	.datac(!\inst|rdisp[23]~96_combout ),
	.datad(!\inst|rdisp[23]~97_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[23]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[23]~98 .extended_lut = "off";
defparam \inst|rdisp[23]~98 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[23]~98 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[23]~99 (
// Equation(s):
// \inst|rdisp[23]~99_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][23]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][23]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][23]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][23]~q  ) ) )

	.dataa(!\inst|regs[8][23]~q ),
	.datab(!\inst|regs[9][23]~q ),
	.datac(!\inst|regs[10][23]~q ),
	.datad(!\inst|regs[11][23]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[23]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[23]~99 .extended_lut = "off";
defparam \inst|rdisp[23]~99 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[23]~99 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[23]~100 (
// Equation(s):
// \inst|rdisp[23]~100_combout  = ( \inst|rdisp[23]~98_combout  & ( \inst|rdisp[23]~99_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[23]~93_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[23]~98_combout  & ( \inst|rdisp[23]~99_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[23]~93_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[23]~98_combout  & ( !\inst|rdisp[23]~99_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[23]~93_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[23]~98_combout  & ( !\inst|rdisp[23]~99_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[23]~93_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[23]~93_combout ),
	.datae(!\inst|rdisp[23]~98_combout ),
	.dataf(!\inst|rdisp[23]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[23]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[23]~100 .extended_lut = "off";
defparam \inst|rdisp[23]~100 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[23]~100 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[22]~101 (
// Equation(s):
// \inst|rdisp[22]~101_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][22]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][22]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][22]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][22]~q  ) ) )

	.dataa(!\inst|regs[12][22]~q ),
	.datab(!\inst|regs[13][22]~q ),
	.datac(!\inst|regs[14][22]~q ),
	.datad(!\inst|regs[15][22]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[22]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[22]~101 .extended_lut = "off";
defparam \inst|rdisp[22]~101 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[22]~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[22]~102 (
// Equation(s):
// \inst|rdisp[22]~102_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][22]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][22]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][22]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][22]~q  ) ) )

	.dataa(!\inst|regs[4][22]~q ),
	.datab(!\inst|regs[5][22]~q ),
	.datac(!\inst|regs[6][22]~q ),
	.datad(!\inst|regs[7][22]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[22]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[22]~102 .extended_lut = "off";
defparam \inst|rdisp[22]~102 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[22]~102 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[22]~103 (
// Equation(s):
// \inst|rdisp[22]~103_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][22]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][22]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][22]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][22]~q ),
	.datac(!\inst|regs[2][22]~q ),
	.datad(!\inst|regs[3][22]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[22]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[22]~103 .extended_lut = "off";
defparam \inst|rdisp[22]~103 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[22]~103 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[22]~104 (
// Equation(s):
// \inst|rdisp[22]~104_combout  = ( \inst|rdisp[22]~103_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[22]~102_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[22]~101_combout )))) ) ) # ( 
// !\inst|rdisp[22]~103_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[22]~102_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[22]~101_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[22]~101_combout ),
	.datad(!\inst|rdisp[22]~102_combout ),
	.datae(!\inst|rdisp[22]~103_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[22]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[22]~104 .extended_lut = "off";
defparam \inst|rdisp[22]~104 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[22]~104 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[22]~105 (
// Equation(s):
// \inst|rdisp[22]~105_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][22]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][22]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][22]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][22]~q  ) ) )

	.dataa(!\inst|regs[16][22]~q ),
	.datab(!\inst|regs[20][22]~q ),
	.datac(!\inst|regs[24][22]~q ),
	.datad(!\inst|regs[28][22]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[22]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[22]~105 .extended_lut = "off";
defparam \inst|rdisp[22]~105 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[22]~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[22]~106 (
// Equation(s):
// \inst|rdisp[22]~106_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][22]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][22]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][22]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][22]~q  ) ) )

	.dataa(!\inst|regs[17][22]~q ),
	.datab(!\inst|regs[21][22]~q ),
	.datac(!\inst|regs[25][22]~q ),
	.datad(!\inst|regs[29][22]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[22]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[22]~106 .extended_lut = "off";
defparam \inst|rdisp[22]~106 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[22]~106 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[22]~107 (
// Equation(s):
// \inst|rdisp[22]~107_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][22]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][22]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][22]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][22]~q  ) ) )

	.dataa(!\inst|regs[18][22]~q ),
	.datab(!\inst|regs[22][22]~q ),
	.datac(!\inst|regs[26][22]~q ),
	.datad(!\inst|regs[30][22]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[22]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[22]~107 .extended_lut = "off";
defparam \inst|rdisp[22]~107 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[22]~107 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[22]~108 (
// Equation(s):
// \inst|rdisp[22]~108_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][22]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][22]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][22]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][22]~q  ) ) )

	.dataa(!\inst|regs[19][22]~q ),
	.datab(!\inst|regs[23][22]~q ),
	.datac(!\inst|regs[27][22]~q ),
	.datad(!\inst|regs[31][22]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[22]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[22]~108 .extended_lut = "off";
defparam \inst|rdisp[22]~108 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[22]~108 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[22]~109 (
// Equation(s):
// \inst|rdisp[22]~109_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[22]~108_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[22]~107_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[22]~106_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[22]~105_combout  ) ) )

	.dataa(!\inst|rdisp[22]~105_combout ),
	.datab(!\inst|rdisp[22]~106_combout ),
	.datac(!\inst|rdisp[22]~107_combout ),
	.datad(!\inst|rdisp[22]~108_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[22]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[22]~109 .extended_lut = "off";
defparam \inst|rdisp[22]~109 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[22]~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[22]~110 (
// Equation(s):
// \inst|rdisp[22]~110_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][22]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][22]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][22]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][22]~q  ) ) )

	.dataa(!\inst|regs[8][22]~q ),
	.datab(!\inst|regs[9][22]~q ),
	.datac(!\inst|regs[10][22]~q ),
	.datad(!\inst|regs[11][22]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[22]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[22]~110 .extended_lut = "off";
defparam \inst|rdisp[22]~110 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[22]~110 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[22]~111 (
// Equation(s):
// \inst|rdisp[22]~111_combout  = ( \inst|rdisp[22]~109_combout  & ( \inst|rdisp[22]~110_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[22]~104_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[22]~109_combout  & ( \inst|rdisp[22]~110_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[22]~104_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[22]~109_combout  & ( !\inst|rdisp[22]~110_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[22]~104_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[22]~109_combout  & ( !\inst|rdisp[22]~110_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[22]~104_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[22]~104_combout ),
	.datae(!\inst|rdisp[22]~109_combout ),
	.dataf(!\inst|rdisp[22]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[22]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[22]~111 .extended_lut = "off";
defparam \inst|rdisp[22]~111 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[22]~111 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[21]~112 (
// Equation(s):
// \inst|rdisp[21]~112_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][21]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][21]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][21]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][21]~q  ) ) )

	.dataa(!\inst|regs[12][21]~q ),
	.datab(!\inst|regs[13][21]~q ),
	.datac(!\inst|regs[14][21]~q ),
	.datad(!\inst|regs[15][21]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[21]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[21]~112 .extended_lut = "off";
defparam \inst|rdisp[21]~112 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[21]~112 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[21]~113 (
// Equation(s):
// \inst|rdisp[21]~113_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][21]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][21]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][21]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][21]~q  ) ) )

	.dataa(!\inst|regs[4][21]~q ),
	.datab(!\inst|regs[5][21]~q ),
	.datac(!\inst|regs[6][21]~q ),
	.datad(!\inst|regs[7][21]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[21]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[21]~113 .extended_lut = "off";
defparam \inst|rdisp[21]~113 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[21]~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[21]~114 (
// Equation(s):
// \inst|rdisp[21]~114_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][21]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][21]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][21]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][21]~q ),
	.datac(!\inst|regs[2][21]~q ),
	.datad(!\inst|regs[3][21]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[21]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[21]~114 .extended_lut = "off";
defparam \inst|rdisp[21]~114 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[21]~114 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[21]~115 (
// Equation(s):
// \inst|rdisp[21]~115_combout  = ( \inst|rdisp[21]~114_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[21]~113_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[21]~112_combout )))) ) ) # ( 
// !\inst|rdisp[21]~114_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[21]~113_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[21]~112_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[21]~112_combout ),
	.datad(!\inst|rdisp[21]~113_combout ),
	.datae(!\inst|rdisp[21]~114_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[21]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[21]~115 .extended_lut = "off";
defparam \inst|rdisp[21]~115 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[21]~115 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[21]~116 (
// Equation(s):
// \inst|rdisp[21]~116_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][21]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][21]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][21]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][21]~q  ) ) )

	.dataa(!\inst|regs[16][21]~q ),
	.datab(!\inst|regs[20][21]~q ),
	.datac(!\inst|regs[24][21]~q ),
	.datad(!\inst|regs[28][21]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[21]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[21]~116 .extended_lut = "off";
defparam \inst|rdisp[21]~116 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[21]~116 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[21]~117 (
// Equation(s):
// \inst|rdisp[21]~117_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][21]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][21]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][21]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][21]~q  ) ) )

	.dataa(!\inst|regs[17][21]~q ),
	.datab(!\inst|regs[21][21]~q ),
	.datac(!\inst|regs[25][21]~q ),
	.datad(!\inst|regs[29][21]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[21]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[21]~117 .extended_lut = "off";
defparam \inst|rdisp[21]~117 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[21]~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[21]~118 (
// Equation(s):
// \inst|rdisp[21]~118_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][21]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][21]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][21]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][21]~q  ) ) )

	.dataa(!\inst|regs[18][21]~q ),
	.datab(!\inst|regs[22][21]~q ),
	.datac(!\inst|regs[26][21]~q ),
	.datad(!\inst|regs[30][21]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[21]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[21]~118 .extended_lut = "off";
defparam \inst|rdisp[21]~118 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[21]~118 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[21]~119 (
// Equation(s):
// \inst|rdisp[21]~119_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][21]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][21]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][21]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][21]~q  ) ) )

	.dataa(!\inst|regs[19][21]~q ),
	.datab(!\inst|regs[23][21]~q ),
	.datac(!\inst|regs[27][21]~q ),
	.datad(!\inst|regs[31][21]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[21]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[21]~119 .extended_lut = "off";
defparam \inst|rdisp[21]~119 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[21]~119 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[21]~120 (
// Equation(s):
// \inst|rdisp[21]~120_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[21]~119_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[21]~118_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[21]~117_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[21]~116_combout  ) ) )

	.dataa(!\inst|rdisp[21]~116_combout ),
	.datab(!\inst|rdisp[21]~117_combout ),
	.datac(!\inst|rdisp[21]~118_combout ),
	.datad(!\inst|rdisp[21]~119_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[21]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[21]~120 .extended_lut = "off";
defparam \inst|rdisp[21]~120 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[21]~120 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[21]~121 (
// Equation(s):
// \inst|rdisp[21]~121_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][21]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][21]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][21]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][21]~q  ) ) )

	.dataa(!\inst|regs[8][21]~q ),
	.datab(!\inst|regs[9][21]~q ),
	.datac(!\inst|regs[10][21]~q ),
	.datad(!\inst|regs[11][21]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[21]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[21]~121 .extended_lut = "off";
defparam \inst|rdisp[21]~121 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[21]~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[21]~122 (
// Equation(s):
// \inst|rdisp[21]~122_combout  = ( \inst|rdisp[21]~120_combout  & ( \inst|rdisp[21]~121_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[21]~115_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[21]~120_combout  & ( \inst|rdisp[21]~121_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[21]~115_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[21]~120_combout  & ( !\inst|rdisp[21]~121_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[21]~115_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[21]~120_combout  & ( !\inst|rdisp[21]~121_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[21]~115_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[21]~115_combout ),
	.datae(!\inst|rdisp[21]~120_combout ),
	.dataf(!\inst|rdisp[21]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[21]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[21]~122 .extended_lut = "off";
defparam \inst|rdisp[21]~122 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[21]~122 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[20]~123 (
// Equation(s):
// \inst|rdisp[20]~123_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][20]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][20]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][20]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][20]~q  ) ) )

	.dataa(!\inst|regs[12][20]~q ),
	.datab(!\inst|regs[13][20]~q ),
	.datac(!\inst|regs[14][20]~q ),
	.datad(!\inst|regs[15][20]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[20]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[20]~123 .extended_lut = "off";
defparam \inst|rdisp[20]~123 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[20]~123 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[20]~124 (
// Equation(s):
// \inst|rdisp[20]~124_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][20]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][20]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][20]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][20]~q  ) ) )

	.dataa(!\inst|regs[4][20]~q ),
	.datab(!\inst|regs[5][20]~q ),
	.datac(!\inst|regs[6][20]~q ),
	.datad(!\inst|regs[7][20]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[20]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[20]~124 .extended_lut = "off";
defparam \inst|rdisp[20]~124 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[20]~124 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[20]~125 (
// Equation(s):
// \inst|rdisp[20]~125_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][20]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][20]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][20]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][20]~q ),
	.datac(!\inst|regs[2][20]~q ),
	.datad(!\inst|regs[3][20]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[20]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[20]~125 .extended_lut = "off";
defparam \inst|rdisp[20]~125 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[20]~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[20]~126 (
// Equation(s):
// \inst|rdisp[20]~126_combout  = ( \inst|rdisp[20]~125_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[20]~124_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[20]~123_combout )))) ) ) # ( 
// !\inst|rdisp[20]~125_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[20]~124_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[20]~123_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[20]~123_combout ),
	.datad(!\inst|rdisp[20]~124_combout ),
	.datae(!\inst|rdisp[20]~125_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[20]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[20]~126 .extended_lut = "off";
defparam \inst|rdisp[20]~126 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[20]~126 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[20]~127 (
// Equation(s):
// \inst|rdisp[20]~127_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][20]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][20]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][20]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][20]~q  ) ) )

	.dataa(!\inst|regs[16][20]~q ),
	.datab(!\inst|regs[20][20]~q ),
	.datac(!\inst|regs[24][20]~q ),
	.datad(!\inst|regs[28][20]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[20]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[20]~127 .extended_lut = "off";
defparam \inst|rdisp[20]~127 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[20]~127 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[20]~128 (
// Equation(s):
// \inst|rdisp[20]~128_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][20]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][20]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][20]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][20]~q  ) ) )

	.dataa(!\inst|regs[17][20]~q ),
	.datab(!\inst|regs[21][20]~q ),
	.datac(!\inst|regs[25][20]~q ),
	.datad(!\inst|regs[29][20]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[20]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[20]~128 .extended_lut = "off";
defparam \inst|rdisp[20]~128 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[20]~128 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[20]~129 (
// Equation(s):
// \inst|rdisp[20]~129_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][20]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][20]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][20]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][20]~q  ) ) )

	.dataa(!\inst|regs[18][20]~q ),
	.datab(!\inst|regs[22][20]~q ),
	.datac(!\inst|regs[26][20]~q ),
	.datad(!\inst|regs[30][20]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[20]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[20]~129 .extended_lut = "off";
defparam \inst|rdisp[20]~129 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[20]~129 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[20]~130 (
// Equation(s):
// \inst|rdisp[20]~130_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][20]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][20]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][20]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][20]~q  ) ) )

	.dataa(!\inst|regs[19][20]~q ),
	.datab(!\inst|regs[23][20]~q ),
	.datac(!\inst|regs[27][20]~q ),
	.datad(!\inst|regs[31][20]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[20]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[20]~130 .extended_lut = "off";
defparam \inst|rdisp[20]~130 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[20]~130 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[20]~131 (
// Equation(s):
// \inst|rdisp[20]~131_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[20]~130_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[20]~129_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[20]~128_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[20]~127_combout  ) ) )

	.dataa(!\inst|rdisp[20]~127_combout ),
	.datab(!\inst|rdisp[20]~128_combout ),
	.datac(!\inst|rdisp[20]~129_combout ),
	.datad(!\inst|rdisp[20]~130_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[20]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[20]~131 .extended_lut = "off";
defparam \inst|rdisp[20]~131 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[20]~131 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[20]~132 (
// Equation(s):
// \inst|rdisp[20]~132_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][20]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][20]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][20]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][20]~q  ) ) )

	.dataa(!\inst|regs[8][20]~q ),
	.datab(!\inst|regs[9][20]~q ),
	.datac(!\inst|regs[10][20]~q ),
	.datad(!\inst|regs[11][20]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[20]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[20]~132 .extended_lut = "off";
defparam \inst|rdisp[20]~132 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[20]~132 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[20]~133 (
// Equation(s):
// \inst|rdisp[20]~133_combout  = ( \inst|rdisp[20]~131_combout  & ( \inst|rdisp[20]~132_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[20]~126_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[20]~131_combout  & ( \inst|rdisp[20]~132_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[20]~126_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[20]~131_combout  & ( !\inst|rdisp[20]~132_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[20]~126_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[20]~131_combout  & ( !\inst|rdisp[20]~132_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[20]~126_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[20]~126_combout ),
	.datae(!\inst|rdisp[20]~131_combout ),
	.dataf(!\inst|rdisp[20]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[20]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[20]~133 .extended_lut = "off";
defparam \inst|rdisp[20]~133 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[20]~133 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[19]~134 (
// Equation(s):
// \inst|rdisp[19]~134_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][19]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][19]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][19]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][19]~q  ) ) )

	.dataa(!\inst|regs[12][19]~q ),
	.datab(!\inst|regs[13][19]~q ),
	.datac(!\inst|regs[14][19]~q ),
	.datad(!\inst|regs[15][19]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[19]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[19]~134 .extended_lut = "off";
defparam \inst|rdisp[19]~134 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[19]~134 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[19]~135 (
// Equation(s):
// \inst|rdisp[19]~135_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][19]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][19]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][19]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][19]~q  ) ) )

	.dataa(!\inst|regs[4][19]~q ),
	.datab(!\inst|regs[5][19]~q ),
	.datac(!\inst|regs[6][19]~q ),
	.datad(!\inst|regs[7][19]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[19]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[19]~135 .extended_lut = "off";
defparam \inst|rdisp[19]~135 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[19]~135 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[19]~136 (
// Equation(s):
// \inst|rdisp[19]~136_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][19]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][19]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][19]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][19]~q ),
	.datac(!\inst|regs[2][19]~q ),
	.datad(!\inst|regs[3][19]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[19]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[19]~136 .extended_lut = "off";
defparam \inst|rdisp[19]~136 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[19]~136 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[19]~137 (
// Equation(s):
// \inst|rdisp[19]~137_combout  = ( \inst|rdisp[19]~136_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[19]~135_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[19]~134_combout )))) ) ) # ( 
// !\inst|rdisp[19]~136_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[19]~135_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[19]~134_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[19]~134_combout ),
	.datad(!\inst|rdisp[19]~135_combout ),
	.datae(!\inst|rdisp[19]~136_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[19]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[19]~137 .extended_lut = "off";
defparam \inst|rdisp[19]~137 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[19]~137 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[19]~138 (
// Equation(s):
// \inst|rdisp[19]~138_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][19]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][19]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][19]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][19]~q  ) ) )

	.dataa(!\inst|regs[16][19]~q ),
	.datab(!\inst|regs[20][19]~q ),
	.datac(!\inst|regs[24][19]~q ),
	.datad(!\inst|regs[28][19]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[19]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[19]~138 .extended_lut = "off";
defparam \inst|rdisp[19]~138 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[19]~138 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[19]~139 (
// Equation(s):
// \inst|rdisp[19]~139_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][19]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][19]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][19]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][19]~q  ) ) )

	.dataa(!\inst|regs[17][19]~q ),
	.datab(!\inst|regs[21][19]~q ),
	.datac(!\inst|regs[25][19]~q ),
	.datad(!\inst|regs[29][19]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[19]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[19]~139 .extended_lut = "off";
defparam \inst|rdisp[19]~139 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[19]~139 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[19]~140 (
// Equation(s):
// \inst|rdisp[19]~140_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][19]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][19]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][19]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][19]~q  ) ) )

	.dataa(!\inst|regs[18][19]~q ),
	.datab(!\inst|regs[22][19]~q ),
	.datac(!\inst|regs[26][19]~q ),
	.datad(!\inst|regs[30][19]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[19]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[19]~140 .extended_lut = "off";
defparam \inst|rdisp[19]~140 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[19]~140 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[19]~141 (
// Equation(s):
// \inst|rdisp[19]~141_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][19]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][19]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][19]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][19]~q  ) ) )

	.dataa(!\inst|regs[19][19]~q ),
	.datab(!\inst|regs[23][19]~q ),
	.datac(!\inst|regs[27][19]~q ),
	.datad(!\inst|regs[31][19]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[19]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[19]~141 .extended_lut = "off";
defparam \inst|rdisp[19]~141 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[19]~141 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[19]~142 (
// Equation(s):
// \inst|rdisp[19]~142_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[19]~141_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[19]~140_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[19]~139_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[19]~138_combout  ) ) )

	.dataa(!\inst|rdisp[19]~138_combout ),
	.datab(!\inst|rdisp[19]~139_combout ),
	.datac(!\inst|rdisp[19]~140_combout ),
	.datad(!\inst|rdisp[19]~141_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[19]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[19]~142 .extended_lut = "off";
defparam \inst|rdisp[19]~142 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[19]~142 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[19]~143 (
// Equation(s):
// \inst|rdisp[19]~143_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][19]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][19]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][19]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][19]~q  ) ) )

	.dataa(!\inst|regs[8][19]~q ),
	.datab(!\inst|regs[9][19]~q ),
	.datac(!\inst|regs[10][19]~q ),
	.datad(!\inst|regs[11][19]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[19]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[19]~143 .extended_lut = "off";
defparam \inst|rdisp[19]~143 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[19]~143 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[19]~144 (
// Equation(s):
// \inst|rdisp[19]~144_combout  = ( \inst|rdisp[19]~142_combout  & ( \inst|rdisp[19]~143_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[19]~137_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[19]~142_combout  & ( \inst|rdisp[19]~143_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[19]~137_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[19]~142_combout  & ( !\inst|rdisp[19]~143_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[19]~137_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[19]~142_combout  & ( !\inst|rdisp[19]~143_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[19]~137_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[19]~137_combout ),
	.datae(!\inst|rdisp[19]~142_combout ),
	.dataf(!\inst|rdisp[19]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[19]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[19]~144 .extended_lut = "off";
defparam \inst|rdisp[19]~144 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[19]~144 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[18]~145 (
// Equation(s):
// \inst|rdisp[18]~145_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][18]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][18]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][18]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][18]~q  ) ) )

	.dataa(!\inst|regs[12][18]~q ),
	.datab(!\inst|regs[13][18]~q ),
	.datac(!\inst|regs[14][18]~q ),
	.datad(!\inst|regs[15][18]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[18]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[18]~145 .extended_lut = "off";
defparam \inst|rdisp[18]~145 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[18]~145 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[18]~146 (
// Equation(s):
// \inst|rdisp[18]~146_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][18]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][18]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][18]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][18]~q  ) ) )

	.dataa(!\inst|regs[4][18]~q ),
	.datab(!\inst|regs[5][18]~q ),
	.datac(!\inst|regs[6][18]~q ),
	.datad(!\inst|regs[7][18]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[18]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[18]~146 .extended_lut = "off";
defparam \inst|rdisp[18]~146 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[18]~146 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[18]~147 (
// Equation(s):
// \inst|rdisp[18]~147_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][18]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][18]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][18]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][18]~q ),
	.datac(!\inst|regs[2][18]~q ),
	.datad(!\inst|regs[3][18]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[18]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[18]~147 .extended_lut = "off";
defparam \inst|rdisp[18]~147 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[18]~147 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[18]~148 (
// Equation(s):
// \inst|rdisp[18]~148_combout  = ( \inst|rdisp[18]~147_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[18]~146_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[18]~145_combout )))) ) ) # ( 
// !\inst|rdisp[18]~147_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[18]~146_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[18]~145_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[18]~145_combout ),
	.datad(!\inst|rdisp[18]~146_combout ),
	.datae(!\inst|rdisp[18]~147_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[18]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[18]~148 .extended_lut = "off";
defparam \inst|rdisp[18]~148 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[18]~148 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[18]~149 (
// Equation(s):
// \inst|rdisp[18]~149_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][18]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][18]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][18]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][18]~q  ) ) )

	.dataa(!\inst|regs[16][18]~q ),
	.datab(!\inst|regs[20][18]~q ),
	.datac(!\inst|regs[24][18]~q ),
	.datad(!\inst|regs[28][18]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[18]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[18]~149 .extended_lut = "off";
defparam \inst|rdisp[18]~149 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[18]~149 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[18]~150 (
// Equation(s):
// \inst|rdisp[18]~150_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][18]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][18]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][18]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][18]~q  ) ) )

	.dataa(!\inst|regs[17][18]~q ),
	.datab(!\inst|regs[21][18]~q ),
	.datac(!\inst|regs[25][18]~q ),
	.datad(!\inst|regs[29][18]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[18]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[18]~150 .extended_lut = "off";
defparam \inst|rdisp[18]~150 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[18]~150 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[18]~151 (
// Equation(s):
// \inst|rdisp[18]~151_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][18]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][18]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][18]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][18]~q  ) ) )

	.dataa(!\inst|regs[18][18]~q ),
	.datab(!\inst|regs[22][18]~q ),
	.datac(!\inst|regs[26][18]~q ),
	.datad(!\inst|regs[30][18]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[18]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[18]~151 .extended_lut = "off";
defparam \inst|rdisp[18]~151 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[18]~151 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[18]~152 (
// Equation(s):
// \inst|rdisp[18]~152_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][18]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][18]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][18]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][18]~q  ) ) )

	.dataa(!\inst|regs[19][18]~q ),
	.datab(!\inst|regs[23][18]~q ),
	.datac(!\inst|regs[27][18]~q ),
	.datad(!\inst|regs[31][18]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[18]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[18]~152 .extended_lut = "off";
defparam \inst|rdisp[18]~152 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[18]~152 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[18]~153 (
// Equation(s):
// \inst|rdisp[18]~153_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[18]~152_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[18]~151_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[18]~150_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[18]~149_combout  ) ) )

	.dataa(!\inst|rdisp[18]~149_combout ),
	.datab(!\inst|rdisp[18]~150_combout ),
	.datac(!\inst|rdisp[18]~151_combout ),
	.datad(!\inst|rdisp[18]~152_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[18]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[18]~153 .extended_lut = "off";
defparam \inst|rdisp[18]~153 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[18]~153 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[18]~154 (
// Equation(s):
// \inst|rdisp[18]~154_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][18]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][18]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][18]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][18]~q  ) ) )

	.dataa(!\inst|regs[8][18]~q ),
	.datab(!\inst|regs[9][18]~q ),
	.datac(!\inst|regs[10][18]~q ),
	.datad(!\inst|regs[11][18]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[18]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[18]~154 .extended_lut = "off";
defparam \inst|rdisp[18]~154 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[18]~154 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[18]~155 (
// Equation(s):
// \inst|rdisp[18]~155_combout  = ( \inst|rdisp[18]~153_combout  & ( \inst|rdisp[18]~154_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[18]~148_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[18]~153_combout  & ( \inst|rdisp[18]~154_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[18]~148_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[18]~153_combout  & ( !\inst|rdisp[18]~154_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[18]~148_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[18]~153_combout  & ( !\inst|rdisp[18]~154_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[18]~148_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[18]~148_combout ),
	.datae(!\inst|rdisp[18]~153_combout ),
	.dataf(!\inst|rdisp[18]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[18]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[18]~155 .extended_lut = "off";
defparam \inst|rdisp[18]~155 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[18]~155 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[17]~156 (
// Equation(s):
// \inst|rdisp[17]~156_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][17]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][17]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][17]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][17]~q  ) ) )

	.dataa(!\inst|regs[12][17]~q ),
	.datab(!\inst|regs[13][17]~q ),
	.datac(!\inst|regs[14][17]~q ),
	.datad(!\inst|regs[15][17]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[17]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[17]~156 .extended_lut = "off";
defparam \inst|rdisp[17]~156 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[17]~156 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[17]~157 (
// Equation(s):
// \inst|rdisp[17]~157_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][17]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][17]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][17]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][17]~q  ) ) )

	.dataa(!\inst|regs[4][17]~q ),
	.datab(!\inst|regs[5][17]~q ),
	.datac(!\inst|regs[6][17]~q ),
	.datad(!\inst|regs[7][17]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[17]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[17]~157 .extended_lut = "off";
defparam \inst|rdisp[17]~157 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[17]~157 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[17]~158 (
// Equation(s):
// \inst|rdisp[17]~158_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][17]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][17]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][17]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][17]~q ),
	.datac(!\inst|regs[2][17]~q ),
	.datad(!\inst|regs[3][17]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[17]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[17]~158 .extended_lut = "off";
defparam \inst|rdisp[17]~158 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[17]~158 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[17]~159 (
// Equation(s):
// \inst|rdisp[17]~159_combout  = ( \inst|rdisp[17]~158_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[17]~157_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[17]~156_combout )))) ) ) # ( 
// !\inst|rdisp[17]~158_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[17]~157_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[17]~156_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[17]~156_combout ),
	.datad(!\inst|rdisp[17]~157_combout ),
	.datae(!\inst|rdisp[17]~158_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[17]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[17]~159 .extended_lut = "off";
defparam \inst|rdisp[17]~159 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[17]~159 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[17]~160 (
// Equation(s):
// \inst|rdisp[17]~160_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][17]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][17]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][17]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][17]~q  ) ) )

	.dataa(!\inst|regs[16][17]~q ),
	.datab(!\inst|regs[20][17]~q ),
	.datac(!\inst|regs[24][17]~q ),
	.datad(!\inst|regs[28][17]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[17]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[17]~160 .extended_lut = "off";
defparam \inst|rdisp[17]~160 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[17]~160 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[17]~161 (
// Equation(s):
// \inst|rdisp[17]~161_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][17]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][17]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][17]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][17]~q  ) ) )

	.dataa(!\inst|regs[17][17]~q ),
	.datab(!\inst|regs[21][17]~q ),
	.datac(!\inst|regs[25][17]~q ),
	.datad(!\inst|regs[29][17]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[17]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[17]~161 .extended_lut = "off";
defparam \inst|rdisp[17]~161 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[17]~161 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[17]~162 (
// Equation(s):
// \inst|rdisp[17]~162_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][17]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][17]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][17]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][17]~q  ) ) )

	.dataa(!\inst|regs[18][17]~q ),
	.datab(!\inst|regs[22][17]~q ),
	.datac(!\inst|regs[26][17]~q ),
	.datad(!\inst|regs[30][17]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[17]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[17]~162 .extended_lut = "off";
defparam \inst|rdisp[17]~162 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[17]~162 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[17]~163 (
// Equation(s):
// \inst|rdisp[17]~163_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][17]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][17]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][17]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][17]~q  ) ) )

	.dataa(!\inst|regs[19][17]~q ),
	.datab(!\inst|regs[23][17]~q ),
	.datac(!\inst|regs[27][17]~q ),
	.datad(!\inst|regs[31][17]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[17]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[17]~163 .extended_lut = "off";
defparam \inst|rdisp[17]~163 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[17]~163 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[17]~164 (
// Equation(s):
// \inst|rdisp[17]~164_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[17]~163_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[17]~162_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[17]~161_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[17]~160_combout  ) ) )

	.dataa(!\inst|rdisp[17]~160_combout ),
	.datab(!\inst|rdisp[17]~161_combout ),
	.datac(!\inst|rdisp[17]~162_combout ),
	.datad(!\inst|rdisp[17]~163_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[17]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[17]~164 .extended_lut = "off";
defparam \inst|rdisp[17]~164 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[17]~164 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[17]~165 (
// Equation(s):
// \inst|rdisp[17]~165_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][17]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][17]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][17]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][17]~q  ) ) )

	.dataa(!\inst|regs[8][17]~q ),
	.datab(!\inst|regs[9][17]~q ),
	.datac(!\inst|regs[10][17]~q ),
	.datad(!\inst|regs[11][17]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[17]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[17]~165 .extended_lut = "off";
defparam \inst|rdisp[17]~165 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[17]~165 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[17]~166 (
// Equation(s):
// \inst|rdisp[17]~166_combout  = ( \inst|rdisp[17]~164_combout  & ( \inst|rdisp[17]~165_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[17]~159_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[17]~164_combout  & ( \inst|rdisp[17]~165_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[17]~159_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[17]~164_combout  & ( !\inst|rdisp[17]~165_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[17]~159_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[17]~164_combout  & ( !\inst|rdisp[17]~165_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[17]~159_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[17]~159_combout ),
	.datae(!\inst|rdisp[17]~164_combout ),
	.dataf(!\inst|rdisp[17]~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[17]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[17]~166 .extended_lut = "off";
defparam \inst|rdisp[17]~166 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[17]~166 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[16]~167 (
// Equation(s):
// \inst|rdisp[16]~167_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][16]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][16]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][16]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][16]~q  ) ) )

	.dataa(!\inst|regs[12][16]~q ),
	.datab(!\inst|regs[13][16]~q ),
	.datac(!\inst|regs[14][16]~q ),
	.datad(!\inst|regs[15][16]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[16]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[16]~167 .extended_lut = "off";
defparam \inst|rdisp[16]~167 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[16]~167 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[16]~168 (
// Equation(s):
// \inst|rdisp[16]~168_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][16]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][16]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][16]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][16]~q  ) ) )

	.dataa(!\inst|regs[4][16]~q ),
	.datab(!\inst|regs[5][16]~q ),
	.datac(!\inst|regs[6][16]~q ),
	.datad(!\inst|regs[7][16]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[16]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[16]~168 .extended_lut = "off";
defparam \inst|rdisp[16]~168 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[16]~168 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[16]~169 (
// Equation(s):
// \inst|rdisp[16]~169_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][16]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( !\inst|regs[2][16]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][16]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][16]~q ),
	.datac(!\inst|regs[2][16]~q ),
	.datad(!\inst|regs[3][16]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[16]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[16]~169 .extended_lut = "off";
defparam \inst|rdisp[16]~169 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rdisp[16]~169 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[16]~170 (
// Equation(s):
// \inst|rdisp[16]~170_combout  = ( \inst|rdisp[16]~169_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[16]~168_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[16]~167_combout )))) ) ) # ( 
// !\inst|rdisp[16]~169_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[16]~168_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[16]~167_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[16]~167_combout ),
	.datad(!\inst|rdisp[16]~168_combout ),
	.datae(!\inst|rdisp[16]~169_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[16]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[16]~170 .extended_lut = "off";
defparam \inst|rdisp[16]~170 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[16]~170 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[16]~171 (
// Equation(s):
// \inst|rdisp[16]~171_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][16]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][16]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][16]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][16]~q  ) ) )

	.dataa(!\inst|regs[16][16]~q ),
	.datab(!\inst|regs[20][16]~q ),
	.datac(!\inst|regs[24][16]~q ),
	.datad(!\inst|regs[28][16]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[16]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[16]~171 .extended_lut = "off";
defparam \inst|rdisp[16]~171 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[16]~171 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[16]~172 (
// Equation(s):
// \inst|rdisp[16]~172_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][16]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][16]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][16]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][16]~q  ) ) )

	.dataa(!\inst|regs[17][16]~q ),
	.datab(!\inst|regs[21][16]~q ),
	.datac(!\inst|regs[25][16]~q ),
	.datad(!\inst|regs[29][16]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[16]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[16]~172 .extended_lut = "off";
defparam \inst|rdisp[16]~172 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[16]~172 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[16]~173 (
// Equation(s):
// \inst|rdisp[16]~173_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][16]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][16]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][16]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][16]~q  ) ) )

	.dataa(!\inst|regs[18][16]~q ),
	.datab(!\inst|regs[22][16]~q ),
	.datac(!\inst|regs[26][16]~q ),
	.datad(!\inst|regs[30][16]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[16]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[16]~173 .extended_lut = "off";
defparam \inst|rdisp[16]~173 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[16]~173 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[16]~174 (
// Equation(s):
// \inst|rdisp[16]~174_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][16]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][16]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][16]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][16]~q  ) ) )

	.dataa(!\inst|regs[19][16]~q ),
	.datab(!\inst|regs[23][16]~q ),
	.datac(!\inst|regs[27][16]~q ),
	.datad(!\inst|regs[31][16]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[16]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[16]~174 .extended_lut = "off";
defparam \inst|rdisp[16]~174 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[16]~174 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[16]~175 (
// Equation(s):
// \inst|rdisp[16]~175_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[16]~174_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[16]~173_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[16]~172_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[16]~171_combout  ) ) )

	.dataa(!\inst|rdisp[16]~171_combout ),
	.datab(!\inst|rdisp[16]~172_combout ),
	.datac(!\inst|rdisp[16]~173_combout ),
	.datad(!\inst|rdisp[16]~174_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[16]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[16]~175 .extended_lut = "off";
defparam \inst|rdisp[16]~175 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[16]~175 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[16]~176 (
// Equation(s):
// \inst|rdisp[16]~176_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][16]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][16]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][16]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][16]~q  ) ) )

	.dataa(!\inst|regs[8][16]~q ),
	.datab(!\inst|regs[9][16]~q ),
	.datac(!\inst|regs[10][16]~q ),
	.datad(!\inst|regs[11][16]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[16]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[16]~176 .extended_lut = "off";
defparam \inst|rdisp[16]~176 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[16]~176 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[16]~177 (
// Equation(s):
// \inst|rdisp[16]~177_combout  = ( \inst|rdisp[16]~175_combout  & ( \inst|rdisp[16]~176_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[16]~170_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[16]~175_combout  & ( \inst|rdisp[16]~176_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[16]~170_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[16]~175_combout  & ( !\inst|rdisp[16]~176_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[16]~170_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[16]~175_combout  & ( !\inst|rdisp[16]~176_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[16]~170_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[16]~170_combout ),
	.datae(!\inst|rdisp[16]~175_combout ),
	.dataf(!\inst|rdisp[16]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[16]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[16]~177 .extended_lut = "off";
defparam \inst|rdisp[16]~177 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[16]~177 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[15]~178 (
// Equation(s):
// \inst|rdisp[15]~178_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][15]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][15]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][15]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][15]~q  ) ) )

	.dataa(!\inst|regs[12][15]~q ),
	.datab(!\inst|regs[13][15]~q ),
	.datac(!\inst|regs[14][15]~q ),
	.datad(!\inst|regs[15][15]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[15]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[15]~178 .extended_lut = "off";
defparam \inst|rdisp[15]~178 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[15]~178 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[15]~179 (
// Equation(s):
// \inst|rdisp[15]~179_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][15]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][15]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][15]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][15]~q  ) ) )

	.dataa(!\inst|regs[4][15]~q ),
	.datab(!\inst|regs[5][15]~q ),
	.datac(!\inst|regs[6][15]~q ),
	.datad(!\inst|regs[7][15]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[15]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[15]~179 .extended_lut = "off";
defparam \inst|rdisp[15]~179 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[15]~179 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[15]~180 (
// Equation(s):
// \inst|rdisp[15]~180_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][15]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][15]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][15]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][15]~q ),
	.datac(!\inst|regs[2][15]~q ),
	.datad(!\inst|regs[3][15]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[15]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[15]~180 .extended_lut = "off";
defparam \inst|rdisp[15]~180 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[15]~180 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[15]~181 (
// Equation(s):
// \inst|rdisp[15]~181_combout  = ( \inst|rdisp[15]~180_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[15]~179_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[15]~178_combout )))) ) ) # ( 
// !\inst|rdisp[15]~180_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[15]~179_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[15]~178_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[15]~178_combout ),
	.datad(!\inst|rdisp[15]~179_combout ),
	.datae(!\inst|rdisp[15]~180_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[15]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[15]~181 .extended_lut = "off";
defparam \inst|rdisp[15]~181 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[15]~181 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[15]~182 (
// Equation(s):
// \inst|rdisp[15]~182_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][15]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][15]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][15]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][15]~q  ) ) )

	.dataa(!\inst|regs[16][15]~q ),
	.datab(!\inst|regs[20][15]~q ),
	.datac(!\inst|regs[24][15]~q ),
	.datad(!\inst|regs[28][15]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[15]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[15]~182 .extended_lut = "off";
defparam \inst|rdisp[15]~182 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[15]~182 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[15]~183 (
// Equation(s):
// \inst|rdisp[15]~183_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][15]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][15]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][15]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][15]~q  ) ) )

	.dataa(!\inst|regs[17][15]~q ),
	.datab(!\inst|regs[21][15]~q ),
	.datac(!\inst|regs[25][15]~q ),
	.datad(!\inst|regs[29][15]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[15]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[15]~183 .extended_lut = "off";
defparam \inst|rdisp[15]~183 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[15]~183 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[15]~184 (
// Equation(s):
// \inst|rdisp[15]~184_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][15]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][15]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][15]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][15]~q  ) ) )

	.dataa(!\inst|regs[18][15]~q ),
	.datab(!\inst|regs[22][15]~q ),
	.datac(!\inst|regs[26][15]~q ),
	.datad(!\inst|regs[30][15]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[15]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[15]~184 .extended_lut = "off";
defparam \inst|rdisp[15]~184 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[15]~184 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[15]~185 (
// Equation(s):
// \inst|rdisp[15]~185_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][15]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][15]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][15]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][15]~q  ) ) )

	.dataa(!\inst|regs[19][15]~q ),
	.datab(!\inst|regs[23][15]~q ),
	.datac(!\inst|regs[27][15]~q ),
	.datad(!\inst|regs[31][15]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[15]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[15]~185 .extended_lut = "off";
defparam \inst|rdisp[15]~185 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[15]~185 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[15]~186 (
// Equation(s):
// \inst|rdisp[15]~186_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[15]~185_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[15]~184_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[15]~183_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[15]~182_combout  ) ) )

	.dataa(!\inst|rdisp[15]~182_combout ),
	.datab(!\inst|rdisp[15]~183_combout ),
	.datac(!\inst|rdisp[15]~184_combout ),
	.datad(!\inst|rdisp[15]~185_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[15]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[15]~186 .extended_lut = "off";
defparam \inst|rdisp[15]~186 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[15]~186 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[15]~187 (
// Equation(s):
// \inst|rdisp[15]~187_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][15]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][15]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][15]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][15]~q  ) ) )

	.dataa(!\inst|regs[8][15]~q ),
	.datab(!\inst|regs[9][15]~q ),
	.datac(!\inst|regs[10][15]~q ),
	.datad(!\inst|regs[11][15]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[15]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[15]~187 .extended_lut = "off";
defparam \inst|rdisp[15]~187 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[15]~187 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[15]~188 (
// Equation(s):
// \inst|rdisp[15]~188_combout  = ( \inst|rdisp[15]~186_combout  & ( \inst|rdisp[15]~187_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[15]~181_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[15]~186_combout  & ( \inst|rdisp[15]~187_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[15]~181_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[15]~186_combout  & ( !\inst|rdisp[15]~187_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[15]~181_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[15]~186_combout  & ( !\inst|rdisp[15]~187_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[15]~181_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[15]~181_combout ),
	.datae(!\inst|rdisp[15]~186_combout ),
	.dataf(!\inst|rdisp[15]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[15]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[15]~188 .extended_lut = "off";
defparam \inst|rdisp[15]~188 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[15]~188 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[14]~189 (
// Equation(s):
// \inst|rdisp[14]~189_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][14]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][14]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][14]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][14]~q  ) ) )

	.dataa(!\inst|regs[12][14]~q ),
	.datab(!\inst|regs[13][14]~q ),
	.datac(!\inst|regs[14][14]~q ),
	.datad(!\inst|regs[15][14]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[14]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[14]~189 .extended_lut = "off";
defparam \inst|rdisp[14]~189 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[14]~189 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[14]~190 (
// Equation(s):
// \inst|rdisp[14]~190_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][14]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][14]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][14]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][14]~q  ) ) )

	.dataa(!\inst|regs[4][14]~q ),
	.datab(!\inst|regs[5][14]~q ),
	.datac(!\inst|regs[6][14]~q ),
	.datad(!\inst|regs[7][14]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[14]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[14]~190 .extended_lut = "off";
defparam \inst|rdisp[14]~190 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[14]~190 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[14]~191 (
// Equation(s):
// \inst|rdisp[14]~191_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][14]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][14]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][14]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][14]~q ),
	.datac(!\inst|regs[2][14]~q ),
	.datad(!\inst|regs[3][14]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[14]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[14]~191 .extended_lut = "off";
defparam \inst|rdisp[14]~191 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[14]~191 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[14]~192 (
// Equation(s):
// \inst|rdisp[14]~192_combout  = ( \inst|rdisp[14]~191_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[14]~190_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[14]~189_combout )))) ) ) # ( 
// !\inst|rdisp[14]~191_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[14]~190_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[14]~189_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[14]~189_combout ),
	.datad(!\inst|rdisp[14]~190_combout ),
	.datae(!\inst|rdisp[14]~191_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[14]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[14]~192 .extended_lut = "off";
defparam \inst|rdisp[14]~192 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[14]~192 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[14]~193 (
// Equation(s):
// \inst|rdisp[14]~193_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][14]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][14]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][14]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][14]~q  ) ) )

	.dataa(!\inst|regs[16][14]~q ),
	.datab(!\inst|regs[20][14]~q ),
	.datac(!\inst|regs[24][14]~q ),
	.datad(!\inst|regs[28][14]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[14]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[14]~193 .extended_lut = "off";
defparam \inst|rdisp[14]~193 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[14]~193 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[14]~194 (
// Equation(s):
// \inst|rdisp[14]~194_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][14]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][14]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][14]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][14]~q  ) ) )

	.dataa(!\inst|regs[17][14]~q ),
	.datab(!\inst|regs[21][14]~q ),
	.datac(!\inst|regs[25][14]~q ),
	.datad(!\inst|regs[29][14]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[14]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[14]~194 .extended_lut = "off";
defparam \inst|rdisp[14]~194 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[14]~194 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[14]~195 (
// Equation(s):
// \inst|rdisp[14]~195_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][14]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][14]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][14]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][14]~q  ) ) )

	.dataa(!\inst|regs[18][14]~q ),
	.datab(!\inst|regs[22][14]~q ),
	.datac(!\inst|regs[26][14]~q ),
	.datad(!\inst|regs[30][14]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[14]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[14]~195 .extended_lut = "off";
defparam \inst|rdisp[14]~195 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[14]~195 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[14]~196 (
// Equation(s):
// \inst|rdisp[14]~196_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][14]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][14]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][14]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][14]~q  ) ) )

	.dataa(!\inst|regs[19][14]~q ),
	.datab(!\inst|regs[23][14]~q ),
	.datac(!\inst|regs[27][14]~q ),
	.datad(!\inst|regs[31][14]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[14]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[14]~196 .extended_lut = "off";
defparam \inst|rdisp[14]~196 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[14]~196 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[14]~197 (
// Equation(s):
// \inst|rdisp[14]~197_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[14]~196_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[14]~195_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[14]~194_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[14]~193_combout  ) ) )

	.dataa(!\inst|rdisp[14]~193_combout ),
	.datab(!\inst|rdisp[14]~194_combout ),
	.datac(!\inst|rdisp[14]~195_combout ),
	.datad(!\inst|rdisp[14]~196_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[14]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[14]~197 .extended_lut = "off";
defparam \inst|rdisp[14]~197 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[14]~197 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[14]~198 (
// Equation(s):
// \inst|rdisp[14]~198_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][14]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][14]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][14]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][14]~q  ) ) )

	.dataa(!\inst|regs[8][14]~q ),
	.datab(!\inst|regs[9][14]~q ),
	.datac(!\inst|regs[10][14]~q ),
	.datad(!\inst|regs[11][14]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[14]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[14]~198 .extended_lut = "off";
defparam \inst|rdisp[14]~198 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[14]~198 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[14]~199 (
// Equation(s):
// \inst|rdisp[14]~199_combout  = ( \inst|rdisp[14]~197_combout  & ( \inst|rdisp[14]~198_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[14]~192_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[14]~197_combout  & ( \inst|rdisp[14]~198_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[14]~192_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[14]~197_combout  & ( !\inst|rdisp[14]~198_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[14]~192_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[14]~197_combout  & ( !\inst|rdisp[14]~198_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[14]~192_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[14]~192_combout ),
	.datae(!\inst|rdisp[14]~197_combout ),
	.dataf(!\inst|rdisp[14]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[14]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[14]~199 .extended_lut = "off";
defparam \inst|rdisp[14]~199 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[14]~199 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[13]~200 (
// Equation(s):
// \inst|rdisp[13]~200_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][13]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][13]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][13]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][13]~q  ) ) )

	.dataa(!\inst|regs[12][13]~q ),
	.datab(!\inst|regs[13][13]~q ),
	.datac(!\inst|regs[14][13]~q ),
	.datad(!\inst|regs[15][13]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[13]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[13]~200 .extended_lut = "off";
defparam \inst|rdisp[13]~200 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[13]~200 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[13]~201 (
// Equation(s):
// \inst|rdisp[13]~201_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][13]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][13]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][13]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][13]~q  ) ) )

	.dataa(!\inst|regs[4][13]~q ),
	.datab(!\inst|regs[5][13]~q ),
	.datac(!\inst|regs[6][13]~q ),
	.datad(!\inst|regs[7][13]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[13]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[13]~201 .extended_lut = "off";
defparam \inst|rdisp[13]~201 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[13]~201 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[13]~202 (
// Equation(s):
// \inst|rdisp[13]~202_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][13]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][13]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][13]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][13]~q ),
	.datac(!\inst|regs[2][13]~q ),
	.datad(!\inst|regs[3][13]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[13]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[13]~202 .extended_lut = "off";
defparam \inst|rdisp[13]~202 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[13]~202 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[13]~203 (
// Equation(s):
// \inst|rdisp[13]~203_combout  = ( \inst|rdisp[13]~202_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[13]~201_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[13]~200_combout )))) ) ) # ( 
// !\inst|rdisp[13]~202_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[13]~201_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[13]~200_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[13]~200_combout ),
	.datad(!\inst|rdisp[13]~201_combout ),
	.datae(!\inst|rdisp[13]~202_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[13]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[13]~203 .extended_lut = "off";
defparam \inst|rdisp[13]~203 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[13]~203 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[13]~204 (
// Equation(s):
// \inst|rdisp[13]~204_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][13]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][13]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][13]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][13]~q  ) ) )

	.dataa(!\inst|regs[16][13]~q ),
	.datab(!\inst|regs[20][13]~q ),
	.datac(!\inst|regs[24][13]~q ),
	.datad(!\inst|regs[28][13]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[13]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[13]~204 .extended_lut = "off";
defparam \inst|rdisp[13]~204 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[13]~204 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[13]~205 (
// Equation(s):
// \inst|rdisp[13]~205_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][13]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][13]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][13]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][13]~q  ) ) )

	.dataa(!\inst|regs[17][13]~q ),
	.datab(!\inst|regs[21][13]~q ),
	.datac(!\inst|regs[25][13]~q ),
	.datad(!\inst|regs[29][13]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[13]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[13]~205 .extended_lut = "off";
defparam \inst|rdisp[13]~205 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[13]~205 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[13]~206 (
// Equation(s):
// \inst|rdisp[13]~206_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][13]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][13]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][13]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][13]~q  ) ) )

	.dataa(!\inst|regs[18][13]~q ),
	.datab(!\inst|regs[22][13]~q ),
	.datac(!\inst|regs[26][13]~q ),
	.datad(!\inst|regs[30][13]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[13]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[13]~206 .extended_lut = "off";
defparam \inst|rdisp[13]~206 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[13]~206 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[13]~207 (
// Equation(s):
// \inst|rdisp[13]~207_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][13]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][13]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][13]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][13]~q  ) ) )

	.dataa(!\inst|regs[19][13]~q ),
	.datab(!\inst|regs[23][13]~q ),
	.datac(!\inst|regs[27][13]~q ),
	.datad(!\inst|regs[31][13]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[13]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[13]~207 .extended_lut = "off";
defparam \inst|rdisp[13]~207 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[13]~207 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[13]~208 (
// Equation(s):
// \inst|rdisp[13]~208_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[13]~207_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[13]~206_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[13]~205_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[13]~204_combout  ) ) )

	.dataa(!\inst|rdisp[13]~204_combout ),
	.datab(!\inst|rdisp[13]~205_combout ),
	.datac(!\inst|rdisp[13]~206_combout ),
	.datad(!\inst|rdisp[13]~207_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[13]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[13]~208 .extended_lut = "off";
defparam \inst|rdisp[13]~208 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[13]~208 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[13]~209 (
// Equation(s):
// \inst|rdisp[13]~209_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][13]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][13]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][13]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][13]~q  ) ) )

	.dataa(!\inst|regs[8][13]~q ),
	.datab(!\inst|regs[9][13]~q ),
	.datac(!\inst|regs[10][13]~q ),
	.datad(!\inst|regs[11][13]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[13]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[13]~209 .extended_lut = "off";
defparam \inst|rdisp[13]~209 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[13]~209 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[13]~210 (
// Equation(s):
// \inst|rdisp[13]~210_combout  = ( \inst|rdisp[13]~208_combout  & ( \inst|rdisp[13]~209_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[13]~203_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[13]~208_combout  & ( \inst|rdisp[13]~209_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[13]~203_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[13]~208_combout  & ( !\inst|rdisp[13]~209_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[13]~203_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[13]~208_combout  & ( !\inst|rdisp[13]~209_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[13]~203_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[13]~203_combout ),
	.datae(!\inst|rdisp[13]~208_combout ),
	.dataf(!\inst|rdisp[13]~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[13]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[13]~210 .extended_lut = "off";
defparam \inst|rdisp[13]~210 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[13]~210 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[12]~211 (
// Equation(s):
// \inst|rdisp[12]~211_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][12]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][12]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][12]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][12]~q  ) ) )

	.dataa(!\inst|regs[12][12]~q ),
	.datab(!\inst|regs[13][12]~q ),
	.datac(!\inst|regs[14][12]~q ),
	.datad(!\inst|regs[15][12]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[12]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[12]~211 .extended_lut = "off";
defparam \inst|rdisp[12]~211 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[12]~211 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[12]~212 (
// Equation(s):
// \inst|rdisp[12]~212_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][12]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][12]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][12]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][12]~q  ) ) )

	.dataa(!\inst|regs[4][12]~q ),
	.datab(!\inst|regs[5][12]~q ),
	.datac(!\inst|regs[6][12]~q ),
	.datad(!\inst|regs[7][12]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[12]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[12]~212 .extended_lut = "off";
defparam \inst|rdisp[12]~212 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[12]~212 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[12]~213 (
// Equation(s):
// \inst|rdisp[12]~213_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][12]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][12]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][12]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][12]~q ),
	.datac(!\inst|regs[2][12]~q ),
	.datad(!\inst|regs[3][12]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[12]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[12]~213 .extended_lut = "off";
defparam \inst|rdisp[12]~213 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[12]~213 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[12]~214 (
// Equation(s):
// \inst|rdisp[12]~214_combout  = ( \inst|rdisp[12]~213_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[12]~212_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[12]~211_combout )))) ) ) # ( 
// !\inst|rdisp[12]~213_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[12]~212_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[12]~211_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[12]~211_combout ),
	.datad(!\inst|rdisp[12]~212_combout ),
	.datae(!\inst|rdisp[12]~213_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[12]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[12]~214 .extended_lut = "off";
defparam \inst|rdisp[12]~214 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[12]~214 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[12]~215 (
// Equation(s):
// \inst|rdisp[12]~215_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][12]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][12]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][12]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][12]~q  ) ) )

	.dataa(!\inst|regs[16][12]~q ),
	.datab(!\inst|regs[20][12]~q ),
	.datac(!\inst|regs[24][12]~q ),
	.datad(!\inst|regs[28][12]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[12]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[12]~215 .extended_lut = "off";
defparam \inst|rdisp[12]~215 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[12]~215 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[12]~216 (
// Equation(s):
// \inst|rdisp[12]~216_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][12]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][12]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][12]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][12]~q  ) ) )

	.dataa(!\inst|regs[17][12]~q ),
	.datab(!\inst|regs[21][12]~q ),
	.datac(!\inst|regs[25][12]~q ),
	.datad(!\inst|regs[29][12]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[12]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[12]~216 .extended_lut = "off";
defparam \inst|rdisp[12]~216 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[12]~216 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[12]~217 (
// Equation(s):
// \inst|rdisp[12]~217_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][12]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][12]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][12]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][12]~q  ) ) )

	.dataa(!\inst|regs[18][12]~q ),
	.datab(!\inst|regs[22][12]~q ),
	.datac(!\inst|regs[26][12]~q ),
	.datad(!\inst|regs[30][12]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[12]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[12]~217 .extended_lut = "off";
defparam \inst|rdisp[12]~217 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[12]~217 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[12]~218 (
// Equation(s):
// \inst|rdisp[12]~218_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][12]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][12]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][12]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][12]~q  ) ) )

	.dataa(!\inst|regs[19][12]~q ),
	.datab(!\inst|regs[23][12]~q ),
	.datac(!\inst|regs[27][12]~q ),
	.datad(!\inst|regs[31][12]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[12]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[12]~218 .extended_lut = "off";
defparam \inst|rdisp[12]~218 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[12]~218 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[12]~219 (
// Equation(s):
// \inst|rdisp[12]~219_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[12]~218_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[12]~217_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[12]~216_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[12]~215_combout  ) ) )

	.dataa(!\inst|rdisp[12]~215_combout ),
	.datab(!\inst|rdisp[12]~216_combout ),
	.datac(!\inst|rdisp[12]~217_combout ),
	.datad(!\inst|rdisp[12]~218_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[12]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[12]~219 .extended_lut = "off";
defparam \inst|rdisp[12]~219 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[12]~219 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[12]~220 (
// Equation(s):
// \inst|rdisp[12]~220_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][12]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][12]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][12]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][12]~q  ) ) )

	.dataa(!\inst|regs[8][12]~q ),
	.datab(!\inst|regs[9][12]~q ),
	.datac(!\inst|regs[10][12]~q ),
	.datad(!\inst|regs[11][12]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[12]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[12]~220 .extended_lut = "off";
defparam \inst|rdisp[12]~220 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[12]~220 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[12]~221 (
// Equation(s):
// \inst|rdisp[12]~221_combout  = ( \inst|rdisp[12]~219_combout  & ( \inst|rdisp[12]~220_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[12]~214_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[12]~219_combout  & ( \inst|rdisp[12]~220_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[12]~214_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[12]~219_combout  & ( !\inst|rdisp[12]~220_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[12]~214_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[12]~219_combout  & ( !\inst|rdisp[12]~220_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[12]~214_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[12]~214_combout ),
	.datae(!\inst|rdisp[12]~219_combout ),
	.dataf(!\inst|rdisp[12]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[12]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[12]~221 .extended_lut = "off";
defparam \inst|rdisp[12]~221 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[12]~221 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[11]~222 (
// Equation(s):
// \inst|rdisp[11]~222_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][11]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][11]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][11]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][11]~q  ) ) )

	.dataa(!\inst|regs[12][11]~q ),
	.datab(!\inst|regs[13][11]~q ),
	.datac(!\inst|regs[14][11]~q ),
	.datad(!\inst|regs[15][11]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[11]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[11]~222 .extended_lut = "off";
defparam \inst|rdisp[11]~222 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[11]~222 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[11]~223 (
// Equation(s):
// \inst|rdisp[11]~223_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][11]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][11]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][11]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][11]~q  ) ) )

	.dataa(!\inst|regs[4][11]~q ),
	.datab(!\inst|regs[5][11]~q ),
	.datac(!\inst|regs[6][11]~q ),
	.datad(!\inst|regs[7][11]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[11]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[11]~223 .extended_lut = "off";
defparam \inst|rdisp[11]~223 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[11]~223 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[11]~224 (
// Equation(s):
// \inst|rdisp[11]~224_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][11]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][11]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][11]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][11]~q ),
	.datac(!\inst|regs[2][11]~q ),
	.datad(!\inst|regs[3][11]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[11]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[11]~224 .extended_lut = "off";
defparam \inst|rdisp[11]~224 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[11]~224 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[11]~225 (
// Equation(s):
// \inst|rdisp[11]~225_combout  = ( \inst|rdisp[11]~224_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[11]~223_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[11]~222_combout )))) ) ) # ( 
// !\inst|rdisp[11]~224_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[11]~223_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[11]~222_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[11]~222_combout ),
	.datad(!\inst|rdisp[11]~223_combout ),
	.datae(!\inst|rdisp[11]~224_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[11]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[11]~225 .extended_lut = "off";
defparam \inst|rdisp[11]~225 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[11]~225 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[11]~226 (
// Equation(s):
// \inst|rdisp[11]~226_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][11]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][11]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][11]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][11]~q  ) ) )

	.dataa(!\inst|regs[16][11]~q ),
	.datab(!\inst|regs[20][11]~q ),
	.datac(!\inst|regs[24][11]~q ),
	.datad(!\inst|regs[28][11]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[11]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[11]~226 .extended_lut = "off";
defparam \inst|rdisp[11]~226 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[11]~226 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[11]~227 (
// Equation(s):
// \inst|rdisp[11]~227_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][11]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][11]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][11]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][11]~q  ) ) )

	.dataa(!\inst|regs[17][11]~q ),
	.datab(!\inst|regs[21][11]~q ),
	.datac(!\inst|regs[25][11]~q ),
	.datad(!\inst|regs[29][11]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[11]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[11]~227 .extended_lut = "off";
defparam \inst|rdisp[11]~227 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[11]~227 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[11]~228 (
// Equation(s):
// \inst|rdisp[11]~228_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][11]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][11]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][11]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][11]~q  ) ) )

	.dataa(!\inst|regs[18][11]~q ),
	.datab(!\inst|regs[22][11]~q ),
	.datac(!\inst|regs[26][11]~q ),
	.datad(!\inst|regs[30][11]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[11]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[11]~228 .extended_lut = "off";
defparam \inst|rdisp[11]~228 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[11]~228 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[11]~229 (
// Equation(s):
// \inst|rdisp[11]~229_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][11]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][11]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][11]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][11]~q  ) ) )

	.dataa(!\inst|regs[19][11]~q ),
	.datab(!\inst|regs[23][11]~q ),
	.datac(!\inst|regs[27][11]~q ),
	.datad(!\inst|regs[31][11]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[11]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[11]~229 .extended_lut = "off";
defparam \inst|rdisp[11]~229 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[11]~229 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[11]~230 (
// Equation(s):
// \inst|rdisp[11]~230_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[11]~229_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[11]~228_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[11]~227_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[11]~226_combout  ) ) )

	.dataa(!\inst|rdisp[11]~226_combout ),
	.datab(!\inst|rdisp[11]~227_combout ),
	.datac(!\inst|rdisp[11]~228_combout ),
	.datad(!\inst|rdisp[11]~229_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[11]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[11]~230 .extended_lut = "off";
defparam \inst|rdisp[11]~230 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[11]~230 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[11]~231 (
// Equation(s):
// \inst|rdisp[11]~231_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][11]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][11]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][11]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][11]~q  ) ) )

	.dataa(!\inst|regs[8][11]~q ),
	.datab(!\inst|regs[9][11]~q ),
	.datac(!\inst|regs[10][11]~q ),
	.datad(!\inst|regs[11][11]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[11]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[11]~231 .extended_lut = "off";
defparam \inst|rdisp[11]~231 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[11]~231 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[11]~232 (
// Equation(s):
// \inst|rdisp[11]~232_combout  = ( \inst|rdisp[11]~230_combout  & ( \inst|rdisp[11]~231_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[11]~225_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[11]~230_combout  & ( \inst|rdisp[11]~231_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[11]~225_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[11]~230_combout  & ( !\inst|rdisp[11]~231_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[11]~225_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[11]~230_combout  & ( !\inst|rdisp[11]~231_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[11]~225_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[11]~225_combout ),
	.datae(!\inst|rdisp[11]~230_combout ),
	.dataf(!\inst|rdisp[11]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[11]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[11]~232 .extended_lut = "off";
defparam \inst|rdisp[11]~232 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[11]~232 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[10]~233 (
// Equation(s):
// \inst|rdisp[10]~233_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][10]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][10]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][10]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][10]~q  ) ) )

	.dataa(!\inst|regs[12][10]~q ),
	.datab(!\inst|regs[13][10]~q ),
	.datac(!\inst|regs[14][10]~q ),
	.datad(!\inst|regs[15][10]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[10]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[10]~233 .extended_lut = "off";
defparam \inst|rdisp[10]~233 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[10]~233 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[10]~234 (
// Equation(s):
// \inst|rdisp[10]~234_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][10]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][10]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][10]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][10]~q  ) ) )

	.dataa(!\inst|regs[4][10]~q ),
	.datab(!\inst|regs[5][10]~q ),
	.datac(!\inst|regs[6][10]~q ),
	.datad(!\inst|regs[7][10]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[10]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[10]~234 .extended_lut = "off";
defparam \inst|rdisp[10]~234 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[10]~234 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[10]~235 (
// Equation(s):
// \inst|rdisp[10]~235_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][10]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][10]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][10]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][10]~q ),
	.datac(!\inst|regs[2][10]~q ),
	.datad(!\inst|regs[3][10]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[10]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[10]~235 .extended_lut = "off";
defparam \inst|rdisp[10]~235 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[10]~235 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[10]~236 (
// Equation(s):
// \inst|rdisp[10]~236_combout  = ( \inst|rdisp[10]~235_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[10]~234_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[10]~233_combout )))) ) ) # ( 
// !\inst|rdisp[10]~235_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[10]~234_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[10]~233_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[10]~233_combout ),
	.datad(!\inst|rdisp[10]~234_combout ),
	.datae(!\inst|rdisp[10]~235_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[10]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[10]~236 .extended_lut = "off";
defparam \inst|rdisp[10]~236 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[10]~236 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[10]~237 (
// Equation(s):
// \inst|rdisp[10]~237_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][10]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][10]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][10]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][10]~q  ) ) )

	.dataa(!\inst|regs[16][10]~q ),
	.datab(!\inst|regs[20][10]~q ),
	.datac(!\inst|regs[24][10]~q ),
	.datad(!\inst|regs[28][10]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[10]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[10]~237 .extended_lut = "off";
defparam \inst|rdisp[10]~237 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[10]~237 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[10]~238 (
// Equation(s):
// \inst|rdisp[10]~238_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][10]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][10]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][10]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][10]~q  ) ) )

	.dataa(!\inst|regs[17][10]~q ),
	.datab(!\inst|regs[21][10]~q ),
	.datac(!\inst|regs[25][10]~q ),
	.datad(!\inst|regs[29][10]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[10]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[10]~238 .extended_lut = "off";
defparam \inst|rdisp[10]~238 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[10]~238 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[10]~239 (
// Equation(s):
// \inst|rdisp[10]~239_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][10]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][10]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][10]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][10]~q  ) ) )

	.dataa(!\inst|regs[18][10]~q ),
	.datab(!\inst|regs[22][10]~q ),
	.datac(!\inst|regs[26][10]~q ),
	.datad(!\inst|regs[30][10]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[10]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[10]~239 .extended_lut = "off";
defparam \inst|rdisp[10]~239 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[10]~239 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[10]~240 (
// Equation(s):
// \inst|rdisp[10]~240_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][10]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][10]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][10]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][10]~q  ) ) )

	.dataa(!\inst|regs[19][10]~q ),
	.datab(!\inst|regs[23][10]~q ),
	.datac(!\inst|regs[27][10]~q ),
	.datad(!\inst|regs[31][10]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[10]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[10]~240 .extended_lut = "off";
defparam \inst|rdisp[10]~240 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[10]~240 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[10]~241 (
// Equation(s):
// \inst|rdisp[10]~241_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[10]~240_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[10]~239_combout  ) ) ) # ( \display_reg[0]~input_o  & 
// ( !\display_reg[1]~input_o  & ( \inst|rdisp[10]~238_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[10]~237_combout  ) ) )

	.dataa(!\inst|rdisp[10]~237_combout ),
	.datab(!\inst|rdisp[10]~238_combout ),
	.datac(!\inst|rdisp[10]~239_combout ),
	.datad(!\inst|rdisp[10]~240_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[10]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[10]~241 .extended_lut = "off";
defparam \inst|rdisp[10]~241 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[10]~241 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[10]~242 (
// Equation(s):
// \inst|rdisp[10]~242_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][10]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][10]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][10]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][10]~q  ) ) )

	.dataa(!\inst|regs[8][10]~q ),
	.datab(!\inst|regs[9][10]~q ),
	.datac(!\inst|regs[10][10]~q ),
	.datad(!\inst|regs[11][10]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[10]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[10]~242 .extended_lut = "off";
defparam \inst|rdisp[10]~242 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[10]~242 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[10]~243 (
// Equation(s):
// \inst|rdisp[10]~243_combout  = ( \inst|rdisp[10]~241_combout  & ( \inst|rdisp[10]~242_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[10]~236_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[10]~241_combout  & ( \inst|rdisp[10]~242_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[10]~236_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[10]~241_combout  & ( !\inst|rdisp[10]~242_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[10]~236_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[10]~241_combout  & ( !\inst|rdisp[10]~242_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[10]~236_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[10]~236_combout ),
	.datae(!\inst|rdisp[10]~241_combout ),
	.dataf(!\inst|rdisp[10]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[10]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[10]~243 .extended_lut = "off";
defparam \inst|rdisp[10]~243 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[10]~243 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[9]~244 (
// Equation(s):
// \inst|rdisp[9]~244_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][9]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][9]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][9]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][9]~q  ) ) )

	.dataa(!\inst|regs[12][9]~q ),
	.datab(!\inst|regs[13][9]~q ),
	.datac(!\inst|regs[14][9]~q ),
	.datad(!\inst|regs[15][9]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[9]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[9]~244 .extended_lut = "off";
defparam \inst|rdisp[9]~244 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[9]~244 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[9]~245 (
// Equation(s):
// \inst|rdisp[9]~245_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][9]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][9]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][9]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][9]~q  ) ) )

	.dataa(!\inst|regs[4][9]~q ),
	.datab(!\inst|regs[5][9]~q ),
	.datac(!\inst|regs[6][9]~q ),
	.datad(!\inst|regs[7][9]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[9]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[9]~245 .extended_lut = "off";
defparam \inst|rdisp[9]~245 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[9]~245 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[9]~246 (
// Equation(s):
// \inst|rdisp[9]~246_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][9]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( !\inst|regs[2][9]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][9]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][9]~q ),
	.datac(!\inst|regs[2][9]~q ),
	.datad(!\inst|regs[3][9]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[9]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[9]~246 .extended_lut = "off";
defparam \inst|rdisp[9]~246 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rdisp[9]~246 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[9]~247 (
// Equation(s):
// \inst|rdisp[9]~247_combout  = ( \inst|rdisp[9]~246_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[9]~245_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[9]~244_combout )))) ) ) # ( 
// !\inst|rdisp[9]~246_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[9]~245_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[9]~244_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[9]~244_combout ),
	.datad(!\inst|rdisp[9]~245_combout ),
	.datae(!\inst|rdisp[9]~246_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[9]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[9]~247 .extended_lut = "off";
defparam \inst|rdisp[9]~247 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[9]~247 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[9]~248 (
// Equation(s):
// \inst|rdisp[9]~248_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][9]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][9]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][9]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][9]~q  ) ) )

	.dataa(!\inst|regs[16][9]~q ),
	.datab(!\inst|regs[20][9]~q ),
	.datac(!\inst|regs[24][9]~q ),
	.datad(!\inst|regs[28][9]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[9]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[9]~248 .extended_lut = "off";
defparam \inst|rdisp[9]~248 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[9]~248 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[9]~249 (
// Equation(s):
// \inst|rdisp[9]~249_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][9]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][9]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][9]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][9]~q  ) ) )

	.dataa(!\inst|regs[17][9]~q ),
	.datab(!\inst|regs[21][9]~q ),
	.datac(!\inst|regs[25][9]~q ),
	.datad(!\inst|regs[29][9]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[9]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[9]~249 .extended_lut = "off";
defparam \inst|rdisp[9]~249 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[9]~249 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[9]~250 (
// Equation(s):
// \inst|rdisp[9]~250_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][9]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][9]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][9]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][9]~q  ) ) )

	.dataa(!\inst|regs[18][9]~q ),
	.datab(!\inst|regs[22][9]~q ),
	.datac(!\inst|regs[26][9]~q ),
	.datad(!\inst|regs[30][9]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[9]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[9]~250 .extended_lut = "off";
defparam \inst|rdisp[9]~250 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[9]~250 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[9]~251 (
// Equation(s):
// \inst|rdisp[9]~251_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][9]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][9]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][9]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][9]~q  ) ) )

	.dataa(!\inst|regs[19][9]~q ),
	.datab(!\inst|regs[23][9]~q ),
	.datac(!\inst|regs[27][9]~q ),
	.datad(!\inst|regs[31][9]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[9]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[9]~251 .extended_lut = "off";
defparam \inst|rdisp[9]~251 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[9]~251 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[9]~252 (
// Equation(s):
// \inst|rdisp[9]~252_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[9]~251_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[9]~250_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[9]~249_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[9]~248_combout  ) ) )

	.dataa(!\inst|rdisp[9]~248_combout ),
	.datab(!\inst|rdisp[9]~249_combout ),
	.datac(!\inst|rdisp[9]~250_combout ),
	.datad(!\inst|rdisp[9]~251_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[9]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[9]~252 .extended_lut = "off";
defparam \inst|rdisp[9]~252 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[9]~252 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[9]~253 (
// Equation(s):
// \inst|rdisp[9]~253_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][9]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][9]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][9]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][9]~q  ) ) )

	.dataa(!\inst|regs[8][9]~q ),
	.datab(!\inst|regs[9][9]~q ),
	.datac(!\inst|regs[10][9]~q ),
	.datad(!\inst|regs[11][9]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[9]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[9]~253 .extended_lut = "off";
defparam \inst|rdisp[9]~253 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[9]~253 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[9]~254 (
// Equation(s):
// \inst|rdisp[9]~254_combout  = ( \inst|rdisp[9]~252_combout  & ( \inst|rdisp[9]~253_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[9]~247_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[9]~252_combout  & ( \inst|rdisp[9]~253_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[9]~247_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[9]~252_combout  & ( !\inst|rdisp[9]~253_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[9]~247_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[9]~252_combout  & ( !\inst|rdisp[9]~253_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[9]~247_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[9]~247_combout ),
	.datae(!\inst|rdisp[9]~252_combout ),
	.dataf(!\inst|rdisp[9]~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[9]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[9]~254 .extended_lut = "off";
defparam \inst|rdisp[9]~254 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[9]~254 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[8]~255 (
// Equation(s):
// \inst|rdisp[8]~255_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][8]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][8]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][8]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][8]~q  ) ) )

	.dataa(!\inst|regs[12][8]~q ),
	.datab(!\inst|regs[13][8]~q ),
	.datac(!\inst|regs[14][8]~q ),
	.datad(!\inst|regs[15][8]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[8]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[8]~255 .extended_lut = "off";
defparam \inst|rdisp[8]~255 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[8]~255 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[8]~256 (
// Equation(s):
// \inst|rdisp[8]~256_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][8]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][8]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][8]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][8]~q  ) ) )

	.dataa(!\inst|regs[4][8]~q ),
	.datab(!\inst|regs[5][8]~q ),
	.datac(!\inst|regs[6][8]~q ),
	.datad(!\inst|regs[7][8]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[8]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[8]~256 .extended_lut = "off";
defparam \inst|rdisp[8]~256 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[8]~256 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[8]~257 (
// Equation(s):
// \inst|rdisp[8]~257_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][8]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( !\inst|regs[2][8]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][8]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][8]~q ),
	.datac(!\inst|regs[2][8]~q ),
	.datad(!\inst|regs[3][8]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[8]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[8]~257 .extended_lut = "off";
defparam \inst|rdisp[8]~257 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rdisp[8]~257 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[8]~258 (
// Equation(s):
// \inst|rdisp[8]~258_combout  = ( \inst|rdisp[8]~257_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[8]~256_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[8]~255_combout )))) ) ) # ( 
// !\inst|rdisp[8]~257_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[8]~256_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[8]~255_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[8]~255_combout ),
	.datad(!\inst|rdisp[8]~256_combout ),
	.datae(!\inst|rdisp[8]~257_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[8]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[8]~258 .extended_lut = "off";
defparam \inst|rdisp[8]~258 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[8]~258 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[8]~259 (
// Equation(s):
// \inst|rdisp[8]~259_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][8]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][8]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][8]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][8]~q  ) ) )

	.dataa(!\inst|regs[16][8]~q ),
	.datab(!\inst|regs[20][8]~q ),
	.datac(!\inst|regs[24][8]~q ),
	.datad(!\inst|regs[28][8]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[8]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[8]~259 .extended_lut = "off";
defparam \inst|rdisp[8]~259 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[8]~259 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[8]~260 (
// Equation(s):
// \inst|rdisp[8]~260_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][8]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][8]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][8]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][8]~q  ) ) )

	.dataa(!\inst|regs[17][8]~q ),
	.datab(!\inst|regs[21][8]~q ),
	.datac(!\inst|regs[25][8]~q ),
	.datad(!\inst|regs[29][8]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[8]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[8]~260 .extended_lut = "off";
defparam \inst|rdisp[8]~260 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[8]~260 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[8]~261 (
// Equation(s):
// \inst|rdisp[8]~261_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][8]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][8]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][8]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][8]~q  ) ) )

	.dataa(!\inst|regs[18][8]~q ),
	.datab(!\inst|regs[22][8]~q ),
	.datac(!\inst|regs[26][8]~q ),
	.datad(!\inst|regs[30][8]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[8]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[8]~261 .extended_lut = "off";
defparam \inst|rdisp[8]~261 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[8]~261 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[8]~262 (
// Equation(s):
// \inst|rdisp[8]~262_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][8]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][8]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][8]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][8]~q  ) ) )

	.dataa(!\inst|regs[19][8]~q ),
	.datab(!\inst|regs[23][8]~q ),
	.datac(!\inst|regs[27][8]~q ),
	.datad(!\inst|regs[31][8]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[8]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[8]~262 .extended_lut = "off";
defparam \inst|rdisp[8]~262 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[8]~262 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[8]~263 (
// Equation(s):
// \inst|rdisp[8]~263_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[8]~262_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[8]~261_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[8]~260_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[8]~259_combout  ) ) )

	.dataa(!\inst|rdisp[8]~259_combout ),
	.datab(!\inst|rdisp[8]~260_combout ),
	.datac(!\inst|rdisp[8]~261_combout ),
	.datad(!\inst|rdisp[8]~262_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[8]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[8]~263 .extended_lut = "off";
defparam \inst|rdisp[8]~263 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[8]~263 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[8]~264 (
// Equation(s):
// \inst|rdisp[8]~264_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][8]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][8]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][8]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][8]~q  ) ) )

	.dataa(!\inst|regs[8][8]~q ),
	.datab(!\inst|regs[9][8]~q ),
	.datac(!\inst|regs[10][8]~q ),
	.datad(!\inst|regs[11][8]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[8]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[8]~264 .extended_lut = "off";
defparam \inst|rdisp[8]~264 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[8]~264 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[8]~265 (
// Equation(s):
// \inst|rdisp[8]~265_combout  = ( \inst|rdisp[8]~263_combout  & ( \inst|rdisp[8]~264_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[8]~258_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[8]~263_combout  & ( \inst|rdisp[8]~264_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[8]~258_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[8]~263_combout  & ( !\inst|rdisp[8]~264_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[8]~258_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[8]~263_combout  & ( !\inst|rdisp[8]~264_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[8]~258_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[8]~258_combout ),
	.datae(!\inst|rdisp[8]~263_combout ),
	.dataf(!\inst|rdisp[8]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[8]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[8]~265 .extended_lut = "off";
defparam \inst|rdisp[8]~265 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[8]~265 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[7]~266 (
// Equation(s):
// \inst|rdisp[7]~266_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][7]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][7]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][7]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][7]~q  ) ) )

	.dataa(!\inst|regs[12][7]~q ),
	.datab(!\inst|regs[13][7]~q ),
	.datac(!\inst|regs[14][7]~q ),
	.datad(!\inst|regs[15][7]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[7]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[7]~266 .extended_lut = "off";
defparam \inst|rdisp[7]~266 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[7]~266 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[7]~267 (
// Equation(s):
// \inst|rdisp[7]~267_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][7]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][7]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][7]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][7]~q  ) ) )

	.dataa(!\inst|regs[4][7]~q ),
	.datab(!\inst|regs[5][7]~q ),
	.datac(!\inst|regs[6][7]~q ),
	.datad(!\inst|regs[7][7]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[7]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[7]~267 .extended_lut = "off";
defparam \inst|rdisp[7]~267 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[7]~267 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[7]~268 (
// Equation(s):
// \inst|rdisp[7]~268_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][7]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( !\inst|regs[2][7]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][7]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][7]~q ),
	.datac(!\inst|regs[2][7]~q ),
	.datad(!\inst|regs[3][7]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[7]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[7]~268 .extended_lut = "off";
defparam \inst|rdisp[7]~268 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rdisp[7]~268 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[7]~269 (
// Equation(s):
// \inst|rdisp[7]~269_combout  = ( \inst|rdisp[7]~268_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[7]~267_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[7]~266_combout )))) ) ) # ( 
// !\inst|rdisp[7]~268_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[7]~267_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[7]~266_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[7]~266_combout ),
	.datad(!\inst|rdisp[7]~267_combout ),
	.datae(!\inst|rdisp[7]~268_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[7]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[7]~269 .extended_lut = "off";
defparam \inst|rdisp[7]~269 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[7]~269 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[7]~270 (
// Equation(s):
// \inst|rdisp[7]~270_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][7]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][7]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][7]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][7]~q  ) ) )

	.dataa(!\inst|regs[16][7]~q ),
	.datab(!\inst|regs[20][7]~q ),
	.datac(!\inst|regs[24][7]~q ),
	.datad(!\inst|regs[28][7]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[7]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[7]~270 .extended_lut = "off";
defparam \inst|rdisp[7]~270 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[7]~270 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[7]~271 (
// Equation(s):
// \inst|rdisp[7]~271_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][7]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][7]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][7]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][7]~q  ) ) )

	.dataa(!\inst|regs[17][7]~q ),
	.datab(!\inst|regs[21][7]~q ),
	.datac(!\inst|regs[25][7]~q ),
	.datad(!\inst|regs[29][7]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[7]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[7]~271 .extended_lut = "off";
defparam \inst|rdisp[7]~271 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[7]~271 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[7]~272 (
// Equation(s):
// \inst|rdisp[7]~272_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][7]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][7]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][7]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][7]~q  ) ) )

	.dataa(!\inst|regs[18][7]~q ),
	.datab(!\inst|regs[22][7]~q ),
	.datac(!\inst|regs[26][7]~q ),
	.datad(!\inst|regs[30][7]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[7]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[7]~272 .extended_lut = "off";
defparam \inst|rdisp[7]~272 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[7]~272 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[7]~273 (
// Equation(s):
// \inst|rdisp[7]~273_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][7]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][7]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][7]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][7]~q  ) ) )

	.dataa(!\inst|regs[19][7]~q ),
	.datab(!\inst|regs[23][7]~q ),
	.datac(!\inst|regs[27][7]~q ),
	.datad(!\inst|regs[31][7]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[7]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[7]~273 .extended_lut = "off";
defparam \inst|rdisp[7]~273 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[7]~273 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[7]~274 (
// Equation(s):
// \inst|rdisp[7]~274_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[7]~273_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[7]~272_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[7]~271_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[7]~270_combout  ) ) )

	.dataa(!\inst|rdisp[7]~270_combout ),
	.datab(!\inst|rdisp[7]~271_combout ),
	.datac(!\inst|rdisp[7]~272_combout ),
	.datad(!\inst|rdisp[7]~273_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[7]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[7]~274 .extended_lut = "off";
defparam \inst|rdisp[7]~274 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[7]~274 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[7]~275 (
// Equation(s):
// \inst|rdisp[7]~275_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][7]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][7]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][7]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][7]~q  ) ) )

	.dataa(!\inst|regs[8][7]~q ),
	.datab(!\inst|regs[9][7]~q ),
	.datac(!\inst|regs[10][7]~q ),
	.datad(!\inst|regs[11][7]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[7]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[7]~275 .extended_lut = "off";
defparam \inst|rdisp[7]~275 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[7]~275 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[7]~276 (
// Equation(s):
// \inst|rdisp[7]~276_combout  = ( \inst|rdisp[7]~274_combout  & ( \inst|rdisp[7]~275_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[7]~269_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[7]~274_combout  & ( \inst|rdisp[7]~275_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[7]~269_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[7]~274_combout  & ( !\inst|rdisp[7]~275_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[7]~269_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[7]~274_combout  & ( !\inst|rdisp[7]~275_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[7]~269_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[7]~269_combout ),
	.datae(!\inst|rdisp[7]~274_combout ),
	.dataf(!\inst|rdisp[7]~275_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[7]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[7]~276 .extended_lut = "off";
defparam \inst|rdisp[7]~276 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[7]~276 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[6]~277 (
// Equation(s):
// \inst|rdisp[6]~277_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][6]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][6]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][6]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][6]~q  ) ) )

	.dataa(!\inst|regs[12][6]~q ),
	.datab(!\inst|regs[13][6]~q ),
	.datac(!\inst|regs[14][6]~q ),
	.datad(!\inst|regs[15][6]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[6]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[6]~277 .extended_lut = "off";
defparam \inst|rdisp[6]~277 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[6]~277 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[6]~278 (
// Equation(s):
// \inst|rdisp[6]~278_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][6]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][6]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][6]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][6]~q  ) ) )

	.dataa(!\inst|regs[4][6]~q ),
	.datab(!\inst|regs[5][6]~q ),
	.datac(!\inst|regs[6][6]~q ),
	.datad(!\inst|regs[7][6]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[6]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[6]~278 .extended_lut = "off";
defparam \inst|rdisp[6]~278 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[6]~278 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[6]~279 (
// Equation(s):
// \inst|rdisp[6]~279_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][6]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( !\inst|regs[2][6]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][6]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][6]~q ),
	.datac(!\inst|regs[2][6]~q ),
	.datad(!\inst|regs[3][6]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[6]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[6]~279 .extended_lut = "off";
defparam \inst|rdisp[6]~279 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rdisp[6]~279 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[6]~280 (
// Equation(s):
// \inst|rdisp[6]~280_combout  = ( \inst|rdisp[6]~279_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[6]~278_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[6]~277_combout )))) ) ) # ( 
// !\inst|rdisp[6]~279_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[6]~278_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[6]~277_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[6]~277_combout ),
	.datad(!\inst|rdisp[6]~278_combout ),
	.datae(!\inst|rdisp[6]~279_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[6]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[6]~280 .extended_lut = "off";
defparam \inst|rdisp[6]~280 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[6]~280 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[6]~281 (
// Equation(s):
// \inst|rdisp[6]~281_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][6]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][6]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][6]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][6]~q  ) ) )

	.dataa(!\inst|regs[16][6]~q ),
	.datab(!\inst|regs[20][6]~q ),
	.datac(!\inst|regs[24][6]~q ),
	.datad(!\inst|regs[28][6]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[6]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[6]~281 .extended_lut = "off";
defparam \inst|rdisp[6]~281 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[6]~281 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[6]~282 (
// Equation(s):
// \inst|rdisp[6]~282_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][6]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][6]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][6]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][6]~q  ) ) )

	.dataa(!\inst|regs[17][6]~q ),
	.datab(!\inst|regs[21][6]~q ),
	.datac(!\inst|regs[25][6]~q ),
	.datad(!\inst|regs[29][6]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[6]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[6]~282 .extended_lut = "off";
defparam \inst|rdisp[6]~282 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[6]~282 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[6]~283 (
// Equation(s):
// \inst|rdisp[6]~283_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][6]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][6]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][6]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][6]~q  ) ) )

	.dataa(!\inst|regs[18][6]~q ),
	.datab(!\inst|regs[22][6]~q ),
	.datac(!\inst|regs[26][6]~q ),
	.datad(!\inst|regs[30][6]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[6]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[6]~283 .extended_lut = "off";
defparam \inst|rdisp[6]~283 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[6]~283 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[6]~284 (
// Equation(s):
// \inst|rdisp[6]~284_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][6]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][6]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][6]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][6]~q  ) ) )

	.dataa(!\inst|regs[19][6]~q ),
	.datab(!\inst|regs[23][6]~q ),
	.datac(!\inst|regs[27][6]~q ),
	.datad(!\inst|regs[31][6]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[6]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[6]~284 .extended_lut = "off";
defparam \inst|rdisp[6]~284 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[6]~284 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[6]~285 (
// Equation(s):
// \inst|rdisp[6]~285_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[6]~284_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[6]~283_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[6]~282_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[6]~281_combout  ) ) )

	.dataa(!\inst|rdisp[6]~281_combout ),
	.datab(!\inst|rdisp[6]~282_combout ),
	.datac(!\inst|rdisp[6]~283_combout ),
	.datad(!\inst|rdisp[6]~284_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[6]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[6]~285 .extended_lut = "off";
defparam \inst|rdisp[6]~285 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[6]~285 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[6]~286 (
// Equation(s):
// \inst|rdisp[6]~286_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][6]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][6]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][6]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][6]~q  ) ) )

	.dataa(!\inst|regs[8][6]~q ),
	.datab(!\inst|regs[9][6]~q ),
	.datac(!\inst|regs[10][6]~q ),
	.datad(!\inst|regs[11][6]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[6]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[6]~286 .extended_lut = "off";
defparam \inst|rdisp[6]~286 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[6]~286 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[6]~287 (
// Equation(s):
// \inst|rdisp[6]~287_combout  = ( \inst|rdisp[6]~285_combout  & ( \inst|rdisp[6]~286_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[6]~280_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[6]~285_combout  & ( \inst|rdisp[6]~286_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[6]~280_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[6]~285_combout  & ( !\inst|rdisp[6]~286_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[6]~280_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[6]~285_combout  & ( !\inst|rdisp[6]~286_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[6]~280_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[6]~280_combout ),
	.datae(!\inst|rdisp[6]~285_combout ),
	.dataf(!\inst|rdisp[6]~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[6]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[6]~287 .extended_lut = "off";
defparam \inst|rdisp[6]~287 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[6]~287 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[5]~288 (
// Equation(s):
// \inst|rdisp[5]~288_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][5]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][5]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][5]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][5]~q  ) ) )

	.dataa(!\inst|regs[12][5]~q ),
	.datab(!\inst|regs[13][5]~q ),
	.datac(!\inst|regs[14][5]~q ),
	.datad(!\inst|regs[15][5]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[5]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[5]~288 .extended_lut = "off";
defparam \inst|rdisp[5]~288 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[5]~288 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[5]~289 (
// Equation(s):
// \inst|rdisp[5]~289_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][5]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][5]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][5]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][5]~q  ) ) )

	.dataa(!\inst|regs[4][5]~q ),
	.datab(!\inst|regs[5][5]~q ),
	.datac(!\inst|regs[6][5]~q ),
	.datad(!\inst|regs[7][5]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[5]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[5]~289 .extended_lut = "off";
defparam \inst|rdisp[5]~289 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[5]~289 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[5]~290 (
// Equation(s):
// \inst|rdisp[5]~290_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][5]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( !\inst|regs[2][5]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][5]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][5]~q ),
	.datac(!\inst|regs[2][5]~q ),
	.datad(!\inst|regs[3][5]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[5]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[5]~290 .extended_lut = "off";
defparam \inst|rdisp[5]~290 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rdisp[5]~290 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[5]~291 (
// Equation(s):
// \inst|rdisp[5]~291_combout  = ( \inst|rdisp[5]~290_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[5]~289_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[5]~288_combout )))) ) ) # ( 
// !\inst|rdisp[5]~290_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[5]~289_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[5]~288_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[5]~288_combout ),
	.datad(!\inst|rdisp[5]~289_combout ),
	.datae(!\inst|rdisp[5]~290_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[5]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[5]~291 .extended_lut = "off";
defparam \inst|rdisp[5]~291 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[5]~291 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[5]~292 (
// Equation(s):
// \inst|rdisp[5]~292_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][5]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][5]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][5]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][5]~q  ) ) )

	.dataa(!\inst|regs[16][5]~q ),
	.datab(!\inst|regs[20][5]~q ),
	.datac(!\inst|regs[24][5]~q ),
	.datad(!\inst|regs[28][5]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[5]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[5]~292 .extended_lut = "off";
defparam \inst|rdisp[5]~292 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[5]~292 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[5]~293 (
// Equation(s):
// \inst|rdisp[5]~293_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][5]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][5]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][5]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][5]~q  ) ) )

	.dataa(!\inst|regs[17][5]~q ),
	.datab(!\inst|regs[21][5]~q ),
	.datac(!\inst|regs[25][5]~q ),
	.datad(!\inst|regs[29][5]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[5]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[5]~293 .extended_lut = "off";
defparam \inst|rdisp[5]~293 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[5]~293 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[5]~294 (
// Equation(s):
// \inst|rdisp[5]~294_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][5]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][5]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][5]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][5]~q  ) ) )

	.dataa(!\inst|regs[18][5]~q ),
	.datab(!\inst|regs[22][5]~q ),
	.datac(!\inst|regs[26][5]~q ),
	.datad(!\inst|regs[30][5]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[5]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[5]~294 .extended_lut = "off";
defparam \inst|rdisp[5]~294 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[5]~294 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[5]~295 (
// Equation(s):
// \inst|rdisp[5]~295_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][5]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][5]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][5]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][5]~q  ) ) )

	.dataa(!\inst|regs[19][5]~q ),
	.datab(!\inst|regs[23][5]~q ),
	.datac(!\inst|regs[27][5]~q ),
	.datad(!\inst|regs[31][5]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[5]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[5]~295 .extended_lut = "off";
defparam \inst|rdisp[5]~295 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[5]~295 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[5]~296 (
// Equation(s):
// \inst|rdisp[5]~296_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[5]~295_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[5]~294_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[5]~293_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[5]~292_combout  ) ) )

	.dataa(!\inst|rdisp[5]~292_combout ),
	.datab(!\inst|rdisp[5]~293_combout ),
	.datac(!\inst|rdisp[5]~294_combout ),
	.datad(!\inst|rdisp[5]~295_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[5]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[5]~296 .extended_lut = "off";
defparam \inst|rdisp[5]~296 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[5]~296 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[5]~297 (
// Equation(s):
// \inst|rdisp[5]~297_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][5]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][5]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][5]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][5]~q  ) ) )

	.dataa(!\inst|regs[8][5]~q ),
	.datab(!\inst|regs[9][5]~q ),
	.datac(!\inst|regs[10][5]~q ),
	.datad(!\inst|regs[11][5]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[5]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[5]~297 .extended_lut = "off";
defparam \inst|rdisp[5]~297 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[5]~297 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[5]~298 (
// Equation(s):
// \inst|rdisp[5]~298_combout  = ( \inst|rdisp[5]~296_combout  & ( \inst|rdisp[5]~297_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[5]~291_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[5]~296_combout  & ( \inst|rdisp[5]~297_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[5]~291_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[5]~296_combout  & ( !\inst|rdisp[5]~297_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[5]~291_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[5]~296_combout  & ( !\inst|rdisp[5]~297_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[5]~291_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[5]~291_combout ),
	.datae(!\inst|rdisp[5]~296_combout ),
	.dataf(!\inst|rdisp[5]~297_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[5]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[5]~298 .extended_lut = "off";
defparam \inst|rdisp[5]~298 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[5]~298 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[4]~299 (
// Equation(s):
// \inst|rdisp[4]~299_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][4]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][4]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][4]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][4]~q  ) ) )

	.dataa(!\inst|regs[12][4]~q ),
	.datab(!\inst|regs[13][4]~q ),
	.datac(!\inst|regs[14][4]~q ),
	.datad(!\inst|regs[15][4]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[4]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[4]~299 .extended_lut = "off";
defparam \inst|rdisp[4]~299 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[4]~299 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[4]~300 (
// Equation(s):
// \inst|rdisp[4]~300_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][4]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][4]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][4]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][4]~q  ) ) )

	.dataa(!\inst|regs[4][4]~q ),
	.datab(!\inst|regs[5][4]~q ),
	.datac(!\inst|regs[6][4]~q ),
	.datad(!\inst|regs[7][4]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[4]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[4]~300 .extended_lut = "off";
defparam \inst|rdisp[4]~300 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[4]~300 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[4]~301 (
// Equation(s):
// \inst|rdisp[4]~301_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][4]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( !\inst|regs[2][4]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][4]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][4]~q ),
	.datac(!\inst|regs[2][4]~q ),
	.datad(!\inst|regs[3][4]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[4]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[4]~301 .extended_lut = "off";
defparam \inst|rdisp[4]~301 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rdisp[4]~301 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[4]~302 (
// Equation(s):
// \inst|rdisp[4]~302_combout  = ( \inst|rdisp[4]~301_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[4]~300_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[4]~299_combout )))) ) ) # ( 
// !\inst|rdisp[4]~301_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[4]~300_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[4]~299_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[4]~299_combout ),
	.datad(!\inst|rdisp[4]~300_combout ),
	.datae(!\inst|rdisp[4]~301_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[4]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[4]~302 .extended_lut = "off";
defparam \inst|rdisp[4]~302 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[4]~302 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[4]~303 (
// Equation(s):
// \inst|rdisp[4]~303_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][4]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][4]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][4]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][4]~q  ) ) )

	.dataa(!\inst|regs[16][4]~q ),
	.datab(!\inst|regs[20][4]~q ),
	.datac(!\inst|regs[24][4]~q ),
	.datad(!\inst|regs[28][4]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[4]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[4]~303 .extended_lut = "off";
defparam \inst|rdisp[4]~303 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[4]~303 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[4]~304 (
// Equation(s):
// \inst|rdisp[4]~304_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][4]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][4]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][4]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][4]~q  ) ) )

	.dataa(!\inst|regs[17][4]~q ),
	.datab(!\inst|regs[21][4]~q ),
	.datac(!\inst|regs[25][4]~q ),
	.datad(!\inst|regs[29][4]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[4]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[4]~304 .extended_lut = "off";
defparam \inst|rdisp[4]~304 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[4]~304 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[4]~305 (
// Equation(s):
// \inst|rdisp[4]~305_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][4]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][4]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][4]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][4]~q  ) ) )

	.dataa(!\inst|regs[18][4]~q ),
	.datab(!\inst|regs[22][4]~q ),
	.datac(!\inst|regs[26][4]~q ),
	.datad(!\inst|regs[30][4]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[4]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[4]~305 .extended_lut = "off";
defparam \inst|rdisp[4]~305 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[4]~305 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[4]~306 (
// Equation(s):
// \inst|rdisp[4]~306_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][4]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][4]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][4]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][4]~q  ) ) )

	.dataa(!\inst|regs[19][4]~q ),
	.datab(!\inst|regs[23][4]~q ),
	.datac(!\inst|regs[27][4]~q ),
	.datad(!\inst|regs[31][4]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[4]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[4]~306 .extended_lut = "off";
defparam \inst|rdisp[4]~306 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[4]~306 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[4]~307 (
// Equation(s):
// \inst|rdisp[4]~307_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[4]~306_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[4]~305_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[4]~304_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[4]~303_combout  ) ) )

	.dataa(!\inst|rdisp[4]~303_combout ),
	.datab(!\inst|rdisp[4]~304_combout ),
	.datac(!\inst|rdisp[4]~305_combout ),
	.datad(!\inst|rdisp[4]~306_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[4]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[4]~307 .extended_lut = "off";
defparam \inst|rdisp[4]~307 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[4]~307 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[4]~308 (
// Equation(s):
// \inst|rdisp[4]~308_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][4]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][4]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][4]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][4]~q  ) ) )

	.dataa(!\inst|regs[8][4]~q ),
	.datab(!\inst|regs[9][4]~q ),
	.datac(!\inst|regs[10][4]~q ),
	.datad(!\inst|regs[11][4]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[4]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[4]~308 .extended_lut = "off";
defparam \inst|rdisp[4]~308 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[4]~308 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[4]~309 (
// Equation(s):
// \inst|rdisp[4]~309_combout  = ( \inst|rdisp[4]~307_combout  & ( \inst|rdisp[4]~308_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[4]~302_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[4]~307_combout  & ( \inst|rdisp[4]~308_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[4]~302_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[4]~307_combout  & ( !\inst|rdisp[4]~308_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[4]~302_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[4]~307_combout  & ( !\inst|rdisp[4]~308_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[4]~302_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[4]~302_combout ),
	.datae(!\inst|rdisp[4]~307_combout ),
	.dataf(!\inst|rdisp[4]~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[4]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[4]~309 .extended_lut = "off";
defparam \inst|rdisp[4]~309 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[4]~309 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[3]~310 (
// Equation(s):
// \inst|rdisp[3]~310_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][3]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][3]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][3]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][3]~q  ) ) )

	.dataa(!\inst|regs[12][3]~q ),
	.datab(!\inst|regs[13][3]~q ),
	.datac(!\inst|regs[14][3]~q ),
	.datad(!\inst|regs[15][3]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[3]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[3]~310 .extended_lut = "off";
defparam \inst|rdisp[3]~310 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[3]~310 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[3]~311 (
// Equation(s):
// \inst|rdisp[3]~311_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][3]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][3]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][3]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][3]~q  ) ) )

	.dataa(!\inst|regs[4][3]~q ),
	.datab(!\inst|regs[5][3]~q ),
	.datac(!\inst|regs[6][3]~q ),
	.datad(!\inst|regs[7][3]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[3]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[3]~311 .extended_lut = "off";
defparam \inst|rdisp[3]~311 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[3]~311 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[3]~312 (
// Equation(s):
// \inst|rdisp[3]~312_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][3]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( !\inst|regs[2][3]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][3]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][3]~q ),
	.datac(!\inst|regs[2][3]~q ),
	.datad(!\inst|regs[3][3]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[3]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[3]~312 .extended_lut = "off";
defparam \inst|rdisp[3]~312 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rdisp[3]~312 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[3]~313 (
// Equation(s):
// \inst|rdisp[3]~313_combout  = ( \inst|rdisp[3]~312_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[3]~311_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[3]~310_combout )))) ) ) # ( 
// !\inst|rdisp[3]~312_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[3]~311_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[3]~310_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[3]~310_combout ),
	.datad(!\inst|rdisp[3]~311_combout ),
	.datae(!\inst|rdisp[3]~312_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[3]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[3]~313 .extended_lut = "off";
defparam \inst|rdisp[3]~313 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[3]~313 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[3]~314 (
// Equation(s):
// \inst|rdisp[3]~314_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][3]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][3]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][3]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][3]~q  ) ) )

	.dataa(!\inst|regs[16][3]~q ),
	.datab(!\inst|regs[20][3]~q ),
	.datac(!\inst|regs[24][3]~q ),
	.datad(!\inst|regs[28][3]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[3]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[3]~314 .extended_lut = "off";
defparam \inst|rdisp[3]~314 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[3]~314 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[3]~315 (
// Equation(s):
// \inst|rdisp[3]~315_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][3]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][3]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][3]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][3]~q  ) ) )

	.dataa(!\inst|regs[17][3]~q ),
	.datab(!\inst|regs[21][3]~q ),
	.datac(!\inst|regs[25][3]~q ),
	.datad(!\inst|regs[29][3]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[3]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[3]~315 .extended_lut = "off";
defparam \inst|rdisp[3]~315 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[3]~315 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[3]~316 (
// Equation(s):
// \inst|rdisp[3]~316_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][3]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][3]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][3]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][3]~q  ) ) )

	.dataa(!\inst|regs[18][3]~q ),
	.datab(!\inst|regs[22][3]~q ),
	.datac(!\inst|regs[26][3]~q ),
	.datad(!\inst|regs[30][3]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[3]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[3]~316 .extended_lut = "off";
defparam \inst|rdisp[3]~316 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[3]~316 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[3]~317 (
// Equation(s):
// \inst|rdisp[3]~317_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][3]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][3]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][3]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][3]~q  ) ) )

	.dataa(!\inst|regs[19][3]~q ),
	.datab(!\inst|regs[23][3]~q ),
	.datac(!\inst|regs[27][3]~q ),
	.datad(!\inst|regs[31][3]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[3]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[3]~317 .extended_lut = "off";
defparam \inst|rdisp[3]~317 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[3]~317 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[3]~318 (
// Equation(s):
// \inst|rdisp[3]~318_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[3]~317_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[3]~316_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[3]~315_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[3]~314_combout  ) ) )

	.dataa(!\inst|rdisp[3]~314_combout ),
	.datab(!\inst|rdisp[3]~315_combout ),
	.datac(!\inst|rdisp[3]~316_combout ),
	.datad(!\inst|rdisp[3]~317_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[3]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[3]~318 .extended_lut = "off";
defparam \inst|rdisp[3]~318 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[3]~318 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[3]~319 (
// Equation(s):
// \inst|rdisp[3]~319_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][3]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][3]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][3]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][3]~q  ) ) )

	.dataa(!\inst|regs[8][3]~q ),
	.datab(!\inst|regs[9][3]~q ),
	.datac(!\inst|regs[10][3]~q ),
	.datad(!\inst|regs[11][3]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[3]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[3]~319 .extended_lut = "off";
defparam \inst|rdisp[3]~319 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[3]~319 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[3]~320 (
// Equation(s):
// \inst|rdisp[3]~320_combout  = ( \inst|rdisp[3]~318_combout  & ( \inst|rdisp[3]~319_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[3]~313_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[3]~318_combout  & ( \inst|rdisp[3]~319_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[3]~313_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[3]~318_combout  & ( !\inst|rdisp[3]~319_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[3]~313_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[3]~318_combout  & ( !\inst|rdisp[3]~319_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[3]~313_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[3]~313_combout ),
	.datae(!\inst|rdisp[3]~318_combout ),
	.dataf(!\inst|rdisp[3]~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[3]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[3]~320 .extended_lut = "off";
defparam \inst|rdisp[3]~320 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[3]~320 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[2]~321 (
// Equation(s):
// \inst|rdisp[2]~321_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][2]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][2]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][2]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][2]~q  ) ) )

	.dataa(!\inst|regs[12][2]~q ),
	.datab(!\inst|regs[13][2]~q ),
	.datac(!\inst|regs[14][2]~q ),
	.datad(!\inst|regs[15][2]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[2]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[2]~321 .extended_lut = "off";
defparam \inst|rdisp[2]~321 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[2]~321 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[2]~322 (
// Equation(s):
// \inst|rdisp[2]~322_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][2]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][2]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][2]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][2]~q  ) ) )

	.dataa(!\inst|regs[4][2]~q ),
	.datab(!\inst|regs[5][2]~q ),
	.datac(!\inst|regs[6][2]~q ),
	.datad(!\inst|regs[7][2]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[2]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[2]~322 .extended_lut = "off";
defparam \inst|rdisp[2]~322 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[2]~322 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[2]~323 (
// Equation(s):
// \inst|rdisp[2]~323_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][2]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( !\inst|regs[2][2]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][2]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][2]~q ),
	.datac(!\inst|regs[2][2]~q ),
	.datad(!\inst|regs[3][2]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[2]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[2]~323 .extended_lut = "off";
defparam \inst|rdisp[2]~323 .lut_mask = 64'h00003333F0F000FF;
defparam \inst|rdisp[2]~323 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[2]~324 (
// Equation(s):
// \inst|rdisp[2]~324_combout  = ( \inst|rdisp[2]~323_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[2]~322_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[2]~321_combout )))) ) ) # ( 
// !\inst|rdisp[2]~323_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[2]~322_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[2]~321_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[2]~321_combout ),
	.datad(!\inst|rdisp[2]~322_combout ),
	.datae(!\inst|rdisp[2]~323_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[2]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[2]~324 .extended_lut = "off";
defparam \inst|rdisp[2]~324 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[2]~324 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[2]~325 (
// Equation(s):
// \inst|rdisp[2]~325_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][2]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][2]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][2]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][2]~q  ) ) )

	.dataa(!\inst|regs[16][2]~q ),
	.datab(!\inst|regs[20][2]~q ),
	.datac(!\inst|regs[24][2]~q ),
	.datad(!\inst|regs[28][2]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[2]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[2]~325 .extended_lut = "off";
defparam \inst|rdisp[2]~325 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[2]~325 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[2]~326 (
// Equation(s):
// \inst|rdisp[2]~326_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][2]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][2]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][2]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][2]~q  ) ) )

	.dataa(!\inst|regs[17][2]~q ),
	.datab(!\inst|regs[21][2]~q ),
	.datac(!\inst|regs[25][2]~q ),
	.datad(!\inst|regs[29][2]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[2]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[2]~326 .extended_lut = "off";
defparam \inst|rdisp[2]~326 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[2]~326 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[2]~327 (
// Equation(s):
// \inst|rdisp[2]~327_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][2]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][2]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][2]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][2]~q  ) ) )

	.dataa(!\inst|regs[18][2]~q ),
	.datab(!\inst|regs[22][2]~q ),
	.datac(!\inst|regs[26][2]~q ),
	.datad(!\inst|regs[30][2]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[2]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[2]~327 .extended_lut = "off";
defparam \inst|rdisp[2]~327 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[2]~327 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[2]~328 (
// Equation(s):
// \inst|rdisp[2]~328_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][2]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][2]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][2]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][2]~q  ) ) )

	.dataa(!\inst|regs[19][2]~q ),
	.datab(!\inst|regs[23][2]~q ),
	.datac(!\inst|regs[27][2]~q ),
	.datad(!\inst|regs[31][2]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[2]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[2]~328 .extended_lut = "off";
defparam \inst|rdisp[2]~328 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[2]~328 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[2]~329 (
// Equation(s):
// \inst|rdisp[2]~329_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[2]~328_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[2]~327_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[2]~326_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[2]~325_combout  ) ) )

	.dataa(!\inst|rdisp[2]~325_combout ),
	.datab(!\inst|rdisp[2]~326_combout ),
	.datac(!\inst|rdisp[2]~327_combout ),
	.datad(!\inst|rdisp[2]~328_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[2]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[2]~329 .extended_lut = "off";
defparam \inst|rdisp[2]~329 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[2]~329 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[2]~330 (
// Equation(s):
// \inst|rdisp[2]~330_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][2]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][2]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][2]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][2]~q  ) ) )

	.dataa(!\inst|regs[8][2]~q ),
	.datab(!\inst|regs[9][2]~q ),
	.datac(!\inst|regs[10][2]~q ),
	.datad(!\inst|regs[11][2]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[2]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[2]~330 .extended_lut = "off";
defparam \inst|rdisp[2]~330 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[2]~330 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[2]~331 (
// Equation(s):
// \inst|rdisp[2]~331_combout  = ( \inst|rdisp[2]~329_combout  & ( \inst|rdisp[2]~330_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[2]~324_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[2]~329_combout  & ( \inst|rdisp[2]~330_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[2]~324_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[2]~329_combout  & ( !\inst|rdisp[2]~330_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[2]~324_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[2]~329_combout  & ( !\inst|rdisp[2]~330_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[2]~324_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[2]~324_combout ),
	.datae(!\inst|rdisp[2]~329_combout ),
	.dataf(!\inst|rdisp[2]~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[2]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[2]~331 .extended_lut = "off";
defparam \inst|rdisp[2]~331 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[2]~331 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[1]~332 (
// Equation(s):
// \inst|rdisp[1]~332_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][1]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][1]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][1]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][1]~q  ) ) )

	.dataa(!\inst|regs[12][1]~q ),
	.datab(!\inst|regs[13][1]~q ),
	.datac(!\inst|regs[14][1]~q ),
	.datad(!\inst|regs[15][1]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[1]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[1]~332 .extended_lut = "off";
defparam \inst|rdisp[1]~332 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[1]~332 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[1]~333 (
// Equation(s):
// \inst|rdisp[1]~333_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][1]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][1]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][1]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][1]~q  ) ) )

	.dataa(!\inst|regs[4][1]~q ),
	.datab(!\inst|regs[5][1]~q ),
	.datac(!\inst|regs[6][1]~q ),
	.datad(!\inst|regs[7][1]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[1]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[1]~333 .extended_lut = "off";
defparam \inst|rdisp[1]~333 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[1]~333 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[1]~334 (
// Equation(s):
// \inst|rdisp[1]~334_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][1]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][1]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][1]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][1]~q ),
	.datac(!\inst|regs[2][1]~q ),
	.datad(!\inst|regs[3][1]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[1]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[1]~334 .extended_lut = "off";
defparam \inst|rdisp[1]~334 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[1]~334 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[1]~335 (
// Equation(s):
// \inst|rdisp[1]~335_combout  = ( \inst|rdisp[1]~334_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[1]~333_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[1]~332_combout )))) ) ) # ( 
// !\inst|rdisp[1]~334_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[1]~333_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[1]~332_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[1]~332_combout ),
	.datad(!\inst|rdisp[1]~333_combout ),
	.datae(!\inst|rdisp[1]~334_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[1]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[1]~335 .extended_lut = "off";
defparam \inst|rdisp[1]~335 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[1]~335 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[1]~336 (
// Equation(s):
// \inst|rdisp[1]~336_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][1]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][1]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][1]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][1]~q  ) ) )

	.dataa(!\inst|regs[16][1]~q ),
	.datab(!\inst|regs[20][1]~q ),
	.datac(!\inst|regs[24][1]~q ),
	.datad(!\inst|regs[28][1]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[1]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[1]~336 .extended_lut = "off";
defparam \inst|rdisp[1]~336 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[1]~336 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[1]~337 (
// Equation(s):
// \inst|rdisp[1]~337_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][1]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][1]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][1]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][1]~q  ) ) )

	.dataa(!\inst|regs[17][1]~q ),
	.datab(!\inst|regs[21][1]~q ),
	.datac(!\inst|regs[25][1]~q ),
	.datad(!\inst|regs[29][1]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[1]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[1]~337 .extended_lut = "off";
defparam \inst|rdisp[1]~337 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[1]~337 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[1]~338 (
// Equation(s):
// \inst|rdisp[1]~338_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][1]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][1]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][1]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][1]~q  ) ) )

	.dataa(!\inst|regs[18][1]~q ),
	.datab(!\inst|regs[22][1]~q ),
	.datac(!\inst|regs[26][1]~q ),
	.datad(!\inst|regs[30][1]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[1]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[1]~338 .extended_lut = "off";
defparam \inst|rdisp[1]~338 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[1]~338 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[1]~339 (
// Equation(s):
// \inst|rdisp[1]~339_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][1]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][1]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][1]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][1]~q  ) ) )

	.dataa(!\inst|regs[19][1]~q ),
	.datab(!\inst|regs[23][1]~q ),
	.datac(!\inst|regs[27][1]~q ),
	.datad(!\inst|regs[31][1]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[1]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[1]~339 .extended_lut = "off";
defparam \inst|rdisp[1]~339 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[1]~339 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[1]~340 (
// Equation(s):
// \inst|rdisp[1]~340_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[1]~339_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[1]~338_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[1]~337_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[1]~336_combout  ) ) )

	.dataa(!\inst|rdisp[1]~336_combout ),
	.datab(!\inst|rdisp[1]~337_combout ),
	.datac(!\inst|rdisp[1]~338_combout ),
	.datad(!\inst|rdisp[1]~339_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[1]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[1]~340 .extended_lut = "off";
defparam \inst|rdisp[1]~340 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[1]~340 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[1]~341 (
// Equation(s):
// \inst|rdisp[1]~341_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][1]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][1]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][1]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][1]~q  ) ) )

	.dataa(!\inst|regs[8][1]~q ),
	.datab(!\inst|regs[9][1]~q ),
	.datac(!\inst|regs[10][1]~q ),
	.datad(!\inst|regs[11][1]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[1]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[1]~341 .extended_lut = "off";
defparam \inst|rdisp[1]~341 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[1]~341 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[1]~342 (
// Equation(s):
// \inst|rdisp[1]~342_combout  = ( \inst|rdisp[1]~340_combout  & ( \inst|rdisp[1]~341_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[1]~335_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[1]~340_combout  & ( \inst|rdisp[1]~341_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[1]~335_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[1]~340_combout  & ( !\inst|rdisp[1]~341_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[1]~335_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[1]~340_combout  & ( !\inst|rdisp[1]~341_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[1]~335_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[1]~335_combout ),
	.datae(!\inst|rdisp[1]~340_combout ),
	.dataf(!\inst|rdisp[1]~341_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[1]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[1]~342 .extended_lut = "off";
defparam \inst|rdisp[1]~342 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[1]~342 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[0]~343 (
// Equation(s):
// \inst|rdisp[0]~343_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[15][0]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[14][0]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[13][0]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[12][0]~q  ) ) )

	.dataa(!\inst|regs[12][0]~q ),
	.datab(!\inst|regs[13][0]~q ),
	.datac(!\inst|regs[14][0]~q ),
	.datad(!\inst|regs[15][0]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[0]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[0]~343 .extended_lut = "off";
defparam \inst|rdisp[0]~343 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[0]~343 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[0]~344 (
// Equation(s):
// \inst|rdisp[0]~344_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[7][0]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[6][0]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[5][0]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[4][0]~q  ) ) )

	.dataa(!\inst|regs[4][0]~q ),
	.datab(!\inst|regs[5][0]~q ),
	.datac(!\inst|regs[6][0]~q ),
	.datad(!\inst|regs[7][0]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[0]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[0]~344 .extended_lut = "off";
defparam \inst|rdisp[0]~344 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[0]~344 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[0]~345 (
// Equation(s):
// \inst|rdisp[0]~345_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[3][0]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[2][0]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[1][0]~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|regs[1][0]~q ),
	.datac(!\inst|regs[2][0]~q ),
	.datad(!\inst|regs[3][0]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[0]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[0]~345 .extended_lut = "off";
defparam \inst|rdisp[0]~345 .lut_mask = 64'h000033330F0F00FF;
defparam \inst|rdisp[0]~345 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[0]~346 (
// Equation(s):
// \inst|rdisp[0]~346_combout  = ( \inst|rdisp[0]~345_combout  & ( (!\display_reg[3]~input_o  & ((!\display_reg[2]~input_o ) # ((\inst|rdisp[0]~344_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[0]~343_combout )))) ) ) # ( 
// !\inst|rdisp[0]~345_combout  & ( (!\display_reg[3]~input_o  & (\display_reg[2]~input_o  & ((\inst|rdisp[0]~344_combout )))) # (\display_reg[3]~input_o  & (((\inst|rdisp[0]~343_combout )))) ) )

	.dataa(!\display_reg[3]~input_o ),
	.datab(!\display_reg[2]~input_o ),
	.datac(!\inst|rdisp[0]~343_combout ),
	.datad(!\inst|rdisp[0]~344_combout ),
	.datae(!\inst|rdisp[0]~345_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[0]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[0]~346 .extended_lut = "off";
defparam \inst|rdisp[0]~346 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|rdisp[0]~346 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[0]~347 (
// Equation(s):
// \inst|rdisp[0]~347_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[28][0]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[24][0]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[20][0]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[16][0]~q  ) ) )

	.dataa(!\inst|regs[16][0]~q ),
	.datab(!\inst|regs[20][0]~q ),
	.datac(!\inst|regs[24][0]~q ),
	.datad(!\inst|regs[28][0]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[0]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[0]~347 .extended_lut = "off";
defparam \inst|rdisp[0]~347 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[0]~347 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[0]~348 (
// Equation(s):
// \inst|rdisp[0]~348_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[29][0]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[25][0]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[21][0]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[17][0]~q  ) ) )

	.dataa(!\inst|regs[17][0]~q ),
	.datab(!\inst|regs[21][0]~q ),
	.datac(!\inst|regs[25][0]~q ),
	.datad(!\inst|regs[29][0]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[0]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[0]~348 .extended_lut = "off";
defparam \inst|rdisp[0]~348 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[0]~348 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[0]~349 (
// Equation(s):
// \inst|rdisp[0]~349_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[30][0]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[26][0]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[22][0]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[18][0]~q  ) ) )

	.dataa(!\inst|regs[18][0]~q ),
	.datab(!\inst|regs[22][0]~q ),
	.datac(!\inst|regs[26][0]~q ),
	.datad(!\inst|regs[30][0]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[0]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[0]~349 .extended_lut = "off";
defparam \inst|rdisp[0]~349 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[0]~349 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[0]~350 (
// Equation(s):
// \inst|rdisp[0]~350_combout  = ( \display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[31][0]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( \display_reg[3]~input_o  & ( \inst|regs[27][0]~q  ) ) ) # ( \display_reg[2]~input_o  & ( 
// !\display_reg[3]~input_o  & ( \inst|regs[23][0]~q  ) ) ) # ( !\display_reg[2]~input_o  & ( !\display_reg[3]~input_o  & ( \inst|regs[19][0]~q  ) ) )

	.dataa(!\inst|regs[19][0]~q ),
	.datab(!\inst|regs[23][0]~q ),
	.datac(!\inst|regs[27][0]~q ),
	.datad(!\inst|regs[31][0]~q ),
	.datae(!\display_reg[2]~input_o ),
	.dataf(!\display_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[0]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[0]~350 .extended_lut = "off";
defparam \inst|rdisp[0]~350 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[0]~350 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[0]~351 (
// Equation(s):
// \inst|rdisp[0]~351_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[0]~350_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|rdisp[0]~349_combout  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|rdisp[0]~348_combout  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|rdisp[0]~347_combout  ) ) )

	.dataa(!\inst|rdisp[0]~347_combout ),
	.datab(!\inst|rdisp[0]~348_combout ),
	.datac(!\inst|rdisp[0]~349_combout ),
	.datad(!\inst|rdisp[0]~350_combout ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[0]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[0]~351 .extended_lut = "off";
defparam \inst|rdisp[0]~351 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[0]~351 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[0]~352 (
// Equation(s):
// \inst|rdisp[0]~352_combout  = ( \display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[11][0]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( \display_reg[1]~input_o  & ( \inst|regs[10][0]~q  ) ) ) # ( \display_reg[0]~input_o  & ( 
// !\display_reg[1]~input_o  & ( \inst|regs[9][0]~q  ) ) ) # ( !\display_reg[0]~input_o  & ( !\display_reg[1]~input_o  & ( \inst|regs[8][0]~q  ) ) )

	.dataa(!\inst|regs[8][0]~q ),
	.datab(!\inst|regs[9][0]~q ),
	.datac(!\inst|regs[10][0]~q ),
	.datad(!\inst|regs[11][0]~q ),
	.datae(!\display_reg[0]~input_o ),
	.dataf(!\display_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[0]~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[0]~352 .extended_lut = "off";
defparam \inst|rdisp[0]~352 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rdisp[0]~352 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rdisp[0]~353 (
// Equation(s):
// \inst|rdisp[0]~353_combout  = ( \inst|rdisp[0]~351_combout  & ( \inst|rdisp[0]~352_combout  & ( (((\inst|rdisp[31]~4_combout  & \inst|rdisp[0]~346_combout )) # (\inst|rdisp[31]~11_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( 
// !\inst|rdisp[0]~351_combout  & ( \inst|rdisp[0]~352_combout  & ( ((\inst|rdisp[31]~4_combout  & \inst|rdisp[0]~346_combout )) # (\inst|rdisp[31]~11_combout ) ) ) ) # ( \inst|rdisp[0]~351_combout  & ( !\inst|rdisp[0]~352_combout  & ( 
// ((\inst|rdisp[31]~4_combout  & \inst|rdisp[0]~346_combout )) # (\display_reg[4]~input_o ) ) ) ) # ( !\inst|rdisp[0]~351_combout  & ( !\inst|rdisp[0]~352_combout  & ( (\inst|rdisp[31]~4_combout  & \inst|rdisp[0]~346_combout ) ) ) )

	.dataa(!\display_reg[4]~input_o ),
	.datab(!\inst|rdisp[31]~4_combout ),
	.datac(!\inst|rdisp[31]~11_combout ),
	.datad(!\inst|rdisp[0]~346_combout ),
	.datae(!\inst|rdisp[0]~351_combout ),
	.dataf(!\inst|rdisp[0]~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rdisp[0]~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rdisp[0]~353 .extended_lut = "off";
defparam \inst|rdisp[0]~353 .lut_mask = 64'h003355770F3F5F7F;
defparam \inst|rdisp[0]~353 .shared_arith = "off";
// synopsys translate_on

endmodule
