# 2021_COD_lab
Risc-V 5 stages pipeline CPU with a simple direct-mapped cache 
