{
  "id": "02-01-introduccion-vhdl",
  "topic": "Introducción a VHDL",
  "type": "learning_module",
  "status": "published",
  "last_updated": "2026-01-03",
  "human_purpose": "Introducir el lenguaje VHDL, su historia y el flujo de diseño digital.",
  "resource_map": {
    "entry_point": "VHDL-01-Intro.md",
    "directives": "VHDL-01-directives.md",
    "main_theory": "theory/VHDL-01-Teoria-IntroduccionVHDL.md",
    "cheat_sheet": "VHDL-01-Resumen-Formulas.md",
    "methods": [
      "methods/VHDL-01-Metodos-EstructuraBasica.md"
    ],
    "problems": "problems/VHDL-01-Problemas.md",
    "answers": "solutions/VHDL-01-Respuestas.md",
    "solutions": [
      "solutions/prob-01/"
    ],
    "applications": [
      "applications/APP-VHDL-01-decoder-7seg.md"
    ]
  },
  "ai_contract": {
    "strict_mode": true,
    "directives_file": "VHDL-01-directives.md"
  },
  "prerequisites": [
    "01-07-memorias"
  ],
  "learning_objectives": [
    "Comprender qué es VHDL y su historia",
    "Entender el flujo de diseño digital con HDL",
    "Configurar herramientas de desarrollo VHDL",
    "Conocer la estructura básica de un archivo VHDL",
    "Distinguir entre modelado y síntesis"
  ],
  "estimated_time": "3-4 horas",
  "difficulty": "básico",
  "subtopics": [
    "Historia y estándares IEEE",
    "VHDL vs Verilog",
    "Flujo de diseño digital",
    "Herramientas: GHDL, ModelSim, Vivado",
    "Estructura de archivo VHDL",
    "Bibliotecas estándar IEEE",
    "Niveles de abstracción",
    "Código sintetizable vs no sintetizable"
  ],
  "tags": [
    "vhdl",
    "introduccion",
    "hdl",
    "fpga",
    "diseño"
  ],
  "contains_code_examples": true,
  "title": "Introducción a VHDL",
  "slug": "introduccion-vhdl",
  "area": "vhdl",
  "topics": [
    "vhdl",
    "introduccion",
    "hdl",
    "fpga",
    "diseño"
  ],
  "required_files": [
    "manifest.json",
    "VHDL-01-Intro.md",
    "VHDL-01-Resumen-Formulas.md"
  ],
  "references": [
    {
      "id": "VHDL-REF-01",
      "chapters": ["Cap. 1-2: Introduction, Scalar Data Types"],
      "pages": "1-60"
    },
    {
      "id": "VHDL-REF-05",
      "chapters": ["Cap. 1-2: Gate-Level Combinational Circuit"],
      "pages": "1-50"
    }
  ],
  "validation_status": {
    "status": "validated",
    "validated_by": "Claude AI",
    "validation_date": "2026-01-03",
    "notes": "Estructura completa, contenido verificado contra template"
  },
  "updated_at": "2026-01-03"
}
