[1] K. Athikulwongse, A. Chakraborty, J. S. Yang, D. Z. Pan, and.
S. K. Lim. 2010. Stress-Driven 3D-IC Placement with TSV
Keep-Out Zone and Regularity Study. In JEEE International
Conference on Computer-Aided Design.

[2] K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat.
2001. 3-D ICs: A Novel Chip Design for Improving DeepSubmicrometer Interconnect Performance and Systems-onChip Integration. Proc. IEEE (May 2001).

[3] B. Black, M. Annavaram, N. Brekelbaum, J. DeVale, L. Jiang,
G. H. Loh, D. McCauley, P. Morrow, D. W. Nelson, D. Pantuso,
P. Reed, J. Rupley, S. Sadasivan, J. Shen, and C. Webb. 2006.
Die Stacking (3D) Microarchitecture. In IEEE International
Symposium on Microarchitecture.

[4] S. Borkar. 2011. 3D Integration for Energy Efficient System
Design. In IEEE Design Automation Conference.

[5] Erh-Hao Chen, Tzu-Chien Hsu, Cha-Hsin Lin, Pei-Jer Tzeng,
Chung-Chih Wang, Shang-Chun Chen, Jui-Chin Chen, ChienChou Chen, Yu-Chen Hsin, Po-Chih Chang, Yiu-Hsiang Chang,
Shin-Chiang Chen, Yu ming Lin, Sue-Chen Liao, and Tzu-Kun
Ku. 2013. Fine-pitch Backside Via-last TSV Process with
Optimization on Temporary Glue and Bonding Conditions. In
IEEE Electronic Components and Technology Conference.

[6] K.N. Chen and C.S. Tan. 2011. Integration Schemes and Enabling Technologies for Three-Dimensional Integrated Circuits.
IET Computers & Digital Techniques (May 2011).

[7] Y. Chen, E. Kursun, D. Motschman, C. Johnson, and Y. Xie.
2011. Analysis and Mitigation of Lateral Thermal Blockage Effect of Through-Silicon-Via in 3D IC Designs. In International
Symposium on Low Power Electronics and Design.

[8] T. Y. Chiang, S. J. Souri, C. H. Chui, and K.C. Saraswat. 2001.
Thermal Analysis of Heterogeneous 3D ICs with Various Integration Scenarios. In International Electron Devices Meeting.

[9] E. G. Colgan, P. Andry, B. Dang, J. H. Magerlein, J. Maria,
R. J. Polastre, and J. Wakil. 2012. Measurement of Microbump
Thermal Resistance in 3D Chip Stacks. In IEEE Semiconductor
Thermal Measurement and Management Symposium.

[10] E. G. Colgan, R. J. Polastre, J. Knickerbocker, J. Wakil, J. Gambino, and K. Tallman. 2013. Measurement of Back End of Line
Thermal Resistance for 3D Chip Stacks. In IEEE Semiconductor Thermal Measurement and Management Symposium.

[11] E. G. Colgan and J. Wakil. 2013. Measured Thermal
Resistance of Microbumps in 3D Chip Stacks. (March 2013).
http://www.electronics-cooling.com/2013/03/measuredthermal-resistance-of-microbumps-in-3d-chip-stacks/

[12] J. Cong and Y. Zhang. 2005. Thermal Via Planning for 3-D ICs.
In IEEE International Conference on Computer-Aided Design.
Xylem: Enhancing Vertical Thermal Conduction

[13] DDR2 SDRAM Standard. 2009.
http://www.jedec.org/standards-documents/docs/jesd-79-2e.
(2009).

[14] DDR3 SDRAM Standard. 2012.
http://www.jedec.org/standards-documents/docs/jesd-79-3d.
(2012).

[15] R. G. Dreslinski, D. Fick, B. Giridhar, G. Kim, S. Seo, M.
Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wieckowski,
G. Chen, D. Sylvester, D. Blaauw, and T. Mudge. 2013. Centip3De: A 64-Core, 3D Stacked Near-Threshold System. JEEE
Micro (Mar. 2013).

[16] P. Emma, A. Buyuktosunoglu, M. Healy, K. Kailas, V. Puente,
R. Yu, A. Hartstein, P. Bose, and J. Moreno. 2014. 3D Stacking of High-Performance Processors. In IEEE International
Symposium on High-Performance Computer Architecture.

[17] G. G. Faust, R. Zhang, K. Skadron, M.R. Stan, and B.H. Meyer.
2012. ArchFP: Rapid Prototyping of pre-RTL Floorplans. In
IEEE International Conference on VLSI and System-on-Chip.
http://ava.cs. virginia.edu/archfp/

[18] K. Ganeshpure and S. Kundu. 2012. Reducing Temperature
Variation in 3D Integrated Circuits Using Heat Pipes. In IEEE
Symposium on VLSI.

[19] M. Ghosh and H.-H. Lee. 2007. Smart Refresh: An Enhanced
Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs. In JEEE International
Symposium on Microarchitecture.

[20] R. Golla and P. Jordan. 2011. T4: A Highly Threaded Serveron-a-Chip with Native Support for Heterogeneous Computing.
In Hot Chips: A Symposium on High Performance Chips.

[21] M. Gomaa, M. D. Powell, and T. N. Vijaykumar. 2004. Heatand-Run: Leveraging SMT and CMP to Manage Power Density
Through the Operating System. In International Conference
on Architectural Support for Programming Languages and
Operating Systems.

[22] B. Goplen and S. S. Sapatnekar. 2005. Thermal Via Placement
in 3D ICs. In International Symposium on Physical Design.

[23] B. Goplen and S. S. Sapatnekar. 2006. Placement of Thermal
Vias in 3-D ICs Using Various Thermal Objectives. IEEE
Transactions on Computer-Aided Design of Integrated Circuits
and Systems (Apr. 2006).

[24] S. Heo, K. Barr, and K. Asanovic. 2003. Reducing Power Density through Activity Migration. In International Symposium
on Low Power Electronics and Design.

[25] High Bandwidth Memory (HBM) Standard. 2013.
http://www.jedec.org/standards-documents/results/jesd235.
(2013).

[26] W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K.
Skadron, and M.R. Stan. 2006. HotSpot: A Compact Thermal
Modeling Methodology for Early-Stage VLSI Design. IEEE
Transactions on Very Large Scale Integration (VLSI) Systems
(2006). http://lava.cs.virginia.edu/HotS pot/index.htm

[27] Hybrid Memory Cube Consortium. 2012.
http://nybridmemorycube.org/. (2012).

[28] International Technology Roadmap for Semiconductors (ITRS).
2012. http://www.itrs2.net. (2012).

MICRO-50, October 14-18, 2017, Cambridge, MA,USA

[29] S. C. Johnson. 2009. Via first, middle, last, or after? 3D
Packaging Newsletter on 3D IC, TSV, WLP & Embedded Technologies (Dec. 2009). http://www.i-micronews.com/upload%
5Cnewsletter%5C3DNov09.pdf

[30] R. Kalla. 2009. POWER7: IBMâ€™s Next Generation POWER
Microprocessor. In Hot Chips: A Symposium on High Performance Chips.

[31] S. Kikuchi, M. Suwada, H. Onuki, Y. Iwakiri, and N. Nakamura.
2015. Thermal Characterization and Modeling of BEOL for
3D Integration. In IEEE CPMT Symposium Japan.

[32] D. H. Kim, K. Athikulwongse, M. Healy, M. Hossain, M.
Jung, I. Khorosh, G. Kumar, Y.-J. Lee, D. Lewis, T.-W. Lin,
C. Liu, S. Panth, M. Pathak, M. Ren, G. Shen, T. Song, D. H.
Woo, X. Zhao, J. Kim, H. Choi, G. Loh, H. H. Lee, and S. K.
Lim. 2012. 3D-MAPS: 3D Massively Parallel Processor with
Stacked Memory. In IEEE International Solid-State Circuits
Conference.

[33] Jung-Sik Kim, Chi Sung Oh, Hocheol Lee, Donghyuk Lee,
Hyong-Ryol Hwang, Sooman Hwang, Byongwook Na, Joungwook Moon, Jin-Guk Kim, Hanna Park, Jang-Woo Ryu, Kiwon
Park, Sang-Kyu Kang, So-Young Kim, Hoyoung Kim, JongMin Bang, Hyunyoon Cho, Minsoo Jang, Cheolmin Han, JungBae Lee, Kyehyun Kyung, Joo-Sun Choi, and Young-Hyun Jun.
2011. A 1.2V 12.8GB/s 2Gb Mobile Wide-I/O DRAM with
4x128 I/Os Using TSV-Based Stacking. In IEEE International
Solid-State Circuits Conference.

[34] M. Koyanagi, H. Kurino, K.-W. Lee, K. Sakuma, N. Miyakawa,
and H. Itani. 1998. Future System-On-Silicon LSI Chips. EEE
Micro Gul. 1998).

[35] Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. 2009. McPAT:
An Integrated Power, Area, and Timing Modeling Framework
for Multicore and Manycore Architectures. In International
Symposium on Microarchitecture.

[36] G.H. Loh. 2008. 3D-Stacked Memory Architectures for Multicore Processors. In International Symposium on Computer
Architecture.

[37] G.L. Loi, B. Agrawal, N. Srivastava, $.-C. Lin, T. Sherwood,
and K. Banerjee. 2006. A Thermally-Aware Performance Analysis of Vertically Integrated (3-D) Processor-Memory Hierarchy. In Design Automation Conference.

[38] Low Power DDR3 SDRAM Standard. 2013.
http://www.jedec.org/standards-documents/results/jesd209-3.
(2013).

[39] K. Matsumoto, S. Ibaraki, K. Sakuma, K. Sueoka, H. Kikuchi,
Y. Orii, and F. Yamada. 2010. Thermal Resistance Evaluation of
a Three-dimensional (3D) Chip Stack. In Electronics Packaging
Technology Conference.

[40] S. Melamed, K. Kikuchi, and M. Aoyagi. 2015. Sensitivity of
the Thermal Profile of Bump-Bonded 3D Systems to Inter-Die
Bonding Layer Properties. In IEEE CPMT Symposium Japan.

[41] J. Meng, K. Kawakami, and A. K. Coskun. 2012. Optimizing
Energy Efficiency of 3-D Multicore Systems with Stacked
DRAM under Power and Thermal Constraints. In JEEE Design

Automation Conference.

[42] D. Milojevic, S. Idgunji, D. Jevdjic, E. Ozer, P. Lotfi-Kamran,
A. Panteli, A. Prodromou, C. Nicopoulos, D. Hardy, B. Falsafi,
MICRO-50, October 14-18, 2017, Cambridge, MA,USA

and Y. Sazeides. 2012. Thermal Characterization of Cloud
Workloads on a Power-Efficient Server-on-Chip. In International Conference on Computer Design.

[43] N. Nakamura, Y. Iwakiri, H. Onuki, M. Suwada, and S. Kikuchi.
2015. Thermal Modeling and Experimental Study of 3D Stack
Package with Hot Spot Consideration. In IEEE Electronic Components and Technology Conference.

[44] Dave Noice and Vassilios Gerousis. 2010. Physical Design
Implementation for 3D IC: Methodology and Tools. International Symposium on Physical Design (Mar. 2010). http:
/Iwww .ispd.cc/slides/slides 10/4_02.pdf Invited talk from Cadence.

[45] H. Oprins, V. Cherman, T. Webers, A. Salahouelhadj, S. W.
Kim, Lan Peng, G. Van der Plas, and E. Beyne. 2016. Thermal
Characterization of the Inter-Die Thermal Resistance of Hybrid
Cu/Dielectric Wafer-to-Wafer Bonding. In IEEE Intersociety
Conference on Thermal and Thermomechanical Phenomena in
Electronic Systems.

[46] H. Oprins, B. Vandevelde, M. Badaroglu, M. Gonzalez, G. Van
der Plas, and E. Beyne. 2013. Numerical Comparison of the
Thermal Performance of 3D Stacking and Si Interposer Based
Packaging Concepts. In JEEE Electronic Components and Technology Conference.

[47] K. Puttaswamy and G.H. Loh. 2007. Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in HighPerformance 3D-Integrated Processors. In IEEE International
Symposium on High Performance Computer Architecture.

[48] Kiran Puttaswamy and Gabriel H. Loh. 2006. Thermal Analysis
of a 3D Die-Stacked High-Performance Microprocessor. In
ACM Great Lakes Symposium on VLSI.

[49] Jose Renau, Basilio Fraguela, James Tuck, Wei Liu, Milos
Prvulovic, Luis Ceze, Smruti Sarangi, Paul Sack, Karin Strauss,
and Pablo Montesinos. 2005. SESC simulator. (Jan. 2005).
http://sesc.sourceforge.net

[50] P. Rosenfeld, E. Cooper-Balis, and B. Jacob. 2011. DRAMSim?2: A Cycle Accurate Memory System Simulator. Computer
Architecture Letters (Jan. 2011). http://www.eng.umd.edu/~blj/
dramsim/

[51] E. Rotem, A. Naveh, D. Rajwan, A. Ananthakrishnan, and E.
Weissmann. 2012. Power-Management Architecture of the
Intel Microarchitecture Code-Named Sandy Bridge. [EEE
Micro (Mar. 2012).

[52] E.C. Samson, S.V. Machiroutu, J.-Y. Chang, I. Santos, J. Hermerding, A. Dani, R. Prasher, and D.W.Song. 2005. Interface
Material Selection and a Thermal Management Technique in
Second-Generation Platforms Built on Intel Centrino Mobile
Technology. In Intel Technology Journal.

[53] Manjunath Shevgoor, Jung-Sik Kim, Niladrish Chatterjee, Rajeev Balasubramonian, Al Davis, and Aniruddha N. Udipi.
2013. Quantifying the Relationship Between the Power Delivery Network and Architectural Policies in a 3D-stacked Memory Device. In IEEE/ACM International Symposium on Microarchitecture.

[54] S.G. Singh and C. S. Tan. 2009. Impact of Thermal Through
Silicon Via (TTSV) on the Temperature Profile of Multi-Layer
3-D Device Stack. In International Conference on 3D System
Integration.

A. Agrawal et al.

[55] D. Skarlatos, R. Thomas, A. Agrawal, S. Qin, R. PilawaPodgurski, U. R. Karpuzcu, R. Teodorescu, N.S. Kim, and J.
Torrellas. 2016. Snatch: Opportunistically Reassigning Power
Allocation between Processor and Memory in 3D Stacks. In
IEEE International Conference on Microarchitecture.

[56] J. Stuecheli. 2013. Next Generation POWER microprocessor.
In Hot Chips: A Symposium on High Performance Chips.

[57] S. Turullols and R. Sivaramakrishnan. 2012. SPARC TS: 16core CMT Processor with Glueless 1-Hop Scaling to 8-Sockets.
In Hot Chips: A Symposium on High Performance Chips.

[58] S. Undy. 2011. Poulson: An 8 Core 32 nm Next Generation
Intel Itanium Processor. In Hot Chips: A Symposium on High
Performance Chips.

[59] G. Van der Plas, P. Limaye, A. Mercha, H. Oprins, C. Torregiani, S. Thijs, D. Linten, M. Stucchi, K. Guruprasad, D.
Velenis, D. Shinichi, V. Cherman, B. Vandevelde, V. Simons, I.
De Wolf, R. Labie, D. Perry, S. Bronckers, N. Minas, M. Cupac,
W. Ruythooren, J. Van Olmen, A. Phommahaxay, M. de Potter
de ten Broeck, A. Opdebeeck, M. Rakowski, B. De Wachter, M.
Dehan, M. Nelis, R. Agarwal, W. Dehaene, Y. Travaly, P. Marchal, and E. Beyne. 2010. Design Issues and Considerations
for Low-Cost 3D TSV IC Technology. In IEEE International
Solid-State Circuits Conference.

[60] S. White. 2011. High Performance Power-Efficient x86-64
Server & Desktop Processors: using Bulldozer core. In Hot
Chips: A Symposium on High Performance Chips.

[61] Wide I/O 2 Standard. 2014.
http://www.jedec.org/standards-documents/results/jesd229-2.
(2014).

[62] Wide I/O SDR Standard. 2011.
http://www.jedec.org/standards-documents/results/jesd229.
(2011).

[63] D. Zhao, H. Homayoun, and A.V. Veidenbaum. 2013. Temperature Aware Thread Migration in 3D Architecture with Stacked
DRAM. In International Symposium on Quality Electronic
Design.

[64] Xiuyi Zhou, Yi Xu, Yu Du, Youtao Zhang, and Jun Yang. 2008.
Thermal Management for 3D Processors via Task Scheduling.
In International Conference on Parallel Processing.