/**
 * \file IfxLeth_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_LETH/V13.1.1.1.14
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Leth_Registers_Cfg Leth address
 * \ingroup IfxSfr_Leth_Registers
 * 
 * \defgroup IfxSfr_Leth_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Leth_Registers_Cfg
 *
 * \defgroup IfxSfr_Leth_Registers_Cfg_Leth0 2-LETH0
 * \ingroup IfxSfr_Leth_Registers_Cfg
 *
 *
 */
#ifndef IFXLETH_REG_H
#define IFXLETH_REG_H 1
/******************************************************************************/
#include "IfxLeth_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Leth_Registers_Cfg_BaseAddress
 * \{  */

/** \brief LETH object */
#define MODULE_LETH0 /*lint --e(923, 9078)*/ ((*(Ifx_LETH*)0xF9400000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Leth_Registers_Cfg_Leth0
 * \{  */
/** \brief 0, Clock control register */
#define LETH0_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_CLC*)0xF9400000u)

/** \brief 8, Module identification register */
#define LETH0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ID*)0xF9400008u)

/** \brief C, Reset control register A */
#define LETH0_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_RST_CTRLA*)0xF940000Cu)

/** \brief 10, Reset control register B */
#define LETH0_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_RST_CTRLB*)0xF9400010u)

/** \brief 14, Reset status register */
#define LETH0_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_RST_STAT*)0xF9400014u)

/** \brief 20, Clock Control Register for Ports */
#define LETH0_PEN /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PEN*)0xF9400020u)

/** \brief 24, PROT Register Endinit */
#define LETH0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PROT*)0xF9400024u)

/** \brief 28, PROT Register Safe Endinit */
#define LETH0_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PROT*)0xF9400028u)

/** \brief 40, Write access enable register A */
#define LETH0_ACCENGLOBAL_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF9400040u)

/** \brief 44, Write access enable register B */
#define LETH0_ACCENGLOBAL_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF9400044u)

/** \brief 48, Read access enable register A */
#define LETH0_ACCENGLOBAL_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF9400048u)

/** \brief 4C, Read access enable register B */
#define LETH0_ACCENGLOBAL_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF940004Cu)

/** \brief 50, VM access enable register */
#define LETH0_ACCENGLOBAL_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF9400050u)

/** \brief 54, PRS access enable register */
#define LETH0_ACCENGLOBAL_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF9400054u)

/** \brief 60, Write access enable register A */
#define LETH0_ACCENMAC0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF9400060u)

/** \brief 64, Write access enable register B */
#define LETH0_ACCENMAC0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF9400064u)

/** \brief 68, Read access enable register A */
#define LETH0_ACCENMAC0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF9400068u)

/** \brief 6C, Read access enable register B */
#define LETH0_ACCENMAC0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF940006Cu)

/** \brief 70, VM access enable register */
#define LETH0_ACCENMAC0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF9400070u)

/** \brief 74, PRS access enable register */
#define LETH0_ACCENMAC0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF9400074u)

/** \brief 80, Write access enable register A */
#define LETH0_ACCENMAC1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF9400080u)

/** \brief 84, Write access enable register B */
#define LETH0_ACCENMAC1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF9400084u)

/** \brief 88, Read access enable register A */
#define LETH0_ACCENMAC1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF9400088u)

/** \brief 8C, Read access enable register B */
#define LETH0_ACCENMAC1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF940008Cu)

/** \brief 90, VM access enable register */
#define LETH0_ACCENMAC1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF9400090u)

/** \brief 94, PRS access enable register */
#define LETH0_ACCENMAC1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF9400094u)

/** \brief A0, Write access enable register A */
#define LETH0_ACCENMAC2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF94000A0u)

/** \brief A4, Write access enable register B */
#define LETH0_ACCENMAC2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF94000A4u)

/** \brief A8, Read access enable register A */
#define LETH0_ACCENMAC2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF94000A8u)

/** \brief AC, Read access enable register B */
#define LETH0_ACCENMAC2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF94000ACu)

/** \brief B0, VM access enable register */
#define LETH0_ACCENMAC2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF94000B0u)

/** \brief B4, PRS access enable register */
#define LETH0_ACCENMAC2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF94000B4u)

/** \brief C0, Write access enable register A */
#define LETH0_ACCENMAC3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF94000C0u)

/** \brief C4, Write access enable register B */
#define LETH0_ACCENMAC3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF94000C4u)

/** \brief C8, Read access enable register A */
#define LETH0_ACCENMAC3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF94000C8u)

/** \brief CC, Read access enable register B */
#define LETH0_ACCENMAC3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF94000CCu)

/** \brief D0, VM access enable register */
#define LETH0_ACCENMAC3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF94000D0u)

/** \brief D4, PRS access enable register */
#define LETH0_ACCENMAC3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF94000D4u)

/** \brief E0, Write access enable register A */
#define LETH0_ACCENCH0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF94000E0u)

/** \brief E4, Write access enable register B */
#define LETH0_ACCENCH0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF94000E4u)

/** \brief E8, Read access enable register A */
#define LETH0_ACCENCH0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF94000E8u)

/** \brief EC, Read access enable register B */
#define LETH0_ACCENCH0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF94000ECu)

/** \brief F0, VM access enable register */
#define LETH0_ACCENCH0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF94000F0u)

/** \brief F4, PRS access enable register */
#define LETH0_ACCENCH0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF94000F4u)

/** \brief 100, Write access enable register A */
#define LETH0_ACCENCH1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF9400100u)

/** \brief 104, Write access enable register B */
#define LETH0_ACCENCH1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF9400104u)

/** \brief 108, Read access enable register A */
#define LETH0_ACCENCH1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF9400108u)

/** \brief 10C, Read access enable register B */
#define LETH0_ACCENCH1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF940010Cu)

/** \brief 110, VM access enable register */
#define LETH0_ACCENCH1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF9400110u)

/** \brief 114, PRS access enable register */
#define LETH0_ACCENCH1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF9400114u)

/** \brief 120, Write access enable register A */
#define LETH0_ACCENCH2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF9400120u)

/** \brief 124, Write access enable register B */
#define LETH0_ACCENCH2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF9400124u)

/** \brief 128, Read access enable register A */
#define LETH0_ACCENCH2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF9400128u)

/** \brief 12C, Read access enable register B */
#define LETH0_ACCENCH2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF940012Cu)

/** \brief 130, VM access enable register */
#define LETH0_ACCENCH2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF9400130u)

/** \brief 134, PRS access enable register */
#define LETH0_ACCENCH2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF9400134u)

/** \brief 140, Write access enable register A */
#define LETH0_ACCENCH3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF9400140u)

/** \brief 144, Write access enable register B */
#define LETH0_ACCENCH3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF9400144u)

/** \brief 148, Read access enable register A */
#define LETH0_ACCENCH3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF9400148u)

/** \brief 14C, Read access enable register B */
#define LETH0_ACCENCH3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF940014Cu)

/** \brief 150, VM access enable register */
#define LETH0_ACCENCH3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF9400150u)

/** \brief 154, PRS access enable register */
#define LETH0_ACCENCH3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF9400154u)

/** \brief 160, Write access enable register A */
#define LETH0_ACCENCH4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF9400160u)

/** \brief 164, Write access enable register B */
#define LETH0_ACCENCH4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF9400164u)

/** \brief 168, Read access enable register A */
#define LETH0_ACCENCH4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF9400168u)

/** \brief 16C, Read access enable register B */
#define LETH0_ACCENCH4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF940016Cu)

/** \brief 170, VM access enable register */
#define LETH0_ACCENCH4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF9400170u)

/** \brief 174, PRS access enable register */
#define LETH0_ACCENCH4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF9400174u)

/** \brief 180, Write access enable register A */
#define LETH0_ACCENCH5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF9400180u)

/** \brief 184, Write access enable register B */
#define LETH0_ACCENCH5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF9400184u)

/** \brief 188, Read access enable register A */
#define LETH0_ACCENCH5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF9400188u)

/** \brief 18C, Read access enable register B */
#define LETH0_ACCENCH5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF940018Cu)

/** \brief 190, VM access enable register */
#define LETH0_ACCENCH5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF9400190u)

/** \brief 194, PRS access enable register */
#define LETH0_ACCENCH5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF9400194u)

/** \brief 1A0, Write access enable register A */
#define LETH0_ACCENCH6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF94001A0u)

/** \brief 1A4, Write access enable register B */
#define LETH0_ACCENCH6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF94001A4u)

/** \brief 1A8, Read access enable register A */
#define LETH0_ACCENCH6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF94001A8u)

/** \brief 1AC, Read access enable register B */
#define LETH0_ACCENCH6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF94001ACu)

/** \brief 1B0, VM access enable register */
#define LETH0_ACCENCH6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF94001B0u)

/** \brief 1B4, PRS access enable register */
#define LETH0_ACCENCH6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF94001B4u)

/** \brief 1C0, Write access enable register A */
#define LETH0_ACCENCH7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRA*)0xF94001C0u)

/** \brief 1C4, Write access enable register B */
#define LETH0_ACCENCH7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_WRB_FPI*)0xF94001C4u)

/** \brief 1C8, Read access enable register A */
#define LETH0_ACCENCH7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDA*)0xF94001C8u)

/** \brief 1CC, Read access enable register B */
#define LETH0_ACCENCH7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_RDB_FPI*)0xF94001CCu)

/** \brief 1D0, VM access enable register */
#define LETH0_ACCENCH7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_VM*)0xF94001D0u)

/** \brief 1D4, PRS access enable register */
#define LETH0_ACCENCH7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ACCEN_PRS*)0xF94001D4u)

/** \brief 300, DMA Channel Rx/Tx 0 Master TAG ID, VM and PRS allocation */
#define LETH0_DMACH0_TAGVMPRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMACH_TAGVMPRS*)0xF9400300u)

/** \brief 304, DMA Channel Rx/Tx 1 Master TAG ID, VM and PRS allocation */
#define LETH0_DMACH1_TAGVMPRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMACH_TAGVMPRS*)0xF9400304u)

/** \brief 308, DMA Channel Rx/Tx 2 Master TAG ID, VM and PRS allocation */
#define LETH0_DMACH2_TAGVMPRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMACH_TAGVMPRS*)0xF9400308u)

/** \brief 30C, DMA Channel Rx/Tx 3 Master TAG ID, VM and PRS allocation */
#define LETH0_DMACH3_TAGVMPRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMACH_TAGVMPRS*)0xF940030Cu)

/** \brief 310, DMA Channel Rx/Tx 4 Master TAG ID, VM and PRS allocation */
#define LETH0_DMACH4_TAGVMPRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMACH_TAGVMPRS*)0xF9400310u)

/** \brief 314, DMA Channel Rx/Tx 5 Master TAG ID, VM and PRS allocation */
#define LETH0_DMACH5_TAGVMPRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMACH_TAGVMPRS*)0xF9400314u)

/** \brief 318, DMA Channel Rx/Tx 6 Master TAG ID, VM and PRS allocation */
#define LETH0_DMACH6_TAGVMPRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMACH_TAGVMPRS*)0xF9400318u)

/** \brief 31C, DMA Channel Rx/Tx 7 Master TAG ID, VM and PRS allocation */
#define LETH0_DMACH7_TAGVMPRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMACH_TAGVMPRS*)0xF940031Cu)

/** \brief 320, Port Control Register 0 */
#define LETH0_P0_PORTCTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_P_PORTCTRL0*)0xF9400320u)

/** \brief 324, Port Control Register 1 */
#define LETH0_P0_PORTCTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_P_PORTCTRL1*)0xF9400324u)

/** \brief 328, Port Control Register 0 */
#define LETH0_P1_PORTCTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_P_PORTCTRL0*)0xF9400328u)

/** \brief 32C, Port Control Register 1 */
#define LETH0_P1_PORTCTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_P_PORTCTRL1*)0xF940032Cu)

/** \brief 330, Port Control Register 0 */
#define LETH0_P2_PORTCTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_P_PORTCTRL0*)0xF9400330u)

/** \brief 334, Port Control Register 1 */
#define LETH0_P2_PORTCTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_P_PORTCTRL1*)0xF9400334u)

/** \brief 338, Port Control Register 0 */
#define LETH0_P3_PORTCTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_P_PORTCTRL0*)0xF9400338u)

/** \brief 33C, Port Control Register 1 */
#define LETH0_P3_PORTCTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_P_PORTCTRL1*)0xF940033Cu)

/** \brief 400, Error handling control enable */
#define LETH0_ERR_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ERR_CTRL*)0xF9400400u)

/** \brief 404, Error handling interrupt/alarm clear */
#define LETH0_ERR_INTCLR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ERR_INTCLR*)0xF9400404u)

/** \brief 408, Error handling interrupt/alarm enable */
#define LETH0_ERR_INTEN /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_ERR_INTEN*)0xF9400408u)

/** \brief 0, MAC Configuration */
#define LETH0_PORT0_CORE_MAC_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_CONFIGURATION*)0xF9410000u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_CONFIGURATION */
#define LETH0_PORT0_MAC_CONFIGURATION (LETH0_PORT0_CORE_MAC_CONFIGURATION)

/** \brief 4, MAC Ext Configuration */
#define LETH0_PORT0_CORE_MAC_EXT_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION*)0xF9410004u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_EXT_CONFIGURATION */
#define LETH0_PORT0_MAC_EXT_CONFIGURATION (LETH0_PORT0_CORE_MAC_EXT_CONFIGURATION)

/** \brief 8, MAC Packet Filter */
#define LETH0_PORT0_CORE_MAC_PACKET_FILTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER*)0xF9410008u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PACKET_FILTER */
#define LETH0_PORT0_MAC_PACKET_FILTER (LETH0_PORT0_CORE_MAC_PACKET_FILTER)

/** \brief C, MAC WD JB Timeout */
#define LETH0_PORT0_CORE_MAC_WD_JB_TIMEOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT*)0xF941000Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_WD_JB_TIMEOUT */
#define LETH0_PORT0_MAC_WD_JB_TIMEOUT (LETH0_PORT0_CORE_MAC_WD_JB_TIMEOUT)

/** \brief 50, MAC VLAN Tag */
#define LETH0_PORT0_CORE_MAC_VLAN_TAG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_TAG*)0xF9410050u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_VLAN_TAG */
#define LETH0_PORT0_MAC_VLAN_TAG (LETH0_PORT0_CORE_MAC_VLAN_TAG)

/** \brief 60, MAC VLAN Incl */
#define LETH0_PORT0_CORE_MAC_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL*)0xF9410060u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_VLAN_INCL */
#define LETH0_PORT0_MAC_VLAN_INCL (LETH0_PORT0_CORE_MAC_VLAN_INCL)

/** \brief 60, MAC VLAN Incl0 */
#define LETH0_PORT0_CORE_MAC_VLAN_INCL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0*)0xF9410060u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_VLAN_INCL0 */
#define LETH0_PORT0_MAC_VLAN_INCL0 (LETH0_PORT0_CORE_MAC_VLAN_INCL0)

/** \brief 60, MAC VLAN Incl1 */
#define LETH0_PORT0_CORE_MAC_VLAN_INCL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1*)0xF9410060u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_VLAN_INCL1 */
#define LETH0_PORT0_MAC_VLAN_INCL1 (LETH0_PORT0_CORE_MAC_VLAN_INCL1)

/** \brief 60, MAC VLAN Incl2 */
#define LETH0_PORT0_CORE_MAC_VLAN_INCL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2*)0xF9410060u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_VLAN_INCL2 */
#define LETH0_PORT0_MAC_VLAN_INCL2 (LETH0_PORT0_CORE_MAC_VLAN_INCL2)

/** \brief 60, MAC VLAN Incl3 */
#define LETH0_PORT0_CORE_MAC_VLAN_INCL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3*)0xF9410060u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_VLAN_INCL3 */
#define LETH0_PORT0_MAC_VLAN_INCL3 (LETH0_PORT0_CORE_MAC_VLAN_INCL3)

/** \brief 60, MAC VLAN Incl4 */
#define LETH0_PORT0_CORE_MAC_VLAN_INCL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4*)0xF9410060u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_VLAN_INCL4 */
#define LETH0_PORT0_MAC_VLAN_INCL4 (LETH0_PORT0_CORE_MAC_VLAN_INCL4)

/** \brief 64, MAC Inner VLAN Incl */
#define LETH0_PORT0_CORE_MAC_INNER_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL*)0xF9410064u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_INNER_VLAN_INCL */
#define LETH0_PORT0_MAC_INNER_VLAN_INCL (LETH0_PORT0_CORE_MAC_INNER_VLAN_INCL)

/** \brief 70, MAC Q0 Tx Flow Ctrl */
#define LETH0_PORT0_CORE_MAC_Q0_TX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL*)0xF9410070u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_Q0_TX_FLOW_CTRL */
#define LETH0_PORT0_MAC_Q0_TX_FLOW_CTRL (LETH0_PORT0_CORE_MAC_Q0_TX_FLOW_CTRL)

/** \brief 90, MAC Rx Flow Ctrl */
#define LETH0_PORT0_CORE_MAC_RX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL*)0xF9410090u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_RX_FLOW_CTRL */
#define LETH0_PORT0_MAC_RX_FLOW_CTRL (LETH0_PORT0_CORE_MAC_RX_FLOW_CTRL)

/** \brief 94, MAC RxQ Ctrl4 */
#define LETH0_PORT0_CORE_MAC_RXQ_CTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4*)0xF9410094u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_RXQ_CTRL4 */
#define LETH0_PORT0_MAC_RXQ_CTRL4 (LETH0_PORT0_CORE_MAC_RXQ_CTRL4)

/** \brief A0, MAC RxQ Ctrl0 */
#define LETH0_PORT0_CORE_MAC_RXQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0*)0xF94100A0u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_RXQ_CTRL0 */
#define LETH0_PORT0_MAC_RXQ_CTRL0 (LETH0_PORT0_CORE_MAC_RXQ_CTRL0)

/** \brief A4, MAC RxQ Ctrl1 */
#define LETH0_PORT0_CORE_MAC_RXQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1*)0xF94100A4u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_RXQ_CTRL1 */
#define LETH0_PORT0_MAC_RXQ_CTRL1 (LETH0_PORT0_CORE_MAC_RXQ_CTRL1)

/** \brief A8, MAC RxQ Ctrl2 */
#define LETH0_PORT0_CORE_MAC_RXQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2*)0xF94100A8u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_RXQ_CTRL2 */
#define LETH0_PORT0_MAC_RXQ_CTRL2 (LETH0_PORT0_CORE_MAC_RXQ_CTRL2)

/** \brief B0, MAC Interrupt Status */
#define LETH0_PORT0_CORE_MAC_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS*)0xF94100B0u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_INTERRUPT_STATUS */
#define LETH0_PORT0_MAC_INTERRUPT_STATUS (LETH0_PORT0_CORE_MAC_INTERRUPT_STATUS)

/** \brief B4, MAC Interrupt Enable */
#define LETH0_PORT0_CORE_MAC_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE*)0xF94100B4u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_INTERRUPT_ENABLE */
#define LETH0_PORT0_MAC_INTERRUPT_ENABLE (LETH0_PORT0_CORE_MAC_INTERRUPT_ENABLE)

/** \brief B8, MAC Rx Tx Status */
#define LETH0_PORT0_CORE_MAC_RX_TX_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS*)0xF94100B8u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_RX_TX_STATUS */
#define LETH0_PORT0_MAC_RX_TX_STATUS (LETH0_PORT0_CORE_MAC_RX_TX_STATUS)

/** \brief 110, MAC Version */
#define LETH0_PORT0_CORE_MAC_VERSION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VERSION*)0xF9410110u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_VERSION */
#define LETH0_PORT0_MAC_VERSION (LETH0_PORT0_CORE_MAC_VERSION)

/** \brief 114, MAC Debug */
#define LETH0_PORT0_CORE_MAC_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DEBUG*)0xF9410114u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_DEBUG */
#define LETH0_PORT0_MAC_DEBUG (LETH0_PORT0_CORE_MAC_DEBUG)

/** \brief 11C, MAC HW Feature0 */
#define LETH0_PORT0_CORE_MAC_HW_FEATURE0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0*)0xF941011Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_HW_FEATURE0 */
#define LETH0_PORT0_MAC_HW_FEATURE0 (LETH0_PORT0_CORE_MAC_HW_FEATURE0)

/** \brief 120, MAC HW Feature1 */
#define LETH0_PORT0_CORE_MAC_HW_FEATURE1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1*)0xF9410120u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_HW_FEATURE1 */
#define LETH0_PORT0_MAC_HW_FEATURE1 (LETH0_PORT0_CORE_MAC_HW_FEATURE1)

/** \brief 124, MAC HW Feature2 */
#define LETH0_PORT0_CORE_MAC_HW_FEATURE2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2*)0xF9410124u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_HW_FEATURE2 */
#define LETH0_PORT0_MAC_HW_FEATURE2 (LETH0_PORT0_CORE_MAC_HW_FEATURE2)

/** \brief 128, MAC HW Feature3 */
#define LETH0_PORT0_CORE_MAC_HW_FEATURE3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3*)0xF9410128u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_HW_FEATURE3 */
#define LETH0_PORT0_MAC_HW_FEATURE3 (LETH0_PORT0_CORE_MAC_HW_FEATURE3)

/** \brief 12C, MAC HW Feature4 */
#define LETH0_PORT0_CORE_MAC_HW_FEATURE4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE4*)0xF941012Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_HW_FEATURE4 */
#define LETH0_PORT0_MAC_HW_FEATURE4 (LETH0_PORT0_CORE_MAC_HW_FEATURE4)

/** \brief 200, MAC MDIO Address */
#define LETH0_PORT0_CORE_MAC_MDIO_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS*)0xF9410200u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_MDIO_ADDRESS */
#define LETH0_PORT0_MAC_MDIO_ADDRESS (LETH0_PORT0_CORE_MAC_MDIO_ADDRESS)

/** \brief 204, MAC MDIO Data */
#define LETH0_PORT0_CORE_MAC_MDIO_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_MDIO_DATA*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_MDIO_DATA */
#define LETH0_PORT0_MAC_MDIO_DATA (LETH0_PORT0_CORE_MAC_MDIO_DATA)

/** \brief 204, B10T1S Debug Mode */
#define LETH0_PORT0_CORE_B10T1S_DEBUG_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_DEBUG_MODE */
#define LETH0_PORT0_B10T1S_DEBUG_MODE (LETH0_PORT0_CORE_B10T1S_DEBUG_MODE)

/** \brief 204, B10T1S PCS Ctrl */
#define LETH0_PORT0_CORE_B10T1S_PCS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PCS_CTRL */
#define LETH0_PORT0_B10T1S_PCS_CTRL (LETH0_PORT0_CORE_B10T1S_PCS_CTRL)

/** \brief 204, B10T1S PCS Diag 1 */
#define LETH0_PORT0_CORE_B10T1S_PCS_DIAG_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_1*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PCS_DIAG_1 */
#define LETH0_PORT0_B10T1S_PCS_DIAG_1 (LETH0_PORT0_CORE_B10T1S_PCS_DIAG_1)

/** \brief 204, B10T1S PCS Diag 2 */
#define LETH0_PORT0_CORE_B10T1S_PCS_DIAG_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_2*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PCS_DIAG_2 */
#define LETH0_PORT0_B10T1S_PCS_DIAG_2 (LETH0_PORT0_CORE_B10T1S_PCS_DIAG_2)

/** \brief 204, B10T1S PCS Jab Timer */
#define LETH0_PORT0_CORE_B10T1S_PCS_JAB_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PCS_JAB_TIMER */
#define LETH0_PORT0_B10T1S_PCS_JAB_TIMER (LETH0_PORT0_CORE_B10T1S_PCS_JAB_TIMER)

/** \brief 204, B10T1S PCS Sts */
#define LETH0_PORT0_CORE_B10T1S_PCS_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_STS*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PCS_STS */
#define LETH0_PORT0_B10T1S_PCS_STS (LETH0_PORT0_CORE_B10T1S_PCS_STS)

/** \brief 204, B10T1S PLCA Ctrl */
#define LETH0_PORT0_CORE_B10T1S_PLCA_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PLCA_CTRL */
#define LETH0_PORT0_B10T1S_PLCA_CTRL (LETH0_PORT0_CORE_B10T1S_PLCA_CTRL)

/** \brief 204, B10T1S PLCA Node Ctrl */
#define LETH0_PORT0_CORE_B10T1S_PLCA_NODE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PLCA_NODE_CTRL */
#define LETH0_PORT0_B10T1S_PLCA_NODE_CTRL (LETH0_PORT0_CORE_B10T1S_PLCA_NODE_CTRL)

/** \brief 204, B10T1S PLCA Sts */
#define LETH0_PORT0_CORE_B10T1S_PLCA_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PLCA_STS */
#define LETH0_PORT0_B10T1S_PLCA_STS (LETH0_PORT0_CORE_B10T1S_PLCA_STS)

/** \brief 204, B10T1S PLCA Timer */
#define LETH0_PORT0_CORE_B10T1S_PLCA_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PLCA_TIMER */
#define LETH0_PORT0_B10T1S_PLCA_TIMER (LETH0_PORT0_CORE_B10T1S_PLCA_TIMER)

/** \brief 204, B10T1S PMA Ctrl */
#define LETH0_PORT0_CORE_B10T1S_PMA_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PMA_CTRL */
#define LETH0_PORT0_B10T1S_PMA_CTRL (LETH0_PORT0_CORE_B10T1S_PMA_CTRL)

/** \brief 204, B10T1S PMA Extnd Ability */
#define LETH0_PORT0_CORE_B10T1S_PMA_EXTND_ABILITY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PMA_EXTND_ABILITY */
#define LETH0_PORT0_B10T1S_PMA_EXTND_ABILITY (LETH0_PORT0_CORE_B10T1S_PMA_EXTND_ABILITY)

/** \brief 204, B10T1S PMA PMD Ctrl */
#define LETH0_PORT0_CORE_B10T1S_PMA_PMD_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PMA_PMD_CTRL */
#define LETH0_PORT0_B10T1S_PMA_PMD_CTRL (LETH0_PORT0_CORE_B10T1S_PMA_PMD_CTRL)

/** \brief 204, B10T1S PMA Sts */
#define LETH0_PORT0_CORE_B10T1S_PMA_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_STS*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PMA_STS */
#define LETH0_PORT0_B10T1S_PMA_STS (LETH0_PORT0_CORE_B10T1S_PMA_STS)

/** \brief 204, B10T1S PMA Tst Mode Ctrl */
#define LETH0_PORT0_CORE_B10T1S_PMA_TST_MODE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL*)0xF9410204u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_B10T1S_PMA_TST_MODE_CTRL */
#define LETH0_PORT0_B10T1S_PMA_TST_MODE_CTRL (LETH0_PORT0_CORE_B10T1S_PMA_TST_MODE_CTRL)

/** \brief 220, MAC 10BT1S Ctrl Sts */
#define LETH0_PORT0_CORE_MAC_10BT1S_CTRL_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS*)0xF9410220u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_10BT1S_CTRL_STS */
#define LETH0_PORT0_MAC_10BT1S_CTRL_STS (LETH0_PORT0_CORE_MAC_10BT1S_CTRL_STS)

/** \brief 230, MAC CSR SW Ctrl */
#define LETH0_PORT0_CORE_MAC_CSR_SW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL*)0xF9410230u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_CSR_SW_CTRL */
#define LETH0_PORT0_MAC_CSR_SW_CTRL (LETH0_PORT0_CORE_MAC_CSR_SW_CTRL)

/** \brief 238, MAC Ext Cfg1 */
#define LETH0_PORT0_CORE_MAC_EXT_CFG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_EXT_CFG1*)0xF9410238u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_EXT_CFG1 */
#define LETH0_PORT0_MAC_EXT_CFG1 (LETH0_PORT0_CORE_MAC_EXT_CFG1)

/** \brief 240, MAC Presn Time ns */
#define LETH0_PORT0_CORE_MAC_PRESN_TIME_NS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_NS*)0xF9410240u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PRESN_TIME_NS */
#define LETH0_PORT0_MAC_PRESN_TIME_NS (LETH0_PORT0_CORE_MAC_PRESN_TIME_NS)

/** \brief 244, MAC Presn Time Updt */
#define LETH0_PORT0_CORE_MAC_PRESN_TIME_UPDT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_UPDT*)0xF9410244u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PRESN_TIME_UPDT */
#define LETH0_PORT0_MAC_PRESN_TIME_UPDT (LETH0_PORT0_CORE_MAC_PRESN_TIME_UPDT)

/** \brief 300, MAC Address0 High */
#define LETH0_PORT0_CORE_MAC_ADDRESS0_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH*)0xF9410300u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_ADDRESS0_HIGH */
#define LETH0_PORT0_MAC_ADDRESS0_HIGH (LETH0_PORT0_CORE_MAC_ADDRESS0_HIGH)

/** \brief 304, MAC Address0 Low */
#define LETH0_PORT0_CORE_MAC_ADDRESS0_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS0_LOW*)0xF9410304u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_ADDRESS0_LOW */
#define LETH0_PORT0_MAC_ADDRESS0_LOW (LETH0_PORT0_CORE_MAC_ADDRESS0_LOW)

/** \brief 308, MAC Address1 High */
#define LETH0_PORT0_CORE_MAC_ADDRESS1_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH*)0xF9410308u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_ADDRESS1_HIGH */
#define LETH0_PORT0_MAC_ADDRESS1_HIGH (LETH0_PORT0_CORE_MAC_ADDRESS1_HIGH)

/** \brief 30C, MAC Address1 Low */
#define LETH0_PORT0_CORE_MAC_ADDRESS1_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS1_LOW*)0xF941030Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_ADDRESS1_LOW */
#define LETH0_PORT0_MAC_ADDRESS1_LOW (LETH0_PORT0_CORE_MAC_ADDRESS1_LOW)

/** \brief 700, MMC Control */
#define LETH0_PORT0_CORE_MMC_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_CONTROL*)0xF9410700u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MMC_CONTROL */
#define LETH0_PORT0_MMC_CONTROL (LETH0_PORT0_CORE_MMC_CONTROL)

/** \brief 704, MMC Rx Interrupt */
#define LETH0_PORT0_CORE_MMC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT*)0xF9410704u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MMC_RX_INTERRUPT */
#define LETH0_PORT0_MMC_RX_INTERRUPT (LETH0_PORT0_CORE_MMC_RX_INTERRUPT)

/** \brief 708, MMC Tx Interrupt */
#define LETH0_PORT0_CORE_MMC_TX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT*)0xF9410708u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MMC_TX_INTERRUPT */
#define LETH0_PORT0_MMC_TX_INTERRUPT (LETH0_PORT0_CORE_MMC_TX_INTERRUPT)

/** \brief 70C, MMC Rx Interrupt Mask */
#define LETH0_PORT0_CORE_MMC_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK*)0xF941070Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MMC_RX_INTERRUPT_MASK */
#define LETH0_PORT0_MMC_RX_INTERRUPT_MASK (LETH0_PORT0_CORE_MMC_RX_INTERRUPT_MASK)

/** \brief 710, MMC Tx Interrupt Mask */
#define LETH0_PORT0_CORE_MMC_TX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK*)0xF9410710u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MMC_TX_INTERRUPT_MASK */
#define LETH0_PORT0_MMC_TX_INTERRUPT_MASK (LETH0_PORT0_CORE_MMC_TX_INTERRUPT_MASK)

/** \brief 714, Tx Octet Count Good Bad */
#define LETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD*)0xF9410714u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_BAD */
#define LETH0_PORT0_TX_OCTET_COUNT_GOOD_BAD (LETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_BAD)

/** \brief 718, Tx Packet Count Good Bad */
#define LETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD*)0xF9410718u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD_BAD */
#define LETH0_PORT0_TX_PACKET_COUNT_GOOD_BAD (LETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD_BAD)

/** \brief 71C, Tx Broadcast Packets Good */
#define LETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD*)0xF941071Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD */
#define LETH0_PORT0_TX_BROADCAST_PACKETS_GOOD (LETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD)

/** \brief 720, Tx Multicast Packets Good */
#define LETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD*)0xF9410720u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD */
#define LETH0_PORT0_TX_MULTICAST_PACKETS_GOOD (LETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD)

/** \brief 724, Tx 64Octets Packets Good Bad */
#define LETH0_PORT0_CORE_TX_64OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD*)0xF9410724u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_64OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_TX_64OCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_TX_64OCTETS_PACKETS_GOOD_BAD)

/** \brief 728, Tx 65To127Octets Packets Good Bad */
#define LETH0_PORT0_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD*)0xF9410728u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_TX_65TO127OCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD)

/** \brief 72C, Tx 128To255Octets Packets Good Bad */
#define LETH0_PORT0_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD*)0xF941072Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_TX_128TO255OCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD)

/** \brief 730, Tx 256To511Octets Packets Good Bad */
#define LETH0_PORT0_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD*)0xF9410730u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_TX_256TO511OCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD)

/** \brief 734, Tx 512To1023Octets Packets Good Bad */
#define LETH0_PORT0_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD*)0xF9410734u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_TX_512TO1023OCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD)

/** \brief 738, Tx 1024ToMaxOctets Packets Good Bad */
#define LETH0_PORT0_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD*)0xF9410738u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

/** \brief 73C, Tx Unicast Packets Good Bad */
#define LETH0_PORT0_CORE_TX_UNICAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD*)0xF941073Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_UNICAST_PACKETS_GOOD_BAD */
#define LETH0_PORT0_TX_UNICAST_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_TX_UNICAST_PACKETS_GOOD_BAD)

/** \brief 740, Tx Multicast Packets Good Bad */
#define LETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD*)0xF9410740u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD_BAD */
#define LETH0_PORT0_TX_MULTICAST_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD_BAD)

/** \brief 744, Tx Broadcast Packets Good Bad */
#define LETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD*)0xF9410744u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD_BAD */
#define LETH0_PORT0_TX_BROADCAST_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD_BAD)

/** \brief 748, Tx Underflow Error Packets */
#define LETH0_PORT0_CORE_TX_UNDERFLOW_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS*)0xF9410748u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_UNDERFLOW_ERROR_PACKETS */
#define LETH0_PORT0_TX_UNDERFLOW_ERROR_PACKETS (LETH0_PORT0_CORE_TX_UNDERFLOW_ERROR_PACKETS)

/** \brief 74C, Tx Single Collision Good Packets */
#define LETH0_PORT0_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS*)0xF941074Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS */
#define LETH0_PORT0_TX_SINGLE_COLLISION_GOOD_PACKETS (LETH0_PORT0_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS)

/** \brief 750, Tx Multiple Collision Good Packets */
#define LETH0_PORT0_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS*)0xF9410750u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS */
#define LETH0_PORT0_TX_MULTIPLE_COLLISION_GOOD_PACKETS (LETH0_PORT0_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS)

/** \brief 754, Tx Deferred Packets */
#define LETH0_PORT0_CORE_TX_DEFERRED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_DEFERRED_PACKETS*)0xF9410754u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_DEFERRED_PACKETS */
#define LETH0_PORT0_TX_DEFERRED_PACKETS (LETH0_PORT0_CORE_TX_DEFERRED_PACKETS)

/** \brief 758, Tx Late Collision Packets */
#define LETH0_PORT0_CORE_TX_LATE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_LATE_COLLISION_PACKETS*)0xF9410758u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_LATE_COLLISION_PACKETS */
#define LETH0_PORT0_TX_LATE_COLLISION_PACKETS (LETH0_PORT0_CORE_TX_LATE_COLLISION_PACKETS)

/** \brief 75C, Tx Excessive Collision Packets */
#define LETH0_PORT0_CORE_TX_EXCESSIVE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS*)0xF941075Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_EXCESSIVE_COLLISION_PACKETS */
#define LETH0_PORT0_TX_EXCESSIVE_COLLISION_PACKETS (LETH0_PORT0_CORE_TX_EXCESSIVE_COLLISION_PACKETS)

/** \brief 760, Tx Carrier Error Packets */
#define LETH0_PORT0_CORE_TX_CARRIER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS*)0xF9410760u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_CARRIER_ERROR_PACKETS */
#define LETH0_PORT0_TX_CARRIER_ERROR_PACKETS (LETH0_PORT0_CORE_TX_CARRIER_ERROR_PACKETS)

/** \brief 764, Tx Octet Count Good */
#define LETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD*)0xF9410764u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD */
#define LETH0_PORT0_TX_OCTET_COUNT_GOOD (LETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD)

/** \brief 768, Tx Packet Count Good */
#define LETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD*)0xF9410768u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD */
#define LETH0_PORT0_TX_PACKET_COUNT_GOOD (LETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD)

/** \brief 76C, Tx Excessive Deferral Error */
#define LETH0_PORT0_CORE_TX_EXCESSIVE_DEFERRAL_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR*)0xF941076Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_EXCESSIVE_DEFERRAL_ERROR */
#define LETH0_PORT0_TX_EXCESSIVE_DEFERRAL_ERROR (LETH0_PORT0_CORE_TX_EXCESSIVE_DEFERRAL_ERROR)

/** \brief 770, Tx Pause Packets */
#define LETH0_PORT0_CORE_TX_PAUSE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PAUSE_PACKETS*)0xF9410770u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_PAUSE_PACKETS */
#define LETH0_PORT0_TX_PAUSE_PACKETS (LETH0_PORT0_CORE_TX_PAUSE_PACKETS)

/** \brief 774, Tx VLAN Packets Good */
#define LETH0_PORT0_CORE_TX_VLAN_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_VLAN_PACKETS_GOOD*)0xF9410774u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_VLAN_PACKETS_GOOD */
#define LETH0_PORT0_TX_VLAN_PACKETS_GOOD (LETH0_PORT0_CORE_TX_VLAN_PACKETS_GOOD)

/** \brief 778, Tx OSize Packets Good */
#define LETH0_PORT0_CORE_TX_OSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OSIZE_PACKETS_GOOD*)0xF9410778u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_TX_OSIZE_PACKETS_GOOD */
#define LETH0_PORT0_TX_OSIZE_PACKETS_GOOD (LETH0_PORT0_CORE_TX_OSIZE_PACKETS_GOOD)

/** \brief 780, Rx Packets Count Good Bad */
#define LETH0_PORT0_CORE_RX_PACKETS_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_PACKETS_COUNT_GOOD_BAD*)0xF9410780u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_PACKETS_COUNT_GOOD_BAD */
#define LETH0_PORT0_RX_PACKETS_COUNT_GOOD_BAD (LETH0_PORT0_CORE_RX_PACKETS_COUNT_GOOD_BAD)

/** \brief 784, Rx Octet Count Good Bad */
#define LETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD*)0xF9410784u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_BAD */
#define LETH0_PORT0_RX_OCTET_COUNT_GOOD_BAD (LETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_BAD)

/** \brief 788, Rx Octet Count Good */
#define LETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD*)0xF9410788u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD */
#define LETH0_PORT0_RX_OCTET_COUNT_GOOD (LETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD)

/** \brief 78C, Rx Broadcast Packets Good */
#define LETH0_PORT0_CORE_RX_BROADCAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD*)0xF941078Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_BROADCAST_PACKETS_GOOD */
#define LETH0_PORT0_RX_BROADCAST_PACKETS_GOOD (LETH0_PORT0_CORE_RX_BROADCAST_PACKETS_GOOD)

/** \brief 790, Rx Multicast Packets Good */
#define LETH0_PORT0_CORE_RX_MULTICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD*)0xF9410790u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_MULTICAST_PACKETS_GOOD */
#define LETH0_PORT0_RX_MULTICAST_PACKETS_GOOD (LETH0_PORT0_CORE_RX_MULTICAST_PACKETS_GOOD)

/** \brief 794, Rx CRC Error Packets */
#define LETH0_PORT0_CORE_RX_CRC_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_CRC_ERROR_PACKETS*)0xF9410794u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_CRC_ERROR_PACKETS */
#define LETH0_PORT0_RX_CRC_ERROR_PACKETS (LETH0_PORT0_CORE_RX_CRC_ERROR_PACKETS)

/** \brief 798, Rx Alignment Error Packets */
#define LETH0_PORT0_CORE_RX_ALIGNMENT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS*)0xF9410798u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_ALIGNMENT_ERROR_PACKETS */
#define LETH0_PORT0_RX_ALIGNMENT_ERROR_PACKETS (LETH0_PORT0_CORE_RX_ALIGNMENT_ERROR_PACKETS)

/** \brief 79C, Rx Runt Error Packets */
#define LETH0_PORT0_CORE_RX_RUNT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_RUNT_ERROR_PACKETS*)0xF941079Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_RUNT_ERROR_PACKETS */
#define LETH0_PORT0_RX_RUNT_ERROR_PACKETS (LETH0_PORT0_CORE_RX_RUNT_ERROR_PACKETS)

/** \brief 7A0, Rx Jabber Error Packets */
#define LETH0_PORT0_CORE_RX_JABBER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_JABBER_ERROR_PACKETS*)0xF94107A0u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_JABBER_ERROR_PACKETS */
#define LETH0_PORT0_RX_JABBER_ERROR_PACKETS (LETH0_PORT0_CORE_RX_JABBER_ERROR_PACKETS)

/** \brief 7A4, Rx Undersize Packets Good */
#define LETH0_PORT0_CORE_RX_UNDERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD*)0xF94107A4u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_UNDERSIZE_PACKETS_GOOD */
#define LETH0_PORT0_RX_UNDERSIZE_PACKETS_GOOD (LETH0_PORT0_CORE_RX_UNDERSIZE_PACKETS_GOOD)

/** \brief 7A8, Rx Oversize Packets Good */
#define LETH0_PORT0_CORE_RX_OVERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD*)0xF94107A8u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_OVERSIZE_PACKETS_GOOD */
#define LETH0_PORT0_RX_OVERSIZE_PACKETS_GOOD (LETH0_PORT0_CORE_RX_OVERSIZE_PACKETS_GOOD)

/** \brief 7AC, Rx 64Octets Packets Good Bad */
#define LETH0_PORT0_CORE_RX_64OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD*)0xF94107ACu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_64OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_RX_64OCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_RX_64OCTETS_PACKETS_GOOD_BAD)

/** \brief 7B0, Rx 65To127Octets Packets Good Bad */
#define LETH0_PORT0_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD*)0xF94107B0u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_RX_65TO127OCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD)

/** \brief 7B4, Rx 128To255Octets Packets Good Bad */
#define LETH0_PORT0_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD*)0xF94107B4u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_RX_128TO255OCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD)

/** \brief 7B8, Rx 256To511Octets Packets Good Bad */
#define LETH0_PORT0_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD*)0xF94107B8u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_RX_256TO511OCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD)

/** \brief 7BC, Rx 512To1023Octets Packets Good Bad */
#define LETH0_PORT0_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD*)0xF94107BCu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_RX_512TO1023OCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD)

/** \brief 7C0, Rx 1024ToMaxOctets Packets Good Bad */
#define LETH0_PORT0_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD*)0xF94107C0u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT0_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

/** \brief 7C4, Rx Unicast Packets Good */
#define LETH0_PORT0_CORE_RX_UNICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD*)0xF94107C4u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_UNICAST_PACKETS_GOOD */
#define LETH0_PORT0_RX_UNICAST_PACKETS_GOOD (LETH0_PORT0_CORE_RX_UNICAST_PACKETS_GOOD)

/** \brief 7C8, Rx Length Error Packets */
#define LETH0_PORT0_CORE_RX_LENGTH_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS*)0xF94107C8u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_LENGTH_ERROR_PACKETS */
#define LETH0_PORT0_RX_LENGTH_ERROR_PACKETS (LETH0_PORT0_CORE_RX_LENGTH_ERROR_PACKETS)

/** \brief 7CC, Rx Out Of Range Type Packets */
#define LETH0_PORT0_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS*)0xF94107CCu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS */
#define LETH0_PORT0_RX_OUT_OF_RANGE_TYPE_PACKETS (LETH0_PORT0_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS)

/** \brief 7D0, Rx Pause Packets */
#define LETH0_PORT0_CORE_RX_PAUSE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_PAUSE_PACKETS*)0xF94107D0u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_PAUSE_PACKETS */
#define LETH0_PORT0_RX_PAUSE_PACKETS (LETH0_PORT0_CORE_RX_PAUSE_PACKETS)

/** \brief 7D4, Rx FIFO Overflow Packets */
#define LETH0_PORT0_CORE_RX_FIFO_OVERFLOW_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_FIFO_OVERFLOW_PACKETS*)0xF94107D4u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_FIFO_OVERFLOW_PACKETS */
#define LETH0_PORT0_RX_FIFO_OVERFLOW_PACKETS (LETH0_PORT0_CORE_RX_FIFO_OVERFLOW_PACKETS)

/** \brief 7D8, Rx VLAN Packets Good Bad */
#define LETH0_PORT0_CORE_RX_VLAN_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD*)0xF94107D8u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_VLAN_PACKETS_GOOD_BAD */
#define LETH0_PORT0_RX_VLAN_PACKETS_GOOD_BAD (LETH0_PORT0_CORE_RX_VLAN_PACKETS_GOOD_BAD)

/** \brief 7DC, Rx Watchdog Error Packets */
#define LETH0_PORT0_CORE_RX_WATCHDOG_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS*)0xF94107DCu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_WATCHDOG_ERROR_PACKETS */
#define LETH0_PORT0_RX_WATCHDOG_ERROR_PACKETS (LETH0_PORT0_CORE_RX_WATCHDOG_ERROR_PACKETS)

/** \brief 7E0, Rx Receive Error Packets */
#define LETH0_PORT0_CORE_RX_RECEIVE_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_RECEIVE_ERROR_PACKETS*)0xF94107E0u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_RECEIVE_ERROR_PACKETS */
#define LETH0_PORT0_RX_RECEIVE_ERROR_PACKETS (LETH0_PORT0_CORE_RX_RECEIVE_ERROR_PACKETS)

/** \brief 7E4, Rx Control Packets Good */
#define LETH0_PORT0_CORE_RX_CONTROL_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_CONTROL_PACKETS_GOOD*)0xF94107E4u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RX_CONTROL_PACKETS_GOOD */
#define LETH0_PORT0_RX_CONTROL_PACKETS_GOOD (LETH0_PORT0_CORE_RX_CONTROL_PACKETS_GOOD)

/** \brief 800, MMC IPC Rx Interrupt Mask */
#define LETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK*)0xF9410800u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT_MASK */
#define LETH0_PORT0_MMC_IPC_RX_INTERRUPT_MASK (LETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT_MASK)

/** \brief 808, MMC IPC Rx Interrupt */
#define LETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT*)0xF9410808u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT */
#define LETH0_PORT0_MMC_IPC_RX_INTERRUPT (LETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT)

/** \brief 810, RxIPv4 Good Packets */
#define LETH0_PORT0_CORE_RXIPV4_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_GOOD_PACKETS*)0xF9410810u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV4_GOOD_PACKETS */
#define LETH0_PORT0_RXIPV4_GOOD_PACKETS (LETH0_PORT0_CORE_RXIPV4_GOOD_PACKETS)

/** \brief 814, RxIPv4 Header Error Packets */
#define LETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS*)0xF9410814u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_PACKETS */
#define LETH0_PORT0_RXIPV4_HEADER_ERROR_PACKETS (LETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_PACKETS)

/** \brief 818, RxIPv4 No Payload Packets */
#define LETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS*)0xF9410818u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_PACKETS */
#define LETH0_PORT0_RXIPV4_NO_PAYLOAD_PACKETS (LETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_PACKETS)

/** \brief 81C, RxIPv4 Fragmented Packets */
#define LETH0_PORT0_CORE_RXIPV4_FRAGMENTED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS*)0xF941081Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV4_FRAGMENTED_PACKETS */
#define LETH0_PORT0_RXIPV4_FRAGMENTED_PACKETS (LETH0_PORT0_CORE_RXIPV4_FRAGMENTED_PACKETS)

/** \brief 820, RxIPv4 UDP Checksum Disabled Packets */
#define LETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS*)0xF9410820u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS */
#define LETH0_PORT0_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS (LETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS)

/** \brief 824, RxIPv6 Good Packets */
#define LETH0_PORT0_CORE_RXIPV6_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_GOOD_PACKETS*)0xF9410824u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV6_GOOD_PACKETS */
#define LETH0_PORT0_RXIPV6_GOOD_PACKETS (LETH0_PORT0_CORE_RXIPV6_GOOD_PACKETS)

/** \brief 828, RxIPv6 Header Error Packets */
#define LETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS*)0xF9410828u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_PACKETS */
#define LETH0_PORT0_RXIPV6_HEADER_ERROR_PACKETS (LETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_PACKETS)

/** \brief 82C, RxIPv6 No Payload Packets */
#define LETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS*)0xF941082Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_PACKETS */
#define LETH0_PORT0_RXIPV6_NO_PAYLOAD_PACKETS (LETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_PACKETS)

/** \brief 830, RxUDP Good Packets */
#define LETH0_PORT0_CORE_RXUDP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_GOOD_PACKETS*)0xF9410830u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXUDP_GOOD_PACKETS */
#define LETH0_PORT0_RXUDP_GOOD_PACKETS (LETH0_PORT0_CORE_RXUDP_GOOD_PACKETS)

/** \brief 834, RxUDP Error Packets */
#define LETH0_PORT0_CORE_RXUDP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_ERROR_PACKETS*)0xF9410834u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXUDP_ERROR_PACKETS */
#define LETH0_PORT0_RXUDP_ERROR_PACKETS (LETH0_PORT0_CORE_RXUDP_ERROR_PACKETS)

/** \brief 838, RxTCP Good Packets */
#define LETH0_PORT0_CORE_RXTCP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_GOOD_PACKETS*)0xF9410838u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXTCP_GOOD_PACKETS */
#define LETH0_PORT0_RXTCP_GOOD_PACKETS (LETH0_PORT0_CORE_RXTCP_GOOD_PACKETS)

/** \brief 83C, RxTCP Error Packets */
#define LETH0_PORT0_CORE_RXTCP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_ERROR_PACKETS*)0xF941083Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXTCP_ERROR_PACKETS */
#define LETH0_PORT0_RXTCP_ERROR_PACKETS (LETH0_PORT0_CORE_RXTCP_ERROR_PACKETS)

/** \brief 840, RxICMP Good Packets */
#define LETH0_PORT0_CORE_RXICMP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_GOOD_PACKETS*)0xF9410840u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXICMP_GOOD_PACKETS */
#define LETH0_PORT0_RXICMP_GOOD_PACKETS (LETH0_PORT0_CORE_RXICMP_GOOD_PACKETS)

/** \brief 844, RxICMP Error Packets */
#define LETH0_PORT0_CORE_RXICMP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_ERROR_PACKETS*)0xF9410844u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXICMP_ERROR_PACKETS */
#define LETH0_PORT0_RXICMP_ERROR_PACKETS (LETH0_PORT0_CORE_RXICMP_ERROR_PACKETS)

/** \brief 850, RxIPv4 Good Octets */
#define LETH0_PORT0_CORE_RXIPV4_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_GOOD_OCTETS*)0xF9410850u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV4_GOOD_OCTETS */
#define LETH0_PORT0_RXIPV4_GOOD_OCTETS (LETH0_PORT0_CORE_RXIPV4_GOOD_OCTETS)

/** \brief 854, RxIPv4 Header Error Octets */
#define LETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS*)0xF9410854u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_OCTETS */
#define LETH0_PORT0_RXIPV4_HEADER_ERROR_OCTETS (LETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_OCTETS)

/** \brief 858, RxIPv4 No Payload Octets */
#define LETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS*)0xF9410858u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_OCTETS */
#define LETH0_PORT0_RXIPV4_NO_PAYLOAD_OCTETS (LETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_OCTETS)

/** \brief 85C, RxIPv4 Fragmented Octets */
#define LETH0_PORT0_CORE_RXIPV4_FRAGMENTED_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS*)0xF941085Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV4_FRAGMENTED_OCTETS */
#define LETH0_PORT0_RXIPV4_FRAGMENTED_OCTETS (LETH0_PORT0_CORE_RXIPV4_FRAGMENTED_OCTETS)

/** \brief 860, RxIPv4 UDP Checksum Disable Octets */
#define LETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS*)0xF9410860u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS */
#define LETH0_PORT0_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS (LETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS)

/** \brief 864, RxIPv6 Good Octets */
#define LETH0_PORT0_CORE_RXIPV6_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_GOOD_OCTETS*)0xF9410864u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV6_GOOD_OCTETS */
#define LETH0_PORT0_RXIPV6_GOOD_OCTETS (LETH0_PORT0_CORE_RXIPV6_GOOD_OCTETS)

/** \brief 868, RxIPv6 Header Error Octets */
#define LETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS*)0xF9410868u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_OCTETS */
#define LETH0_PORT0_RXIPV6_HEADER_ERROR_OCTETS (LETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_OCTETS)

/** \brief 86C, RxIPv6 No Payload Octets */
#define LETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS*)0xF941086Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_OCTETS */
#define LETH0_PORT0_RXIPV6_NO_PAYLOAD_OCTETS (LETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_OCTETS)

/** \brief 870, RxUDP Good Octets */
#define LETH0_PORT0_CORE_RXUDP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_GOOD_OCTETS*)0xF9410870u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXUDP_GOOD_OCTETS */
#define LETH0_PORT0_RXUDP_GOOD_OCTETS (LETH0_PORT0_CORE_RXUDP_GOOD_OCTETS)

/** \brief 874, RxUDP Error Octets */
#define LETH0_PORT0_CORE_RXUDP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_ERROR_OCTETS*)0xF9410874u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXUDP_ERROR_OCTETS */
#define LETH0_PORT0_RXUDP_ERROR_OCTETS (LETH0_PORT0_CORE_RXUDP_ERROR_OCTETS)

/** \brief 878, RxTCP Good Octets */
#define LETH0_PORT0_CORE_RXTCP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_GOOD_OCTETS*)0xF9410878u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXTCP_GOOD_OCTETS */
#define LETH0_PORT0_RXTCP_GOOD_OCTETS (LETH0_PORT0_CORE_RXTCP_GOOD_OCTETS)

/** \brief 87C, RxTCP Error Octets */
#define LETH0_PORT0_CORE_RXTCP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_ERROR_OCTETS*)0xF941087Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXTCP_ERROR_OCTETS */
#define LETH0_PORT0_RXTCP_ERROR_OCTETS (LETH0_PORT0_CORE_RXTCP_ERROR_OCTETS)

/** \brief 880, RxICMP Good Octets */
#define LETH0_PORT0_CORE_RXICMP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_GOOD_OCTETS*)0xF9410880u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXICMP_GOOD_OCTETS */
#define LETH0_PORT0_RXICMP_GOOD_OCTETS (LETH0_PORT0_CORE_RXICMP_GOOD_OCTETS)

/** \brief 884, RxICMP Error Octets */
#define LETH0_PORT0_CORE_RXICMP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_ERROR_OCTETS*)0xF9410884u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_RXICMP_ERROR_OCTETS */
#define LETH0_PORT0_RXICMP_ERROR_OCTETS (LETH0_PORT0_CORE_RXICMP_ERROR_OCTETS)

/** \brief A70, MAC Indir Access Ctrl */
#define LETH0_PORT0_CORE_MAC_INDIR_ACCESS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL*)0xF9410A70u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_INDIR_ACCESS_CTRL */
#define LETH0_PORT0_MAC_INDIR_ACCESS_CTRL (LETH0_PORT0_CORE_MAC_INDIR_ACCESS_CTRL)

/** \brief A74, MAC Indir Access Data */
#define LETH0_PORT0_CORE_MAC_INDIR_ACCESS_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_DATA*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_INDIR_ACCESS_DATA */
#define LETH0_PORT0_MAC_INDIR_ACCESS_DATA (LETH0_PORT0_CORE_MAC_INDIR_ACCESS_DATA)

/** \brief A74, MAC DPCSel IndReg0 */
#define LETH0_PORT0_CORE_MAC_DPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_DPCSEL_INDREG0 */
#define LETH0_PORT0_MAC_DPCSEL_INDREG0 (LETH0_PORT0_CORE_MAC_DPCSEL_INDREG0)

/** \brief A74, MAC DPCSel IndReg1 */
#define LETH0_PORT0_CORE_MAC_DPCSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_DPCSEL_INDREG1 */
#define LETH0_PORT0_MAC_DPCSEL_INDREG1 (LETH0_PORT0_CORE_MAC_DPCSEL_INDREG1)

/** \brief A74, MAC FPCSel IndReg0 */
#define LETH0_PORT0_CORE_MAC_FPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_FPCSEL_INDREG0 */
#define LETH0_PORT0_MAC_FPCSEL_INDREG0 (LETH0_PORT0_CORE_MAC_FPCSEL_INDREG0)

/** \brief A74, MAC PCStatus Filter Event IndReg */
#define LETH0_PORT0_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG */
#define LETH0_PORT0_MAC_FILTER_EVENT_INDREG (LETH0_PORT0_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG)

/** \brief A74, MAC PCCtrl IndReg0 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG0 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG0 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG0)

/** \brief A74, MAC PCCtrl IndReg1 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG1 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG1 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG1)

/** \brief A74, MAC PCCtrl IndReg10 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG10 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG10 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG10)

/** \brief A74, MAC PCCtrl IndReg11 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG11 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG11 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG11)

/** \brief A74, MAC PCCtrl IndReg12 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG12 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG12 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG12)

/** \brief A74, MAC PCCtrl IndReg13 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG13 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG13 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG13)

/** \brief A74, MAC PCCtrl IndReg14 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG14 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG14 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG14)

/** \brief A74, MAC PCCtrl IndReg15 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG15 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG15 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG15)

/** \brief A74, MAC PCCtrl IndReg2 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG2 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG2 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG2)

/** \brief A74, MAC PCCtrl IndReg3 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG3 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG3 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG3)

/** \brief A74, MAC PCCtrl IndReg4 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG4 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG4 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG4)

/** \brief A74, MAC PCCtrl IndReg5 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG5 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG5 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG5)

/** \brief A74, MAC PCCtrl IndReg6 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG6 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG6 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG6)

/** \brief A74, MAC PCCtrl IndReg7 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG7 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG7 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG7)

/** \brief A74, MAC PCCtrl IndReg8 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG8 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG8 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG8)

/** \brief A74, MAC PCCtrl IndReg9 */
#define LETH0_PORT0_CORE_MAC_PCCTRL_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCCTRL_INDREG9 */
#define LETH0_PORT0_MAC_PCCTRL_INDREG9 (LETH0_PORT0_CORE_MAC_PCCTRL_INDREG9)

/** \brief A74, MAC PCStatus DA IndReg0 */
#define LETH0_PORT0_CORE_MAC_PCSTATUS_DA_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCSTATUS_DA_INDREG0 */
#define LETH0_PORT0_MAC_PCSTATUS_DA_INDREG0 (LETH0_PORT0_CORE_MAC_PCSTATUS_DA_INDREG0)

/** \brief A74, MAC PCStatus VLAN IndReg */
#define LETH0_PORT0_CORE_MAC_PCSTATUS_VLAN_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCSTATUS_VLAN_INDREG */
#define LETH0_PORT0_MAC_PCSTATUS_VLAN_INDREG (LETH0_PORT0_CORE_MAC_PCSTATUS_VLAN_INDREG)

/** \brief A74, MAC PCntr IndReg0 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG0*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG0 */
#define LETH0_PORT0_MAC_PCNTR_INDREG0 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG0)

/** \brief A74, MAC PCntr IndReg1 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG1*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG1 */
#define LETH0_PORT0_MAC_PCNTR_INDREG1 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG1)

/** \brief A74, MAC PCntr IndReg10 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG10*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG10 */
#define LETH0_PORT0_MAC_PCNTR_INDREG10 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG10)

/** \brief A74, MAC PCntr IndReg11 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG11*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG11 */
#define LETH0_PORT0_MAC_PCNTR_INDREG11 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG11)

/** \brief A74, MAC PCntr IndReg12 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG12*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG12 */
#define LETH0_PORT0_MAC_PCNTR_INDREG12 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG12)

/** \brief A74, MAC PCntr IndReg13 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG13*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG13 */
#define LETH0_PORT0_MAC_PCNTR_INDREG13 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG13)

/** \brief A74, MAC PCntr IndReg14 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG14*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG14 */
#define LETH0_PORT0_MAC_PCNTR_INDREG14 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG14)

/** \brief A74, MAC PCntr IndReg15 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG15*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG15 */
#define LETH0_PORT0_MAC_PCNTR_INDREG15 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG15)

/** \brief A74, MAC PCntr IndReg2 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG2*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG2 */
#define LETH0_PORT0_MAC_PCNTR_INDREG2 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG2)

/** \brief A74, MAC PCntr IndReg3 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG3*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG3 */
#define LETH0_PORT0_MAC_PCNTR_INDREG3 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG3)

/** \brief A74, MAC PCntr IndReg4 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG4*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG4 */
#define LETH0_PORT0_MAC_PCNTR_INDREG4 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG4)

/** \brief A74, MAC PCntr IndReg5 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG5*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG5 */
#define LETH0_PORT0_MAC_PCNTR_INDREG5 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG5)

/** \brief A74, MAC PCntr IndReg6 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG6*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG6 */
#define LETH0_PORT0_MAC_PCNTR_INDREG6 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG6)

/** \brief A74, MAC PCntr IndReg7 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG7*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG7 */
#define LETH0_PORT0_MAC_PCNTR_INDREG7 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG7)

/** \brief A74, MAC PCntr IndReg8 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG8*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG8 */
#define LETH0_PORT0_MAC_PCNTR_INDREG8 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG8)

/** \brief A74, MAC PCntr IndReg9 */
#define LETH0_PORT0_CORE_MAC_PCNTR_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG9*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCNTR_INDREG9 */
#define LETH0_PORT0_MAC_PCNTR_INDREG9 (LETH0_PORT0_CORE_MAC_PCNTR_INDREG9)

/** \brief A74, MAC TMRQ Regs0 */
#define LETH0_PORT0_CORE_MAC_TMRQ_REGS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TMRQ_REGS0 */
#define LETH0_PORT0_MAC_TMRQ_REGS0 (LETH0_PORT0_CORE_MAC_TMRQ_REGS0)

/** \brief A74, MAC TMRQ Regs1 */
#define LETH0_PORT0_CORE_MAC_TMRQ_REGS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TMRQ_REGS1 */
#define LETH0_PORT0_MAC_TMRQ_REGS1 (LETH0_PORT0_CORE_MAC_TMRQ_REGS1)

/** \brief A74, MAC TMRQ Regs2 */
#define LETH0_PORT0_CORE_MAC_TMRQ_REGS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TMRQ_REGS2 */
#define LETH0_PORT0_MAC_TMRQ_REGS2 (LETH0_PORT0_CORE_MAC_TMRQ_REGS2)

/** \brief A74, MAC TMRQ Regs3 */
#define LETH0_PORT0_CORE_MAC_TMRQ_REGS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TMRQ_REGS3 */
#define LETH0_PORT0_MAC_TMRQ_REGS3 (LETH0_PORT0_CORE_MAC_TMRQ_REGS3)

/** \brief A74, MAC TMRQ Regs4 */
#define LETH0_PORT0_CORE_MAC_TMRQ_REGS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TMRQ_REGS4 */
#define LETH0_PORT0_MAC_TMRQ_REGS4 (LETH0_PORT0_CORE_MAC_TMRQ_REGS4)

/** \brief A74, MAC TMRQ Regs5 */
#define LETH0_PORT0_CORE_MAC_TMRQ_REGS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TMRQ_REGS5 */
#define LETH0_PORT0_MAC_TMRQ_REGS5 (LETH0_PORT0_CORE_MAC_TMRQ_REGS5)

/** \brief A74, MAC TMRQ Regs6 */
#define LETH0_PORT0_CORE_MAC_TMRQ_REGS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TMRQ_REGS6 */
#define LETH0_PORT0_MAC_TMRQ_REGS6 (LETH0_PORT0_CORE_MAC_TMRQ_REGS6)

/** \brief A74, MAC TMRQ Regs7 */
#define LETH0_PORT0_CORE_MAC_TMRQ_REGS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TMRQ_REGS7 */
#define LETH0_PORT0_MAC_TMRQ_REGS7 (LETH0_PORT0_CORE_MAC_TMRQ_REGS7)

/** \brief A74, MAC VPCSel IndReg0 */
#define LETH0_PORT0_CORE_MAC_VPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0*)0xF9410A74u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_VPCSEL_INDREG0 */
#define LETH0_PORT0_MAC_VPCSEL_INDREG0 (LETH0_PORT0_CORE_MAC_VPCSEL_INDREG0)

/** \brief A78, MAC PCTH Intr Enable */
#define LETH0_PORT0_CORE_MAC_PCTH_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE*)0xF9410A78u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCTH_INTR_ENABLE */
#define LETH0_PORT0_MAC_PCTH_INTR_ENABLE (LETH0_PORT0_CORE_MAC_PCTH_INTR_ENABLE)

/** \brief A7C, MAC PCTH Intr Status */
#define LETH0_PORT0_CORE_MAC_PCTH_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS*)0xF9410A7Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCTH_INTR_STATUS */
#define LETH0_PORT0_MAC_PCTH_INTR_STATUS (LETH0_PORT0_CORE_MAC_PCTH_INTR_STATUS)

/** \brief AA0, MAC PCTW Intr Enable */
#define LETH0_PORT0_CORE_MAC_PCTW_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE*)0xF9410AA0u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCTW_INTR_ENABLE */
#define LETH0_PORT0_MAC_PCTW_INTR_ENABLE (LETH0_PORT0_CORE_MAC_PCTW_INTR_ENABLE)

/** \brief AA4, MAC PCTW Intr Status */
#define LETH0_PORT0_CORE_MAC_PCTW_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS*)0xF9410AA4u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PCTW_INTR_STATUS */
#define LETH0_PORT0_MAC_PCTW_INTR_STATUS (LETH0_PORT0_CORE_MAC_PCTW_INTR_STATUS)

/** \brief B00, MAC Timestamp Control */
#define LETH0_PORT0_CORE_MAC_TIMESTAMP_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL*)0xF9410B00u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TIMESTAMP_CONTROL */
#define LETH0_PORT0_MAC_TIMESTAMP_CONTROL (LETH0_PORT0_CORE_MAC_TIMESTAMP_CONTROL)

/** \brief B04, MAC Sub Second Increment */
#define LETH0_PORT0_CORE_MAC_SUB_SECOND_INCREMENT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT*)0xF9410B04u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_SUB_SECOND_INCREMENT */
#define LETH0_PORT0_MAC_SUB_SECOND_INCREMENT (LETH0_PORT0_CORE_MAC_SUB_SECOND_INCREMENT)

/** \brief B08, MAC System Time Seconds */
#define LETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS*)0xF9410B08u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS */
#define LETH0_PORT0_MAC_SYSTEM_TIME_SECONDS (LETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS)

/** \brief B0C, MAC System Time Nanoseconds */
#define LETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS*)0xF9410B0Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS */
#define LETH0_PORT0_MAC_SYSTEM_TIME_NANOSECONDS (LETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS)

/** \brief B10, MAC System Time Seconds Update */
#define LETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE*)0xF9410B10u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE */
#define LETH0_PORT0_MAC_SYSTEM_TIME_SECONDS_UPDATE (LETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE)

/** \brief B14, MAC System Time Nanoseconds Update */
#define LETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE*)0xF9410B14u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE */
#define LETH0_PORT0_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE (LETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)

/** \brief B18, MAC Timestamp Addend */
#define LETH0_PORT0_CORE_MAC_TIMESTAMP_ADDEND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_ADDEND*)0xF9410B18u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TIMESTAMP_ADDEND */
#define LETH0_PORT0_MAC_TIMESTAMP_ADDEND (LETH0_PORT0_CORE_MAC_TIMESTAMP_ADDEND)

/** \brief B1C, MAC System Time Higher Word Seconds */
#define LETH0_PORT0_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS*)0xF9410B1Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS */
#define LETH0_PORT0_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS (LETH0_PORT0_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)

/** \brief B20, MAC Timestamp Status */
#define LETH0_PORT0_CORE_MAC_TIMESTAMP_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS*)0xF9410B20u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TIMESTAMP_STATUS */
#define LETH0_PORT0_MAC_TIMESTAMP_STATUS (LETH0_PORT0_CORE_MAC_TIMESTAMP_STATUS)

/** \brief B24, MAC Rx Domain Time Incr */
#define LETH0_PORT0_CORE_MAC_RX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR*)0xF9410B24u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_RX_DOMAIN_TIME_INCR */
#define LETH0_PORT0_MAC_RX_DOMAIN_TIME_INCR (LETH0_PORT0_CORE_MAC_RX_DOMAIN_TIME_INCR)

/** \brief B28, MAC Tx Domain Time Incr */
#define LETH0_PORT0_CORE_MAC_TX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR*)0xF9410B28u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TX_DOMAIN_TIME_INCR */
#define LETH0_PORT0_MAC_TX_DOMAIN_TIME_INCR (LETH0_PORT0_CORE_MAC_TX_DOMAIN_TIME_INCR)

/** \brief B30, MAC Tx Timestamp Status Nanoseconds */
#define LETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS*)0xF9410B30u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS */
#define LETH0_PORT0_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS (LETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)

/** \brief B34, MAC Tx Timestamp Status Seconds */
#define LETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS*)0xF9410B34u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS */
#define LETH0_PORT0_MAC_TX_TIMESTAMP_STATUS_SECONDS (LETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS)

/** \brief B50, MAC Timestamp Ingress Asym Corr */
#define LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR*)0xF9410B50u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR */
#define LETH0_PORT0_MAC_TIMESTAMP_INGRESS_ASYM_CORR (LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR)

/** \brief B54, MAC Timestamp Egress Asym Corr */
#define LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR*)0xF9410B54u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR */
#define LETH0_PORT0_MAC_TIMESTAMP_EGRESS_ASYM_CORR (LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR)

/** \brief B58, MAC Timestamp Ingress Corr Nanosecond */
#define LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND*)0xF9410B58u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND */
#define LETH0_PORT0_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND (LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)

/** \brief B5C, MAC Timestamp Egress Corr Nanosecond */
#define LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND*)0xF9410B5Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND */
#define LETH0_PORT0_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND (LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)

/** \brief B60, MAC Timestamp Ingress Corr Subnanosec */
#define LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC*)0xF9410B60u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC */
#define LETH0_PORT0_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC (LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC)

/** \brief B64, MAC Timestamp Egress Corr Subnanosec */
#define LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC*)0xF9410B64u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC */
#define LETH0_PORT0_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC (LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC)

/** \brief B68, MAC Timestamp Ingress Latency */
#define LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_LATENCY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY*)0xF9410B68u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_LATENCY */
#define LETH0_PORT0_MAC_TIMESTAMP_INGRESS_LATENCY (LETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_LATENCY)

/** \brief B6C, MAC Timestamp Egress Latency */
#define LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_LATENCY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY*)0xF9410B6Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_LATENCY */
#define LETH0_PORT0_MAC_TIMESTAMP_EGRESS_LATENCY (LETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_LATENCY)

/** \brief B70, MAC PPS Control */
#define LETH0_PORT0_CORE_MAC_PPS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL*)0xF9410B70u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PPS_CONTROL */
#define LETH0_PORT0_MAC_PPS_CONTROL (LETH0_PORT0_CORE_MAC_PPS_CONTROL)

/** \brief B80, MAC PPS0 Target Time Seconds */
#define LETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS*)0xF9410B80u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_SECONDS */
#define LETH0_PORT0_MAC_PPS0_TARGET_TIME_SECONDS (LETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_SECONDS)

/** \brief B84, MAC PPS0 Target Time Nanoseconds */
#define LETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS*)0xF9410B84u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS */
#define LETH0_PORT0_MAC_PPS0_TARGET_TIME_NANOSECONDS (LETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS)

/** \brief B88, MAC PPS0 Interval */
#define LETH0_PORT0_CORE_MAC_PPS0_INTERVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_INTERVAL*)0xF9410B88u)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PPS0_INTERVAL */
#define LETH0_PORT0_MAC_PPS0_INTERVAL (LETH0_PORT0_CORE_MAC_PPS0_INTERVAL)

/** \brief B8C, MAC PPS0 Width */
#define LETH0_PORT0_CORE_MAC_PPS0_WIDTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_WIDTH*)0xF9410B8Cu)
/** Alias (User Manual Name) for LETH0_PORT0_CORE_MAC_PPS0_WIDTH */
#define LETH0_PORT0_MAC_PPS0_WIDTH (LETH0_PORT0_CORE_MAC_PPS0_WIDTH)

/** \brief C00, MTL Operation Mode */
#define LETH0_PORT0_MTL_MTL_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE*)0xF9410C00u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_OPERATION_MODE */
#define LETH0_PORT0_MTL_OPERATION_MODE (LETH0_PORT0_MTL_MTL_OPERATION_MODE)

/** \brief C08, MTL DBG CTL */
#define LETH0_PORT0_MTL_MTL_DBG_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_DBG_CTL*)0xF9410C08u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_DBG_CTL */
#define LETH0_PORT0_MTL_DBG_CTL (LETH0_PORT0_MTL_MTL_DBG_CTL)

/** \brief C0C, MTL DBG STS */
#define LETH0_PORT0_MTL_MTL_DBG_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_DBG_STS*)0xF9410C0Cu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_DBG_STS */
#define LETH0_PORT0_MTL_DBG_STS (LETH0_PORT0_MTL_MTL_DBG_STS)

/** \brief C10, MTL FIFO Debug Data */
#define LETH0_PORT0_MTL_MTL_FIFO_DEBUG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_FIFO_DEBUG_DATA*)0xF9410C10u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_FIFO_DEBUG_DATA */
#define LETH0_PORT0_MTL_FIFO_DEBUG_DATA (LETH0_PORT0_MTL_MTL_FIFO_DEBUG_DATA)

/** \brief C20, MTL Interrupt Status */
#define LETH0_PORT0_MTL_MTL_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS*)0xF9410C20u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_INTERRUPT_STATUS */
#define LETH0_PORT0_MTL_INTERRUPT_STATUS (LETH0_PORT0_MTL_MTL_INTERRUPT_STATUS)

/** \brief C30, MTL RxQ DMA Map0 */
#define LETH0_PORT0_MTL_MTL_RXQ_DMA_MAP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0*)0xF9410C30u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_RXQ_DMA_MAP0 */
#define LETH0_PORT0_MTL_RXQ_DMA_MAP0 (LETH0_PORT0_MTL_MTL_RXQ_DMA_MAP0)

/** \brief C50, MTL EST Control */
#define LETH0_PORT0_MTL_MTL_EST_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_CONTROL*)0xF9410C50u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_EST_CONTROL */
#define LETH0_PORT0_MTL_EST_CONTROL (LETH0_PORT0_MTL_MTL_EST_CONTROL)

/** \brief C54, MTL EST Ext Control */
#define LETH0_PORT0_MTL_MTL_EST_EXT_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_EXT_CONTROL*)0xF9410C54u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_EST_EXT_CONTROL */
#define LETH0_PORT0_MTL_EST_EXT_CONTROL (LETH0_PORT0_MTL_MTL_EST_EXT_CONTROL)

/** \brief C58, MTL EST Status */
#define LETH0_PORT0_MTL_MTL_EST_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_STATUS*)0xF9410C58u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_EST_STATUS */
#define LETH0_PORT0_MTL_EST_STATUS (LETH0_PORT0_MTL_MTL_EST_STATUS)

/** \brief C60, MTL EST Sch Error */
#define LETH0_PORT0_MTL_MTL_EST_SCH_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_SCH_ERROR*)0xF9410C60u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_EST_SCH_ERROR */
#define LETH0_PORT0_MTL_EST_SCH_ERROR (LETH0_PORT0_MTL_MTL_EST_SCH_ERROR)

/** \brief C64, MTL EST Frm Size Error */
#define LETH0_PORT0_MTL_MTL_EST_FRM_SIZE_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR*)0xF9410C64u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_EST_FRM_SIZE_ERROR */
#define LETH0_PORT0_MTL_EST_FRM_SIZE_ERROR (LETH0_PORT0_MTL_MTL_EST_FRM_SIZE_ERROR)

/** \brief C68, MTL EST Frm Size Capture */
#define LETH0_PORT0_MTL_MTL_EST_FRM_SIZE_CAPTURE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE*)0xF9410C68u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_EST_FRM_SIZE_CAPTURE */
#define LETH0_PORT0_MTL_EST_FRM_SIZE_CAPTURE (LETH0_PORT0_MTL_MTL_EST_FRM_SIZE_CAPTURE)

/** \brief C70, MTL EST Intr Enable */
#define LETH0_PORT0_MTL_MTL_EST_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE*)0xF9410C70u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_EST_INTR_ENABLE */
#define LETH0_PORT0_MTL_EST_INTR_ENABLE (LETH0_PORT0_MTL_MTL_EST_INTR_ENABLE)

/** \brief C80, MTL EST GCL Control */
#define LETH0_PORT0_MTL_MTL_EST_GCL_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL*)0xF9410C80u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_EST_GCL_CONTROL */
#define LETH0_PORT0_MTL_EST_GCL_CONTROL (LETH0_PORT0_MTL_MTL_EST_GCL_CONTROL)

/** \brief C84, MTL EST GCL Data */
#define LETH0_PORT0_MTL_MTL_EST_GCL_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_GCL_DATA*)0xF9410C84u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_EST_GCL_DATA */
#define LETH0_PORT0_MTL_EST_GCL_DATA (LETH0_PORT0_MTL_MTL_EST_GCL_DATA)

/** \brief CA0, MTL RXP Control Status */
#define LETH0_PORT0_MTL_MTL_RXP_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS*)0xF9410CA0u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_RXP_CONTROL_STATUS */
#define LETH0_PORT0_MTL_RXP_CONTROL_STATUS (LETH0_PORT0_MTL_MTL_RXP_CONTROL_STATUS)

/** \brief CA4, MTL RXP Interrupt Control Status */
#define LETH0_PORT0_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS*)0xF9410CA4u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT0_MTL_RXP_INTERRUPT_CONTROL_STATUS (LETH0_PORT0_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS)

/** \brief CA8, MTL RXP Drop Cnt */
#define LETH0_PORT0_MTL_MTL_RXP_DROP_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_DROP_CNT*)0xF9410CA8u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_RXP_DROP_CNT */
#define LETH0_PORT0_MTL_RXP_DROP_CNT (LETH0_PORT0_MTL_MTL_RXP_DROP_CNT)

/** \brief CAC, MTL RXP Error Cnt */
#define LETH0_PORT0_MTL_MTL_RXP_ERROR_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_ERROR_CNT*)0xF9410CACu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_RXP_ERROR_CNT */
#define LETH0_PORT0_MTL_RXP_ERROR_CNT (LETH0_PORT0_MTL_MTL_RXP_ERROR_CNT)

/** \brief CB0, MTL RXP Indirect Acc Control Status */
#define LETH0_PORT0_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS*)0xF9410CB0u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS */
#define LETH0_PORT0_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS (LETH0_PORT0_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS)

/** \brief CB4, MTL RXP Indirect Acc Data */
#define LETH0_PORT0_MTL_MTL_RXP_INDIRECT_ACC_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_DATA*)0xF9410CB4u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_RXP_INDIRECT_ACC_DATA */
#define LETH0_PORT0_MTL_RXP_INDIRECT_ACC_DATA (LETH0_PORT0_MTL_MTL_RXP_INDIRECT_ACC_DATA)

/** \brief CB8, MTL RXP Bypass Cnt */
#define LETH0_PORT0_MTL_MTL_RXP_BYPASS_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT*)0xF9410CB8u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_MTL_RXP_BYPASS_CNT */
#define LETH0_PORT0_MTL_RXP_BYPASS_CNT (LETH0_PORT0_MTL_MTL_RXP_BYPASS_CNT)

/** \brief D00, MTL TxQ0 Operation Mode */
#define LETH0_PORT0_MTL_Q0_MTL_TXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE*)0xF9410D00u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q0_MTL_TXQ0_OPERATION_MODE */
#define LETH0_PORT0_MTL_TXQ0_OPERATION_MODE (LETH0_PORT0_MTL_Q0_MTL_TXQ0_OPERATION_MODE)

/** \brief D04, MTL TxQ0 Underflow */
#define LETH0_PORT0_MTL_Q0_MTL_TXQ0_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW*)0xF9410D04u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q0_MTL_TXQ0_UNDERFLOW */
#define LETH0_PORT0_MTL_TXQ0_UNDERFLOW (LETH0_PORT0_MTL_Q0_MTL_TXQ0_UNDERFLOW)

/** \brief D08, MTL TxQ0 Debug */
#define LETH0_PORT0_MTL_Q0_MTL_TXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG*)0xF9410D08u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q0_MTL_TXQ0_DEBUG */
#define LETH0_PORT0_MTL_TXQ0_DEBUG (LETH0_PORT0_MTL_Q0_MTL_TXQ0_DEBUG)

/** \brief D14, MTL TxQ0 ETS Status */
#define LETH0_PORT0_MTL_Q0_MTL_TXQ0_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS*)0xF9410D14u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q0_MTL_TXQ0_ETS_STATUS */
#define LETH0_PORT0_MTL_TXQ0_ETS_STATUS (LETH0_PORT0_MTL_Q0_MTL_TXQ0_ETS_STATUS)

/** \brief D18, MTL Tx Queue 0 Quantum Weight Register */
#define LETH0_PORT0_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT*)0xF9410D18u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT */
#define LETH0_PORT0_MTL_TXQ0_QUANTUM_WEIGHT (LETH0_PORT0_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT)

/** \brief D2C, MTL Q0 Interrupt Control Status */
#define LETH0_PORT0_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS*)0xF9410D2Cu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT0_MTL_Q0_INTERRUPT_CONTROL_STATUS (LETH0_PORT0_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS)

/** \brief D30, MTL RxQ0 Operation Mode */
#define LETH0_PORT0_MTL_Q0_MTL_RXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE*)0xF9410D30u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q0_MTL_RXQ0_OPERATION_MODE */
#define LETH0_PORT0_MTL_RXQ0_OPERATION_MODE (LETH0_PORT0_MTL_Q0_MTL_RXQ0_OPERATION_MODE)

/** \brief D34, MTL RxQ0 Missed Packet Overflow Cnt */
#define LETH0_PORT0_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT*)0xF9410D34u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT */
#define LETH0_PORT0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT (LETH0_PORT0_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT)

/** \brief D38, MTL RxQ0 Debug */
#define LETH0_PORT0_MTL_Q0_MTL_RXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG*)0xF9410D38u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q0_MTL_RXQ0_DEBUG */
#define LETH0_PORT0_MTL_RXQ0_DEBUG (LETH0_PORT0_MTL_Q0_MTL_RXQ0_DEBUG)

/** \brief D3C, MTL RxQ0 Control */
#define LETH0_PORT0_MTL_Q0_MTL_RXQ0_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL*)0xF9410D3Cu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q0_MTL_RXQ0_CONTROL */
#define LETH0_PORT0_MTL_RXQ0_CONTROL (LETH0_PORT0_MTL_Q0_MTL_RXQ0_CONTROL)

/** \brief D40, MTL TxQ1 Operation Mode */
#define LETH0_PORT0_MTL_Q1_MTL_TXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE*)0xF9410D40u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_TXQ1_OPERATION_MODE */
#define LETH0_PORT0_MTL_TXQ1_OPERATION_MODE (LETH0_PORT0_MTL_Q1_MTL_TXQ1_OPERATION_MODE)

/** \brief D44, MTL TxQ1 Underflow */
#define LETH0_PORT0_MTL_Q1_MTL_TXQ1_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW*)0xF9410D44u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_TXQ1_UNDERFLOW */
#define LETH0_PORT0_MTL_TXQ1_UNDERFLOW (LETH0_PORT0_MTL_Q1_MTL_TXQ1_UNDERFLOW)

/** \brief D48, MTL TxQ1 Debug */
#define LETH0_PORT0_MTL_Q1_MTL_TXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG*)0xF9410D48u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_TXQ1_DEBUG */
#define LETH0_PORT0_MTL_TXQ1_DEBUG (LETH0_PORT0_MTL_Q1_MTL_TXQ1_DEBUG)

/** \brief D50, MTL TxQ1 ETS Control */
#define LETH0_PORT0_MTL_Q1_MTL_TXQ1_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL*)0xF9410D50u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_TXQ1_ETS_CONTROL */
#define LETH0_PORT0_MTL_TXQ1_ETS_CONTROL (LETH0_PORT0_MTL_Q1_MTL_TXQ1_ETS_CONTROL)

/** \brief D54, MTL TxQ1 ETS Status */
#define LETH0_PORT0_MTL_Q1_MTL_TXQ1_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS*)0xF9410D54u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_TXQ1_ETS_STATUS */
#define LETH0_PORT0_MTL_TXQ1_ETS_STATUS (LETH0_PORT0_MTL_Q1_MTL_TXQ1_ETS_STATUS)

/** \brief D58, MTL TxQ1 Quantum Weight */
#define LETH0_PORT0_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT*)0xF9410D58u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT */
#define LETH0_PORT0_MTL_TXQ1_QUANTUM_WEIGHT (LETH0_PORT0_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT)

/** \brief D5C, MTL TxQ1 SendSlopeCredit */
#define LETH0_PORT0_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT*)0xF9410D5Cu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT */
#define LETH0_PORT0_MTL_TXQ1_SENDSLOPECREDIT (LETH0_PORT0_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT)

/** \brief D60, MTL TxQ1 HiCredit */
#define LETH0_PORT0_MTL_Q1_MTL_TXQ1_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT*)0xF9410D60u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_TXQ1_HICREDIT */
#define LETH0_PORT0_MTL_TXQ1_HICREDIT (LETH0_PORT0_MTL_Q1_MTL_TXQ1_HICREDIT)

/** \brief D64, MTL TxQ1 LoCredit */
#define LETH0_PORT0_MTL_Q1_MTL_TXQ1_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT*)0xF9410D64u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_TXQ1_LOCREDIT */
#define LETH0_PORT0_MTL_TXQ1_LOCREDIT (LETH0_PORT0_MTL_Q1_MTL_TXQ1_LOCREDIT)

/** \brief D6C, MTL Q1 Interrupt Control Status */
#define LETH0_PORT0_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS*)0xF9410D6Cu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT0_MTL_Q1_INTERRUPT_CONTROL_STATUS (LETH0_PORT0_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS)

/** \brief D70, MTL RxQ1 Operation Mode */
#define LETH0_PORT0_MTL_Q1_MTL_RXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE*)0xF9410D70u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_RXQ1_OPERATION_MODE */
#define LETH0_PORT0_MTL_RXQ1_OPERATION_MODE (LETH0_PORT0_MTL_Q1_MTL_RXQ1_OPERATION_MODE)

/** \brief D74, MTL RxQ1 Missed Packet Overflow Cnt */
#define LETH0_PORT0_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT*)0xF9410D74u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT */
#define LETH0_PORT0_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT (LETH0_PORT0_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT)

/** \brief D78, MTL RxQ1 Debug */
#define LETH0_PORT0_MTL_Q1_MTL_RXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG*)0xF9410D78u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_RXQ1_DEBUG */
#define LETH0_PORT0_MTL_RXQ1_DEBUG (LETH0_PORT0_MTL_Q1_MTL_RXQ1_DEBUG)

/** \brief D7C, MTL RxQ1 Control */
#define LETH0_PORT0_MTL_Q1_MTL_RXQ1_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL*)0xF9410D7Cu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q1_MTL_RXQ1_CONTROL */
#define LETH0_PORT0_MTL_RXQ1_CONTROL (LETH0_PORT0_MTL_Q1_MTL_RXQ1_CONTROL)

/** \brief D80, MTL TxQ2 Operation Mode */
#define LETH0_PORT0_MTL_Q2_MTL_TXQ2_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE*)0xF9410D80u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q2_MTL_TXQ2_OPERATION_MODE */
#define LETH0_PORT0_MTL_TXQ2_OPERATION_MODE (LETH0_PORT0_MTL_Q2_MTL_TXQ2_OPERATION_MODE)

/** \brief D84, MTL TxQ2 Underflow */
#define LETH0_PORT0_MTL_Q2_MTL_TXQ2_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW*)0xF9410D84u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q2_MTL_TXQ2_UNDERFLOW */
#define LETH0_PORT0_MTL_TXQ2_UNDERFLOW (LETH0_PORT0_MTL_Q2_MTL_TXQ2_UNDERFLOW)

/** \brief D88, MTL TxQ2 Debug */
#define LETH0_PORT0_MTL_Q2_MTL_TXQ2_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG*)0xF9410D88u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q2_MTL_TXQ2_DEBUG */
#define LETH0_PORT0_MTL_TXQ2_DEBUG (LETH0_PORT0_MTL_Q2_MTL_TXQ2_DEBUG)

/** \brief D90, MTL TxQ2 ETS Control */
#define LETH0_PORT0_MTL_Q2_MTL_TXQ2_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL*)0xF9410D90u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q2_MTL_TXQ2_ETS_CONTROL */
#define LETH0_PORT0_MTL_TXQ2_ETS_CONTROL (LETH0_PORT0_MTL_Q2_MTL_TXQ2_ETS_CONTROL)

/** \brief D94, MTL TxQ2 ETS Status */
#define LETH0_PORT0_MTL_Q2_MTL_TXQ2_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS*)0xF9410D94u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q2_MTL_TXQ2_ETS_STATUS */
#define LETH0_PORT0_MTL_TXQ2_ETS_STATUS (LETH0_PORT0_MTL_Q2_MTL_TXQ2_ETS_STATUS)

/** \brief D98, MTL TxQ2 Quantum Weight */
#define LETH0_PORT0_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT*)0xF9410D98u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT */
#define LETH0_PORT0_MTL_TXQ2_QUANTUM_WEIGHT (LETH0_PORT0_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT)

/** \brief D9C, MTL TxQ2 SendSlopeCredit */
#define LETH0_PORT0_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT*)0xF9410D9Cu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT */
#define LETH0_PORT0_MTL_TXQ2_SENDSLOPECREDIT (LETH0_PORT0_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT)

/** \brief DA0, MTL TxQ2 HiCredit */
#define LETH0_PORT0_MTL_Q2_MTL_TXQ2_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT*)0xF9410DA0u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q2_MTL_TXQ2_HICREDIT */
#define LETH0_PORT0_MTL_TXQ2_HICREDIT (LETH0_PORT0_MTL_Q2_MTL_TXQ2_HICREDIT)

/** \brief DA4, MTL TxQ2 LoCredit */
#define LETH0_PORT0_MTL_Q2_MTL_TXQ2_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT*)0xF9410DA4u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q2_MTL_TXQ2_LOCREDIT */
#define LETH0_PORT0_MTL_TXQ2_LOCREDIT (LETH0_PORT0_MTL_Q2_MTL_TXQ2_LOCREDIT)

/** \brief DAC, MTL Q2 Interrupt Control Status */
#define LETH0_PORT0_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS*)0xF9410DACu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT0_MTL_Q2_INTERRUPT_CONTROL_STATUS (LETH0_PORT0_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS)

/** \brief DC0, MTL TxQ3 Operation Mode */
#define LETH0_PORT0_MTL_Q3_MTL_TXQ3_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE*)0xF9410DC0u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q3_MTL_TXQ3_OPERATION_MODE */
#define LETH0_PORT0_MTL_TXQ3_OPERATION_MODE (LETH0_PORT0_MTL_Q3_MTL_TXQ3_OPERATION_MODE)

/** \brief DC4, MTL TxQ3 Underflow */
#define LETH0_PORT0_MTL_Q3_MTL_TXQ3_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW*)0xF9410DC4u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q3_MTL_TXQ3_UNDERFLOW */
#define LETH0_PORT0_MTL_TXQ3_UNDERFLOW (LETH0_PORT0_MTL_Q3_MTL_TXQ3_UNDERFLOW)

/** \brief DC8, MTL TxQ3 Debug */
#define LETH0_PORT0_MTL_Q3_MTL_TXQ3_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG*)0xF9410DC8u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q3_MTL_TXQ3_DEBUG */
#define LETH0_PORT0_MTL_TXQ3_DEBUG (LETH0_PORT0_MTL_Q3_MTL_TXQ3_DEBUG)

/** \brief DD0, MTL TxQ3 ETS Control */
#define LETH0_PORT0_MTL_Q3_MTL_TXQ3_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL*)0xF9410DD0u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q3_MTL_TXQ3_ETS_CONTROL */
#define LETH0_PORT0_MTL_TXQ3_ETS_CONTROL (LETH0_PORT0_MTL_Q3_MTL_TXQ3_ETS_CONTROL)

/** \brief DD4, MTL TxQ3 ETS Status */
#define LETH0_PORT0_MTL_Q3_MTL_TXQ3_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS*)0xF9410DD4u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q3_MTL_TXQ3_ETS_STATUS */
#define LETH0_PORT0_MTL_TXQ3_ETS_STATUS (LETH0_PORT0_MTL_Q3_MTL_TXQ3_ETS_STATUS)

/** \brief DD8, MTL TxQ3 Quantum Weight */
#define LETH0_PORT0_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT*)0xF9410DD8u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT */
#define LETH0_PORT0_MTL_TXQ3_QUANTUM_WEIGHT (LETH0_PORT0_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT)

/** \brief DDC, MTL TxQ3 SendSlopeCredit */
#define LETH0_PORT0_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT*)0xF9410DDCu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT */
#define LETH0_PORT0_MTL_TXQ3_SENDSLOPECREDIT (LETH0_PORT0_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT)

/** \brief DE0, MTL TxQ3 HiCredit */
#define LETH0_PORT0_MTL_Q3_MTL_TXQ3_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT*)0xF9410DE0u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q3_MTL_TXQ3_HICREDIT */
#define LETH0_PORT0_MTL_TXQ3_HICREDIT (LETH0_PORT0_MTL_Q3_MTL_TXQ3_HICREDIT)

/** \brief DE4, MTL TxQ3 LoCredit */
#define LETH0_PORT0_MTL_Q3_MTL_TXQ3_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT*)0xF9410DE4u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q3_MTL_TXQ3_LOCREDIT */
#define LETH0_PORT0_MTL_TXQ3_LOCREDIT (LETH0_PORT0_MTL_Q3_MTL_TXQ3_LOCREDIT)

/** \brief DEC, MTL Q3 Interrupt Control Status */
#define LETH0_PORT0_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS*)0xF9410DECu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT0_MTL_Q3_INTERRUPT_CONTROL_STATUS (LETH0_PORT0_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS)

/** \brief E00, MTL TxQ4 Operation Mode */
#define LETH0_PORT0_MTL_Q4_MTL_TXQ4_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE*)0xF9410E00u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q4_MTL_TXQ4_OPERATION_MODE */
#define LETH0_PORT0_MTL_TXQ4_OPERATION_MODE (LETH0_PORT0_MTL_Q4_MTL_TXQ4_OPERATION_MODE)

/** \brief E04, MTL TxQ4 Underflow */
#define LETH0_PORT0_MTL_Q4_MTL_TXQ4_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW*)0xF9410E04u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q4_MTL_TXQ4_UNDERFLOW */
#define LETH0_PORT0_MTL_TXQ4_UNDERFLOW (LETH0_PORT0_MTL_Q4_MTL_TXQ4_UNDERFLOW)

/** \brief E08, MTL TxQ4 Debug */
#define LETH0_PORT0_MTL_Q4_MTL_TXQ4_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG*)0xF9410E08u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q4_MTL_TXQ4_DEBUG */
#define LETH0_PORT0_MTL_TXQ4_DEBUG (LETH0_PORT0_MTL_Q4_MTL_TXQ4_DEBUG)

/** \brief E10, MTL TxQ4 ETS Control */
#define LETH0_PORT0_MTL_Q4_MTL_TXQ4_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL*)0xF9410E10u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q4_MTL_TXQ4_ETS_CONTROL */
#define LETH0_PORT0_MTL_TXQ4_ETS_CONTROL (LETH0_PORT0_MTL_Q4_MTL_TXQ4_ETS_CONTROL)

/** \brief E14, MTL TxQ4 ETS Status */
#define LETH0_PORT0_MTL_Q4_MTL_TXQ4_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS*)0xF9410E14u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q4_MTL_TXQ4_ETS_STATUS */
#define LETH0_PORT0_MTL_TXQ4_ETS_STATUS (LETH0_PORT0_MTL_Q4_MTL_TXQ4_ETS_STATUS)

/** \brief E18, MTL TxQ4 Quantum Weight */
#define LETH0_PORT0_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT*)0xF9410E18u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT */
#define LETH0_PORT0_MTL_TXQ4_QUANTUM_WEIGHT (LETH0_PORT0_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT)

/** \brief E1C, MTL TxQ4 SendSlopeCredit */
#define LETH0_PORT0_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT*)0xF9410E1Cu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT */
#define LETH0_PORT0_MTL_TXQ4_SENDSLOPECREDIT (LETH0_PORT0_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT)

/** \brief E20, MTL TxQ4 HiCredit */
#define LETH0_PORT0_MTL_Q4_MTL_TXQ4_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT*)0xF9410E20u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q4_MTL_TXQ4_HICREDIT */
#define LETH0_PORT0_MTL_TXQ4_HICREDIT (LETH0_PORT0_MTL_Q4_MTL_TXQ4_HICREDIT)

/** \brief E24, MTL TxQ4 LoCredit */
#define LETH0_PORT0_MTL_Q4_MTL_TXQ4_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT*)0xF9410E24u)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q4_MTL_TXQ4_LOCREDIT */
#define LETH0_PORT0_MTL_TXQ4_LOCREDIT (LETH0_PORT0_MTL_Q4_MTL_TXQ4_LOCREDIT)

/** \brief E2C, MTL Q4 Interrupt Control Status */
#define LETH0_PORT0_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS*)0xF9410E2Cu)
/** Alias (User Manual Name) for LETH0_PORT0_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT0_MTL_Q4_INTERRUPT_CONTROL_STATUS (LETH0_PORT0_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS)

/** \brief 2000, MAC Configuration */
#define LETH0_PORT1_CORE_MAC_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_CONFIGURATION*)0xF9412000u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_CONFIGURATION */
#define LETH0_PORT1_MAC_CONFIGURATION (LETH0_PORT1_CORE_MAC_CONFIGURATION)

/** \brief 2004, MAC Ext Configuration */
#define LETH0_PORT1_CORE_MAC_EXT_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION*)0xF9412004u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_EXT_CONFIGURATION */
#define LETH0_PORT1_MAC_EXT_CONFIGURATION (LETH0_PORT1_CORE_MAC_EXT_CONFIGURATION)

/** \brief 2008, MAC Packet Filter */
#define LETH0_PORT1_CORE_MAC_PACKET_FILTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER*)0xF9412008u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PACKET_FILTER */
#define LETH0_PORT1_MAC_PACKET_FILTER (LETH0_PORT1_CORE_MAC_PACKET_FILTER)

/** \brief 200C, MAC WD JB Timeout */
#define LETH0_PORT1_CORE_MAC_WD_JB_TIMEOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT*)0xF941200Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_WD_JB_TIMEOUT */
#define LETH0_PORT1_MAC_WD_JB_TIMEOUT (LETH0_PORT1_CORE_MAC_WD_JB_TIMEOUT)

/** \brief 2050, MAC VLAN Tag */
#define LETH0_PORT1_CORE_MAC_VLAN_TAG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_TAG*)0xF9412050u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_VLAN_TAG */
#define LETH0_PORT1_MAC_VLAN_TAG (LETH0_PORT1_CORE_MAC_VLAN_TAG)

/** \brief 2060, MAC VLAN Incl */
#define LETH0_PORT1_CORE_MAC_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL*)0xF9412060u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_VLAN_INCL */
#define LETH0_PORT1_MAC_VLAN_INCL (LETH0_PORT1_CORE_MAC_VLAN_INCL)

/** \brief 2060, MAC VLAN Incl0 */
#define LETH0_PORT1_CORE_MAC_VLAN_INCL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0*)0xF9412060u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_VLAN_INCL0 */
#define LETH0_PORT1_MAC_VLAN_INCL0 (LETH0_PORT1_CORE_MAC_VLAN_INCL0)

/** \brief 2060, MAC VLAN Incl1 */
#define LETH0_PORT1_CORE_MAC_VLAN_INCL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1*)0xF9412060u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_VLAN_INCL1 */
#define LETH0_PORT1_MAC_VLAN_INCL1 (LETH0_PORT1_CORE_MAC_VLAN_INCL1)

/** \brief 2060, MAC VLAN Incl2 */
#define LETH0_PORT1_CORE_MAC_VLAN_INCL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2*)0xF9412060u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_VLAN_INCL2 */
#define LETH0_PORT1_MAC_VLAN_INCL2 (LETH0_PORT1_CORE_MAC_VLAN_INCL2)

/** \brief 2060, MAC VLAN Incl3 */
#define LETH0_PORT1_CORE_MAC_VLAN_INCL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3*)0xF9412060u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_VLAN_INCL3 */
#define LETH0_PORT1_MAC_VLAN_INCL3 (LETH0_PORT1_CORE_MAC_VLAN_INCL3)

/** \brief 2060, MAC VLAN Incl4 */
#define LETH0_PORT1_CORE_MAC_VLAN_INCL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4*)0xF9412060u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_VLAN_INCL4 */
#define LETH0_PORT1_MAC_VLAN_INCL4 (LETH0_PORT1_CORE_MAC_VLAN_INCL4)

/** \brief 2064, MAC Inner VLAN Incl */
#define LETH0_PORT1_CORE_MAC_INNER_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL*)0xF9412064u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_INNER_VLAN_INCL */
#define LETH0_PORT1_MAC_INNER_VLAN_INCL (LETH0_PORT1_CORE_MAC_INNER_VLAN_INCL)

/** \brief 2070, MAC Q0 Tx Flow Ctrl */
#define LETH0_PORT1_CORE_MAC_Q0_TX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL*)0xF9412070u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_Q0_TX_FLOW_CTRL */
#define LETH0_PORT1_MAC_Q0_TX_FLOW_CTRL (LETH0_PORT1_CORE_MAC_Q0_TX_FLOW_CTRL)

/** \brief 2090, MAC Rx Flow Ctrl */
#define LETH0_PORT1_CORE_MAC_RX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL*)0xF9412090u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_RX_FLOW_CTRL */
#define LETH0_PORT1_MAC_RX_FLOW_CTRL (LETH0_PORT1_CORE_MAC_RX_FLOW_CTRL)

/** \brief 2094, MAC RxQ Ctrl4 */
#define LETH0_PORT1_CORE_MAC_RXQ_CTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4*)0xF9412094u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_RXQ_CTRL4 */
#define LETH0_PORT1_MAC_RXQ_CTRL4 (LETH0_PORT1_CORE_MAC_RXQ_CTRL4)

/** \brief 20A0, MAC RxQ Ctrl0 */
#define LETH0_PORT1_CORE_MAC_RXQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0*)0xF94120A0u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_RXQ_CTRL0 */
#define LETH0_PORT1_MAC_RXQ_CTRL0 (LETH0_PORT1_CORE_MAC_RXQ_CTRL0)

/** \brief 20A4, MAC RxQ Ctrl1 */
#define LETH0_PORT1_CORE_MAC_RXQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1*)0xF94120A4u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_RXQ_CTRL1 */
#define LETH0_PORT1_MAC_RXQ_CTRL1 (LETH0_PORT1_CORE_MAC_RXQ_CTRL1)

/** \brief 20A8, MAC RxQ Ctrl2 */
#define LETH0_PORT1_CORE_MAC_RXQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2*)0xF94120A8u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_RXQ_CTRL2 */
#define LETH0_PORT1_MAC_RXQ_CTRL2 (LETH0_PORT1_CORE_MAC_RXQ_CTRL2)

/** \brief 20B0, MAC Interrupt Status */
#define LETH0_PORT1_CORE_MAC_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS*)0xF94120B0u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_INTERRUPT_STATUS */
#define LETH0_PORT1_MAC_INTERRUPT_STATUS (LETH0_PORT1_CORE_MAC_INTERRUPT_STATUS)

/** \brief 20B4, MAC Interrupt Enable */
#define LETH0_PORT1_CORE_MAC_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE*)0xF94120B4u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_INTERRUPT_ENABLE */
#define LETH0_PORT1_MAC_INTERRUPT_ENABLE (LETH0_PORT1_CORE_MAC_INTERRUPT_ENABLE)

/** \brief 20B8, MAC Rx Tx Status */
#define LETH0_PORT1_CORE_MAC_RX_TX_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS*)0xF94120B8u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_RX_TX_STATUS */
#define LETH0_PORT1_MAC_RX_TX_STATUS (LETH0_PORT1_CORE_MAC_RX_TX_STATUS)

/** \brief 2110, MAC Version */
#define LETH0_PORT1_CORE_MAC_VERSION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VERSION*)0xF9412110u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_VERSION */
#define LETH0_PORT1_MAC_VERSION (LETH0_PORT1_CORE_MAC_VERSION)

/** \brief 2114, MAC Debug */
#define LETH0_PORT1_CORE_MAC_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DEBUG*)0xF9412114u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_DEBUG */
#define LETH0_PORT1_MAC_DEBUG (LETH0_PORT1_CORE_MAC_DEBUG)

/** \brief 211C, MAC HW Feature0 */
#define LETH0_PORT1_CORE_MAC_HW_FEATURE0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0*)0xF941211Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_HW_FEATURE0 */
#define LETH0_PORT1_MAC_HW_FEATURE0 (LETH0_PORT1_CORE_MAC_HW_FEATURE0)

/** \brief 2120, MAC HW Feature1 */
#define LETH0_PORT1_CORE_MAC_HW_FEATURE1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1*)0xF9412120u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_HW_FEATURE1 */
#define LETH0_PORT1_MAC_HW_FEATURE1 (LETH0_PORT1_CORE_MAC_HW_FEATURE1)

/** \brief 2124, MAC HW Feature2 */
#define LETH0_PORT1_CORE_MAC_HW_FEATURE2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2*)0xF9412124u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_HW_FEATURE2 */
#define LETH0_PORT1_MAC_HW_FEATURE2 (LETH0_PORT1_CORE_MAC_HW_FEATURE2)

/** \brief 2128, MAC HW Feature3 */
#define LETH0_PORT1_CORE_MAC_HW_FEATURE3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3*)0xF9412128u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_HW_FEATURE3 */
#define LETH0_PORT1_MAC_HW_FEATURE3 (LETH0_PORT1_CORE_MAC_HW_FEATURE3)

/** \brief 212C, MAC HW Feature4 */
#define LETH0_PORT1_CORE_MAC_HW_FEATURE4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE4*)0xF941212Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_HW_FEATURE4 */
#define LETH0_PORT1_MAC_HW_FEATURE4 (LETH0_PORT1_CORE_MAC_HW_FEATURE4)

/** \brief 2200, MAC MDIO Address */
#define LETH0_PORT1_CORE_MAC_MDIO_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS*)0xF9412200u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_MDIO_ADDRESS */
#define LETH0_PORT1_MAC_MDIO_ADDRESS (LETH0_PORT1_CORE_MAC_MDIO_ADDRESS)

/** \brief 2204, MAC MDIO Data */
#define LETH0_PORT1_CORE_MAC_MDIO_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_MDIO_DATA*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_MDIO_DATA */
#define LETH0_PORT1_MAC_MDIO_DATA (LETH0_PORT1_CORE_MAC_MDIO_DATA)

/** \brief 2204, B10T1S Debug Mode */
#define LETH0_PORT1_CORE_B10T1S_DEBUG_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_DEBUG_MODE */
#define LETH0_PORT1_B10T1S_DEBUG_MODE (LETH0_PORT1_CORE_B10T1S_DEBUG_MODE)

/** \brief 2204, B10T1S PCS Ctrl */
#define LETH0_PORT1_CORE_B10T1S_PCS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PCS_CTRL */
#define LETH0_PORT1_B10T1S_PCS_CTRL (LETH0_PORT1_CORE_B10T1S_PCS_CTRL)

/** \brief 2204, B10T1S PCS Diag 1 */
#define LETH0_PORT1_CORE_B10T1S_PCS_DIAG_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_1*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PCS_DIAG_1 */
#define LETH0_PORT1_B10T1S_PCS_DIAG_1 (LETH0_PORT1_CORE_B10T1S_PCS_DIAG_1)

/** \brief 2204, B10T1S PCS Diag 2 */
#define LETH0_PORT1_CORE_B10T1S_PCS_DIAG_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_2*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PCS_DIAG_2 */
#define LETH0_PORT1_B10T1S_PCS_DIAG_2 (LETH0_PORT1_CORE_B10T1S_PCS_DIAG_2)

/** \brief 2204, B10T1S PCS Jab Timer */
#define LETH0_PORT1_CORE_B10T1S_PCS_JAB_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PCS_JAB_TIMER */
#define LETH0_PORT1_B10T1S_PCS_JAB_TIMER (LETH0_PORT1_CORE_B10T1S_PCS_JAB_TIMER)

/** \brief 2204, B10T1S PCS Sts */
#define LETH0_PORT1_CORE_B10T1S_PCS_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_STS*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PCS_STS */
#define LETH0_PORT1_B10T1S_PCS_STS (LETH0_PORT1_CORE_B10T1S_PCS_STS)

/** \brief 2204, B10T1S PLCA Ctrl */
#define LETH0_PORT1_CORE_B10T1S_PLCA_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PLCA_CTRL */
#define LETH0_PORT1_B10T1S_PLCA_CTRL (LETH0_PORT1_CORE_B10T1S_PLCA_CTRL)

/** \brief 2204, B10T1S PLCA Node Ctrl */
#define LETH0_PORT1_CORE_B10T1S_PLCA_NODE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PLCA_NODE_CTRL */
#define LETH0_PORT1_B10T1S_PLCA_NODE_CTRL (LETH0_PORT1_CORE_B10T1S_PLCA_NODE_CTRL)

/** \brief 2204, B10T1S PLCA Sts */
#define LETH0_PORT1_CORE_B10T1S_PLCA_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PLCA_STS */
#define LETH0_PORT1_B10T1S_PLCA_STS (LETH0_PORT1_CORE_B10T1S_PLCA_STS)

/** \brief 2204, B10T1S PLCA Timer */
#define LETH0_PORT1_CORE_B10T1S_PLCA_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PLCA_TIMER */
#define LETH0_PORT1_B10T1S_PLCA_TIMER (LETH0_PORT1_CORE_B10T1S_PLCA_TIMER)

/** \brief 2204, B10T1S PMA Ctrl */
#define LETH0_PORT1_CORE_B10T1S_PMA_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PMA_CTRL */
#define LETH0_PORT1_B10T1S_PMA_CTRL (LETH0_PORT1_CORE_B10T1S_PMA_CTRL)

/** \brief 2204, B10T1S PMA Extnd Ability */
#define LETH0_PORT1_CORE_B10T1S_PMA_EXTND_ABILITY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PMA_EXTND_ABILITY */
#define LETH0_PORT1_B10T1S_PMA_EXTND_ABILITY (LETH0_PORT1_CORE_B10T1S_PMA_EXTND_ABILITY)

/** \brief 2204, B10T1S PMA PMD Ctrl */
#define LETH0_PORT1_CORE_B10T1S_PMA_PMD_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PMA_PMD_CTRL */
#define LETH0_PORT1_B10T1S_PMA_PMD_CTRL (LETH0_PORT1_CORE_B10T1S_PMA_PMD_CTRL)

/** \brief 2204, B10T1S PMA Sts */
#define LETH0_PORT1_CORE_B10T1S_PMA_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_STS*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PMA_STS */
#define LETH0_PORT1_B10T1S_PMA_STS (LETH0_PORT1_CORE_B10T1S_PMA_STS)

/** \brief 2204, B10T1S PMA Tst Mode Ctrl */
#define LETH0_PORT1_CORE_B10T1S_PMA_TST_MODE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL*)0xF9412204u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_B10T1S_PMA_TST_MODE_CTRL */
#define LETH0_PORT1_B10T1S_PMA_TST_MODE_CTRL (LETH0_PORT1_CORE_B10T1S_PMA_TST_MODE_CTRL)

/** \brief 2220, MAC 10BT1S Ctrl Sts */
#define LETH0_PORT1_CORE_MAC_10BT1S_CTRL_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS*)0xF9412220u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_10BT1S_CTRL_STS */
#define LETH0_PORT1_MAC_10BT1S_CTRL_STS (LETH0_PORT1_CORE_MAC_10BT1S_CTRL_STS)

/** \brief 2230, MAC CSR SW Ctrl */
#define LETH0_PORT1_CORE_MAC_CSR_SW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL*)0xF9412230u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_CSR_SW_CTRL */
#define LETH0_PORT1_MAC_CSR_SW_CTRL (LETH0_PORT1_CORE_MAC_CSR_SW_CTRL)

/** \brief 2238, MAC Ext Cfg1 */
#define LETH0_PORT1_CORE_MAC_EXT_CFG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_EXT_CFG1*)0xF9412238u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_EXT_CFG1 */
#define LETH0_PORT1_MAC_EXT_CFG1 (LETH0_PORT1_CORE_MAC_EXT_CFG1)

/** \brief 2240, MAC Presn Time ns */
#define LETH0_PORT1_CORE_MAC_PRESN_TIME_NS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_NS*)0xF9412240u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PRESN_TIME_NS */
#define LETH0_PORT1_MAC_PRESN_TIME_NS (LETH0_PORT1_CORE_MAC_PRESN_TIME_NS)

/** \brief 2244, MAC Presn Time Updt */
#define LETH0_PORT1_CORE_MAC_PRESN_TIME_UPDT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_UPDT*)0xF9412244u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PRESN_TIME_UPDT */
#define LETH0_PORT1_MAC_PRESN_TIME_UPDT (LETH0_PORT1_CORE_MAC_PRESN_TIME_UPDT)

/** \brief 2300, MAC Address0 High */
#define LETH0_PORT1_CORE_MAC_ADDRESS0_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH*)0xF9412300u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_ADDRESS0_HIGH */
#define LETH0_PORT1_MAC_ADDRESS0_HIGH (LETH0_PORT1_CORE_MAC_ADDRESS0_HIGH)

/** \brief 2304, MAC Address0 Low */
#define LETH0_PORT1_CORE_MAC_ADDRESS0_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS0_LOW*)0xF9412304u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_ADDRESS0_LOW */
#define LETH0_PORT1_MAC_ADDRESS0_LOW (LETH0_PORT1_CORE_MAC_ADDRESS0_LOW)

/** \brief 2308, MAC Address1 High */
#define LETH0_PORT1_CORE_MAC_ADDRESS1_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH*)0xF9412308u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_ADDRESS1_HIGH */
#define LETH0_PORT1_MAC_ADDRESS1_HIGH (LETH0_PORT1_CORE_MAC_ADDRESS1_HIGH)

/** \brief 230C, MAC Address1 Low */
#define LETH0_PORT1_CORE_MAC_ADDRESS1_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS1_LOW*)0xF941230Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_ADDRESS1_LOW */
#define LETH0_PORT1_MAC_ADDRESS1_LOW (LETH0_PORT1_CORE_MAC_ADDRESS1_LOW)

/** \brief 2700, MMC Control */
#define LETH0_PORT1_CORE_MMC_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_CONTROL*)0xF9412700u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MMC_CONTROL */
#define LETH0_PORT1_MMC_CONTROL (LETH0_PORT1_CORE_MMC_CONTROL)

/** \brief 2704, MMC Rx Interrupt */
#define LETH0_PORT1_CORE_MMC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT*)0xF9412704u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MMC_RX_INTERRUPT */
#define LETH0_PORT1_MMC_RX_INTERRUPT (LETH0_PORT1_CORE_MMC_RX_INTERRUPT)

/** \brief 2708, MMC Tx Interrupt */
#define LETH0_PORT1_CORE_MMC_TX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT*)0xF9412708u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MMC_TX_INTERRUPT */
#define LETH0_PORT1_MMC_TX_INTERRUPT (LETH0_PORT1_CORE_MMC_TX_INTERRUPT)

/** \brief 270C, MMC Rx Interrupt Mask */
#define LETH0_PORT1_CORE_MMC_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK*)0xF941270Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MMC_RX_INTERRUPT_MASK */
#define LETH0_PORT1_MMC_RX_INTERRUPT_MASK (LETH0_PORT1_CORE_MMC_RX_INTERRUPT_MASK)

/** \brief 2710, MMC Tx Interrupt Mask */
#define LETH0_PORT1_CORE_MMC_TX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK*)0xF9412710u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MMC_TX_INTERRUPT_MASK */
#define LETH0_PORT1_MMC_TX_INTERRUPT_MASK (LETH0_PORT1_CORE_MMC_TX_INTERRUPT_MASK)

/** \brief 2714, Tx Octet Count Good Bad */
#define LETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD*)0xF9412714u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_BAD */
#define LETH0_PORT1_TX_OCTET_COUNT_GOOD_BAD (LETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_BAD)

/** \brief 2718, Tx Packet Count Good Bad */
#define LETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD*)0xF9412718u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD_BAD */
#define LETH0_PORT1_TX_PACKET_COUNT_GOOD_BAD (LETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD_BAD)

/** \brief 271C, Tx Broadcast Packets Good */
#define LETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD*)0xF941271Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD */
#define LETH0_PORT1_TX_BROADCAST_PACKETS_GOOD (LETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD)

/** \brief 2720, Tx Multicast Packets Good */
#define LETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD*)0xF9412720u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD */
#define LETH0_PORT1_TX_MULTICAST_PACKETS_GOOD (LETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD)

/** \brief 2724, Tx 64Octets Packets Good Bad */
#define LETH0_PORT1_CORE_TX_64OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD*)0xF9412724u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_64OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_TX_64OCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_TX_64OCTETS_PACKETS_GOOD_BAD)

/** \brief 2728, Tx 65To127Octets Packets Good Bad */
#define LETH0_PORT1_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD*)0xF9412728u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_TX_65TO127OCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD)

/** \brief 272C, Tx 128To255Octets Packets Good Bad */
#define LETH0_PORT1_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD*)0xF941272Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_TX_128TO255OCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD)

/** \brief 2730, Tx 256To511Octets Packets Good Bad */
#define LETH0_PORT1_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD*)0xF9412730u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_TX_256TO511OCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD)

/** \brief 2734, Tx 512To1023Octets Packets Good Bad */
#define LETH0_PORT1_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD*)0xF9412734u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_TX_512TO1023OCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD)

/** \brief 2738, Tx 1024ToMaxOctets Packets Good Bad */
#define LETH0_PORT1_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD*)0xF9412738u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

/** \brief 273C, Tx Unicast Packets Good Bad */
#define LETH0_PORT1_CORE_TX_UNICAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD*)0xF941273Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_UNICAST_PACKETS_GOOD_BAD */
#define LETH0_PORT1_TX_UNICAST_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_TX_UNICAST_PACKETS_GOOD_BAD)

/** \brief 2740, Tx Multicast Packets Good Bad */
#define LETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD*)0xF9412740u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD_BAD */
#define LETH0_PORT1_TX_MULTICAST_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD_BAD)

/** \brief 2744, Tx Broadcast Packets Good Bad */
#define LETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD*)0xF9412744u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD_BAD */
#define LETH0_PORT1_TX_BROADCAST_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD_BAD)

/** \brief 2748, Tx Underflow Error Packets */
#define LETH0_PORT1_CORE_TX_UNDERFLOW_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS*)0xF9412748u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_UNDERFLOW_ERROR_PACKETS */
#define LETH0_PORT1_TX_UNDERFLOW_ERROR_PACKETS (LETH0_PORT1_CORE_TX_UNDERFLOW_ERROR_PACKETS)

/** \brief 274C, Tx Single Collision Good Packets */
#define LETH0_PORT1_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS*)0xF941274Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS */
#define LETH0_PORT1_TX_SINGLE_COLLISION_GOOD_PACKETS (LETH0_PORT1_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS)

/** \brief 2750, Tx Multiple Collision Good Packets */
#define LETH0_PORT1_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS*)0xF9412750u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS */
#define LETH0_PORT1_TX_MULTIPLE_COLLISION_GOOD_PACKETS (LETH0_PORT1_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS)

/** \brief 2754, Tx Deferred Packets */
#define LETH0_PORT1_CORE_TX_DEFERRED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_DEFERRED_PACKETS*)0xF9412754u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_DEFERRED_PACKETS */
#define LETH0_PORT1_TX_DEFERRED_PACKETS (LETH0_PORT1_CORE_TX_DEFERRED_PACKETS)

/** \brief 2758, Tx Late Collision Packets */
#define LETH0_PORT1_CORE_TX_LATE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_LATE_COLLISION_PACKETS*)0xF9412758u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_LATE_COLLISION_PACKETS */
#define LETH0_PORT1_TX_LATE_COLLISION_PACKETS (LETH0_PORT1_CORE_TX_LATE_COLLISION_PACKETS)

/** \brief 275C, Tx Excessive Collision Packets */
#define LETH0_PORT1_CORE_TX_EXCESSIVE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS*)0xF941275Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_EXCESSIVE_COLLISION_PACKETS */
#define LETH0_PORT1_TX_EXCESSIVE_COLLISION_PACKETS (LETH0_PORT1_CORE_TX_EXCESSIVE_COLLISION_PACKETS)

/** \brief 2760, Tx Carrier Error Packets */
#define LETH0_PORT1_CORE_TX_CARRIER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS*)0xF9412760u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_CARRIER_ERROR_PACKETS */
#define LETH0_PORT1_TX_CARRIER_ERROR_PACKETS (LETH0_PORT1_CORE_TX_CARRIER_ERROR_PACKETS)

/** \brief 2764, Tx Octet Count Good */
#define LETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD*)0xF9412764u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD */
#define LETH0_PORT1_TX_OCTET_COUNT_GOOD (LETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD)

/** \brief 2768, Tx Packet Count Good */
#define LETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD*)0xF9412768u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD */
#define LETH0_PORT1_TX_PACKET_COUNT_GOOD (LETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD)

/** \brief 276C, Tx Excessive Deferral Error */
#define LETH0_PORT1_CORE_TX_EXCESSIVE_DEFERRAL_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR*)0xF941276Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_EXCESSIVE_DEFERRAL_ERROR */
#define LETH0_PORT1_TX_EXCESSIVE_DEFERRAL_ERROR (LETH0_PORT1_CORE_TX_EXCESSIVE_DEFERRAL_ERROR)

/** \brief 2770, Tx Pause Packets */
#define LETH0_PORT1_CORE_TX_PAUSE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PAUSE_PACKETS*)0xF9412770u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_PAUSE_PACKETS */
#define LETH0_PORT1_TX_PAUSE_PACKETS (LETH0_PORT1_CORE_TX_PAUSE_PACKETS)

/** \brief 2774, Tx VLAN Packets Good */
#define LETH0_PORT1_CORE_TX_VLAN_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_VLAN_PACKETS_GOOD*)0xF9412774u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_VLAN_PACKETS_GOOD */
#define LETH0_PORT1_TX_VLAN_PACKETS_GOOD (LETH0_PORT1_CORE_TX_VLAN_PACKETS_GOOD)

/** \brief 2778, Tx OSize Packets Good */
#define LETH0_PORT1_CORE_TX_OSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OSIZE_PACKETS_GOOD*)0xF9412778u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_TX_OSIZE_PACKETS_GOOD */
#define LETH0_PORT1_TX_OSIZE_PACKETS_GOOD (LETH0_PORT1_CORE_TX_OSIZE_PACKETS_GOOD)

/** \brief 2780, Rx Packets Count Good Bad */
#define LETH0_PORT1_CORE_RX_PACKETS_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_PACKETS_COUNT_GOOD_BAD*)0xF9412780u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_PACKETS_COUNT_GOOD_BAD */
#define LETH0_PORT1_RX_PACKETS_COUNT_GOOD_BAD (LETH0_PORT1_CORE_RX_PACKETS_COUNT_GOOD_BAD)

/** \brief 2784, Rx Octet Count Good Bad */
#define LETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD*)0xF9412784u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_BAD */
#define LETH0_PORT1_RX_OCTET_COUNT_GOOD_BAD (LETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_BAD)

/** \brief 2788, Rx Octet Count Good */
#define LETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD*)0xF9412788u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD */
#define LETH0_PORT1_RX_OCTET_COUNT_GOOD (LETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD)

/** \brief 278C, Rx Broadcast Packets Good */
#define LETH0_PORT1_CORE_RX_BROADCAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD*)0xF941278Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_BROADCAST_PACKETS_GOOD */
#define LETH0_PORT1_RX_BROADCAST_PACKETS_GOOD (LETH0_PORT1_CORE_RX_BROADCAST_PACKETS_GOOD)

/** \brief 2790, Rx Multicast Packets Good */
#define LETH0_PORT1_CORE_RX_MULTICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD*)0xF9412790u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_MULTICAST_PACKETS_GOOD */
#define LETH0_PORT1_RX_MULTICAST_PACKETS_GOOD (LETH0_PORT1_CORE_RX_MULTICAST_PACKETS_GOOD)

/** \brief 2794, Rx CRC Error Packets */
#define LETH0_PORT1_CORE_RX_CRC_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_CRC_ERROR_PACKETS*)0xF9412794u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_CRC_ERROR_PACKETS */
#define LETH0_PORT1_RX_CRC_ERROR_PACKETS (LETH0_PORT1_CORE_RX_CRC_ERROR_PACKETS)

/** \brief 2798, Rx Alignment Error Packets */
#define LETH0_PORT1_CORE_RX_ALIGNMENT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS*)0xF9412798u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_ALIGNMENT_ERROR_PACKETS */
#define LETH0_PORT1_RX_ALIGNMENT_ERROR_PACKETS (LETH0_PORT1_CORE_RX_ALIGNMENT_ERROR_PACKETS)

/** \brief 279C, Rx Runt Error Packets */
#define LETH0_PORT1_CORE_RX_RUNT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_RUNT_ERROR_PACKETS*)0xF941279Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_RUNT_ERROR_PACKETS */
#define LETH0_PORT1_RX_RUNT_ERROR_PACKETS (LETH0_PORT1_CORE_RX_RUNT_ERROR_PACKETS)

/** \brief 27A0, Rx Jabber Error Packets */
#define LETH0_PORT1_CORE_RX_JABBER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_JABBER_ERROR_PACKETS*)0xF94127A0u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_JABBER_ERROR_PACKETS */
#define LETH0_PORT1_RX_JABBER_ERROR_PACKETS (LETH0_PORT1_CORE_RX_JABBER_ERROR_PACKETS)

/** \brief 27A4, Rx Undersize Packets Good */
#define LETH0_PORT1_CORE_RX_UNDERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD*)0xF94127A4u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_UNDERSIZE_PACKETS_GOOD */
#define LETH0_PORT1_RX_UNDERSIZE_PACKETS_GOOD (LETH0_PORT1_CORE_RX_UNDERSIZE_PACKETS_GOOD)

/** \brief 27A8, Rx Oversize Packets Good */
#define LETH0_PORT1_CORE_RX_OVERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD*)0xF94127A8u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_OVERSIZE_PACKETS_GOOD */
#define LETH0_PORT1_RX_OVERSIZE_PACKETS_GOOD (LETH0_PORT1_CORE_RX_OVERSIZE_PACKETS_GOOD)

/** \brief 27AC, Rx 64Octets Packets Good Bad */
#define LETH0_PORT1_CORE_RX_64OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD*)0xF94127ACu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_64OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_RX_64OCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_RX_64OCTETS_PACKETS_GOOD_BAD)

/** \brief 27B0, Rx 65To127Octets Packets Good Bad */
#define LETH0_PORT1_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD*)0xF94127B0u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_RX_65TO127OCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD)

/** \brief 27B4, Rx 128To255Octets Packets Good Bad */
#define LETH0_PORT1_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD*)0xF94127B4u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_RX_128TO255OCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD)

/** \brief 27B8, Rx 256To511Octets Packets Good Bad */
#define LETH0_PORT1_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD*)0xF94127B8u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_RX_256TO511OCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD)

/** \brief 27BC, Rx 512To1023Octets Packets Good Bad */
#define LETH0_PORT1_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD*)0xF94127BCu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_RX_512TO1023OCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD)

/** \brief 27C0, Rx 1024ToMaxOctets Packets Good Bad */
#define LETH0_PORT1_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD*)0xF94127C0u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT1_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

/** \brief 27C4, Rx Unicast Packets Good */
#define LETH0_PORT1_CORE_RX_UNICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD*)0xF94127C4u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_UNICAST_PACKETS_GOOD */
#define LETH0_PORT1_RX_UNICAST_PACKETS_GOOD (LETH0_PORT1_CORE_RX_UNICAST_PACKETS_GOOD)

/** \brief 27C8, Rx Length Error Packets */
#define LETH0_PORT1_CORE_RX_LENGTH_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS*)0xF94127C8u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_LENGTH_ERROR_PACKETS */
#define LETH0_PORT1_RX_LENGTH_ERROR_PACKETS (LETH0_PORT1_CORE_RX_LENGTH_ERROR_PACKETS)

/** \brief 27CC, Rx Out Of Range Type Packets */
#define LETH0_PORT1_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS*)0xF94127CCu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS */
#define LETH0_PORT1_RX_OUT_OF_RANGE_TYPE_PACKETS (LETH0_PORT1_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS)

/** \brief 27D0, Rx Pause Packets */
#define LETH0_PORT1_CORE_RX_PAUSE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_PAUSE_PACKETS*)0xF94127D0u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_PAUSE_PACKETS */
#define LETH0_PORT1_RX_PAUSE_PACKETS (LETH0_PORT1_CORE_RX_PAUSE_PACKETS)

/** \brief 27D4, Rx FIFO Overflow Packets */
#define LETH0_PORT1_CORE_RX_FIFO_OVERFLOW_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_FIFO_OVERFLOW_PACKETS*)0xF94127D4u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_FIFO_OVERFLOW_PACKETS */
#define LETH0_PORT1_RX_FIFO_OVERFLOW_PACKETS (LETH0_PORT1_CORE_RX_FIFO_OVERFLOW_PACKETS)

/** \brief 27D8, Rx VLAN Packets Good Bad */
#define LETH0_PORT1_CORE_RX_VLAN_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD*)0xF94127D8u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_VLAN_PACKETS_GOOD_BAD */
#define LETH0_PORT1_RX_VLAN_PACKETS_GOOD_BAD (LETH0_PORT1_CORE_RX_VLAN_PACKETS_GOOD_BAD)

/** \brief 27DC, Rx Watchdog Error Packets */
#define LETH0_PORT1_CORE_RX_WATCHDOG_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS*)0xF94127DCu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_WATCHDOG_ERROR_PACKETS */
#define LETH0_PORT1_RX_WATCHDOG_ERROR_PACKETS (LETH0_PORT1_CORE_RX_WATCHDOG_ERROR_PACKETS)

/** \brief 27E0, Rx Receive Error Packets */
#define LETH0_PORT1_CORE_RX_RECEIVE_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_RECEIVE_ERROR_PACKETS*)0xF94127E0u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_RECEIVE_ERROR_PACKETS */
#define LETH0_PORT1_RX_RECEIVE_ERROR_PACKETS (LETH0_PORT1_CORE_RX_RECEIVE_ERROR_PACKETS)

/** \brief 27E4, Rx Control Packets Good */
#define LETH0_PORT1_CORE_RX_CONTROL_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_CONTROL_PACKETS_GOOD*)0xF94127E4u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RX_CONTROL_PACKETS_GOOD */
#define LETH0_PORT1_RX_CONTROL_PACKETS_GOOD (LETH0_PORT1_CORE_RX_CONTROL_PACKETS_GOOD)

/** \brief 2800, MMC IPC Rx Interrupt Mask */
#define LETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK*)0xF9412800u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT_MASK */
#define LETH0_PORT1_MMC_IPC_RX_INTERRUPT_MASK (LETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT_MASK)

/** \brief 2808, MMC IPC Rx Interrupt */
#define LETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT*)0xF9412808u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT */
#define LETH0_PORT1_MMC_IPC_RX_INTERRUPT (LETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT)

/** \brief 2810, RxIPv4 Good Packets */
#define LETH0_PORT1_CORE_RXIPV4_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_GOOD_PACKETS*)0xF9412810u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV4_GOOD_PACKETS */
#define LETH0_PORT1_RXIPV4_GOOD_PACKETS (LETH0_PORT1_CORE_RXIPV4_GOOD_PACKETS)

/** \brief 2814, RxIPv4 Header Error Packets */
#define LETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS*)0xF9412814u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_PACKETS */
#define LETH0_PORT1_RXIPV4_HEADER_ERROR_PACKETS (LETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_PACKETS)

/** \brief 2818, RxIPv4 No Payload Packets */
#define LETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS*)0xF9412818u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_PACKETS */
#define LETH0_PORT1_RXIPV4_NO_PAYLOAD_PACKETS (LETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_PACKETS)

/** \brief 281C, RxIPv4 Fragmented Packets */
#define LETH0_PORT1_CORE_RXIPV4_FRAGMENTED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS*)0xF941281Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV4_FRAGMENTED_PACKETS */
#define LETH0_PORT1_RXIPV4_FRAGMENTED_PACKETS (LETH0_PORT1_CORE_RXIPV4_FRAGMENTED_PACKETS)

/** \brief 2820, RxIPv4 UDP Checksum Disabled Packets */
#define LETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS*)0xF9412820u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS */
#define LETH0_PORT1_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS (LETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS)

/** \brief 2824, RxIPv6 Good Packets */
#define LETH0_PORT1_CORE_RXIPV6_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_GOOD_PACKETS*)0xF9412824u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV6_GOOD_PACKETS */
#define LETH0_PORT1_RXIPV6_GOOD_PACKETS (LETH0_PORT1_CORE_RXIPV6_GOOD_PACKETS)

/** \brief 2828, RxIPv6 Header Error Packets */
#define LETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS*)0xF9412828u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_PACKETS */
#define LETH0_PORT1_RXIPV6_HEADER_ERROR_PACKETS (LETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_PACKETS)

/** \brief 282C, RxIPv6 No Payload Packets */
#define LETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS*)0xF941282Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_PACKETS */
#define LETH0_PORT1_RXIPV6_NO_PAYLOAD_PACKETS (LETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_PACKETS)

/** \brief 2830, RxUDP Good Packets */
#define LETH0_PORT1_CORE_RXUDP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_GOOD_PACKETS*)0xF9412830u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXUDP_GOOD_PACKETS */
#define LETH0_PORT1_RXUDP_GOOD_PACKETS (LETH0_PORT1_CORE_RXUDP_GOOD_PACKETS)

/** \brief 2834, RxUDP Error Packets */
#define LETH0_PORT1_CORE_RXUDP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_ERROR_PACKETS*)0xF9412834u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXUDP_ERROR_PACKETS */
#define LETH0_PORT1_RXUDP_ERROR_PACKETS (LETH0_PORT1_CORE_RXUDP_ERROR_PACKETS)

/** \brief 2838, RxTCP Good Packets */
#define LETH0_PORT1_CORE_RXTCP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_GOOD_PACKETS*)0xF9412838u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXTCP_GOOD_PACKETS */
#define LETH0_PORT1_RXTCP_GOOD_PACKETS (LETH0_PORT1_CORE_RXTCP_GOOD_PACKETS)

/** \brief 283C, RxTCP Error Packets */
#define LETH0_PORT1_CORE_RXTCP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_ERROR_PACKETS*)0xF941283Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXTCP_ERROR_PACKETS */
#define LETH0_PORT1_RXTCP_ERROR_PACKETS (LETH0_PORT1_CORE_RXTCP_ERROR_PACKETS)

/** \brief 2840, RxICMP Good Packets */
#define LETH0_PORT1_CORE_RXICMP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_GOOD_PACKETS*)0xF9412840u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXICMP_GOOD_PACKETS */
#define LETH0_PORT1_RXICMP_GOOD_PACKETS (LETH0_PORT1_CORE_RXICMP_GOOD_PACKETS)

/** \brief 2844, RxICMP Error Packets */
#define LETH0_PORT1_CORE_RXICMP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_ERROR_PACKETS*)0xF9412844u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXICMP_ERROR_PACKETS */
#define LETH0_PORT1_RXICMP_ERROR_PACKETS (LETH0_PORT1_CORE_RXICMP_ERROR_PACKETS)

/** \brief 2850, RxIPv4 Good Octets */
#define LETH0_PORT1_CORE_RXIPV4_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_GOOD_OCTETS*)0xF9412850u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV4_GOOD_OCTETS */
#define LETH0_PORT1_RXIPV4_GOOD_OCTETS (LETH0_PORT1_CORE_RXIPV4_GOOD_OCTETS)

/** \brief 2854, RxIPv4 Header Error Octets */
#define LETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS*)0xF9412854u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_OCTETS */
#define LETH0_PORT1_RXIPV4_HEADER_ERROR_OCTETS (LETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_OCTETS)

/** \brief 2858, RxIPv4 No Payload Octets */
#define LETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS*)0xF9412858u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_OCTETS */
#define LETH0_PORT1_RXIPV4_NO_PAYLOAD_OCTETS (LETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_OCTETS)

/** \brief 285C, RxIPv4 Fragmented Octets */
#define LETH0_PORT1_CORE_RXIPV4_FRAGMENTED_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS*)0xF941285Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV4_FRAGMENTED_OCTETS */
#define LETH0_PORT1_RXIPV4_FRAGMENTED_OCTETS (LETH0_PORT1_CORE_RXIPV4_FRAGMENTED_OCTETS)

/** \brief 2860, RxIPv4 UDP Checksum Disable Octets */
#define LETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS*)0xF9412860u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS */
#define LETH0_PORT1_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS (LETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS)

/** \brief 2864, RxIPv6 Good Octets */
#define LETH0_PORT1_CORE_RXIPV6_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_GOOD_OCTETS*)0xF9412864u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV6_GOOD_OCTETS */
#define LETH0_PORT1_RXIPV6_GOOD_OCTETS (LETH0_PORT1_CORE_RXIPV6_GOOD_OCTETS)

/** \brief 2868, RxIPv6 Header Error Octets */
#define LETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS*)0xF9412868u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_OCTETS */
#define LETH0_PORT1_RXIPV6_HEADER_ERROR_OCTETS (LETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_OCTETS)

/** \brief 286C, RxIPv6 No Payload Octets */
#define LETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS*)0xF941286Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_OCTETS */
#define LETH0_PORT1_RXIPV6_NO_PAYLOAD_OCTETS (LETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_OCTETS)

/** \brief 2870, RxUDP Good Octets */
#define LETH0_PORT1_CORE_RXUDP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_GOOD_OCTETS*)0xF9412870u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXUDP_GOOD_OCTETS */
#define LETH0_PORT1_RXUDP_GOOD_OCTETS (LETH0_PORT1_CORE_RXUDP_GOOD_OCTETS)

/** \brief 2874, RxUDP Error Octets */
#define LETH0_PORT1_CORE_RXUDP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_ERROR_OCTETS*)0xF9412874u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXUDP_ERROR_OCTETS */
#define LETH0_PORT1_RXUDP_ERROR_OCTETS (LETH0_PORT1_CORE_RXUDP_ERROR_OCTETS)

/** \brief 2878, RxTCP Good Octets */
#define LETH0_PORT1_CORE_RXTCP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_GOOD_OCTETS*)0xF9412878u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXTCP_GOOD_OCTETS */
#define LETH0_PORT1_RXTCP_GOOD_OCTETS (LETH0_PORT1_CORE_RXTCP_GOOD_OCTETS)

/** \brief 287C, RxTCP Error Octets */
#define LETH0_PORT1_CORE_RXTCP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_ERROR_OCTETS*)0xF941287Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXTCP_ERROR_OCTETS */
#define LETH0_PORT1_RXTCP_ERROR_OCTETS (LETH0_PORT1_CORE_RXTCP_ERROR_OCTETS)

/** \brief 2880, RxICMP Good Octets */
#define LETH0_PORT1_CORE_RXICMP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_GOOD_OCTETS*)0xF9412880u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXICMP_GOOD_OCTETS */
#define LETH0_PORT1_RXICMP_GOOD_OCTETS (LETH0_PORT1_CORE_RXICMP_GOOD_OCTETS)

/** \brief 2884, RxICMP Error Octets */
#define LETH0_PORT1_CORE_RXICMP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_ERROR_OCTETS*)0xF9412884u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_RXICMP_ERROR_OCTETS */
#define LETH0_PORT1_RXICMP_ERROR_OCTETS (LETH0_PORT1_CORE_RXICMP_ERROR_OCTETS)

/** \brief 2A70, MAC Indir Access Ctrl */
#define LETH0_PORT1_CORE_MAC_INDIR_ACCESS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL*)0xF9412A70u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_INDIR_ACCESS_CTRL */
#define LETH0_PORT1_MAC_INDIR_ACCESS_CTRL (LETH0_PORT1_CORE_MAC_INDIR_ACCESS_CTRL)

/** \brief 2A74, MAC Indir Access Data */
#define LETH0_PORT1_CORE_MAC_INDIR_ACCESS_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_DATA*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_INDIR_ACCESS_DATA */
#define LETH0_PORT1_MAC_INDIR_ACCESS_DATA (LETH0_PORT1_CORE_MAC_INDIR_ACCESS_DATA)

/** \brief 2A74, MAC DPCSel IndReg0 */
#define LETH0_PORT1_CORE_MAC_DPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_DPCSEL_INDREG0 */
#define LETH0_PORT1_MAC_DPCSEL_INDREG0 (LETH0_PORT1_CORE_MAC_DPCSEL_INDREG0)

/** \brief 2A74, MAC DPCSel IndReg1 */
#define LETH0_PORT1_CORE_MAC_DPCSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_DPCSEL_INDREG1 */
#define LETH0_PORT1_MAC_DPCSEL_INDREG1 (LETH0_PORT1_CORE_MAC_DPCSEL_INDREG1)

/** \brief 2A74, MAC FPCSel IndReg0 */
#define LETH0_PORT1_CORE_MAC_FPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_FPCSEL_INDREG0 */
#define LETH0_PORT1_MAC_FPCSEL_INDREG0 (LETH0_PORT1_CORE_MAC_FPCSEL_INDREG0)

/** \brief 2A74, MAC PCStatus Filter Event IndReg */
#define LETH0_PORT1_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG */
#define LETH0_PORT1_MAC_FILTER_EVENT_INDREG (LETH0_PORT1_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG)

/** \brief 2A74, MAC PCCtrl IndReg0 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG0 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG0 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG0)

/** \brief 2A74, MAC PCCtrl IndReg1 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG1 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG1 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG1)

/** \brief 2A74, MAC PCCtrl IndReg10 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG10 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG10 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG10)

/** \brief 2A74, MAC PCCtrl IndReg11 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG11 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG11 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG11)

/** \brief 2A74, MAC PCCtrl IndReg12 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG12 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG12 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG12)

/** \brief 2A74, MAC PCCtrl IndReg13 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG13 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG13 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG13)

/** \brief 2A74, MAC PCCtrl IndReg14 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG14 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG14 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG14)

/** \brief 2A74, MAC PCCtrl IndReg15 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG15 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG15 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG15)

/** \brief 2A74, MAC PCCtrl IndReg2 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG2 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG2 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG2)

/** \brief 2A74, MAC PCCtrl IndReg3 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG3 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG3 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG3)

/** \brief 2A74, MAC PCCtrl IndReg4 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG4 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG4 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG4)

/** \brief 2A74, MAC PCCtrl IndReg5 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG5 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG5 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG5)

/** \brief 2A74, MAC PCCtrl IndReg6 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG6 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG6 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG6)

/** \brief 2A74, MAC PCCtrl IndReg7 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG7 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG7 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG7)

/** \brief 2A74, MAC PCCtrl IndReg8 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG8 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG8 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG8)

/** \brief 2A74, MAC PCCtrl IndReg9 */
#define LETH0_PORT1_CORE_MAC_PCCTRL_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCCTRL_INDREG9 */
#define LETH0_PORT1_MAC_PCCTRL_INDREG9 (LETH0_PORT1_CORE_MAC_PCCTRL_INDREG9)

/** \brief 2A74, MAC PCStatus DA IndReg0 */
#define LETH0_PORT1_CORE_MAC_PCSTATUS_DA_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCSTATUS_DA_INDREG0 */
#define LETH0_PORT1_MAC_PCSTATUS_DA_INDREG0 (LETH0_PORT1_CORE_MAC_PCSTATUS_DA_INDREG0)

/** \brief 2A74, MAC PCStatus VLAN IndReg */
#define LETH0_PORT1_CORE_MAC_PCSTATUS_VLAN_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCSTATUS_VLAN_INDREG */
#define LETH0_PORT1_MAC_PCSTATUS_VLAN_INDREG (LETH0_PORT1_CORE_MAC_PCSTATUS_VLAN_INDREG)

/** \brief 2A74, MAC PCntr IndReg0 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG0*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG0 */
#define LETH0_PORT1_MAC_PCNTR_INDREG0 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG0)

/** \brief 2A74, MAC PCntr IndReg1 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG1*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG1 */
#define LETH0_PORT1_MAC_PCNTR_INDREG1 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG1)

/** \brief 2A74, MAC PCntr IndReg10 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG10*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG10 */
#define LETH0_PORT1_MAC_PCNTR_INDREG10 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG10)

/** \brief 2A74, MAC PCntr IndReg11 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG11*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG11 */
#define LETH0_PORT1_MAC_PCNTR_INDREG11 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG11)

/** \brief 2A74, MAC PCntr IndReg12 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG12*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG12 */
#define LETH0_PORT1_MAC_PCNTR_INDREG12 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG12)

/** \brief 2A74, MAC PCntr IndReg13 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG13*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG13 */
#define LETH0_PORT1_MAC_PCNTR_INDREG13 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG13)

/** \brief 2A74, MAC PCntr IndReg14 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG14*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG14 */
#define LETH0_PORT1_MAC_PCNTR_INDREG14 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG14)

/** \brief 2A74, MAC PCntr IndReg15 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG15*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG15 */
#define LETH0_PORT1_MAC_PCNTR_INDREG15 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG15)

/** \brief 2A74, MAC PCntr IndReg2 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG2*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG2 */
#define LETH0_PORT1_MAC_PCNTR_INDREG2 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG2)

/** \brief 2A74, MAC PCntr IndReg3 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG3*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG3 */
#define LETH0_PORT1_MAC_PCNTR_INDREG3 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG3)

/** \brief 2A74, MAC PCntr IndReg4 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG4*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG4 */
#define LETH0_PORT1_MAC_PCNTR_INDREG4 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG4)

/** \brief 2A74, MAC PCntr IndReg5 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG5*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG5 */
#define LETH0_PORT1_MAC_PCNTR_INDREG5 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG5)

/** \brief 2A74, MAC PCntr IndReg6 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG6*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG6 */
#define LETH0_PORT1_MAC_PCNTR_INDREG6 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG6)

/** \brief 2A74, MAC PCntr IndReg7 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG7*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG7 */
#define LETH0_PORT1_MAC_PCNTR_INDREG7 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG7)

/** \brief 2A74, MAC PCntr IndReg8 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG8*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG8 */
#define LETH0_PORT1_MAC_PCNTR_INDREG8 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG8)

/** \brief 2A74, MAC PCntr IndReg9 */
#define LETH0_PORT1_CORE_MAC_PCNTR_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG9*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCNTR_INDREG9 */
#define LETH0_PORT1_MAC_PCNTR_INDREG9 (LETH0_PORT1_CORE_MAC_PCNTR_INDREG9)

/** \brief 2A74, MAC TMRQ Regs0 */
#define LETH0_PORT1_CORE_MAC_TMRQ_REGS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TMRQ_REGS0 */
#define LETH0_PORT1_MAC_TMRQ_REGS0 (LETH0_PORT1_CORE_MAC_TMRQ_REGS0)

/** \brief 2A74, MAC TMRQ Regs1 */
#define LETH0_PORT1_CORE_MAC_TMRQ_REGS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TMRQ_REGS1 */
#define LETH0_PORT1_MAC_TMRQ_REGS1 (LETH0_PORT1_CORE_MAC_TMRQ_REGS1)

/** \brief 2A74, MAC TMRQ Regs2 */
#define LETH0_PORT1_CORE_MAC_TMRQ_REGS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TMRQ_REGS2 */
#define LETH0_PORT1_MAC_TMRQ_REGS2 (LETH0_PORT1_CORE_MAC_TMRQ_REGS2)

/** \brief 2A74, MAC TMRQ Regs3 */
#define LETH0_PORT1_CORE_MAC_TMRQ_REGS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TMRQ_REGS3 */
#define LETH0_PORT1_MAC_TMRQ_REGS3 (LETH0_PORT1_CORE_MAC_TMRQ_REGS3)

/** \brief 2A74, MAC TMRQ Regs4 */
#define LETH0_PORT1_CORE_MAC_TMRQ_REGS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TMRQ_REGS4 */
#define LETH0_PORT1_MAC_TMRQ_REGS4 (LETH0_PORT1_CORE_MAC_TMRQ_REGS4)

/** \brief 2A74, MAC TMRQ Regs5 */
#define LETH0_PORT1_CORE_MAC_TMRQ_REGS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TMRQ_REGS5 */
#define LETH0_PORT1_MAC_TMRQ_REGS5 (LETH0_PORT1_CORE_MAC_TMRQ_REGS5)

/** \brief 2A74, MAC TMRQ Regs6 */
#define LETH0_PORT1_CORE_MAC_TMRQ_REGS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TMRQ_REGS6 */
#define LETH0_PORT1_MAC_TMRQ_REGS6 (LETH0_PORT1_CORE_MAC_TMRQ_REGS6)

/** \brief 2A74, MAC TMRQ Regs7 */
#define LETH0_PORT1_CORE_MAC_TMRQ_REGS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TMRQ_REGS7 */
#define LETH0_PORT1_MAC_TMRQ_REGS7 (LETH0_PORT1_CORE_MAC_TMRQ_REGS7)

/** \brief 2A74, MAC VPCSel IndReg0 */
#define LETH0_PORT1_CORE_MAC_VPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0*)0xF9412A74u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_VPCSEL_INDREG0 */
#define LETH0_PORT1_MAC_VPCSEL_INDREG0 (LETH0_PORT1_CORE_MAC_VPCSEL_INDREG0)

/** \brief 2A78, MAC PCTH Intr Enable */
#define LETH0_PORT1_CORE_MAC_PCTH_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE*)0xF9412A78u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCTH_INTR_ENABLE */
#define LETH0_PORT1_MAC_PCTH_INTR_ENABLE (LETH0_PORT1_CORE_MAC_PCTH_INTR_ENABLE)

/** \brief 2A7C, MAC PCTH Intr Status */
#define LETH0_PORT1_CORE_MAC_PCTH_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS*)0xF9412A7Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCTH_INTR_STATUS */
#define LETH0_PORT1_MAC_PCTH_INTR_STATUS (LETH0_PORT1_CORE_MAC_PCTH_INTR_STATUS)

/** \brief 2AA0, MAC PCTW Intr Enable */
#define LETH0_PORT1_CORE_MAC_PCTW_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE*)0xF9412AA0u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCTW_INTR_ENABLE */
#define LETH0_PORT1_MAC_PCTW_INTR_ENABLE (LETH0_PORT1_CORE_MAC_PCTW_INTR_ENABLE)

/** \brief 2AA4, MAC PCTW Intr Status */
#define LETH0_PORT1_CORE_MAC_PCTW_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS*)0xF9412AA4u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PCTW_INTR_STATUS */
#define LETH0_PORT1_MAC_PCTW_INTR_STATUS (LETH0_PORT1_CORE_MAC_PCTW_INTR_STATUS)

/** \brief 2B00, MAC Timestamp Control */
#define LETH0_PORT1_CORE_MAC_TIMESTAMP_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL*)0xF9412B00u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TIMESTAMP_CONTROL */
#define LETH0_PORT1_MAC_TIMESTAMP_CONTROL (LETH0_PORT1_CORE_MAC_TIMESTAMP_CONTROL)

/** \brief 2B04, MAC Sub Second Increment */
#define LETH0_PORT1_CORE_MAC_SUB_SECOND_INCREMENT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT*)0xF9412B04u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_SUB_SECOND_INCREMENT */
#define LETH0_PORT1_MAC_SUB_SECOND_INCREMENT (LETH0_PORT1_CORE_MAC_SUB_SECOND_INCREMENT)

/** \brief 2B08, MAC System Time Seconds */
#define LETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS*)0xF9412B08u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS */
#define LETH0_PORT1_MAC_SYSTEM_TIME_SECONDS (LETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS)

/** \brief 2B0C, MAC System Time Nanoseconds */
#define LETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS*)0xF9412B0Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS */
#define LETH0_PORT1_MAC_SYSTEM_TIME_NANOSECONDS (LETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS)

/** \brief 2B10, MAC System Time Seconds Update */
#define LETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE*)0xF9412B10u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE */
#define LETH0_PORT1_MAC_SYSTEM_TIME_SECONDS_UPDATE (LETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE)

/** \brief 2B14, MAC System Time Nanoseconds Update */
#define LETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE*)0xF9412B14u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE */
#define LETH0_PORT1_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE (LETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)

/** \brief 2B18, MAC Timestamp Addend */
#define LETH0_PORT1_CORE_MAC_TIMESTAMP_ADDEND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_ADDEND*)0xF9412B18u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TIMESTAMP_ADDEND */
#define LETH0_PORT1_MAC_TIMESTAMP_ADDEND (LETH0_PORT1_CORE_MAC_TIMESTAMP_ADDEND)

/** \brief 2B1C, MAC System Time Higher Word Seconds */
#define LETH0_PORT1_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS*)0xF9412B1Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS */
#define LETH0_PORT1_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS (LETH0_PORT1_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)

/** \brief 2B20, MAC Timestamp Status */
#define LETH0_PORT1_CORE_MAC_TIMESTAMP_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS*)0xF9412B20u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TIMESTAMP_STATUS */
#define LETH0_PORT1_MAC_TIMESTAMP_STATUS (LETH0_PORT1_CORE_MAC_TIMESTAMP_STATUS)

/** \brief 2B24, MAC Rx Domain Time Incr */
#define LETH0_PORT1_CORE_MAC_RX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR*)0xF9412B24u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_RX_DOMAIN_TIME_INCR */
#define LETH0_PORT1_MAC_RX_DOMAIN_TIME_INCR (LETH0_PORT1_CORE_MAC_RX_DOMAIN_TIME_INCR)

/** \brief 2B28, MAC Tx Domain Time Incr */
#define LETH0_PORT1_CORE_MAC_TX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR*)0xF9412B28u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TX_DOMAIN_TIME_INCR */
#define LETH0_PORT1_MAC_TX_DOMAIN_TIME_INCR (LETH0_PORT1_CORE_MAC_TX_DOMAIN_TIME_INCR)

/** \brief 2B30, MAC Tx Timestamp Status Nanoseconds */
#define LETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS*)0xF9412B30u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS */
#define LETH0_PORT1_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS (LETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)

/** \brief 2B34, MAC Tx Timestamp Status Seconds */
#define LETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS*)0xF9412B34u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS */
#define LETH0_PORT1_MAC_TX_TIMESTAMP_STATUS_SECONDS (LETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS)

/** \brief 2B50, MAC Timestamp Ingress Asym Corr */
#define LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR*)0xF9412B50u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR */
#define LETH0_PORT1_MAC_TIMESTAMP_INGRESS_ASYM_CORR (LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR)

/** \brief 2B54, MAC Timestamp Egress Asym Corr */
#define LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR*)0xF9412B54u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR */
#define LETH0_PORT1_MAC_TIMESTAMP_EGRESS_ASYM_CORR (LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR)

/** \brief 2B58, MAC Timestamp Ingress Corr Nanosecond */
#define LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND*)0xF9412B58u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND */
#define LETH0_PORT1_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND (LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)

/** \brief 2B5C, MAC Timestamp Egress Corr Nanosecond */
#define LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND*)0xF9412B5Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND */
#define LETH0_PORT1_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND (LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)

/** \brief 2B60, MAC Timestamp Ingress Corr Subnanosec */
#define LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC*)0xF9412B60u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC */
#define LETH0_PORT1_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC (LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC)

/** \brief 2B64, MAC Timestamp Egress Corr Subnanosec */
#define LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC*)0xF9412B64u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC */
#define LETH0_PORT1_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC (LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC)

/** \brief 2B68, MAC Timestamp Ingress Latency */
#define LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_LATENCY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY*)0xF9412B68u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_LATENCY */
#define LETH0_PORT1_MAC_TIMESTAMP_INGRESS_LATENCY (LETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_LATENCY)

/** \brief 2B6C, MAC Timestamp Egress Latency */
#define LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_LATENCY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY*)0xF9412B6Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_LATENCY */
#define LETH0_PORT1_MAC_TIMESTAMP_EGRESS_LATENCY (LETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_LATENCY)

/** \brief 2B70, MAC PPS Control */
#define LETH0_PORT1_CORE_MAC_PPS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL*)0xF9412B70u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PPS_CONTROL */
#define LETH0_PORT1_MAC_PPS_CONTROL (LETH0_PORT1_CORE_MAC_PPS_CONTROL)

/** \brief 2B80, MAC PPS0 Target Time Seconds */
#define LETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS*)0xF9412B80u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_SECONDS */
#define LETH0_PORT1_MAC_PPS0_TARGET_TIME_SECONDS (LETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_SECONDS)

/** \brief 2B84, MAC PPS0 Target Time Nanoseconds */
#define LETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS*)0xF9412B84u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS */
#define LETH0_PORT1_MAC_PPS0_TARGET_TIME_NANOSECONDS (LETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS)

/** \brief 2B88, MAC PPS0 Interval */
#define LETH0_PORT1_CORE_MAC_PPS0_INTERVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_INTERVAL*)0xF9412B88u)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PPS0_INTERVAL */
#define LETH0_PORT1_MAC_PPS0_INTERVAL (LETH0_PORT1_CORE_MAC_PPS0_INTERVAL)

/** \brief 2B8C, MAC PPS0 Width */
#define LETH0_PORT1_CORE_MAC_PPS0_WIDTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_WIDTH*)0xF9412B8Cu)
/** Alias (User Manual Name) for LETH0_PORT1_CORE_MAC_PPS0_WIDTH */
#define LETH0_PORT1_MAC_PPS0_WIDTH (LETH0_PORT1_CORE_MAC_PPS0_WIDTH)

/** \brief 2C00, MTL Operation Mode */
#define LETH0_PORT1_MTL_MTL_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE*)0xF9412C00u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_OPERATION_MODE */
#define LETH0_PORT1_MTL_OPERATION_MODE (LETH0_PORT1_MTL_MTL_OPERATION_MODE)

/** \brief 2C08, MTL DBG CTL */
#define LETH0_PORT1_MTL_MTL_DBG_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_DBG_CTL*)0xF9412C08u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_DBG_CTL */
#define LETH0_PORT1_MTL_DBG_CTL (LETH0_PORT1_MTL_MTL_DBG_CTL)

/** \brief 2C0C, MTL DBG STS */
#define LETH0_PORT1_MTL_MTL_DBG_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_DBG_STS*)0xF9412C0Cu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_DBG_STS */
#define LETH0_PORT1_MTL_DBG_STS (LETH0_PORT1_MTL_MTL_DBG_STS)

/** \brief 2C10, MTL FIFO Debug Data */
#define LETH0_PORT1_MTL_MTL_FIFO_DEBUG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_FIFO_DEBUG_DATA*)0xF9412C10u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_FIFO_DEBUG_DATA */
#define LETH0_PORT1_MTL_FIFO_DEBUG_DATA (LETH0_PORT1_MTL_MTL_FIFO_DEBUG_DATA)

/** \brief 2C20, MTL Interrupt Status */
#define LETH0_PORT1_MTL_MTL_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS*)0xF9412C20u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_INTERRUPT_STATUS */
#define LETH0_PORT1_MTL_INTERRUPT_STATUS (LETH0_PORT1_MTL_MTL_INTERRUPT_STATUS)

/** \brief 2C30, MTL RxQ DMA Map0 */
#define LETH0_PORT1_MTL_MTL_RXQ_DMA_MAP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0*)0xF9412C30u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_RXQ_DMA_MAP0 */
#define LETH0_PORT1_MTL_RXQ_DMA_MAP0 (LETH0_PORT1_MTL_MTL_RXQ_DMA_MAP0)

/** \brief 2C50, MTL EST Control */
#define LETH0_PORT1_MTL_MTL_EST_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_CONTROL*)0xF9412C50u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_EST_CONTROL */
#define LETH0_PORT1_MTL_EST_CONTROL (LETH0_PORT1_MTL_MTL_EST_CONTROL)

/** \brief 2C54, MTL EST Ext Control */
#define LETH0_PORT1_MTL_MTL_EST_EXT_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_EXT_CONTROL*)0xF9412C54u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_EST_EXT_CONTROL */
#define LETH0_PORT1_MTL_EST_EXT_CONTROL (LETH0_PORT1_MTL_MTL_EST_EXT_CONTROL)

/** \brief 2C58, MTL EST Status */
#define LETH0_PORT1_MTL_MTL_EST_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_STATUS*)0xF9412C58u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_EST_STATUS */
#define LETH0_PORT1_MTL_EST_STATUS (LETH0_PORT1_MTL_MTL_EST_STATUS)

/** \brief 2C60, MTL EST Sch Error */
#define LETH0_PORT1_MTL_MTL_EST_SCH_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_SCH_ERROR*)0xF9412C60u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_EST_SCH_ERROR */
#define LETH0_PORT1_MTL_EST_SCH_ERROR (LETH0_PORT1_MTL_MTL_EST_SCH_ERROR)

/** \brief 2C64, MTL EST Frm Size Error */
#define LETH0_PORT1_MTL_MTL_EST_FRM_SIZE_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR*)0xF9412C64u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_EST_FRM_SIZE_ERROR */
#define LETH0_PORT1_MTL_EST_FRM_SIZE_ERROR (LETH0_PORT1_MTL_MTL_EST_FRM_SIZE_ERROR)

/** \brief 2C68, MTL EST Frm Size Capture */
#define LETH0_PORT1_MTL_MTL_EST_FRM_SIZE_CAPTURE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE*)0xF9412C68u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_EST_FRM_SIZE_CAPTURE */
#define LETH0_PORT1_MTL_EST_FRM_SIZE_CAPTURE (LETH0_PORT1_MTL_MTL_EST_FRM_SIZE_CAPTURE)

/** \brief 2C70, MTL EST Intr Enable */
#define LETH0_PORT1_MTL_MTL_EST_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE*)0xF9412C70u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_EST_INTR_ENABLE */
#define LETH0_PORT1_MTL_EST_INTR_ENABLE (LETH0_PORT1_MTL_MTL_EST_INTR_ENABLE)

/** \brief 2C80, MTL EST GCL Control */
#define LETH0_PORT1_MTL_MTL_EST_GCL_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL*)0xF9412C80u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_EST_GCL_CONTROL */
#define LETH0_PORT1_MTL_EST_GCL_CONTROL (LETH0_PORT1_MTL_MTL_EST_GCL_CONTROL)

/** \brief 2C84, MTL EST GCL Data */
#define LETH0_PORT1_MTL_MTL_EST_GCL_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_GCL_DATA*)0xF9412C84u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_EST_GCL_DATA */
#define LETH0_PORT1_MTL_EST_GCL_DATA (LETH0_PORT1_MTL_MTL_EST_GCL_DATA)

/** \brief 2CA0, MTL RXP Control Status */
#define LETH0_PORT1_MTL_MTL_RXP_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS*)0xF9412CA0u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_RXP_CONTROL_STATUS */
#define LETH0_PORT1_MTL_RXP_CONTROL_STATUS (LETH0_PORT1_MTL_MTL_RXP_CONTROL_STATUS)

/** \brief 2CA4, MTL RXP Interrupt Control Status */
#define LETH0_PORT1_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS*)0xF9412CA4u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT1_MTL_RXP_INTERRUPT_CONTROL_STATUS (LETH0_PORT1_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS)

/** \brief 2CA8, MTL RXP Drop Cnt */
#define LETH0_PORT1_MTL_MTL_RXP_DROP_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_DROP_CNT*)0xF9412CA8u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_RXP_DROP_CNT */
#define LETH0_PORT1_MTL_RXP_DROP_CNT (LETH0_PORT1_MTL_MTL_RXP_DROP_CNT)

/** \brief 2CAC, MTL RXP Error Cnt */
#define LETH0_PORT1_MTL_MTL_RXP_ERROR_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_ERROR_CNT*)0xF9412CACu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_RXP_ERROR_CNT */
#define LETH0_PORT1_MTL_RXP_ERROR_CNT (LETH0_PORT1_MTL_MTL_RXP_ERROR_CNT)

/** \brief 2CB0, MTL RXP Indirect Acc Control Status */
#define LETH0_PORT1_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS*)0xF9412CB0u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS */
#define LETH0_PORT1_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS (LETH0_PORT1_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS)

/** \brief 2CB4, MTL RXP Indirect Acc Data */
#define LETH0_PORT1_MTL_MTL_RXP_INDIRECT_ACC_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_DATA*)0xF9412CB4u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_RXP_INDIRECT_ACC_DATA */
#define LETH0_PORT1_MTL_RXP_INDIRECT_ACC_DATA (LETH0_PORT1_MTL_MTL_RXP_INDIRECT_ACC_DATA)

/** \brief 2CB8, MTL RXP Bypass Cnt */
#define LETH0_PORT1_MTL_MTL_RXP_BYPASS_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT*)0xF9412CB8u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_MTL_RXP_BYPASS_CNT */
#define LETH0_PORT1_MTL_RXP_BYPASS_CNT (LETH0_PORT1_MTL_MTL_RXP_BYPASS_CNT)

/** \brief 2D00, MTL TxQ0 Operation Mode */
#define LETH0_PORT1_MTL_Q0_MTL_TXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE*)0xF9412D00u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q0_MTL_TXQ0_OPERATION_MODE */
#define LETH0_PORT1_MTL_TXQ0_OPERATION_MODE (LETH0_PORT1_MTL_Q0_MTL_TXQ0_OPERATION_MODE)

/** \brief 2D04, MTL TxQ0 Underflow */
#define LETH0_PORT1_MTL_Q0_MTL_TXQ0_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW*)0xF9412D04u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q0_MTL_TXQ0_UNDERFLOW */
#define LETH0_PORT1_MTL_TXQ0_UNDERFLOW (LETH0_PORT1_MTL_Q0_MTL_TXQ0_UNDERFLOW)

/** \brief 2D08, MTL TxQ0 Debug */
#define LETH0_PORT1_MTL_Q0_MTL_TXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG*)0xF9412D08u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q0_MTL_TXQ0_DEBUG */
#define LETH0_PORT1_MTL_TXQ0_DEBUG (LETH0_PORT1_MTL_Q0_MTL_TXQ0_DEBUG)

/** \brief 2D14, MTL TxQ0 ETS Status */
#define LETH0_PORT1_MTL_Q0_MTL_TXQ0_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS*)0xF9412D14u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q0_MTL_TXQ0_ETS_STATUS */
#define LETH0_PORT1_MTL_TXQ0_ETS_STATUS (LETH0_PORT1_MTL_Q0_MTL_TXQ0_ETS_STATUS)

/** \brief 2D18, MTL Tx Queue 0 Quantum Weight Register */
#define LETH0_PORT1_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT*)0xF9412D18u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT */
#define LETH0_PORT1_MTL_TXQ0_QUANTUM_WEIGHT (LETH0_PORT1_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT)

/** \brief 2D2C, MTL Q0 Interrupt Control Status */
#define LETH0_PORT1_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS*)0xF9412D2Cu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT1_MTL_Q0_INTERRUPT_CONTROL_STATUS (LETH0_PORT1_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS)

/** \brief 2D30, MTL RxQ0 Operation Mode */
#define LETH0_PORT1_MTL_Q0_MTL_RXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE*)0xF9412D30u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q0_MTL_RXQ0_OPERATION_MODE */
#define LETH0_PORT1_MTL_RXQ0_OPERATION_MODE (LETH0_PORT1_MTL_Q0_MTL_RXQ0_OPERATION_MODE)

/** \brief 2D34, MTL RxQ0 Missed Packet Overflow Cnt */
#define LETH0_PORT1_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT*)0xF9412D34u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT */
#define LETH0_PORT1_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT (LETH0_PORT1_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT)

/** \brief 2D38, MTL RxQ0 Debug */
#define LETH0_PORT1_MTL_Q0_MTL_RXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG*)0xF9412D38u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q0_MTL_RXQ0_DEBUG */
#define LETH0_PORT1_MTL_RXQ0_DEBUG (LETH0_PORT1_MTL_Q0_MTL_RXQ0_DEBUG)

/** \brief 2D3C, MTL RxQ0 Control */
#define LETH0_PORT1_MTL_Q0_MTL_RXQ0_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL*)0xF9412D3Cu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q0_MTL_RXQ0_CONTROL */
#define LETH0_PORT1_MTL_RXQ0_CONTROL (LETH0_PORT1_MTL_Q0_MTL_RXQ0_CONTROL)

/** \brief 2D40, MTL TxQ1 Operation Mode */
#define LETH0_PORT1_MTL_Q1_MTL_TXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE*)0xF9412D40u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_TXQ1_OPERATION_MODE */
#define LETH0_PORT1_MTL_TXQ1_OPERATION_MODE (LETH0_PORT1_MTL_Q1_MTL_TXQ1_OPERATION_MODE)

/** \brief 2D44, MTL TxQ1 Underflow */
#define LETH0_PORT1_MTL_Q1_MTL_TXQ1_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW*)0xF9412D44u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_TXQ1_UNDERFLOW */
#define LETH0_PORT1_MTL_TXQ1_UNDERFLOW (LETH0_PORT1_MTL_Q1_MTL_TXQ1_UNDERFLOW)

/** \brief 2D48, MTL TxQ1 Debug */
#define LETH0_PORT1_MTL_Q1_MTL_TXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG*)0xF9412D48u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_TXQ1_DEBUG */
#define LETH0_PORT1_MTL_TXQ1_DEBUG (LETH0_PORT1_MTL_Q1_MTL_TXQ1_DEBUG)

/** \brief 2D50, MTL TxQ1 ETS Control */
#define LETH0_PORT1_MTL_Q1_MTL_TXQ1_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL*)0xF9412D50u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_TXQ1_ETS_CONTROL */
#define LETH0_PORT1_MTL_TXQ1_ETS_CONTROL (LETH0_PORT1_MTL_Q1_MTL_TXQ1_ETS_CONTROL)

/** \brief 2D54, MTL TxQ1 ETS Status */
#define LETH0_PORT1_MTL_Q1_MTL_TXQ1_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS*)0xF9412D54u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_TXQ1_ETS_STATUS */
#define LETH0_PORT1_MTL_TXQ1_ETS_STATUS (LETH0_PORT1_MTL_Q1_MTL_TXQ1_ETS_STATUS)

/** \brief 2D58, MTL TxQ1 Quantum Weight */
#define LETH0_PORT1_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT*)0xF9412D58u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT */
#define LETH0_PORT1_MTL_TXQ1_QUANTUM_WEIGHT (LETH0_PORT1_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT)

/** \brief 2D5C, MTL TxQ1 SendSlopeCredit */
#define LETH0_PORT1_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT*)0xF9412D5Cu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT */
#define LETH0_PORT1_MTL_TXQ1_SENDSLOPECREDIT (LETH0_PORT1_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT)

/** \brief 2D60, MTL TxQ1 HiCredit */
#define LETH0_PORT1_MTL_Q1_MTL_TXQ1_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT*)0xF9412D60u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_TXQ1_HICREDIT */
#define LETH0_PORT1_MTL_TXQ1_HICREDIT (LETH0_PORT1_MTL_Q1_MTL_TXQ1_HICREDIT)

/** \brief 2D64, MTL TxQ1 LoCredit */
#define LETH0_PORT1_MTL_Q1_MTL_TXQ1_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT*)0xF9412D64u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_TXQ1_LOCREDIT */
#define LETH0_PORT1_MTL_TXQ1_LOCREDIT (LETH0_PORT1_MTL_Q1_MTL_TXQ1_LOCREDIT)

/** \brief 2D6C, MTL Q1 Interrupt Control Status */
#define LETH0_PORT1_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS*)0xF9412D6Cu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT1_MTL_Q1_INTERRUPT_CONTROL_STATUS (LETH0_PORT1_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS)

/** \brief 2D70, MTL RxQ1 Operation Mode */
#define LETH0_PORT1_MTL_Q1_MTL_RXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE*)0xF9412D70u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_RXQ1_OPERATION_MODE */
#define LETH0_PORT1_MTL_RXQ1_OPERATION_MODE (LETH0_PORT1_MTL_Q1_MTL_RXQ1_OPERATION_MODE)

/** \brief 2D74, MTL RxQ1 Missed Packet Overflow Cnt */
#define LETH0_PORT1_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT*)0xF9412D74u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT */
#define LETH0_PORT1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT (LETH0_PORT1_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT)

/** \brief 2D78, MTL RxQ1 Debug */
#define LETH0_PORT1_MTL_Q1_MTL_RXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG*)0xF9412D78u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_RXQ1_DEBUG */
#define LETH0_PORT1_MTL_RXQ1_DEBUG (LETH0_PORT1_MTL_Q1_MTL_RXQ1_DEBUG)

/** \brief 2D7C, MTL RxQ1 Control */
#define LETH0_PORT1_MTL_Q1_MTL_RXQ1_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL*)0xF9412D7Cu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q1_MTL_RXQ1_CONTROL */
#define LETH0_PORT1_MTL_RXQ1_CONTROL (LETH0_PORT1_MTL_Q1_MTL_RXQ1_CONTROL)

/** \brief 2D80, MTL TxQ2 Operation Mode */
#define LETH0_PORT1_MTL_Q2_MTL_TXQ2_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE*)0xF9412D80u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q2_MTL_TXQ2_OPERATION_MODE */
#define LETH0_PORT1_MTL_TXQ2_OPERATION_MODE (LETH0_PORT1_MTL_Q2_MTL_TXQ2_OPERATION_MODE)

/** \brief 2D84, MTL TxQ2 Underflow */
#define LETH0_PORT1_MTL_Q2_MTL_TXQ2_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW*)0xF9412D84u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q2_MTL_TXQ2_UNDERFLOW */
#define LETH0_PORT1_MTL_TXQ2_UNDERFLOW (LETH0_PORT1_MTL_Q2_MTL_TXQ2_UNDERFLOW)

/** \brief 2D88, MTL TxQ2 Debug */
#define LETH0_PORT1_MTL_Q2_MTL_TXQ2_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG*)0xF9412D88u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q2_MTL_TXQ2_DEBUG */
#define LETH0_PORT1_MTL_TXQ2_DEBUG (LETH0_PORT1_MTL_Q2_MTL_TXQ2_DEBUG)

/** \brief 2D90, MTL TxQ2 ETS Control */
#define LETH0_PORT1_MTL_Q2_MTL_TXQ2_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL*)0xF9412D90u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q2_MTL_TXQ2_ETS_CONTROL */
#define LETH0_PORT1_MTL_TXQ2_ETS_CONTROL (LETH0_PORT1_MTL_Q2_MTL_TXQ2_ETS_CONTROL)

/** \brief 2D94, MTL TxQ2 ETS Status */
#define LETH0_PORT1_MTL_Q2_MTL_TXQ2_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS*)0xF9412D94u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q2_MTL_TXQ2_ETS_STATUS */
#define LETH0_PORT1_MTL_TXQ2_ETS_STATUS (LETH0_PORT1_MTL_Q2_MTL_TXQ2_ETS_STATUS)

/** \brief 2D98, MTL TxQ2 Quantum Weight */
#define LETH0_PORT1_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT*)0xF9412D98u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT */
#define LETH0_PORT1_MTL_TXQ2_QUANTUM_WEIGHT (LETH0_PORT1_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT)

/** \brief 2D9C, MTL TxQ2 SendSlopeCredit */
#define LETH0_PORT1_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT*)0xF9412D9Cu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT */
#define LETH0_PORT1_MTL_TXQ2_SENDSLOPECREDIT (LETH0_PORT1_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT)

/** \brief 2DA0, MTL TxQ2 HiCredit */
#define LETH0_PORT1_MTL_Q2_MTL_TXQ2_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT*)0xF9412DA0u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q2_MTL_TXQ2_HICREDIT */
#define LETH0_PORT1_MTL_TXQ2_HICREDIT (LETH0_PORT1_MTL_Q2_MTL_TXQ2_HICREDIT)

/** \brief 2DA4, MTL TxQ2 LoCredit */
#define LETH0_PORT1_MTL_Q2_MTL_TXQ2_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT*)0xF9412DA4u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q2_MTL_TXQ2_LOCREDIT */
#define LETH0_PORT1_MTL_TXQ2_LOCREDIT (LETH0_PORT1_MTL_Q2_MTL_TXQ2_LOCREDIT)

/** \brief 2DAC, MTL Q2 Interrupt Control Status */
#define LETH0_PORT1_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS*)0xF9412DACu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT1_MTL_Q2_INTERRUPT_CONTROL_STATUS (LETH0_PORT1_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS)

/** \brief 2DC0, MTL TxQ3 Operation Mode */
#define LETH0_PORT1_MTL_Q3_MTL_TXQ3_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE*)0xF9412DC0u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q3_MTL_TXQ3_OPERATION_MODE */
#define LETH0_PORT1_MTL_TXQ3_OPERATION_MODE (LETH0_PORT1_MTL_Q3_MTL_TXQ3_OPERATION_MODE)

/** \brief 2DC4, MTL TxQ3 Underflow */
#define LETH0_PORT1_MTL_Q3_MTL_TXQ3_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW*)0xF9412DC4u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q3_MTL_TXQ3_UNDERFLOW */
#define LETH0_PORT1_MTL_TXQ3_UNDERFLOW (LETH0_PORT1_MTL_Q3_MTL_TXQ3_UNDERFLOW)

/** \brief 2DC8, MTL TxQ3 Debug */
#define LETH0_PORT1_MTL_Q3_MTL_TXQ3_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG*)0xF9412DC8u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q3_MTL_TXQ3_DEBUG */
#define LETH0_PORT1_MTL_TXQ3_DEBUG (LETH0_PORT1_MTL_Q3_MTL_TXQ3_DEBUG)

/** \brief 2DD0, MTL TxQ3 ETS Control */
#define LETH0_PORT1_MTL_Q3_MTL_TXQ3_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL*)0xF9412DD0u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q3_MTL_TXQ3_ETS_CONTROL */
#define LETH0_PORT1_MTL_TXQ3_ETS_CONTROL (LETH0_PORT1_MTL_Q3_MTL_TXQ3_ETS_CONTROL)

/** \brief 2DD4, MTL TxQ3 ETS Status */
#define LETH0_PORT1_MTL_Q3_MTL_TXQ3_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS*)0xF9412DD4u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q3_MTL_TXQ3_ETS_STATUS */
#define LETH0_PORT1_MTL_TXQ3_ETS_STATUS (LETH0_PORT1_MTL_Q3_MTL_TXQ3_ETS_STATUS)

/** \brief 2DD8, MTL TxQ3 Quantum Weight */
#define LETH0_PORT1_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT*)0xF9412DD8u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT */
#define LETH0_PORT1_MTL_TXQ3_QUANTUM_WEIGHT (LETH0_PORT1_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT)

/** \brief 2DDC, MTL TxQ3 SendSlopeCredit */
#define LETH0_PORT1_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT*)0xF9412DDCu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT */
#define LETH0_PORT1_MTL_TXQ3_SENDSLOPECREDIT (LETH0_PORT1_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT)

/** \brief 2DE0, MTL TxQ3 HiCredit */
#define LETH0_PORT1_MTL_Q3_MTL_TXQ3_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT*)0xF9412DE0u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q3_MTL_TXQ3_HICREDIT */
#define LETH0_PORT1_MTL_TXQ3_HICREDIT (LETH0_PORT1_MTL_Q3_MTL_TXQ3_HICREDIT)

/** \brief 2DE4, MTL TxQ3 LoCredit */
#define LETH0_PORT1_MTL_Q3_MTL_TXQ3_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT*)0xF9412DE4u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q3_MTL_TXQ3_LOCREDIT */
#define LETH0_PORT1_MTL_TXQ3_LOCREDIT (LETH0_PORT1_MTL_Q3_MTL_TXQ3_LOCREDIT)

/** \brief 2DEC, MTL Q3 Interrupt Control Status */
#define LETH0_PORT1_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS*)0xF9412DECu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT1_MTL_Q3_INTERRUPT_CONTROL_STATUS (LETH0_PORT1_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS)

/** \brief 2E00, MTL TxQ4 Operation Mode */
#define LETH0_PORT1_MTL_Q4_MTL_TXQ4_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE*)0xF9412E00u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q4_MTL_TXQ4_OPERATION_MODE */
#define LETH0_PORT1_MTL_TXQ4_OPERATION_MODE (LETH0_PORT1_MTL_Q4_MTL_TXQ4_OPERATION_MODE)

/** \brief 2E04, MTL TxQ4 Underflow */
#define LETH0_PORT1_MTL_Q4_MTL_TXQ4_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW*)0xF9412E04u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q4_MTL_TXQ4_UNDERFLOW */
#define LETH0_PORT1_MTL_TXQ4_UNDERFLOW (LETH0_PORT1_MTL_Q4_MTL_TXQ4_UNDERFLOW)

/** \brief 2E08, MTL TxQ4 Debug */
#define LETH0_PORT1_MTL_Q4_MTL_TXQ4_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG*)0xF9412E08u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q4_MTL_TXQ4_DEBUG */
#define LETH0_PORT1_MTL_TXQ4_DEBUG (LETH0_PORT1_MTL_Q4_MTL_TXQ4_DEBUG)

/** \brief 2E10, MTL TxQ4 ETS Control */
#define LETH0_PORT1_MTL_Q4_MTL_TXQ4_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL*)0xF9412E10u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q4_MTL_TXQ4_ETS_CONTROL */
#define LETH0_PORT1_MTL_TXQ4_ETS_CONTROL (LETH0_PORT1_MTL_Q4_MTL_TXQ4_ETS_CONTROL)

/** \brief 2E14, MTL TxQ4 ETS Status */
#define LETH0_PORT1_MTL_Q4_MTL_TXQ4_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS*)0xF9412E14u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q4_MTL_TXQ4_ETS_STATUS */
#define LETH0_PORT1_MTL_TXQ4_ETS_STATUS (LETH0_PORT1_MTL_Q4_MTL_TXQ4_ETS_STATUS)

/** \brief 2E18, MTL TxQ4 Quantum Weight */
#define LETH0_PORT1_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT*)0xF9412E18u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT */
#define LETH0_PORT1_MTL_TXQ4_QUANTUM_WEIGHT (LETH0_PORT1_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT)

/** \brief 2E1C, MTL TxQ4 SendSlopeCredit */
#define LETH0_PORT1_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT*)0xF9412E1Cu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT */
#define LETH0_PORT1_MTL_TXQ4_SENDSLOPECREDIT (LETH0_PORT1_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT)

/** \brief 2E20, MTL TxQ4 HiCredit */
#define LETH0_PORT1_MTL_Q4_MTL_TXQ4_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT*)0xF9412E20u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q4_MTL_TXQ4_HICREDIT */
#define LETH0_PORT1_MTL_TXQ4_HICREDIT (LETH0_PORT1_MTL_Q4_MTL_TXQ4_HICREDIT)

/** \brief 2E24, MTL TxQ4 LoCredit */
#define LETH0_PORT1_MTL_Q4_MTL_TXQ4_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT*)0xF9412E24u)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q4_MTL_TXQ4_LOCREDIT */
#define LETH0_PORT1_MTL_TXQ4_LOCREDIT (LETH0_PORT1_MTL_Q4_MTL_TXQ4_LOCREDIT)

/** \brief 2E2C, MTL Q4 Interrupt Control Status */
#define LETH0_PORT1_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS*)0xF9412E2Cu)
/** Alias (User Manual Name) for LETH0_PORT1_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT1_MTL_Q4_INTERRUPT_CONTROL_STATUS (LETH0_PORT1_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS)

/** \brief 4000, MAC Configuration */
#define LETH0_PORT2_CORE_MAC_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_CONFIGURATION*)0xF9414000u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_CONFIGURATION */
#define LETH0_PORT2_MAC_CONFIGURATION (LETH0_PORT2_CORE_MAC_CONFIGURATION)

/** \brief 4004, MAC Ext Configuration */
#define LETH0_PORT2_CORE_MAC_EXT_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION*)0xF9414004u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_EXT_CONFIGURATION */
#define LETH0_PORT2_MAC_EXT_CONFIGURATION (LETH0_PORT2_CORE_MAC_EXT_CONFIGURATION)

/** \brief 4008, MAC Packet Filter */
#define LETH0_PORT2_CORE_MAC_PACKET_FILTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER*)0xF9414008u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PACKET_FILTER */
#define LETH0_PORT2_MAC_PACKET_FILTER (LETH0_PORT2_CORE_MAC_PACKET_FILTER)

/** \brief 400C, MAC WD JB Timeout */
#define LETH0_PORT2_CORE_MAC_WD_JB_TIMEOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT*)0xF941400Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_WD_JB_TIMEOUT */
#define LETH0_PORT2_MAC_WD_JB_TIMEOUT (LETH0_PORT2_CORE_MAC_WD_JB_TIMEOUT)

/** \brief 4050, MAC VLAN Tag */
#define LETH0_PORT2_CORE_MAC_VLAN_TAG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_TAG*)0xF9414050u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_VLAN_TAG */
#define LETH0_PORT2_MAC_VLAN_TAG (LETH0_PORT2_CORE_MAC_VLAN_TAG)

/** \brief 4060, MAC VLAN Incl */
#define LETH0_PORT2_CORE_MAC_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL*)0xF9414060u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_VLAN_INCL */
#define LETH0_PORT2_MAC_VLAN_INCL (LETH0_PORT2_CORE_MAC_VLAN_INCL)

/** \brief 4060, MAC VLAN Incl0 */
#define LETH0_PORT2_CORE_MAC_VLAN_INCL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0*)0xF9414060u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_VLAN_INCL0 */
#define LETH0_PORT2_MAC_VLAN_INCL0 (LETH0_PORT2_CORE_MAC_VLAN_INCL0)

/** \brief 4060, MAC VLAN Incl1 */
#define LETH0_PORT2_CORE_MAC_VLAN_INCL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1*)0xF9414060u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_VLAN_INCL1 */
#define LETH0_PORT2_MAC_VLAN_INCL1 (LETH0_PORT2_CORE_MAC_VLAN_INCL1)

/** \brief 4060, MAC VLAN Incl2 */
#define LETH0_PORT2_CORE_MAC_VLAN_INCL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2*)0xF9414060u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_VLAN_INCL2 */
#define LETH0_PORT2_MAC_VLAN_INCL2 (LETH0_PORT2_CORE_MAC_VLAN_INCL2)

/** \brief 4060, MAC VLAN Incl3 */
#define LETH0_PORT2_CORE_MAC_VLAN_INCL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3*)0xF9414060u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_VLAN_INCL3 */
#define LETH0_PORT2_MAC_VLAN_INCL3 (LETH0_PORT2_CORE_MAC_VLAN_INCL3)

/** \brief 4060, MAC VLAN Incl4 */
#define LETH0_PORT2_CORE_MAC_VLAN_INCL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4*)0xF9414060u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_VLAN_INCL4 */
#define LETH0_PORT2_MAC_VLAN_INCL4 (LETH0_PORT2_CORE_MAC_VLAN_INCL4)

/** \brief 4064, MAC Inner VLAN Incl */
#define LETH0_PORT2_CORE_MAC_INNER_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL*)0xF9414064u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_INNER_VLAN_INCL */
#define LETH0_PORT2_MAC_INNER_VLAN_INCL (LETH0_PORT2_CORE_MAC_INNER_VLAN_INCL)

/** \brief 4070, MAC Q0 Tx Flow Ctrl */
#define LETH0_PORT2_CORE_MAC_Q0_TX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL*)0xF9414070u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_Q0_TX_FLOW_CTRL */
#define LETH0_PORT2_MAC_Q0_TX_FLOW_CTRL (LETH0_PORT2_CORE_MAC_Q0_TX_FLOW_CTRL)

/** \brief 4090, MAC Rx Flow Ctrl */
#define LETH0_PORT2_CORE_MAC_RX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL*)0xF9414090u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_RX_FLOW_CTRL */
#define LETH0_PORT2_MAC_RX_FLOW_CTRL (LETH0_PORT2_CORE_MAC_RX_FLOW_CTRL)

/** \brief 4094, MAC RxQ Ctrl4 */
#define LETH0_PORT2_CORE_MAC_RXQ_CTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4*)0xF9414094u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_RXQ_CTRL4 */
#define LETH0_PORT2_MAC_RXQ_CTRL4 (LETH0_PORT2_CORE_MAC_RXQ_CTRL4)

/** \brief 40A0, MAC RxQ Ctrl0 */
#define LETH0_PORT2_CORE_MAC_RXQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0*)0xF94140A0u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_RXQ_CTRL0 */
#define LETH0_PORT2_MAC_RXQ_CTRL0 (LETH0_PORT2_CORE_MAC_RXQ_CTRL0)

/** \brief 40A4, MAC RxQ Ctrl1 */
#define LETH0_PORT2_CORE_MAC_RXQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1*)0xF94140A4u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_RXQ_CTRL1 */
#define LETH0_PORT2_MAC_RXQ_CTRL1 (LETH0_PORT2_CORE_MAC_RXQ_CTRL1)

/** \brief 40A8, MAC RxQ Ctrl2 */
#define LETH0_PORT2_CORE_MAC_RXQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2*)0xF94140A8u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_RXQ_CTRL2 */
#define LETH0_PORT2_MAC_RXQ_CTRL2 (LETH0_PORT2_CORE_MAC_RXQ_CTRL2)

/** \brief 40B0, MAC Interrupt Status */
#define LETH0_PORT2_CORE_MAC_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS*)0xF94140B0u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_INTERRUPT_STATUS */
#define LETH0_PORT2_MAC_INTERRUPT_STATUS (LETH0_PORT2_CORE_MAC_INTERRUPT_STATUS)

/** \brief 40B4, MAC Interrupt Enable */
#define LETH0_PORT2_CORE_MAC_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE*)0xF94140B4u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_INTERRUPT_ENABLE */
#define LETH0_PORT2_MAC_INTERRUPT_ENABLE (LETH0_PORT2_CORE_MAC_INTERRUPT_ENABLE)

/** \brief 40B8, MAC Rx Tx Status */
#define LETH0_PORT2_CORE_MAC_RX_TX_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS*)0xF94140B8u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_RX_TX_STATUS */
#define LETH0_PORT2_MAC_RX_TX_STATUS (LETH0_PORT2_CORE_MAC_RX_TX_STATUS)

/** \brief 4110, MAC Version */
#define LETH0_PORT2_CORE_MAC_VERSION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VERSION*)0xF9414110u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_VERSION */
#define LETH0_PORT2_MAC_VERSION (LETH0_PORT2_CORE_MAC_VERSION)

/** \brief 4114, MAC Debug */
#define LETH0_PORT2_CORE_MAC_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DEBUG*)0xF9414114u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_DEBUG */
#define LETH0_PORT2_MAC_DEBUG (LETH0_PORT2_CORE_MAC_DEBUG)

/** \brief 411C, MAC HW Feature0 */
#define LETH0_PORT2_CORE_MAC_HW_FEATURE0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0*)0xF941411Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_HW_FEATURE0 */
#define LETH0_PORT2_MAC_HW_FEATURE0 (LETH0_PORT2_CORE_MAC_HW_FEATURE0)

/** \brief 4120, MAC HW Feature1 */
#define LETH0_PORT2_CORE_MAC_HW_FEATURE1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1*)0xF9414120u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_HW_FEATURE1 */
#define LETH0_PORT2_MAC_HW_FEATURE1 (LETH0_PORT2_CORE_MAC_HW_FEATURE1)

/** \brief 4124, MAC HW Feature2 */
#define LETH0_PORT2_CORE_MAC_HW_FEATURE2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2*)0xF9414124u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_HW_FEATURE2 */
#define LETH0_PORT2_MAC_HW_FEATURE2 (LETH0_PORT2_CORE_MAC_HW_FEATURE2)

/** \brief 4128, MAC HW Feature3 */
#define LETH0_PORT2_CORE_MAC_HW_FEATURE3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3*)0xF9414128u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_HW_FEATURE3 */
#define LETH0_PORT2_MAC_HW_FEATURE3 (LETH0_PORT2_CORE_MAC_HW_FEATURE3)

/** \brief 412C, MAC HW Feature4 */
#define LETH0_PORT2_CORE_MAC_HW_FEATURE4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE4*)0xF941412Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_HW_FEATURE4 */
#define LETH0_PORT2_MAC_HW_FEATURE4 (LETH0_PORT2_CORE_MAC_HW_FEATURE4)

/** \brief 4200, MAC MDIO Address */
#define LETH0_PORT2_CORE_MAC_MDIO_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS*)0xF9414200u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_MDIO_ADDRESS */
#define LETH0_PORT2_MAC_MDIO_ADDRESS (LETH0_PORT2_CORE_MAC_MDIO_ADDRESS)

/** \brief 4204, MAC MDIO Data */
#define LETH0_PORT2_CORE_MAC_MDIO_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_MDIO_DATA*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_MDIO_DATA */
#define LETH0_PORT2_MAC_MDIO_DATA (LETH0_PORT2_CORE_MAC_MDIO_DATA)

/** \brief 4204, B10T1S Debug Mode */
#define LETH0_PORT2_CORE_B10T1S_DEBUG_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_DEBUG_MODE */
#define LETH0_PORT2_B10T1S_DEBUG_MODE (LETH0_PORT2_CORE_B10T1S_DEBUG_MODE)

/** \brief 4204, B10T1S PCS Ctrl */
#define LETH0_PORT2_CORE_B10T1S_PCS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PCS_CTRL */
#define LETH0_PORT2_B10T1S_PCS_CTRL (LETH0_PORT2_CORE_B10T1S_PCS_CTRL)

/** \brief 4204, B10T1S PCS Diag 1 */
#define LETH0_PORT2_CORE_B10T1S_PCS_DIAG_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_1*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PCS_DIAG_1 */
#define LETH0_PORT2_B10T1S_PCS_DIAG_1 (LETH0_PORT2_CORE_B10T1S_PCS_DIAG_1)

/** \brief 4204, B10T1S PCS Diag 2 */
#define LETH0_PORT2_CORE_B10T1S_PCS_DIAG_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_2*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PCS_DIAG_2 */
#define LETH0_PORT2_B10T1S_PCS_DIAG_2 (LETH0_PORT2_CORE_B10T1S_PCS_DIAG_2)

/** \brief 4204, B10T1S PCS Jab Timer */
#define LETH0_PORT2_CORE_B10T1S_PCS_JAB_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PCS_JAB_TIMER */
#define LETH0_PORT2_B10T1S_PCS_JAB_TIMER (LETH0_PORT2_CORE_B10T1S_PCS_JAB_TIMER)

/** \brief 4204, B10T1S PCS Sts */
#define LETH0_PORT2_CORE_B10T1S_PCS_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_STS*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PCS_STS */
#define LETH0_PORT2_B10T1S_PCS_STS (LETH0_PORT2_CORE_B10T1S_PCS_STS)

/** \brief 4204, B10T1S PLCA Ctrl */
#define LETH0_PORT2_CORE_B10T1S_PLCA_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PLCA_CTRL */
#define LETH0_PORT2_B10T1S_PLCA_CTRL (LETH0_PORT2_CORE_B10T1S_PLCA_CTRL)

/** \brief 4204, B10T1S PLCA Node Ctrl */
#define LETH0_PORT2_CORE_B10T1S_PLCA_NODE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PLCA_NODE_CTRL */
#define LETH0_PORT2_B10T1S_PLCA_NODE_CTRL (LETH0_PORT2_CORE_B10T1S_PLCA_NODE_CTRL)

/** \brief 4204, B10T1S PLCA Sts */
#define LETH0_PORT2_CORE_B10T1S_PLCA_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PLCA_STS */
#define LETH0_PORT2_B10T1S_PLCA_STS (LETH0_PORT2_CORE_B10T1S_PLCA_STS)

/** \brief 4204, B10T1S PLCA Timer */
#define LETH0_PORT2_CORE_B10T1S_PLCA_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PLCA_TIMER */
#define LETH0_PORT2_B10T1S_PLCA_TIMER (LETH0_PORT2_CORE_B10T1S_PLCA_TIMER)

/** \brief 4204, B10T1S PMA Ctrl */
#define LETH0_PORT2_CORE_B10T1S_PMA_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PMA_CTRL */
#define LETH0_PORT2_B10T1S_PMA_CTRL (LETH0_PORT2_CORE_B10T1S_PMA_CTRL)

/** \brief 4204, B10T1S PMA Extnd Ability */
#define LETH0_PORT2_CORE_B10T1S_PMA_EXTND_ABILITY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PMA_EXTND_ABILITY */
#define LETH0_PORT2_B10T1S_PMA_EXTND_ABILITY (LETH0_PORT2_CORE_B10T1S_PMA_EXTND_ABILITY)

/** \brief 4204, B10T1S PMA PMD Ctrl */
#define LETH0_PORT2_CORE_B10T1S_PMA_PMD_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PMA_PMD_CTRL */
#define LETH0_PORT2_B10T1S_PMA_PMD_CTRL (LETH0_PORT2_CORE_B10T1S_PMA_PMD_CTRL)

/** \brief 4204, B10T1S PMA Sts */
#define LETH0_PORT2_CORE_B10T1S_PMA_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_STS*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PMA_STS */
#define LETH0_PORT2_B10T1S_PMA_STS (LETH0_PORT2_CORE_B10T1S_PMA_STS)

/** \brief 4204, B10T1S PMA Tst Mode Ctrl */
#define LETH0_PORT2_CORE_B10T1S_PMA_TST_MODE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL*)0xF9414204u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_B10T1S_PMA_TST_MODE_CTRL */
#define LETH0_PORT2_B10T1S_PMA_TST_MODE_CTRL (LETH0_PORT2_CORE_B10T1S_PMA_TST_MODE_CTRL)

/** \brief 4220, MAC 10BT1S Ctrl Sts */
#define LETH0_PORT2_CORE_MAC_10BT1S_CTRL_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS*)0xF9414220u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_10BT1S_CTRL_STS */
#define LETH0_PORT2_MAC_10BT1S_CTRL_STS (LETH0_PORT2_CORE_MAC_10BT1S_CTRL_STS)

/** \brief 4230, MAC CSR SW Ctrl */
#define LETH0_PORT2_CORE_MAC_CSR_SW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL*)0xF9414230u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_CSR_SW_CTRL */
#define LETH0_PORT2_MAC_CSR_SW_CTRL (LETH0_PORT2_CORE_MAC_CSR_SW_CTRL)

/** \brief 4238, MAC Ext Cfg1 */
#define LETH0_PORT2_CORE_MAC_EXT_CFG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_EXT_CFG1*)0xF9414238u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_EXT_CFG1 */
#define LETH0_PORT2_MAC_EXT_CFG1 (LETH0_PORT2_CORE_MAC_EXT_CFG1)

/** \brief 4240, MAC Presn Time ns */
#define LETH0_PORT2_CORE_MAC_PRESN_TIME_NS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_NS*)0xF9414240u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PRESN_TIME_NS */
#define LETH0_PORT2_MAC_PRESN_TIME_NS (LETH0_PORT2_CORE_MAC_PRESN_TIME_NS)

/** \brief 4244, MAC Presn Time Updt */
#define LETH0_PORT2_CORE_MAC_PRESN_TIME_UPDT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_UPDT*)0xF9414244u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PRESN_TIME_UPDT */
#define LETH0_PORT2_MAC_PRESN_TIME_UPDT (LETH0_PORT2_CORE_MAC_PRESN_TIME_UPDT)

/** \brief 4300, MAC Address0 High */
#define LETH0_PORT2_CORE_MAC_ADDRESS0_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH*)0xF9414300u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_ADDRESS0_HIGH */
#define LETH0_PORT2_MAC_ADDRESS0_HIGH (LETH0_PORT2_CORE_MAC_ADDRESS0_HIGH)

/** \brief 4304, MAC Address0 Low */
#define LETH0_PORT2_CORE_MAC_ADDRESS0_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS0_LOW*)0xF9414304u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_ADDRESS0_LOW */
#define LETH0_PORT2_MAC_ADDRESS0_LOW (LETH0_PORT2_CORE_MAC_ADDRESS0_LOW)

/** \brief 4308, MAC Address1 High */
#define LETH0_PORT2_CORE_MAC_ADDRESS1_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH*)0xF9414308u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_ADDRESS1_HIGH */
#define LETH0_PORT2_MAC_ADDRESS1_HIGH (LETH0_PORT2_CORE_MAC_ADDRESS1_HIGH)

/** \brief 430C, MAC Address1 Low */
#define LETH0_PORT2_CORE_MAC_ADDRESS1_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS1_LOW*)0xF941430Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_ADDRESS1_LOW */
#define LETH0_PORT2_MAC_ADDRESS1_LOW (LETH0_PORT2_CORE_MAC_ADDRESS1_LOW)

/** \brief 4700, MMC Control */
#define LETH0_PORT2_CORE_MMC_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_CONTROL*)0xF9414700u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MMC_CONTROL */
#define LETH0_PORT2_MMC_CONTROL (LETH0_PORT2_CORE_MMC_CONTROL)

/** \brief 4704, MMC Rx Interrupt */
#define LETH0_PORT2_CORE_MMC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT*)0xF9414704u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MMC_RX_INTERRUPT */
#define LETH0_PORT2_MMC_RX_INTERRUPT (LETH0_PORT2_CORE_MMC_RX_INTERRUPT)

/** \brief 4708, MMC Tx Interrupt */
#define LETH0_PORT2_CORE_MMC_TX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT*)0xF9414708u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MMC_TX_INTERRUPT */
#define LETH0_PORT2_MMC_TX_INTERRUPT (LETH0_PORT2_CORE_MMC_TX_INTERRUPT)

/** \brief 470C, MMC Rx Interrupt Mask */
#define LETH0_PORT2_CORE_MMC_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK*)0xF941470Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MMC_RX_INTERRUPT_MASK */
#define LETH0_PORT2_MMC_RX_INTERRUPT_MASK (LETH0_PORT2_CORE_MMC_RX_INTERRUPT_MASK)

/** \brief 4710, MMC Tx Interrupt Mask */
#define LETH0_PORT2_CORE_MMC_TX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK*)0xF9414710u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MMC_TX_INTERRUPT_MASK */
#define LETH0_PORT2_MMC_TX_INTERRUPT_MASK (LETH0_PORT2_CORE_MMC_TX_INTERRUPT_MASK)

/** \brief 4714, Tx Octet Count Good Bad */
#define LETH0_PORT2_CORE_TX_OCTET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD*)0xF9414714u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_OCTET_COUNT_GOOD_BAD */
#define LETH0_PORT2_TX_OCTET_COUNT_GOOD_BAD (LETH0_PORT2_CORE_TX_OCTET_COUNT_GOOD_BAD)

/** \brief 4718, Tx Packet Count Good Bad */
#define LETH0_PORT2_CORE_TX_PACKET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD*)0xF9414718u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_PACKET_COUNT_GOOD_BAD */
#define LETH0_PORT2_TX_PACKET_COUNT_GOOD_BAD (LETH0_PORT2_CORE_TX_PACKET_COUNT_GOOD_BAD)

/** \brief 471C, Tx Broadcast Packets Good */
#define LETH0_PORT2_CORE_TX_BROADCAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD*)0xF941471Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_BROADCAST_PACKETS_GOOD */
#define LETH0_PORT2_TX_BROADCAST_PACKETS_GOOD (LETH0_PORT2_CORE_TX_BROADCAST_PACKETS_GOOD)

/** \brief 4720, Tx Multicast Packets Good */
#define LETH0_PORT2_CORE_TX_MULTICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD*)0xF9414720u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_MULTICAST_PACKETS_GOOD */
#define LETH0_PORT2_TX_MULTICAST_PACKETS_GOOD (LETH0_PORT2_CORE_TX_MULTICAST_PACKETS_GOOD)

/** \brief 4724, Tx 64Octets Packets Good Bad */
#define LETH0_PORT2_CORE_TX_64OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD*)0xF9414724u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_64OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_TX_64OCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_TX_64OCTETS_PACKETS_GOOD_BAD)

/** \brief 4728, Tx 65To127Octets Packets Good Bad */
#define LETH0_PORT2_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD*)0xF9414728u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_TX_65TO127OCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD)

/** \brief 472C, Tx 128To255Octets Packets Good Bad */
#define LETH0_PORT2_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD*)0xF941472Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_TX_128TO255OCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD)

/** \brief 4730, Tx 256To511Octets Packets Good Bad */
#define LETH0_PORT2_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD*)0xF9414730u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_TX_256TO511OCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD)

/** \brief 4734, Tx 512To1023Octets Packets Good Bad */
#define LETH0_PORT2_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD*)0xF9414734u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_TX_512TO1023OCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD)

/** \brief 4738, Tx 1024ToMaxOctets Packets Good Bad */
#define LETH0_PORT2_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD*)0xF9414738u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

/** \brief 473C, Tx Unicast Packets Good Bad */
#define LETH0_PORT2_CORE_TX_UNICAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD*)0xF941473Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_UNICAST_PACKETS_GOOD_BAD */
#define LETH0_PORT2_TX_UNICAST_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_TX_UNICAST_PACKETS_GOOD_BAD)

/** \brief 4740, Tx Multicast Packets Good Bad */
#define LETH0_PORT2_CORE_TX_MULTICAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD*)0xF9414740u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_MULTICAST_PACKETS_GOOD_BAD */
#define LETH0_PORT2_TX_MULTICAST_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_TX_MULTICAST_PACKETS_GOOD_BAD)

/** \brief 4744, Tx Broadcast Packets Good Bad */
#define LETH0_PORT2_CORE_TX_BROADCAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD*)0xF9414744u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_BROADCAST_PACKETS_GOOD_BAD */
#define LETH0_PORT2_TX_BROADCAST_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_TX_BROADCAST_PACKETS_GOOD_BAD)

/** \brief 4748, Tx Underflow Error Packets */
#define LETH0_PORT2_CORE_TX_UNDERFLOW_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS*)0xF9414748u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_UNDERFLOW_ERROR_PACKETS */
#define LETH0_PORT2_TX_UNDERFLOW_ERROR_PACKETS (LETH0_PORT2_CORE_TX_UNDERFLOW_ERROR_PACKETS)

/** \brief 474C, Tx Single Collision Good Packets */
#define LETH0_PORT2_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS*)0xF941474Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS */
#define LETH0_PORT2_TX_SINGLE_COLLISION_GOOD_PACKETS (LETH0_PORT2_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS)

/** \brief 4750, Tx Multiple Collision Good Packets */
#define LETH0_PORT2_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS*)0xF9414750u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS */
#define LETH0_PORT2_TX_MULTIPLE_COLLISION_GOOD_PACKETS (LETH0_PORT2_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS)

/** \brief 4754, Tx Deferred Packets */
#define LETH0_PORT2_CORE_TX_DEFERRED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_DEFERRED_PACKETS*)0xF9414754u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_DEFERRED_PACKETS */
#define LETH0_PORT2_TX_DEFERRED_PACKETS (LETH0_PORT2_CORE_TX_DEFERRED_PACKETS)

/** \brief 4758, Tx Late Collision Packets */
#define LETH0_PORT2_CORE_TX_LATE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_LATE_COLLISION_PACKETS*)0xF9414758u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_LATE_COLLISION_PACKETS */
#define LETH0_PORT2_TX_LATE_COLLISION_PACKETS (LETH0_PORT2_CORE_TX_LATE_COLLISION_PACKETS)

/** \brief 475C, Tx Excessive Collision Packets */
#define LETH0_PORT2_CORE_TX_EXCESSIVE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS*)0xF941475Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_EXCESSIVE_COLLISION_PACKETS */
#define LETH0_PORT2_TX_EXCESSIVE_COLLISION_PACKETS (LETH0_PORT2_CORE_TX_EXCESSIVE_COLLISION_PACKETS)

/** \brief 4760, Tx Carrier Error Packets */
#define LETH0_PORT2_CORE_TX_CARRIER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS*)0xF9414760u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_CARRIER_ERROR_PACKETS */
#define LETH0_PORT2_TX_CARRIER_ERROR_PACKETS (LETH0_PORT2_CORE_TX_CARRIER_ERROR_PACKETS)

/** \brief 4764, Tx Octet Count Good */
#define LETH0_PORT2_CORE_TX_OCTET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD*)0xF9414764u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_OCTET_COUNT_GOOD */
#define LETH0_PORT2_TX_OCTET_COUNT_GOOD (LETH0_PORT2_CORE_TX_OCTET_COUNT_GOOD)

/** \brief 4768, Tx Packet Count Good */
#define LETH0_PORT2_CORE_TX_PACKET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD*)0xF9414768u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_PACKET_COUNT_GOOD */
#define LETH0_PORT2_TX_PACKET_COUNT_GOOD (LETH0_PORT2_CORE_TX_PACKET_COUNT_GOOD)

/** \brief 476C, Tx Excessive Deferral Error */
#define LETH0_PORT2_CORE_TX_EXCESSIVE_DEFERRAL_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR*)0xF941476Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_EXCESSIVE_DEFERRAL_ERROR */
#define LETH0_PORT2_TX_EXCESSIVE_DEFERRAL_ERROR (LETH0_PORT2_CORE_TX_EXCESSIVE_DEFERRAL_ERROR)

/** \brief 4770, Tx Pause Packets */
#define LETH0_PORT2_CORE_TX_PAUSE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PAUSE_PACKETS*)0xF9414770u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_PAUSE_PACKETS */
#define LETH0_PORT2_TX_PAUSE_PACKETS (LETH0_PORT2_CORE_TX_PAUSE_PACKETS)

/** \brief 4774, Tx VLAN Packets Good */
#define LETH0_PORT2_CORE_TX_VLAN_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_VLAN_PACKETS_GOOD*)0xF9414774u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_VLAN_PACKETS_GOOD */
#define LETH0_PORT2_TX_VLAN_PACKETS_GOOD (LETH0_PORT2_CORE_TX_VLAN_PACKETS_GOOD)

/** \brief 4778, Tx OSize Packets Good */
#define LETH0_PORT2_CORE_TX_OSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OSIZE_PACKETS_GOOD*)0xF9414778u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_TX_OSIZE_PACKETS_GOOD */
#define LETH0_PORT2_TX_OSIZE_PACKETS_GOOD (LETH0_PORT2_CORE_TX_OSIZE_PACKETS_GOOD)

/** \brief 4780, Rx Packets Count Good Bad */
#define LETH0_PORT2_CORE_RX_PACKETS_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_PACKETS_COUNT_GOOD_BAD*)0xF9414780u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_PACKETS_COUNT_GOOD_BAD */
#define LETH0_PORT2_RX_PACKETS_COUNT_GOOD_BAD (LETH0_PORT2_CORE_RX_PACKETS_COUNT_GOOD_BAD)

/** \brief 4784, Rx Octet Count Good Bad */
#define LETH0_PORT2_CORE_RX_OCTET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD*)0xF9414784u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_OCTET_COUNT_GOOD_BAD */
#define LETH0_PORT2_RX_OCTET_COUNT_GOOD_BAD (LETH0_PORT2_CORE_RX_OCTET_COUNT_GOOD_BAD)

/** \brief 4788, Rx Octet Count Good */
#define LETH0_PORT2_CORE_RX_OCTET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD*)0xF9414788u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_OCTET_COUNT_GOOD */
#define LETH0_PORT2_RX_OCTET_COUNT_GOOD (LETH0_PORT2_CORE_RX_OCTET_COUNT_GOOD)

/** \brief 478C, Rx Broadcast Packets Good */
#define LETH0_PORT2_CORE_RX_BROADCAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD*)0xF941478Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_BROADCAST_PACKETS_GOOD */
#define LETH0_PORT2_RX_BROADCAST_PACKETS_GOOD (LETH0_PORT2_CORE_RX_BROADCAST_PACKETS_GOOD)

/** \brief 4790, Rx Multicast Packets Good */
#define LETH0_PORT2_CORE_RX_MULTICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD*)0xF9414790u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_MULTICAST_PACKETS_GOOD */
#define LETH0_PORT2_RX_MULTICAST_PACKETS_GOOD (LETH0_PORT2_CORE_RX_MULTICAST_PACKETS_GOOD)

/** \brief 4794, Rx CRC Error Packets */
#define LETH0_PORT2_CORE_RX_CRC_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_CRC_ERROR_PACKETS*)0xF9414794u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_CRC_ERROR_PACKETS */
#define LETH0_PORT2_RX_CRC_ERROR_PACKETS (LETH0_PORT2_CORE_RX_CRC_ERROR_PACKETS)

/** \brief 4798, Rx Alignment Error Packets */
#define LETH0_PORT2_CORE_RX_ALIGNMENT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS*)0xF9414798u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_ALIGNMENT_ERROR_PACKETS */
#define LETH0_PORT2_RX_ALIGNMENT_ERROR_PACKETS (LETH0_PORT2_CORE_RX_ALIGNMENT_ERROR_PACKETS)

/** \brief 479C, Rx Runt Error Packets */
#define LETH0_PORT2_CORE_RX_RUNT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_RUNT_ERROR_PACKETS*)0xF941479Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_RUNT_ERROR_PACKETS */
#define LETH0_PORT2_RX_RUNT_ERROR_PACKETS (LETH0_PORT2_CORE_RX_RUNT_ERROR_PACKETS)

/** \brief 47A0, Rx Jabber Error Packets */
#define LETH0_PORT2_CORE_RX_JABBER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_JABBER_ERROR_PACKETS*)0xF94147A0u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_JABBER_ERROR_PACKETS */
#define LETH0_PORT2_RX_JABBER_ERROR_PACKETS (LETH0_PORT2_CORE_RX_JABBER_ERROR_PACKETS)

/** \brief 47A4, Rx Undersize Packets Good */
#define LETH0_PORT2_CORE_RX_UNDERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD*)0xF94147A4u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_UNDERSIZE_PACKETS_GOOD */
#define LETH0_PORT2_RX_UNDERSIZE_PACKETS_GOOD (LETH0_PORT2_CORE_RX_UNDERSIZE_PACKETS_GOOD)

/** \brief 47A8, Rx Oversize Packets Good */
#define LETH0_PORT2_CORE_RX_OVERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD*)0xF94147A8u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_OVERSIZE_PACKETS_GOOD */
#define LETH0_PORT2_RX_OVERSIZE_PACKETS_GOOD (LETH0_PORT2_CORE_RX_OVERSIZE_PACKETS_GOOD)

/** \brief 47AC, Rx 64Octets Packets Good Bad */
#define LETH0_PORT2_CORE_RX_64OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD*)0xF94147ACu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_64OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_RX_64OCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_RX_64OCTETS_PACKETS_GOOD_BAD)

/** \brief 47B0, Rx 65To127Octets Packets Good Bad */
#define LETH0_PORT2_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD*)0xF94147B0u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_RX_65TO127OCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD)

/** \brief 47B4, Rx 128To255Octets Packets Good Bad */
#define LETH0_PORT2_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD*)0xF94147B4u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_RX_128TO255OCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD)

/** \brief 47B8, Rx 256To511Octets Packets Good Bad */
#define LETH0_PORT2_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD*)0xF94147B8u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_RX_256TO511OCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD)

/** \brief 47BC, Rx 512To1023Octets Packets Good Bad */
#define LETH0_PORT2_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD*)0xF94147BCu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_RX_512TO1023OCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD)

/** \brief 47C0, Rx 1024ToMaxOctets Packets Good Bad */
#define LETH0_PORT2_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD*)0xF94147C0u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT2_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

/** \brief 47C4, Rx Unicast Packets Good */
#define LETH0_PORT2_CORE_RX_UNICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD*)0xF94147C4u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_UNICAST_PACKETS_GOOD */
#define LETH0_PORT2_RX_UNICAST_PACKETS_GOOD (LETH0_PORT2_CORE_RX_UNICAST_PACKETS_GOOD)

/** \brief 47C8, Rx Length Error Packets */
#define LETH0_PORT2_CORE_RX_LENGTH_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS*)0xF94147C8u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_LENGTH_ERROR_PACKETS */
#define LETH0_PORT2_RX_LENGTH_ERROR_PACKETS (LETH0_PORT2_CORE_RX_LENGTH_ERROR_PACKETS)

/** \brief 47CC, Rx Out Of Range Type Packets */
#define LETH0_PORT2_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS*)0xF94147CCu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS */
#define LETH0_PORT2_RX_OUT_OF_RANGE_TYPE_PACKETS (LETH0_PORT2_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS)

/** \brief 47D0, Rx Pause Packets */
#define LETH0_PORT2_CORE_RX_PAUSE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_PAUSE_PACKETS*)0xF94147D0u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_PAUSE_PACKETS */
#define LETH0_PORT2_RX_PAUSE_PACKETS (LETH0_PORT2_CORE_RX_PAUSE_PACKETS)

/** \brief 47D4, Rx FIFO Overflow Packets */
#define LETH0_PORT2_CORE_RX_FIFO_OVERFLOW_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_FIFO_OVERFLOW_PACKETS*)0xF94147D4u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_FIFO_OVERFLOW_PACKETS */
#define LETH0_PORT2_RX_FIFO_OVERFLOW_PACKETS (LETH0_PORT2_CORE_RX_FIFO_OVERFLOW_PACKETS)

/** \brief 47D8, Rx VLAN Packets Good Bad */
#define LETH0_PORT2_CORE_RX_VLAN_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD*)0xF94147D8u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_VLAN_PACKETS_GOOD_BAD */
#define LETH0_PORT2_RX_VLAN_PACKETS_GOOD_BAD (LETH0_PORT2_CORE_RX_VLAN_PACKETS_GOOD_BAD)

/** \brief 47DC, Rx Watchdog Error Packets */
#define LETH0_PORT2_CORE_RX_WATCHDOG_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS*)0xF94147DCu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_WATCHDOG_ERROR_PACKETS */
#define LETH0_PORT2_RX_WATCHDOG_ERROR_PACKETS (LETH0_PORT2_CORE_RX_WATCHDOG_ERROR_PACKETS)

/** \brief 47E0, Rx Receive Error Packets */
#define LETH0_PORT2_CORE_RX_RECEIVE_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_RECEIVE_ERROR_PACKETS*)0xF94147E0u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_RECEIVE_ERROR_PACKETS */
#define LETH0_PORT2_RX_RECEIVE_ERROR_PACKETS (LETH0_PORT2_CORE_RX_RECEIVE_ERROR_PACKETS)

/** \brief 47E4, Rx Control Packets Good */
#define LETH0_PORT2_CORE_RX_CONTROL_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_CONTROL_PACKETS_GOOD*)0xF94147E4u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RX_CONTROL_PACKETS_GOOD */
#define LETH0_PORT2_RX_CONTROL_PACKETS_GOOD (LETH0_PORT2_CORE_RX_CONTROL_PACKETS_GOOD)

/** \brief 4800, MMC IPC Rx Interrupt Mask */
#define LETH0_PORT2_CORE_MMC_IPC_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK*)0xF9414800u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MMC_IPC_RX_INTERRUPT_MASK */
#define LETH0_PORT2_MMC_IPC_RX_INTERRUPT_MASK (LETH0_PORT2_CORE_MMC_IPC_RX_INTERRUPT_MASK)

/** \brief 4808, MMC IPC Rx Interrupt */
#define LETH0_PORT2_CORE_MMC_IPC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT*)0xF9414808u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MMC_IPC_RX_INTERRUPT */
#define LETH0_PORT2_MMC_IPC_RX_INTERRUPT (LETH0_PORT2_CORE_MMC_IPC_RX_INTERRUPT)

/** \brief 4810, RxIPv4 Good Packets */
#define LETH0_PORT2_CORE_RXIPV4_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_GOOD_PACKETS*)0xF9414810u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV4_GOOD_PACKETS */
#define LETH0_PORT2_RXIPV4_GOOD_PACKETS (LETH0_PORT2_CORE_RXIPV4_GOOD_PACKETS)

/** \brief 4814, RxIPv4 Header Error Packets */
#define LETH0_PORT2_CORE_RXIPV4_HEADER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS*)0xF9414814u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV4_HEADER_ERROR_PACKETS */
#define LETH0_PORT2_RXIPV4_HEADER_ERROR_PACKETS (LETH0_PORT2_CORE_RXIPV4_HEADER_ERROR_PACKETS)

/** \brief 4818, RxIPv4 No Payload Packets */
#define LETH0_PORT2_CORE_RXIPV4_NO_PAYLOAD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS*)0xF9414818u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV4_NO_PAYLOAD_PACKETS */
#define LETH0_PORT2_RXIPV4_NO_PAYLOAD_PACKETS (LETH0_PORT2_CORE_RXIPV4_NO_PAYLOAD_PACKETS)

/** \brief 481C, RxIPv4 Fragmented Packets */
#define LETH0_PORT2_CORE_RXIPV4_FRAGMENTED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS*)0xF941481Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV4_FRAGMENTED_PACKETS */
#define LETH0_PORT2_RXIPV4_FRAGMENTED_PACKETS (LETH0_PORT2_CORE_RXIPV4_FRAGMENTED_PACKETS)

/** \brief 4820, RxIPv4 UDP Checksum Disabled Packets */
#define LETH0_PORT2_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS*)0xF9414820u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS */
#define LETH0_PORT2_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS (LETH0_PORT2_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS)

/** \brief 4824, RxIPv6 Good Packets */
#define LETH0_PORT2_CORE_RXIPV6_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_GOOD_PACKETS*)0xF9414824u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV6_GOOD_PACKETS */
#define LETH0_PORT2_RXIPV6_GOOD_PACKETS (LETH0_PORT2_CORE_RXIPV6_GOOD_PACKETS)

/** \brief 4828, RxIPv6 Header Error Packets */
#define LETH0_PORT2_CORE_RXIPV6_HEADER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS*)0xF9414828u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV6_HEADER_ERROR_PACKETS */
#define LETH0_PORT2_RXIPV6_HEADER_ERROR_PACKETS (LETH0_PORT2_CORE_RXIPV6_HEADER_ERROR_PACKETS)

/** \brief 482C, RxIPv6 No Payload Packets */
#define LETH0_PORT2_CORE_RXIPV6_NO_PAYLOAD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS*)0xF941482Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV6_NO_PAYLOAD_PACKETS */
#define LETH0_PORT2_RXIPV6_NO_PAYLOAD_PACKETS (LETH0_PORT2_CORE_RXIPV6_NO_PAYLOAD_PACKETS)

/** \brief 4830, RxUDP Good Packets */
#define LETH0_PORT2_CORE_RXUDP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_GOOD_PACKETS*)0xF9414830u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXUDP_GOOD_PACKETS */
#define LETH0_PORT2_RXUDP_GOOD_PACKETS (LETH0_PORT2_CORE_RXUDP_GOOD_PACKETS)

/** \brief 4834, RxUDP Error Packets */
#define LETH0_PORT2_CORE_RXUDP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_ERROR_PACKETS*)0xF9414834u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXUDP_ERROR_PACKETS */
#define LETH0_PORT2_RXUDP_ERROR_PACKETS (LETH0_PORT2_CORE_RXUDP_ERROR_PACKETS)

/** \brief 4838, RxTCP Good Packets */
#define LETH0_PORT2_CORE_RXTCP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_GOOD_PACKETS*)0xF9414838u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXTCP_GOOD_PACKETS */
#define LETH0_PORT2_RXTCP_GOOD_PACKETS (LETH0_PORT2_CORE_RXTCP_GOOD_PACKETS)

/** \brief 483C, RxTCP Error Packets */
#define LETH0_PORT2_CORE_RXTCP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_ERROR_PACKETS*)0xF941483Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXTCP_ERROR_PACKETS */
#define LETH0_PORT2_RXTCP_ERROR_PACKETS (LETH0_PORT2_CORE_RXTCP_ERROR_PACKETS)

/** \brief 4840, RxICMP Good Packets */
#define LETH0_PORT2_CORE_RXICMP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_GOOD_PACKETS*)0xF9414840u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXICMP_GOOD_PACKETS */
#define LETH0_PORT2_RXICMP_GOOD_PACKETS (LETH0_PORT2_CORE_RXICMP_GOOD_PACKETS)

/** \brief 4844, RxICMP Error Packets */
#define LETH0_PORT2_CORE_RXICMP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_ERROR_PACKETS*)0xF9414844u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXICMP_ERROR_PACKETS */
#define LETH0_PORT2_RXICMP_ERROR_PACKETS (LETH0_PORT2_CORE_RXICMP_ERROR_PACKETS)

/** \brief 4850, RxIPv4 Good Octets */
#define LETH0_PORT2_CORE_RXIPV4_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_GOOD_OCTETS*)0xF9414850u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV4_GOOD_OCTETS */
#define LETH0_PORT2_RXIPV4_GOOD_OCTETS (LETH0_PORT2_CORE_RXIPV4_GOOD_OCTETS)

/** \brief 4854, RxIPv4 Header Error Octets */
#define LETH0_PORT2_CORE_RXIPV4_HEADER_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS*)0xF9414854u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV4_HEADER_ERROR_OCTETS */
#define LETH0_PORT2_RXIPV4_HEADER_ERROR_OCTETS (LETH0_PORT2_CORE_RXIPV4_HEADER_ERROR_OCTETS)

/** \brief 4858, RxIPv4 No Payload Octets */
#define LETH0_PORT2_CORE_RXIPV4_NO_PAYLOAD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS*)0xF9414858u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV4_NO_PAYLOAD_OCTETS */
#define LETH0_PORT2_RXIPV4_NO_PAYLOAD_OCTETS (LETH0_PORT2_CORE_RXIPV4_NO_PAYLOAD_OCTETS)

/** \brief 485C, RxIPv4 Fragmented Octets */
#define LETH0_PORT2_CORE_RXIPV4_FRAGMENTED_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS*)0xF941485Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV4_FRAGMENTED_OCTETS */
#define LETH0_PORT2_RXIPV4_FRAGMENTED_OCTETS (LETH0_PORT2_CORE_RXIPV4_FRAGMENTED_OCTETS)

/** \brief 4860, RxIPv4 UDP Checksum Disable Octets */
#define LETH0_PORT2_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS*)0xF9414860u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS */
#define LETH0_PORT2_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS (LETH0_PORT2_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS)

/** \brief 4864, RxIPv6 Good Octets */
#define LETH0_PORT2_CORE_RXIPV6_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_GOOD_OCTETS*)0xF9414864u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV6_GOOD_OCTETS */
#define LETH0_PORT2_RXIPV6_GOOD_OCTETS (LETH0_PORT2_CORE_RXIPV6_GOOD_OCTETS)

/** \brief 4868, RxIPv6 Header Error Octets */
#define LETH0_PORT2_CORE_RXIPV6_HEADER_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS*)0xF9414868u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV6_HEADER_ERROR_OCTETS */
#define LETH0_PORT2_RXIPV6_HEADER_ERROR_OCTETS (LETH0_PORT2_CORE_RXIPV6_HEADER_ERROR_OCTETS)

/** \brief 486C, RxIPv6 No Payload Octets */
#define LETH0_PORT2_CORE_RXIPV6_NO_PAYLOAD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS*)0xF941486Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXIPV6_NO_PAYLOAD_OCTETS */
#define LETH0_PORT2_RXIPV6_NO_PAYLOAD_OCTETS (LETH0_PORT2_CORE_RXIPV6_NO_PAYLOAD_OCTETS)

/** \brief 4870, RxUDP Good Octets */
#define LETH0_PORT2_CORE_RXUDP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_GOOD_OCTETS*)0xF9414870u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXUDP_GOOD_OCTETS */
#define LETH0_PORT2_RXUDP_GOOD_OCTETS (LETH0_PORT2_CORE_RXUDP_GOOD_OCTETS)

/** \brief 4874, RxUDP Error Octets */
#define LETH0_PORT2_CORE_RXUDP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_ERROR_OCTETS*)0xF9414874u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXUDP_ERROR_OCTETS */
#define LETH0_PORT2_RXUDP_ERROR_OCTETS (LETH0_PORT2_CORE_RXUDP_ERROR_OCTETS)

/** \brief 4878, RxTCP Good Octets */
#define LETH0_PORT2_CORE_RXTCP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_GOOD_OCTETS*)0xF9414878u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXTCP_GOOD_OCTETS */
#define LETH0_PORT2_RXTCP_GOOD_OCTETS (LETH0_PORT2_CORE_RXTCP_GOOD_OCTETS)

/** \brief 487C, RxTCP Error Octets */
#define LETH0_PORT2_CORE_RXTCP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_ERROR_OCTETS*)0xF941487Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXTCP_ERROR_OCTETS */
#define LETH0_PORT2_RXTCP_ERROR_OCTETS (LETH0_PORT2_CORE_RXTCP_ERROR_OCTETS)

/** \brief 4880, RxICMP Good Octets */
#define LETH0_PORT2_CORE_RXICMP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_GOOD_OCTETS*)0xF9414880u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXICMP_GOOD_OCTETS */
#define LETH0_PORT2_RXICMP_GOOD_OCTETS (LETH0_PORT2_CORE_RXICMP_GOOD_OCTETS)

/** \brief 4884, RxICMP Error Octets */
#define LETH0_PORT2_CORE_RXICMP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_ERROR_OCTETS*)0xF9414884u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_RXICMP_ERROR_OCTETS */
#define LETH0_PORT2_RXICMP_ERROR_OCTETS (LETH0_PORT2_CORE_RXICMP_ERROR_OCTETS)

/** \brief 4A70, MAC Indir Access Ctrl */
#define LETH0_PORT2_CORE_MAC_INDIR_ACCESS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL*)0xF9414A70u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_INDIR_ACCESS_CTRL */
#define LETH0_PORT2_MAC_INDIR_ACCESS_CTRL (LETH0_PORT2_CORE_MAC_INDIR_ACCESS_CTRL)

/** \brief 4A74, MAC Indir Access Data */
#define LETH0_PORT2_CORE_MAC_INDIR_ACCESS_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_DATA*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_INDIR_ACCESS_DATA */
#define LETH0_PORT2_MAC_INDIR_ACCESS_DATA (LETH0_PORT2_CORE_MAC_INDIR_ACCESS_DATA)

/** \brief 4A74, MAC DPCSel IndReg0 */
#define LETH0_PORT2_CORE_MAC_DPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_DPCSEL_INDREG0 */
#define LETH0_PORT2_MAC_DPCSEL_INDREG0 (LETH0_PORT2_CORE_MAC_DPCSEL_INDREG0)

/** \brief 4A74, MAC DPCSel IndReg1 */
#define LETH0_PORT2_CORE_MAC_DPCSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_DPCSEL_INDREG1 */
#define LETH0_PORT2_MAC_DPCSEL_INDREG1 (LETH0_PORT2_CORE_MAC_DPCSEL_INDREG1)

/** \brief 4A74, MAC FPCSel IndReg0 */
#define LETH0_PORT2_CORE_MAC_FPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_FPCSEL_INDREG0 */
#define LETH0_PORT2_MAC_FPCSEL_INDREG0 (LETH0_PORT2_CORE_MAC_FPCSEL_INDREG0)

/** \brief 4A74, MAC PCStatus Filter Event IndReg */
#define LETH0_PORT2_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG */
#define LETH0_PORT2_MAC_FILTER_EVENT_INDREG (LETH0_PORT2_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG)

/** \brief 4A74, MAC PCCtrl IndReg0 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG0 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG0 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG0)

/** \brief 4A74, MAC PCCtrl IndReg1 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG1 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG1 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG1)

/** \brief 4A74, MAC PCCtrl IndReg10 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG10 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG10 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG10)

/** \brief 4A74, MAC PCCtrl IndReg11 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG11 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG11 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG11)

/** \brief 4A74, MAC PCCtrl IndReg12 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG12 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG12 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG12)

/** \brief 4A74, MAC PCCtrl IndReg13 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG13 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG13 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG13)

/** \brief 4A74, MAC PCCtrl IndReg14 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG14 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG14 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG14)

/** \brief 4A74, MAC PCCtrl IndReg15 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG15 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG15 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG15)

/** \brief 4A74, MAC PCCtrl IndReg2 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG2 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG2 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG2)

/** \brief 4A74, MAC PCCtrl IndReg3 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG3 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG3 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG3)

/** \brief 4A74, MAC PCCtrl IndReg4 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG4 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG4 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG4)

/** \brief 4A74, MAC PCCtrl IndReg5 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG5 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG5 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG5)

/** \brief 4A74, MAC PCCtrl IndReg6 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG6 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG6 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG6)

/** \brief 4A74, MAC PCCtrl IndReg7 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG7 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG7 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG7)

/** \brief 4A74, MAC PCCtrl IndReg8 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG8 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG8 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG8)

/** \brief 4A74, MAC PCCtrl IndReg9 */
#define LETH0_PORT2_CORE_MAC_PCCTRL_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCCTRL_INDREG9 */
#define LETH0_PORT2_MAC_PCCTRL_INDREG9 (LETH0_PORT2_CORE_MAC_PCCTRL_INDREG9)

/** \brief 4A74, MAC PCStatus DA IndReg0 */
#define LETH0_PORT2_CORE_MAC_PCSTATUS_DA_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCSTATUS_DA_INDREG0 */
#define LETH0_PORT2_MAC_PCSTATUS_DA_INDREG0 (LETH0_PORT2_CORE_MAC_PCSTATUS_DA_INDREG0)

/** \brief 4A74, MAC PCStatus VLAN IndReg */
#define LETH0_PORT2_CORE_MAC_PCSTATUS_VLAN_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCSTATUS_VLAN_INDREG */
#define LETH0_PORT2_MAC_PCSTATUS_VLAN_INDREG (LETH0_PORT2_CORE_MAC_PCSTATUS_VLAN_INDREG)

/** \brief 4A74, MAC PCntr IndReg0 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG0*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG0 */
#define LETH0_PORT2_MAC_PCNTR_INDREG0 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG0)

/** \brief 4A74, MAC PCntr IndReg1 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG1*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG1 */
#define LETH0_PORT2_MAC_PCNTR_INDREG1 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG1)

/** \brief 4A74, MAC PCntr IndReg10 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG10*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG10 */
#define LETH0_PORT2_MAC_PCNTR_INDREG10 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG10)

/** \brief 4A74, MAC PCntr IndReg11 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG11*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG11 */
#define LETH0_PORT2_MAC_PCNTR_INDREG11 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG11)

/** \brief 4A74, MAC PCntr IndReg12 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG12*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG12 */
#define LETH0_PORT2_MAC_PCNTR_INDREG12 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG12)

/** \brief 4A74, MAC PCntr IndReg13 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG13*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG13 */
#define LETH0_PORT2_MAC_PCNTR_INDREG13 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG13)

/** \brief 4A74, MAC PCntr IndReg14 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG14*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG14 */
#define LETH0_PORT2_MAC_PCNTR_INDREG14 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG14)

/** \brief 4A74, MAC PCntr IndReg15 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG15*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG15 */
#define LETH0_PORT2_MAC_PCNTR_INDREG15 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG15)

/** \brief 4A74, MAC PCntr IndReg2 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG2*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG2 */
#define LETH0_PORT2_MAC_PCNTR_INDREG2 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG2)

/** \brief 4A74, MAC PCntr IndReg3 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG3*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG3 */
#define LETH0_PORT2_MAC_PCNTR_INDREG3 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG3)

/** \brief 4A74, MAC PCntr IndReg4 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG4*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG4 */
#define LETH0_PORT2_MAC_PCNTR_INDREG4 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG4)

/** \brief 4A74, MAC PCntr IndReg5 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG5*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG5 */
#define LETH0_PORT2_MAC_PCNTR_INDREG5 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG5)

/** \brief 4A74, MAC PCntr IndReg6 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG6*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG6 */
#define LETH0_PORT2_MAC_PCNTR_INDREG6 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG6)

/** \brief 4A74, MAC PCntr IndReg7 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG7*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG7 */
#define LETH0_PORT2_MAC_PCNTR_INDREG7 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG7)

/** \brief 4A74, MAC PCntr IndReg8 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG8*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG8 */
#define LETH0_PORT2_MAC_PCNTR_INDREG8 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG8)

/** \brief 4A74, MAC PCntr IndReg9 */
#define LETH0_PORT2_CORE_MAC_PCNTR_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG9*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCNTR_INDREG9 */
#define LETH0_PORT2_MAC_PCNTR_INDREG9 (LETH0_PORT2_CORE_MAC_PCNTR_INDREG9)

/** \brief 4A74, MAC TMRQ Regs0 */
#define LETH0_PORT2_CORE_MAC_TMRQ_REGS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TMRQ_REGS0 */
#define LETH0_PORT2_MAC_TMRQ_REGS0 (LETH0_PORT2_CORE_MAC_TMRQ_REGS0)

/** \brief 4A74, MAC TMRQ Regs1 */
#define LETH0_PORT2_CORE_MAC_TMRQ_REGS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TMRQ_REGS1 */
#define LETH0_PORT2_MAC_TMRQ_REGS1 (LETH0_PORT2_CORE_MAC_TMRQ_REGS1)

/** \brief 4A74, MAC TMRQ Regs2 */
#define LETH0_PORT2_CORE_MAC_TMRQ_REGS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TMRQ_REGS2 */
#define LETH0_PORT2_MAC_TMRQ_REGS2 (LETH0_PORT2_CORE_MAC_TMRQ_REGS2)

/** \brief 4A74, MAC TMRQ Regs3 */
#define LETH0_PORT2_CORE_MAC_TMRQ_REGS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TMRQ_REGS3 */
#define LETH0_PORT2_MAC_TMRQ_REGS3 (LETH0_PORT2_CORE_MAC_TMRQ_REGS3)

/** \brief 4A74, MAC TMRQ Regs4 */
#define LETH0_PORT2_CORE_MAC_TMRQ_REGS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TMRQ_REGS4 */
#define LETH0_PORT2_MAC_TMRQ_REGS4 (LETH0_PORT2_CORE_MAC_TMRQ_REGS4)

/** \brief 4A74, MAC TMRQ Regs5 */
#define LETH0_PORT2_CORE_MAC_TMRQ_REGS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TMRQ_REGS5 */
#define LETH0_PORT2_MAC_TMRQ_REGS5 (LETH0_PORT2_CORE_MAC_TMRQ_REGS5)

/** \brief 4A74, MAC TMRQ Regs6 */
#define LETH0_PORT2_CORE_MAC_TMRQ_REGS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TMRQ_REGS6 */
#define LETH0_PORT2_MAC_TMRQ_REGS6 (LETH0_PORT2_CORE_MAC_TMRQ_REGS6)

/** \brief 4A74, MAC TMRQ Regs7 */
#define LETH0_PORT2_CORE_MAC_TMRQ_REGS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TMRQ_REGS7 */
#define LETH0_PORT2_MAC_TMRQ_REGS7 (LETH0_PORT2_CORE_MAC_TMRQ_REGS7)

/** \brief 4A74, MAC VPCSel IndReg0 */
#define LETH0_PORT2_CORE_MAC_VPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0*)0xF9414A74u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_VPCSEL_INDREG0 */
#define LETH0_PORT2_MAC_VPCSEL_INDREG0 (LETH0_PORT2_CORE_MAC_VPCSEL_INDREG0)

/** \brief 4A78, MAC PCTH Intr Enable */
#define LETH0_PORT2_CORE_MAC_PCTH_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE*)0xF9414A78u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCTH_INTR_ENABLE */
#define LETH0_PORT2_MAC_PCTH_INTR_ENABLE (LETH0_PORT2_CORE_MAC_PCTH_INTR_ENABLE)

/** \brief 4A7C, MAC PCTH Intr Status */
#define LETH0_PORT2_CORE_MAC_PCTH_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS*)0xF9414A7Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCTH_INTR_STATUS */
#define LETH0_PORT2_MAC_PCTH_INTR_STATUS (LETH0_PORT2_CORE_MAC_PCTH_INTR_STATUS)

/** \brief 4AA0, MAC PCTW Intr Enable */
#define LETH0_PORT2_CORE_MAC_PCTW_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE*)0xF9414AA0u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCTW_INTR_ENABLE */
#define LETH0_PORT2_MAC_PCTW_INTR_ENABLE (LETH0_PORT2_CORE_MAC_PCTW_INTR_ENABLE)

/** \brief 4AA4, MAC PCTW Intr Status */
#define LETH0_PORT2_CORE_MAC_PCTW_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS*)0xF9414AA4u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PCTW_INTR_STATUS */
#define LETH0_PORT2_MAC_PCTW_INTR_STATUS (LETH0_PORT2_CORE_MAC_PCTW_INTR_STATUS)

/** \brief 4B00, MAC Timestamp Control */
#define LETH0_PORT2_CORE_MAC_TIMESTAMP_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL*)0xF9414B00u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TIMESTAMP_CONTROL */
#define LETH0_PORT2_MAC_TIMESTAMP_CONTROL (LETH0_PORT2_CORE_MAC_TIMESTAMP_CONTROL)

/** \brief 4B04, MAC Sub Second Increment */
#define LETH0_PORT2_CORE_MAC_SUB_SECOND_INCREMENT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT*)0xF9414B04u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_SUB_SECOND_INCREMENT */
#define LETH0_PORT2_MAC_SUB_SECOND_INCREMENT (LETH0_PORT2_CORE_MAC_SUB_SECOND_INCREMENT)

/** \brief 4B08, MAC System Time Seconds */
#define LETH0_PORT2_CORE_MAC_SYSTEM_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS*)0xF9414B08u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_SYSTEM_TIME_SECONDS */
#define LETH0_PORT2_MAC_SYSTEM_TIME_SECONDS (LETH0_PORT2_CORE_MAC_SYSTEM_TIME_SECONDS)

/** \brief 4B0C, MAC System Time Nanoseconds */
#define LETH0_PORT2_CORE_MAC_SYSTEM_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS*)0xF9414B0Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_SYSTEM_TIME_NANOSECONDS */
#define LETH0_PORT2_MAC_SYSTEM_TIME_NANOSECONDS (LETH0_PORT2_CORE_MAC_SYSTEM_TIME_NANOSECONDS)

/** \brief 4B10, MAC System Time Seconds Update */
#define LETH0_PORT2_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE*)0xF9414B10u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE */
#define LETH0_PORT2_MAC_SYSTEM_TIME_SECONDS_UPDATE (LETH0_PORT2_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE)

/** \brief 4B14, MAC System Time Nanoseconds Update */
#define LETH0_PORT2_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE*)0xF9414B14u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE */
#define LETH0_PORT2_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE (LETH0_PORT2_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)

/** \brief 4B18, MAC Timestamp Addend */
#define LETH0_PORT2_CORE_MAC_TIMESTAMP_ADDEND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_ADDEND*)0xF9414B18u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TIMESTAMP_ADDEND */
#define LETH0_PORT2_MAC_TIMESTAMP_ADDEND (LETH0_PORT2_CORE_MAC_TIMESTAMP_ADDEND)

/** \brief 4B1C, MAC System Time Higher Word Seconds */
#define LETH0_PORT2_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS*)0xF9414B1Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS */
#define LETH0_PORT2_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS (LETH0_PORT2_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)

/** \brief 4B20, MAC Timestamp Status */
#define LETH0_PORT2_CORE_MAC_TIMESTAMP_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS*)0xF9414B20u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TIMESTAMP_STATUS */
#define LETH0_PORT2_MAC_TIMESTAMP_STATUS (LETH0_PORT2_CORE_MAC_TIMESTAMP_STATUS)

/** \brief 4B24, MAC Rx Domain Time Incr */
#define LETH0_PORT2_CORE_MAC_RX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR*)0xF9414B24u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_RX_DOMAIN_TIME_INCR */
#define LETH0_PORT2_MAC_RX_DOMAIN_TIME_INCR (LETH0_PORT2_CORE_MAC_RX_DOMAIN_TIME_INCR)

/** \brief 4B28, MAC Tx Domain Time Incr */
#define LETH0_PORT2_CORE_MAC_TX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR*)0xF9414B28u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TX_DOMAIN_TIME_INCR */
#define LETH0_PORT2_MAC_TX_DOMAIN_TIME_INCR (LETH0_PORT2_CORE_MAC_TX_DOMAIN_TIME_INCR)

/** \brief 4B30, MAC Tx Timestamp Status Nanoseconds */
#define LETH0_PORT2_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS*)0xF9414B30u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS */
#define LETH0_PORT2_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS (LETH0_PORT2_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)

/** \brief 4B34, MAC Tx Timestamp Status Seconds */
#define LETH0_PORT2_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS*)0xF9414B34u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS */
#define LETH0_PORT2_MAC_TX_TIMESTAMP_STATUS_SECONDS (LETH0_PORT2_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS)

/** \brief 4B50, MAC Timestamp Ingress Asym Corr */
#define LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR*)0xF9414B50u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR */
#define LETH0_PORT2_MAC_TIMESTAMP_INGRESS_ASYM_CORR (LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR)

/** \brief 4B54, MAC Timestamp Egress Asym Corr */
#define LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR*)0xF9414B54u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR */
#define LETH0_PORT2_MAC_TIMESTAMP_EGRESS_ASYM_CORR (LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR)

/** \brief 4B58, MAC Timestamp Ingress Corr Nanosecond */
#define LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND*)0xF9414B58u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND */
#define LETH0_PORT2_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND (LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)

/** \brief 4B5C, MAC Timestamp Egress Corr Nanosecond */
#define LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND*)0xF9414B5Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND */
#define LETH0_PORT2_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND (LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)

/** \brief 4B60, MAC Timestamp Ingress Corr Subnanosec */
#define LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC*)0xF9414B60u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC */
#define LETH0_PORT2_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC (LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC)

/** \brief 4B64, MAC Timestamp Egress Corr Subnanosec */
#define LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC*)0xF9414B64u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC */
#define LETH0_PORT2_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC (LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC)

/** \brief 4B68, MAC Timestamp Ingress Latency */
#define LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_LATENCY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY*)0xF9414B68u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_LATENCY */
#define LETH0_PORT2_MAC_TIMESTAMP_INGRESS_LATENCY (LETH0_PORT2_CORE_MAC_TIMESTAMP_INGRESS_LATENCY)

/** \brief 4B6C, MAC Timestamp Egress Latency */
#define LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_LATENCY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY*)0xF9414B6Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_LATENCY */
#define LETH0_PORT2_MAC_TIMESTAMP_EGRESS_LATENCY (LETH0_PORT2_CORE_MAC_TIMESTAMP_EGRESS_LATENCY)

/** \brief 4B70, MAC PPS Control */
#define LETH0_PORT2_CORE_MAC_PPS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL*)0xF9414B70u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PPS_CONTROL */
#define LETH0_PORT2_MAC_PPS_CONTROL (LETH0_PORT2_CORE_MAC_PPS_CONTROL)

/** \brief 4B80, MAC PPS0 Target Time Seconds */
#define LETH0_PORT2_CORE_MAC_PPS0_TARGET_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS*)0xF9414B80u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PPS0_TARGET_TIME_SECONDS */
#define LETH0_PORT2_MAC_PPS0_TARGET_TIME_SECONDS (LETH0_PORT2_CORE_MAC_PPS0_TARGET_TIME_SECONDS)

/** \brief 4B84, MAC PPS0 Target Time Nanoseconds */
#define LETH0_PORT2_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS*)0xF9414B84u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS */
#define LETH0_PORT2_MAC_PPS0_TARGET_TIME_NANOSECONDS (LETH0_PORT2_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS)

/** \brief 4B88, MAC PPS0 Interval */
#define LETH0_PORT2_CORE_MAC_PPS0_INTERVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_INTERVAL*)0xF9414B88u)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PPS0_INTERVAL */
#define LETH0_PORT2_MAC_PPS0_INTERVAL (LETH0_PORT2_CORE_MAC_PPS0_INTERVAL)

/** \brief 4B8C, MAC PPS0 Width */
#define LETH0_PORT2_CORE_MAC_PPS0_WIDTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_WIDTH*)0xF9414B8Cu)
/** Alias (User Manual Name) for LETH0_PORT2_CORE_MAC_PPS0_WIDTH */
#define LETH0_PORT2_MAC_PPS0_WIDTH (LETH0_PORT2_CORE_MAC_PPS0_WIDTH)

/** \brief 4C00, MTL Operation Mode */
#define LETH0_PORT2_MTL_MTL_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE*)0xF9414C00u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_OPERATION_MODE */
#define LETH0_PORT2_MTL_OPERATION_MODE (LETH0_PORT2_MTL_MTL_OPERATION_MODE)

/** \brief 4C08, MTL DBG CTL */
#define LETH0_PORT2_MTL_MTL_DBG_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_DBG_CTL*)0xF9414C08u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_DBG_CTL */
#define LETH0_PORT2_MTL_DBG_CTL (LETH0_PORT2_MTL_MTL_DBG_CTL)

/** \brief 4C0C, MTL DBG STS */
#define LETH0_PORT2_MTL_MTL_DBG_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_DBG_STS*)0xF9414C0Cu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_DBG_STS */
#define LETH0_PORT2_MTL_DBG_STS (LETH0_PORT2_MTL_MTL_DBG_STS)

/** \brief 4C10, MTL FIFO Debug Data */
#define LETH0_PORT2_MTL_MTL_FIFO_DEBUG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_FIFO_DEBUG_DATA*)0xF9414C10u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_FIFO_DEBUG_DATA */
#define LETH0_PORT2_MTL_FIFO_DEBUG_DATA (LETH0_PORT2_MTL_MTL_FIFO_DEBUG_DATA)

/** \brief 4C20, MTL Interrupt Status */
#define LETH0_PORT2_MTL_MTL_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS*)0xF9414C20u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_INTERRUPT_STATUS */
#define LETH0_PORT2_MTL_INTERRUPT_STATUS (LETH0_PORT2_MTL_MTL_INTERRUPT_STATUS)

/** \brief 4C30, MTL RxQ DMA Map0 */
#define LETH0_PORT2_MTL_MTL_RXQ_DMA_MAP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0*)0xF9414C30u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_RXQ_DMA_MAP0 */
#define LETH0_PORT2_MTL_RXQ_DMA_MAP0 (LETH0_PORT2_MTL_MTL_RXQ_DMA_MAP0)

/** \brief 4C50, MTL EST Control */
#define LETH0_PORT2_MTL_MTL_EST_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_CONTROL*)0xF9414C50u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_EST_CONTROL */
#define LETH0_PORT2_MTL_EST_CONTROL (LETH0_PORT2_MTL_MTL_EST_CONTROL)

/** \brief 4C54, MTL EST Ext Control */
#define LETH0_PORT2_MTL_MTL_EST_EXT_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_EXT_CONTROL*)0xF9414C54u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_EST_EXT_CONTROL */
#define LETH0_PORT2_MTL_EST_EXT_CONTROL (LETH0_PORT2_MTL_MTL_EST_EXT_CONTROL)

/** \brief 4C58, MTL EST Status */
#define LETH0_PORT2_MTL_MTL_EST_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_STATUS*)0xF9414C58u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_EST_STATUS */
#define LETH0_PORT2_MTL_EST_STATUS (LETH0_PORT2_MTL_MTL_EST_STATUS)

/** \brief 4C60, MTL EST Sch Error */
#define LETH0_PORT2_MTL_MTL_EST_SCH_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_SCH_ERROR*)0xF9414C60u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_EST_SCH_ERROR */
#define LETH0_PORT2_MTL_EST_SCH_ERROR (LETH0_PORT2_MTL_MTL_EST_SCH_ERROR)

/** \brief 4C64, MTL EST Frm Size Error */
#define LETH0_PORT2_MTL_MTL_EST_FRM_SIZE_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR*)0xF9414C64u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_EST_FRM_SIZE_ERROR */
#define LETH0_PORT2_MTL_EST_FRM_SIZE_ERROR (LETH0_PORT2_MTL_MTL_EST_FRM_SIZE_ERROR)

/** \brief 4C68, MTL EST Frm Size Capture */
#define LETH0_PORT2_MTL_MTL_EST_FRM_SIZE_CAPTURE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE*)0xF9414C68u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_EST_FRM_SIZE_CAPTURE */
#define LETH0_PORT2_MTL_EST_FRM_SIZE_CAPTURE (LETH0_PORT2_MTL_MTL_EST_FRM_SIZE_CAPTURE)

/** \brief 4C70, MTL EST Intr Enable */
#define LETH0_PORT2_MTL_MTL_EST_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE*)0xF9414C70u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_EST_INTR_ENABLE */
#define LETH0_PORT2_MTL_EST_INTR_ENABLE (LETH0_PORT2_MTL_MTL_EST_INTR_ENABLE)

/** \brief 4C80, MTL EST GCL Control */
#define LETH0_PORT2_MTL_MTL_EST_GCL_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL*)0xF9414C80u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_EST_GCL_CONTROL */
#define LETH0_PORT2_MTL_EST_GCL_CONTROL (LETH0_PORT2_MTL_MTL_EST_GCL_CONTROL)

/** \brief 4C84, MTL EST GCL Data */
#define LETH0_PORT2_MTL_MTL_EST_GCL_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_GCL_DATA*)0xF9414C84u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_EST_GCL_DATA */
#define LETH0_PORT2_MTL_EST_GCL_DATA (LETH0_PORT2_MTL_MTL_EST_GCL_DATA)

/** \brief 4CA0, MTL RXP Control Status */
#define LETH0_PORT2_MTL_MTL_RXP_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS*)0xF9414CA0u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_RXP_CONTROL_STATUS */
#define LETH0_PORT2_MTL_RXP_CONTROL_STATUS (LETH0_PORT2_MTL_MTL_RXP_CONTROL_STATUS)

/** \brief 4CA4, MTL RXP Interrupt Control Status */
#define LETH0_PORT2_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS*)0xF9414CA4u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT2_MTL_RXP_INTERRUPT_CONTROL_STATUS (LETH0_PORT2_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS)

/** \brief 4CA8, MTL RXP Drop Cnt */
#define LETH0_PORT2_MTL_MTL_RXP_DROP_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_DROP_CNT*)0xF9414CA8u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_RXP_DROP_CNT */
#define LETH0_PORT2_MTL_RXP_DROP_CNT (LETH0_PORT2_MTL_MTL_RXP_DROP_CNT)

/** \brief 4CAC, MTL RXP Error Cnt */
#define LETH0_PORT2_MTL_MTL_RXP_ERROR_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_ERROR_CNT*)0xF9414CACu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_RXP_ERROR_CNT */
#define LETH0_PORT2_MTL_RXP_ERROR_CNT (LETH0_PORT2_MTL_MTL_RXP_ERROR_CNT)

/** \brief 4CB0, MTL RXP Indirect Acc Control Status */
#define LETH0_PORT2_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS*)0xF9414CB0u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS */
#define LETH0_PORT2_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS (LETH0_PORT2_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS)

/** \brief 4CB4, MTL RXP Indirect Acc Data */
#define LETH0_PORT2_MTL_MTL_RXP_INDIRECT_ACC_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_DATA*)0xF9414CB4u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_RXP_INDIRECT_ACC_DATA */
#define LETH0_PORT2_MTL_RXP_INDIRECT_ACC_DATA (LETH0_PORT2_MTL_MTL_RXP_INDIRECT_ACC_DATA)

/** \brief 4CB8, MTL RXP Bypass Cnt */
#define LETH0_PORT2_MTL_MTL_RXP_BYPASS_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT*)0xF9414CB8u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_MTL_RXP_BYPASS_CNT */
#define LETH0_PORT2_MTL_RXP_BYPASS_CNT (LETH0_PORT2_MTL_MTL_RXP_BYPASS_CNT)

/** \brief 4D00, MTL TxQ0 Operation Mode */
#define LETH0_PORT2_MTL_Q0_MTL_TXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE*)0xF9414D00u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q0_MTL_TXQ0_OPERATION_MODE */
#define LETH0_PORT2_MTL_TXQ0_OPERATION_MODE (LETH0_PORT2_MTL_Q0_MTL_TXQ0_OPERATION_MODE)

/** \brief 4D04, MTL TxQ0 Underflow */
#define LETH0_PORT2_MTL_Q0_MTL_TXQ0_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW*)0xF9414D04u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q0_MTL_TXQ0_UNDERFLOW */
#define LETH0_PORT2_MTL_TXQ0_UNDERFLOW (LETH0_PORT2_MTL_Q0_MTL_TXQ0_UNDERFLOW)

/** \brief 4D08, MTL TxQ0 Debug */
#define LETH0_PORT2_MTL_Q0_MTL_TXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG*)0xF9414D08u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q0_MTL_TXQ0_DEBUG */
#define LETH0_PORT2_MTL_TXQ0_DEBUG (LETH0_PORT2_MTL_Q0_MTL_TXQ0_DEBUG)

/** \brief 4D14, MTL TxQ0 ETS Status */
#define LETH0_PORT2_MTL_Q0_MTL_TXQ0_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS*)0xF9414D14u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q0_MTL_TXQ0_ETS_STATUS */
#define LETH0_PORT2_MTL_TXQ0_ETS_STATUS (LETH0_PORT2_MTL_Q0_MTL_TXQ0_ETS_STATUS)

/** \brief 4D18, MTL Tx Queue 0 Quantum Weight Register */
#define LETH0_PORT2_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT*)0xF9414D18u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT */
#define LETH0_PORT2_MTL_TXQ0_QUANTUM_WEIGHT (LETH0_PORT2_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT)

/** \brief 4D2C, MTL Q0 Interrupt Control Status */
#define LETH0_PORT2_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS*)0xF9414D2Cu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT2_MTL_Q0_INTERRUPT_CONTROL_STATUS (LETH0_PORT2_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS)

/** \brief 4D30, MTL RxQ0 Operation Mode */
#define LETH0_PORT2_MTL_Q0_MTL_RXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE*)0xF9414D30u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q0_MTL_RXQ0_OPERATION_MODE */
#define LETH0_PORT2_MTL_RXQ0_OPERATION_MODE (LETH0_PORT2_MTL_Q0_MTL_RXQ0_OPERATION_MODE)

/** \brief 4D34, MTL RxQ0 Missed Packet Overflow Cnt */
#define LETH0_PORT2_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT*)0xF9414D34u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT */
#define LETH0_PORT2_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT (LETH0_PORT2_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT)

/** \brief 4D38, MTL RxQ0 Debug */
#define LETH0_PORT2_MTL_Q0_MTL_RXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG*)0xF9414D38u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q0_MTL_RXQ0_DEBUG */
#define LETH0_PORT2_MTL_RXQ0_DEBUG (LETH0_PORT2_MTL_Q0_MTL_RXQ0_DEBUG)

/** \brief 4D3C, MTL RxQ0 Control */
#define LETH0_PORT2_MTL_Q0_MTL_RXQ0_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL*)0xF9414D3Cu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q0_MTL_RXQ0_CONTROL */
#define LETH0_PORT2_MTL_RXQ0_CONTROL (LETH0_PORT2_MTL_Q0_MTL_RXQ0_CONTROL)

/** \brief 4D40, MTL TxQ1 Operation Mode */
#define LETH0_PORT2_MTL_Q1_MTL_TXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE*)0xF9414D40u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_TXQ1_OPERATION_MODE */
#define LETH0_PORT2_MTL_TXQ1_OPERATION_MODE (LETH0_PORT2_MTL_Q1_MTL_TXQ1_OPERATION_MODE)

/** \brief 4D44, MTL TxQ1 Underflow */
#define LETH0_PORT2_MTL_Q1_MTL_TXQ1_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW*)0xF9414D44u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_TXQ1_UNDERFLOW */
#define LETH0_PORT2_MTL_TXQ1_UNDERFLOW (LETH0_PORT2_MTL_Q1_MTL_TXQ1_UNDERFLOW)

/** \brief 4D48, MTL TxQ1 Debug */
#define LETH0_PORT2_MTL_Q1_MTL_TXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG*)0xF9414D48u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_TXQ1_DEBUG */
#define LETH0_PORT2_MTL_TXQ1_DEBUG (LETH0_PORT2_MTL_Q1_MTL_TXQ1_DEBUG)

/** \brief 4D50, MTL TxQ1 ETS Control */
#define LETH0_PORT2_MTL_Q1_MTL_TXQ1_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL*)0xF9414D50u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_TXQ1_ETS_CONTROL */
#define LETH0_PORT2_MTL_TXQ1_ETS_CONTROL (LETH0_PORT2_MTL_Q1_MTL_TXQ1_ETS_CONTROL)

/** \brief 4D54, MTL TxQ1 ETS Status */
#define LETH0_PORT2_MTL_Q1_MTL_TXQ1_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS*)0xF9414D54u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_TXQ1_ETS_STATUS */
#define LETH0_PORT2_MTL_TXQ1_ETS_STATUS (LETH0_PORT2_MTL_Q1_MTL_TXQ1_ETS_STATUS)

/** \brief 4D58, MTL TxQ1 Quantum Weight */
#define LETH0_PORT2_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT*)0xF9414D58u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT */
#define LETH0_PORT2_MTL_TXQ1_QUANTUM_WEIGHT (LETH0_PORT2_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT)

/** \brief 4D5C, MTL TxQ1 SendSlopeCredit */
#define LETH0_PORT2_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT*)0xF9414D5Cu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT */
#define LETH0_PORT2_MTL_TXQ1_SENDSLOPECREDIT (LETH0_PORT2_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT)

/** \brief 4D60, MTL TxQ1 HiCredit */
#define LETH0_PORT2_MTL_Q1_MTL_TXQ1_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT*)0xF9414D60u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_TXQ1_HICREDIT */
#define LETH0_PORT2_MTL_TXQ1_HICREDIT (LETH0_PORT2_MTL_Q1_MTL_TXQ1_HICREDIT)

/** \brief 4D64, MTL TxQ1 LoCredit */
#define LETH0_PORT2_MTL_Q1_MTL_TXQ1_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT*)0xF9414D64u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_TXQ1_LOCREDIT */
#define LETH0_PORT2_MTL_TXQ1_LOCREDIT (LETH0_PORT2_MTL_Q1_MTL_TXQ1_LOCREDIT)

/** \brief 4D6C, MTL Q1 Interrupt Control Status */
#define LETH0_PORT2_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS*)0xF9414D6Cu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT2_MTL_Q1_INTERRUPT_CONTROL_STATUS (LETH0_PORT2_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS)

/** \brief 4D70, MTL RxQ1 Operation Mode */
#define LETH0_PORT2_MTL_Q1_MTL_RXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE*)0xF9414D70u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_RXQ1_OPERATION_MODE */
#define LETH0_PORT2_MTL_RXQ1_OPERATION_MODE (LETH0_PORT2_MTL_Q1_MTL_RXQ1_OPERATION_MODE)

/** \brief 4D74, MTL RxQ1 Missed Packet Overflow Cnt */
#define LETH0_PORT2_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT*)0xF9414D74u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT */
#define LETH0_PORT2_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT (LETH0_PORT2_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT)

/** \brief 4D78, MTL RxQ1 Debug */
#define LETH0_PORT2_MTL_Q1_MTL_RXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG*)0xF9414D78u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_RXQ1_DEBUG */
#define LETH0_PORT2_MTL_RXQ1_DEBUG (LETH0_PORT2_MTL_Q1_MTL_RXQ1_DEBUG)

/** \brief 4D7C, MTL RxQ1 Control */
#define LETH0_PORT2_MTL_Q1_MTL_RXQ1_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL*)0xF9414D7Cu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q1_MTL_RXQ1_CONTROL */
#define LETH0_PORT2_MTL_RXQ1_CONTROL (LETH0_PORT2_MTL_Q1_MTL_RXQ1_CONTROL)

/** \brief 4D80, MTL TxQ2 Operation Mode */
#define LETH0_PORT2_MTL_Q2_MTL_TXQ2_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE*)0xF9414D80u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q2_MTL_TXQ2_OPERATION_MODE */
#define LETH0_PORT2_MTL_TXQ2_OPERATION_MODE (LETH0_PORT2_MTL_Q2_MTL_TXQ2_OPERATION_MODE)

/** \brief 4D84, MTL TxQ2 Underflow */
#define LETH0_PORT2_MTL_Q2_MTL_TXQ2_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW*)0xF9414D84u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q2_MTL_TXQ2_UNDERFLOW */
#define LETH0_PORT2_MTL_TXQ2_UNDERFLOW (LETH0_PORT2_MTL_Q2_MTL_TXQ2_UNDERFLOW)

/** \brief 4D88, MTL TxQ2 Debug */
#define LETH0_PORT2_MTL_Q2_MTL_TXQ2_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG*)0xF9414D88u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q2_MTL_TXQ2_DEBUG */
#define LETH0_PORT2_MTL_TXQ2_DEBUG (LETH0_PORT2_MTL_Q2_MTL_TXQ2_DEBUG)

/** \brief 4D90, MTL TxQ2 ETS Control */
#define LETH0_PORT2_MTL_Q2_MTL_TXQ2_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL*)0xF9414D90u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q2_MTL_TXQ2_ETS_CONTROL */
#define LETH0_PORT2_MTL_TXQ2_ETS_CONTROL (LETH0_PORT2_MTL_Q2_MTL_TXQ2_ETS_CONTROL)

/** \brief 4D94, MTL TxQ2 ETS Status */
#define LETH0_PORT2_MTL_Q2_MTL_TXQ2_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS*)0xF9414D94u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q2_MTL_TXQ2_ETS_STATUS */
#define LETH0_PORT2_MTL_TXQ2_ETS_STATUS (LETH0_PORT2_MTL_Q2_MTL_TXQ2_ETS_STATUS)

/** \brief 4D98, MTL TxQ2 Quantum Weight */
#define LETH0_PORT2_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT*)0xF9414D98u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT */
#define LETH0_PORT2_MTL_TXQ2_QUANTUM_WEIGHT (LETH0_PORT2_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT)

/** \brief 4D9C, MTL TxQ2 SendSlopeCredit */
#define LETH0_PORT2_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT*)0xF9414D9Cu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT */
#define LETH0_PORT2_MTL_TXQ2_SENDSLOPECREDIT (LETH0_PORT2_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT)

/** \brief 4DA0, MTL TxQ2 HiCredit */
#define LETH0_PORT2_MTL_Q2_MTL_TXQ2_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT*)0xF9414DA0u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q2_MTL_TXQ2_HICREDIT */
#define LETH0_PORT2_MTL_TXQ2_HICREDIT (LETH0_PORT2_MTL_Q2_MTL_TXQ2_HICREDIT)

/** \brief 4DA4, MTL TxQ2 LoCredit */
#define LETH0_PORT2_MTL_Q2_MTL_TXQ2_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT*)0xF9414DA4u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q2_MTL_TXQ2_LOCREDIT */
#define LETH0_PORT2_MTL_TXQ2_LOCREDIT (LETH0_PORT2_MTL_Q2_MTL_TXQ2_LOCREDIT)

/** \brief 4DAC, MTL Q2 Interrupt Control Status */
#define LETH0_PORT2_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS*)0xF9414DACu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT2_MTL_Q2_INTERRUPT_CONTROL_STATUS (LETH0_PORT2_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS)

/** \brief 4DC0, MTL TxQ3 Operation Mode */
#define LETH0_PORT2_MTL_Q3_MTL_TXQ3_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE*)0xF9414DC0u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q3_MTL_TXQ3_OPERATION_MODE */
#define LETH0_PORT2_MTL_TXQ3_OPERATION_MODE (LETH0_PORT2_MTL_Q3_MTL_TXQ3_OPERATION_MODE)

/** \brief 4DC4, MTL TxQ3 Underflow */
#define LETH0_PORT2_MTL_Q3_MTL_TXQ3_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW*)0xF9414DC4u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q3_MTL_TXQ3_UNDERFLOW */
#define LETH0_PORT2_MTL_TXQ3_UNDERFLOW (LETH0_PORT2_MTL_Q3_MTL_TXQ3_UNDERFLOW)

/** \brief 4DC8, MTL TxQ3 Debug */
#define LETH0_PORT2_MTL_Q3_MTL_TXQ3_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG*)0xF9414DC8u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q3_MTL_TXQ3_DEBUG */
#define LETH0_PORT2_MTL_TXQ3_DEBUG (LETH0_PORT2_MTL_Q3_MTL_TXQ3_DEBUG)

/** \brief 4DD0, MTL TxQ3 ETS Control */
#define LETH0_PORT2_MTL_Q3_MTL_TXQ3_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL*)0xF9414DD0u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q3_MTL_TXQ3_ETS_CONTROL */
#define LETH0_PORT2_MTL_TXQ3_ETS_CONTROL (LETH0_PORT2_MTL_Q3_MTL_TXQ3_ETS_CONTROL)

/** \brief 4DD4, MTL TxQ3 ETS Status */
#define LETH0_PORT2_MTL_Q3_MTL_TXQ3_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS*)0xF9414DD4u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q3_MTL_TXQ3_ETS_STATUS */
#define LETH0_PORT2_MTL_TXQ3_ETS_STATUS (LETH0_PORT2_MTL_Q3_MTL_TXQ3_ETS_STATUS)

/** \brief 4DD8, MTL TxQ3 Quantum Weight */
#define LETH0_PORT2_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT*)0xF9414DD8u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT */
#define LETH0_PORT2_MTL_TXQ3_QUANTUM_WEIGHT (LETH0_PORT2_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT)

/** \brief 4DDC, MTL TxQ3 SendSlopeCredit */
#define LETH0_PORT2_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT*)0xF9414DDCu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT */
#define LETH0_PORT2_MTL_TXQ3_SENDSLOPECREDIT (LETH0_PORT2_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT)

/** \brief 4DE0, MTL TxQ3 HiCredit */
#define LETH0_PORT2_MTL_Q3_MTL_TXQ3_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT*)0xF9414DE0u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q3_MTL_TXQ3_HICREDIT */
#define LETH0_PORT2_MTL_TXQ3_HICREDIT (LETH0_PORT2_MTL_Q3_MTL_TXQ3_HICREDIT)

/** \brief 4DE4, MTL TxQ3 LoCredit */
#define LETH0_PORT2_MTL_Q3_MTL_TXQ3_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT*)0xF9414DE4u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q3_MTL_TXQ3_LOCREDIT */
#define LETH0_PORT2_MTL_TXQ3_LOCREDIT (LETH0_PORT2_MTL_Q3_MTL_TXQ3_LOCREDIT)

/** \brief 4DEC, MTL Q3 Interrupt Control Status */
#define LETH0_PORT2_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS*)0xF9414DECu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT2_MTL_Q3_INTERRUPT_CONTROL_STATUS (LETH0_PORT2_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS)

/** \brief 4E00, MTL TxQ4 Operation Mode */
#define LETH0_PORT2_MTL_Q4_MTL_TXQ4_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE*)0xF9414E00u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q4_MTL_TXQ4_OPERATION_MODE */
#define LETH0_PORT2_MTL_TXQ4_OPERATION_MODE (LETH0_PORT2_MTL_Q4_MTL_TXQ4_OPERATION_MODE)

/** \brief 4E04, MTL TxQ4 Underflow */
#define LETH0_PORT2_MTL_Q4_MTL_TXQ4_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW*)0xF9414E04u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q4_MTL_TXQ4_UNDERFLOW */
#define LETH0_PORT2_MTL_TXQ4_UNDERFLOW (LETH0_PORT2_MTL_Q4_MTL_TXQ4_UNDERFLOW)

/** \brief 4E08, MTL TxQ4 Debug */
#define LETH0_PORT2_MTL_Q4_MTL_TXQ4_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG*)0xF9414E08u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q4_MTL_TXQ4_DEBUG */
#define LETH0_PORT2_MTL_TXQ4_DEBUG (LETH0_PORT2_MTL_Q4_MTL_TXQ4_DEBUG)

/** \brief 4E10, MTL TxQ4 ETS Control */
#define LETH0_PORT2_MTL_Q4_MTL_TXQ4_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL*)0xF9414E10u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q4_MTL_TXQ4_ETS_CONTROL */
#define LETH0_PORT2_MTL_TXQ4_ETS_CONTROL (LETH0_PORT2_MTL_Q4_MTL_TXQ4_ETS_CONTROL)

/** \brief 4E14, MTL TxQ4 ETS Status */
#define LETH0_PORT2_MTL_Q4_MTL_TXQ4_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS*)0xF9414E14u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q4_MTL_TXQ4_ETS_STATUS */
#define LETH0_PORT2_MTL_TXQ4_ETS_STATUS (LETH0_PORT2_MTL_Q4_MTL_TXQ4_ETS_STATUS)

/** \brief 4E18, MTL TxQ4 Quantum Weight */
#define LETH0_PORT2_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT*)0xF9414E18u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT */
#define LETH0_PORT2_MTL_TXQ4_QUANTUM_WEIGHT (LETH0_PORT2_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT)

/** \brief 4E1C, MTL TxQ4 SendSlopeCredit */
#define LETH0_PORT2_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT*)0xF9414E1Cu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT */
#define LETH0_PORT2_MTL_TXQ4_SENDSLOPECREDIT (LETH0_PORT2_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT)

/** \brief 4E20, MTL TxQ4 HiCredit */
#define LETH0_PORT2_MTL_Q4_MTL_TXQ4_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT*)0xF9414E20u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q4_MTL_TXQ4_HICREDIT */
#define LETH0_PORT2_MTL_TXQ4_HICREDIT (LETH0_PORT2_MTL_Q4_MTL_TXQ4_HICREDIT)

/** \brief 4E24, MTL TxQ4 LoCredit */
#define LETH0_PORT2_MTL_Q4_MTL_TXQ4_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT*)0xF9414E24u)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q4_MTL_TXQ4_LOCREDIT */
#define LETH0_PORT2_MTL_TXQ4_LOCREDIT (LETH0_PORT2_MTL_Q4_MTL_TXQ4_LOCREDIT)

/** \brief 4E2C, MTL Q4 Interrupt Control Status */
#define LETH0_PORT2_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS*)0xF9414E2Cu)
/** Alias (User Manual Name) for LETH0_PORT2_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT2_MTL_Q4_INTERRUPT_CONTROL_STATUS (LETH0_PORT2_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS)

/** \brief 6000, MAC Configuration */
#define LETH0_PORT3_CORE_MAC_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_CONFIGURATION*)0xF9416000u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_CONFIGURATION */
#define LETH0_PORT3_MAC_CONFIGURATION (LETH0_PORT3_CORE_MAC_CONFIGURATION)

/** \brief 6004, MAC Ext Configuration */
#define LETH0_PORT3_CORE_MAC_EXT_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION*)0xF9416004u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_EXT_CONFIGURATION */
#define LETH0_PORT3_MAC_EXT_CONFIGURATION (LETH0_PORT3_CORE_MAC_EXT_CONFIGURATION)

/** \brief 6008, MAC Packet Filter */
#define LETH0_PORT3_CORE_MAC_PACKET_FILTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER*)0xF9416008u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PACKET_FILTER */
#define LETH0_PORT3_MAC_PACKET_FILTER (LETH0_PORT3_CORE_MAC_PACKET_FILTER)

/** \brief 600C, MAC WD JB Timeout */
#define LETH0_PORT3_CORE_MAC_WD_JB_TIMEOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT*)0xF941600Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_WD_JB_TIMEOUT */
#define LETH0_PORT3_MAC_WD_JB_TIMEOUT (LETH0_PORT3_CORE_MAC_WD_JB_TIMEOUT)

/** \brief 6050, MAC VLAN Tag */
#define LETH0_PORT3_CORE_MAC_VLAN_TAG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_TAG*)0xF9416050u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_VLAN_TAG */
#define LETH0_PORT3_MAC_VLAN_TAG (LETH0_PORT3_CORE_MAC_VLAN_TAG)

/** \brief 6060, MAC VLAN Incl */
#define LETH0_PORT3_CORE_MAC_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL*)0xF9416060u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_VLAN_INCL */
#define LETH0_PORT3_MAC_VLAN_INCL (LETH0_PORT3_CORE_MAC_VLAN_INCL)

/** \brief 6060, MAC VLAN Incl0 */
#define LETH0_PORT3_CORE_MAC_VLAN_INCL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0*)0xF9416060u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_VLAN_INCL0 */
#define LETH0_PORT3_MAC_VLAN_INCL0 (LETH0_PORT3_CORE_MAC_VLAN_INCL0)

/** \brief 6060, MAC VLAN Incl1 */
#define LETH0_PORT3_CORE_MAC_VLAN_INCL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1*)0xF9416060u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_VLAN_INCL1 */
#define LETH0_PORT3_MAC_VLAN_INCL1 (LETH0_PORT3_CORE_MAC_VLAN_INCL1)

/** \brief 6060, MAC VLAN Incl2 */
#define LETH0_PORT3_CORE_MAC_VLAN_INCL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2*)0xF9416060u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_VLAN_INCL2 */
#define LETH0_PORT3_MAC_VLAN_INCL2 (LETH0_PORT3_CORE_MAC_VLAN_INCL2)

/** \brief 6060, MAC VLAN Incl3 */
#define LETH0_PORT3_CORE_MAC_VLAN_INCL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3*)0xF9416060u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_VLAN_INCL3 */
#define LETH0_PORT3_MAC_VLAN_INCL3 (LETH0_PORT3_CORE_MAC_VLAN_INCL3)

/** \brief 6060, MAC VLAN Incl4 */
#define LETH0_PORT3_CORE_MAC_VLAN_INCL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4*)0xF9416060u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_VLAN_INCL4 */
#define LETH0_PORT3_MAC_VLAN_INCL4 (LETH0_PORT3_CORE_MAC_VLAN_INCL4)

/** \brief 6064, MAC Inner VLAN Incl */
#define LETH0_PORT3_CORE_MAC_INNER_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL*)0xF9416064u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_INNER_VLAN_INCL */
#define LETH0_PORT3_MAC_INNER_VLAN_INCL (LETH0_PORT3_CORE_MAC_INNER_VLAN_INCL)

/** \brief 6070, MAC Q0 Tx Flow Ctrl */
#define LETH0_PORT3_CORE_MAC_Q0_TX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL*)0xF9416070u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_Q0_TX_FLOW_CTRL */
#define LETH0_PORT3_MAC_Q0_TX_FLOW_CTRL (LETH0_PORT3_CORE_MAC_Q0_TX_FLOW_CTRL)

/** \brief 6090, MAC Rx Flow Ctrl */
#define LETH0_PORT3_CORE_MAC_RX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL*)0xF9416090u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_RX_FLOW_CTRL */
#define LETH0_PORT3_MAC_RX_FLOW_CTRL (LETH0_PORT3_CORE_MAC_RX_FLOW_CTRL)

/** \brief 6094, MAC RxQ Ctrl4 */
#define LETH0_PORT3_CORE_MAC_RXQ_CTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4*)0xF9416094u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_RXQ_CTRL4 */
#define LETH0_PORT3_MAC_RXQ_CTRL4 (LETH0_PORT3_CORE_MAC_RXQ_CTRL4)

/** \brief 60A0, MAC RxQ Ctrl0 */
#define LETH0_PORT3_CORE_MAC_RXQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0*)0xF94160A0u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_RXQ_CTRL0 */
#define LETH0_PORT3_MAC_RXQ_CTRL0 (LETH0_PORT3_CORE_MAC_RXQ_CTRL0)

/** \brief 60A4, MAC RxQ Ctrl1 */
#define LETH0_PORT3_CORE_MAC_RXQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1*)0xF94160A4u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_RXQ_CTRL1 */
#define LETH0_PORT3_MAC_RXQ_CTRL1 (LETH0_PORT3_CORE_MAC_RXQ_CTRL1)

/** \brief 60A8, MAC RxQ Ctrl2 */
#define LETH0_PORT3_CORE_MAC_RXQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2*)0xF94160A8u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_RXQ_CTRL2 */
#define LETH0_PORT3_MAC_RXQ_CTRL2 (LETH0_PORT3_CORE_MAC_RXQ_CTRL2)

/** \brief 60B0, MAC Interrupt Status */
#define LETH0_PORT3_CORE_MAC_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS*)0xF94160B0u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_INTERRUPT_STATUS */
#define LETH0_PORT3_MAC_INTERRUPT_STATUS (LETH0_PORT3_CORE_MAC_INTERRUPT_STATUS)

/** \brief 60B4, MAC Interrupt Enable */
#define LETH0_PORT3_CORE_MAC_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE*)0xF94160B4u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_INTERRUPT_ENABLE */
#define LETH0_PORT3_MAC_INTERRUPT_ENABLE (LETH0_PORT3_CORE_MAC_INTERRUPT_ENABLE)

/** \brief 60B8, MAC Rx Tx Status */
#define LETH0_PORT3_CORE_MAC_RX_TX_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS*)0xF94160B8u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_RX_TX_STATUS */
#define LETH0_PORT3_MAC_RX_TX_STATUS (LETH0_PORT3_CORE_MAC_RX_TX_STATUS)

/** \brief 6110, MAC Version */
#define LETH0_PORT3_CORE_MAC_VERSION /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VERSION*)0xF9416110u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_VERSION */
#define LETH0_PORT3_MAC_VERSION (LETH0_PORT3_CORE_MAC_VERSION)

/** \brief 6114, MAC Debug */
#define LETH0_PORT3_CORE_MAC_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DEBUG*)0xF9416114u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_DEBUG */
#define LETH0_PORT3_MAC_DEBUG (LETH0_PORT3_CORE_MAC_DEBUG)

/** \brief 611C, MAC HW Feature0 */
#define LETH0_PORT3_CORE_MAC_HW_FEATURE0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0*)0xF941611Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_HW_FEATURE0 */
#define LETH0_PORT3_MAC_HW_FEATURE0 (LETH0_PORT3_CORE_MAC_HW_FEATURE0)

/** \brief 6120, MAC HW Feature1 */
#define LETH0_PORT3_CORE_MAC_HW_FEATURE1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1*)0xF9416120u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_HW_FEATURE1 */
#define LETH0_PORT3_MAC_HW_FEATURE1 (LETH0_PORT3_CORE_MAC_HW_FEATURE1)

/** \brief 6124, MAC HW Feature2 */
#define LETH0_PORT3_CORE_MAC_HW_FEATURE2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2*)0xF9416124u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_HW_FEATURE2 */
#define LETH0_PORT3_MAC_HW_FEATURE2 (LETH0_PORT3_CORE_MAC_HW_FEATURE2)

/** \brief 6128, MAC HW Feature3 */
#define LETH0_PORT3_CORE_MAC_HW_FEATURE3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3*)0xF9416128u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_HW_FEATURE3 */
#define LETH0_PORT3_MAC_HW_FEATURE3 (LETH0_PORT3_CORE_MAC_HW_FEATURE3)

/** \brief 612C, MAC HW Feature4 */
#define LETH0_PORT3_CORE_MAC_HW_FEATURE4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_HW_FEATURE4*)0xF941612Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_HW_FEATURE4 */
#define LETH0_PORT3_MAC_HW_FEATURE4 (LETH0_PORT3_CORE_MAC_HW_FEATURE4)

/** \brief 6200, MAC MDIO Address */
#define LETH0_PORT3_CORE_MAC_MDIO_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS*)0xF9416200u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_MDIO_ADDRESS */
#define LETH0_PORT3_MAC_MDIO_ADDRESS (LETH0_PORT3_CORE_MAC_MDIO_ADDRESS)

/** \brief 6204, MAC MDIO Data */
#define LETH0_PORT3_CORE_MAC_MDIO_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_MDIO_DATA*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_MDIO_DATA */
#define LETH0_PORT3_MAC_MDIO_DATA (LETH0_PORT3_CORE_MAC_MDIO_DATA)

/** \brief 6204, B10T1S Debug Mode */
#define LETH0_PORT3_CORE_B10T1S_DEBUG_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_DEBUG_MODE */
#define LETH0_PORT3_B10T1S_DEBUG_MODE (LETH0_PORT3_CORE_B10T1S_DEBUG_MODE)

/** \brief 6204, B10T1S PCS Ctrl */
#define LETH0_PORT3_CORE_B10T1S_PCS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PCS_CTRL */
#define LETH0_PORT3_B10T1S_PCS_CTRL (LETH0_PORT3_CORE_B10T1S_PCS_CTRL)

/** \brief 6204, B10T1S PCS Diag 1 */
#define LETH0_PORT3_CORE_B10T1S_PCS_DIAG_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_1*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PCS_DIAG_1 */
#define LETH0_PORT3_B10T1S_PCS_DIAG_1 (LETH0_PORT3_CORE_B10T1S_PCS_DIAG_1)

/** \brief 6204, B10T1S PCS Diag 2 */
#define LETH0_PORT3_CORE_B10T1S_PCS_DIAG_2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_2*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PCS_DIAG_2 */
#define LETH0_PORT3_B10T1S_PCS_DIAG_2 (LETH0_PORT3_CORE_B10T1S_PCS_DIAG_2)

/** \brief 6204, B10T1S PCS Jab Timer */
#define LETH0_PORT3_CORE_B10T1S_PCS_JAB_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PCS_JAB_TIMER */
#define LETH0_PORT3_B10T1S_PCS_JAB_TIMER (LETH0_PORT3_CORE_B10T1S_PCS_JAB_TIMER)

/** \brief 6204, B10T1S PCS Sts */
#define LETH0_PORT3_CORE_B10T1S_PCS_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PCS_STS*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PCS_STS */
#define LETH0_PORT3_B10T1S_PCS_STS (LETH0_PORT3_CORE_B10T1S_PCS_STS)

/** \brief 6204, B10T1S PLCA Ctrl */
#define LETH0_PORT3_CORE_B10T1S_PLCA_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PLCA_CTRL */
#define LETH0_PORT3_B10T1S_PLCA_CTRL (LETH0_PORT3_CORE_B10T1S_PLCA_CTRL)

/** \brief 6204, B10T1S PLCA Node Ctrl */
#define LETH0_PORT3_CORE_B10T1S_PLCA_NODE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PLCA_NODE_CTRL */
#define LETH0_PORT3_B10T1S_PLCA_NODE_CTRL (LETH0_PORT3_CORE_B10T1S_PLCA_NODE_CTRL)

/** \brief 6204, B10T1S PLCA Sts */
#define LETH0_PORT3_CORE_B10T1S_PLCA_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PLCA_STS */
#define LETH0_PORT3_B10T1S_PLCA_STS (LETH0_PORT3_CORE_B10T1S_PLCA_STS)

/** \brief 6204, B10T1S PLCA Timer */
#define LETH0_PORT3_CORE_B10T1S_PLCA_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PLCA_TIMER */
#define LETH0_PORT3_B10T1S_PLCA_TIMER (LETH0_PORT3_CORE_B10T1S_PLCA_TIMER)

/** \brief 6204, B10T1S PMA Ctrl */
#define LETH0_PORT3_CORE_B10T1S_PMA_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PMA_CTRL */
#define LETH0_PORT3_B10T1S_PMA_CTRL (LETH0_PORT3_CORE_B10T1S_PMA_CTRL)

/** \brief 6204, B10T1S PMA Extnd Ability */
#define LETH0_PORT3_CORE_B10T1S_PMA_EXTND_ABILITY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PMA_EXTND_ABILITY */
#define LETH0_PORT3_B10T1S_PMA_EXTND_ABILITY (LETH0_PORT3_CORE_B10T1S_PMA_EXTND_ABILITY)

/** \brief 6204, B10T1S PMA PMD Ctrl */
#define LETH0_PORT3_CORE_B10T1S_PMA_PMD_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PMA_PMD_CTRL */
#define LETH0_PORT3_B10T1S_PMA_PMD_CTRL (LETH0_PORT3_CORE_B10T1S_PMA_PMD_CTRL)

/** \brief 6204, B10T1S PMA Sts */
#define LETH0_PORT3_CORE_B10T1S_PMA_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_STS*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PMA_STS */
#define LETH0_PORT3_B10T1S_PMA_STS (LETH0_PORT3_CORE_B10T1S_PMA_STS)

/** \brief 6204, B10T1S PMA Tst Mode Ctrl */
#define LETH0_PORT3_CORE_B10T1S_PMA_TST_MODE_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL*)0xF9416204u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_B10T1S_PMA_TST_MODE_CTRL */
#define LETH0_PORT3_B10T1S_PMA_TST_MODE_CTRL (LETH0_PORT3_CORE_B10T1S_PMA_TST_MODE_CTRL)

/** \brief 6220, MAC 10BT1S Ctrl Sts */
#define LETH0_PORT3_CORE_MAC_10BT1S_CTRL_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS*)0xF9416220u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_10BT1S_CTRL_STS */
#define LETH0_PORT3_MAC_10BT1S_CTRL_STS (LETH0_PORT3_CORE_MAC_10BT1S_CTRL_STS)

/** \brief 6230, MAC CSR SW Ctrl */
#define LETH0_PORT3_CORE_MAC_CSR_SW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL*)0xF9416230u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_CSR_SW_CTRL */
#define LETH0_PORT3_MAC_CSR_SW_CTRL (LETH0_PORT3_CORE_MAC_CSR_SW_CTRL)

/** \brief 6238, MAC Ext Cfg1 */
#define LETH0_PORT3_CORE_MAC_EXT_CFG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_EXT_CFG1*)0xF9416238u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_EXT_CFG1 */
#define LETH0_PORT3_MAC_EXT_CFG1 (LETH0_PORT3_CORE_MAC_EXT_CFG1)

/** \brief 6240, MAC Presn Time ns */
#define LETH0_PORT3_CORE_MAC_PRESN_TIME_NS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_NS*)0xF9416240u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PRESN_TIME_NS */
#define LETH0_PORT3_MAC_PRESN_TIME_NS (LETH0_PORT3_CORE_MAC_PRESN_TIME_NS)

/** \brief 6244, MAC Presn Time Updt */
#define LETH0_PORT3_CORE_MAC_PRESN_TIME_UPDT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_UPDT*)0xF9416244u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PRESN_TIME_UPDT */
#define LETH0_PORT3_MAC_PRESN_TIME_UPDT (LETH0_PORT3_CORE_MAC_PRESN_TIME_UPDT)

/** \brief 6300, MAC Address0 High */
#define LETH0_PORT3_CORE_MAC_ADDRESS0_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH*)0xF9416300u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_ADDRESS0_HIGH */
#define LETH0_PORT3_MAC_ADDRESS0_HIGH (LETH0_PORT3_CORE_MAC_ADDRESS0_HIGH)

/** \brief 6304, MAC Address0 Low */
#define LETH0_PORT3_CORE_MAC_ADDRESS0_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS0_LOW*)0xF9416304u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_ADDRESS0_LOW */
#define LETH0_PORT3_MAC_ADDRESS0_LOW (LETH0_PORT3_CORE_MAC_ADDRESS0_LOW)

/** \brief 6308, MAC Address1 High */
#define LETH0_PORT3_CORE_MAC_ADDRESS1_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH*)0xF9416308u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_ADDRESS1_HIGH */
#define LETH0_PORT3_MAC_ADDRESS1_HIGH (LETH0_PORT3_CORE_MAC_ADDRESS1_HIGH)

/** \brief 630C, MAC Address1 Low */
#define LETH0_PORT3_CORE_MAC_ADDRESS1_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_ADDRESS1_LOW*)0xF941630Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_ADDRESS1_LOW */
#define LETH0_PORT3_MAC_ADDRESS1_LOW (LETH0_PORT3_CORE_MAC_ADDRESS1_LOW)

/** \brief 6700, MMC Control */
#define LETH0_PORT3_CORE_MMC_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_CONTROL*)0xF9416700u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MMC_CONTROL */
#define LETH0_PORT3_MMC_CONTROL (LETH0_PORT3_CORE_MMC_CONTROL)

/** \brief 6704, MMC Rx Interrupt */
#define LETH0_PORT3_CORE_MMC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT*)0xF9416704u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MMC_RX_INTERRUPT */
#define LETH0_PORT3_MMC_RX_INTERRUPT (LETH0_PORT3_CORE_MMC_RX_INTERRUPT)

/** \brief 6708, MMC Tx Interrupt */
#define LETH0_PORT3_CORE_MMC_TX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT*)0xF9416708u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MMC_TX_INTERRUPT */
#define LETH0_PORT3_MMC_TX_INTERRUPT (LETH0_PORT3_CORE_MMC_TX_INTERRUPT)

/** \brief 670C, MMC Rx Interrupt Mask */
#define LETH0_PORT3_CORE_MMC_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK*)0xF941670Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MMC_RX_INTERRUPT_MASK */
#define LETH0_PORT3_MMC_RX_INTERRUPT_MASK (LETH0_PORT3_CORE_MMC_RX_INTERRUPT_MASK)

/** \brief 6710, MMC Tx Interrupt Mask */
#define LETH0_PORT3_CORE_MMC_TX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK*)0xF9416710u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MMC_TX_INTERRUPT_MASK */
#define LETH0_PORT3_MMC_TX_INTERRUPT_MASK (LETH0_PORT3_CORE_MMC_TX_INTERRUPT_MASK)

/** \brief 6714, Tx Octet Count Good Bad */
#define LETH0_PORT3_CORE_TX_OCTET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD*)0xF9416714u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_OCTET_COUNT_GOOD_BAD */
#define LETH0_PORT3_TX_OCTET_COUNT_GOOD_BAD (LETH0_PORT3_CORE_TX_OCTET_COUNT_GOOD_BAD)

/** \brief 6718, Tx Packet Count Good Bad */
#define LETH0_PORT3_CORE_TX_PACKET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD*)0xF9416718u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_PACKET_COUNT_GOOD_BAD */
#define LETH0_PORT3_TX_PACKET_COUNT_GOOD_BAD (LETH0_PORT3_CORE_TX_PACKET_COUNT_GOOD_BAD)

/** \brief 671C, Tx Broadcast Packets Good */
#define LETH0_PORT3_CORE_TX_BROADCAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD*)0xF941671Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_BROADCAST_PACKETS_GOOD */
#define LETH0_PORT3_TX_BROADCAST_PACKETS_GOOD (LETH0_PORT3_CORE_TX_BROADCAST_PACKETS_GOOD)

/** \brief 6720, Tx Multicast Packets Good */
#define LETH0_PORT3_CORE_TX_MULTICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD*)0xF9416720u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_MULTICAST_PACKETS_GOOD */
#define LETH0_PORT3_TX_MULTICAST_PACKETS_GOOD (LETH0_PORT3_CORE_TX_MULTICAST_PACKETS_GOOD)

/** \brief 6724, Tx 64Octets Packets Good Bad */
#define LETH0_PORT3_CORE_TX_64OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD*)0xF9416724u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_64OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_TX_64OCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_TX_64OCTETS_PACKETS_GOOD_BAD)

/** \brief 6728, Tx 65To127Octets Packets Good Bad */
#define LETH0_PORT3_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD*)0xF9416728u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_TX_65TO127OCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD)

/** \brief 672C, Tx 128To255Octets Packets Good Bad */
#define LETH0_PORT3_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD*)0xF941672Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_TX_128TO255OCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD)

/** \brief 6730, Tx 256To511Octets Packets Good Bad */
#define LETH0_PORT3_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD*)0xF9416730u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_TX_256TO511OCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD)

/** \brief 6734, Tx 512To1023Octets Packets Good Bad */
#define LETH0_PORT3_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD*)0xF9416734u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_TX_512TO1023OCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD)

/** \brief 6738, Tx 1024ToMaxOctets Packets Good Bad */
#define LETH0_PORT3_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD*)0xF9416738u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

/** \brief 673C, Tx Unicast Packets Good Bad */
#define LETH0_PORT3_CORE_TX_UNICAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD*)0xF941673Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_UNICAST_PACKETS_GOOD_BAD */
#define LETH0_PORT3_TX_UNICAST_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_TX_UNICAST_PACKETS_GOOD_BAD)

/** \brief 6740, Tx Multicast Packets Good Bad */
#define LETH0_PORT3_CORE_TX_MULTICAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD*)0xF9416740u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_MULTICAST_PACKETS_GOOD_BAD */
#define LETH0_PORT3_TX_MULTICAST_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_TX_MULTICAST_PACKETS_GOOD_BAD)

/** \brief 6744, Tx Broadcast Packets Good Bad */
#define LETH0_PORT3_CORE_TX_BROADCAST_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD*)0xF9416744u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_BROADCAST_PACKETS_GOOD_BAD */
#define LETH0_PORT3_TX_BROADCAST_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_TX_BROADCAST_PACKETS_GOOD_BAD)

/** \brief 6748, Tx Underflow Error Packets */
#define LETH0_PORT3_CORE_TX_UNDERFLOW_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS*)0xF9416748u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_UNDERFLOW_ERROR_PACKETS */
#define LETH0_PORT3_TX_UNDERFLOW_ERROR_PACKETS (LETH0_PORT3_CORE_TX_UNDERFLOW_ERROR_PACKETS)

/** \brief 674C, Tx Single Collision Good Packets */
#define LETH0_PORT3_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS*)0xF941674Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS */
#define LETH0_PORT3_TX_SINGLE_COLLISION_GOOD_PACKETS (LETH0_PORT3_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS)

/** \brief 6750, Tx Multiple Collision Good Packets */
#define LETH0_PORT3_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS*)0xF9416750u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS */
#define LETH0_PORT3_TX_MULTIPLE_COLLISION_GOOD_PACKETS (LETH0_PORT3_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS)

/** \brief 6754, Tx Deferred Packets */
#define LETH0_PORT3_CORE_TX_DEFERRED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_DEFERRED_PACKETS*)0xF9416754u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_DEFERRED_PACKETS */
#define LETH0_PORT3_TX_DEFERRED_PACKETS (LETH0_PORT3_CORE_TX_DEFERRED_PACKETS)

/** \brief 6758, Tx Late Collision Packets */
#define LETH0_PORT3_CORE_TX_LATE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_LATE_COLLISION_PACKETS*)0xF9416758u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_LATE_COLLISION_PACKETS */
#define LETH0_PORT3_TX_LATE_COLLISION_PACKETS (LETH0_PORT3_CORE_TX_LATE_COLLISION_PACKETS)

/** \brief 675C, Tx Excessive Collision Packets */
#define LETH0_PORT3_CORE_TX_EXCESSIVE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS*)0xF941675Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_EXCESSIVE_COLLISION_PACKETS */
#define LETH0_PORT3_TX_EXCESSIVE_COLLISION_PACKETS (LETH0_PORT3_CORE_TX_EXCESSIVE_COLLISION_PACKETS)

/** \brief 6760, Tx Carrier Error Packets */
#define LETH0_PORT3_CORE_TX_CARRIER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS*)0xF9416760u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_CARRIER_ERROR_PACKETS */
#define LETH0_PORT3_TX_CARRIER_ERROR_PACKETS (LETH0_PORT3_CORE_TX_CARRIER_ERROR_PACKETS)

/** \brief 6764, Tx Octet Count Good */
#define LETH0_PORT3_CORE_TX_OCTET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD*)0xF9416764u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_OCTET_COUNT_GOOD */
#define LETH0_PORT3_TX_OCTET_COUNT_GOOD (LETH0_PORT3_CORE_TX_OCTET_COUNT_GOOD)

/** \brief 6768, Tx Packet Count Good */
#define LETH0_PORT3_CORE_TX_PACKET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD*)0xF9416768u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_PACKET_COUNT_GOOD */
#define LETH0_PORT3_TX_PACKET_COUNT_GOOD (LETH0_PORT3_CORE_TX_PACKET_COUNT_GOOD)

/** \brief 676C, Tx Excessive Deferral Error */
#define LETH0_PORT3_CORE_TX_EXCESSIVE_DEFERRAL_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR*)0xF941676Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_EXCESSIVE_DEFERRAL_ERROR */
#define LETH0_PORT3_TX_EXCESSIVE_DEFERRAL_ERROR (LETH0_PORT3_CORE_TX_EXCESSIVE_DEFERRAL_ERROR)

/** \brief 6770, Tx Pause Packets */
#define LETH0_PORT3_CORE_TX_PAUSE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_PAUSE_PACKETS*)0xF9416770u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_PAUSE_PACKETS */
#define LETH0_PORT3_TX_PAUSE_PACKETS (LETH0_PORT3_CORE_TX_PAUSE_PACKETS)

/** \brief 6774, Tx VLAN Packets Good */
#define LETH0_PORT3_CORE_TX_VLAN_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_VLAN_PACKETS_GOOD*)0xF9416774u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_VLAN_PACKETS_GOOD */
#define LETH0_PORT3_TX_VLAN_PACKETS_GOOD (LETH0_PORT3_CORE_TX_VLAN_PACKETS_GOOD)

/** \brief 6778, Tx OSize Packets Good */
#define LETH0_PORT3_CORE_TX_OSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_TX_OSIZE_PACKETS_GOOD*)0xF9416778u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_TX_OSIZE_PACKETS_GOOD */
#define LETH0_PORT3_TX_OSIZE_PACKETS_GOOD (LETH0_PORT3_CORE_TX_OSIZE_PACKETS_GOOD)

/** \brief 6780, Rx Packets Count Good Bad */
#define LETH0_PORT3_CORE_RX_PACKETS_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_PACKETS_COUNT_GOOD_BAD*)0xF9416780u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_PACKETS_COUNT_GOOD_BAD */
#define LETH0_PORT3_RX_PACKETS_COUNT_GOOD_BAD (LETH0_PORT3_CORE_RX_PACKETS_COUNT_GOOD_BAD)

/** \brief 6784, Rx Octet Count Good Bad */
#define LETH0_PORT3_CORE_RX_OCTET_COUNT_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD*)0xF9416784u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_OCTET_COUNT_GOOD_BAD */
#define LETH0_PORT3_RX_OCTET_COUNT_GOOD_BAD (LETH0_PORT3_CORE_RX_OCTET_COUNT_GOOD_BAD)

/** \brief 6788, Rx Octet Count Good */
#define LETH0_PORT3_CORE_RX_OCTET_COUNT_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD*)0xF9416788u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_OCTET_COUNT_GOOD */
#define LETH0_PORT3_RX_OCTET_COUNT_GOOD (LETH0_PORT3_CORE_RX_OCTET_COUNT_GOOD)

/** \brief 678C, Rx Broadcast Packets Good */
#define LETH0_PORT3_CORE_RX_BROADCAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD*)0xF941678Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_BROADCAST_PACKETS_GOOD */
#define LETH0_PORT3_RX_BROADCAST_PACKETS_GOOD (LETH0_PORT3_CORE_RX_BROADCAST_PACKETS_GOOD)

/** \brief 6790, Rx Multicast Packets Good */
#define LETH0_PORT3_CORE_RX_MULTICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD*)0xF9416790u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_MULTICAST_PACKETS_GOOD */
#define LETH0_PORT3_RX_MULTICAST_PACKETS_GOOD (LETH0_PORT3_CORE_RX_MULTICAST_PACKETS_GOOD)

/** \brief 6794, Rx CRC Error Packets */
#define LETH0_PORT3_CORE_RX_CRC_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_CRC_ERROR_PACKETS*)0xF9416794u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_CRC_ERROR_PACKETS */
#define LETH0_PORT3_RX_CRC_ERROR_PACKETS (LETH0_PORT3_CORE_RX_CRC_ERROR_PACKETS)

/** \brief 6798, Rx Alignment Error Packets */
#define LETH0_PORT3_CORE_RX_ALIGNMENT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS*)0xF9416798u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_ALIGNMENT_ERROR_PACKETS */
#define LETH0_PORT3_RX_ALIGNMENT_ERROR_PACKETS (LETH0_PORT3_CORE_RX_ALIGNMENT_ERROR_PACKETS)

/** \brief 679C, Rx Runt Error Packets */
#define LETH0_PORT3_CORE_RX_RUNT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_RUNT_ERROR_PACKETS*)0xF941679Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_RUNT_ERROR_PACKETS */
#define LETH0_PORT3_RX_RUNT_ERROR_PACKETS (LETH0_PORT3_CORE_RX_RUNT_ERROR_PACKETS)

/** \brief 67A0, Rx Jabber Error Packets */
#define LETH0_PORT3_CORE_RX_JABBER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_JABBER_ERROR_PACKETS*)0xF94167A0u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_JABBER_ERROR_PACKETS */
#define LETH0_PORT3_RX_JABBER_ERROR_PACKETS (LETH0_PORT3_CORE_RX_JABBER_ERROR_PACKETS)

/** \brief 67A4, Rx Undersize Packets Good */
#define LETH0_PORT3_CORE_RX_UNDERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD*)0xF94167A4u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_UNDERSIZE_PACKETS_GOOD */
#define LETH0_PORT3_RX_UNDERSIZE_PACKETS_GOOD (LETH0_PORT3_CORE_RX_UNDERSIZE_PACKETS_GOOD)

/** \brief 67A8, Rx Oversize Packets Good */
#define LETH0_PORT3_CORE_RX_OVERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD*)0xF94167A8u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_OVERSIZE_PACKETS_GOOD */
#define LETH0_PORT3_RX_OVERSIZE_PACKETS_GOOD (LETH0_PORT3_CORE_RX_OVERSIZE_PACKETS_GOOD)

/** \brief 67AC, Rx 64Octets Packets Good Bad */
#define LETH0_PORT3_CORE_RX_64OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD*)0xF94167ACu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_64OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_RX_64OCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_RX_64OCTETS_PACKETS_GOOD_BAD)

/** \brief 67B0, Rx 65To127Octets Packets Good Bad */
#define LETH0_PORT3_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD*)0xF94167B0u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_RX_65TO127OCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD)

/** \brief 67B4, Rx 128To255Octets Packets Good Bad */
#define LETH0_PORT3_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD*)0xF94167B4u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_RX_128TO255OCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD)

/** \brief 67B8, Rx 256To511Octets Packets Good Bad */
#define LETH0_PORT3_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD*)0xF94167B8u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_RX_256TO511OCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD)

/** \brief 67BC, Rx 512To1023Octets Packets Good Bad */
#define LETH0_PORT3_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD*)0xF94167BCu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_RX_512TO1023OCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD)

/** \brief 67C0, Rx 1024ToMaxOctets Packets Good Bad */
#define LETH0_PORT3_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD*)0xF94167C0u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD */
#define LETH0_PORT3_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

/** \brief 67C4, Rx Unicast Packets Good */
#define LETH0_PORT3_CORE_RX_UNICAST_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD*)0xF94167C4u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_UNICAST_PACKETS_GOOD */
#define LETH0_PORT3_RX_UNICAST_PACKETS_GOOD (LETH0_PORT3_CORE_RX_UNICAST_PACKETS_GOOD)

/** \brief 67C8, Rx Length Error Packets */
#define LETH0_PORT3_CORE_RX_LENGTH_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS*)0xF94167C8u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_LENGTH_ERROR_PACKETS */
#define LETH0_PORT3_RX_LENGTH_ERROR_PACKETS (LETH0_PORT3_CORE_RX_LENGTH_ERROR_PACKETS)

/** \brief 67CC, Rx Out Of Range Type Packets */
#define LETH0_PORT3_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS*)0xF94167CCu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS */
#define LETH0_PORT3_RX_OUT_OF_RANGE_TYPE_PACKETS (LETH0_PORT3_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS)

/** \brief 67D0, Rx Pause Packets */
#define LETH0_PORT3_CORE_RX_PAUSE_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_PAUSE_PACKETS*)0xF94167D0u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_PAUSE_PACKETS */
#define LETH0_PORT3_RX_PAUSE_PACKETS (LETH0_PORT3_CORE_RX_PAUSE_PACKETS)

/** \brief 67D4, Rx FIFO Overflow Packets */
#define LETH0_PORT3_CORE_RX_FIFO_OVERFLOW_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_FIFO_OVERFLOW_PACKETS*)0xF94167D4u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_FIFO_OVERFLOW_PACKETS */
#define LETH0_PORT3_RX_FIFO_OVERFLOW_PACKETS (LETH0_PORT3_CORE_RX_FIFO_OVERFLOW_PACKETS)

/** \brief 67D8, Rx VLAN Packets Good Bad */
#define LETH0_PORT3_CORE_RX_VLAN_PACKETS_GOOD_BAD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD*)0xF94167D8u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_VLAN_PACKETS_GOOD_BAD */
#define LETH0_PORT3_RX_VLAN_PACKETS_GOOD_BAD (LETH0_PORT3_CORE_RX_VLAN_PACKETS_GOOD_BAD)

/** \brief 67DC, Rx Watchdog Error Packets */
#define LETH0_PORT3_CORE_RX_WATCHDOG_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS*)0xF94167DCu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_WATCHDOG_ERROR_PACKETS */
#define LETH0_PORT3_RX_WATCHDOG_ERROR_PACKETS (LETH0_PORT3_CORE_RX_WATCHDOG_ERROR_PACKETS)

/** \brief 67E0, Rx Receive Error Packets */
#define LETH0_PORT3_CORE_RX_RECEIVE_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_RECEIVE_ERROR_PACKETS*)0xF94167E0u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_RECEIVE_ERROR_PACKETS */
#define LETH0_PORT3_RX_RECEIVE_ERROR_PACKETS (LETH0_PORT3_CORE_RX_RECEIVE_ERROR_PACKETS)

/** \brief 67E4, Rx Control Packets Good */
#define LETH0_PORT3_CORE_RX_CONTROL_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RX_CONTROL_PACKETS_GOOD*)0xF94167E4u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RX_CONTROL_PACKETS_GOOD */
#define LETH0_PORT3_RX_CONTROL_PACKETS_GOOD (LETH0_PORT3_CORE_RX_CONTROL_PACKETS_GOOD)

/** \brief 6800, MMC IPC Rx Interrupt Mask */
#define LETH0_PORT3_CORE_MMC_IPC_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK*)0xF9416800u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MMC_IPC_RX_INTERRUPT_MASK */
#define LETH0_PORT3_MMC_IPC_RX_INTERRUPT_MASK (LETH0_PORT3_CORE_MMC_IPC_RX_INTERRUPT_MASK)

/** \brief 6808, MMC IPC Rx Interrupt */
#define LETH0_PORT3_CORE_MMC_IPC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT*)0xF9416808u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MMC_IPC_RX_INTERRUPT */
#define LETH0_PORT3_MMC_IPC_RX_INTERRUPT (LETH0_PORT3_CORE_MMC_IPC_RX_INTERRUPT)

/** \brief 6810, RxIPv4 Good Packets */
#define LETH0_PORT3_CORE_RXIPV4_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_GOOD_PACKETS*)0xF9416810u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV4_GOOD_PACKETS */
#define LETH0_PORT3_RXIPV4_GOOD_PACKETS (LETH0_PORT3_CORE_RXIPV4_GOOD_PACKETS)

/** \brief 6814, RxIPv4 Header Error Packets */
#define LETH0_PORT3_CORE_RXIPV4_HEADER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS*)0xF9416814u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV4_HEADER_ERROR_PACKETS */
#define LETH0_PORT3_RXIPV4_HEADER_ERROR_PACKETS (LETH0_PORT3_CORE_RXIPV4_HEADER_ERROR_PACKETS)

/** \brief 6818, RxIPv4 No Payload Packets */
#define LETH0_PORT3_CORE_RXIPV4_NO_PAYLOAD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS*)0xF9416818u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV4_NO_PAYLOAD_PACKETS */
#define LETH0_PORT3_RXIPV4_NO_PAYLOAD_PACKETS (LETH0_PORT3_CORE_RXIPV4_NO_PAYLOAD_PACKETS)

/** \brief 681C, RxIPv4 Fragmented Packets */
#define LETH0_PORT3_CORE_RXIPV4_FRAGMENTED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS*)0xF941681Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV4_FRAGMENTED_PACKETS */
#define LETH0_PORT3_RXIPV4_FRAGMENTED_PACKETS (LETH0_PORT3_CORE_RXIPV4_FRAGMENTED_PACKETS)

/** \brief 6820, RxIPv4 UDP Checksum Disabled Packets */
#define LETH0_PORT3_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS*)0xF9416820u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS */
#define LETH0_PORT3_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS (LETH0_PORT3_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS)

/** \brief 6824, RxIPv6 Good Packets */
#define LETH0_PORT3_CORE_RXIPV6_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_GOOD_PACKETS*)0xF9416824u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV6_GOOD_PACKETS */
#define LETH0_PORT3_RXIPV6_GOOD_PACKETS (LETH0_PORT3_CORE_RXIPV6_GOOD_PACKETS)

/** \brief 6828, RxIPv6 Header Error Packets */
#define LETH0_PORT3_CORE_RXIPV6_HEADER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS*)0xF9416828u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV6_HEADER_ERROR_PACKETS */
#define LETH0_PORT3_RXIPV6_HEADER_ERROR_PACKETS (LETH0_PORT3_CORE_RXIPV6_HEADER_ERROR_PACKETS)

/** \brief 682C, RxIPv6 No Payload Packets */
#define LETH0_PORT3_CORE_RXIPV6_NO_PAYLOAD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS*)0xF941682Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV6_NO_PAYLOAD_PACKETS */
#define LETH0_PORT3_RXIPV6_NO_PAYLOAD_PACKETS (LETH0_PORT3_CORE_RXIPV6_NO_PAYLOAD_PACKETS)

/** \brief 6830, RxUDP Good Packets */
#define LETH0_PORT3_CORE_RXUDP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_GOOD_PACKETS*)0xF9416830u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXUDP_GOOD_PACKETS */
#define LETH0_PORT3_RXUDP_GOOD_PACKETS (LETH0_PORT3_CORE_RXUDP_GOOD_PACKETS)

/** \brief 6834, RxUDP Error Packets */
#define LETH0_PORT3_CORE_RXUDP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_ERROR_PACKETS*)0xF9416834u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXUDP_ERROR_PACKETS */
#define LETH0_PORT3_RXUDP_ERROR_PACKETS (LETH0_PORT3_CORE_RXUDP_ERROR_PACKETS)

/** \brief 6838, RxTCP Good Packets */
#define LETH0_PORT3_CORE_RXTCP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_GOOD_PACKETS*)0xF9416838u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXTCP_GOOD_PACKETS */
#define LETH0_PORT3_RXTCP_GOOD_PACKETS (LETH0_PORT3_CORE_RXTCP_GOOD_PACKETS)

/** \brief 683C, RxTCP Error Packets */
#define LETH0_PORT3_CORE_RXTCP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_ERROR_PACKETS*)0xF941683Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXTCP_ERROR_PACKETS */
#define LETH0_PORT3_RXTCP_ERROR_PACKETS (LETH0_PORT3_CORE_RXTCP_ERROR_PACKETS)

/** \brief 6840, RxICMP Good Packets */
#define LETH0_PORT3_CORE_RXICMP_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_GOOD_PACKETS*)0xF9416840u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXICMP_GOOD_PACKETS */
#define LETH0_PORT3_RXICMP_GOOD_PACKETS (LETH0_PORT3_CORE_RXICMP_GOOD_PACKETS)

/** \brief 6844, RxICMP Error Packets */
#define LETH0_PORT3_CORE_RXICMP_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_ERROR_PACKETS*)0xF9416844u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXICMP_ERROR_PACKETS */
#define LETH0_PORT3_RXICMP_ERROR_PACKETS (LETH0_PORT3_CORE_RXICMP_ERROR_PACKETS)

/** \brief 6850, RxIPv4 Good Octets */
#define LETH0_PORT3_CORE_RXIPV4_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_GOOD_OCTETS*)0xF9416850u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV4_GOOD_OCTETS */
#define LETH0_PORT3_RXIPV4_GOOD_OCTETS (LETH0_PORT3_CORE_RXIPV4_GOOD_OCTETS)

/** \brief 6854, RxIPv4 Header Error Octets */
#define LETH0_PORT3_CORE_RXIPV4_HEADER_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS*)0xF9416854u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV4_HEADER_ERROR_OCTETS */
#define LETH0_PORT3_RXIPV4_HEADER_ERROR_OCTETS (LETH0_PORT3_CORE_RXIPV4_HEADER_ERROR_OCTETS)

/** \brief 6858, RxIPv4 No Payload Octets */
#define LETH0_PORT3_CORE_RXIPV4_NO_PAYLOAD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS*)0xF9416858u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV4_NO_PAYLOAD_OCTETS */
#define LETH0_PORT3_RXIPV4_NO_PAYLOAD_OCTETS (LETH0_PORT3_CORE_RXIPV4_NO_PAYLOAD_OCTETS)

/** \brief 685C, RxIPv4 Fragmented Octets */
#define LETH0_PORT3_CORE_RXIPV4_FRAGMENTED_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS*)0xF941685Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV4_FRAGMENTED_OCTETS */
#define LETH0_PORT3_RXIPV4_FRAGMENTED_OCTETS (LETH0_PORT3_CORE_RXIPV4_FRAGMENTED_OCTETS)

/** \brief 6860, RxIPv4 UDP Checksum Disable Octets */
#define LETH0_PORT3_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS*)0xF9416860u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS */
#define LETH0_PORT3_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS (LETH0_PORT3_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS)

/** \brief 6864, RxIPv6 Good Octets */
#define LETH0_PORT3_CORE_RXIPV6_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_GOOD_OCTETS*)0xF9416864u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV6_GOOD_OCTETS */
#define LETH0_PORT3_RXIPV6_GOOD_OCTETS (LETH0_PORT3_CORE_RXIPV6_GOOD_OCTETS)

/** \brief 6868, RxIPv6 Header Error Octets */
#define LETH0_PORT3_CORE_RXIPV6_HEADER_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS*)0xF9416868u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV6_HEADER_ERROR_OCTETS */
#define LETH0_PORT3_RXIPV6_HEADER_ERROR_OCTETS (LETH0_PORT3_CORE_RXIPV6_HEADER_ERROR_OCTETS)

/** \brief 686C, RxIPv6 No Payload Octets */
#define LETH0_PORT3_CORE_RXIPV6_NO_PAYLOAD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS*)0xF941686Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXIPV6_NO_PAYLOAD_OCTETS */
#define LETH0_PORT3_RXIPV6_NO_PAYLOAD_OCTETS (LETH0_PORT3_CORE_RXIPV6_NO_PAYLOAD_OCTETS)

/** \brief 6870, RxUDP Good Octets */
#define LETH0_PORT3_CORE_RXUDP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_GOOD_OCTETS*)0xF9416870u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXUDP_GOOD_OCTETS */
#define LETH0_PORT3_RXUDP_GOOD_OCTETS (LETH0_PORT3_CORE_RXUDP_GOOD_OCTETS)

/** \brief 6874, RxUDP Error Octets */
#define LETH0_PORT3_CORE_RXUDP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXUDP_ERROR_OCTETS*)0xF9416874u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXUDP_ERROR_OCTETS */
#define LETH0_PORT3_RXUDP_ERROR_OCTETS (LETH0_PORT3_CORE_RXUDP_ERROR_OCTETS)

/** \brief 6878, RxTCP Good Octets */
#define LETH0_PORT3_CORE_RXTCP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_GOOD_OCTETS*)0xF9416878u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXTCP_GOOD_OCTETS */
#define LETH0_PORT3_RXTCP_GOOD_OCTETS (LETH0_PORT3_CORE_RXTCP_GOOD_OCTETS)

/** \brief 687C, RxTCP Error Octets */
#define LETH0_PORT3_CORE_RXTCP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXTCP_ERROR_OCTETS*)0xF941687Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXTCP_ERROR_OCTETS */
#define LETH0_PORT3_RXTCP_ERROR_OCTETS (LETH0_PORT3_CORE_RXTCP_ERROR_OCTETS)

/** \brief 6880, RxICMP Good Octets */
#define LETH0_PORT3_CORE_RXICMP_GOOD_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_GOOD_OCTETS*)0xF9416880u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXICMP_GOOD_OCTETS */
#define LETH0_PORT3_RXICMP_GOOD_OCTETS (LETH0_PORT3_CORE_RXICMP_GOOD_OCTETS)

/** \brief 6884, RxICMP Error Octets */
#define LETH0_PORT3_CORE_RXICMP_ERROR_OCTETS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_RXICMP_ERROR_OCTETS*)0xF9416884u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_RXICMP_ERROR_OCTETS */
#define LETH0_PORT3_RXICMP_ERROR_OCTETS (LETH0_PORT3_CORE_RXICMP_ERROR_OCTETS)

/** \brief 6A70, MAC Indir Access Ctrl */
#define LETH0_PORT3_CORE_MAC_INDIR_ACCESS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL*)0xF9416A70u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_INDIR_ACCESS_CTRL */
#define LETH0_PORT3_MAC_INDIR_ACCESS_CTRL (LETH0_PORT3_CORE_MAC_INDIR_ACCESS_CTRL)

/** \brief 6A74, MAC Indir Access Data */
#define LETH0_PORT3_CORE_MAC_INDIR_ACCESS_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_DATA*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_INDIR_ACCESS_DATA */
#define LETH0_PORT3_MAC_INDIR_ACCESS_DATA (LETH0_PORT3_CORE_MAC_INDIR_ACCESS_DATA)

/** \brief 6A74, MAC DPCSel IndReg0 */
#define LETH0_PORT3_CORE_MAC_DPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_DPCSEL_INDREG0 */
#define LETH0_PORT3_MAC_DPCSEL_INDREG0 (LETH0_PORT3_CORE_MAC_DPCSEL_INDREG0)

/** \brief 6A74, MAC DPCSel IndReg1 */
#define LETH0_PORT3_CORE_MAC_DPCSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_DPCSEL_INDREG1 */
#define LETH0_PORT3_MAC_DPCSEL_INDREG1 (LETH0_PORT3_CORE_MAC_DPCSEL_INDREG1)

/** \brief 6A74, MAC FPCSel IndReg0 */
#define LETH0_PORT3_CORE_MAC_FPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_FPCSEL_INDREG0 */
#define LETH0_PORT3_MAC_FPCSEL_INDREG0 (LETH0_PORT3_CORE_MAC_FPCSEL_INDREG0)

/** \brief 6A74, MAC PCStatus Filter Event IndReg */
#define LETH0_PORT3_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG */
#define LETH0_PORT3_MAC_FILTER_EVENT_INDREG (LETH0_PORT3_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG)

/** \brief 6A74, MAC PCCtrl IndReg0 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG0 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG0 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG0)

/** \brief 6A74, MAC PCCtrl IndReg1 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG1 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG1 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG1)

/** \brief 6A74, MAC PCCtrl IndReg10 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG10 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG10 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG10)

/** \brief 6A74, MAC PCCtrl IndReg11 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG11 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG11 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG11)

/** \brief 6A74, MAC PCCtrl IndReg12 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG12 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG12 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG12)

/** \brief 6A74, MAC PCCtrl IndReg13 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG13 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG13 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG13)

/** \brief 6A74, MAC PCCtrl IndReg14 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG14 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG14 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG14)

/** \brief 6A74, MAC PCCtrl IndReg15 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG15 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG15 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG15)

/** \brief 6A74, MAC PCCtrl IndReg2 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG2 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG2 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG2)

/** \brief 6A74, MAC PCCtrl IndReg3 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG3 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG3 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG3)

/** \brief 6A74, MAC PCCtrl IndReg4 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG4 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG4 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG4)

/** \brief 6A74, MAC PCCtrl IndReg5 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG5 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG5 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG5)

/** \brief 6A74, MAC PCCtrl IndReg6 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG6 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG6 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG6)

/** \brief 6A74, MAC PCCtrl IndReg7 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG7 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG7 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG7)

/** \brief 6A74, MAC PCCtrl IndReg8 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG8 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG8 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG8)

/** \brief 6A74, MAC PCCtrl IndReg9 */
#define LETH0_PORT3_CORE_MAC_PCCTRL_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCCTRL_INDREG9 */
#define LETH0_PORT3_MAC_PCCTRL_INDREG9 (LETH0_PORT3_CORE_MAC_PCCTRL_INDREG9)

/** \brief 6A74, MAC PCStatus DA IndReg0 */
#define LETH0_PORT3_CORE_MAC_PCSTATUS_DA_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCSTATUS_DA_INDREG0 */
#define LETH0_PORT3_MAC_PCSTATUS_DA_INDREG0 (LETH0_PORT3_CORE_MAC_PCSTATUS_DA_INDREG0)

/** \brief 6A74, MAC PCStatus VLAN IndReg */
#define LETH0_PORT3_CORE_MAC_PCSTATUS_VLAN_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCSTATUS_VLAN_INDREG */
#define LETH0_PORT3_MAC_PCSTATUS_VLAN_INDREG (LETH0_PORT3_CORE_MAC_PCSTATUS_VLAN_INDREG)

/** \brief 6A74, MAC PCntr IndReg0 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG0*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG0 */
#define LETH0_PORT3_MAC_PCNTR_INDREG0 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG0)

/** \brief 6A74, MAC PCntr IndReg1 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG1*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG1 */
#define LETH0_PORT3_MAC_PCNTR_INDREG1 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG1)

/** \brief 6A74, MAC PCntr IndReg10 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG10*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG10 */
#define LETH0_PORT3_MAC_PCNTR_INDREG10 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG10)

/** \brief 6A74, MAC PCntr IndReg11 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG11*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG11 */
#define LETH0_PORT3_MAC_PCNTR_INDREG11 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG11)

/** \brief 6A74, MAC PCntr IndReg12 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG12*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG12 */
#define LETH0_PORT3_MAC_PCNTR_INDREG12 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG12)

/** \brief 6A74, MAC PCntr IndReg13 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG13*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG13 */
#define LETH0_PORT3_MAC_PCNTR_INDREG13 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG13)

/** \brief 6A74, MAC PCntr IndReg14 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG14*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG14 */
#define LETH0_PORT3_MAC_PCNTR_INDREG14 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG14)

/** \brief 6A74, MAC PCntr IndReg15 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG15*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG15 */
#define LETH0_PORT3_MAC_PCNTR_INDREG15 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG15)

/** \brief 6A74, MAC PCntr IndReg2 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG2*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG2 */
#define LETH0_PORT3_MAC_PCNTR_INDREG2 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG2)

/** \brief 6A74, MAC PCntr IndReg3 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG3*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG3 */
#define LETH0_PORT3_MAC_PCNTR_INDREG3 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG3)

/** \brief 6A74, MAC PCntr IndReg4 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG4*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG4 */
#define LETH0_PORT3_MAC_PCNTR_INDREG4 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG4)

/** \brief 6A74, MAC PCntr IndReg5 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG5*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG5 */
#define LETH0_PORT3_MAC_PCNTR_INDREG5 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG5)

/** \brief 6A74, MAC PCntr IndReg6 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG6*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG6 */
#define LETH0_PORT3_MAC_PCNTR_INDREG6 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG6)

/** \brief 6A74, MAC PCntr IndReg7 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG7*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG7 */
#define LETH0_PORT3_MAC_PCNTR_INDREG7 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG7)

/** \brief 6A74, MAC PCntr IndReg8 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG8*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG8 */
#define LETH0_PORT3_MAC_PCNTR_INDREG8 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG8)

/** \brief 6A74, MAC PCntr IndReg9 */
#define LETH0_PORT3_CORE_MAC_PCNTR_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG9*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCNTR_INDREG9 */
#define LETH0_PORT3_MAC_PCNTR_INDREG9 (LETH0_PORT3_CORE_MAC_PCNTR_INDREG9)

/** \brief 6A74, MAC TMRQ Regs0 */
#define LETH0_PORT3_CORE_MAC_TMRQ_REGS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TMRQ_REGS0 */
#define LETH0_PORT3_MAC_TMRQ_REGS0 (LETH0_PORT3_CORE_MAC_TMRQ_REGS0)

/** \brief 6A74, MAC TMRQ Regs1 */
#define LETH0_PORT3_CORE_MAC_TMRQ_REGS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TMRQ_REGS1 */
#define LETH0_PORT3_MAC_TMRQ_REGS1 (LETH0_PORT3_CORE_MAC_TMRQ_REGS1)

/** \brief 6A74, MAC TMRQ Regs2 */
#define LETH0_PORT3_CORE_MAC_TMRQ_REGS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TMRQ_REGS2 */
#define LETH0_PORT3_MAC_TMRQ_REGS2 (LETH0_PORT3_CORE_MAC_TMRQ_REGS2)

/** \brief 6A74, MAC TMRQ Regs3 */
#define LETH0_PORT3_CORE_MAC_TMRQ_REGS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TMRQ_REGS3 */
#define LETH0_PORT3_MAC_TMRQ_REGS3 (LETH0_PORT3_CORE_MAC_TMRQ_REGS3)

/** \brief 6A74, MAC TMRQ Regs4 */
#define LETH0_PORT3_CORE_MAC_TMRQ_REGS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TMRQ_REGS4 */
#define LETH0_PORT3_MAC_TMRQ_REGS4 (LETH0_PORT3_CORE_MAC_TMRQ_REGS4)

/** \brief 6A74, MAC TMRQ Regs5 */
#define LETH0_PORT3_CORE_MAC_TMRQ_REGS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TMRQ_REGS5 */
#define LETH0_PORT3_MAC_TMRQ_REGS5 (LETH0_PORT3_CORE_MAC_TMRQ_REGS5)

/** \brief 6A74, MAC TMRQ Regs6 */
#define LETH0_PORT3_CORE_MAC_TMRQ_REGS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TMRQ_REGS6 */
#define LETH0_PORT3_MAC_TMRQ_REGS6 (LETH0_PORT3_CORE_MAC_TMRQ_REGS6)

/** \brief 6A74, MAC TMRQ Regs7 */
#define LETH0_PORT3_CORE_MAC_TMRQ_REGS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TMRQ_REGS7 */
#define LETH0_PORT3_MAC_TMRQ_REGS7 (LETH0_PORT3_CORE_MAC_TMRQ_REGS7)

/** \brief 6A74, MAC VPCSel IndReg0 */
#define LETH0_PORT3_CORE_MAC_VPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0*)0xF9416A74u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_VPCSEL_INDREG0 */
#define LETH0_PORT3_MAC_VPCSEL_INDREG0 (LETH0_PORT3_CORE_MAC_VPCSEL_INDREG0)

/** \brief 6A78, MAC PCTH Intr Enable */
#define LETH0_PORT3_CORE_MAC_PCTH_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE*)0xF9416A78u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCTH_INTR_ENABLE */
#define LETH0_PORT3_MAC_PCTH_INTR_ENABLE (LETH0_PORT3_CORE_MAC_PCTH_INTR_ENABLE)

/** \brief 6A7C, MAC PCTH Intr Status */
#define LETH0_PORT3_CORE_MAC_PCTH_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS*)0xF9416A7Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCTH_INTR_STATUS */
#define LETH0_PORT3_MAC_PCTH_INTR_STATUS (LETH0_PORT3_CORE_MAC_PCTH_INTR_STATUS)

/** \brief 6AA0, MAC PCTW Intr Enable */
#define LETH0_PORT3_CORE_MAC_PCTW_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE*)0xF9416AA0u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCTW_INTR_ENABLE */
#define LETH0_PORT3_MAC_PCTW_INTR_ENABLE (LETH0_PORT3_CORE_MAC_PCTW_INTR_ENABLE)

/** \brief 6AA4, MAC PCTW Intr Status */
#define LETH0_PORT3_CORE_MAC_PCTW_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS*)0xF9416AA4u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PCTW_INTR_STATUS */
#define LETH0_PORT3_MAC_PCTW_INTR_STATUS (LETH0_PORT3_CORE_MAC_PCTW_INTR_STATUS)

/** \brief 6B00, MAC Timestamp Control */
#define LETH0_PORT3_CORE_MAC_TIMESTAMP_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL*)0xF9416B00u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TIMESTAMP_CONTROL */
#define LETH0_PORT3_MAC_TIMESTAMP_CONTROL (LETH0_PORT3_CORE_MAC_TIMESTAMP_CONTROL)

/** \brief 6B04, MAC Sub Second Increment */
#define LETH0_PORT3_CORE_MAC_SUB_SECOND_INCREMENT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT*)0xF9416B04u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_SUB_SECOND_INCREMENT */
#define LETH0_PORT3_MAC_SUB_SECOND_INCREMENT (LETH0_PORT3_CORE_MAC_SUB_SECOND_INCREMENT)

/** \brief 6B08, MAC System Time Seconds */
#define LETH0_PORT3_CORE_MAC_SYSTEM_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS*)0xF9416B08u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_SYSTEM_TIME_SECONDS */
#define LETH0_PORT3_MAC_SYSTEM_TIME_SECONDS (LETH0_PORT3_CORE_MAC_SYSTEM_TIME_SECONDS)

/** \brief 6B0C, MAC System Time Nanoseconds */
#define LETH0_PORT3_CORE_MAC_SYSTEM_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS*)0xF9416B0Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_SYSTEM_TIME_NANOSECONDS */
#define LETH0_PORT3_MAC_SYSTEM_TIME_NANOSECONDS (LETH0_PORT3_CORE_MAC_SYSTEM_TIME_NANOSECONDS)

/** \brief 6B10, MAC System Time Seconds Update */
#define LETH0_PORT3_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE*)0xF9416B10u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE */
#define LETH0_PORT3_MAC_SYSTEM_TIME_SECONDS_UPDATE (LETH0_PORT3_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE)

/** \brief 6B14, MAC System Time Nanoseconds Update */
#define LETH0_PORT3_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE*)0xF9416B14u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE */
#define LETH0_PORT3_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE (LETH0_PORT3_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)

/** \brief 6B18, MAC Timestamp Addend */
#define LETH0_PORT3_CORE_MAC_TIMESTAMP_ADDEND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_ADDEND*)0xF9416B18u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TIMESTAMP_ADDEND */
#define LETH0_PORT3_MAC_TIMESTAMP_ADDEND (LETH0_PORT3_CORE_MAC_TIMESTAMP_ADDEND)

/** \brief 6B1C, MAC System Time Higher Word Seconds */
#define LETH0_PORT3_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS*)0xF9416B1Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS */
#define LETH0_PORT3_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS (LETH0_PORT3_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)

/** \brief 6B20, MAC Timestamp Status */
#define LETH0_PORT3_CORE_MAC_TIMESTAMP_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS*)0xF9416B20u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TIMESTAMP_STATUS */
#define LETH0_PORT3_MAC_TIMESTAMP_STATUS (LETH0_PORT3_CORE_MAC_TIMESTAMP_STATUS)

/** \brief 6B24, MAC Rx Domain Time Incr */
#define LETH0_PORT3_CORE_MAC_RX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR*)0xF9416B24u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_RX_DOMAIN_TIME_INCR */
#define LETH0_PORT3_MAC_RX_DOMAIN_TIME_INCR (LETH0_PORT3_CORE_MAC_RX_DOMAIN_TIME_INCR)

/** \brief 6B28, MAC Tx Domain Time Incr */
#define LETH0_PORT3_CORE_MAC_TX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR*)0xF9416B28u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TX_DOMAIN_TIME_INCR */
#define LETH0_PORT3_MAC_TX_DOMAIN_TIME_INCR (LETH0_PORT3_CORE_MAC_TX_DOMAIN_TIME_INCR)

/** \brief 6B30, MAC Tx Timestamp Status Nanoseconds */
#define LETH0_PORT3_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS*)0xF9416B30u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS */
#define LETH0_PORT3_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS (LETH0_PORT3_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)

/** \brief 6B34, MAC Tx Timestamp Status Seconds */
#define LETH0_PORT3_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS*)0xF9416B34u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS */
#define LETH0_PORT3_MAC_TX_TIMESTAMP_STATUS_SECONDS (LETH0_PORT3_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS)

/** \brief 6B50, MAC Timestamp Ingress Asym Corr */
#define LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR*)0xF9416B50u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR */
#define LETH0_PORT3_MAC_TIMESTAMP_INGRESS_ASYM_CORR (LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR)

/** \brief 6B54, MAC Timestamp Egress Asym Corr */
#define LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR*)0xF9416B54u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR */
#define LETH0_PORT3_MAC_TIMESTAMP_EGRESS_ASYM_CORR (LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR)

/** \brief 6B58, MAC Timestamp Ingress Corr Nanosecond */
#define LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND*)0xF9416B58u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND */
#define LETH0_PORT3_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND (LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)

/** \brief 6B5C, MAC Timestamp Egress Corr Nanosecond */
#define LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND*)0xF9416B5Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND */
#define LETH0_PORT3_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND (LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)

/** \brief 6B60, MAC Timestamp Ingress Corr Subnanosec */
#define LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC*)0xF9416B60u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC */
#define LETH0_PORT3_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC (LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC)

/** \brief 6B64, MAC Timestamp Egress Corr Subnanosec */
#define LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC*)0xF9416B64u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC */
#define LETH0_PORT3_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC (LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC)

/** \brief 6B68, MAC Timestamp Ingress Latency */
#define LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_LATENCY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY*)0xF9416B68u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_LATENCY */
#define LETH0_PORT3_MAC_TIMESTAMP_INGRESS_LATENCY (LETH0_PORT3_CORE_MAC_TIMESTAMP_INGRESS_LATENCY)

/** \brief 6B6C, MAC Timestamp Egress Latency */
#define LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_LATENCY /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY*)0xF9416B6Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_LATENCY */
#define LETH0_PORT3_MAC_TIMESTAMP_EGRESS_LATENCY (LETH0_PORT3_CORE_MAC_TIMESTAMP_EGRESS_LATENCY)

/** \brief 6B70, MAC PPS Control */
#define LETH0_PORT3_CORE_MAC_PPS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL*)0xF9416B70u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PPS_CONTROL */
#define LETH0_PORT3_MAC_PPS_CONTROL (LETH0_PORT3_CORE_MAC_PPS_CONTROL)

/** \brief 6B80, MAC PPS0 Target Time Seconds */
#define LETH0_PORT3_CORE_MAC_PPS0_TARGET_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS*)0xF9416B80u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PPS0_TARGET_TIME_SECONDS */
#define LETH0_PORT3_MAC_PPS0_TARGET_TIME_SECONDS (LETH0_PORT3_CORE_MAC_PPS0_TARGET_TIME_SECONDS)

/** \brief 6B84, MAC PPS0 Target Time Nanoseconds */
#define LETH0_PORT3_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS*)0xF9416B84u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS */
#define LETH0_PORT3_MAC_PPS0_TARGET_TIME_NANOSECONDS (LETH0_PORT3_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS)

/** \brief 6B88, MAC PPS0 Interval */
#define LETH0_PORT3_CORE_MAC_PPS0_INTERVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_INTERVAL*)0xF9416B88u)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PPS0_INTERVAL */
#define LETH0_PORT3_MAC_PPS0_INTERVAL (LETH0_PORT3_CORE_MAC_PPS0_INTERVAL)

/** \brief 6B8C, MAC PPS0 Width */
#define LETH0_PORT3_CORE_MAC_PPS0_WIDTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_CORE_MAC_PPS0_WIDTH*)0xF9416B8Cu)
/** Alias (User Manual Name) for LETH0_PORT3_CORE_MAC_PPS0_WIDTH */
#define LETH0_PORT3_MAC_PPS0_WIDTH (LETH0_PORT3_CORE_MAC_PPS0_WIDTH)

/** \brief 6C00, MTL Operation Mode */
#define LETH0_PORT3_MTL_MTL_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE*)0xF9416C00u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_OPERATION_MODE */
#define LETH0_PORT3_MTL_OPERATION_MODE (LETH0_PORT3_MTL_MTL_OPERATION_MODE)

/** \brief 6C08, MTL DBG CTL */
#define LETH0_PORT3_MTL_MTL_DBG_CTL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_DBG_CTL*)0xF9416C08u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_DBG_CTL */
#define LETH0_PORT3_MTL_DBG_CTL (LETH0_PORT3_MTL_MTL_DBG_CTL)

/** \brief 6C0C, MTL DBG STS */
#define LETH0_PORT3_MTL_MTL_DBG_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_DBG_STS*)0xF9416C0Cu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_DBG_STS */
#define LETH0_PORT3_MTL_DBG_STS (LETH0_PORT3_MTL_MTL_DBG_STS)

/** \brief 6C10, MTL FIFO Debug Data */
#define LETH0_PORT3_MTL_MTL_FIFO_DEBUG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_FIFO_DEBUG_DATA*)0xF9416C10u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_FIFO_DEBUG_DATA */
#define LETH0_PORT3_MTL_FIFO_DEBUG_DATA (LETH0_PORT3_MTL_MTL_FIFO_DEBUG_DATA)

/** \brief 6C20, MTL Interrupt Status */
#define LETH0_PORT3_MTL_MTL_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS*)0xF9416C20u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_INTERRUPT_STATUS */
#define LETH0_PORT3_MTL_INTERRUPT_STATUS (LETH0_PORT3_MTL_MTL_INTERRUPT_STATUS)

/** \brief 6C30, MTL RxQ DMA Map0 */
#define LETH0_PORT3_MTL_MTL_RXQ_DMA_MAP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0*)0xF9416C30u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_RXQ_DMA_MAP0 */
#define LETH0_PORT3_MTL_RXQ_DMA_MAP0 (LETH0_PORT3_MTL_MTL_RXQ_DMA_MAP0)

/** \brief 6C50, MTL EST Control */
#define LETH0_PORT3_MTL_MTL_EST_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_CONTROL*)0xF9416C50u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_EST_CONTROL */
#define LETH0_PORT3_MTL_EST_CONTROL (LETH0_PORT3_MTL_MTL_EST_CONTROL)

/** \brief 6C54, MTL EST Ext Control */
#define LETH0_PORT3_MTL_MTL_EST_EXT_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_EXT_CONTROL*)0xF9416C54u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_EST_EXT_CONTROL */
#define LETH0_PORT3_MTL_EST_EXT_CONTROL (LETH0_PORT3_MTL_MTL_EST_EXT_CONTROL)

/** \brief 6C58, MTL EST Status */
#define LETH0_PORT3_MTL_MTL_EST_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_STATUS*)0xF9416C58u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_EST_STATUS */
#define LETH0_PORT3_MTL_EST_STATUS (LETH0_PORT3_MTL_MTL_EST_STATUS)

/** \brief 6C60, MTL EST Sch Error */
#define LETH0_PORT3_MTL_MTL_EST_SCH_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_SCH_ERROR*)0xF9416C60u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_EST_SCH_ERROR */
#define LETH0_PORT3_MTL_EST_SCH_ERROR (LETH0_PORT3_MTL_MTL_EST_SCH_ERROR)

/** \brief 6C64, MTL EST Frm Size Error */
#define LETH0_PORT3_MTL_MTL_EST_FRM_SIZE_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR*)0xF9416C64u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_EST_FRM_SIZE_ERROR */
#define LETH0_PORT3_MTL_EST_FRM_SIZE_ERROR (LETH0_PORT3_MTL_MTL_EST_FRM_SIZE_ERROR)

/** \brief 6C68, MTL EST Frm Size Capture */
#define LETH0_PORT3_MTL_MTL_EST_FRM_SIZE_CAPTURE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE*)0xF9416C68u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_EST_FRM_SIZE_CAPTURE */
#define LETH0_PORT3_MTL_EST_FRM_SIZE_CAPTURE (LETH0_PORT3_MTL_MTL_EST_FRM_SIZE_CAPTURE)

/** \brief 6C70, MTL EST Intr Enable */
#define LETH0_PORT3_MTL_MTL_EST_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE*)0xF9416C70u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_EST_INTR_ENABLE */
#define LETH0_PORT3_MTL_EST_INTR_ENABLE (LETH0_PORT3_MTL_MTL_EST_INTR_ENABLE)

/** \brief 6C80, MTL EST GCL Control */
#define LETH0_PORT3_MTL_MTL_EST_GCL_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL*)0xF9416C80u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_EST_GCL_CONTROL */
#define LETH0_PORT3_MTL_EST_GCL_CONTROL (LETH0_PORT3_MTL_MTL_EST_GCL_CONTROL)

/** \brief 6C84, MTL EST GCL Data */
#define LETH0_PORT3_MTL_MTL_EST_GCL_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_EST_GCL_DATA*)0xF9416C84u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_EST_GCL_DATA */
#define LETH0_PORT3_MTL_EST_GCL_DATA (LETH0_PORT3_MTL_MTL_EST_GCL_DATA)

/** \brief 6CA0, MTL RXP Control Status */
#define LETH0_PORT3_MTL_MTL_RXP_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS*)0xF9416CA0u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_RXP_CONTROL_STATUS */
#define LETH0_PORT3_MTL_RXP_CONTROL_STATUS (LETH0_PORT3_MTL_MTL_RXP_CONTROL_STATUS)

/** \brief 6CA4, MTL RXP Interrupt Control Status */
#define LETH0_PORT3_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS*)0xF9416CA4u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT3_MTL_RXP_INTERRUPT_CONTROL_STATUS (LETH0_PORT3_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS)

/** \brief 6CA8, MTL RXP Drop Cnt */
#define LETH0_PORT3_MTL_MTL_RXP_DROP_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_DROP_CNT*)0xF9416CA8u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_RXP_DROP_CNT */
#define LETH0_PORT3_MTL_RXP_DROP_CNT (LETH0_PORT3_MTL_MTL_RXP_DROP_CNT)

/** \brief 6CAC, MTL RXP Error Cnt */
#define LETH0_PORT3_MTL_MTL_RXP_ERROR_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_ERROR_CNT*)0xF9416CACu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_RXP_ERROR_CNT */
#define LETH0_PORT3_MTL_RXP_ERROR_CNT (LETH0_PORT3_MTL_MTL_RXP_ERROR_CNT)

/** \brief 6CB0, MTL RXP Indirect Acc Control Status */
#define LETH0_PORT3_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS*)0xF9416CB0u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS */
#define LETH0_PORT3_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS (LETH0_PORT3_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS)

/** \brief 6CB4, MTL RXP Indirect Acc Data */
#define LETH0_PORT3_MTL_MTL_RXP_INDIRECT_ACC_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_DATA*)0xF9416CB4u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_RXP_INDIRECT_ACC_DATA */
#define LETH0_PORT3_MTL_RXP_INDIRECT_ACC_DATA (LETH0_PORT3_MTL_MTL_RXP_INDIRECT_ACC_DATA)

/** \brief 6CB8, MTL RXP Bypass Cnt */
#define LETH0_PORT3_MTL_MTL_RXP_BYPASS_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT*)0xF9416CB8u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_MTL_RXP_BYPASS_CNT */
#define LETH0_PORT3_MTL_RXP_BYPASS_CNT (LETH0_PORT3_MTL_MTL_RXP_BYPASS_CNT)

/** \brief 6D00, MTL TxQ0 Operation Mode */
#define LETH0_PORT3_MTL_Q0_MTL_TXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE*)0xF9416D00u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q0_MTL_TXQ0_OPERATION_MODE */
#define LETH0_PORT3_MTL_TXQ0_OPERATION_MODE (LETH0_PORT3_MTL_Q0_MTL_TXQ0_OPERATION_MODE)

/** \brief 6D04, MTL TxQ0 Underflow */
#define LETH0_PORT3_MTL_Q0_MTL_TXQ0_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW*)0xF9416D04u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q0_MTL_TXQ0_UNDERFLOW */
#define LETH0_PORT3_MTL_TXQ0_UNDERFLOW (LETH0_PORT3_MTL_Q0_MTL_TXQ0_UNDERFLOW)

/** \brief 6D08, MTL TxQ0 Debug */
#define LETH0_PORT3_MTL_Q0_MTL_TXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG*)0xF9416D08u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q0_MTL_TXQ0_DEBUG */
#define LETH0_PORT3_MTL_TXQ0_DEBUG (LETH0_PORT3_MTL_Q0_MTL_TXQ0_DEBUG)

/** \brief 6D14, MTL TxQ0 ETS Status */
#define LETH0_PORT3_MTL_Q0_MTL_TXQ0_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS*)0xF9416D14u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q0_MTL_TXQ0_ETS_STATUS */
#define LETH0_PORT3_MTL_TXQ0_ETS_STATUS (LETH0_PORT3_MTL_Q0_MTL_TXQ0_ETS_STATUS)

/** \brief 6D18, MTL Tx Queue 0 Quantum Weight Register */
#define LETH0_PORT3_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT*)0xF9416D18u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT */
#define LETH0_PORT3_MTL_TXQ0_QUANTUM_WEIGHT (LETH0_PORT3_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT)

/** \brief 6D2C, MTL Q0 Interrupt Control Status */
#define LETH0_PORT3_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS*)0xF9416D2Cu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT3_MTL_Q0_INTERRUPT_CONTROL_STATUS (LETH0_PORT3_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS)

/** \brief 6D30, MTL RxQ0 Operation Mode */
#define LETH0_PORT3_MTL_Q0_MTL_RXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE*)0xF9416D30u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q0_MTL_RXQ0_OPERATION_MODE */
#define LETH0_PORT3_MTL_RXQ0_OPERATION_MODE (LETH0_PORT3_MTL_Q0_MTL_RXQ0_OPERATION_MODE)

/** \brief 6D34, MTL RxQ0 Missed Packet Overflow Cnt */
#define LETH0_PORT3_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT*)0xF9416D34u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT */
#define LETH0_PORT3_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT (LETH0_PORT3_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT)

/** \brief 6D38, MTL RxQ0 Debug */
#define LETH0_PORT3_MTL_Q0_MTL_RXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG*)0xF9416D38u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q0_MTL_RXQ0_DEBUG */
#define LETH0_PORT3_MTL_RXQ0_DEBUG (LETH0_PORT3_MTL_Q0_MTL_RXQ0_DEBUG)

/** \brief 6D3C, MTL RxQ0 Control */
#define LETH0_PORT3_MTL_Q0_MTL_RXQ0_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL*)0xF9416D3Cu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q0_MTL_RXQ0_CONTROL */
#define LETH0_PORT3_MTL_RXQ0_CONTROL (LETH0_PORT3_MTL_Q0_MTL_RXQ0_CONTROL)

/** \brief 6D40, MTL TxQ1 Operation Mode */
#define LETH0_PORT3_MTL_Q1_MTL_TXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE*)0xF9416D40u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_TXQ1_OPERATION_MODE */
#define LETH0_PORT3_MTL_TXQ1_OPERATION_MODE (LETH0_PORT3_MTL_Q1_MTL_TXQ1_OPERATION_MODE)

/** \brief 6D44, MTL TxQ1 Underflow */
#define LETH0_PORT3_MTL_Q1_MTL_TXQ1_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW*)0xF9416D44u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_TXQ1_UNDERFLOW */
#define LETH0_PORT3_MTL_TXQ1_UNDERFLOW (LETH0_PORT3_MTL_Q1_MTL_TXQ1_UNDERFLOW)

/** \brief 6D48, MTL TxQ1 Debug */
#define LETH0_PORT3_MTL_Q1_MTL_TXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG*)0xF9416D48u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_TXQ1_DEBUG */
#define LETH0_PORT3_MTL_TXQ1_DEBUG (LETH0_PORT3_MTL_Q1_MTL_TXQ1_DEBUG)

/** \brief 6D50, MTL TxQ1 ETS Control */
#define LETH0_PORT3_MTL_Q1_MTL_TXQ1_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL*)0xF9416D50u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_TXQ1_ETS_CONTROL */
#define LETH0_PORT3_MTL_TXQ1_ETS_CONTROL (LETH0_PORT3_MTL_Q1_MTL_TXQ1_ETS_CONTROL)

/** \brief 6D54, MTL TxQ1 ETS Status */
#define LETH0_PORT3_MTL_Q1_MTL_TXQ1_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS*)0xF9416D54u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_TXQ1_ETS_STATUS */
#define LETH0_PORT3_MTL_TXQ1_ETS_STATUS (LETH0_PORT3_MTL_Q1_MTL_TXQ1_ETS_STATUS)

/** \brief 6D58, MTL TxQ1 Quantum Weight */
#define LETH0_PORT3_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT*)0xF9416D58u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT */
#define LETH0_PORT3_MTL_TXQ1_QUANTUM_WEIGHT (LETH0_PORT3_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT)

/** \brief 6D5C, MTL TxQ1 SendSlopeCredit */
#define LETH0_PORT3_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT*)0xF9416D5Cu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT */
#define LETH0_PORT3_MTL_TXQ1_SENDSLOPECREDIT (LETH0_PORT3_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT)

/** \brief 6D60, MTL TxQ1 HiCredit */
#define LETH0_PORT3_MTL_Q1_MTL_TXQ1_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT*)0xF9416D60u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_TXQ1_HICREDIT */
#define LETH0_PORT3_MTL_TXQ1_HICREDIT (LETH0_PORT3_MTL_Q1_MTL_TXQ1_HICREDIT)

/** \brief 6D64, MTL TxQ1 LoCredit */
#define LETH0_PORT3_MTL_Q1_MTL_TXQ1_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT*)0xF9416D64u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_TXQ1_LOCREDIT */
#define LETH0_PORT3_MTL_TXQ1_LOCREDIT (LETH0_PORT3_MTL_Q1_MTL_TXQ1_LOCREDIT)

/** \brief 6D6C, MTL Q1 Interrupt Control Status */
#define LETH0_PORT3_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS*)0xF9416D6Cu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT3_MTL_Q1_INTERRUPT_CONTROL_STATUS (LETH0_PORT3_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS)

/** \brief 6D70, MTL RxQ1 Operation Mode */
#define LETH0_PORT3_MTL_Q1_MTL_RXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE*)0xF9416D70u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_RXQ1_OPERATION_MODE */
#define LETH0_PORT3_MTL_RXQ1_OPERATION_MODE (LETH0_PORT3_MTL_Q1_MTL_RXQ1_OPERATION_MODE)

/** \brief 6D74, MTL RxQ1 Missed Packet Overflow Cnt */
#define LETH0_PORT3_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT*)0xF9416D74u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT */
#define LETH0_PORT3_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT (LETH0_PORT3_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT)

/** \brief 6D78, MTL RxQ1 Debug */
#define LETH0_PORT3_MTL_Q1_MTL_RXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG*)0xF9416D78u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_RXQ1_DEBUG */
#define LETH0_PORT3_MTL_RXQ1_DEBUG (LETH0_PORT3_MTL_Q1_MTL_RXQ1_DEBUG)

/** \brief 6D7C, MTL RxQ1 Control */
#define LETH0_PORT3_MTL_Q1_MTL_RXQ1_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL*)0xF9416D7Cu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q1_MTL_RXQ1_CONTROL */
#define LETH0_PORT3_MTL_RXQ1_CONTROL (LETH0_PORT3_MTL_Q1_MTL_RXQ1_CONTROL)

/** \brief 6D80, MTL TxQ2 Operation Mode */
#define LETH0_PORT3_MTL_Q2_MTL_TXQ2_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE*)0xF9416D80u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q2_MTL_TXQ2_OPERATION_MODE */
#define LETH0_PORT3_MTL_TXQ2_OPERATION_MODE (LETH0_PORT3_MTL_Q2_MTL_TXQ2_OPERATION_MODE)

/** \brief 6D84, MTL TxQ2 Underflow */
#define LETH0_PORT3_MTL_Q2_MTL_TXQ2_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW*)0xF9416D84u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q2_MTL_TXQ2_UNDERFLOW */
#define LETH0_PORT3_MTL_TXQ2_UNDERFLOW (LETH0_PORT3_MTL_Q2_MTL_TXQ2_UNDERFLOW)

/** \brief 6D88, MTL TxQ2 Debug */
#define LETH0_PORT3_MTL_Q2_MTL_TXQ2_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG*)0xF9416D88u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q2_MTL_TXQ2_DEBUG */
#define LETH0_PORT3_MTL_TXQ2_DEBUG (LETH0_PORT3_MTL_Q2_MTL_TXQ2_DEBUG)

/** \brief 6D90, MTL TxQ2 ETS Control */
#define LETH0_PORT3_MTL_Q2_MTL_TXQ2_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL*)0xF9416D90u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q2_MTL_TXQ2_ETS_CONTROL */
#define LETH0_PORT3_MTL_TXQ2_ETS_CONTROL (LETH0_PORT3_MTL_Q2_MTL_TXQ2_ETS_CONTROL)

/** \brief 6D94, MTL TxQ2 ETS Status */
#define LETH0_PORT3_MTL_Q2_MTL_TXQ2_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS*)0xF9416D94u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q2_MTL_TXQ2_ETS_STATUS */
#define LETH0_PORT3_MTL_TXQ2_ETS_STATUS (LETH0_PORT3_MTL_Q2_MTL_TXQ2_ETS_STATUS)

/** \brief 6D98, MTL TxQ2 Quantum Weight */
#define LETH0_PORT3_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT*)0xF9416D98u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT */
#define LETH0_PORT3_MTL_TXQ2_QUANTUM_WEIGHT (LETH0_PORT3_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT)

/** \brief 6D9C, MTL TxQ2 SendSlopeCredit */
#define LETH0_PORT3_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT*)0xF9416D9Cu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT */
#define LETH0_PORT3_MTL_TXQ2_SENDSLOPECREDIT (LETH0_PORT3_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT)

/** \brief 6DA0, MTL TxQ2 HiCredit */
#define LETH0_PORT3_MTL_Q2_MTL_TXQ2_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT*)0xF9416DA0u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q2_MTL_TXQ2_HICREDIT */
#define LETH0_PORT3_MTL_TXQ2_HICREDIT (LETH0_PORT3_MTL_Q2_MTL_TXQ2_HICREDIT)

/** \brief 6DA4, MTL TxQ2 LoCredit */
#define LETH0_PORT3_MTL_Q2_MTL_TXQ2_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT*)0xF9416DA4u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q2_MTL_TXQ2_LOCREDIT */
#define LETH0_PORT3_MTL_TXQ2_LOCREDIT (LETH0_PORT3_MTL_Q2_MTL_TXQ2_LOCREDIT)

/** \brief 6DAC, MTL Q2 Interrupt Control Status */
#define LETH0_PORT3_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS*)0xF9416DACu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT3_MTL_Q2_INTERRUPT_CONTROL_STATUS (LETH0_PORT3_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS)

/** \brief 6DC0, MTL TxQ3 Operation Mode */
#define LETH0_PORT3_MTL_Q3_MTL_TXQ3_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE*)0xF9416DC0u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q3_MTL_TXQ3_OPERATION_MODE */
#define LETH0_PORT3_MTL_TXQ3_OPERATION_MODE (LETH0_PORT3_MTL_Q3_MTL_TXQ3_OPERATION_MODE)

/** \brief 6DC4, MTL TxQ3 Underflow */
#define LETH0_PORT3_MTL_Q3_MTL_TXQ3_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW*)0xF9416DC4u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q3_MTL_TXQ3_UNDERFLOW */
#define LETH0_PORT3_MTL_TXQ3_UNDERFLOW (LETH0_PORT3_MTL_Q3_MTL_TXQ3_UNDERFLOW)

/** \brief 6DC8, MTL TxQ3 Debug */
#define LETH0_PORT3_MTL_Q3_MTL_TXQ3_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG*)0xF9416DC8u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q3_MTL_TXQ3_DEBUG */
#define LETH0_PORT3_MTL_TXQ3_DEBUG (LETH0_PORT3_MTL_Q3_MTL_TXQ3_DEBUG)

/** \brief 6DD0, MTL TxQ3 ETS Control */
#define LETH0_PORT3_MTL_Q3_MTL_TXQ3_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL*)0xF9416DD0u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q3_MTL_TXQ3_ETS_CONTROL */
#define LETH0_PORT3_MTL_TXQ3_ETS_CONTROL (LETH0_PORT3_MTL_Q3_MTL_TXQ3_ETS_CONTROL)

/** \brief 6DD4, MTL TxQ3 ETS Status */
#define LETH0_PORT3_MTL_Q3_MTL_TXQ3_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS*)0xF9416DD4u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q3_MTL_TXQ3_ETS_STATUS */
#define LETH0_PORT3_MTL_TXQ3_ETS_STATUS (LETH0_PORT3_MTL_Q3_MTL_TXQ3_ETS_STATUS)

/** \brief 6DD8, MTL TxQ3 Quantum Weight */
#define LETH0_PORT3_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT*)0xF9416DD8u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT */
#define LETH0_PORT3_MTL_TXQ3_QUANTUM_WEIGHT (LETH0_PORT3_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT)

/** \brief 6DDC, MTL TxQ3 SendSlopeCredit */
#define LETH0_PORT3_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT*)0xF9416DDCu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT */
#define LETH0_PORT3_MTL_TXQ3_SENDSLOPECREDIT (LETH0_PORT3_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT)

/** \brief 6DE0, MTL TxQ3 HiCredit */
#define LETH0_PORT3_MTL_Q3_MTL_TXQ3_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT*)0xF9416DE0u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q3_MTL_TXQ3_HICREDIT */
#define LETH0_PORT3_MTL_TXQ3_HICREDIT (LETH0_PORT3_MTL_Q3_MTL_TXQ3_HICREDIT)

/** \brief 6DE4, MTL TxQ3 LoCredit */
#define LETH0_PORT3_MTL_Q3_MTL_TXQ3_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT*)0xF9416DE4u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q3_MTL_TXQ3_LOCREDIT */
#define LETH0_PORT3_MTL_TXQ3_LOCREDIT (LETH0_PORT3_MTL_Q3_MTL_TXQ3_LOCREDIT)

/** \brief 6DEC, MTL Q3 Interrupt Control Status */
#define LETH0_PORT3_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS*)0xF9416DECu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT3_MTL_Q3_INTERRUPT_CONTROL_STATUS (LETH0_PORT3_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS)

/** \brief 6E00, MTL TxQ4 Operation Mode */
#define LETH0_PORT3_MTL_Q4_MTL_TXQ4_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE*)0xF9416E00u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q4_MTL_TXQ4_OPERATION_MODE */
#define LETH0_PORT3_MTL_TXQ4_OPERATION_MODE (LETH0_PORT3_MTL_Q4_MTL_TXQ4_OPERATION_MODE)

/** \brief 6E04, MTL TxQ4 Underflow */
#define LETH0_PORT3_MTL_Q4_MTL_TXQ4_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW*)0xF9416E04u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q4_MTL_TXQ4_UNDERFLOW */
#define LETH0_PORT3_MTL_TXQ4_UNDERFLOW (LETH0_PORT3_MTL_Q4_MTL_TXQ4_UNDERFLOW)

/** \brief 6E08, MTL TxQ4 Debug */
#define LETH0_PORT3_MTL_Q4_MTL_TXQ4_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG*)0xF9416E08u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q4_MTL_TXQ4_DEBUG */
#define LETH0_PORT3_MTL_TXQ4_DEBUG (LETH0_PORT3_MTL_Q4_MTL_TXQ4_DEBUG)

/** \brief 6E10, MTL TxQ4 ETS Control */
#define LETH0_PORT3_MTL_Q4_MTL_TXQ4_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL*)0xF9416E10u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q4_MTL_TXQ4_ETS_CONTROL */
#define LETH0_PORT3_MTL_TXQ4_ETS_CONTROL (LETH0_PORT3_MTL_Q4_MTL_TXQ4_ETS_CONTROL)

/** \brief 6E14, MTL TxQ4 ETS Status */
#define LETH0_PORT3_MTL_Q4_MTL_TXQ4_ETS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS*)0xF9416E14u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q4_MTL_TXQ4_ETS_STATUS */
#define LETH0_PORT3_MTL_TXQ4_ETS_STATUS (LETH0_PORT3_MTL_Q4_MTL_TXQ4_ETS_STATUS)

/** \brief 6E18, MTL TxQ4 Quantum Weight */
#define LETH0_PORT3_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT*)0xF9416E18u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT */
#define LETH0_PORT3_MTL_TXQ4_QUANTUM_WEIGHT (LETH0_PORT3_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT)

/** \brief 6E1C, MTL TxQ4 SendSlopeCredit */
#define LETH0_PORT3_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT*)0xF9416E1Cu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT */
#define LETH0_PORT3_MTL_TXQ4_SENDSLOPECREDIT (LETH0_PORT3_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT)

/** \brief 6E20, MTL TxQ4 HiCredit */
#define LETH0_PORT3_MTL_Q4_MTL_TXQ4_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT*)0xF9416E20u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q4_MTL_TXQ4_HICREDIT */
#define LETH0_PORT3_MTL_TXQ4_HICREDIT (LETH0_PORT3_MTL_Q4_MTL_TXQ4_HICREDIT)

/** \brief 6E24, MTL TxQ4 LoCredit */
#define LETH0_PORT3_MTL_Q4_MTL_TXQ4_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT*)0xF9416E24u)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q4_MTL_TXQ4_LOCREDIT */
#define LETH0_PORT3_MTL_TXQ4_LOCREDIT (LETH0_PORT3_MTL_Q4_MTL_TXQ4_LOCREDIT)

/** \brief 6E2C, MTL Q4 Interrupt Control Status */
#define LETH0_PORT3_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS*)0xF9416E2Cu)
/** Alias (User Manual Name) for LETH0_PORT3_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS */
#define LETH0_PORT3_MTL_Q4_INTERRUPT_CONTROL_STATUS (LETH0_PORT3_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS)

/** \brief E000, ETHBR FWD CTRL REG */
#define LETH0_BRIDGE_ETHBR_FWD_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG*)0xF941E000u)
/** Alias (User Manual Name) for LETH0_BRIDGE_ETHBR_FWD_CTRL_REG */
#define LETH0_ETHBR_FWD_CTRL_REG (LETH0_BRIDGE_ETHBR_FWD_CTRL_REG)

/** \brief E004, PORT LPBK CTRL REG */
#define LETH0_BRIDGE_PORT_LPBK_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG*)0xF941E004u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_LPBK_CTRL_REG */
#define LETH0_PORT_LPBK_CTRL_REG (LETH0_BRIDGE_PORT_LPBK_CTRL_REG)

/** \brief E008, PORT RXC FLUSH CTRL REG */
#define LETH0_BRIDGE_PORT_RXC_FLUSH_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG*)0xF941E008u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_RXC_FLUSH_CTRL_REG */
#define LETH0_PORT_RXC_FLUSH_CTRL_REG (LETH0_BRIDGE_PORT_RXC_FLUSH_CTRL_REG)

/** \brief E010, PORT CTRL REG */
#define LETH0_BRIDGE_PORT_CTRL_MAP0_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG*)0xF941E010u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP0_CTRL_REG */
#define LETH0_PORT0_CTRL_REG (LETH0_BRIDGE_PORT_CTRL_MAP0_CTRL_REG)

/** \brief E014, PORT TXQ MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP0_TXQ_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP*)0xF941E014u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP0_TXQ_MAP */
#define LETH0_PORT0_TXQ_MAP (LETH0_BRIDGE_PORT_CTRL_MAP0_TXQ_MAP)

/** \brief E018, PORT RXC MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP0_RXC_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP*)0xF941E018u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP0_RXC_MAP */
#define LETH0_PORT0_RXC_MAP (LETH0_BRIDGE_PORT_CTRL_MAP0_RXC_MAP)

/** \brief E01C, PORT FWD PORT MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP0_FWD_PORT_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP*)0xF941E01Cu)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP0_FWD_PORT_MAP */
#define LETH0_PORT0_FWD_PORT_MAP (LETH0_BRIDGE_PORT_CTRL_MAP0_FWD_PORT_MAP)

/** \brief E020, PORT CTRL REG */
#define LETH0_BRIDGE_PORT_CTRL_MAP1_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG*)0xF941E020u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP1_CTRL_REG */
#define LETH0_PORT1_CTRL_REG (LETH0_BRIDGE_PORT_CTRL_MAP1_CTRL_REG)

/** \brief E024, PORT TXQ MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP1_TXQ_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP*)0xF941E024u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP1_TXQ_MAP */
#define LETH0_PORT1_TXQ_MAP (LETH0_BRIDGE_PORT_CTRL_MAP1_TXQ_MAP)

/** \brief E028, PORT RXC MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP1_RXC_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP*)0xF941E028u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP1_RXC_MAP */
#define LETH0_PORT1_RXC_MAP (LETH0_BRIDGE_PORT_CTRL_MAP1_RXC_MAP)

/** \brief E02C, PORT FWD PORT MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP1_FWD_PORT_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP*)0xF941E02Cu)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP1_FWD_PORT_MAP */
#define LETH0_PORT1_FWD_PORT_MAP (LETH0_BRIDGE_PORT_CTRL_MAP1_FWD_PORT_MAP)

/** \brief E030, PORT CTRL REG */
#define LETH0_BRIDGE_PORT_CTRL_MAP2_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG*)0xF941E030u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP2_CTRL_REG */
#define LETH0_PORT2_CTRL_REG (LETH0_BRIDGE_PORT_CTRL_MAP2_CTRL_REG)

/** \brief E034, PORT TXQ MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP2_TXQ_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP*)0xF941E034u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP2_TXQ_MAP */
#define LETH0_PORT2_TXQ_MAP (LETH0_BRIDGE_PORT_CTRL_MAP2_TXQ_MAP)

/** \brief E038, PORT RXC MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP2_RXC_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP*)0xF941E038u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP2_RXC_MAP */
#define LETH0_PORT2_RXC_MAP (LETH0_BRIDGE_PORT_CTRL_MAP2_RXC_MAP)

/** \brief E03C, PORT FWD PORT MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP2_FWD_PORT_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP*)0xF941E03Cu)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP2_FWD_PORT_MAP */
#define LETH0_PORT2_FWD_PORT_MAP (LETH0_BRIDGE_PORT_CTRL_MAP2_FWD_PORT_MAP)

/** \brief E040, PORT CTRL REG */
#define LETH0_BRIDGE_PORT_CTRL_MAP3_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG*)0xF941E040u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP3_CTRL_REG */
#define LETH0_PORT3_CTRL_REG (LETH0_BRIDGE_PORT_CTRL_MAP3_CTRL_REG)

/** \brief E044, PORT TXQ MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP3_TXQ_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP*)0xF941E044u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP3_TXQ_MAP */
#define LETH0_PORT3_TXQ_MAP (LETH0_BRIDGE_PORT_CTRL_MAP3_TXQ_MAP)

/** \brief E048, PORT RXC MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP3_RXC_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP*)0xF941E048u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP3_RXC_MAP */
#define LETH0_PORT3_RXC_MAP (LETH0_BRIDGE_PORT_CTRL_MAP3_RXC_MAP)

/** \brief E04C, PORT FWD PORT MAP */
#define LETH0_BRIDGE_PORT_CTRL_MAP3_FWD_PORT_MAP /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP*)0xF941E04Cu)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_CTRL_MAP3_FWD_PORT_MAP */
#define LETH0_PORT3_FWD_PORT_MAP (LETH0_BRIDGE_PORT_CTRL_MAP3_FWD_PORT_MAP)

/** \brief E0F0, PORT TX WRR WEIGHTS */
#define LETH0_BRIDGE_PORT_TX_WRR_WEIGHTS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS*)0xF941E0F0u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_TX_WRR_WEIGHTS */
#define LETH0_PORT_TX_WRR_WEIGHTS (LETH0_BRIDGE_PORT_TX_WRR_WEIGHTS)

/** \brief E0F4, PORT RX WRR WEIGHTS */
#define LETH0_BRIDGE_PORT_RX_WRR_WEIGHTS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS*)0xF941E0F4u)
/** Alias (User Manual Name) for LETH0_BRIDGE_PORT_RX_WRR_WEIGHTS */
#define LETH0_PORT_RX_WRR_WEIGHTS (LETH0_BRIDGE_PORT_RX_WRR_WEIGHTS)

/** \brief E100, ETHBR CSR SW CTRL REG */
#define LETH0_BRIDGE_ETHBR_CSR_SW_CTRL_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG*)0xF941E100u)
/** Alias (User Manual Name) for LETH0_BRIDGE_ETHBR_CSR_SW_CTRL_REG */
#define LETH0_ETHBR_CSR_SW_CTRL_REG (LETH0_BRIDGE_ETHBR_CSR_SW_CTRL_REG)

/** \brief E104, ETHBR INTR STATUS REG */
#define LETH0_BRIDGE_ETHBR_INTR_STATUS_REG /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG*)0xF941E104u)
/** Alias (User Manual Name) for LETH0_BRIDGE_ETHBR_INTR_STATUS_REG */
#define LETH0_ETHBR_INTR_STATUS_REG (LETH0_BRIDGE_ETHBR_INTR_STATUS_REG)

/** \brief F000, DMA Mode */
#define LETH0_DMA_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_MODE*)0xF941F000u)

/** \brief F004, DMA SysBus Mode */
#define LETH0_DMA_SYSBUS_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_SYSBUS_MODE*)0xF941F004u)

/** \brief F008, DMA Interrupt Status */
#define LETH0_DMA_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_INTERRUPT_STATUS*)0xF941F008u)

/** \brief F00C, DMA Debug Status0 */
#define LETH0_DMA_DEBUG_STATUS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_DEBUG_STATUS0*)0xF941F00Cu)

/** \brief F010, DMA Debug Status1 */
#define LETH0_DMA_DEBUG_STATUS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_DEBUG_STATUS1*)0xF941F010u)

/** \brief F014, DMA Debug Status2 */
#define LETH0_DMA_DEBUG_STATUS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_DEBUG_STATUS2*)0xF941F014u)

/** \brief F020, AXI4 Tx AR ACE Control */
#define LETH0_DMA_AXI4_TX_AR_ACE_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL*)0xF941F020u)

/** \brief F024, AXI4 Rx AW ACE Control */
#define LETH0_DMA_AXI4_RX_AW_ACE_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL*)0xF941F024u)

/** \brief F028, AXI4 TxRx AWAR ACE Control */
#define LETH0_DMA_AXI4_TXRX_AWAR_ACE_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL*)0xF941F028u)

/** \brief F040, AXI LPI Entry Interval */
#define LETH0_DMA_AXI_LPI_ENTRY_INTERVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_AXI_LPI_ENTRY_INTERVAL*)0xF941F040u)

/** \brief F100, DMA CHy Control */
#define LETH0_DMA_CH0_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CONTROL*)0xF941F100u)

/** \brief F104, DMA CHy Tx Control */
#define LETH0_DMA_CH0_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TX_CONTROL*)0xF941F104u)

/** \brief F108, DMA CHy Rx Control */
#define LETH0_DMA_CH0_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL*)0xF941F108u)

/** \brief F114, DMA CHyTxDesc List Address */
#define LETH0_DMA_CH0_TXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS*)0xF941F114u)

/** \brief F11C, DMA CHyRxDesc List Address */
#define LETH0_DMA_CH0_RXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS*)0xF941F11Cu)

/** \brief F120, DMA CHy TxDesc Tail Pointer */
#define LETH0_DMA_CH0_TXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER*)0xF941F120u)

/** \brief F128, DMA CHy RxDesc Tail Pointer */
#define LETH0_DMA_CH0_RXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER*)0xF941F128u)

/** \brief F12C, DMA CHy TxDesc Ring Length */
#define LETH0_DMA_CH0_TXDESC_RING_LENGTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH*)0xF941F12Cu)

/** \brief F130, DMA CHy Rx Control2 */
#define LETH0_DMA_CH0_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL2*)0xF941F130u)

/** \brief F134, DMA CHy Interrupt Enable */
#define LETH0_DMA_CH0_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_INTERRUPT_ENABLE*)0xF941F134u)

/** \brief F138, DMA CHy Rx Interrupt Watchdog Timer */
#define LETH0_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF941F138u)

/** \brief F13C, DMA CHy Slot Function Control Status */
#define LETH0_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF941F13Cu)

/** \brief F144, DMA CHy Current App TxDesc */
#define LETH0_DMA_CH0_CURRENT_APP_TXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXDESC*)0xF941F144u)

/** \brief F14C, DMA CHy Current App RxDesc */
#define LETH0_DMA_CH0_CURRENT_APP_RXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXDESC*)0xF941F14Cu)

/** \brief F154, DMA CHy Current App TxBuffer */
#define LETH0_DMA_CH0_CURRENT_APP_TXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXBUFFER*)0xF941F154u)

/** \brief F15C, DMA CHy Current App RxBuffer */
#define LETH0_DMA_CH0_CURRENT_APP_RXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXBUFFER*)0xF941F15Cu)

/** \brief F160, DMA CHy Status */
#define LETH0_DMA_CH0_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_STATUS*)0xF941F160u)

/** \brief F164, DMA CHy Miss Frame Cnt */
#define LETH0_DMA_CH0_MISS_FRAME_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_MISS_FRAME_CNT*)0xF941F164u)

/** \brief F168, DMA CHy RXP Accept Cnt */
#define LETH0_DMA_CH0_RXP_ACCEPT_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT*)0xF941F168u)

/** \brief F180, DMA CHy Control */
#define LETH0_DMA_CH1_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CONTROL*)0xF941F180u)

/** \brief F184, DMA CHy Tx Control */
#define LETH0_DMA_CH1_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TX_CONTROL*)0xF941F184u)

/** \brief F188, DMA CHy Rx Control */
#define LETH0_DMA_CH1_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL*)0xF941F188u)

/** \brief F194, DMA CHyTxDesc List Address */
#define LETH0_DMA_CH1_TXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS*)0xF941F194u)

/** \brief F19C, DMA CHyRxDesc List Address */
#define LETH0_DMA_CH1_RXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS*)0xF941F19Cu)

/** \brief F1A0, DMA CHy TxDesc Tail Pointer */
#define LETH0_DMA_CH1_TXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER*)0xF941F1A0u)

/** \brief F1A8, DMA CHy RxDesc Tail Pointer */
#define LETH0_DMA_CH1_RXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER*)0xF941F1A8u)

/** \brief F1AC, DMA CHy TxDesc Ring Length */
#define LETH0_DMA_CH1_TXDESC_RING_LENGTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH*)0xF941F1ACu)

/** \brief F1B0, DMA CHy Rx Control2 */
#define LETH0_DMA_CH1_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL2*)0xF941F1B0u)

/** \brief F1B4, DMA CHy Interrupt Enable */
#define LETH0_DMA_CH1_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_INTERRUPT_ENABLE*)0xF941F1B4u)

/** \brief F1B8, DMA CHy Rx Interrupt Watchdog Timer */
#define LETH0_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF941F1B8u)

/** \brief F1BC, DMA CHy Slot Function Control Status */
#define LETH0_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF941F1BCu)

/** \brief F1C4, DMA CHy Current App TxDesc */
#define LETH0_DMA_CH1_CURRENT_APP_TXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXDESC*)0xF941F1C4u)

/** \brief F1CC, DMA CHy Current App RxDesc */
#define LETH0_DMA_CH1_CURRENT_APP_RXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXDESC*)0xF941F1CCu)

/** \brief F1D4, DMA CHy Current App TxBuffer */
#define LETH0_DMA_CH1_CURRENT_APP_TXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXBUFFER*)0xF941F1D4u)

/** \brief F1DC, DMA CHy Current App RxBuffer */
#define LETH0_DMA_CH1_CURRENT_APP_RXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXBUFFER*)0xF941F1DCu)

/** \brief F1E0, DMA CHy Status */
#define LETH0_DMA_CH1_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_STATUS*)0xF941F1E0u)

/** \brief F1E4, DMA CHy Miss Frame Cnt */
#define LETH0_DMA_CH1_MISS_FRAME_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_MISS_FRAME_CNT*)0xF941F1E4u)

/** \brief F1E8, DMA CHy RXP Accept Cnt */
#define LETH0_DMA_CH1_RXP_ACCEPT_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT*)0xF941F1E8u)

/** \brief F200, DMA CHy Control */
#define LETH0_DMA_CH2_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CONTROL*)0xF941F200u)

/** \brief F204, DMA CHy Tx Control */
#define LETH0_DMA_CH2_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TX_CONTROL*)0xF941F204u)

/** \brief F208, DMA CHy Rx Control */
#define LETH0_DMA_CH2_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL*)0xF941F208u)

/** \brief F214, DMA CHyTxDesc List Address */
#define LETH0_DMA_CH2_TXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS*)0xF941F214u)

/** \brief F21C, DMA CHyRxDesc List Address */
#define LETH0_DMA_CH2_RXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS*)0xF941F21Cu)

/** \brief F220, DMA CHy TxDesc Tail Pointer */
#define LETH0_DMA_CH2_TXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER*)0xF941F220u)

/** \brief F228, DMA CHy RxDesc Tail Pointer */
#define LETH0_DMA_CH2_RXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER*)0xF941F228u)

/** \brief F22C, DMA CHy TxDesc Ring Length */
#define LETH0_DMA_CH2_TXDESC_RING_LENGTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH*)0xF941F22Cu)

/** \brief F230, DMA CHy Rx Control2 */
#define LETH0_DMA_CH2_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL2*)0xF941F230u)

/** \brief F234, DMA CHy Interrupt Enable */
#define LETH0_DMA_CH2_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_INTERRUPT_ENABLE*)0xF941F234u)

/** \brief F238, DMA CHy Rx Interrupt Watchdog Timer */
#define LETH0_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF941F238u)

/** \brief F23C, DMA CHy Slot Function Control Status */
#define LETH0_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF941F23Cu)

/** \brief F244, DMA CHy Current App TxDesc */
#define LETH0_DMA_CH2_CURRENT_APP_TXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXDESC*)0xF941F244u)

/** \brief F24C, DMA CHy Current App RxDesc */
#define LETH0_DMA_CH2_CURRENT_APP_RXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXDESC*)0xF941F24Cu)

/** \brief F254, DMA CHy Current App TxBuffer */
#define LETH0_DMA_CH2_CURRENT_APP_TXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXBUFFER*)0xF941F254u)

/** \brief F25C, DMA CHy Current App RxBuffer */
#define LETH0_DMA_CH2_CURRENT_APP_RXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXBUFFER*)0xF941F25Cu)

/** \brief F260, DMA CHy Status */
#define LETH0_DMA_CH2_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_STATUS*)0xF941F260u)

/** \brief F264, DMA CHy Miss Frame Cnt */
#define LETH0_DMA_CH2_MISS_FRAME_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_MISS_FRAME_CNT*)0xF941F264u)

/** \brief F268, DMA CHy RXP Accept Cnt */
#define LETH0_DMA_CH2_RXP_ACCEPT_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT*)0xF941F268u)

/** \brief F280, DMA CHy Control */
#define LETH0_DMA_CH3_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CONTROL*)0xF941F280u)

/** \brief F284, DMA CHy Tx Control */
#define LETH0_DMA_CH3_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TX_CONTROL*)0xF941F284u)

/** \brief F288, DMA CHy Rx Control */
#define LETH0_DMA_CH3_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL*)0xF941F288u)

/** \brief F294, DMA CHyTxDesc List Address */
#define LETH0_DMA_CH3_TXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS*)0xF941F294u)

/** \brief F29C, DMA CHyRxDesc List Address */
#define LETH0_DMA_CH3_RXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS*)0xF941F29Cu)

/** \brief F2A0, DMA CHy TxDesc Tail Pointer */
#define LETH0_DMA_CH3_TXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER*)0xF941F2A0u)

/** \brief F2A8, DMA CHy RxDesc Tail Pointer */
#define LETH0_DMA_CH3_RXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER*)0xF941F2A8u)

/** \brief F2AC, DMA CHy TxDesc Ring Length */
#define LETH0_DMA_CH3_TXDESC_RING_LENGTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH*)0xF941F2ACu)

/** \brief F2B0, DMA CHy Rx Control2 */
#define LETH0_DMA_CH3_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL2*)0xF941F2B0u)

/** \brief F2B4, DMA CHy Interrupt Enable */
#define LETH0_DMA_CH3_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_INTERRUPT_ENABLE*)0xF941F2B4u)

/** \brief F2B8, DMA CHy Rx Interrupt Watchdog Timer */
#define LETH0_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF941F2B8u)

/** \brief F2BC, DMA CHy Slot Function Control Status */
#define LETH0_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF941F2BCu)

/** \brief F2C4, DMA CHy Current App TxDesc */
#define LETH0_DMA_CH3_CURRENT_APP_TXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXDESC*)0xF941F2C4u)

/** \brief F2CC, DMA CHy Current App RxDesc */
#define LETH0_DMA_CH3_CURRENT_APP_RXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXDESC*)0xF941F2CCu)

/** \brief F2D4, DMA CHy Current App TxBuffer */
#define LETH0_DMA_CH3_CURRENT_APP_TXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXBUFFER*)0xF941F2D4u)

/** \brief F2DC, DMA CHy Current App RxBuffer */
#define LETH0_DMA_CH3_CURRENT_APP_RXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXBUFFER*)0xF941F2DCu)

/** \brief F2E0, DMA CHy Status */
#define LETH0_DMA_CH3_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_STATUS*)0xF941F2E0u)

/** \brief F2E4, DMA CHy Miss Frame Cnt */
#define LETH0_DMA_CH3_MISS_FRAME_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_MISS_FRAME_CNT*)0xF941F2E4u)

/** \brief F2E8, DMA CHy RXP Accept Cnt */
#define LETH0_DMA_CH3_RXP_ACCEPT_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT*)0xF941F2E8u)

/** \brief F300, DMA CHy Control */
#define LETH0_DMA_CH4_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CONTROL*)0xF941F300u)

/** \brief F304, DMA CHy Tx Control */
#define LETH0_DMA_CH4_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TX_CONTROL*)0xF941F304u)

/** \brief F308, DMA CHy Rx Control */
#define LETH0_DMA_CH4_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL*)0xF941F308u)

/** \brief F314, DMA CHyTxDesc List Address */
#define LETH0_DMA_CH4_TXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS*)0xF941F314u)

/** \brief F31C, DMA CHyRxDesc List Address */
#define LETH0_DMA_CH4_RXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS*)0xF941F31Cu)

/** \brief F320, DMA CHy TxDesc Tail Pointer */
#define LETH0_DMA_CH4_TXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER*)0xF941F320u)

/** \brief F328, DMA CHy RxDesc Tail Pointer */
#define LETH0_DMA_CH4_RXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER*)0xF941F328u)

/** \brief F32C, DMA CHy TxDesc Ring Length */
#define LETH0_DMA_CH4_TXDESC_RING_LENGTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH*)0xF941F32Cu)

/** \brief F330, DMA CHy Rx Control2 */
#define LETH0_DMA_CH4_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL2*)0xF941F330u)

/** \brief F334, DMA CHy Interrupt Enable */
#define LETH0_DMA_CH4_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_INTERRUPT_ENABLE*)0xF941F334u)

/** \brief F338, DMA CHy Rx Interrupt Watchdog Timer */
#define LETH0_DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF941F338u)

/** \brief F33C, DMA CHy Slot Function Control Status */
#define LETH0_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF941F33Cu)

/** \brief F344, DMA CHy Current App TxDesc */
#define LETH0_DMA_CH4_CURRENT_APP_TXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXDESC*)0xF941F344u)

/** \brief F34C, DMA CHy Current App RxDesc */
#define LETH0_DMA_CH4_CURRENT_APP_RXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXDESC*)0xF941F34Cu)

/** \brief F354, DMA CHy Current App TxBuffer */
#define LETH0_DMA_CH4_CURRENT_APP_TXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXBUFFER*)0xF941F354u)

/** \brief F35C, DMA CHy Current App RxBuffer */
#define LETH0_DMA_CH4_CURRENT_APP_RXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXBUFFER*)0xF941F35Cu)

/** \brief F360, DMA CHy Status */
#define LETH0_DMA_CH4_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_STATUS*)0xF941F360u)

/** \brief F364, DMA CHy Miss Frame Cnt */
#define LETH0_DMA_CH4_MISS_FRAME_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_MISS_FRAME_CNT*)0xF941F364u)

/** \brief F368, DMA CHy RXP Accept Cnt */
#define LETH0_DMA_CH4_RXP_ACCEPT_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT*)0xF941F368u)

/** \brief F380, DMA CHy Control */
#define LETH0_DMA_CH5_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CONTROL*)0xF941F380u)

/** \brief F384, DMA CHy Tx Control */
#define LETH0_DMA_CH5_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TX_CONTROL*)0xF941F384u)

/** \brief F388, DMA CHy Rx Control */
#define LETH0_DMA_CH5_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL*)0xF941F388u)

/** \brief F394, DMA CHyTxDesc List Address */
#define LETH0_DMA_CH5_TXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS*)0xF941F394u)

/** \brief F39C, DMA CHyRxDesc List Address */
#define LETH0_DMA_CH5_RXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS*)0xF941F39Cu)

/** \brief F3A0, DMA CHy TxDesc Tail Pointer */
#define LETH0_DMA_CH5_TXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER*)0xF941F3A0u)

/** \brief F3A8, DMA CHy RxDesc Tail Pointer */
#define LETH0_DMA_CH5_RXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER*)0xF941F3A8u)

/** \brief F3AC, DMA CHy TxDesc Ring Length */
#define LETH0_DMA_CH5_TXDESC_RING_LENGTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH*)0xF941F3ACu)

/** \brief F3B0, DMA CHy Rx Control2 */
#define LETH0_DMA_CH5_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL2*)0xF941F3B0u)

/** \brief F3B4, DMA CHy Interrupt Enable */
#define LETH0_DMA_CH5_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_INTERRUPT_ENABLE*)0xF941F3B4u)

/** \brief F3B8, DMA CHy Rx Interrupt Watchdog Timer */
#define LETH0_DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF941F3B8u)

/** \brief F3BC, DMA CHy Slot Function Control Status */
#define LETH0_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF941F3BCu)

/** \brief F3C4, DMA CHy Current App TxDesc */
#define LETH0_DMA_CH5_CURRENT_APP_TXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXDESC*)0xF941F3C4u)

/** \brief F3CC, DMA CHy Current App RxDesc */
#define LETH0_DMA_CH5_CURRENT_APP_RXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXDESC*)0xF941F3CCu)

/** \brief F3D4, DMA CHy Current App TxBuffer */
#define LETH0_DMA_CH5_CURRENT_APP_TXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXBUFFER*)0xF941F3D4u)

/** \brief F3DC, DMA CHy Current App RxBuffer */
#define LETH0_DMA_CH5_CURRENT_APP_RXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXBUFFER*)0xF941F3DCu)

/** \brief F3E0, DMA CHy Status */
#define LETH0_DMA_CH5_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_STATUS*)0xF941F3E0u)

/** \brief F3E4, DMA CHy Miss Frame Cnt */
#define LETH0_DMA_CH5_MISS_FRAME_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_MISS_FRAME_CNT*)0xF941F3E4u)

/** \brief F3E8, DMA CHy RXP Accept Cnt */
#define LETH0_DMA_CH5_RXP_ACCEPT_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT*)0xF941F3E8u)

/** \brief F400, DMA CHy Control */
#define LETH0_DMA_CH6_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CONTROL*)0xF941F400u)

/** \brief F404, DMA CHy Tx Control */
#define LETH0_DMA_CH6_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TX_CONTROL*)0xF941F404u)

/** \brief F408, DMA CHy Rx Control */
#define LETH0_DMA_CH6_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL*)0xF941F408u)

/** \brief F414, DMA CHyTxDesc List Address */
#define LETH0_DMA_CH6_TXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS*)0xF941F414u)

/** \brief F41C, DMA CHyRxDesc List Address */
#define LETH0_DMA_CH6_RXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS*)0xF941F41Cu)

/** \brief F420, DMA CHy TxDesc Tail Pointer */
#define LETH0_DMA_CH6_TXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER*)0xF941F420u)

/** \brief F428, DMA CHy RxDesc Tail Pointer */
#define LETH0_DMA_CH6_RXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER*)0xF941F428u)

/** \brief F42C, DMA CHy TxDesc Ring Length */
#define LETH0_DMA_CH6_TXDESC_RING_LENGTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH*)0xF941F42Cu)

/** \brief F430, DMA CHy Rx Control2 */
#define LETH0_DMA_CH6_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL2*)0xF941F430u)

/** \brief F434, DMA CHy Interrupt Enable */
#define LETH0_DMA_CH6_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_INTERRUPT_ENABLE*)0xF941F434u)

/** \brief F438, DMA CHy Rx Interrupt Watchdog Timer */
#define LETH0_DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF941F438u)

/** \brief F43C, DMA CHy Slot Function Control Status */
#define LETH0_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF941F43Cu)

/** \brief F444, DMA CHy Current App TxDesc */
#define LETH0_DMA_CH6_CURRENT_APP_TXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXDESC*)0xF941F444u)

/** \brief F44C, DMA CHy Current App RxDesc */
#define LETH0_DMA_CH6_CURRENT_APP_RXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXDESC*)0xF941F44Cu)

/** \brief F454, DMA CHy Current App TxBuffer */
#define LETH0_DMA_CH6_CURRENT_APP_TXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXBUFFER*)0xF941F454u)

/** \brief F45C, DMA CHy Current App RxBuffer */
#define LETH0_DMA_CH6_CURRENT_APP_RXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXBUFFER*)0xF941F45Cu)

/** \brief F460, DMA CHy Status */
#define LETH0_DMA_CH6_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_STATUS*)0xF941F460u)

/** \brief F464, DMA CHy Miss Frame Cnt */
#define LETH0_DMA_CH6_MISS_FRAME_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_MISS_FRAME_CNT*)0xF941F464u)

/** \brief F468, DMA CHy RXP Accept Cnt */
#define LETH0_DMA_CH6_RXP_ACCEPT_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT*)0xF941F468u)

/** \brief F480, DMA CHy Control */
#define LETH0_DMA_CH7_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CONTROL*)0xF941F480u)

/** \brief F484, DMA CHy Tx Control */
#define LETH0_DMA_CH7_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TX_CONTROL*)0xF941F484u)

/** \brief F488, DMA CHy Rx Control */
#define LETH0_DMA_CH7_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL*)0xF941F488u)

/** \brief F494, DMA CHyTxDesc List Address */
#define LETH0_DMA_CH7_TXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS*)0xF941F494u)

/** \brief F49C, DMA CHyRxDesc List Address */
#define LETH0_DMA_CH7_RXDESC_LIST_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS*)0xF941F49Cu)

/** \brief F4A0, DMA CHy TxDesc Tail Pointer */
#define LETH0_DMA_CH7_TXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER*)0xF941F4A0u)

/** \brief F4A8, DMA CHy RxDesc Tail Pointer */
#define LETH0_DMA_CH7_RXDESC_TAIL_POINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER*)0xF941F4A8u)

/** \brief F4AC, DMA CHy TxDesc Ring Length */
#define LETH0_DMA_CH7_TXDESC_RING_LENGTH /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH*)0xF941F4ACu)

/** \brief F4B0, DMA CHy Rx Control2 */
#define LETH0_DMA_CH7_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_CONTROL2*)0xF941F4B0u)

/** \brief F4B4, DMA CHy Interrupt Enable */
#define LETH0_DMA_CH7_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_INTERRUPT_ENABLE*)0xF941F4B4u)

/** \brief F4B8, DMA CHy Rx Interrupt Watchdog Timer */
#define LETH0_DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF941F4B8u)

/** \brief F4BC, DMA CHy Slot Function Control Status */
#define LETH0_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF941F4BCu)

/** \brief F4C4, DMA CHy Current App TxDesc */
#define LETH0_DMA_CH7_CURRENT_APP_TXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXDESC*)0xF941F4C4u)

/** \brief F4CC, DMA CHy Current App RxDesc */
#define LETH0_DMA_CH7_CURRENT_APP_RXDESC /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXDESC*)0xF941F4CCu)

/** \brief F4D4, DMA CHy Current App TxBuffer */
#define LETH0_DMA_CH7_CURRENT_APP_TXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_TXBUFFER*)0xF941F4D4u)

/** \brief F4DC, DMA CHy Current App RxBuffer */
#define LETH0_DMA_CH7_CURRENT_APP_RXBUFFER /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_CURRENT_APP_RXBUFFER*)0xF941F4DCu)

/** \brief F4E0, DMA CHy Status */
#define LETH0_DMA_CH7_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_STATUS*)0xF941F4E0u)

/** \brief F4E4, DMA CHy Miss Frame Cnt */
#define LETH0_DMA_CH7_MISS_FRAME_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_MISS_FRAME_CNT*)0xF941F4E4u)

/** \brief F4E8, DMA CHy RXP Accept Cnt */
#define LETH0_DMA_CH7_RXP_ACCEPT_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT*)0xF941F4E8u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXLETH_REG_H */
