<stg><name>matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln46 = store i7 0, i7 %i_12

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i = load i7 %i_12

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:1 %icmp_ln48 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:3 %add_ln48 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln48 = br i1 %icmp_ln48, void %for.inc.i.split, void %add_bias_to_activations.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i.split:0 %zext_ln48 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:3 %activations_addr = getelementptr i64 %activations, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="activations_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.split:4 %activations_load = load i6 %activations_addr

]]></Node>
<StgValue><ssdm name="activations_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:5 %biases2_addr = getelementptr i64 %biases2, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="biases2_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.split:6 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:10 %store_ln46 = store i7 %add_ln48, i7 %i_12

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.split:4 %activations_load = load i6 %activations_addr

]]></Node>
<StgValue><ssdm name="activations_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.split:6 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i.split:7 %bitcast_ln50 = bitcast i64 %biases2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln50"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:8 %add_i = dadd i64 %activations_load, i64 %bitcast_ln50

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:8 %add_i = dadd i64 %activations_load, i64 %bitcast_ln50

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="28" st_id="4" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:8 %add_i = dadd i64 %activations_load, i64 %bitcast_ln50

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
add_bias_to_activations.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:1 %specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:2 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:8 %add_i = dadd i64 %activations_load, i64 %bitcast_ln50

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc.i.split:9 %store_ln50 = store i64 %add_i, i6 %activations_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:11 %br_ln48 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="50" name="activations" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="activations"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="biases2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="biases2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="StgValue_52" to="i_12" fromId="52" toId="8">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="biases2" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="58" from="empty_8" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="63" from="empty_42" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="67" from="empty_42" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="68" from="empty_42" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="69" from="empty_42" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="74" from="empty_42" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="75" from="empty_42" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_78" to="store_ln46" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="i_12" to="store_ln46" fromId="8" toId="10">
</dataflow>
<dataflow id="81" from="i_12" to="i" fromId="8" toId="12">
</dataflow>
<dataflow id="82" from="i" to="icmp_ln48" fromId="12" toId="13">
</dataflow>
<dataflow id="84" from="StgValue_83" to="icmp_ln48" fromId="83" toId="13">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_87" to="speclooptripcount_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_87" to="speclooptripcount_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_87" to="speclooptripcount_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="91" from="i" to="add_ln48" fromId="12" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_92" to="add_ln48" fromId="92" toId="15">
</dataflow>
<dataflow id="94" from="icmp_ln48" to="br_ln48" fromId="13" toId="16">
</dataflow>
<dataflow id="95" from="i" to="zext_ln48" fromId="12" toId="17">
</dataflow>
<dataflow id="96" from="activations" to="activations_addr" fromId="50" toId="18">
</dataflow>
<dataflow id="98" from="StgValue_97" to="activations_addr" fromId="97" toId="18">
</dataflow>
<dataflow id="99" from="zext_ln48" to="activations_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="100" from="activations_addr" to="activations_load" fromId="18" toId="19">
</dataflow>
<dataflow id="101" from="biases2" to="biases2_addr" fromId="51" toId="20">
</dataflow>
<dataflow id="102" from="StgValue_97" to="biases2_addr" fromId="97" toId="20">
</dataflow>
<dataflow id="103" from="zext_ln48" to="biases2_addr" fromId="17" toId="20">
</dataflow>
<dataflow id="104" from="biases2_addr" to="biases2_load" fromId="20" toId="21">
</dataflow>
<dataflow id="105" from="add_ln48" to="store_ln46" fromId="15" toId="22">
</dataflow>
<dataflow id="106" from="i_12" to="store_ln46" fromId="8" toId="22">
</dataflow>
<dataflow id="107" from="activations_addr" to="activations_load" fromId="18" toId="23">
</dataflow>
<dataflow id="108" from="biases2_addr" to="biases2_load" fromId="20" toId="24">
</dataflow>
<dataflow id="109" from="biases2_load" to="bitcast_ln50" fromId="24" toId="25">
</dataflow>
<dataflow id="110" from="activations_load" to="add_i" fromId="23" toId="26">
</dataflow>
<dataflow id="111" from="bitcast_ln50" to="add_i" fromId="25" toId="26">
</dataflow>
<dataflow id="112" from="activations_load" to="add_i" fromId="23" toId="27">
</dataflow>
<dataflow id="113" from="bitcast_ln50" to="add_i" fromId="25" toId="27">
</dataflow>
<dataflow id="114" from="activations_load" to="add_i" fromId="23" toId="28">
</dataflow>
<dataflow id="115" from="bitcast_ln50" to="add_i" fromId="25" toId="28">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecPipeline" to="specpipeline_ln46" fromId="116" toId="29">
</dataflow>
<dataflow id="118" from="StgValue_64" to="specpipeline_ln46" fromId="64" toId="29">
</dataflow>
<dataflow id="119" from="StgValue_59" to="specpipeline_ln46" fromId="59" toId="29">
</dataflow>
<dataflow id="120" from="StgValue_59" to="specpipeline_ln46" fromId="59" toId="29">
</dataflow>
<dataflow id="121" from="StgValue_59" to="specpipeline_ln46" fromId="59" toId="29">
</dataflow>
<dataflow id="122" from="empty_42" to="specpipeline_ln46" fromId="62" toId="29">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecLoopName" to="specloopname_ln48" fromId="123" toId="30">
</dataflow>
<dataflow id="126" from="empty" to="specloopname_ln48" fromId="125" toId="30">
</dataflow>
<dataflow id="127" from="activations_load" to="add_i" fromId="23" toId="31">
</dataflow>
<dataflow id="128" from="bitcast_ln50" to="add_i" fromId="25" toId="31">
</dataflow>
<dataflow id="129" from="add_i" to="store_ln50" fromId="31" toId="32">
</dataflow>
<dataflow id="130" from="activations_addr" to="store_ln50" fromId="18" toId="32">
</dataflow>
<dataflow id="131" from="icmp_ln48" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="132" from="icmp_ln48" to="StgValue_5" fromId="13" toId="5">
</dataflow>
</dataflows>


</stg>
