// Seed: 1487794589
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri1 id_3 = 1 ? id_1 : 1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    output supply1 id_5
    , id_20,
    output tri0 id_6,
    output uwire id_7,
    input tri1 id_8,
    input tri0 id_9
    , id_21,
    input supply1 id_10,
    input wor id_11,
    output supply1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    output supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input supply0 id_18
);
  initial begin
    $display;
  end
  module_0(
      id_21, id_20
  );
  wire id_22;
  assign id_20 = 1 < 1;
  id_23(
      id_17, id_3
  );
endmodule
