--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml fpga_download.twx fpga_download.ncd -o fpga_download.twr
fpga_download.pcf

Design file:              fpga_download.ncd
Physical constraint file: fpga_download.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
EppASTB     |    3.550(R)|    0.577(R)|clk_BUFGP         |   0.000|
EppDSTB     |    1.723(R)|    0.757(R)|clk_BUFGP         |   0.000|
EppWRITE    |    2.634(R)|    0.763(R)|clk_BUFGP         |   0.000|
PDB<0>      |    1.938(R)|    0.603(R)|clk_BUFGP         |   0.000|
PDB<1>      |    2.540(R)|    1.209(R)|clk_BUFGP         |   0.000|
PDB<2>      |    1.546(R)|    0.878(R)|clk_BUFGP         |   0.000|
PDB<3>      |    1.732(R)|    0.940(R)|clk_BUFGP         |   0.000|
PDB<4>      |    1.107(R)|    0.905(R)|clk_BUFGP         |   0.000|
PDB<5>      |    1.860(R)|    1.237(R)|clk_BUFGP         |   0.000|
PDB<6>      |    1.441(R)|    1.169(R)|clk_BUFGP         |   0.000|
PDB<7>      |    1.826(R)|    1.212(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
EppWAIT     |   10.493(R)|clk_BUFGP         |   0.000|
LED<0>      |   10.147(R)|clk_BUFGP         |   0.000|
LED<1>      |   10.208(R)|clk_BUFGP         |   0.000|
LED<2>      |   10.646(R)|clk_BUFGP         |   0.000|
LED<3>      |   10.486(R)|clk_BUFGP         |   0.000|
LED<4>      |   10.062(R)|clk_BUFGP         |   0.000|
LED<5>      |   10.209(R)|clk_BUFGP         |   0.000|
LED<6>      |   10.007(R)|clk_BUFGP         |   0.000|
LED<7>      |   10.080(R)|clk_BUFGP         |   0.000|
PDB<0>      |   14.307(R)|clk_BUFGP         |   0.000|
PDB<1>      |   15.315(R)|clk_BUFGP         |   0.000|
PDB<2>      |   14.106(R)|clk_BUFGP         |   0.000|
PDB<3>      |   14.211(R)|clk_BUFGP         |   0.000|
PDB<4>      |   14.969(R)|clk_BUFGP         |   0.000|
PDB<5>      |   14.677(R)|clk_BUFGP         |   0.000|
PDB<6>      |   15.851(R)|clk_BUFGP         |   0.000|
PDB<7>      |   15.307(R)|clk_BUFGP         |   0.000|
data_ready  |    8.439(R)|clk_BUFGP         |   0.000|
ram_data<0> |    8.407(R)|clk_BUFGP         |   0.000|
ram_data<1> |    9.127(R)|clk_BUFGP         |   0.000|
ram_data<2> |    8.401(R)|clk_BUFGP         |   0.000|
ram_data<3> |    9.433(R)|clk_BUFGP         |   0.000|
ram_data<4> |    8.408(R)|clk_BUFGP         |   0.000|
ram_data<5> |    9.452(R)|clk_BUFGP         |   0.000|
ram_data<6> |    9.105(R)|clk_BUFGP         |   0.000|
ram_data<7> |    8.401(R)|clk_BUFGP         |   0.000|
ram_data<8> |    8.772(R)|clk_BUFGP         |   0.000|
ram_data<9> |    9.104(R)|clk_BUFGP         |   0.000|
ram_data<10>|    8.779(R)|clk_BUFGP         |   0.000|
ram_data<11>|    9.474(R)|clk_BUFGP         |   0.000|
ram_data<12>|    9.478(R)|clk_BUFGP         |   0.000|
ram_data<13>|    8.735(R)|clk_BUFGP         |   0.000|
ram_data<14>|    9.397(R)|clk_BUFGP         |   0.000|
ram_data<15>|    9.674(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.343|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EppASTB        |PDB<0>         |    9.460|
EppASTB        |PDB<1>         |    9.275|
EppASTB        |PDB<2>         |    8.608|
EppASTB        |PDB<3>         |    8.965|
EppASTB        |PDB<4>         |    8.794|
EppASTB        |PDB<5>         |    9.682|
EppASTB        |PDB<6>         |    9.182|
EppASTB        |PDB<7>         |    8.574|
EppWRITE       |PDB<0>         |   10.272|
EppWRITE       |PDB<1>         |    9.689|
EppWRITE       |PDB<2>         |    9.921|
EppWRITE       |PDB<3>         |   10.016|
EppWRITE       |PDB<4>         |    9.560|
EppWRITE       |PDB<5>         |   10.016|
EppWRITE       |PDB<6>         |    9.676|
EppWRITE       |PDB<7>         |    9.573|
---------------+---------------+---------+


Analysis completed Sun Aug 20 23:34:48 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 105 MB



