/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [8:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  reg [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [29:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~((celloutsig_0_2z[1] | celloutsig_0_4z) & celloutsig_0_1z);
  assign celloutsig_0_1z = ~((in_data[14] | in_data[80]) & in_data[79]);
  assign celloutsig_1_9z = ~((in_data[131] | celloutsig_1_4z[5]) & celloutsig_1_0z[0]);
  assign celloutsig_1_13z = ~((celloutsig_1_10z[4] | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_0_13z = celloutsig_0_6z[7] ^ celloutsig_0_2z[1];
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_5z } == { celloutsig_1_4z[0], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_8z = ! celloutsig_0_0z[11:3];
  assign celloutsig_0_16z = ! { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_5z = ! { celloutsig_1_4z[5:1], celloutsig_1_2z };
  assign celloutsig_0_19z = in_data[85:81] % { 1'h1, celloutsig_0_9z[3:1], celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_5z[11:3], celloutsig_0_13z, celloutsig_0_16z } % { 1'h1, celloutsig_0_0z[10:2], celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_9z[1:0], celloutsig_0_1z } * celloutsig_0_2z[2:0];
  assign celloutsig_0_6z = - in_data[73:66];
  assign celloutsig_1_4z = ~ { in_data[180:177], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z } | { celloutsig_0_2z[1:0], celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_0z[9:0] | { celloutsig_0_11z[1], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[180:178] | in_data[163:161];
  assign celloutsig_1_2z = in_data[138:134] | { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_2z[4:2], celloutsig_1_3z, celloutsig_1_4z } | { celloutsig_1_4z[4:1], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_3z = & celloutsig_0_0z[5:2];
  assign celloutsig_1_1z = & in_data[123:119];
  assign celloutsig_1_3z = & { in_data[136], in_data[123:119] };
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_8z = | { celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_14z = ~^ celloutsig_1_11z[3:1];
  assign celloutsig_0_7z = ~^ in_data[93:83];
  assign celloutsig_0_0z = in_data[60:49] << in_data[50:39];
  assign celloutsig_0_12z = { celloutsig_0_6z[7:6], celloutsig_0_4z, celloutsig_0_6z } << { celloutsig_0_0z[11:3], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_0z[8:2] << { in_data[63:59], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_6z[8:1], 1'h0, celloutsig_1_2z, celloutsig_1_0z } >>> { celloutsig_1_6z[27:14], 1'h0, celloutsig_1_6z[12:11] };
  assign celloutsig_0_20z = { celloutsig_0_19z[3:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z } ^ celloutsig_0_15z[6:1];
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_9z = in_data[87:79];
  assign { celloutsig_1_6z[8], celloutsig_1_6z[12], celloutsig_1_6z[21:14], celloutsig_1_6z[3:2], celloutsig_1_6z[7], celloutsig_1_6z[1], celloutsig_1_6z[11], celloutsig_1_6z[6], celloutsig_1_6z[24], celloutsig_1_6z[10], celloutsig_1_6z[5], celloutsig_1_6z[23], celloutsig_1_6z[9], celloutsig_1_6z[4], celloutsig_1_6z[22], celloutsig_1_6z[29:25] } = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z[2], celloutsig_1_0z[2], celloutsig_1_0z[2:1], celloutsig_1_0z[1], celloutsig_1_0z[1:0], celloutsig_1_0z[0], celloutsig_1_0z[0], in_data[155:151] } ^ { celloutsig_1_4z[4], celloutsig_1_1z, celloutsig_1_0z[0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z[2:1], celloutsig_1_4z[3], celloutsig_1_0z[0], celloutsig_1_4z[7], celloutsig_1_4z[2], celloutsig_1_3z, celloutsig_1_4z[6], celloutsig_1_4z[1], celloutsig_1_0z[2], celloutsig_1_4z[5], celloutsig_1_4z[0], celloutsig_1_0z[1], celloutsig_1_0z[1], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z };
  assign { celloutsig_1_6z[13], celloutsig_1_6z[0] } = 2'h0;
  assign { out_data[128], out_data[102:96], out_data[37:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
