NDSummary.OnToolTipsLoaded("File:axi4stream_vip_if.sv",{37:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype37\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_intf_slave()</div><div class=\"TTSummary\">Sets interface to slave mode</div></div>",38:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype38\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_intf_master()</div><div class=\"TTSummary\">Sets interface to master mode</div></div>",39:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype39\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_intf_monitor()</div><div class=\"TTSummary\">Sets interface to monitor mode</div></div>",40:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype40\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_reset_check()</div><div class=\"TTSummary\">Sets xilinx_reset_check_enable to turn on error message when there is a violation of rule which is holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP--UG1037</div></div>",41:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype41\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_reset_check_to_warn()</div><div class=\"TTSummary\">Sets xilinx_reset_check_enable to turn on warning message when there is a violation of rule which is holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP--UG1037</div></div>",42:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype42\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_xilinx_reset_check()</div><div class=\"TTSummary\">Sets xilinx_reset_check_enable to turn off warning/error message when there is a violation of rule which is holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP--UG1037</div></div>",43:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype43\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_tkeep_check()</div><div class=\"TTSummary\">Sets xilinx_tkeep_check_enable to turn on error message when sparse tkeep is being detected in the transaction.</div></div>",44:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype44\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_tkeep_check_to_warn()</div><div class=\"TTSummary\">Sets xilinx_tkeep_check_enable to turn off warning/error message when sparse tkeep is being detected in the transaction.</div></div>",45:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype45\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_xilinx_tkeep_check()</div><div class=\"TTSummary\">Sets xilinx_tkeep_check_enable to turn off warning/error message when sparse tkeep is being detected in the transaction.</div></div>",46:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype46\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_enable_xchecks()</div><div class=\"TTSummary\">Sets enable_xchecks to turn on error message when reset signal is unknown after 1 cycle of clock.</div></div>",47:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype47\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_enable_xchecks_to_warn()</div><div class=\"TTSummary\">Sets enable_xchecks to downgrade/upgrade into warning message when reset signal is unknown after 1 cycle of clock.</div></div>",48:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype48\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_enable_xchecks()</div><div class=\"TTSummary\">Sets enable_xchecks to downgrade error/warning message into info message when reset signal is unknown after 1 cycle of clock.</div></div>",1142:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype1142\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> set_tkeep_sparse_pattern(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">xil_axi4stream_tkeep_sparse_pattern_t&nbsp;</td><td class=\"PName last\">pattern</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div></div>",1143:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype1143\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> xil_axi4stream_tkeep_sparse_pattern_t get_tkeep_sparse_pattern()</div></div>"});