C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/Comparator.v {1 {vlog -work work -stats=none C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/Comparator.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Comparator_2sComplement

Top level modules:
	Comparator_2sComplement

} {} {}} C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/FSM_test.v {1 {vlog -work work -stats=none C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/FSM_test.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FSM_tb

Top level modules:
	FSM_tb

} {} {}} C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/registerfiletest.v {1 {vlog -work work -stats=none C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/registerfiletest.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegisterFile_tb

Top level modules:
	RegisterFile_tb

} {} {}} C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/RegisterFile.v {1 {vlog -work work -stats=none C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/RegisterFile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/FSM.v {0 {vlog -work work -stats=none C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/FSM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FSM
** Error: (vlog-13069) C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/FSM.v(49): near "begin": syntax error, unexpected begin.
** Error: C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/FSM.v(49): (vlog-13205) Syntax error found in the scope following 'always_comb'. Is there a missing '::'?

} {4.0 6.0} {}} C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/PC_Counter.v {1 {vlog -work work -stats=none C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/PC_Counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC_Counter

Top level modules:
	PC_Counter

} {} {}} C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/ALUtest.v {1 {vlog -work work -stats=none C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/ALUtest.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU_Testbench

Top level modules:
	ALU_Testbench

} {} {}} C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/ALU.v {1 {vlog -work work -stats=none C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/PC_CounterTest.v {1 {vlog -work work -stats=none C:/Users/Kerim/Desktop/processor-digital-logic-design/verilog/PC_CounterTest.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC_Counter_Testbench

Top level modules:
	PC_Counter_Testbench

} {} {}}
