{
   "ActiveEmotionalView":"Color Code + Grouping and No Loops",
   "Color Code + Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Color Code + Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 5780 -y 1790 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 5780 -y 1810 -defaultsOSRD
preplace port port-id_o_SPI_Clk_0 -pg 1 -lvl 8 -x 5780 -y 970 -defaultsOSRD
preplace port port-id_o_SPI_CS_0 -pg 1 -lvl 8 -x 5780 -y 1010 -defaultsOSRD
preplace port port-id_i_Mode_0 -pg 1 -lvl 0 -x 0 -y 1010 -defaultsOSRD
preplace port port-id_i_Trigger_0 -pg 1 -lvl 0 -x 0 -y 2130 -defaultsOSRD
preplace port port-id_i_Switch_0 -pg 1 -lvl 0 -x 0 -y 2150 -defaultsOSRD
preplace port port-id_i_Port_0 -pg 1 -lvl 0 -x 0 -y 2170 -defaultsOSRD
preplace port port-id_i_Over_GPIO_0 -pg 1 -lvl 0 -x 0 -y 1250 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_0 -pg 1 -lvl 8 -x 5780 -y 990 -defaultsOSRD
preplace port port-id_o_SPI_Clk_1 -pg 1 -lvl 8 -x 5780 -y 2230 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_1 -pg 1 -lvl 8 -x 5780 -y 2250 -defaultsOSRD
preplace port port-id_o_SPI_CS_1 -pg 1 -lvl 8 -x 5780 -y 2270 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_2 -pg 1 -lvl 8 -x 5780 -y 1490 -defaultsOSRD
preplace port port-id_o_SPI_CS_2 -pg 1 -lvl 8 -x 5780 -y 1510 -defaultsOSRD
preplace port port-id_o_SPI_Clk_2 -pg 1 -lvl 8 -x 5780 -y 1470 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_3 -pg 1 -lvl 8 -x 5780 -y 2090 -defaultsOSRD
preplace port port-id_o_SPI_CS_3 -pg 1 -lvl 8 -x 5780 -y 2110 -defaultsOSRD
preplace port port-id_o_SPI_Clk_3 -pg 1 -lvl 8 -x 5780 -y 2070 -defaultsOSRD
preplace port port-id_i_SPI_MISO_0 -pg 1 -lvl 0 -x 0 -y 1810 -defaultsOSRD
preplace port port-id_i_SPI_MISO_1 -pg 1 -lvl 0 -x 0 -y 2270 -defaultsOSRD
preplace port port-id_i_SPI_MISO_2 -pg 1 -lvl 0 -x 0 -y 1970 -defaultsOSRD
preplace port port-id_i_SPI_MISO_3 -pg 1 -lvl 0 -x 0 -y 2190 -defaultsOSRD
preplace portBus o_LED_0 -pg 1 -lvl 8 -x 5780 -y 1030 -defaultsOSRD
preplace portBus i_CMOS_Data_0 -pg 1 -lvl 0 -x 0 -y 990 -defaultsOSRD
preplace portBus o_GPIO_0 -pg 1 -lvl 8 -x 5780 -y 1530 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -x 3680 -y 960 -swap {34 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 0 35 36 37 38 39 41 40 42 43 44} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 0R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 0L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 100L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 40L -pinDir axi_resetn left -pinY axi_resetn 120L -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 20R -pinDir s2mm_introut right -pinY s2mm_introut 40R
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 2740 -y 1310 -swap {74 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 56 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 94 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 114 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 0 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 154 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 39 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 183 175 184 176 185 177 186 178 187 179 188 180 189 181 190 182 191} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 340R -pinDir M00_AXI right -pinY M00_AXI 160R -pinDir M01_AXI right -pinY M01_AXI 420R -pinDir M02_AXI right -pinY M02_AXI 600R -pinDir M03_AXI right -pinY M03_AXI 0R -pinDir M04_AXI right -pinY M04_AXI 640R -pinDir M05_AXI right -pinY M05_AXI 620R -pinDir M06_AXI right -pinY M06_AXI 20R -pinDir ACLK left -pinY ACLK 300L -pinDir ARESETN left -pinY ARESETN 480L -pinDir S00_ACLK left -pinY S00_ACLK 320L -pinDir S00_ARESETN left -pinY S00_ARESETN 500L -pinDir M00_ACLK left -pinY M00_ACLK 340L -pinDir M00_ARESETN left -pinY M00_ARESETN 520L -pinDir M01_ACLK left -pinY M01_ACLK 360L -pinDir M01_ARESETN left -pinY M01_ARESETN 540L -pinDir M02_ACLK left -pinY M02_ACLK 380L -pinDir M02_ARESETN left -pinY M02_ARESETN 560L -pinDir M03_ACLK left -pinY M03_ACLK 400L -pinDir M03_ARESETN left -pinY M03_ARESETN 580L -pinDir M04_ACLK left -pinY M04_ACLK 420L -pinDir M04_ARESETN left -pinY M04_ARESETN 600L -pinDir M05_ACLK left -pinY M05_ACLK 440L -pinDir M05_ARESETN left -pinY M05_ARESETN 620L -pinDir M06_ACLK left -pinY M06_ACLK 460L -pinDir M06_ARESETN left -pinY M06_ARESETN 640L
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 4430 -y 1390 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 38 36 39 41 40 37} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 120R -pinDir ACLK left -pinY ACLK 60L -pinDir ARESETN left -pinY ARESETN 20L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 100L -pinDir M00_ARESETN left -pinY M00_ARESETN 40L
preplace inst PL_SPI_ADAR_v1_0_0 -pg 1 -lvl 7 -x 5230 -y 1380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 24 22 23 21 25} -defaultsOSRD -pinDir s00_axi left -pinY s00_axi 0L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 0R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 40L -pinDir o_SPI_MOSI right -pinY o_SPI_MOSI 20R -pinDir o_SPI_CS right -pinY o_SPI_CS 40R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 20L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 60L
preplace inst PL_SPI_DDS_v1_0_0 -pg 1 -lvl 7 -x 5230 -y 680 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 26 22 23 24 25 21 27 28} -defaultsOSRD -pinDir s00_axi left -pinY s00_axi 0L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 0R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 60L -pinDir o_SPI_MOSI right -pinY o_SPI_MOSI 20R -pinDir o_SPI_CS right -pinY o_SPI_CS 40R -pinBusDir o_GPIO right -pinBusY o_GPIO 60R -pinDir i_Over_GPIO left -pinY i_Over_GPIO 40L -pinDir o_ADC_Trigger left -pinY o_ADC_Trigger 20L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 80L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 100L
preplace inst PL_SPI_ADF4159_v1_0_0 -pg 1 -lvl 7 -x 5230 -y 1220 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 24 22 23 21 25} -defaultsOSRD -pinDir s00_axi left -pinY s00_axi 0L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 0R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 40L -pinDir o_SPI_MOSI right -pinY o_SPI_MOSI 20R -pinDir o_SPI_CS right -pinY o_SPI_CS 40R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 20L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 60L
preplace inst ila_0 -pg 1 -lvl 2 -x 600 -y 910 -defaultsOSRD -pinDir SLOT_0_AXIS right -pinY SLOT_0_AXIS 0R -pinDir clk left -pinY clk 0L
preplace inst ila_3 -pg 1 -lvl 5 -x 3680 -y 740 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 20L
preplace inst ila_4 -pg 1 -lvl 5 -x 3680 -y 530 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 50L
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 3680 -y 1240 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_i right -pinY GPIO.gpio_io_i 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir ip2intc_irpt right -pinY ip2intc_irpt 40R
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y 1870 -swap {2 0 1} -defaultsOSRD -pinDir clk_in1 right -pinY clk_in1 40R -pinDir clk_out1 right -pinY clk_out1 0R -pinDir clk_out2 right -pinY clk_out2 20R
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 5230 -y 880 -swap {23 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 27 17 18 19 20 21 22 0 24 25 26 16 28 29 30 31 32 33 73 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 34 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 119 115 116 118 117} -defaultsOSRD -pinDir DDR right -pinY DDR 160R -pinDir FIXED_IO right -pinY FIXED_IO 180R -pinDir USBIND_0 right -pinY USBIND_0 0R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 20R -pinDir M_AXI_GP0 left -pinY M_AXI_GP0 20L -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir TTC0_WAVE0_OUT right -pinY TTC0_WAVE0_OUT 200R -pinDir TTC0_WAVE1_OUT right -pinY TTC0_WAVE1_OUT 220R -pinDir TTC0_WAVE2_OUT right -pinY TTC0_WAVE2_OUT 240R -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 240L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 40L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 140L -pinDir FCLK_CLK0 left -pinY FCLK_CLK0 220L -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 200L
preplace inst rst_ps7_0_100M -pg 1 -lvl 3 -x 1270 -y 1370 -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst rst_ps7_0_100M1 -pg 1 -lvl 2 -x 600 -y 1150 -swap {4 9 0 2 3 5 8 6 7 1} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 60L -pinDir ext_reset_in right -pinY ext_reset_in 100R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 80R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst VICFAR_1 -pg 1 -lvl 4 -x 2740 -y 300 -swap {0 1 2 3 4 5 6 7 12 9 10 11 8 13 14 15 16 17} -defaultsOSRD -pinDir i_vicfar_im left -pinY i_vicfar_im 0L -pinDir i_vicfar_re left -pinY i_vicfar_re 300L -pinDir o_vicfar_detection right -pinY o_vicfar_detection 580R -pinDir o_vicfar_threshold right -pinY o_vicfar_threshold 560R -pinDir clk left -pinY clk 320L -pinBusDir o_vicfar_valid right -pinBusY o_vicfar_valid 600R
preplace inst PL_IO_TriggerCtrl_v1_0 -pg 1 -lvl 5 -x 3680 -y 1420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 24 25 23 20 21} -defaultsOSRD -pinDir s00_axi left -pinY s00_axi 0L -pinDir i_Trigger left -pinY i_Trigger 60L -pinDir i_Switch left -pinY i_Switch 80L -pinDir i_Port left -pinY i_Port 100L -pinDir o_Trigger right -pinY o_Trigger 0R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 20L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 40L
preplace inst system_ila_0 -pg 1 -lvl 7 -x 5230 -y 40 -swap {0 1 2 3 4 5 9 7 8 6} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 80L -pinBusDir probe0 left -pinBusY probe0 40L -pinBusDir probe1 left -pinBusY probe1 60L -pinDir resetn left -pinY resetn 20L
preplace inst width_converter_0 -pg 1 -lvl 3 -x 1270 -y 520 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 310L -pinDir M_AXIS right -pinY M_AXIS 310R -pinBusDir Din left -pinBusY Din 370L -pinDir s_axis_tvalid1 left -pinY s_axis_tvalid1 390L -pinDir s_axis_tready1 left -pinY s_axis_tready1 410L -pinBusDir dout right -pinBusY dout 560R -pinDir aclk left -pinY aclk 430L -pinDir aresetn left -pinY aresetn 450L
preplace inst width_converter_1 -pg 1 -lvl 3 -x 1270 -y 70 -swap {0 1 2 3 4 5 8 7 6 9 10} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 50L -pinDir M_AXIS right -pinY M_AXIS 50R -pinBusDir Din left -pinBusY Din 110L -pinDir s_axis_tready1 left -pinY s_axis_tready1 150L -pinBusDir dout1 right -pinBusY dout1 70R -pinDir s_axis_tvalid1 left -pinY s_axis_tvalid1 130L -pinDir aclk left -pinY aclk 310L -pinDir aresetn left -pinY aresetn 330L
preplace inst system_ila_1 -pg 1 -lvl 4 -x 2740 -y 110 -swap {0 1 2 3 4 7 5 6 8} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 60L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 40L -pinDir resetn left -pinY resetn 80L
preplace inst system_ila_2 -pg 1 -lvl 4 -x 2740 -y 1070 -swap {0 1 2 3 4 6 5 7 8} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 40L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 60L -pinDir resetn left -pinY resetn 80L
preplace inst mf_fft_overlap_add_0 -pg 1 -lvl 2 -x 600 -y 90 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinDir s_axis_mft right -pinY s_axis_mft 0R -pinDir im right -pinY im 20R -pinDir im.im_tdata right -pinY im.im_tdata 80R -pinDir im.im_tvalid right -pinY im.im_tvalid 100R -pinDir im.im_tready right -pinY im.im_tready 120R -pinDir re right -pinY re 510R -pinDir re.re_tdata right -pinY re.re_tdata 570R -pinDir re.re_tvalid right -pinY re.re_tvalid 590R -pinDir re.re_tready right -pinY re.re_tready 610R -pinDir clk left -pinY clk 720L -pinDir clr left -pinY clr 0L
preplace inst PL_SPI_ADC_MasterStr_0 -pg 1 -lvl 7 -x 5230 -y 220 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 36 28 29 27 39 35 33 30 31 37 38 34 32} -defaultsOSRD -pinDir m00_axis left -pinY m00_axis 0L -pinDir s00_axi left -pinY s00_axi 160L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 0R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 300L -pinDir o_SPI_MOSI right -pinY o_SPI_MOSI 20R -pinDir o_SPI_CS right -pinY o_SPI_CS 40R -pinBusDir i_CMOS_Data left -pinBusY i_CMOS_Data 180L -pinDir i_ADC_Work left -pinY i_ADC_Work 360L -pinDir i_CMOS_Clk left -pinY i_CMOS_Clk 280L -pinBusDir o_LED right -pinBusY o_LED 60R -pinDir i_Trigger left -pinY i_Trigger 200L -pinDir i_Mode left -pinY i_Mode 220L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 320L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 340L -pinDir m00_axis_aclk left -pinY m00_axis_aclk 260L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 240L
preplace netloc Din_1 1 2 2 1040 450 1490J
preplace netloc PL_IO_TriggerCtrl_v1_0_o_Trigger 1 5 2 4080 1110 4620
preplace netloc PL_SPI_ADAR_v1_0_0_o_SPI_CS 1 7 1 5460J 1420n
preplace netloc PL_SPI_ADAR_v1_0_0_o_SPI_Clk 1 7 1 5500J 1380n
preplace netloc PL_SPI_ADAR_v1_0_0_o_SPI_MOSI 1 7 1 5480J 1400n
preplace netloc PL_SPI_ADC_MasterStr_0_o_LED 1 7 1 5700J 280n
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_CS 1 7 1 5720J 260n
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_Clk 1 7 1 5760J 220n
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_MOSI 1 7 1 5740J 240n
preplace netloc PL_SPI_ADF4159_v1_0_0_o_SPI_CS 1 7 1 5520J 1260n
preplace netloc PL_SPI_ADF4159_v1_0_0_o_SPI_Clk 1 7 1 5560J 1220n
preplace netloc PL_SPI_ADF4159_v1_0_0_o_SPI_MOSI 1 7 1 5540J 1240n
preplace netloc PL_SPI_DDS_v1_0_0_o_ADC_Trigger 1 6 1 4920 580n
preplace netloc PL_SPI_DDS_v1_0_0_o_GPIO 1 7 1 5620J 740n
preplace netloc PL_SPI_DDS_v1_0_0_o_SPI_CS 1 7 1 5640J 720n
preplace netloc PL_SPI_DDS_v1_0_0_o_SPI_Clk 1 7 1 5680J 680n
preplace netloc PL_SPI_DDS_v1_0_0_o_SPI_MOSI 1 7 1 5660J 700n
preplace netloc axi_gpio_0_ip2intc_irpt 1 5 2 4020J 1770 4860
preplace netloc clk_wiz_0_clk_out1 1 1 6 270J 1070 820 1310 1530 2010 3180 1600 3940J 2090 4820
preplace netloc clk_wiz_0_clk_out2 1 1 6 230 970 780 1190 1570 1210 3020 900 4120 1590 4680
preplace netloc i_CMOS_Data_0_1 1 0 7 NJ 990 NJ 990 920J 1150 1490J 990 2960J 660 4260J 990 4600
preplace netloc i_Mode_0_1 1 0 7 NJ 1010 NJ 1010 900J 1170 1550J 1010 3000J 680 4240J 1130 4660J
preplace netloc i_Over_GPIO_0_1 1 0 7 NJ 1250 210J 1030 860J 1250 NJ 1250 3120J 880 4140J 1610 4780J
preplace netloc i_Port_0_1 1 0 5 NJ 2170 NJ 2170 NJ 2170 NJ 2170 3420J
preplace netloc i_SPI_MISO_0_1 1 0 7 NJ 1810 250J 1050 840J 1270 1570J 2030 3220J 1140 4100J 1630 4740J
preplace netloc i_SPI_MISO_1_1 1 0 7 NJ 2270 250J 2210 NJ 2210 NJ 2210 3460J 1780 3880J 2270 5000J
preplace netloc i_SPI_MISO_2_1 1 0 7 NJ 1970 290J 1090 800J 1290 1490J 2050 3280J 1180 4040J 1670 4800J
preplace netloc i_SPI_MISO_3_1 1 0 7 NJ 2190 NJ 2190 NJ 2190 NJ 2190 3440J 1700 3920J 2190 4960J
preplace netloc i_Switch_0_1 1 0 5 NJ 2150 NJ 2150 NJ 2150 NJ 2150 3400J
preplace netloc i_Trigger_0_1 1 0 5 NJ 2130 NJ 2130 NJ 2130 NJ 2130 3380J
preplace netloc mf_fft_overlap_add_0_im_tvalid 1 2 1 1020 190n
preplace netloc mf_fft_overlap_add_0_re_tdata 1 2 2 940 1210 1530J
preplace netloc mf_fft_overlap_add_0_re_tvalid 1 2 1 1020 680n
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 250J 2110 NJ 2110 NJ 2110 3340J 1360 3980J 1850 4920
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 5 780 2090 NJ 2090 3300J 1340 4000J 1830 4900
preplace netloc rst_ps7_0_100M1_peripheral_aresetn 1 2 5 880 1230 1510 1230 3060J 860 4180 1570 4700J
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 3 4 1470 2070 3240 1800 3860J 2290 4880
preplace netloc width_converter_0_dout 1 3 1 1530 1080n
preplace netloc width_converter_0_s_axis_tready1 1 2 1 960 700n
preplace netloc width_converter_1_dout1 1 3 1 1470 130n
preplace netloc width_converter_1_s_axis_tready1 1 2 1 1000 210n
preplace netloc PL_SPI_ADC_MasterStr_0_m00_axis 1 2 5 980 1130 1470J 970 2980J 640 4280J 970 4580J
preplace netloc VICFAR_1_o_vicfar_threshold 1 4 1 2940 530n
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 4160 960n
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 4760 880n
preplace netloc mf_fft_overlap_add_0_im 1 2 1 1040 110n
preplace netloc mf_fft_overlap_add_0_re 1 2 1 1040 600n
preplace netloc processing_system7_0_DDR 1 7 1 5600J 1040n
preplace netloc processing_system7_0_FIXED_IO 1 7 1 5580J 1060n
preplace netloc processing_system7_0_M_AXI_GP0 1 4 3 3160J 1160 4060J 1650 4840J
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 3140 980n
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 3200 1240n
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 1 3260 1420n
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 3 3040J 820 4220J 1150 4640J
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 3 3360J 1740 3900J 2230 4980J
preplace netloc ps7_0_axi_periph_M05_AXI 1 4 3 3320J 1580 3960J 2070 4940J
preplace netloc ps7_0_axi_periph_M06_AXI 1 4 3 3080J 840 4200J 1330 4720J
preplace netloc vicfar_0_o_vicfar_detection 1 4 1 3100 740n
preplace netloc width_converter_0_M_AXIS 1 3 1 1590 600n
preplace netloc width_converter_1_M_AXIS 1 3 1 1450 110n
levelinfo -pg 1 0 120 600 1270 2740 3680 4430 5230 5780
pagesize -pg 1 -db -bbox -sgen -210 -20 5940 2350
",
   "Color Code + Grouping and No Loops_ScaleFactor":"0.752778",
   "Color Code + Grouping and No Loops_TopLeft":"4657,-106",
   "Default View_ScaleFactor":"0.582139",
   "Default View_TopLeft":"-426,-184",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 7 -x 3470 -y 390 -defaultsOSRD
preplace port group_2 -pg 1 -lvl 0 -x -150 -y 320 -defaultsOSRD
preplace port group_3 -pg 1 -lvl 0 -x -150 -y 660 -defaultsOSRD
preplace port group_4 -pg 1 -lvl 7 -x 3470 -y 1070 -defaultsOSRD
preplace port group_5 -pg 1 -lvl 7 -x 3470 -y 130 -defaultsOSRD
preplace port group_6 -pg 1 -lvl 0 -x -150 -y 10 -defaultsOSRD
preplace port group_7 -pg 1 -lvl 7 -x 3470 -y 40 -defaultsOSRD
preplace port group_8 -pg 1 -lvl 7 -x 3470 -y 1230 -defaultsOSRD
preplace port port-id_o_SPI_Clk_0 -pg 1 -lvl 7 -x 3470 -y 340 -defaultsOSRD
preplace port port-id_o_SPI_Clk_1 -pg 1 -lvl 7 -x 3470 -y 1250 -defaultsOSRD
preplace port port-id_o_SPI_Clk_2 -pg 1 -lvl 7 -x 3470 -y 60 -defaultsOSRD
preplace port port-id_o_SPI_Clk_3 -pg 1 -lvl 7 -x 3470 -y 1090 -defaultsOSRD
preplace port port-id_i_SPI_MISO_1 -pg 1 -lvl 0 -x -150 -y 1390 -defaultsOSRD
preplace port port-id_i_SPI_MISO_3 -pg 1 -lvl 0 -x -150 -y 1250 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 2130 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 42 41 43 44} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 40R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 20L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 40L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 80L -pinDir axi_resetn left -pinY axi_resetn 60L -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 60R -pinDir s2mm_introut right -pinY s2mm_introut 80R
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 1470 -y 370 -swap {134 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 154 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 114 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 39 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 56 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 74 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 94 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 0 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 183 175 184 176 185 177 186 178 187 179 188 180 189 181 190 182 191} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 120R -pinDir M00_AXI right -pinY M00_AXI 140R -pinDir M01_AXI right -pinY M01_AXI 100R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir M03_AXI right -pinY M03_AXI 40R -pinDir M04_AXI right -pinY M04_AXI 60R -pinDir M05_AXI right -pinY M05_AXI 80R -pinDir M06_AXI right -pinY M06_AXI 0R -pinDir ACLK left -pinY ACLK 0L -pinDir ARESETN left -pinY ARESETN 180L -pinDir S00_ACLK left -pinY S00_ACLK 20L -pinDir S00_ARESETN left -pinY S00_ARESETN 200L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 220L -pinDir M01_ACLK left -pinY M01_ACLK 60L -pinDir M01_ARESETN left -pinY M01_ARESETN 240L -pinDir M02_ACLK left -pinY M02_ACLK 80L -pinDir M02_ARESETN left -pinY M02_ARESETN 260L -pinDir M03_ACLK left -pinY M03_ACLK 100L -pinDir M03_ARESETN left -pinY M03_ARESETN 280L -pinDir M04_ACLK left -pinY M04_ACLK 120L -pinDir M04_ARESETN left -pinY M04_ARESETN 300L -pinDir M05_ACLK left -pinY M05_ACLK 140L -pinDir M05_ARESETN left -pinY M05_ARESETN 320L -pinDir M06_ACLK left -pinY M06_ACLK 160L -pinDir M06_ARESETN left -pinY M06_ARESETN 340L
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 2540 -y 640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 40 38 39 37 41} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 40R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 100L -pinDir S00_ACLK left -pinY S00_ACLK 60L -pinDir S00_ARESETN left -pinY S00_ARESETN 80L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst PL_SPI_ADAR_v1_0_0 -pg 1 -lvl 6 -x 3140 -y 1270 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 24 23 22} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir s00_axi left -pinY s00_axi 0L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 20R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 60L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 40L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 20L
preplace inst PL_SPI_DDS_v1_0_0 -pg 1 -lvl 6 -x 3140 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 25 24 23} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinBusDir group_2 right -pinBusY group_2 0R -pinDir s00_axi left -pinY s00_axi 20L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 20R -pinDir o_ADC_Trigger left -pinY o_ADC_Trigger 80L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 60L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 40L
preplace inst PL_SPI_ADF4159_v1_0_0 -pg 1 -lvl 6 -x 3140 -y 1110 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 24 23 22} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir s00_axi left -pinY s00_axi 0L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 20R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 60L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 40L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 20L
preplace inst mft_overlap_add_2022_0 -pg 1 -lvl 2 -x 580 -y 1160 -swap {8 1 2 3 0 5 6 7 4 9 10 11 12} -defaultsOSRD -pinDir gateway_in_axis right -pinY gateway_in_axis 40R -pinDir im right -pinY im 0R -pinDir re right -pinY re 20R -pinDir clk left -pinY clk 30L
preplace inst ila_0 -pg 1 -lvl 2 -x 580 -y 1320 -defaultsOSRD -pinDir SLOT_0_AXIS right -pinY SLOT_0_AXIS 0R -pinDir clk left -pinY clk 0L
preplace inst ila_1 -pg 1 -lvl 3 -x 1470 -y 890 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 10L -pinDir clk left -pinY clk 30L
preplace inst ila_2 -pg 1 -lvl 3 -x 1470 -y 1040 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 20L -pinDir clk left -pinY clk 40L
preplace inst ila_3 -pg 1 -lvl 4 -x 2130 -y 1000 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 20L
preplace inst ila_4 -pg 1 -lvl 4 -x 2130 -y 1310 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 20L
preplace inst vicfar_0 -pg 1 -lvl 3 -x 1470 -y 1180 -defaultsOSRD -pinDir i_vicfar_im left -pinY i_vicfar_im 0L -pinDir i_vicfar_re left -pinY i_vicfar_re 20L -pinDir o_vicfar_detection right -pinY o_vicfar_detection 0R -pinDir o_vicfar_threshold right -pinY o_vicfar_threshold 20R -pinDir clk left -pinY clk 40L -pinBusDir o_vicfar_valid right -pinBusY o_vicfar_valid 40R
preplace inst PL_IO_TriggerCtrl_v1_0 -pg 1 -lvl 4 -x 2130 -y 100 -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinDir s00_axi left -pinY s00_axi 20L -pinDir o_Trigger right -pinY o_Trigger 60R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 40L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 60L
preplace inst PL_SPI_ADC_MasterStr_0 -pg 1 -lvl 6 -x 3140 -y 360 -swap {35 28 8 3 4 5 6 7 2 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 1 32 0 31 30 29 34 33} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 200L -pinBusDir group_2 right -pinBusY group_2 20R -pinDir m00_axis left -pinY m00_axis 60L -pinDir s00_axi left -pinY s00_axi 20L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 0R -pinDir i_CMOS_Clk left -pinY i_CMOS_Clk 140L -pinDir i_ADC_Work left -pinY i_ADC_Work 0L -pinDir i_Trigger left -pinY i_Trigger 120L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 100L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 80L -pinDir m00_axis_aclk left -pinY m00_axis_aclk 180L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 160L
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 2130 -y 380 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_i right -pinY GPIO.gpio_io_i 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir ip2intc_irpt right -pinY ip2intc_irpt 40R
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 90 -y 1050 -defaultsOSRD -pinDir clk_in1 right -pinY clk_in1 0R -pinDir clk_out1 right -pinY clk_out1 20R -pinDir clk_out2 right -pinY clk_out2 140R
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 3140 -y 660 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 95 94 96 97} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir USBIND_0 right -pinY USBIND_0 20R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 40R -pinDir M_AXI_GP0 left -pinY M_AXI_GP0 0L -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 20L -pinDir TTC0_WAVE0_OUT right -pinY TTC0_WAVE0_OUT 60R -pinDir TTC0_WAVE1_OUT right -pinY TTC0_WAVE1_OUT 80R -pinDir TTC0_WAVE2_OUT right -pinY TTC0_WAVE2_OUT 100R -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 40L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 80L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 60L -pinDir FCLK_CLK0 left -pinY FCLK_CLK0 160L -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 180L
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 580 -y 880 -swap {4 5 0 2 3 6 7 8 9 1} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 60L -pinDir ext_reset_in right -pinY ext_reset_in 20R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst rst_ps7_0_100M1 -pg 1 -lvl 4 -x 2130 -y 820 -swap {1 0 2 3 4 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 20L -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst mf_fft_overlap_add_0 -pg 1 -lvl 2 -x 580 -y 1440 -defaultsOSRD -pinDir s_axis_mft left -pinY s_axis_mft 0L -pinDir im right -pinY im 0R -pinDir re right -pinY re 20R -pinDir clk left -pinY clk 20L -pinDir clr left -pinY clr 40L
preplace inst VICFAR_1 -pg 1 -lvl 3 -x 1470 -y 1320 -defaultsOSRD -pinDir i_vicfar_im left -pinY i_vicfar_im 0L -pinDir i_vicfar_re left -pinY i_vicfar_re 20L -pinDir o_vicfar_detection right -pinY o_vicfar_detection 0R -pinDir o_vicfar_threshold right -pinY o_vicfar_threshold 20R -pinDir clk left -pinY clk 40L -pinBusDir o_vicfar_valid right -pinBusY o_vicfar_valid 40R
preplace netloc netgroup_1 1 6 1 3450J 390n
preplace netloc netgroup_2 1 0 4 -130J -10 NJ -10 NJ -10 1710
preplace netloc netgroup_3 1 0 6 NJ 660 NJ 660 780J 770 1730J 700 2350J 820 2770
preplace netloc netgroup_4 1 6 1 3430 380n
preplace netloc netgroup_5 1 6 1 3410 130n
preplace netloc netgroup_6 1 0 6 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 2910J
preplace netloc netgroup_7 1 6 1 3370 40n
preplace netloc netgroup_8 1 6 1 3390 1230n
preplace netloc PL_IO_TriggerCtrl_v1_0_o_Trigger 1 4 2 2370 360 2870
preplace netloc PL_SPI_ADAR_v1_0_0_o_SPI_Clk 1 6 1 3430J 1250n
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_Clk 1 6 1 3370J 340n
preplace netloc PL_SPI_ADF4159_v1_0_0_o_SPI_Clk 1 6 1 3450J 1090n
preplace netloc PL_SPI_DDS_v1_0_0_o_ADC_Trigger 1 5 1 2910 180n
preplace netloc PL_SPI_DDS_v1_0_0_o_SPI_Clk 1 6 1 3390J 60n
preplace netloc axi_gpio_0_ip2intc_irpt 1 4 2 2370J 440 2730
preplace netloc clk_wiz_0_clk_out1 1 1 5 200 770 760 290 1750 260 2390J 270 2850
preplace netloc clk_wiz_0_clk_out2 1 1 5 240 1250 840 830 1790 720 2370 500 2890
preplace netloc i_SPI_MISO_1_1 1 0 6 NJ 1390 260J 1100 800J 1450 1810J 1240 NJ 1240 2690J
preplace netloc i_SPI_MISO_3_1 1 0 6 NJ 1250 220J 1070 780J 980 1690J 1090 2350J 1100 2690J
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 180J 750 840J 790 1770J 760 2310J 840 2810J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 4 820J 810 1830 740 2330J 860 2910J
preplace netloc rst_ps7_0_100M1_peripheral_aresetn 1 4 2 2390 460 2770
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 4 800 310 1770 220 NJ 220 2830
preplace netloc PL_SPI_ADC_MasterStr_0_m00_axis 1 2 4 760J 1430 1830J 1390 NJ 1390 2790J
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 2350 600n
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 N 680
preplace netloc mft_overlap_add_2022_0_im 1 2 1 880 900n
preplace netloc mft_overlap_add_2022_0_re 1 2 1 860 1060n
preplace netloc processing_system7_0_M_AXI_GP0 1 3 3 1710J 500 2350J 520 2690J
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 1690 510n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1830 400n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 1710 120n
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 3 1730 240 NJ 240 2890J
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 3 1790J 300 NJ 300 2710J
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 3 1810J 320 2390J 340 2750J
preplace netloc ps7_0_axi_periph_M06_AXI 1 3 3 1690 30 NJ 30 2890J
preplace netloc vicfar_0_o_vicfar_detection 1 3 1 1710 580n
preplace netloc vicfar_0_o_vicfar_threshold 1 3 1 1710 1200n
levelinfo -pg 1 -150 90 580 1470 2130 2540 3140 3470
pagesize -pg 1 -db -bbox -sgen -300 -180 3610 1570
"
}
{
   "da_axi4_cnt":"9",
   "da_clkrst_cnt":"14",
   "da_ps7_cnt":"1"
}
