
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035470    0.000768    0.192647 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002971    0.031953    0.258188    0.450834 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.031953    0.000117    0.450951 v fanout70/A (sg13g2_buf_2)
     5    0.028971    0.091189    0.156650    0.607601 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.091253    0.002196    0.609797 v _199_/A (sg13g2_xnor2_1)
     2    0.008669    0.102891    0.161599    0.771396 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.102891    0.000401    0.771796 v _200_/B (sg13g2_xor2_1)
     1    0.002740    0.042468    0.108765    0.880561 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.042468    0.000190    0.880751 v _296_/D (sg13g2_dfrbpq_1)
                                              0.880751   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035470    0.000768    0.192647 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.392647   clock uncertainty
                                  0.000000    0.392647   clock reconvergence pessimism
                                 -0.053653    0.338994   library hold time
                                              0.338994   data required time
---------------------------------------------------------------------------------------------
                                              0.338994   data required time
                                             -0.880751   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541758   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013004    0.079135    0.298251    0.490571 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.079136    0.000461    0.491032 v fanout63/A (sg13g2_buf_8)
     6    0.032861    0.043789    0.142807    0.633839 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043807    0.001325    0.635164 v _206_/A (sg13g2_xnor2_1)
     2    0.009681    0.111029    0.145875    0.781038 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.111029    0.000313    0.781351 v _208_/A (sg13g2_xor2_1)
     1    0.001820    0.038906    0.113510    0.894861 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.038907    0.000067    0.894927 v _298_/D (sg13g2_dfrbpq_1)
                                              0.894927   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.392319   clock uncertainty
                                  0.000000    0.392319   clock reconvergence pessimism
                                 -0.052219    0.340100   library hold time
                                              0.340100   data required time
---------------------------------------------------------------------------------------------
                                              0.340100   data required time
                                             -0.894927   data arrival time
---------------------------------------------------------------------------------------------
                                              0.554827   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013004    0.079135    0.298251    0.490571 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.079136    0.000461    0.491032 v fanout63/A (sg13g2_buf_8)
     6    0.032861    0.043789    0.142807    0.633839 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043810    0.001431    0.635270 v _205_/A (sg13g2_nand2_1)
     1    0.006291    0.055905    0.065335    0.700605 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.055928    0.000405    0.701009 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006663    0.085998    0.099750    0.800760 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.086028    0.000280    0.801040 v _211_/A (sg13g2_xnor2_1)
     1    0.001801    0.043717    0.109970    0.911010 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.043717    0.000069    0.911079 v _299_/D (sg13g2_dfrbpq_1)
                                              0.911079   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.392330   clock uncertainty
                                  0.000000    0.392330   clock reconvergence pessimism
                                 -0.054156    0.338174   library hold time
                                              0.338174   data required time
---------------------------------------------------------------------------------------------
                                              0.338174   data required time
                                             -0.911079   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572905   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001175    0.194743 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008357    0.067748    0.285736    0.480478 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.067751    0.000521    0.481000 ^ _127_/A (sg13g2_inv_1)
     1    0.008113    0.057008    0.075893    0.556892 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.057039    0.000621    0.557513 v output3/A (sg13g2_buf_2)
     1    0.051098    0.142334    0.216991    0.774504 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.142374    0.002278    0.776781 v signB (out)
                                              0.776781   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.776781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.576781   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035470    0.000768    0.192647 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002971    0.031953    0.258188    0.450834 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.031953    0.000117    0.450951 v fanout70/A (sg13g2_buf_2)
     5    0.028971    0.091189    0.156650    0.607601 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.091234    0.001882    0.609483 v _198_/A (sg13g2_nand2_1)
     1    0.005196    0.058152    0.079622    0.689105 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.058152    0.000340    0.689445 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.009766    0.113044    0.123137    0.812582 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.113046    0.000625    0.813206 v _204_/B (sg13g2_xor2_1)
     1    0.001715    0.038026    0.104620    0.917827 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.038027    0.000064    0.917891 v _297_/D (sg13g2_dfrbpq_1)
                                              0.917891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000444    0.192323 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.392323   clock uncertainty
                                  0.000000    0.392323   clock reconvergence pessimism
                                 -0.051865    0.340459   library hold time
                                              0.340459   data required time
---------------------------------------------------------------------------------------------
                                              0.340459   data required time
                                             -0.917891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.577432   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.011990    0.074160    0.294204    0.486534 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.074161    0.000437    0.486971 v fanout59/A (sg13g2_buf_8)
     8    0.040296    0.047775    0.142867    0.629838 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.049051    0.005994    0.635832 v _182_/B (sg13g2_nand2_1)
     1    0.005004    0.054149    0.068196    0.704028 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.054150    0.000350    0.704378 ^ _217_/A (sg13g2_nor3_1)
     1    0.004437    0.050577    0.070823    0.775201 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.050577    0.000175    0.775376 v _218_/A2 (sg13g2_o21ai_1)
     1    0.002859    0.069890    0.119217    0.894593 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.069890    0.000114    0.894707 ^ _219_/A (sg13g2_inv_1)
     1    0.002699    0.032955    0.052992    0.947700 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.032955    0.000161    0.947861 v _301_/D (sg13g2_dfrbpq_1)
                                              0.947861   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001163    0.194731 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.394731   clock uncertainty
                                  0.000000    0.394731   clock reconvergence pessimism
                                 -0.049206    0.345525   library hold time
                                              0.345525   data required time
---------------------------------------------------------------------------------------------
                                              0.345525   data required time
                                             -0.947861   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602336   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037607    0.001211    0.194779 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008347    0.056500    0.280851    0.475630 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.056501    0.000347    0.475976 v fanout72/A (sg13g2_buf_8)
     8    0.038502    0.046522    0.133594    0.609570 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.046694    0.002122    0.611693 v fanout71/A (sg13g2_buf_8)
     8    0.035618    0.044834    0.126929    0.738621 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.044835    0.000306    0.738927 v _195_/A (sg13g2_xor2_1)
     2    0.009668    0.073399    0.139724    0.878651 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.073402    0.000602    0.879253 v _196_/B (sg13g2_xor2_1)
     1    0.004327    0.049801    0.107508    0.986761 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.049801    0.000232    0.986992 v _295_/D (sg13g2_dfrbpq_1)
                                              0.986992   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037607    0.001211    0.194779 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.394779   clock uncertainty
                                  0.000000    0.394779   clock reconvergence pessimism
                                 -0.055990    0.338788   library hold time
                                              0.338788   data required time
---------------------------------------------------------------------------------------------
                                              0.338788   data required time
                                             -0.986992   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648204   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053082    0.005123    0.648154 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004925    0.074349    0.092470    0.740624 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.074349    0.000338    0.740962 v output15/A (sg13g2_buf_2)
     1    0.053997    0.150068    0.231926    0.972888 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.150090    0.001826    0.974714 v sine_out[1] (out)
                                              0.974714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.974714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774714   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000466    0.495738 ^ fanout58/A (sg13g2_buf_2)
     7    0.029226    0.107216    0.192382    0.688121 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.107236    0.001434    0.689554 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.005738    0.054868    0.084470    0.774024 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.054874    0.000559    0.774584 v output16/A (sg13g2_buf_2)
     1    0.051965    0.144891    0.217908    0.992491 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.144906    0.001532    0.994023 v sine_out[20] (out)
                                              0.994023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.994023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794023   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000466    0.495738 ^ fanout58/A (sg13g2_buf_2)
     7    0.029226    0.107216    0.192382    0.688121 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.107221    0.000886    0.689007 ^ _167_/A (sg13g2_nor2_1)
     1    0.005751    0.050719    0.094133    0.783139 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.050725    0.000556    0.783696 v output19/A (sg13g2_buf_2)
     1    0.052658    0.146229    0.215497    0.999193 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.146412    0.003676    1.002869 v sine_out[23] (out)
                                              1.002869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.002869   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802869   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000466    0.495738 ^ fanout58/A (sg13g2_buf_2)
     7    0.029226    0.107216    0.192382    0.688121 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.107244    0.001663    0.689784 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.005572    0.059627    0.091772    0.781556 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.059627    0.000353    0.781909 v output12/A (sg13g2_buf_2)
     1    0.051658    0.144141    0.219906    1.001815 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.144155    0.001490    1.003306 v sine_out[17] (out)
                                              1.003306   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.003306   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803306   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000466    0.495738 ^ fanout58/A (sg13g2_buf_2)
     7    0.029226    0.107216    0.192382    0.688121 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.107221    0.000866    0.688986 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.007569    0.063135    0.093205    0.782191 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.063177    0.000833    0.783024 v output11/A (sg13g2_buf_2)
     1    0.051725    0.144325    0.221918    1.004942 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.144339    0.001509    1.006451 v sine_out[16] (out)
                                              1.006451   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.006451   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806451   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000466    0.495738 ^ fanout58/A (sg13g2_buf_2)
     7    0.029226    0.107216    0.192382    0.688121 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.107232    0.001319    0.689440 ^ _281_/A (sg13g2_nor2_1)
     1    0.006213    0.052481    0.096171    0.785611 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.052524    0.000822    0.786433 v output35/A (sg13g2_buf_2)
     1    0.053168    0.147898    0.218809    1.005242 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.147916    0.001660    1.006901 v sine_out[8] (out)
                                              1.006901   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.006901   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806901   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000466    0.495738 ^ fanout58/A (sg13g2_buf_2)
     7    0.029226    0.107216    0.192382    0.688121 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.107221    0.000871    0.688991 ^ _160_/A (sg13g2_nor2_1)
     1    0.006759    0.053602    0.098732    0.787723 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.053639    0.000691    0.788415 v output14/A (sg13g2_buf_2)
     1    0.051861    0.144628    0.217054    1.005468 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.144643    0.001529    1.006997 v sine_out[19] (out)
                                              1.006997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.006997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806997   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053359    0.006045    0.649077 ^ _130_/B (sg13g2_nor2_1)
     2    0.011916    0.074791    0.088621    0.737698 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.074827    0.000850    0.738548 v _284_/A (sg13g2_and2_1)
     1    0.003959    0.037699    0.124415    0.862962 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.037699    0.000255    0.863218 v output7/A (sg13g2_buf_2)
     1    0.052413    0.145571    0.208067    1.071284 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.145753    0.003649    1.074934 v sine_out[12] (out)
                                              1.074934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.074934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874933   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013415    0.097743    0.307543    0.499862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.097744    0.000477    0.500339 ^ fanout63/A (sg13g2_buf_8)
     6    0.033563    0.047699    0.147656    0.647995 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.047719    0.001409    0.649404 ^ fanout62/A (sg13g2_buf_8)
     8    0.030718    0.044163    0.117510    0.766914 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044190    0.001770    0.768684 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.004477    0.039255    0.095466    0.864150 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.039259    0.000294    0.864444 v output13/A (sg13g2_buf_2)
     1    0.051669    0.144095    0.209013    1.073456 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.144110    0.001509    1.074965 v sine_out[18] (out)
                                              1.074965   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.074965   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874965   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000444    0.192323 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.010793    0.082157    0.295631    0.487954 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.082157    0.000280    0.488234 ^ fanout68/A (sg13g2_buf_2)
     6    0.030645    0.111193    0.189197    0.677431 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.111404    0.003516    0.680948 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.006577    0.089819    0.150054    0.831002 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.089820    0.000486    0.831488 v output29/A (sg13g2_buf_2)
     1    0.055245    0.152798    0.241000    1.072488 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.153017    0.004171    1.076659 v sine_out[32] (out)
                                              1.076659   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.076659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.876659   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013415    0.097743    0.307543    0.499862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.097744    0.000477    0.500339 ^ fanout63/A (sg13g2_buf_8)
     6    0.033563    0.047699    0.147656    0.647995 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.047713    0.001068    0.649063 ^ _135_/A (sg13g2_nor2_1)
     1    0.002919    0.036190    0.055636    0.704699 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.036190    0.000116    0.704814 v _174_/A (sg13g2_nand2_1)
     1    0.004712    0.045491    0.054904    0.759719 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.045505    0.000361    0.760080 ^ _175_/B (sg13g2_nand2_1)
     1    0.006231    0.076470    0.099541    0.859621 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.076471    0.000399    0.860020 v output22/A (sg13g2_buf_2)
     1    0.052852    0.146810    0.229590    1.089610 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.147001    0.003766    1.093376 v sine_out[26] (out)
                                              1.093376   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.093376   data arrival time
---------------------------------------------------------------------------------------------
                                              0.893376   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.052424    0.002233    0.645264 ^ _255_/A (sg13g2_nor4_1)
     1    0.003864    0.055361    0.072478    0.717742 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.055361    0.000153    0.717896 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006028    0.114982    0.120726    0.838622 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.114987    0.000760    0.839381 ^ output4/A (sg13g2_buf_2)
     1    0.054168    0.180778    0.261017    1.100399 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.180798    0.001956    1.102355 ^ sine_out[0] (out)
                                              1.102355   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.102355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.902355   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013415    0.097743    0.307543    0.499862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.097744    0.000477    0.500339 ^ fanout63/A (sg13g2_buf_8)
     6    0.033563    0.047699    0.147656    0.647995 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.047714    0.001089    0.649084 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.002908    0.031470    0.048905    0.697989 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.031471    0.000115    0.698105 v _179_/B (sg13g2_nand2_1)
     2    0.010553    0.083919    0.084998    0.783103 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.083929    0.000702    0.783805 ^ _180_/B (sg13g2_nand2_1)
     1    0.003961    0.060416    0.100032    0.883837 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.060416    0.000152    0.883989 v output24/A (sg13g2_buf_2)
     1    0.053512    0.148793    0.223634    1.107623 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.148812    0.001726    1.109349 v sine_out[28] (out)
                                              1.109349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.109349   data arrival time
---------------------------------------------------------------------------------------------
                                              0.909350   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037607    0.001211    0.194779 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008659    0.069587    0.287152    0.481931 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.069588    0.000360    0.482291 ^ fanout72/A (sg13g2_buf_8)
     8    0.039938    0.051041    0.135290    0.617580 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.051249    0.002200    0.619781 ^ fanout71/A (sg13g2_buf_8)
     8    0.036934    0.048499    0.123222    0.743002 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048646    0.002105    0.745107 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006831    0.096097    0.125200    0.870307 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.096097    0.000427    0.870734 v output28/A (sg13g2_buf_2)
     1    0.055532    0.154000    0.246284    1.117018 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.154028    0.002054    1.119072 v sine_out[31] (out)
                                              1.119072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.119072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919072   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013415    0.097743    0.307543    0.499862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.097744    0.000477    0.500339 ^ fanout63/A (sg13g2_buf_8)
     6    0.033563    0.047699    0.147656    0.647995 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.047719    0.001409    0.649404 ^ fanout62/A (sg13g2_buf_8)
     8    0.030718    0.044163    0.117510    0.766914 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044191    0.001786    0.768700 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.006365    0.082067    0.119871    0.888570 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.082067    0.000412    0.888982 v output23/A (sg13g2_buf_2)
     1    0.052936    0.147037    0.232855    1.121837 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.147214    0.003597    1.125434 v sine_out[27] (out)
                                              1.125434   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.125434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.925434   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013004    0.079135    0.298251    0.490571 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.079136    0.000461    0.491032 v fanout63/A (sg13g2_buf_8)
     6    0.032861    0.043789    0.142807    0.633839 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043805    0.001183    0.635022 v _150_/A (sg13g2_and2_1)
     3    0.011656    0.073790    0.139676    0.774698 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.073805    0.001030    0.775727 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003839    0.060908    0.118863    0.894591 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.060908    0.000265    0.894855 ^ output18/A (sg13g2_buf_2)
     1    0.052487    0.174844    0.227674    1.122529 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.174954    0.003616    1.126145 ^ sine_out[22] (out)
                                              1.126145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.126145   data arrival time
---------------------------------------------------------------------------------------------
                                              0.926145   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013004    0.079135    0.298251    0.490571 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.079136    0.000461    0.491032 v fanout63/A (sg13g2_buf_8)
     6    0.032861    0.043789    0.142807    0.633839 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043805    0.001183    0.635022 v _150_/A (sg13g2_and2_1)
     3    0.011656    0.073790    0.139676    0.774698 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.073798    0.000789    0.775486 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004368    0.065337    0.123780    0.899266 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.065338    0.000281    0.899548 ^ output17/A (sg13g2_buf_2)
     1    0.051801    0.173230    0.230037    1.129584 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.173242    0.001559    1.131143 ^ sine_out[21] (out)
                                              1.131143   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.131143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.931143   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053062    0.005053    0.648084 ^ _143_/A (sg13g2_nor2_1)
     2    0.010341    0.070957    0.087880    0.735964 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.070998    0.001352    0.737316 v _147_/A (sg13g2_nand2_1)
     2    0.011146    0.088472    0.099947    0.837263 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.088501    0.001310    0.838573 ^ _275_/B (sg13g2_nor2_1)
     1    0.005956    0.049496    0.079148    0.917720 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.049499    0.000383    0.918104 v output30/A (sg13g2_buf_2)
     1    0.054544    0.151339    0.219642    1.137746 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.151361    0.001821    1.139567 v sine_out[3] (out)
                                              1.139567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.139567   data arrival time
---------------------------------------------------------------------------------------------
                                              0.939567   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053359    0.006045    0.649077 ^ _130_/B (sg13g2_nor2_1)
     2    0.011916    0.074791    0.088621    0.737698 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.074828    0.000876    0.738573 v _136_/B (sg13g2_nand2b_2)
     4    0.020521    0.083400    0.095033    0.833606 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.083437    0.001425    0.835031 ^ _277_/A (sg13g2_nor2_1)
     1    0.006358    0.057293    0.086817    0.921848 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.057297    0.000462    0.922310 v output32/A (sg13g2_buf_2)
     1    0.052610    0.146135    0.218923    1.141233 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.146321    0.003702    1.144934 v sine_out[5] (out)
                                              1.144934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.144934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944934   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053359    0.006045    0.649077 ^ _130_/B (sg13g2_nor2_1)
     2    0.011916    0.074791    0.088621    0.737698 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.074828    0.000876    0.738573 v _136_/B (sg13g2_nand2b_2)
     4    0.020521    0.083400    0.095033    0.833606 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.083428    0.001237    0.834843 ^ _279_/A (sg13g2_nor2_1)
     1    0.006234    0.056753    0.086178    0.921021 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.056764    0.000689    0.921709 v output34/A (sg13g2_buf_2)
     1    0.053163    0.147513    0.219494    1.141203 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.147714    0.003904    1.145107 v sine_out[7] (out)
                                              1.145107   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.145107   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945107   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053359    0.006045    0.649077 ^ _130_/B (sg13g2_nor2_1)
     2    0.011916    0.074791    0.088621    0.737698 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.074828    0.000876    0.738573 v _136_/B (sg13g2_nand2b_2)
     4    0.020521    0.083400    0.095033    0.833606 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.083431    0.001300    0.834906 ^ _276_/A (sg13g2_nor2_1)
     1    0.007108    0.060561    0.090064    0.924970 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.060565    0.000513    0.925483 v output31/A (sg13g2_buf_2)
     1    0.054090    0.149819    0.223377    1.148860 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.150009    0.003788    1.152648 v sine_out[4] (out)
                                              1.152648   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.152648   data arrival time
---------------------------------------------------------------------------------------------
                                              0.952648   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001051    0.194619 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001760    0.030736    0.255853    0.450472 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030736    0.000066    0.450538 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009071    0.090143    0.590143    1.040681 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.090143    0.000379    1.041060 ^ fanout77/A (sg13g2_buf_8)
     7    0.044317    0.054725    0.149210    1.190270 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.055075    0.002979    1.193249 ^ _128_/A (sg13g2_inv_2)
     5    0.025850    0.078590    0.087123    1.280372 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.078613    0.001158    1.281530 v _293_/D (sg13g2_dfrbpq_1)
                                              1.281530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001051    0.194619 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.394619   clock uncertainty
                                  0.000000    0.394619   clock reconvergence pessimism
                                 -0.067597    0.327022   library hold time
                                              0.327022   data required time
---------------------------------------------------------------------------------------------
                                              0.327022   data required time
                                             -1.281530   data arrival time
---------------------------------------------------------------------------------------------
                                              0.954508   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001051    0.194619 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001760    0.030736    0.255853    0.450472 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030736    0.000066    0.450538 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009071    0.090143    0.590143    1.040681 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.090143    0.000379    1.041060 ^ fanout77/A (sg13g2_buf_8)
     7    0.044317    0.054725    0.149210    1.190270 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.054971    0.002301    1.192571 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002594    0.050813    0.101215    1.293787 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.050813    0.000157    1.293943 v _294_/D (sg13g2_dfrbpq_1)
                                              1.293943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.394655   clock uncertainty
                                  0.000000    0.394655   clock reconvergence pessimism
                                 -0.056401    0.338255   library hold time
                                              0.338255   data required time
---------------------------------------------------------------------------------------------
                                              0.338255   data required time
                                             -1.293943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.955689   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053359    0.006045    0.649077 ^ _130_/B (sg13g2_nor2_1)
     2    0.011916    0.074791    0.088621    0.737698 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.074828    0.000876    0.738573 v _136_/B (sg13g2_nand2b_2)
     4    0.020521    0.083400    0.095033    0.833606 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.083450    0.001648    0.835254 ^ _278_/A (sg13g2_nor2_1)
     1    0.009217    0.070151    0.099037    0.934291 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.070203    0.001006    0.935297 v output33/A (sg13g2_buf_2)
     1    0.052935    0.146990    0.226436    1.161733 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.147175    0.003707    1.165441 v sine_out[6] (out)
                                              1.165441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.165441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.965441   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000444    0.192323 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.010793    0.082157    0.295631    0.487954 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.082159    0.000574    0.488528 ^ fanout66/A (sg13g2_buf_2)
     6    0.035229    0.125111    0.199616    0.688144 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.125383    0.004348    0.692492 ^ fanout64/A (sg13g2_buf_8)
     8    0.039148    0.052775    0.163009    0.855501 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.052776    0.000266    0.855767 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003376    0.058202    0.091607    0.947373 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.058202    0.000132    0.947506 v output5/A (sg13g2_buf_2)
     1    0.052823    0.146662    0.219865    1.167371 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.146843    0.003638    1.171009 v sine_out[10] (out)
                                              1.171009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.171009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.971009   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053062    0.005053    0.648084 ^ _143_/A (sg13g2_nor2_1)
     2    0.010341    0.070957    0.087880    0.735964 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.070983    0.001083    0.737047 v _144_/B (sg13g2_nand2_1)
     2    0.010240    0.083019    0.102662    0.839709 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.083048    0.001256    0.840966 ^ _212_/B (sg13g2_nor2_1)
     2    0.011149    0.074094    0.100204    0.941169 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.074096    0.000293    0.941463 v output26/A (sg13g2_buf_2)
     1    0.052988    0.147532    0.230016    1.171479 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.147551    0.001670    1.173148 v sine_out[2] (out)
                                              1.173148   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.173148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.973148   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053299    0.005856    0.648887 ^ _131_/B (sg13g2_or2_1)
     6    0.026592    0.176239    0.212491    0.861379 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.176308    0.001374    0.862752 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003414    0.058368    0.091428    0.954180 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.058368    0.000247    0.954426 v output8/A (sg13g2_buf_2)
     1    0.052387    0.145964    0.220533    1.174960 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.145980    0.001576    1.176536 v sine_out[13] (out)
                                              1.176536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.176536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.976536   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053299    0.005856    0.648887 ^ _131_/B (sg13g2_or2_1)
     6    0.026592    0.176239    0.212491    0.861379 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.176307    0.001311    0.862689 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003522    0.058808    0.092056    0.954746 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.058808    0.000262    0.955008 v output6/A (sg13g2_buf_2)
     1    0.052046    0.144739    0.218739    1.173747 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.144918    0.003600    1.177348 v sine_out[11] (out)
                                              1.177348   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.177348   data arrival time
---------------------------------------------------------------------------------------------
                                              0.977348   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053299    0.005856    0.648887 ^ _131_/B (sg13g2_or2_1)
     6    0.026592    0.176239    0.212491    0.861379 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.176307    0.001299    0.862677 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003904    0.060351    0.094307    0.956984 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.060351    0.000251    0.957235 v output36/A (sg13g2_buf_2)
     1    0.052459    0.145770    0.220313    1.177548 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.145952    0.003645    1.181193 v sine_out[9] (out)
                                              1.181193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.181193   data arrival time
---------------------------------------------------------------------------------------------
                                              0.981193   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053062    0.005053    0.648084 ^ _143_/A (sg13g2_nor2_1)
     2    0.010341    0.070957    0.087880    0.735964 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.070998    0.001352    0.737316 v _147_/A (sg13g2_nand2_1)
     2    0.011146    0.088472    0.099947    0.837263 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.088501    0.001304    0.838567 ^ _149_/B (sg13g2_nand2_1)
     1    0.005989    0.077870    0.116298    0.954865 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.077876    0.000756    0.955620 v output10/A (sg13g2_buf_2)
     1    0.051687    0.144237    0.229874    1.185494 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.144246    0.001281    1.186775 v sine_out[15] (out)
                                              1.186775   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.186775   data arrival time
---------------------------------------------------------------------------------------------
                                              0.986775   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053062    0.005053    0.648084 ^ _143_/A (sg13g2_nor2_1)
     2    0.010341    0.070957    0.087880    0.735964 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.070983    0.001083    0.737047 v _144_/B (sg13g2_nand2_1)
     2    0.010240    0.083019    0.102662    0.839709 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.083039    0.001054    0.840764 ^ _145_/B (sg13g2_nand2_1)
     1    0.007347    0.089209    0.123706    0.964469 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.089212    0.000625    0.965094 v output9/A (sg13g2_buf_2)
     1    0.051733    0.144448    0.235856    1.200951 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.144463    0.001527    1.202477 v sine_out[14] (out)
                                              1.202477   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.202477   data arrival time
---------------------------------------------------------------------------------------------
                                              1.002477   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037607    0.001211    0.194779 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008659    0.069587    0.287152    0.481931 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.069588    0.000360    0.482291 ^ fanout72/A (sg13g2_buf_8)
     8    0.039938    0.051041    0.135290    0.617580 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.051249    0.002200    0.619781 ^ fanout71/A (sg13g2_buf_8)
     8    0.036934    0.048499    0.123222    0.743002 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048684    0.002445    0.745447 ^ _140_/B (sg13g2_nor2_2)
     5    0.021623    0.069983    0.083825    0.829272 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.070020    0.001004    0.830276 v _169_/A (sg13g2_nand2_1)
     1    0.003485    0.045267    0.062658    0.892934 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.045267    0.000138    0.893072 ^ _170_/B (sg13g2_nand2_1)
     1    0.006824    0.081677    0.103452    0.996524 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.081712    0.000561    0.997085 v output20/A (sg13g2_buf_2)
     1    0.052331    0.145535    0.231524    1.228609 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.145715    0.003611    1.232220 v sine_out[24] (out)
                                              1.232220   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.232220   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032220   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013415    0.097743    0.307543    0.499862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.097744    0.000477    0.500339 ^ fanout63/A (sg13g2_buf_8)
     6    0.033563    0.047699    0.147656    0.647995 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.047719    0.001409    0.649404 ^ fanout62/A (sg13g2_buf_8)
     8    0.030718    0.044163    0.117510    0.766914 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044185    0.001577    0.768490 ^ _168_/A (sg13g2_nor2_1)
     2    0.006572    0.051753    0.068595    0.837085 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.051755    0.000376    0.837461 v _171_/B (sg13g2_nand2_1)
     1    0.003979    0.048918    0.064687    0.902148 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.048919    0.000283    0.902431 ^ _172_/B (sg13g2_nand2_1)
     1    0.006324    0.077565    0.101669    1.004100 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.077566    0.000391    1.004492 v output21/A (sg13g2_buf_2)
     1    0.053004    0.147181    0.230662    1.235154 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.147350    0.003488    1.238642 v sine_out[25] (out)
                                              1.238642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.238642   data arrival time
---------------------------------------------------------------------------------------------
                                              1.038642   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013004    0.079135    0.298251    0.490571 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.079136    0.000461    0.491032 v fanout63/A (sg13g2_buf_8)
     6    0.032861    0.043789    0.142807    0.633839 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043808    0.001372    0.635211 v fanout62/A (sg13g2_buf_8)
     8    0.030208    0.041864    0.122382    0.757593 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.041883    0.001443    0.759036 v _181_/A (sg13g2_and2_1)
     4    0.017114    0.100915    0.160913    0.919949 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.100921    0.000818    0.920768 v _184_/B1 (sg13g2_a21oi_1)
     1    0.003837    0.070480    0.092354    1.013122 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.070480    0.000249    1.013370 ^ output25/A (sg13g2_buf_2)
     1    0.054840    0.182945    0.238025    1.251395 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.183073    0.003984    1.255379 ^ sine_out[29] (out)
                                              1.255379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.255379   data arrival time
---------------------------------------------------------------------------------------------
                                              1.055379   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001175    0.194743 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008357    0.067748    0.285736    0.480478 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.067750    0.000421    0.480899 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003911    0.061780    0.583261    1.064160 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.061780    0.000265    1.064425 ^ output2/A (sg13g2_buf_2)
     1    0.050717    0.169375    0.225246    1.289670 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.169472    0.002221    1.291892 ^ sign (out)
                                              1.291892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.291892   data arrival time
---------------------------------------------------------------------------------------------
                                              1.091892   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013415    0.097743    0.307543    0.499862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.097744    0.000477    0.500339 ^ fanout63/A (sg13g2_buf_8)
     6    0.033563    0.047699    0.147656    0.647995 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.047719    0.001409    0.649404 ^ fanout62/A (sg13g2_buf_8)
     8    0.030718    0.044163    0.117510    0.766914 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.044183    0.001466    0.768380 ^ _181_/A (sg13g2_and2_1)
     4    0.017732    0.127622    0.194421    0.962801 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.127629    0.001062    0.963862 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.007723    0.067842    0.100744    1.064606 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.067845    0.000583    1.065189 v output27/A (sg13g2_buf_2)
     1    0.054943    0.151964    0.228757    1.293946 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.152172    0.004031    1.297977 v sine_out[30] (out)
                                              1.297977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -1.297977   data arrival time
---------------------------------------------------------------------------------------------
                                              1.097977   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000453    0.495726 ^ fanout59/A (sg13g2_buf_8)
     8    0.040900    0.052165    0.147306    0.643031 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053062    0.005053    0.648084 ^ _143_/A (sg13g2_nor2_1)
     2    0.010341    0.070957    0.087880    0.735964 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.070983    0.001083    0.737047 v _144_/B (sg13g2_nand2_1)
     2    0.010240    0.083019    0.102662    0.839709 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.083048    0.001256    0.840966 ^ _212_/B (sg13g2_nor2_1)
     2    0.011149    0.074094    0.100204    0.941169 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.074107    0.000801    0.941971 v _213_/C (sg13g2_nand3_1)
     2    0.011219    0.090015    0.118717    1.060688 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.090031    0.000938    1.061625 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002295    0.048643    0.102825    1.164450 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.048643    0.000140    1.164590 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001576    0.052749    0.589368    1.753958 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.052749    0.000060    1.754018 v _300_/D (sg13g2_dfrbpq_1)
                                              1.754018   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001175    0.194743 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.394742   clock uncertainty
                                  0.000000    0.394742   clock reconvergence pessimism
                                 -0.057178    0.337564   library hold time
                                              0.337564   data required time
---------------------------------------------------------------------------------------------
                                              0.337564   data required time
                                             -1.754018   data arrival time
---------------------------------------------------------------------------------------------
                                              1.416454   slack (MET)



