<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="Macro_MAC_Acc4_top" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="w" src_name="out" src_type="vector&lt;float, 4&gt;*" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="out_r" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="xi" src_type="vector&lt;float, 4&gt;*" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="xi" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="mro0" src_type="vector&lt;unsigned int, 4&gt;*" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="mro0" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="mro1" src_type="vector&lt;unsigned int, 4&gt;*" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="mro1" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="mro2" src_type="vector&lt;unsigned int, 4&gt;*" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="mro2" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="mro3" src_type="vector&lt;unsigned int, 4&gt;*" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="mro3" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="row" src_type="unsigned short" src_isptr="0" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="row" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
