#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PFs\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PFs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PFs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PFs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PFs\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\PFs\iverilog\lib\ivl\v2009.vpi";
S_000002c3a00e6840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002c3a00e69d0 .scope module, "ALU_tb" "ALU_tb" 3 5;
 .timescale -9 -12;
P_000002c3a00e5e00 .param/l "HALF_PERIOD" 0 3 23, +C4<00000000000000000000000000110010>;
v000002c3a00f2b50_0 .var "A", 15 0;
v000002c3a00f2bf0_0 .var "B", 15 0;
v000002c3a00f2c90_0 .var "Op", 2 0;
v000002c3a00f2d30_0 .net "Output", 15 0, v000002c3a00fa130_0;  1 drivers
v000002c3a00f2dd0_0 .var "clk", 0 0;
S_000002c3a00f9f00 .scope module, "uut" "ALU" 3 16, 4 3 0, S_000002c3a00e69d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "op";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "Output";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /INPUT 1 "clk";
v000002c3a00fa090_0 .net "A", 15 0, v000002c3a00f2b50_0;  1 drivers
v000002c3a00c2950_0 .net "B", 15 0, v000002c3a00f2bf0_0;  1 drivers
v000002c3a00fa130_0 .var "Output", 15 0;
v000002c3a00fa1d0_0 .var "RNG_out", 15 0;
v000002c3a00fa270_0 .net "clk", 0 0, v000002c3a00f2dd0_0;  1 drivers
v000002c3a00fa310_0 .net "op", 2 0, v000002c3a00f2c90_0;  1 drivers
v000002c3a00f2ab0_0 .var "zero", 0 0;
E_000002c3a00e5f40/0 .event negedge, v000002c3a00fa270_0;
E_000002c3a00e5f40/1 .event posedge, v000002c3a00fa270_0;
E_000002c3a00e5f40 .event/or E_000002c3a00e5f40/0, E_000002c3a00e5f40/1;
    .scope S_000002c3a00f9f00;
T_0 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000002c3a00fa1d0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_000002c3a00f9f00;
T_1 ;
    %wait E_000002c3a00e5f40;
    %load/vec4 v000002c3a00fa310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v000002c3a00fa090_0;
    %load/vec4 v000002c3a00c2950_0;
    %add;
    %store/vec4 v000002c3a00fa130_0, 0, 16;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v000002c3a00fa090_0;
    %load/vec4 v000002c3a00c2950_0;
    %sub;
    %store/vec4 v000002c3a00fa130_0, 0, 16;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v000002c3a00fa090_0;
    %load/vec4 v000002c3a00c2950_0;
    %and;
    %store/vec4 v000002c3a00fa130_0, 0, 16;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v000002c3a00fa090_0;
    %load/vec4 v000002c3a00c2950_0;
    %or;
    %store/vec4 v000002c3a00fa130_0, 0, 16;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000002c3a00fa090_0;
    %load/vec4 v000002c3a00c2950_0;
    %mul;
    %store/vec4 v000002c3a00fa130_0, 0, 16;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000002c3a00fa090_0;
    %load/vec4 v000002c3a00c2950_0;
    %mod;
    %store/vec4 v000002c3a00fa130_0, 0, 16;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000002c3a00fa090_0;
    %load/vec4 v000002c3a00c2950_0;
    %xor;
    %store/vec4 v000002c3a00fa130_0, 0, 16;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000002c3a00fa1d0_0;
    %addi 1, 0, 16;
    %store/vec4 v000002c3a00fa1d0_0, 0, 16;
    %load/vec4 v000002c3a00fa1d0_0;
    %load/vec4 v000002c3a00fa1d0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v000002c3a00fa1d0_0, 0, 16;
    %load/vec4 v000002c3a00fa1d0_0;
    %load/vec4 v000002c3a00fa1d0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v000002c3a00fa1d0_0, 0, 16;
    %load/vec4 v000002c3a00fa1d0_0;
    %load/vec4 v000002c3a00fa1d0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v000002c3a00fa1d0_0, 0, 16;
    %load/vec4 v000002c3a00fa090_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_1.9, 4;
    %load/vec4 v000002c3a00fa1d0_0;
    %assign/vec4 v000002c3a00fa130_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000002c3a00fa1d0_0;
    %load/vec4 v000002c3a00fa090_0;
    %mod;
    %assign/vec4 v000002c3a00fa130_0, 0;
T_1.10 ;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v000002c3a00fa130_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c3a00f2ab0_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c3a00f2ab0_0, 0, 1;
T_1.12 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c3a00e69d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c3a00f2dd0_0, 0, 1;
T_2.0 ;
    %delay 50000, 0;
    %load/vec4 v000002c3a00f2dd0_0;
    %inv;
    %store/vec4 v000002c3a00f2dd0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000002c3a00e69d0;
T_3 ;
    %vpi_call/w 3 35 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars" {0 0 0};
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v000002c3a00f2b50_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c3a00f2c90_0, 0, 3;
    %pushi/vec4 61443, 0, 16;
    %store/vec4 v000002c3a00f2bf0_0, 0, 16;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v000002c3a00f2b50_0, 0, 16;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c3a00f2c90_0, 0, 3;
    %delay 500000, 0;
    %vpi_call/w 3 50 "$display", "RNG unclamped = %d", v000002c3a00f2d30_0 {0 0 0};
    %load/vec4 v000002c3a00f2d30_0;
    %store/vec4 v000002c3a00f2b50_0, 0, 16;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002c3a00f2c90_0, 0, 3;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v000002c3a00f2bf0_0, 0, 16;
    %delay 100000, 0;
    %vpi_call/w 3 56 "$display", "RNG clamped = %d", v000002c3a00f2d30_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "Tests completed." {0 0 0};
    %vpi_call/w 3 63 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb.v";
    "./alu.v";
