{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722077268061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722077268067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 06:47:47 2024 " "Processing started: Sat Jul 27 06:47:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722077268067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077268067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coincidence -c coincidence " "Command: quartus_map --read_settings_files=on --write_settings_files=off coincidence -c coincidence" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077268068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722077268797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722077268797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/tx_specified_len.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/tx_specified_len.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_specified_len " "Found entity 1: tx_specified_len" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279413 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_calc_crc.v(55) " "Verilog HDL information at rx_calc_crc.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/rx_calc_crc.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/rx_calc_crc.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1722077279418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/rx_calc_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/rx_calc_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_calc_crc " "Found entity 1: rx_calc_crc" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/rx_calc_crc.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/rx_calc_crc.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top_ft232h_tx_mass " "Found entity 1: fpga_top_ft232h_tx_mass" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top_ft232h_rx_crc " "Found entity 1: fpga_top_ft232h_rx_crc" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top_ft232h_loopback " "Found entity 1: fpga_top_ft232h_loopback" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/clock_beat.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/clock_beat.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_beat " "Found entity 1: clock_beat" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/clock_beat.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/clock_beat.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/resetn_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/resetn_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetn_sync " "Found entity 1: resetn_sync" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/ftdi_245fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/ftdi_245fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ftdi_245fifo_top " "Found entity 1: ftdi_245fifo_top" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/ftdi_245fifo_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/ftdi_245fifo_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ftdi_245fifo_fsm " "Found entity 1: ftdi_245fifo_fsm" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo4 " "Found entity 1: fifo4" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/fifo4.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo4.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/fifo2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/fifo_delay_submit.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo_delay_submit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_delay_submit " "Found entity 1: fifo_delay_submit" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/fifo_delay_submit.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo_delay_submit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/fifo_async.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_async " "Found entity 1: fifo_async" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/fifo_async.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo_async.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/axi_stream_upsizing.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_upsizing.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_stream_upsizing " "Found entity 1: axi_stream_upsizing" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_upsizing.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_upsizing.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/axi_stream_resizing.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_resizing.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_stream_resizing " "Found entity 1: axi_stream_resizing" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/axi_stream_packing.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_packing.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_stream_packing " "Found entity 1: axi_stream_packing" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_packing.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_packing.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/axi_stream_downsizing.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_downsizing.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_stream_downsizing " "Found entity 1: axi_stream_downsizing" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_downsizing.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_downsizing.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/axi_stream_assert.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_assert.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_stream_assert " "Found entity 1: axi_stream_assert" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_assert.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_assert.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coincidence.bdf 1 1 " "Found 1 design units, including 1 entities, in source file coincidence.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 coincidence " "Found entity 1: coincidence" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file serialprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077279544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077279544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coincidence " "Elaborating entity \"coincidence\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722077279748 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk fpga_top_ft232h_loopback inst " "Port \"clk\" of type fpga_top_ft232h_loopback and instance \"inst\" is missing source signal" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 824 648 848 1000 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1722077279749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_top_ft232h_tx_mass fpga_top_ft232h_tx_mass:inst3 " "Elaborating entity \"fpga_top_ft232h_tx_mass\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\"" {  } { { "coincidence.bdf" "inst3" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 600 648 848 776 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279751 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[1..0\] fpga_top_ft232h_tx_mass.v(13) " "Output port \"LED\[1..0\]\" at fpga_top_ft232h_tx_mass.v(13) has no driver" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1722077279753 "|coincidence|fpga_top_ft232h_tx_mass:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ftdi_245fifo_top fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top " "Elaborating entity \"ftdi_245fifo_top\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\"" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "u_ftdi_245fifo_top" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetn_sync fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_usb " "Elaborating entity \"resetn_sync\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_usb\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_resetn_sync_usb" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_1 " "Elaborating entity \"fifo2\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_1\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo2_1" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_packing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_tx_packing " "Elaborating entity \"axi_stream_packing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_tx_packing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_packing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_resizing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_upsizing " "Elaborating entity \"axi_stream_resizing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_upsizing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_upsizing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_async fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async " "Elaborating entity \"fifo_async\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo_async" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_2 " "Elaborating entity \"fifo2\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_2\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo2_2" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_resizing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_downsizing " "Elaborating entity \"axi_stream_resizing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_downsizing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_downsizing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_downsizing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_downsizing\|axi_stream_downsizing:u_axi_stream_downsizing " "Elaborating entity \"axi_stream_downsizing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_downsizing\|axi_stream_downsizing:u_axi_stream_downsizing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v" "u_axi_stream_downsizing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_delay_submit fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit " "Elaborating entity \"fifo_delay_submit\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo_delay_submit" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_3 " "Elaborating entity \"fifo2\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_3\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo2_3" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ftdi_245fifo_fsm fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm " "Elaborating entity \"ftdi_245fifo_fsm\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_ftdi_245fifo_fsm" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo4 fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo4:u_rx_fifo4 " "Elaborating entity \"fifo4\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo4:u_rx_fifo4\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_rx_fifo4" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_packing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_rx_packing " "Elaborating entity \"axi_stream_packing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_rx_packing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_rx_packing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_resizing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_rx_upsizing " "Elaborating entity \"axi_stream_resizing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_rx_upsizing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_rx_upsizing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_async fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async " "Elaborating entity \"fifo_async\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_rx_fifo_async" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_rx_fifo2 " "Elaborating entity \"fifo2\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_rx_fifo2\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_rx_fifo2" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_specified_len fpga_top_ft232h_tx_mass:inst3\|tx_specified_len:u_tx_specified_len " "Elaborating entity \"tx_specified_len\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|tx_specified_len:u_tx_specified_len\"" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "u_tx_specified_len" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279828 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_specified_len.v(43) " "Verilog HDL Case Statement information at tx_specified_len.v(43): all case item expressions in this case statement are onehot" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1722077279829 "|coincidence|fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_beat fpga_top_ft232h_tx_mass:inst3\|clock_beat:u_ftdi_clk_beat " "Elaborating entity \"clock_beat\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|clock_beat:u_ftdi_clk_beat\"" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "u_ftdi_clk_beat" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_beat fpga_top_ft232h_tx_mass:inst3\|clock_beat:u_clk_beat " "Elaborating entity \"clock_beat\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|clock_beat:u_clk_beat\"" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "u_clk_beat" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:inst2pll " "Elaborating entity \"pll2\" for hierarchy \"pll2:inst2pll\"" {  } { { "coincidence.bdf" "inst2pll" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll2:inst2pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\"" {  } { { "pll2.v" "altpll_component" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:inst2pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll2:inst2pll\|altpll:altpll_component\"" {  } { { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077279919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:inst2pll\|altpll:altpll_component " "Instantiated megafunction \"pll2:inst2pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk1_input_frequency 20000 " "Parameter \"inclk1_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_USED " "Parameter \"port_activeclock\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_USED " "Parameter \"port_clkswitch\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_USED " "Parameter \"port_inclk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock inclk0 " "Parameter \"primary_clock\" = \"inclk0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "switch_over_type MANUAL " "Parameter \"switch_over_type\" = \"MANUAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 1 " "Parameter \"vco_phase_shift_step\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077279920 ""}  } { { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722077279920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 8 8 " "Found 8 design units, including 8 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_altpll_dyn_phase_le " "Found entity 1: pll2_altpll_dyn_phase_le" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077280003 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll2_altpll_dyn_phase_le1 " "Found entity 2: pll2_altpll_dyn_phase_le1" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077280003 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll2_altpll_dyn_phase_le12 " "Found entity 3: pll2_altpll_dyn_phase_le12" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077280003 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll2_cmpr " "Found entity 4: pll2_cmpr" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077280003 ""} { "Info" "ISGN_ENTITY_NAME" "5 pll2_cntr " "Found entity 5: pll2_cntr" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077280003 ""} { "Info" "ISGN_ENTITY_NAME" "6 pll2_cmpr1 " "Found entity 6: pll2_cmpr1" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077280003 ""} { "Info" "ISGN_ENTITY_NAME" "7 pll2_cntr1 " "Found entity 7: pll2_cntr1" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077280003 ""} { "Info" "ISGN_ENTITY_NAME" "8 pll2_altpll " "Found entity 8: pll2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077280003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077280003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated " "Elaborating entity \"pll2_altpll\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll_dyn_phase_le pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2 " "Elaborating entity \"pll2_altpll_dyn_phase_le\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2\"" {  } { { "db/pll2_altpll.v" "altpll_dyn_phase_le2" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll_dyn_phase_le1 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4 " "Elaborating entity \"pll2_altpll_dyn_phase_le1\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4\"" {  } { { "db/pll2_altpll.v" "altpll_dyn_phase_le4" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll_dyn_phase_le12 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5 " "Elaborating entity \"pll2_altpll_dyn_phase_le12\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5\"" {  } { { "db/pll2_altpll.v" "altpll_dyn_phase_le5" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cntr pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter " "Elaborating entity \"pll2_cntr\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter\"" {  } { { "db/pll2_altpll.v" "phasestep_counter" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cmpr pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter\|pll2_cmpr:cmpr12 " "Elaborating entity \"pll2_cmpr\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter\|pll2_cmpr:cmpr12\"" {  } { { "db/pll2_altpll.v" "cmpr12" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cntr1 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep " "Elaborating entity \"pll2_cntr1\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep\"" {  } { { "db/pll2_altpll.v" "pll_internal_phasestep" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cmpr1 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep\|pll2_cmpr1:cmpr14 " "Elaborating entity \"pll2_cmpr1\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep\|pll2_cmpr1:cmpr14\"" {  } { { "db/pll2_altpll.v" "cmpr14" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:instpro " "Elaborating entity \"processor\" for hierarchy \"processor:instpro\"" {  } { { "coincidence.bdf" "instpro" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 648 -440 -232 792 "instpro" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(31) " "Verilog HDL assignment warning at serialprocessor.v(31): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722077280089 "|coincidence|processor:instpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(58) " "Verilog HDL assignment warning at serialprocessor.v(58): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722077280089 "|coincidence|processor:instpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(62) " "Verilog HDL assignment warning at serialprocessor.v(62): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722077280089 "|coincidence|processor:instpro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_top_ft232h_loopback fpga_top_ft232h_loopback:inst " "Elaborating entity \"fpga_top_ft232h_loopback\" for hierarchy \"fpga_top_ft232h_loopback:inst\"" {  } { { "coincidence.bdf" "inst" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 824 648 848 1000 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280092 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[1..0\] fpga_top_ft232h_loopback.v(13) " "Output port \"LED\[1..0\]\" at fpga_top_ft232h_loopback.v(13) has no driver" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1722077280093 "|coincidence|fpga_top_ft232h_loopback:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ftdi_245fifo_top fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top " "Elaborating entity \"ftdi_245fifo_top\" for hierarchy \"fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top\"" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" "u_ftdi_245fifo_top" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_packing fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_tx_packing " "Elaborating entity \"axi_stream_packing\" for hierarchy \"fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_tx_packing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_packing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_async fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async " "Elaborating entity \"fifo_async\" for hierarchy \"fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo_async" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077280110 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|buffer_rtl_0 " "Inferred dual-clock RAM node \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1722077280897 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|buffer_rtl_0 " "Inferred dual-clock RAM node \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1722077280897 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077281414 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722077281414 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1722077281414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077281525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281525 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722077281525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2h1 " "Found entity 1: altsyncram_i2h1" {  } { { "db/altsyncram_i2h1.tdf" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_i2h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077281596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077281596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077281615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281615 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722077281615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0d1 " "Found entity 1: altsyncram_g0d1" {  } { { "db/altsyncram_g0d1.tdf" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_g0d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077281682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077281682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077281699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077281699 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722077281699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_o8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077281770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077281770 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v" 97 -1 0 } } { "ftdi245fifo/RTL/ftdi_245fifo/fifo2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo2.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1722077282072 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1722077282072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0 GND " "Pin \"led0\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 496 984 1160 512 "led0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722077282609 "|coincidence|led0"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 512 984 1160 528 "led1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722077282609 "|coincidence|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ftdi_resetn VCC " "Pin \"ftdi_resetn\" is stuck at VCC" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 640 952 1128 656 "ftdi_resetn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722077282609 "|coincidence|ftdi_resetn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ftdi_pwrsav VCC " "Pin \"ftdi_pwrsav\" is stuck at VCC" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 656 952 1128 672 "ftdi_pwrsav" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722077282609 "|coincidence|ftdi_pwrsav"} { "Warning" "WMLS_MLS_STUCK_PIN" "ftdi_siwu VCC " "Pin \"ftdi_siwu\" is stuck at VCC" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 672 952 1128 688 "ftdi_siwu" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722077282609 "|coincidence|ftdi_siwu"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722077282609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722077282749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722077283769 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout\"" {  } { { "db/pll2_altpll.v" "le_comb8" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077283779 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout\"" {  } { { "db/pll2_altpll.v" "le_comb9" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077283779 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout\"" {  } { { "db/pll2_altpll.v" "le_comb10" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 144 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077283779 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_0 " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_0\"" {  } { { "db/pll2_altpll.v" "remap_decoy_le3a_0" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 559 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077283779 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_1 " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_1\"" {  } { { "db/pll2_altpll.v" "remap_decoy_le3a_1" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 563 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077283779 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_2 " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_2\"" {  } { { "db/pll2_altpll.v" "remap_decoy_le3a_2" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 567 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077283779 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1722077283779 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/gitwork/master/HaasoscopePro/adc board firmware/output_files/coincidence.map.smsg " "Generated suppressed messages file C:/gitwork/master/HaasoscopePro/adc board firmware/output_files/coincidence.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077283866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 6 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722077284088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077284088 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1722077284159 ""}
{ "Warning" "WCUT_PLL_MANUAL_SWITCHOVER_CLKSWITCH_NOT_USED" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 switch_over_type Manual CLKSWITCH " "PLL \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" has parameter switch_over_type set to Manual, but CLKSWITCH port is disconnected or stuck at VCC/GND" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "CLKSWITCH pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by GND " "Input port CLKSWITCH of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by GND" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722077284160 ""} { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input " "Input port INCLK\[0\] of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 616 -240 -64 632 "clk50" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722077284160 ""} { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[1\] pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input " "Input port INCLK\[1\] of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 616 -240 -64 632 "clk50" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722077284160 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 15903 "PLL \"%1!s!\" has parameter %2!s! set to %3!s!, but %4!s! port is disconnected or stuck at VCC/GND" 0 0 "Analysis & Synthesis" 0 -1 1722077284160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1251 " "Implemented 1251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722077284253 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722077284253 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1722077284253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1175 " "Implemented 1175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722077284253 ""} { "Info" "ICUT_CUT_TM_RAMS" "53 " "Implemented 53 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1722077284253 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1722077284253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722077284253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722077284289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 06:48:04 2024 " "Processing ended: Sat Jul 27 06:48:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722077284289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722077284289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722077284289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077284289 ""}
