Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/Lab Arqui/Sign_Extender/Test_Bench_Sign_Extender_isim_beh.exe -prj F:/Lab Arqui/Sign_Extender/Test_Bench_Sign_Extender_beh.prj work.Test_Bench_Sign_Extender 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "F:/Lab Arqui/Sign_Extender/Sign_Extender.vhd" into library work
Parsing VHDL file "F:/Lab Arqui/Sign_Extender/Test_Bench_Sign_Extender.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 79312 KB
Fuse CPU Usage: 250 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Sign_Extender [sign_extender_default]
Compiling architecture behavior of entity test_bench_sign_extender
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable F:/Lab Arqui/Sign_Extender/Test_Bench_Sign_Extender_isim_beh.exe
Fuse Memory Usage: 92692 KB
Fuse CPU Usage: 360 ms
