/* ===========================================================================
 DESCRIPTION:  This file was auto-generated with the following command:
	 perl msmreg.pl QSC1100_CAF_v1p46.FLAT
-o=msmhwioreg.h
-om=HWIO
-i=msmreg_input_proprietary.dat
-h=msmhwioreg.h
-cmm=hwio.cmm
-shadow=msmshadow
-forceshadow=1
-jaguar
-xref


 Date Generated: Thu Sep 25 21:21:04 2008
 Generated by  : Thu Sep 25 21:14:22 2008 msmreg.pl 25 bytes
                 Thu Sep 25 21:14:22 2008 msmreg.pm 25 bytes
=========================================================================== */
#ifndef MSM_SHADOW_H
#define MSM_SHADOW_H
#include "comdef.h"
//----------------------------------------------------------------------------
// 1x_MICRO_FILE.FLAT                generated by: addrfile2all.pl
//----------------------------------------------------------------------------
// **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
//----------------------------------------------------------------------------
// QUALCOMM Proprietary
// Copyright (c) 2002, QUALCOMM Incorporated.  All rights reserved.
//
// All data and information contained in or disclosed by this document are
// confidential and proprietary information of QUALCOMM Incorporated, and
// all rights therein are expressly reserved. By accepting this material,
// the recipient agrees that this material and the information contained
// therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in
// any manner to others without the express written permission of QUALCOMM
// Incorporated.
//
// This technology was exported from the United States in accordance with
// the Export Administration Regulations. Diversion contrary to U.S. law
// prohibited.
//----------------------------------------------------------------------------
// RCS File        : -USE CVS LOG-
// Revision        : -USE CVS LOG-
// Last Check In   : -USE CVS LOG-
//----------------------------------------------------------------------------
// Description     : Top Address File, Flattened
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
//                                                                  _       --
//   M   M  MMM  MMMM  MMMMM M   M                                _/ \_     --
//   MM MM M   M M   M M     MM MM        RULE THE WORLD!        / \_/ \    --
//   M M M M   M M   M MMMM  M M M                               \_/ \_/    --
//   M M M M   M M   M M     M M M                               / \_/ \    --
//   M   M M   M M   M M     M   M                               \_/ \_/    --
//   M   M  MMM  MMMM  MMMMM M   M     FOR [W]CDMA TECHNOLOGY      \_/      --
//                                                                          --
//----------------------------------------------------------------------------
//                                                                          --
// QUALCOMM Proprietary                                                     --
// Copyright (c) 2004  QUALCOMM Incorporated.  All rights reserved.         --
//                                                                          --
// All data and information contained in or disclosed by this document are  --
// confidential and proprietary information of QUALCOMM Incorporated, and   --
// all rights therein are expressly reserved. By accepting this material,   --
// the recipient agrees that this material and the information contained    --
// therein are held in confidence and in trust and will not be used,        --
// copied, reproduced in whole or in part, nor its contents revealed in     --
// any manner to others without the express written permission of QUALCOMM  --
// Incorporated.                                                            --
//                                                                          --
// This technology was exported from the United States in accordance with   --
// the Export Administration Regulations. Diversion contrary to U.S. law    --
// prohibited.                                                              --
//                                                                          --
//----------------------------------------------------------------------------
// $Source: /local/syncdata/3440/server_vault/Projects/swm/dev/address/v1.46/1x/1x_MICRO_FILE.FLAT.rca $
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Author : Modem.Designers
//----------------------------------------------------------------------------
// Description : Master address file for modem
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
//    0x0000 - 0x3FFC Standard Specific: 1x or WCDMA
//    0x4000 - 0x7FFC Common Area
//    0x8000 - 0xFFFC Reserved for WCDMA legacy memory test mode
//----------------------------------------------------------------------------
//---------------------------------------------------------------------------------------------
// HOLE			 		 0x0000		       0x01FC
//---------------------------------------------------------------------------------------------
//hole		MODULE OFFSET=MODEM_BASE+0x0000	MAX=MODEM_BASE+0x01FC	APRE= SPRE= FPRE=
//#include      "micro/HOLE_FILE"
//---------------------------------------------------------------------------------------------
// RXF_AGC				 0x0200		       0x03FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// RXF_AGC_FILE                      generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 1.1: ARM registers
// Sub-Section 1.1.1: Rx AGC Registers
extern dword HWIO_RX_AGCc_RESET_shadow[2];
extern dword HWIO_RX_AGCc_MODE_SEL_shadow[2];
extern dword HWIO_RX_AGCc_LGLUT_LVAL_shadow[2];
extern dword HWIO_RX_AGCc_LGLUT_HVAL_shadow[2];
extern dword HWIO_RX_AGCc_GAIN_CTL_shadow[2];
extern dword HWIO_RX_AGCc_LNA_CTL_shadow[2];
extern dword HWIO_RX_AGCc_LNA_DATA_shadow[2];
extern dword HWIO_RX_AGCc_VALUE_WR_shadow[2];
extern dword HWIO_RX_AGCc_LNA_FILT_WR_shadow[2];
extern dword HWIO_RX_AGCc_DC_GAIN_shadow[2];
extern dword HWIO_RX_AGCc_VALUE_n_MIN_shadow[2][5];
extern dword HWIO_RX_AGCc_VALUE_MAX_shadow[2];
extern dword HWIO_RX_AGCc_IM_LEVELn_shadow[2][5];
extern dword HWIO_RX_AGCc_LNA_n_FALL_shadow[2][5];
extern dword HWIO_RX_AGCc_LNA_n_RISE_shadow[2][5];
extern dword HWIO_RX_AGCc_LNA_n_OFFSET_shadow[2][5];
extern dword HWIO_RX_AGCc_LNA_BP_TIMER_n_shadow[2][4];
extern dword HWIO_RX_AGCc_LNA_NBP_TIMER_n_shadow[2][4];
extern dword HWIO_RX_AGCc_LNA_RANGE_DELAY_shadow[2];
extern dword HWIO_RX_AGCc_SBI_ID_shadow[2];
extern dword HWIO_RX_AGCc_SBI_ADDR_shadow[2];
extern dword HWIO_RX_AGCc_VREF_DELAY_TIMER_shadow[2];
extern dword HWIO_RX_AGCc_VREF_VAL_shadow[2];
extern dword HWIO_RX_AGCc_TEST_CTL_shadow[2];
// Stop Parsing at Section 1.2: MDSP registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// RTC_RXCHIPX8                          0x0400		       0x04FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CDMA_RTC_FILE                     generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 3.1: ARM registers
extern dword HWIO_RTC_SLEEP_shadow;
extern dword HWIO_RTC_OFFSET_shadow;
extern dword HWIO_RTC_LOAD_shadow;
extern dword HWIO_RTC_CTL_shadow;
extern dword HWIO_RTC_GP_COMPARE1_shadow;
extern dword HWIO_RTC_GP_COMPARE2_shadow;
extern dword HWIO_RTC_INT_ENABLE_shadow;
extern dword HWIO_RTC_INT_CLEAR_shadow;
extern dword HWIO_RTC_INT_SELECT_shadow;
extern dword HWIO_RTC_TTRANS_CTL_1XHDR_shadow;
extern dword HWIO_RTC_TTRANS_TRIG_1X_shadow;
extern dword HWIO_RTC_TTRANS_TRIG_HDR_shadow;
//----------------------------------------------------------------------------
// CDMA_SAMPSRV_FILE                 generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 2.2: ARM registers
extern dword HWIO_CDMA_PNSRV_ROM_BIST_CMD_shadow;
extern dword HWIO_CDMA_PNSRV_TEST_MISR_RESET_shadow;
extern dword HWIO_CDMA_SAMPSRV_CLK_DISABLE_shadow;
// Stop Parsing at Section 2.3: MDSP registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// DEMOD_1X_RXCHIPX8                     0x0700                0x08FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// DEM1X_RXCHIPX8_FILE               generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 5.4.1: RXCHIPX8 clock registers
extern dword HWIO_DEM1X_RESET_shadow;
extern dword HWIO_DEM1X_SYNC_shadow;
extern dword HWIO_DEM1X_LATCH_shadow;
extern dword HWIO_DEM1X_ARM_COMBINER_SLAM_shadow;
extern dword HWIO_DEM1X_SLEW_COMBINER_TIME_shadow;
extern dword HWIO_DEM1X_ARM_LC_STATE_LOAD_shadow;
extern dword HWIO_DEM1X_TIME_INT1_CLEAR_shadow;
extern dword HWIO_DEM1X_TIME_INT2_CLEAR_shadow;
extern dword HWIO_DEM1X_SYS_TIME_GP_COMPARE_shadow;
// Sub-Section 5.4.1.1: Internal only test registers
extern dword HWIO_DEM1X_CX8_TEST_MISR_RESET_shadow;
// Stop Parsing at Section 5.4.2: OFFLINE clock registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// DEMOD_1X_OFFLINE                      0x0900                0x10FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// DEM1X_OFFLINE_FILE                generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 5.4.2: OFFLINE clock registers
extern dword HWIO_DEM1X_FFE_TEST_MISR_RESET_shadow;
extern dword HWIO_DEM1X_TEST_MEM_SEL_shadow;
extern dword HWIO_DEM1X_TEST_MEM_ADDR_shadow;
extern dword HWIO_DEM1X_TEST_MEM_WRITE_shadow;
extern dword HWIO_DEM1X_HW_OFFLINE_CLK_CTL_shadow;
// Stop Parsing at Section 5.5: MDSP registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// TD                                    0x1100                0x11FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// TD_FILE                           generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 13.1: ARM registers
extern dword HWIO_TD_RESET_shadow;
extern dword HWIO_TD_TEST_MEM_SEL_shadow;
extern dword HWIO_TD_TEST_MEM_ADDR_shadow;
extern dword HWIO_TD_TEST_MEM_WRITE_shadow;
extern dword HWIO_TD_TEST_MEM_DIN_shadow;
extern dword HWIO_TD_HW_CLK_CTL_shadow;
extern dword HWIO_TD_MICRO_CLK_CTL_shadow;
extern dword HWIO_TD_MISC_CTL_shadow;
extern dword HWIO_TD_ONE_FIFTH_TAIL_PATTERN_shadow;
extern dword HWIO_TD_TAIL_CFG_shadow;
extern dword HWIO_TD_MODE_CTL_shadow;
// Stop Parsing at Section 13.2: MDSP registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// VD                                    0x1200                0x12FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// SVD_FILE                          generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 12.1: ARM registers
extern dword HWIO_VD_RESET_shadow;
extern dword HWIO_VD_MODE_shadow;
extern dword HWIO_VD_POLY2IJ_shadow;
extern dword HWIO_VD_POLY3IJ_shadow;
extern dword HWIO_VD_POLY3K_shadow;
extern dword HWIO_VD_POLY4IJ_shadow;
extern dword HWIO_VD_POLY4KL_shadow;
extern dword HWIO_VD_TESTCON_shadow;
extern dword HWIO_VD_TEST_MEM_SEL_shadow;
extern dword HWIO_VD_TEST_MEM_ADDR_shadow;
extern dword HWIO_VD_TEST_MEM_WRITE_shadow;
extern dword HWIO_VD_TEST_MEM_DIN_shadow;
extern dword HWIO_VD_HW_CLK_CTL_shadow;
extern dword HWIO_VD_MICRO_CLK_CTL_shadow;
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// DECOB                                 0x1300                0x13FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// DECOB_FILE                        generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 11.2: ARM registers
// Sub-Section 11.2.1: OFFLINE clock registers
// Sub-Section 11.2.1.1: DECOB reset
extern dword HWIO_DECOB_RESET_shadow;
// Sub-Section 11.2.1.2: Long buffer read
extern dword HWIO_DECOB_BURST_IF_ACCESS_shadow;
extern dword HWIO_DECOB_LONG_BUFFER_ADDR_shadow;
// Sub-Section 11.2.1.3: Short buffer read
// Sub-Section 11.2.1.4: Long Buffer
// Sub-Section 11.2.1.5: PDCCH buffer
// Sub-Section 11.2.1.6: GCH buffer
// Sub-Section 11.2.1.7: DECOB TEST
// Sub-Section 11.2.1.8: CGC controls
extern dword HWIO_DECOB_HW_CLK_CTL_shadow;
extern dword HWIO_DECOB_MICRO_CLK_CTL_shadow;
// Sub-Section 11.2.1.9: Spare registers
// Stop Parsing at Section 11.3: mDSP Registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// MODLTR                                0x1400                0x17FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CDMA_TX_CX8_FILE                  generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 17.1.6: ARM registers at TX_CX8_CLK
// Sub-Section 17.1.6.1: 1X modulator software registers
// Sub-Section 17.1.6.1.1: 1X modulator functional software registers
extern dword HWIO_MOD_RESET_shadow;
extern dword HWIO_I_PN_STATE_w_shadow[2];
extern dword HWIO_Q_PN_STATE_w_shadow[2];
extern dword HWIO_U_PN_STATE_0_shadow;
extern dword HWIO_U_PN_STATE_1_shadow;
extern dword HWIO_U_PN_STATE_2_shadow;
extern dword HWIO_U_PN_STATE_3_shadow;
extern dword HWIO_U_PN_STATE_4_shadow;
extern dword HWIO_U_PN_STATE_5_shadow;
extern dword HWIO_U_PN_MASK_w_shadow[6];
extern dword HWIO_FRAME_OFF_shadow;
extern dword HWIO_MOD_STMR_MODIFIER_0_shadow;
extern dword HWIO_MOD_STMR_MODIFIER_1_shadow;
extern dword HWIO_MOD_STMR_CMD_shadow;
extern dword HWIO_TX_PCG_INT_CLEAR_shadow;
extern dword HWIO_MOD_TX_TIME_LATCH_shadow;
extern dword HWIO_MOD_CH1_TIMING_CTL_shadow;
extern dword HWIO_MOD_CH2_TIMING_CTL_shadow;
extern dword HWIO_MOD_CH3_TIMING_CTL_shadow;
extern dword HWIO_MOD_WCOVER_SEL_shadow;
extern dword HWIO_MOD_CH1_ENC_CTL_shadow;
extern dword HWIO_MOD_CH1_CRC_POLY_shadow;
extern dword HWIO_MOD_CH1_PUNCT_PATN_1_shadow;
extern dword HWIO_MOD_CH1_PUNCT_PATN_0_shadow;
extern dword HWIO_MOD_CH2_ENC_CTL_0_shadow;
extern dword HWIO_MOD_CH2_ENC_CTL_1_shadow;
extern dword HWIO_MOD_CH2_CRC_POLY_shadow;
extern dword HWIO_MOD_CH2_PUNCT_PATN_1_shadow;
extern dword HWIO_MOD_CH2_PUNCT_PATN_0_shadow;
extern dword HWIO_MOD_CH3_ENC_CTL_0_shadow;
extern dword HWIO_MOD_CH3_ENC_CTL_1_shadow;
extern dword HWIO_MOD_CH3_CRC_POLY_shadow;
extern dword HWIO_MOD_CH3_PUNCT_PATN_1_shadow;
extern dword HWIO_MOD_CH3_PUNCT_PATN_0_shadow;
extern dword HWIO_MOD_SCH_LTU_CTL_shadow;
extern dword HWIO_MOD_MISC_CTL_shadow;
extern dword HWIO_MOD_ROTATOR_MAP_shadow;
extern dword HWIO_MOD_WSYM_STATE_shadow;
extern dword HWIO_TX_VERY_EARLY_FRAME_CTL_shadow;
extern dword HWIO_TX_2_EARLY_PCG_CTL_shadow;
extern dword HWIO_MOD_PICH_PCBIT_DATA_shadow;
extern dword HWIO_MOD_PICH_PCBIT_MASK_shadow;
extern dword HWIO_PA_WARMUP_shadow;
extern dword HWIO_TX_WARMUP_shadow;
// Sub-Section 17.1.6.1.2: 1X modulator test related software registers
extern dword HWIO_MOD_TEST_CTL_shadow;
extern dword HWIO_TX_I_CLK_shadow;
extern dword HWIO_MOD_CLK_CTL_shadow;
extern dword HWIO_TX_DATA_TEST_shadow;
extern dword HWIO_TX_Q_DATA_TEST_shadow;
extern dword HWIO_MOD_TEST_POINT_SEL_shadow;
extern dword HWIO_MOD_TEST_POINT_DIN_shadow;
// Sub-Section 17.1.6.1.3: Modulator test MISR related software registers
extern dword HWIO_MOD_TEST_MISR_RESET_shadow;
extern dword HWIO_MOD_TEST_MISR_EN_shadow;
extern dword HWIO_MOD_TEST_MISR_CTL_shadow;
extern dword HWIO_MOD_TEST_MISR_DLY_shadow;
// Sub-Section 17.1.6.2: 1x EVDV specific registers
// Sub-Section 17.1.6.3: HDR modulator software registers 
// Sub-Section 17.1.6.3.1: Time control registers
extern dword HWIO_REVMOD_PN_LONG_STATE_w_shadow[3];
extern dword HWIO_REVMOD_PN_I_LONG_MASK_w_shadow[3];
extern dword HWIO_REVMOD_PN_Q_LONG_MASK_w_shadow[3];
extern dword HWIO_REVMOD_FRAME_OFFSET_shadow;
extern dword HWIO_REVMOD_TIME_STAMP_CTL_shadow;
extern dword HWIO_REVMOD_FRM_CNT_OFFSET_shadow;
extern dword HWIO_REVMOD_TX_TIME_LATCH_shadow;
// Sub-Section 17.1.6.3.2: Encoder control related registers
extern dword HWIO_REVMOD_ENC_RATE_shadow;
extern dword HWIO_REVMOD_TENC_CTL_shadow;
// Sub-Section 17.1.6.3.3: Misc control related registers
extern dword HWIO_REVMOD_MOD_CTL_shadow;
// Sub-Section 17.1.6.3.4: PA control-related registers
extern dword HWIO_REVMOD_PA_CTL_shadow;
extern dword HWIO_REVMOD_PA_WARMUP_shadow;
extern dword HWIO_REVMOD_TX_WARMUP_shadow;
// Sub-Section 17.1.6.4: Tx AGC software registers
// Sub-Section 17.1.6.4.1: Tx AGC software write registers
extern dword HWIO_TX_AGC_CTL_shadow;
extern dword HWIO_TX_AGC_CTL2_shadow;
extern dword HWIO_TX_AGC_RESET_shadow;
extern dword HWIO_AGC_TEST_CTL_shadow;
extern dword HWIO_AGC_TX_MASK_DATA_SEL_shadow;
extern dword HWIO_AGC_TX_RCCCH_FRAME_DELAY_shadow;
extern dword HWIO_PA_R_MAP_shadow;
extern dword HWIO_PA_R_TIMER_shadow;
extern dword HWIO_PA_R1_FALL_shadow;
extern dword HWIO_PA_R1_RISE_shadow;
extern dword HWIO_PA_R2_FALL_shadow;
extern dword HWIO_PA_R2_RISE_shadow;
extern dword HWIO_PA_R3_FALL_shadow;
extern dword HWIO_PA_R3_RISE_shadow;
extern dword HWIO_PA_Sw_OFFSET_shadow[4];
extern dword HWIO_PA_WARMUP_TIMER_shadow;
extern dword HWIO_RAS_RAM_WR_ADDR_RESET_shadow;
extern dword HWIO_RAS_RAM_DATA_shadow;
extern dword HWIO_SUBPCG_PA_WARMUP_DELAY_shadow;
extern dword HWIO_TX_ALIGN_DELAY_shadow;
extern dword HWIO_TX_ATTEN_LIMIT_WR_shadow;
extern dword HWIO_TX_GAIN_ADJ_WR_shadow;
extern dword HWIO_TX_GAIN_LIMIT_WR_shadow;
extern dword HWIO_TX_GAIN_CTL_LATCH_shadow;
extern dword HWIO_TX_OPEN_LOOP_WR_shadow;
extern dword HWIO_TX_PDM_DELAY_VAL_shadow;
extern dword HWIO_VERY_EARLY_FRAME_DELAY_REG_shadow;
extern dword HWIO_TX_AGC_TEST_POINT_SEL_shadow;
extern dword HWIO_TX_AGC_TEST_POINT_DIN_shadow;
// Sub-Section 17.1.6.4.2: Tx AGC software read registers
// Sub-Section 17.1.6.5: PA ON related controls
extern dword HWIO_MOD_PA_ON_CTL_shadow;
// Sub-Section 17.1.6.6: Tx PDM related registers
// Sub-Section 17.1.6.7: Modulator Clock Gating related registers
// Sub-Section 17.1.6.8: Modulator 2nd Level Interrupts
extern dword HWIO_MOD_TX_SLOT_INT_CLR_shadow;
extern dword HWIO_MOD_TX_FR_INT_CLR_shadow;
// Sub-Section 17.1.6.9: Modulator Spare registers
// Stop Parsing at Section 17.1.7: ARM registers at TX_CX16_CLK
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// FL_SYM_BUFF                           0x1800                0x19FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// FL_SYM_BUFF_FILE                  generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 19.1: ARM registers
extern dword HWIO_FL_SYM_BUFF_MEM_CMD_shadow;
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// MOD_ERAM                              0x2000                0x29FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// MODLTR_CX16_FILE                  generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 17.1.7: ARM registers at TX_CX16_CLK
// Sub-Section 17.1.7.1: Modulator ERAM access registers
extern dword HWIO_MOD_ERAM_DATA_CTL_shadow;
extern dword HWIO_MOD_ERAM_WR_DONE_shadow;
extern dword HWIO_MOD_ERAM_RESERVED_BITS_shadow;
extern dword HWIO_MOD_TEST_MEM_MODE_shadow;
extern dword HWIO_MOD_TEST_MEM_SEL_shadow;
extern dword HWIO_MOD_TEST_MEM_ADDR_shadow;
// Stop Parsing at Section 17.1.8: Modulator Firmware Registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// 1x EMULATION AREA: 0x3000 - 0x3FFC
//---------------------------------------------------------------------------------------------
//---------------------------------------------------------------------------------------------
// EMU_RXFPGA				 0x3000                0x30FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EMU_RXFPGA_FILE                   generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 15.1.1: RXFPGA registers
// Stop Parsing at Section 15.1.2: TXFPGA registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// EMU_TXFPGA				 0x3100                0x31FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EMU_TXFPGA_FILE                   generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 15.1.2: TXFPGA registers
extern dword HWIO_EMU_TX_GPIO_WR_shadow;
// Stop Parsing at Section 15.1.3: TDECFPGA registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// EMU_TDECFPGA				 0x3200                0x32FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EMU_TDECFPGA_FILE                 generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 15.1.3: TDECFPGA registers
// Stop Parsing at Section 15.1.4: ANT_RAM registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// EMU_ANTRAM				 0x3300                0x33FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EMU_ANTRAM_FILE                   generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 15.1.4: ANT_RAM registers
extern dword HWIO_EMU_RXFPGA_RESET_CMD_shadow;
//----------------------------------------------------------------------------
// QLIC_FILE                         generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 10.5: ARM registers
// Sub-Section 10.5.1: QLIC test registers
extern dword HWIO_QLIC_MTI_CTL_shadow;
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// RXF_SRC_RF				 0x3600                0x37BC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// RXF_SRC_RF_FILE                   generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 1.1.1: Rx Front registers
extern dword HWIO_RXF_SRCc_RESET_shadow[2];
// Stop Parsing at Section 1.1.2: Rx Sample Registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// HOLE 				 0x37C0                0x37FC
//---------------------------------------------------------------------------------------------
// hole 	MODULE OFFSET=MODEM_BASE+0x37C0 MAX=MODEM_BASE+0x37FC	APRE= SPRE= FPRE=
// #include        "micro/HOLE_FILE"
//---------------------------------------------------------------------------------------------
// DEINT				 0x3800                0x38FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// DEINT_FILE                        generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 6.3: ARM registers
// Sub-Section 6.3.1: Write Registers
extern dword HWIO_DINT_RESET_shadow;
extern dword HWIO_DINT_CFG_shadow;
extern dword HWIO_DINT_CHw_CFG_shadow[4];
extern dword HWIO_TD_BLOCK_SIZE_shadow;
extern dword HWIO_TD_INTLV_CFG_LO_shadow;
extern dword HWIO_TD_INTLV_CFG_HI_shadow;
extern dword HWIO_TD_INTLV_SIZE_LO_shadow;
extern dword HWIO_TD_INTLV_SIZE_HI_shadow;
extern dword HWIO_TD_PUNCT_LO_shadow;
extern dword HWIO_TD_PUNCT_HI_shadow;
extern dword HWIO_TD_PARAMS_LO_shadow;
extern dword HWIO_TD_PARAMS_HI_shadow;
extern dword HWIO_DINT_PKT_OFFSET_shadow;
extern dword HWIO_DINT_PKT_CFG_shadow;
extern dword HWIO_DINT_TASK_OFFSET_shadow;
extern dword HWIO_DINT_TASK_LIST_shadow;
extern dword HWIO_TST_SYNC_DINT_shadow;
extern dword HWIO_TST_CH0_SYMS_shadow;
extern dword HWIO_TST_CH1_SYMS_shadow;
extern dword HWIO_TST_CH2_SYMS_shadow;
extern dword HWIO_TST_SEQ_PROC_PHASE_shadow;
extern dword HWIO_TST_SEL_DINT_shadow;
extern dword HWIO_DINT_OTD_CFG_shadow;
extern dword HWIO_TD_MIN_LLR_THRESH_shadow;
extern dword HWIO_TD_INTLV_LEN_X2_shadow;
extern dword HWIO_TD_INTLV_LEN_X4_shadow;
extern dword HWIO_TD_INTLV_LEN_X8_shadow;
extern dword HWIO_TD_NUM_SLWIN_X2_shadow;
extern dword HWIO_TD_NUM_SLWIN_X4_shadow;
extern dword HWIO_TD_NUM_SLWIN_X8_shadow;
extern dword HWIO_DINT_TEST_MEM_SEL_shadow;
extern dword HWIO_DINT_TEST_MEM_ADDR_shadow;
extern dword HWIO_DINT_TEST_MEM_WRITE_shadow;
extern dword HWIO_TST_PDCCH_TASK_shadow;
extern dword HWIO_TST_SYS_TIME_shadow;
extern dword HWIO_DEINT_HW_CLK_CTL_shadow;
extern dword HWIO_DEINT_MICRO_CLK_CTL_shadow;
// Sub-Section 6.3.2: Read Registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// QMEMBIST CONTROLLER                   0x3900                0x3FFC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// QMEMBIST_FILE                     generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 25.1: ARM registers
// Sub-Section 25.1.1: Structure of sequencer-commands
// Sub-Section 25.1.1.1: Reset (opcode = 000)
// Sub-Section 25.1.1.2: Execute algorithm (opcode = 001)
// Sub-Section 25.1.1.3: Execute decoders open (opcode = 010)
// Sub-Section 25.1.1.4: Test mode (opcode = 011)
// Sub-Section 25.1.1.5: Set address (opcode = 100)
// Sub-Section 25.1.1.6: Single word access (opcode = 101)
// Stop Parsing at Section 25.2: JTAG register chains
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// COMMON BLOCKS : 0x4000 - 0x7FFC 
//---------------------------------------------------------------------------------------------
//---------------------------------------------------------------------------------------------
// MODEM_CLK registers			 0x4000                0x41FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// MODEM_CLK_FILE                    generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 16.1: ARM registers
// Sub-Section 16.1.1: Standard clock control registers
extern dword HWIO_MODEM_OFFLINE_MNCNTR_M_shadow;
extern dword HWIO_MODEM_OFFLINE_MNCNTR_NOT_2D_shadow;
extern dword HWIO_MODEM_OFFLINE_MNCNTR_NOT_N_M_shadow;
// WARNING: Register field table not present in document.
extern dword HWIO_MODEM_CDMA_CHIPXN_MNCNTR_M_shadow;
extern dword HWIO_MODEM_CDMA_CHIPXN_MNCNTR_NOT_2D_shadow;
extern dword HWIO_MODEM_CDMA_CHIPXN_MNCNTR_NOT_N_M_shadow;
extern dword HWIO_MODEM_CDMA_CHIPXN_MNCTNR_UPDATE_shadow;
// WARNING: Register field table not present in document.
extern dword HWIO_MODEM_WCDMA_CHIPXN_MNCNTR_M_shadow;
extern dword HWIO_MODEM_WCDMA_CHIPXN_MNCNTR_NOT_2D_shadow;
extern dword HWIO_MODEM_WCDMA_CHIPXN_MNCNTR_NOT_N_M_shadow;
extern dword HWIO_MODEM_GPS_MNCNTR_UPDATE_shadow;
// WARNING: Register field table not present in document.
extern dword HWIO_MODEM_CDXO_Y_CUT_CNTR_CTL_shadow;
// Stop Parsing at Section 16.2: MDSP registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// SLEEP_CTL                             0x4200                0x44FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// SLEEP_CTL_FILE                    generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 10.1: ARM Registers
// Sub-Section 10.1.1: Sleep Timer Registers
extern dword HWIO_SLEEPn_RTC_ARM_shadow[3];
extern dword HWIO_SLEEPn_MICRO_START_shadow[3];
extern dword HWIO_SLEEPn_WAKEUP_TIME_shadow[3];
// Sub-Section 10.1.2: Sleep Interrupt Registers
// Sub-Section 10.1.3: FEE Registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// MODEM_SBI				 0x4500		       0x47FC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// MODEM_SBI_FILE                    generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 19.2: ARM registers
// Sub-Section 19.2.1: SBI write registers
extern dword HWIO_MODEM_SBIc_CLK_EN_shadow[2];
extern dword HWIO_MODEM_SBIc_CGC_HW_EN_shadow[2];
extern dword HWIO_MODEM_SBIc_WR_shadow[2];
// Sub-Section 19.2.2: SBI read registers
// Sub-Section 19.2.3: SSBI write registers
// Sub-Section 19.2.4: SSBI read registers
// Sub-Section 19.2.5: Common registers	
extern dword HWIO_MODEM_SBI_PIN_CFG_shadow;
extern dword HWIO_MODEM_SBI_INOUT_CONFIG_shadow;
extern dword HWIO_MODEM_SBI_RXF_AGC_CONFIG_shadow;
extern dword HWIO_MODEM_SBI_BUGFIX_DISABLE_shadow;
// Stop Parsing at Section 19.3: MDSP registers
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// MODEM_WEB                             0x4800                0x4AFC 
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// MODEM_WEB_FILE                    generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 13.1: ARM registers
extern dword HWIO_BT_SLP_CTL_CMD_shadow;
extern dword HWIO_SAMPLING_RESET_shadow;
extern dword HWIO_MODEM_WEB_SPARE_READ_REG0_shadow;
//------------------------------------------------------------------------ END
//---------------------------------------------------------------------------------------------
// RXF_SRC_RS				 0x4B00                0x4BFC
//---------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// RXF_SRC_RS_FILE                   generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 1.1.2: Rx Sample Registers
extern dword HWIO_RXF_SRCc_MICRO_DACC_UPDATE_shadow[2];
extern dword HWIO_RXF_SRCc_NOTCH_CFG_shadow[2];
extern dword HWIO_RXF_SRCc_MICRO_SYNC_CMD_shadow[2];
//----------------------------------------------------------------------------
// MODEM_DM2_FILE                    generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 19.1.2: ARM registers
// Sub-Section 19.1.2.1: Channel programming registers
// Sub-Section 19.1.2.2: Interrupt status registers
// Sub-Section 19.1.2.3: Channel status and configuration registers accessible to all security domains
// Sub-Section 19.1.2.4: Security domain 0 channel configuration and debug registers
// Sub-Section 19.1.2.5: Global configuration, and debug registers
// Stop Parsing at Section 19.1.3: MDSP registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------------------------
//  5. Aries GPS searcher MEMORY SPACE 0x90500000 - 0x905FFFFC  (1024 kBytes)
//----------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GPS_SRCH_FILE                     generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 15.2: GPS Searcher registers
// Sub-Section 15.2.1: Alternate bus
// Sub-Section 15.2.1.1: Alternate bus configuration registers
extern dword HWIO_GPS_SRCH_RESET_shadow;
// Sub-Section 15.2.1.2: Alternate memories
// Sub-Section 15.2.2: Data Mover Bus
// Sub-Section 15.2.3: Command formats
// Stop Parsing at Section 15.3: GPS Accelerator registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------------------------
//  6. Aries GPS GACC	MEMORY SPACE 0x90600000 - 0x906FFFFC  (1024 kBytes) 
//----------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GPS_GACC_MICRO_FILE               generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 15.3: GPS Accelerator registers
// Sub-Section 15.3.1: Alternate Bus
// Sub-Section 15.3.1.1: Alternate bus configuration registers
// Sub-Section 15.3.1.2: Alternate command and status registers
// Sub-Section 15.3.1.3: Alternate memories
// Sub-Section 15.3.2: Data Mover Bus
// Sub-Section 15.3.2.1: Data Mover command and status registers
// Sub-Section 15.3.2.2: Data Mover memories
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------------------------
//  7. MDSP        MEMORY SPACE 0x91000000 - 0x91FFFFFC  (16 MBytes)
//----------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------
// MICRODMA_FILE                     generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 8.2: ARM_MICRO0DMA registers
// Sub-Section 8.2.1: DSP base addresses
// Sub-Section 8.2.2: Microprocessor registers
extern dword HWIO_MDSP_UP_IRQ_shadow;
extern dword HWIO_MDSP_UP_IRQ_VECTOR_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// ARM_ADDRESS_FILE.FLAT             generated by: addrfile2all.pl
//----------------------------------------------------------------------------
// **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
//----------------------------------------------------------------------------
// QUALCOMM Proprietary
// Copyright (c) 2002, QUALCOMM Incorporated.  All rights reserved.
//
// All data and information contained in or disclosed by this document are
// confidential and proprietary information of QUALCOMM Incorporated, and
// all rights therein are expressly reserved. By accepting this material,
// the recipient agrees that this material and the information contained
// therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in
// any manner to others without the express written permission of QUALCOMM
// Incorporated.
//
// This technology was exported from the United States in accordance with
// the Export Administration Regulations. Diversion contrary to U.S. law
// prohibited.
//----------------------------------------------------------------------------
// RCS File        : -USE CVS LOG-
// Revision        : -USE CVS LOG-
// Last Check In   : -USE CVS LOG-
//----------------------------------------------------------------------------
// Description     : Top Address File, Flattened
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// PEDRO                                                                    --
//                                                                          --
// ARM_ADDRESS_FILE -- for AHB BUS SYSTEM addresses                         --
//                                                                          --
// Description -- This file has definition of:                              --
//                                                                          --
//   Part I. AHB Bus Slaves                                                 --
//   ---------------------                                                  --
//           Memory mapping for slaves on the SYS AHB, APP AHB buses.       --
//                                                                          --
//	BASE addresses are provided for slaves connecting directly to       --
//      the buses. All buses use the same address map, although some slaves --
//	reside only on one bus.	For those buses without an specific slave,  --
//	the unused slaves memory regions are marked as reserved and cannot  --
//	be assigned to any local slave. Accesses to those reserved regions  --
//	generate an AHB error response.					    --
// 									    --
// 									    --
//   Part II. MSM Registers                                                 --
//   ----------------------                                                 --
//      1. The base address for all MSM registers.                          --
//      2. offsets for each core that connects to the msm_bus.              --
//         For each of these cores, an address file is #included,           --
//         which is where the individual register addresses are defined.    --
//                                                                          --
//                                                                          --
//   QUALCOMM PROPRIETARY    Copyright (c) 2007 Qualcomm Incorporated       --
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI1_CS0 (0x00_000_000 - 0x07_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI1_CS1 (0x08_000_000 - 0x0F_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI1_CS2 (0x10_000_000 - 0x17_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI1_CS3 (0x18_000_000 - 0x1F_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI2_CS0 (0x20_000_000 - 0x27_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI2_CS1 (0x28_000_000 - 0x2F_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI2_CS2 (0x30_000_000 - 0x37_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI2_CS3 (0x38_000_000 - 0x3F_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI2_CS4 (0x40_000_000 - 0x47_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI2_CS5 (0x48_000_000 - 0x4F_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI2_CS6 (0x50_000_000 - 0x57_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// IMEM (0x58_000_000 - 0x5F_FFF_FFC)
// 128 MB reserved for IMEM.
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// IMEM0 (0x58_000_000 - 0x50_0FF_FFC)
// Physical memory - Bank #0 - 64 Kbyte
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// IMEM1 (0x58_010_000 - 0x58_01F_FFC)
// Physical memory - Bank #1 - 64 Kbyte
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// EBI2_LCD (0x60_000_000 - 0x67_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// MOT_EST (0x68_000_000 - 0x6F_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// ADSP (0x70_000_000 - 0x77_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// ADSPADDR_ADSP_FILE                generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 5.3: ARM_MICRO0DMA registers
// Sub-Section 5.3.1: DSP base addresses
// Sub-Section 5.3.2: Micro0 DMA registers
extern dword HWIO_MICRO_TO_ADSP_IRQ_shadow;
extern dword HWIO_MICRO_TO_ADSP_IRQ_VECTOR_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// RESERVED0 (0x78_000_000 - 0x7F_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIP (0x80_000_000 - 0x83_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// NAND     (0x80_000_000 - 0x87_FFF_FFC)
// Unused in PEDRO, required to compile UXMC anyway.
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// QMEMBIST (0x80_000_000 - 0x83_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// UXMC (0x80_000_000 - 0x83_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// BPM (0x80_000_000 - 0x83_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// AUDIO (0x80_000_000 - 0x83_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GPIO2 (0x84_000_000 - 0x87_FFF_FFC)
// Note - Check ahd_decoder.vhd. Bit 26 = 1 is required.
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// RESERVED1 (0x88_000_000 - 0x8F_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// MODEM (0x90_000_000 - 0x97_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// MODEMADDR_MODEM_FILE              generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 26.1: ARM registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// CHIP2 (0x90_000_000 - 0x97_FFF_FFC)
// Used for ECO - CR-001799
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI0 (0x98_000_000 - 0x9F_FFF_FFC)
// This is just a base.
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI0_CTRL (0x98_000_000 - 0x99_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI0_CTRLADDR_CTRL_FILE          generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.1: ARM registers
// Stop Parsing at Section 1.2: Delta from previous chip
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// GSBI0_UART (0x9A_000_000 - 0x9B_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI0_UARTADDR_UART_FILE          generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 15.2.2: UART_DM registers
// Sub-Section 15.2.2.1: Write and read/write registers
extern dword HWIO_GSBI0_UART_DM_CSR_shadow;
extern dword HWIO_GSBI0_UART_DM_TF_shadow;
extern dword HWIO_GSBI0_UART_DM_TF_2_shadow;
extern dword HWIO_GSBI0_UART_DM_TF_3_shadow;
extern dword HWIO_GSBI0_UART_DM_TF_4_shadow;
extern dword HWIO_GSBI0_UART_DM_CR_shadow;
extern dword HWIO_GSBI0_UART_DM_IMR_shadow;
extern dword HWIO_GSBI0_UART_DM_IRDA_shadow;
extern dword HWIO_GSBI0_UART_DM_SIM_CFG_shadow;
extern dword HWIO_GSBI0_UART_DM_TEST_WR_DATA_shadow;
// Sub-Section 15.2.2.2: Read registers
// Stop Parsing at Section 15.3: Software Procedures
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// GSBI0_I2C (0x9C_000_000 - 0x9D_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI0_I2CADDR_I2C_FILE            generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.1: I2C registers
extern dword HWIO_GSBI0_I2C_WRITE_DATA_shadow;
// Stop Parsing at Section 1.2: WEB TCXO4 registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// GSBI0_SPI (0x9E_000_000 - 0x9F_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI0_SPIADDR_SPI_FILE            generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.2: SPI Core Registers
extern dword HWIO_GSBI0_SPI_SW_RESET_shadow;
extern dword HWIO_GSBI0_SPI_OUTPUT_FIFO_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// GSBI1 (0xA0_000_000 - 0xA7_FFF_FFC)
// This is just a base.
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI1_CTRL (0xA0_000_000 - 0xA1_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI1_CTRLADDR_CTRL_FILE          generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.1: ARM registers
// Stop Parsing at Section 1.2: Delta from previous chip
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// GSBI1_UART (0xA2_000_000 - 0xA3_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI1_UARTADDR_UART_FILE          generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 15.2.2: UART_DM registers
// Sub-Section 15.2.2.1: Write and read/write registers
extern dword HWIO_GSBI1_UART_DM_CSR_shadow;
extern dword HWIO_GSBI1_UART_DM_TF_shadow;
extern dword HWIO_GSBI1_UART_DM_TF_2_shadow;
extern dword HWIO_GSBI1_UART_DM_TF_3_shadow;
extern dword HWIO_GSBI1_UART_DM_TF_4_shadow;
extern dword HWIO_GSBI1_UART_DM_CR_shadow;
extern dword HWIO_GSBI1_UART_DM_IMR_shadow;
extern dword HWIO_GSBI1_UART_DM_IRDA_shadow;
extern dword HWIO_GSBI1_UART_DM_SIM_CFG_shadow;
extern dword HWIO_GSBI1_UART_DM_TEST_WR_DATA_shadow;
// Sub-Section 15.2.2.2: Read registers
// Stop Parsing at Section 15.3: Software Procedures
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// GSBI1_I2C (0xA4_000_000 - 0xA5_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI1_I2CADDR_I2C_FILE            generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.1: I2C registers
extern dword HWIO_GSBI1_I2C_WRITE_DATA_shadow;
// Stop Parsing at Section 1.2: WEB TCXO4 registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// GSBI1_SPI (0xA6_000_000 - 0xA7_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI1_SPIADDR_SPI_FILE            generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.2: SPI Core Registers
extern dword HWIO_GSBI1_SPI_SW_RESET_shadow;
extern dword HWIO_GSBI1_SPI_OUTPUT_FIFO_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// GSBI2 (0xA8_000_000 - 0xAF_FFF_FFC)
// This is just a base.
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI2_CTRL (0xA8_000_000 - 0xA9_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI2_CTRLADDR_CTRL_FILE          generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.1: ARM registers
// Stop Parsing at Section 1.2: Delta from previous chip
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// GSBI2_UART (0xAA_000_000 - 0xAB_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI2_UARTADDR_UART_FILE          generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 15.2.2: UART_DM registers
// Sub-Section 15.2.2.1: Write and read/write registers
extern dword HWIO_GSBI2_UART_DM_CSR_shadow;
extern dword HWIO_GSBI2_UART_DM_TF_shadow;
extern dword HWIO_GSBI2_UART_DM_TF_2_shadow;
extern dword HWIO_GSBI2_UART_DM_TF_3_shadow;
extern dword HWIO_GSBI2_UART_DM_TF_4_shadow;
extern dword HWIO_GSBI2_UART_DM_CR_shadow;
extern dword HWIO_GSBI2_UART_DM_IMR_shadow;
extern dword HWIO_GSBI2_UART_DM_IRDA_shadow;
extern dword HWIO_GSBI2_UART_DM_SIM_CFG_shadow;
extern dword HWIO_GSBI2_UART_DM_TEST_WR_DATA_shadow;
// Sub-Section 15.2.2.2: Read registers
// Stop Parsing at Section 15.3: Software Procedures
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// GSBI2_I2C (0xAC_000_000 - 0xAD_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI2_I2CADDR_I2C_FILE            generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.1: I2C registers
extern dword HWIO_GSBI2_I2C_WRITE_DATA_shadow;
// Stop Parsing at Section 1.2: WEB TCXO4 registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// GSBI2_SPI (0xAE_000_000 - 0xAF_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GSBI2_SPIADDR_SPI_FILE            generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.2: SPI Core Registers
extern dword HWIO_GSBI2_SPI_SW_RESET_shadow;
extern dword HWIO_GSBI2_SPI_OUTPUT_FIFO_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// RESERVED2 (0xB0_000_000 - 0xB7_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// RESERVED3 (0xB8_000_000 - 0xBF_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// RESERVED4 (0xC0_000_000 - 0xC7_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// RESERVED5 (0xC8_000_000 - 0xCF_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// RESERVED6 (0xD0_000_000 - 0xD7_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// RESERVED7 (0xD8_000_000 - 0xDF_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// RESERVED8 (0xE0_000_000 - 0xE7_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// RESERVED9 (0xE8_000_000 - 0xEF_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// TOP_UART (0xF0_000_000 - 0xF7_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// TOP_UARTADDR_UART_FILE            generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 15.2.2: UART_DM registers
// Sub-Section 15.2.2.1: Write and read/write registers
extern dword HWIO_UART_DM_CSR_shadow;
extern dword HWIO_UART_DM_TF_shadow;
extern dword HWIO_UART_DM_TF_2_shadow;
extern dword HWIO_UART_DM_TF_3_shadow;
extern dword HWIO_UART_DM_TF_4_shadow;
extern dword HWIO_UART_DM_CR_shadow;
extern dword HWIO_UART_DM_IMR_shadow;
extern dword HWIO_UART_DM_IRDA_shadow;
extern dword HWIO_UART_DM_SIM_CFG_shadow;
extern dword HWIO_UART_DM_TEST_WR_DATA_shadow;
// Sub-Section 15.2.2.2: Read registers
// Stop Parsing at Section 15.3: Software Procedures
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// RESERVED10 (0xF8_000_000 - 0xFF_FEF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// BOOT_ROM (0xFF_FF0_000 - 0xFF_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIP_BASE (0x80_000_000 - 0x87_FFF_FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// Part II. MSM_REGISTERS
//    1. MSM registers are defined relative to NAND_BASE      (from ARM)
//
//       Note nandaddr       is sized to address all defined registers
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// nand (0x08000 - 0x09FFC)
//
// FERNANDD - NAND is needed by UXMC but is not used by PEDRO.
// FERNANDD - Comment the next 2 lines if you do not want to see the constants
//            going to the $verif/include files.
//            This also requires to manually modify makefile.manual.rules.
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// NANDADDR_NAND_FILE                generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 6.1: ARM registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// Part II. MSM_REGISTERS
//    1. MSM registers are defined relative to CHIP_BASE      (from ARM)
//
//       Note chipaddr       is sized to address all defined registers
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// clk (0x00000 - 0x01FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_CLK_FILE                 generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 7.2: ARM registers
// Sub-Section 7.2.1: Clock register definitions
// Sub-Section 7.2.2: PLL
// Stop Parsing at Section 7.3: ADSP registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// ahb (0x02000 - 0x03FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_AHB_FILE                 generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 3.1: ARM registers
// Sub-Section 3.1.1: Overview
// Sub-Section 3.1.2: AHB Boot Rom clock enable register
// Sub-Section 3.1.3: AHB pause controller registers
extern dword HWIO_PAUSE_TIMER_shadow;
// Sub-Section 3.1.4: BPM trigger registers
// Sub-Section 3.1.5: EBI1 chip select SWAP registers
// Sub-Section 3.1.6: Interface configuration registers
// Sub-Section 3.1.7: ARM and SYS AHB debug registers
// Sub-Section 3.1.8: Boot Control registers
// Sub-Section 3.1.9: AHB MASTER arbitration control
// Sub-Section 3.1.10: Grant Table arbiter registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// rxadc_wrapper (0x12000 - 0x13FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_RXADC_WRAPPER_FILE       generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 16.1: ARM registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// int_ctl (0x06000 - 0x07FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_INT_CTL_FILE             generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 23.1: ARM registers
// Sub-Section 23.1.1: Interrupt controller write registers 
extern dword HWIO_IRQ_CLEAR_0_shadow;
extern dword HWIO_IRQ_CLEAR_1_shadow;
extern dword HWIO_FIQ_CLEAR_0_shadow;
extern dword HWIO_FIQ_CLEAR_1_shadow;
extern dword HWIO_INT_SET_0_shadow;
extern dword HWIO_INT_SET_1_shadow;
// Sub-Section 23.1.2: Interrupt controller read/write registers 
// Sub-Section 23.1.3: Interrupt controller read registers
// Sub-Section 23.1.4: Priority interrupt controller registers
extern dword HWIO_INT_CTL_CFG_shadow;
// Sub-Section 23.1.5: GPIO Interrupt controller registers
// Sub-Section 23.1.5.1: GPIO interrupts
extern dword HWIO_MSM_GPIO1_INT_CLEAR_0_shadow;
extern dword HWIO_MSM_GPIO1_INT_CLEAR_1_shadow;
// Stop Parsing at Section 23.2: GPIO2 registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// gpio (0x0A000 - 0x0BFFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_GPIO_FILE                generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 2.1: ARM registers
// Sub-Section 2.1.1: GPIO output value registers
// Sub-Section 2.1.2: GPIO output enabling registers
// Sub-Section 2.1.3: GPIO alternate-function registers
extern dword HWIO_GPIO_PAGE_shadow;
extern dword HWIO_GPIO_CFG_shadow;
// Sub-Section 2.1.4: GPIO input value registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// periph_hclk (0x0C000 - 0x0DFFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_PERIPH_HCLK_FILE         generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 21.1.1: MICRO_HCLK registers
// Sub-Section 21.1.1.1: System registers
// Sub-Section 21.1.1.2: Peripherals miscellaneous registers
// Sub-Section 21.1.1.3: PAD registers
// Sub-Section 21.1.1.4: Analog-die control register
// Sub-Section 21.1.1.5: Digital test control
// Sub-Section 21.1.1.6: USB pin control registers
// Sub-Section 21.1.1.7: Miscellaneous control and configuration registers
// Stop Parsing at Section 21.1.2: XO4 clock registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// periph_xo4 (0x0E000 - 0x0FFFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_PERIPH_XO4_FILE          generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 13.1.2: XO4 clock registers
// Sub-Section 13.1.2.1: Timetick registers
extern dword HWIO_TIME_TICK_CTL_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// perph_web_xo4 (0x30000 - 0x31FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_PERPH_WEB_XO4_FILE       generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.2: WEB TCXO4 registers
extern dword HWIO_TCXO_PDM_CTL_shadow;
extern dword HWIO_PDM0_CTL_shadow;
extern dword HWIO_PDM1_CTL_shadow;
extern dword HWIO_GP_MN_CLK_MDIV_shadow;
extern dword HWIO_GP_MN_CLK_NDIV_shadow;
extern dword HWIO_GP_MN_CLK_DUTY_shadow;
// Stop Parsing at Section 1.3: Register programming guidelines
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// perph_web_i2c (0x30000 - 0x31FFC)
//
// Note: THIS IS THE SAME ADDRESS AS perph_web_xo4.
//       THIS IS REQUIRED.
//       PERPH_WEB_WRAPPER DOES THE DECODING BETWEEN XO4 AND I2C.
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_PERPH_WEB_I2C_FILE       generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.1: I2C registers
extern dword HWIO_I2C_WRITE_DATA_shadow;
// Stop Parsing at Section 1.2: WEB TCXO4 registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// sdcc (0x10000 - 0x11FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_SDCC_FILE                generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 12.1: ARM registers
extern dword HWIO_MCI_CLEAR_shadow;
extern dword HWIO_MCI_ABORT_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// usb_otg_hs (0x16000 - 0x17FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_USB_OTG_HS_FILE          generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1.1: USB_OTG_HS registers
// Sub-Section 1.1.1: Identification registers
// Sub-Section 1.1.2: Device/host timer registers
// Sub-Section 1.1.3: Wrapper operational registers
// Sub-Section 1.1.4: Device/host capability registers
// Sub-Section 1.1.5: Device/host operational registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// ssbi (0x18000 - 0x19FFC)
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_SSBI_FILE                generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 21.1: ARM registers
extern dword HWIO_SSBI_WRAPPER_SSBI_RESET_shadow;
extern dword HWIO_SSBI_WRAPPER_SSBI_CMD_shadow;
// Stop Parsing at Section 21.2: Delta from previous chip (Harrier)
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// mdp (0x1E000 - 0x1FFFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_MDP_FILE                 generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 11.1: ARM registers
// Sub-Section 11.1.1: MDP Read/Write Registers
extern dword HWIO_MDP_INTR_CLEAR_shadow;
extern dword HWIO_MDP_TEST_MISR_RESET_shadow;
extern dword HWIO_MDP_TEST_EXPORT_MISR_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// qmembist (0x20000 - 0x21FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_QMEMBIST_FILE            generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 25.1: ARM registers
// Sub-Section 25.1.1: Structure of sequencer-commands
// Sub-Section 25.1.1.1: Reset (opcode = 000)
// Sub-Section 25.1.1.2: Execute algorithm (opcode = 001)
// Sub-Section 25.1.1.3: Execute decoders open (opcode = 010)
// Sub-Section 25.1.1.4: Test mode (opcode = 011)
// Sub-Section 25.1.1.5: Set address (opcode = 100)
// Sub-Section 25.1.1.6: Single word access (opcode = 101)
// Stop Parsing at Section 25.2: JTAG register chains
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// arm9_mti (0x24000 - 0x25FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_ARM9_MTI_FILE            generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 2.3: ARM9 MTI registers
// Sub-Section 2.3.1: Miscellaneous registers
// Sub-Section 2.3.2: ARM9 MTI registers
extern dword HWIO_CHIP_ARM9_TEST_MEM_ADDR_shadow;
extern dword HWIO_CHIP_ARM9_TEST_MEM_WRITE_shadow;
extern dword HWIO_CHIP_ARM9_TEST_MEM_SEL_shadow;
extern dword HWIO_CHIP_ARM9_TEST_MEM_WRITE_NON_INCR_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// sys_mpu (0x2C000 - 0x2DFFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_SYS_MPU_FILE             generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 24.1.1: sys_mpu registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// app_mpu (0x2E000 - 0x2FFFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_APP_MPU_FILE             generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 25.1.1: app_mpu registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// wdog_slp (0x34000 - 0x35FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_WDOG_SLP_FILE            generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 15.2: ARM registers
// Sub-Section 15.2.1: MICRO_CLK Registers
extern dword HWIO_WDOG_RESET_shadow;
extern dword HWIO_AUTOKICK_START_shadow;
extern dword HWIO_WDOG_UNMASKED_INT_EN_shadow;
// Sub-Section 15.2.2: WDOG_SLP_CLK registers
extern dword HWIO_WDOG_TEST_LOAD_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// efuse (0x36000 - 0x37FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIPADDR_EFUSE_FILE               generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 11.1.1: Efuse registers
// Stop Parsing at Section 11.1.2: Notes on fuse redundancy and blowing fuses
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// efuse2 (0x1000000 - 0x1FFFFFC)
// ECO - CR-001799 in the modem DSP
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// CHIP2ADDR_EFUSE2_FILE             generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 11.2: RF Calibration registers
// Sub-Section 11.2.1: Introduction
// Sub-Section 11.2.2: RF Calibration registers
// Sub-Section 11.2.3: How to read the RF Cal fuses
// Sub-Section 11.2.3.1: Enabling the modem DSP clock
// Sub-Section 11.2.3.2: Reading the RF Calibration fuses
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// Part II. MSM_REGISTERS
//    1. MSM registers are defined relative to GPIO2_BASE     (from ARM)
//
//       Note gpio2addr      is sized to address all defined registers
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// gpio2 (0x22000 - 0x23FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GPIO2ADDR_GPIO2_FILE              generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 17.1: ARM registers
// Sub-Section 17.1.1: GPIO2 output enabling registers
// Sub-Section 17.1.2: GPIO2 output value registers
// Sub-Section 17.1.3: GPIO2 alternate-function registers
extern dword HWIO_GPIO2_PAGE_shadow;
extern dword HWIO_GPIO2_CFG_shadow;
// Sub-Section 17.1.4: GPIO_IN_GPIO2 input value registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// int_ctl_gpio2 (0x06000 - 0x07FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// GPIO2ADDR_INT_CTL_GPIO2_FILE      generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 14.2: GPIO2 registers
extern dword HWIO_MSM_INT_CLEAR_shadow;
extern dword HWIO_MSM_GPIO2_INT_CLEAR_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// Part II. MSM_REGISTERS
//    1. MSM registers are defined relative to UXMC_BASE      (from ARM)
//
//       Note uxmcaddr       is sized to address all defined registers
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// misc (0x04000 - 0x05FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// UXMCADDR_MISC_FILE                generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 5.1: ARM registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// ebi1 (0x26000 - 0x27FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// UXMCADDR_EBI1_FILE                generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 2.1: ARM registers
// Stop Parsing at Section 2.2: Software sequences
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// ebi2 (0x28000 - 0x29FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// UXMCADDR_EBI2_FILE                generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 4.1: ARM registers
// Stop Parsing at Section 4.2: Software sequences
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// debug (0x2A000 - 0x2BFFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// UXMCADDR_DEBUG_FILE               generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 7.1: ARM registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// sdram (0x14000 - 0x15FFC)
//
// FERNANDD - SDRAM is needed by UXMC but is not used by PEDRO.
// FERNANDD - Comment the next 2 lines if you do not want to see the constants
//            going to the $verif/include files.
//            This also requires to manually modify makefile.manual.rules.
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// UXMCADDR_SDRAM_FILE               generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 3.1: ARM registers
// Stop Parsing at Section 3.2: Software sequences
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// Part II. MSM_REGISTERS
//    1. MSM registers are defined relative to AUDIO_BASE     (from ARM)
//
//       Note audioaddr      is sized to address all defined registers
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// audio (0x1A000 - 0x1BFFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// AUDIOADDR_AUDIO_FILE              generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 1: AUDIO Registers
// Sub-Section 1.1: Aux Codec and WB Codec registers
extern dword HWIO_WB_CODEC_CMD_REG_shadow;
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// Part II. MSM_REGISTERS
//    1. MSM registers are defined relative to BPM_BASE       (from ARM)
//
//       Note bpmaddr        is sized to address all defined registers
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// bpm (0x1C000 - 0x1DFFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// BPMADDR_BPM_FILE                  generated by: swman2addrfile.pl
// $Id: //depot/asic/qsc1100/drivers/hw/msmshadow.h#7 $
//----------------------------------------------------------------------------
// Start Parsing at Section 6.1: ARM registers
//------------------------------------------------------------------------ END
//----------------------------------------------------------------------------
// Part II. MSM_REGISTERS
//    1. MSM registers are defined relative to UXMC_BASE       (from ARM)
//
//       Note uxmcaddr       is sized to address all defined registers
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// ibi (0x38000 - 0x39FFC)
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// UXMCADDR_IBI_FILE                 generated by: swman2addrfile.pl
//----------------------------------------------------------------------------
// Start Parsing at Section 2.1: ARM registers
#include "msmshadow_port.h"
#endif /* MSM_SHADOW_H */
