<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

</twCmdLine><twDesign>optohybrid_top.ncd</twDesign><twDesignPath>optohybrid_top.ncd</twDesignPath><twPCF>optohybrid_top.pcf</twPCF><twPcfPath>optohybrid_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_fpga_clk = PERIOD TIMEGRP &quot;fpga_clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP &quot;fpga_clk&quot; 20 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_ext = PERIOD TIMEGRP &quot;vfat2_clk_ext&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP &quot;vfat2_clk_ext&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y33.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="11" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y43.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="12" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y32.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_fpga = PERIOD TIMEGRP &quot;vfat2_clk_fpga&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="14"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP &quot;vfat2_clk_fpga&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="15" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y33.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="16" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y43.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="17" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y32.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="18" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_muxed = PERIOD TIMEGRP &quot;vfat2_clk_muxed&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="19"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP &quot;vfat2_clk_muxed&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="20" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y33.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="21" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y43.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="22" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y32.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_rec_clk = PERIOD TIMEGRP &quot;rec_clk&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.300</twMinPer></twConstHead><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_rec_clk = PERIOD TIMEGRP &quot;rec_clk&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Tdcmper_CLKIN" slack="1.335" period="3.125" constraintValue="3.125" deviceLimit="1.790" freqLimit="558.659" physResource="rec_clk_pll_inst/dcm_sp_inst/CLKIN" logResource="rec_clk_pll_inst/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="rec_clk_pll_inst/clkin1"/><twPinLimit anchorID="26" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="rec_clk_pll_inst/clkin1_buf/I0" logResource="rec_clk_pll_inst/clkin1_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="rec_clk"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="2.680" period="6.250" constraintValue="6.250" deviceLimit="3.570" freqLimit="280.112" physResource="rec_clk_pll_inst/dcm_sp_inst/CLK0" logResource="rec_clk_pll_inst/dcm_sp_inst/CLK0" locationPin="DCM_X0Y0.CLK0" clockNet="rec_clk_pll_inst/clk0"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_cdce_clk_rec = PERIOD TIMEGRP &quot;cdce_clk_rec&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_clk_rec = PERIOD TIMEGRP &quot;cdce_clk_rec&quot; 25 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="30" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_cdce_clk_muxed = PERIOD TIMEGRP &quot;cdce_clk_muxed&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_clk_muxed = PERIOD TIMEGRP &quot;cdce_clk_muxed&quot; 25 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;</twConstName><twItemCnt>32793</twItemCnt><twErrCntSetup>26</twErrCntSetup><twErrCntEndPt>26</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9758</twEndPtCnt><twPathErrCnt>42</twPathErrCnt><twMinPer>10.391</twMinPer></twConstHead><twPathRptBanner iPaths="54" iCriticalPaths="5" sType="EndPoint">Paths for end point link_tracking_1_inst/registers_core_inst/data_byte_10 (SLICE_X32Y78.B5), 54 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.141</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twTotPathDel>10.178</twTotPathDel><twClkSkew dest = "0.869" src = "0.947">0.078</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/register_byte_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.C3</twSite><twDelType>net</twDelType><twFanCnt>286</twFanCnt><twDelInfo twEdge="twRising">4.064</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vfat2_clk_muxed</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.595</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_31</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206221</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_10</twBEL></twPathDel><twLogDel>1.502</twLogDel><twRouteDel>8.676</twRouteDel><twTotDel>10.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.112</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/register_byte_1</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twTotPathDel>10.149</twTotPathDel><twClkSkew dest = "0.869" src = "0.947">0.078</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/register_byte_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/register_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>286</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vfat2_clk_muxed</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.595</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_31</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206221</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_10</twBEL></twPathDel><twLogDel>1.502</twLogDel><twRouteDel>8.647</twRouteDel><twTotDel>10.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.533</twSlack><twSrc BELType="FF">vfat2_clk_reg/reg_10</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twTotPathDel>6.548</twTotPathDel><twClkSkew dest = "0.869" src = "0.969">0.100</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vfat2_clk_reg/reg_10</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X33Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp><twBEL>vfat2_clk_reg/reg_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vfat2_clk_muxed</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.595</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_126</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_71</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_129</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_31</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206221</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_10</twBEL></twPathDel><twLogDel>1.485</twLogDel><twRouteDel>5.063</twRouteDel><twTotDel>6.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="56" iCriticalPaths="4" sType="EndPoint">Paths for end point link_tracking_1_inst/registers_core_inst/data_byte_0 (SLICE_X32Y78.B3), 56 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.844</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/register_byte_1</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twTotPathDel>9.881</twTotPathDel><twClkSkew dest = "0.869" src = "0.947">0.078</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/register_byte_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/register_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.B5</twSite><twDelType>net</twDelType><twFanCnt>286</twFanCnt><twDelInfo twEdge="twRising">3.941</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vfat2_clk_muxed</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.611</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_124</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_124</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_3</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206211</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_0</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>8.507</twRouteDel><twTotDel>9.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.771</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twTotPathDel>9.808</twTotPathDel><twClkSkew dest = "0.869" src = "0.947">0.078</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/register_byte_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.B6</twSite><twDelType>net</twDelType><twFanCnt>286</twFanCnt><twDelInfo twEdge="twRising">3.868</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vfat2_clk_muxed</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.611</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_124</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_124</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_3</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206211</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_0</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>8.434</twRouteDel><twTotDel>9.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.601</twSlack><twSrc BELType="FF">vfat2_clk_reg/reg_0</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twTotPathDel>6.616</twTotPathDel><twClkSkew dest = "0.869" src = "0.969">0.100</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vfat2_clk_reg/reg_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X33Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y15.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>request_read&lt;11&gt;&lt;10&gt;</twComp><twBEL>vfat2_clk_reg/reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y15.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>request_read&lt;11&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vfat2_clk_muxed</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.611</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_121</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_124</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_124</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_3</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;10&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n206211</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_0</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>5.189</twRouteDel><twTotDel>6.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="2" sType="EndPoint">Paths for end point link_tracking_1_inst/registers_core_inst/data_byte_19 (SLICE_X31Y97.B5), 50 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.357</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_19</twDest><twTotPathDel>6.443</twTotPathDel><twClkSkew dest = "1.012" src = "1.041">0.029</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/register_byte_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>286</twFanCnt><twDelInfo twEdge="twRising">1.844</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_14100</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_14100</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_14100</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y90.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_14100</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_8301</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y94.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_830</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y94.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1254</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_310</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;19&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n2062111</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_19</twBEL></twPathDel><twLogDel>1.663</twLogDel><twRouteDel>4.780</twRouteDel><twTotDel>6.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.233</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/register_byte_1</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_19</twDest><twTotPathDel>6.319</twTotPathDel><twClkSkew dest = "1.012" src = "1.041">0.029</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/register_byte_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/register_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>286</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1250</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1250</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1250</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1254</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_710</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y94.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_710</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y94.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1254</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_310</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;19&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n2062111</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_19</twBEL></twPathDel><twLogDel>1.553</twLogDel><twRouteDel>4.766</twRouteDel><twTotDel>6.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType="FF">link_tracking_1_inst/registers_core_inst/data_byte_19</twDest><twTotPathDel>5.953</twTotPathDel><twClkSkew dest = "1.012" src = "1.041">0.029</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/registers_core_inst/register_byte_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/registers_core_inst/data_byte_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;1&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/register_byte_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>286</twFanCnt><twDelInfo twEdge="twRising">1.508</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1250</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1250</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1250</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1254</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_710</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y94.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_710</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y94.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1254</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_310</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/registers_core_inst/data_byte&lt;19&gt;</twComp><twBEL>link_tracking_1_inst/registers_core_inst/Mmux__n2062111</twBEL><twBEL>link_tracking_1_inst/registers_core_inst/data_byte_19</twBEL></twPathDel><twLogDel>1.553</twLogDel><twRouteDel>4.400</twRouteDel><twTotDel>5.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X40Y148.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.278</twSlack><twSrc BELType="FF">adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twSrc><twDest BELType="FF">adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twTotPathDel>0.282</twTotPathDel><twClkSkew dest = "0.071" src = "0.067">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twSrc><twDest BELType='FF'>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y148.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1</twComp><twBEL>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y148.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.174</twDelInfo><twComp>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y148.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;0&gt;</twComp><twBEL>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE</twBEL></twPathDel><twLogDel>0.108</twLogDel><twRouteDel>0.174</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X112Y122.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">adc_handler_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[0].U_TQ</twSrc><twDest BELType="FF">adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.036" src = "0.031">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_handler_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[0].U_TQ</twSrc><twDest BELType='FF'>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X113Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>adc_handler_inst/chipscope_ila_inst/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>adc_handler_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[0].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y122.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.216</twDelInfo><twComp>adc_handler_inst/chipscope_ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y122.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.100</twDelInfo><twComp>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;4&gt;</twComp><twBEL>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X63Y156.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.326</twSlack><twSrc BELType="FF">adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType="FF">adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twTotPathDel>0.328</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType='FF'>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y156.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y156.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT</twComp><twBEL>adc_handler_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK20" clockNet="gtp_clk"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK21" clockNet="gtp_clk"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK20" clockNet="gtp_clk"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>45586</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16097</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.882</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/track_7_inst/data_65 (SLICE_X69Y104.A1), 5 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.118</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_5</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_65</twDest><twTotPathDel>11.520</twTotPathDel><twClkSkew dest = "0.823" src = "0.800">-0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_5</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_65</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;7&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">9.136</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;71&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;68&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/_n0259&lt;65&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_65</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>10.546</twRouteDel><twTotDel>11.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.290</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_6</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_65</twDest><twTotPathDel>9.348</twTotPathDel><twClkSkew dest = "0.823" src = "0.800">-0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_6</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_65</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X100Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;6&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">6.908</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;71&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;68&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/_n0259&lt;65&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_65</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>8.318</twRouteDel><twTotDel>9.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.638</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_65</twDest><twTotPathDel>7.002</twTotPathDel><twClkSkew dest = "0.823" src = "0.798">-0.025</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_65</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X100Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;0&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.562</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;71&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;68&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/_n0259&lt;65&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_65</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>5.972</twRouteDel><twTotDel>7.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/track_7_inst/data_64 (SLICE_X91Y104.D6), 5 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.204</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_5</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_64</twDest><twTotPathDel>11.431</twTotPathDel><twClkSkew dest = "0.820" src = "0.800">-0.020</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_5</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_64</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;7&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">9.136</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;71&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;64&gt;&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;64&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;64&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/_n0259&lt;64&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_64</twBEL></twPathDel><twLogDel>0.916</twLogDel><twRouteDel>10.515</twRouteDel><twTotDel>11.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.376</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_6</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_64</twDest><twTotPathDel>9.259</twTotPathDel><twClkSkew dest = "0.820" src = "0.800">-0.020</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_6</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_64</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X100Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;6&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">6.908</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;71&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;64&gt;&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;64&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;64&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/_n0259&lt;64&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_64</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>8.287</twRouteDel><twTotDel>9.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.724</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_64</twDest><twTotPathDel>6.913</twTotPathDel><twClkSkew dest = "0.820" src = "0.798">-0.022</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_64</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X100Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;0&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.562</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;71&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;64&gt;&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;64&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;64&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/_n0259&lt;64&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_64</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>5.941</twRouteDel><twTotDel>6.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67 (SLICE_X69Y104.C4), 5 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.258</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_5</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67</twDest><twTotPathDel>11.380</twTotPathDel><twClkSkew dest = "0.823" src = "0.800">-0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_5</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;7&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">9.136</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;71&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y104.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;68&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/_n0259&lt;67&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>10.406</twRouteDel><twTotDel>11.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.430</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_6</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67</twDest><twTotPathDel>9.208</twTotPathDel><twClkSkew dest = "0.823" src = "0.800">-0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_6</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X100Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;6&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">6.908</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;71&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y104.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;68&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/_n0259&lt;67&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>8.178</twRouteDel><twTotDel>9.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.778</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67</twDest><twTotPathDel>6.862</twTotPathDel><twClkSkew dest = "0.823" src = "0.798">-0.025</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X100Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;0&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.562</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;71&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y104.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_cnt[7]_Decoder_4_OUT&lt;65&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;68&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/_n0259&lt;67&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_67</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>5.832</twRouteDel><twTotDel>6.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_48 (SLICE_X103Y104.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_48</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_48</twDest><twTotPathDel>0.394</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_48</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_48</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X102Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;51&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;48&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_data&lt;7&gt;&lt;51&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_48</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_50 (SLICE_X103Y104.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_50</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_50</twDest><twTotPathDel>0.397</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_50</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_50</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X102Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;51&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;50&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_data&lt;7&gt;&lt;51&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_50</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.138</twRouteDel><twTotDel>0.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_0 (SLICE_X123Y75.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_2_inst/data_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_0</twDest><twTotPathDel>0.400</twTotPathDel><twClkSkew dest = "0.040" src = "0.038">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X122Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X122Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_data&lt;2&gt;&lt;3&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_o_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y33.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y43.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y32.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="90" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_gtp_userclk00 = PERIOD TIMEGRP &quot;gtp_userclk00&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.125</twMinPer></twConstHead><twPinLimitRpt anchorID="91"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP &quot;gtp_userclk00&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="92" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK1" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="95" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_gtp_userclk01 = PERIOD TIMEGRP &quot;gtp_userclk01&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.125</twMinPer></twConstHead><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP &quot;gtp_userclk01&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X1Y1.RXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1" locationPin="GTPA1_DUAL_X1Y1.RXUSRCLK1" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X1Y1.TXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="100">1</twUnmetConstCnt><twDataSheet anchorID="101" twNameLen="15"><twClk2SUList anchorID="102" twDestWidth="15"><twDest>fpga_clk_i</twDest><twClk2SU><twSrc>fpga_clk_i</twSrc><twRiseRise>11.882</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_test_io&lt;1&gt;</twSrc><twRiseRise>11.882</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="103" twDestWidth="15"><twDest>fpga_test_io&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_clk_i</twSrc><twRiseRise>11.882</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_test_io&lt;1&gt;</twSrc><twRiseRise>11.882</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="104"><twErrCnt>26</twErrCnt><twScore>10881</twScore><twSetupScore>10881</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>78379</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>26201</twConnCnt></twConstCov><twStats anchorID="105"><twMinPer>11.882</twMinPer><twFootnote number="1" /><twMaxFreq>84.161</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Nov 19 13:55:49 2014 </twTimestamp></twFoot><twClientInfo anchorID="106"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 369 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
