/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az217-272
+ date
Fri Mar  5 04:30:55 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1614918655
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[9081,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az217-272

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 05 2021 (04:23:23)
Run date:          Mar 05 2021 (04:30:55+0000)
Run host:          fv-az217-272.l4nl5sgguw5uxhclrdufn4dbzb.bx.internal.cloudapp.net (pid=5890)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az217-272
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121288KB, total=7121288KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=b4563632-18fe-2845-bd1d-7aa350d17278, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42~18.04.1-Ubuntu SMP Mon Feb 8 19:05:32 UTC 2021", HostName=fv-az217-272, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
  Memory has type "local" depth 0
    size 7292198912 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00293212 sec
      iterations=10000000... time=0.0287287 sec
      iterations=100000000... time=0.287888 sec
      iterations=400000000... time=1.15317 sec
      iterations=400000000... time=0.87585 sec
      result: 2.88477 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00338842 sec
      iterations=10000000... time=0.0303875 sec
      iterations=100000000... time=0.299049 sec
      iterations=400000000... time=1.20634 sec
      result: 10.6106 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00175131 sec
      iterations=10000000... time=0.0176635 sec
      iterations=100000000... time=0.17795 sec
      iterations=600000000... time=1.08684 sec
      result: 8.83291 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.366841 sec
      iterations=3... time=1.09648 sec
      result: 2.93779 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001494 sec
      iterations=10000... time=0.00151671 sec
      iterations=100000... time=0.0147751 sec
      iterations=1000000... time=0.146565 sec
      iterations=8000000... time=1.1589 sec
      result: 1.44863 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000544403 sec
      iterations=10000... time=0.00556343 sec
      iterations=100000... time=0.0497067 sec
      iterations=1000000... time=0.508827 sec
      iterations=2000000... time=1.11575 sec
      result: 5.57877 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.00946956 sec
      iterations=10000... time=0.0872453 sec
      iterations=100000... time=0.951192 sec
      iterations=200000... time=1.90468 sec
      result: 95.2338 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.00989406 sec
      iterations=10000... time=0.101242 sec
      iterations=100000... time=0.991901 sec
      iterations=200000... time=1.98587 sec
      result: 99.2936 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=2.99e-05 sec
      iterations=1000... time=0.000317102 sec
      iterations=10000... time=0.00306882 sec
      iterations=100000... time=0.0296866 sec
      iterations=1000000... time=0.299152 sec
      iterations=4000000... time=1.17623 sec
      result: 83.5756 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.1e-06 sec
      iterations=10... time=7.17e-05 sec
      iterations=100... time=0.000471903 sec
      iterations=1000... time=0.00455873 sec
      iterations=10000... time=0.0418975 sec
      iterations=100000... time=0.40801 sec
      iterations=300000... time=1.25783 sec
      result: 46.8922 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00383132 sec
      iterations=10... time=0.0337051 sec
      iterations=100... time=0.333617 sec
      iterations=300... time=0.940933 sec
      iterations=600... time=2.06982 sec
      result: 11.3985 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.121033 sec
      iterations=9... time=1.05142 sec
      result: 9.19104 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.3e-06 sec
      iterations=10000... time=2.99e-05 sec
      iterations=100000... time=0.000304402 sec
      iterations=1000000... time=0.00289932 sec
      iterations=10000000... time=0.0293729 sec
      iterations=100000000... time=0.293406 sec
      iterations=400000000... time=1.18548 sec
      result: 0.370463 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.09e-05 sec
      iterations=10000... time=0.000177801 sec
      iterations=100000... time=0.00177861 sec
      iterations=1000000... time=0.0180743 sec
      iterations=10000000... time=0.199027 sec
      iterations=60000000... time=1.05624 sec
      result: 2.20051 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.000127 sec
      iterations=10000... time=0.000628203 sec
      iterations=100000... time=0.00549583 sec
      iterations=1000000... time=0.0582197 sec
      iterations=10000000... time=0.616057 sec
      iterations=20000000... time=1.26345 sec
      result: 7.89659 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0001308 sec
      iterations=10000... time=0.00120261 sec
      iterations=100000... time=0.0119985 sec
      iterations=1000000... time=0.130893 sec
      iterations=8000000... time=1.06419 sec
      result: 16.628 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=3.7e-06 sec
      iterations=100... time=3.25e-05 sec
      iterations=1000... time=0.000318802 sec
      iterations=10000... time=0.00318762 sec
      iterations=100000... time=0.0315977 sec
      iterations=1000000... time=0.310528 sec
      iterations=4000000... time=1.20334 sec
      result: 81.6924 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.4e-06 sec
      iterations=10... time=9.4501e-05 sec
      iterations=100... time=0.000946705 sec
      iterations=1000... time=0.00945466 sec
      iterations=10000... time=0.0888227 sec
      iterations=100000... time=0.925181 sec
      iterations=200000... time=1.75161 sec
      result: 22.4489 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00694334 sec
      iterations=10... time=0.0667892 sec
      iterations=100... time=0.695461 sec
      iterations=200... time=1.3572 sec
      result: 5.79452 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.193561 sec
      iterations=6... time=1.17654 sec
      result: 5.47574 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0703489 sec
      iterations=10... time=0.671654 sec
      iterations=20... time=1.37648 sec
      result: 15.6013 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.56e-05 sec
      iterations=10... time=0.000224401 sec
      iterations=100... time=0.00246042 sec
      iterations=1000... time=0.023395 sec
      iterations=10000... time=0.231337 sec
      iterations=50000... time=1.16161 sec
      result: 0.0743794 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.16e-05 sec
      iterations=10... time=0.000872705 sec
      iterations=100... time=0.00841235 sec
      iterations=1000... time=0.0816138 sec
      iterations=10000... time=0.822874 sec
      iterations=20000... time=1.70779 sec
      result: 0.142488 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00615664 sec
      iterations=10... time=0.0622873 sec
      iterations=100... time=0.639811 sec
      iterations=200... time=1.27201 sec
      result: 0.386849 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.176262 sec
      iterations=6... time=1.10343 sec
      result: 0.363901 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00312302 sec
      iterations=10000000... time=0.0307065 sec
      iterations=100000000... time=0.295099 sec
      iterations=400000000... time=1.19123 sec
      iterations=400000000... time=0.885426 sec
      result: 2.61609 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00301687 sec
      iterations=10000000... time=0.0302235 sec
      iterations=100000000... time=0.31544 sec
      iterations=300000000... time=0.950324 sec
      iterations=600000000... time=1.9071 sec
      result: 10.0677 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188291 sec
      iterations=10000000... time=0.0184983 sec
      iterations=100000000... time=0.179634 sec
      iterations=600000000... time=1.12196 sec
      result: 8.55649 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.183982 sec
      iterations=6... time=1.10398 sec
      result: 5.83567 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000144001 sec
      iterations=10000... time=0.00146216 sec
      iterations=100000... time=0.0149832 sec
      iterations=1000000... time=0.152279 sec
      iterations=7000000... time=1.06739 sec
      result: 1.52484 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000456252 sec
      iterations=10000... time=0.00460198 sec
      iterations=100000... time=0.0466591 sec
      iterations=1000000... time=0.450155 sec
      iterations=2000000... time=0.914899 sec
      iterations=4000000... time=1.79662 sec
      result: 4.49154 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.00956751 sec
      iterations=10000... time=0.0896094 sec
      iterations=100000... time=0.942208 sec
      iterations=200000... time=1.89103 sec
      result: 94.5517 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0104268 sec
      iterations=10000... time=0.0958624 sec
      iterations=100000... time=1.00295 sec
      result: 100.295 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.5e-07 sec
      iterations=10... time=3.5e-06 sec
      iterations=100... time=3.1201e-05 sec
      iterations=1000... time=0.000307952 sec
      iterations=10000... time=0.00309902 sec
      iterations=100000... time=0.0298461 sec
      iterations=1000000... time=0.286262 sec
      iterations=4000000... time=1.19232 sec
      result: 82.448 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.4e-06 sec
      iterations=10... time=4.495e-05 sec
      iterations=100... time=0.000431303 sec
      iterations=1000... time=0.00518048 sec
      iterations=10000... time=0.0446379 sec
      iterations=100000... time=0.436352 sec
      iterations=300000... time=1.33123 sec
      result: 44.3065 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00428618 sec
      iterations=10... time=0.0354665 sec
      iterations=100... time=0.35738 sec
      iterations=300... time=1.04305 sec
      result: 11.3096 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.121614 sec
      iterations=9... time=1.13068 sec
      result: 8.54676 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.15e-06 sec
      iterations=10000... time=2.86e-05 sec
      iterations=100000... time=0.000280701 sec
      iterations=1000000... time=0.00288122 sec
      iterations=10000000... time=0.0290601 sec
      iterations=100000000... time=0.294396 sec
      iterations=400000000... time=1.20574 sec
      result: 0.376794 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.15e-05 sec
      iterations=10000... time=0.000304552 sec
      iterations=100000... time=0.00202521 sec
      iterations=1000000... time=0.0191508 sec
      iterations=10000000... time=0.188428 sec
      iterations=60000000... time=1.13346 sec
      result: 2.36137 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.000221051 sec
      iterations=10000... time=0.000689954 sec
      iterations=100000... time=0.00565138 sec
      iterations=1000000... time=0.0570916 sec
      iterations=10000000... time=0.587175 sec
      iterations=20000000... time=1.17908 sec
      result: 7.36927 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000235502 sec
      iterations=10000... time=0.00196426 sec
      iterations=100000... time=0.0204136 sec
      iterations=1000000... time=0.220323 sec
      iterations=5000000... time=1.08217 sec
      result: 27.0544 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.04e-05 sec
      iterations=100... time=6.145e-05 sec
      iterations=1000... time=0.000671304 sec
      iterations=10000... time=0.00627594 sec
      iterations=100000... time=0.0611693 sec
      iterations=1000000... time=0.600536 sec
      iterations=2000000... time=1.18931 sec
      result: 41.3283 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.25e-06 sec
      iterations=10... time=9.26e-05 sec
      iterations=100... time=0.000943256 sec
      iterations=1000... time=0.00946606 sec
      iterations=10000... time=0.0944879 sec
      iterations=100000... time=0.913108 sec
      iterations=200000... time=1.87959 sec
      result: 20.9203 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00709329 sec
      iterations=10... time=0.067134 sec
      iterations=100... time=0.69862 sec
      iterations=200... time=1.37725 sec
      result: 5.71015 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.18706 sec
      iterations=6... time=1.13831 sec
      result: 5.65964 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0719492 sec
      iterations=10... time=0.698086 sec
      iterations=20... time=1.43909 sec
      result: 14.9225 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=8.2005e-06 sec
      iterations=10... time=3.125e-05 sec
      iterations=100... time=0.000273502 sec
      iterations=1000... time=0.00347982 sec
      iterations=10000... time=0.0307883 sec
      iterations=100000... time=0.280323 sec
      iterations=400000... time=1.11971 sec
      result: 0.260424 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.53e-05 sec
      iterations=10... time=0.000130301 sec
      iterations=100... time=0.00132981 sec
      iterations=1000... time=0.0127298 sec
      iterations=10000... time=0.131444 sec
      iterations=80000... time=1.08655 sec
      result: 0.429398 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00179886 sec
      iterations=10... time=0.0160912 sec
      iterations=100... time=0.163673 sec
      iterations=700... time=1.12278 sec
      result: 1.53393 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0491593 sec
      iterations=10... time=0.465647 sec
      iterations=20... time=0.943029 sec
      iterations=40... time=1.90845 sec
      result: 1.40267 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Mar  5 04:33:01 UTC 2021
+ echo Done.
Done.
  Elapsed time: 126.5 s
