

================================================================
== Vivado HLS Report for 'rc_receiver'
================================================================
* Date:           Mon Aug 13 18:32:32 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        rc_receiver
* Solution:       rc_receiver
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     43.48|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    8|    8|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 43.48ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%channels_V_read = call i5 @_ssdm_op_Read.ap_none.i5(i5 %channels_V)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = load i5* @last_on_V, align 1" [rc_receiver.cpp:67]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i5 %channels_V_read to i1" [rc_receiver.cpp:63]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc_load = load i32* @acc, align 4" [rc_receiver.cpp:67]
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%tmp_5 = add i32 1, %acc_load" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.37ns)   --->   "%acc_loc = select i1 %tmp_1, i32 %tmp_5, i32 %acc_load" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_2 = trunc i5 %p_Val2_s to i1" [rc_receiver.cpp:67]
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_6 = xor i1 %tmp_1, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_7 = and i1 %tmp_2, %tmp_6" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.47ns)   --->   "%tmp_9 = icmp ugt i32 %acc_loc, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_7, %tmp_9" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.37ns)   --->   "%p_acc_loc = select i1 %or_cond, i32 0, i32 %acc_loc" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 1)" [rc_receiver.cpp:63]
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%tmp_5_1 = add i32 1, %p_acc_loc" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.37ns)   --->   "%acc_new_1 = select i1 %tmp_8, i32 %tmp_5_1, i32 %p_acc_loc" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 1)" [rc_receiver.cpp:67]
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_6_1 = xor i1 %tmp_8, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_7_1 = and i1 %tmp_10, %tmp_6_1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.47ns)   --->   "%tmp_9_1 = icmp ugt i32 %acc_new_1, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_1 = and i1 %tmp_7_1, %tmp_9_1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.37ns)   --->   "%p_acc_new_1 = select i1 %or_cond_1, i32 0, i32 %acc_new_1" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 2)" [rc_receiver.cpp:63]
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%tmp_5_2 = add i32 1, %p_acc_new_1" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.37ns)   --->   "%acc_new_3 = select i1 %tmp_11, i32 %tmp_5_2, i32 %p_acc_new_1" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 2)" [rc_receiver.cpp:67]
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_6_2 = xor i1 %tmp_11, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_7_2 = and i1 %tmp_12, %tmp_6_2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.47ns)   --->   "%tmp_9_2 = icmp ugt i32 %acc_new_3, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_2 = and i1 %tmp_7_2, %tmp_9_2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.37ns)   --->   "%p_acc_new_3 = select i1 %or_cond_2, i32 0, i32 %acc_new_3" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 3)" [rc_receiver.cpp:63]
ST_1 : Operation 41 [1/1] (2.55ns)   --->   "%tmp_5_3 = add i32 1, %p_acc_new_3" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.37ns)   --->   "%acc_new_5 = select i1 %tmp_13, i32 %tmp_5_3, i32 %p_acc_new_3" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 3)" [rc_receiver.cpp:67]
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_6_3 = xor i1 %tmp_13, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_7_3 = and i1 %tmp_14, %tmp_6_3" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.47ns)   --->   "%tmp_9_3 = icmp ugt i32 %acc_new_5, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_3 = and i1 %tmp_7_3, %tmp_9_3" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.37ns)   --->   "%p_acc_new_5 = select i1 %or_cond_3, i32 0, i32 %acc_new_5" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 4)" [rc_receiver.cpp:63]
ST_1 : Operation 50 [1/1] (2.55ns)   --->   "%tmp_5_4 = add i32 1, %p_acc_new_5" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.37ns)   --->   "%acc_new_7 = select i1 %tmp_15, i32 %tmp_5_4, i32 %p_acc_new_5" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 4)" [rc_receiver.cpp:67]
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_6_4 = xor i1 %tmp_15, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_7_4 = and i1 %tmp_16, %tmp_6_4" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.47ns)   --->   "%tmp_9_4 = icmp ugt i32 %acc_new_7, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_4 = and i1 %tmp_7_4, %tmp_9_4" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp2 = or i1 %or_cond, %tmp_1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp4 = or i1 %or_cond_1, %tmp_11" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp3 = or i1 %tmp4, %tmp_8" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp1 = or i1 %tmp3, %tmp2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp6 = or i1 %or_cond_2, %tmp_13" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp8 = or i1 %tmp_15, %or_cond_4" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp7 = or i1 %tmp8, %or_cond_3" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp5 = or i1 %tmp7, %tmp6" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_acc_flag_7 = or i1 %tmp5, %tmp1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.37ns)   --->   "%p_acc_new_7 = select i1 %or_cond_4, i32 0, i32 %acc_new_7" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %p_acc_flag_7, label %mergeST, label %._crit_edge30.4.new" [rc_receiver.cpp:67]
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %p_acc_new_7, i32* @acc, align 4" [rc_receiver.cpp:64]
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i5 %channels_V_read, i5* @last_on_V, align 1" [rc_receiver.cpp:80]

 <State 2> : 2.74ns
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_2_write_s)   --->   "%acc_loc_s = select i1 %or_cond, i32 %acc_loc, i32 0" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_cast = zext i1 %or_cond_1 to i2" [rc_receiver.cpp:67]
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_2_write_s)   --->   "%write_val_2_1_write_s = select i1 %or_cond_1, i32 %acc_new_1, i32 %acc_loc_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_write_to_1_1 = select i1 %or_cond_2, i2 -2, i2 %p_cast" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_write_to_1_1_cast = zext i2 %p_write_to_1_1 to i3" [rc_receiver.cpp:67]
ST_2 : Operation 75 [1/1] (1.37ns) (out node of the LUT)   --->   "%write_val_2_2_write_s = select i1 %or_cond_2, i32 %acc_new_3, i32 %write_val_2_1_write_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_4_write_s)   --->   "%write_val_2_3_write_s = select i1 %or_cond_3, i32 %acc_new_5, i32 %write_val_2_2_write_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_write_to_1_2 = select i1 %or_cond_4, i3 -4, i3 3" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.93ns)   --->   "%tmp = or i1 %or_cond_4, %or_cond_3" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_write_to_1_3 = select i1 %tmp, i3 %p_write_to_1_2, i3 %p_write_to_1_1_cast" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_should_write_1_3)   --->   "%tmp9 = or i1 %or_cond_1, %or_cond" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_should_write_1_3)   --->   "%tmp10 = or i1 %tmp, %or_cond_2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_should_write_1_3 = or i1 %tmp10, %tmp9" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.37ns) (out node of the LUT)   --->   "%write_val_2_4_write_s = select i1 %or_cond_4, i32 %acc_new_7, i32 %write_val_2_3_write_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %p_should_write_1_3, label %0, label %._crit_edge31" [rc_receiver.cpp:77]

 <State 3> : 3.50ns
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %p_write_to_1_3, i1 false)" [rc_receiver.cpp:78]
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = zext i4 %tmp_3 to i64" [rc_receiver.cpp:78]
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%norm_out_addr = getelementptr i32* %norm_out, i64 %tmp_4" [rc_receiver.cpp:78]
ST_3 : Operation 88 [1/1] (3.50ns)   --->   "%norm_out_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %norm_out_addr, i32 1)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 89 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %norm_out_addr, i32 %write_val_2_4_write_s, i4 -1)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 90 [5/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 91 [4/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 92 [3/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 93 [2/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %norm_out), !map !73"
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5 %channels_V), !map !79"
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @rc_receiver_str) nounwind"
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [3 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:43]
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %norm_out, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [4 x i8]* @p_str5, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5 %channels_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:47]
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:49]
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge30.4.new"
ST_9 : Operation 102 [1/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge31" [rc_receiver.cpp:79]
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [rc_receiver.cpp:82]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 43.5ns
The critical path consists of the following:
	'load' operation ('acc_load', rc_receiver.cpp:67) on static variable 'acc' [15]  (0 ns)
	'add' operation ('tmp_5', rc_receiver.cpp:64) [16]  (2.55 ns)
	'select' operation ('acc_loc', rc_receiver.cpp:63) [17]  (1.37 ns)
	'icmp' operation ('tmp_9', rc_receiver.cpp:67) [21]  (2.47 ns)
	'and' operation ('or_cond', rc_receiver.cpp:67) [22]  (0.931 ns)
	'select' operation ('p_acc_loc', rc_receiver.cpp:67) [23]  (1.37 ns)
	'add' operation ('tmp_5_1', rc_receiver.cpp:64) [26]  (2.55 ns)
	'select' operation ('acc_new_1', rc_receiver.cpp:63) [27]  (1.37 ns)
	'icmp' operation ('tmp_9_1', rc_receiver.cpp:67) [31]  (2.47 ns)
	'and' operation ('or_cond_1', rc_receiver.cpp:67) [32]  (0.931 ns)
	'select' operation ('p_acc_new_1', rc_receiver.cpp:67) [33]  (1.37 ns)
	'add' operation ('tmp_5_2', rc_receiver.cpp:64) [37]  (2.55 ns)
	'select' operation ('acc_new_3', rc_receiver.cpp:63) [38]  (1.37 ns)
	'icmp' operation ('tmp_9_2', rc_receiver.cpp:67) [42]  (2.47 ns)
	'and' operation ('or_cond_2', rc_receiver.cpp:67) [43]  (0.931 ns)
	'select' operation ('p_acc_new_3', rc_receiver.cpp:67) [44]  (1.37 ns)
	'add' operation ('tmp_5_3', rc_receiver.cpp:64) [49]  (2.55 ns)
	'select' operation ('acc_new_5', rc_receiver.cpp:63) [50]  (1.37 ns)
	'icmp' operation ('tmp_9_3', rc_receiver.cpp:67) [54]  (2.47 ns)
	'and' operation ('or_cond_3', rc_receiver.cpp:67) [55]  (0.931 ns)
	'select' operation ('p_acc_new_5', rc_receiver.cpp:67) [56]  (1.37 ns)
	'add' operation ('tmp_5_4', rc_receiver.cpp:64) [59]  (2.55 ns)
	'select' operation ('acc_new_7', rc_receiver.cpp:63) [60]  (1.37 ns)
	'icmp' operation ('tmp_9_4', rc_receiver.cpp:67) [64]  (2.47 ns)
	'and' operation ('or_cond_4', rc_receiver.cpp:67) [65]  (0.931 ns)
	'select' operation ('p_acc_new_7', rc_receiver.cpp:67) [75]  (1.37 ns)

 <State 2>: 2.74ns
The critical path consists of the following:
	'select' operation ('acc_loc_s', rc_receiver.cpp:67) [24]  (0 ns)
	'select' operation ('write_val_2_1_write_s', rc_receiver.cpp:67) [35]  (0 ns)
	'select' operation ('write_val_2_2_write_s', rc_receiver.cpp:67) [47]  (1.37 ns)
	'select' operation ('write_val_2_3_write_s', rc_receiver.cpp:67) [57]  (0 ns)
	'select' operation ('write_val_2_4_write_s', rc_receiver.cpp:67) [82]  (1.37 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('norm_out_addr', rc_receiver.cpp:78) [92]  (0 ns)
	bus request on port 'norm_out' (rc_receiver.cpp:78) [93]  (3.5 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	bus write on port 'norm_out' (rc_receiver.cpp:78) [94]  (3.5 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	bus access on port 'norm_out' (rc_receiver.cpp:78) [95]  (3.5 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	bus access on port 'norm_out' (rc_receiver.cpp:78) [95]  (3.5 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	bus access on port 'norm_out' (rc_receiver.cpp:78) [95]  (3.5 ns)

 <State 8>: 3.5ns
The critical path consists of the following:
	bus access on port 'norm_out' (rc_receiver.cpp:78) [95]  (3.5 ns)

 <State 9>: 3.5ns
The critical path consists of the following:
	bus access on port 'norm_out' (rc_receiver.cpp:78) [95]  (3.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
