#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x126f4b970 .scope module, "cpu_dotprod_tb" "cpu_dotprod_tb" 2 3;
 .timescale -9 -12;
L_0x126f80960 .functor BUFZ 32, v0x126f7f380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x126f80a00 .functor BUFZ 32, v0x126f7f820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x126f80ab0 .functor BUFZ 32, v0x126f7f8b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x126f80b80 .functor BUFZ 32, v0x126f7fe60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x126f80c30 .functor BUFZ 32, v0x126f7fef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f803f0_0 .var "clk", 0 0;
v0x126f80480_0 .net "cycle_count", 31 0, v0x126f7ef70_0;  1 drivers
v0x126f80520_0 .net "instr_count", 31 0, L_0x126f80960;  1 drivers
v0x126f805d0_0 .net "mem_read_count", 31 0, L_0x126f80a00;  1 drivers
v0x126f80680_0 .net "mem_write_count", 31 0, L_0x126f80ab0;  1 drivers
v0x126f80770_0 .var "reset", 0 0;
v0x126f80800_0 .net "rf_read_count", 31 0, L_0x126f80b80;  1 drivers
v0x126f808b0_0 .net "rf_write_count", 31 0, L_0x126f80c30;  1 drivers
S_0x126f4b610 .scope module, "uut" "cpu" 2 13, 3 1 0, S_0x126f4b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "cycle_count";
P_0x126f4f4c0 .param/str "MEMFILE" 0 3 2, "test_mem/dotprod.mem";
L_0x118040448 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x126f83340 .functor AND 32, L_0x126f83240, L_0x118040448, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x126f826e0 .functor AND 1, v0x126f77190_0, v0x126f7ed10_0, C4<1>, C4<1>;
L_0x126f825c0 .functor AND 1, v0x126f77240_0, L_0x126f83910, C4<1>, C4<1>;
L_0x126f83ad0 .functor AND 1, v0x126f77240_0, L_0x126f839b0, C4<1>, C4<1>;
L_0x126f83b80 .functor OR 1, L_0x126f825c0, L_0x126f83ad0, C4<0>, C4<0>;
v0x126f7dfe0_0 .net "ALUOp", 1 0, v0x126f6e250_0;  1 drivers
v0x126f7e070_0 .net "ALUSrc", 0 0, v0x126f770f0_0;  1 drivers
v0x126f7e140_0 .net "Branch", 0 0, v0x126f77190_0;  1 drivers
v0x126f7e210_0 .net "Jump", 0 0, v0x126f77240_0;  1 drivers
v0x126f7e2a0_0 .net "MemRead", 0 0, v0x126f772e0_0;  1 drivers
v0x126f7e3b0_0 .net "MemWrite", 0 0, v0x126f773c0_0;  1 drivers
v0x126f7e480_0 .net "RegWrite", 0 0, v0x126f77460_0;  1 drivers
L_0x118040400 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x126f7e510_0 .net/2u *"_ivl_16", 31 0, L_0x118040400;  1 drivers
v0x126f7e5a0_0 .net *"_ivl_22", 31 0, L_0x126f83240;  1 drivers
v0x126f7e6b0_0 .net/2u *"_ivl_24", 31 0, L_0x118040448;  1 drivers
L_0x118040490 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x126f7e740_0 .net/2u *"_ivl_36", 6 0, L_0x118040490;  1 drivers
v0x126f7e7d0_0 .net *"_ivl_38", 0 0, L_0x126f83910;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x126f7e860_0 .net/2u *"_ivl_42", 6 0, L_0x1180404d8;  1 drivers
v0x126f7e8f0_0 .net *"_ivl_44", 0 0, L_0x126f839b0;  1 drivers
v0x126f7e990_0 .net *"_ivl_48", 0 0, L_0x126f83b80;  1 drivers
v0x126f7ea40_0 .net *"_ivl_50", 31 0, L_0x126f83cf0;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<00000000000100000000000001110011>, C4<0>, C4<0>, C4<0>;
v0x126f7eaf0_0 .net/2u *"_ivl_6", 31 0, L_0x1180400a0;  1 drivers
v0x126f7ec80_0 .net "alu_result", 31 0, v0x126f78d30_0;  1 drivers
v0x126f7ed10_0 .var "branch_cond", 0 0;
v0x126f7eda0_0 .net "branch_taken", 0 0, L_0x126f826e0;  1 drivers
v0x126f7ee50_0 .net "branch_target", 31 0, L_0x126f830c0;  1 drivers
v0x126f7eee0_0 .net "clk", 0 0, v0x126f803f0_0;  1 drivers
v0x126f7ef70_0 .var "cycle_count", 31 0;
v0x126f7f000_0 .net "eq", 0 0, L_0x126f833b0;  1 drivers
v0x126f7f090_0 .net "funct3", 2 0, L_0x126f817e0;  1 drivers
v0x126f7f120_0 .net "funct7", 6 0, L_0x126f81a00;  1 drivers
v0x126f7f1b0_0 .net "halt", 0 0, L_0x126f81aa0;  1 drivers
v0x126f7f240_0 .net "imm", 31 0, v0x126f7de00_0;  1 drivers
v0x126f7f2f0_0 .net "instr", 31 0, L_0x126f81050;  1 drivers
v0x126f7f380_0 .var "instr_count", 31 0;
v0x126f7f430_0 .net "jal", 0 0, L_0x126f825c0;  1 drivers
v0x126f7f4e0_0 .net "jalr", 0 0, L_0x126f83ad0;  1 drivers
v0x126f7f590_0 .net "jalr_target", 31 0, L_0x126f83340;  1 drivers
v0x126f7eba0_0 .net "mem_data", 31 0, L_0x126f82040;  1 drivers
v0x126f7f820_0 .var "mem_read_count", 31 0;
v0x126f7f8b0_0 .var "mem_write_count", 31 0;
v0x126f7f940_0 .net "opcode", 6 0, L_0x126f81700;  1 drivers
v0x126f7f9f0_0 .net "pc_out", 31 0, v0x126f7ce30_0;  1 drivers
v0x126f7fa80_0 .net "pc_plus4", 31 0, L_0x126f82fc0;  1 drivers
v0x126f7fb30_0 .net "rd", 4 0, L_0x126f81b40;  1 drivers
v0x126f7fc10_0 .net "rd1", 31 0, L_0x126f82640;  1 drivers
v0x126f7fcb0_0 .net "rd2", 31 0, L_0x126f82c20;  1 drivers
v0x126f7fd50_0 .net "reset", 0 0, v0x126f80770_0;  1 drivers
v0x126f7fe60_0 .var "rf_read_count", 31 0;
v0x126f7fef0_0 .var "rf_write_count", 31 0;
v0x126f7ffa0_0 .net "rs1", 4 0, L_0x126f81be0;  1 drivers
v0x126f80040_0 .net "rs2", 4 0, L_0x126f81c80;  1 drivers
v0x126f80120_0 .net "slt", 0 0, L_0x126f83450;  1 drivers
v0x126f801b0_0 .net "sltu", 0 0, L_0x126f834f0;  1 drivers
v0x126f80240_0 .net "write_back_data", 31 0, L_0x126f83e10;  1 drivers
v0x126f80320_0 .net "zero", 0 0, L_0x126f82ee0;  1 drivers
E_0x126f15020 .event anyedge, v0x126f77500_0, v0x126f7f000_0, v0x126f80120_0, v0x126f801b0_0;
L_0x126f81700 .part L_0x126f81050, 0, 7;
L_0x126f817e0 .part L_0x126f81050, 12, 3;
L_0x126f81a00 .part L_0x126f81050, 25, 7;
L_0x126f81aa0 .cmp/eq 32, L_0x126f81050, L_0x1180400a0;
L_0x126f81b40 .part L_0x126f81050, 7, 5;
L_0x126f81be0 .part L_0x126f81050, 15, 5;
L_0x126f81c80 .part L_0x126f81050, 20, 5;
L_0x126f82fc0 .arith/sum 32, v0x126f7ce30_0, L_0x118040400;
L_0x126f830c0 .arith/sum 32, v0x126f7ce30_0, v0x126f7de00_0;
L_0x126f83240 .arith/sum 32, L_0x126f82640, v0x126f7de00_0;
L_0x126f833b0 .cmp/eq 32, L_0x126f82640, L_0x126f82c20;
L_0x126f83450 .cmp/gt.s 32, L_0x126f82c20, L_0x126f82640;
L_0x126f834f0 .cmp/gt 32, L_0x126f82c20, L_0x126f82640;
L_0x126f83910 .cmp/eq 7, L_0x126f81700, L_0x118040490;
L_0x126f839b0 .cmp/eq 7, L_0x126f81700, L_0x1180404d8;
L_0x126f83cf0 .functor MUXZ 32, v0x126f78d30_0, L_0x126f82040, v0x126f772e0_0, C4<>;
L_0x126f83e10 .functor MUXZ 32, L_0x126f83cf0, L_0x126f82fc0, L_0x126f83b80, C4<>;
S_0x126f4b2b0 .scope module, "cu" "control_unit" 3 58, 4 1 0, S_0x126f4b610;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ALUSrc";
v0x126f6e250_0 .var "ALUOp", 1 0;
v0x126f770f0_0 .var "ALUSrc", 0 0;
v0x126f77190_0 .var "Branch", 0 0;
v0x126f77240_0 .var "Jump", 0 0;
v0x126f772e0_0 .var "MemRead", 0 0;
v0x126f773c0_0 .var "MemWrite", 0 0;
v0x126f77460_0 .var "RegWrite", 0 0;
v0x126f77500_0 .net "funct3", 2 0, L_0x126f817e0;  alias, 1 drivers
v0x126f775b0_0 .net "funct7", 6 0, L_0x126f81a00;  alias, 1 drivers
v0x126f776c0_0 .net "opcode", 6 0, L_0x126f81700;  alias, 1 drivers
E_0x126f1e550 .event anyedge, v0x126f776c0_0;
S_0x126f77860 .scope module, "dmem" "data_mem" 3 79, 5 1 0, S_0x126f4b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x126f77ab0_0 .net *"_ivl_0", 31 0, L_0x126f81d20;  1 drivers
v0x126f77b70_0 .net *"_ivl_3", 7 0, L_0x126f81dc0;  1 drivers
v0x126f77c20_0 .net *"_ivl_4", 9 0, L_0x126f81ee0;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f77ce0_0 .net *"_ivl_7", 1 0, L_0x1180400e8;  1 drivers
L_0x118040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f77d90_0 .net/2u *"_ivl_8", 31 0, L_0x118040130;  1 drivers
v0x126f77e80_0 .net "addr", 31 0, v0x126f78d30_0;  alias, 1 drivers
v0x126f77f30_0 .net "clk", 0 0, v0x126f803f0_0;  alias, 1 drivers
v0x126f77fd0 .array "mem", 255 0, 31 0;
v0x126f78070_0 .net "mem_read", 0 0, v0x126f772e0_0;  alias, 1 drivers
v0x126f78180_0 .net "mem_write", 0 0, v0x126f773c0_0;  alias, 1 drivers
v0x126f78210_0 .net "read_data", 31 0, L_0x126f82040;  alias, 1 drivers
v0x126f782a0_0 .net "write_data", 31 0, L_0x126f82c20;  alias, 1 drivers
E_0x126f77a60 .event posedge, v0x126f77f30_0;
L_0x126f81d20 .array/port v0x126f77fd0, L_0x126f81ee0;
L_0x126f81dc0 .part v0x126f78d30_0, 2, 8;
L_0x126f81ee0 .concat [ 8 2 0 0], L_0x126f81dc0, L_0x1180400e8;
L_0x126f82040 .functor MUXZ 32, L_0x118040130, L_0x126f81d20, v0x126f772e0_0, C4<>;
S_0x126f783c0 .scope module, "exec_unit" "execute" 3 89, 6 1 0, S_0x126f4b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 32 "instr";
    .port_info 8 /INPUT 1 "alu_src";
    .port_info 9 /INPUT 3 "funct3";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 32 "wb_data";
    .port_info 12 /OUTPUT 32 "alu_result";
    .port_info 13 /OUTPUT 1 "zero";
    .port_info 14 /OUTPUT 32 "rd1";
    .port_info 15 /OUTPUT 32 "rd2";
v0x126f7afc0_0 .net "alu_control", 3 0, v0x126f79270_0;  1 drivers
v0x126f7b0b0_0 .net "alu_op", 1 0, v0x126f6e250_0;  alias, 1 drivers
v0x126f7b140_0 .net "alu_result", 31 0, v0x126f78d30_0;  alias, 1 drivers
v0x126f7b210_0 .net "alu_src", 0 0, v0x126f770f0_0;  alias, 1 drivers
v0x126f7b2a0_0 .net "clk", 0 0, v0x126f803f0_0;  alias, 1 drivers
v0x126f7b3b0_0 .net "funct3", 2 0, L_0x126f817e0;  alias, 1 drivers
v0x126f7b480_0 .net "funct7", 6 0, L_0x126f81a00;  alias, 1 drivers
v0x126f7b550_0 .net "imm", 31 0, v0x126f79730_0;  1 drivers
v0x126f7b5e0_0 .net "instr", 31 0, L_0x126f81050;  alias, 1 drivers
v0x126f7b6f0_0 .net "op2", 31 0, L_0x126f82dc0;  1 drivers
v0x126f7b780_0 .net "rd", 4 0, L_0x126f81b40;  alias, 1 drivers
v0x126f7b810_0 .net "rd1", 31 0, L_0x126f82640;  alias, 1 drivers
v0x126f7b8a0_0 .net "rd2", 31 0, L_0x126f82c20;  alias, 1 drivers
v0x126f7b980_0 .net "reset", 0 0, v0x126f80770_0;  alias, 1 drivers
v0x126f7ba10_0 .net "rs1", 4 0, L_0x126f81be0;  alias, 1 drivers
v0x126f7baa0_0 .net "rs2", 4 0, L_0x126f81c80;  alias, 1 drivers
v0x126f7bb50_0 .net "wb_data", 31 0, L_0x126f83e10;  alias, 1 drivers
v0x126f7bd00_0 .net "we", 0 0, v0x126f77460_0;  alias, 1 drivers
v0x126f7bd90_0 .net "zero", 0 0, L_0x126f82ee0;  alias, 1 drivers
L_0x126f82dc0 .functor MUXZ 32, L_0x126f82c20, v0x126f79730_0, v0x126f770f0_0, C4<>;
S_0x126f787a0 .scope module, "alu_core" "alu" 6 52, 7 1 0, S_0x126f783c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x1180403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f78a50_0 .net/2u *"_ivl_0", 31 0, L_0x1180403b8;  1 drivers
v0x126f78b10_0 .net "a", 31 0, L_0x126f82640;  alias, 1 drivers
v0x126f78bc0_0 .net "alu_control", 3 0, v0x126f79270_0;  alias, 1 drivers
v0x126f78c80_0 .net "b", 31 0, L_0x126f82dc0;  alias, 1 drivers
v0x126f78d30_0 .var "result", 31 0;
v0x126f78e10_0 .net "zero", 0 0, L_0x126f82ee0;  alias, 1 drivers
E_0x126f789e0 .event anyedge, v0x126f78bc0_0, v0x126f78b10_0, v0x126f78c80_0;
L_0x126f82ee0 .cmp/eq 32, v0x126f78d30_0, L_0x1180403b8;
S_0x126f78f20 .scope module, "alu_ctl" "alu_control" 6 35, 8 1 0, S_0x126f783c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x126f791b0_0 .net "ALUOp", 1 0, v0x126f6e250_0;  alias, 1 drivers
v0x126f79270_0 .var "alu_control", 3 0;
v0x126f79320_0 .net "funct3", 2 0, L_0x126f817e0;  alias, 1 drivers
v0x126f793f0_0 .net "funct7", 6 0, L_0x126f81a00;  alias, 1 drivers
E_0x126f79150 .event anyedge, v0x126f6e250_0, v0x126f775b0_0, v0x126f77500_0;
S_0x126f794e0 .scope module, "imm_generator" "imm_gen" 6 43, 9 1 0, S_0x126f783c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x126f79730_0 .var "imm_out", 31 0;
v0x126f797f0_0 .net "instr", 31 0, L_0x126f81050;  alias, 1 drivers
E_0x126f796d0 .event anyedge, v0x126f797f0_0;
S_0x126f798d0 .scope module, "rf" "regfile" 6 22, 10 1 0, S_0x126f783c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x126f79bc0_0 .net *"_ivl_0", 31 0, L_0x126f821a0;  1 drivers
v0x126f79c70_0 .net *"_ivl_10", 31 0, L_0x126f823e0;  1 drivers
v0x126f79d20_0 .net *"_ivl_12", 6 0, L_0x126f82480;  1 drivers
L_0x118040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f79de0_0 .net *"_ivl_15", 1 0, L_0x118040250;  1 drivers
v0x126f79e90_0 .net *"_ivl_18", 31 0, L_0x126f827d0;  1 drivers
L_0x118040298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f79f80_0 .net *"_ivl_21", 26 0, L_0x118040298;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f7a030_0 .net/2u *"_ivl_22", 31 0, L_0x1180402e0;  1 drivers
v0x126f7a0e0_0 .net *"_ivl_24", 0 0, L_0x126f828f0;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f7a180_0 .net/2u *"_ivl_26", 31 0, L_0x118040328;  1 drivers
v0x126f7a290_0 .net *"_ivl_28", 31 0, L_0x126f82a50;  1 drivers
L_0x118040178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f7a340_0 .net *"_ivl_3", 26 0, L_0x118040178;  1 drivers
v0x126f7a3f0_0 .net *"_ivl_30", 6 0, L_0x126f82af0;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f7a4a0_0 .net *"_ivl_33", 1 0, L_0x118040370;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f7a550_0 .net/2u *"_ivl_4", 31 0, L_0x1180401c0;  1 drivers
v0x126f7a600_0 .net *"_ivl_6", 0 0, L_0x126f822c0;  1 drivers
L_0x118040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f7a6a0_0 .net/2u *"_ivl_8", 31 0, L_0x118040208;  1 drivers
v0x126f7a750_0 .net "clk", 0 0, v0x126f803f0_0;  alias, 1 drivers
v0x126f7a8e0_0 .var/i "i", 31 0;
v0x126f7a970_0 .net "rd", 4 0, L_0x126f81b40;  alias, 1 drivers
v0x126f7aa00_0 .net "rd1", 31 0, L_0x126f82640;  alias, 1 drivers
v0x126f7aa90_0 .net "rd2", 31 0, L_0x126f82c20;  alias, 1 drivers
v0x126f7ab20 .array "regs", 31 0, 31 0;
v0x126f7abb0_0 .net "reset", 0 0, v0x126f80770_0;  alias, 1 drivers
v0x126f7ac40_0 .net "rs1", 4 0, L_0x126f81be0;  alias, 1 drivers
v0x126f7ace0_0 .net "rs2", 4 0, L_0x126f81c80;  alias, 1 drivers
v0x126f7ad90_0 .net "wd", 31 0, L_0x126f83e10;  alias, 1 drivers
v0x126f7ae40_0 .net "we", 0 0, v0x126f77460_0;  alias, 1 drivers
L_0x126f821a0 .concat [ 5 27 0 0], L_0x126f81be0, L_0x118040178;
L_0x126f822c0 .cmp/eq 32, L_0x126f821a0, L_0x1180401c0;
L_0x126f823e0 .array/port v0x126f7ab20, L_0x126f82480;
L_0x126f82480 .concat [ 5 2 0 0], L_0x126f81be0, L_0x118040250;
L_0x126f82640 .functor MUXZ 32, L_0x126f823e0, L_0x118040208, L_0x126f822c0, C4<>;
L_0x126f827d0 .concat [ 5 27 0 0], L_0x126f81c80, L_0x118040298;
L_0x126f828f0 .cmp/eq 32, L_0x126f827d0, L_0x1180402e0;
L_0x126f82a50 .array/port v0x126f7ab20, L_0x126f82af0;
L_0x126f82af0 .concat [ 5 2 0 0], L_0x126f81c80, L_0x118040370;
L_0x126f82c20 .functor MUXZ 32, L_0x126f82a50, L_0x118040328, L_0x126f828f0, C4<>;
S_0x126f7bf40 .scope module, "fetch_unit" "cpu_fetch" 3 23, 11 1 0, S_0x126f4b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "jalr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 32 "branch_target";
    .port_info 7 /INPUT 32 "jalr_target";
    .port_info 8 /OUTPUT 32 "instr";
    .port_info 9 /OUTPUT 32 "pc_out";
P_0x126f7c100 .param/str "MEMFILE" 0 11 2, "test_mem/dotprod.mem";
L_0x126f81230 .functor AND 1, v0x126f77190_0, L_0x126f826e0, C4<1>, C4<1>;
L_0x118040058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x126f7d000_0 .net/2u *"_ivl_0", 31 0, L_0x118040058;  1 drivers
v0x126f7d0c0_0 .net *"_ivl_5", 0 0, L_0x126f81230;  1 drivers
v0x126f7d160_0 .net *"_ivl_6", 31 0, L_0x126f812e0;  1 drivers
v0x126f7d200_0 .net *"_ivl_8", 31 0, L_0x126f81440;  1 drivers
v0x126f7d2b0_0 .net "branch", 0 0, v0x126f77190_0;  alias, 1 drivers
v0x126f7d380_0 .net "branch_taken", 0 0, L_0x126f826e0;  alias, 1 drivers
v0x126f7d410_0 .net "branch_target", 31 0, L_0x126f830c0;  alias, 1 drivers
v0x126f7d4c0_0 .net "clk", 0 0, v0x126f803f0_0;  alias, 1 drivers
v0x126f7d5d0_0 .net "instr", 31 0, L_0x126f81050;  alias, 1 drivers
v0x126f7d6e0_0 .net "jal", 0 0, L_0x126f825c0;  alias, 1 drivers
v0x126f7d770_0 .net "jalr", 0 0, L_0x126f83ad0;  alias, 1 drivers
v0x126f7d800_0 .net "jalr_target", 31 0, L_0x126f83340;  alias, 1 drivers
v0x126f7d8a0_0 .net "next_pc", 31 0, L_0x126f815a0;  1 drivers
v0x126f7d960_0 .net "pc_out", 31 0, v0x126f7ce30_0;  alias, 1 drivers
v0x126f7d9f0_0 .net "pc_plus4", 31 0, L_0x126f81130;  1 drivers
v0x126f7daa0_0 .net "reset", 0 0, v0x126f80770_0;  alias, 1 drivers
L_0x126f81130 .arith/sum 32, v0x126f7ce30_0, L_0x118040058;
L_0x126f812e0 .functor MUXZ 32, L_0x126f81130, L_0x126f830c0, L_0x126f81230, C4<>;
L_0x126f81440 .functor MUXZ 32, L_0x126f812e0, L_0x126f83340, L_0x126f83ad0, C4<>;
L_0x126f815a0 .functor MUXZ 32, L_0x126f81440, L_0x126f830c0, L_0x126f825c0, C4<>;
S_0x126f7c2e0 .scope module, "imem" "instr_mem" 11 29, 12 1 0, S_0x126f7bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x126f7c4b0 .param/str "INIT_FILE" 0 12 2, "test_mem/dotprod.mem";
L_0x126f81050 .functor BUFZ 32, L_0x126f80d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126f7c590_0 .net *"_ivl_0", 31 0, L_0x126f80d10;  1 drivers
v0x126f7c650_0 .net *"_ivl_3", 7 0, L_0x126f80dd0;  1 drivers
v0x126f7c6f0_0 .net *"_ivl_4", 9 0, L_0x126f80f10;  1 drivers
L_0x118040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f7c780_0 .net *"_ivl_7", 1 0, L_0x118040010;  1 drivers
v0x126f7c810_0 .net "addr", 31 0, v0x126f7ce30_0;  alias, 1 drivers
v0x126f7c8e0_0 .net "instr", 31 0, L_0x126f81050;  alias, 1 drivers
v0x126f7c9c0 .array "mem", 255 0, 31 0;
L_0x126f80d10 .array/port v0x126f7c9c0, L_0x126f80f10;
L_0x126f80dd0 .part v0x126f7ce30_0, 2, 8;
L_0x126f80f10 .concat [ 8 2 0 0], L_0x126f80dd0, L_0x118040010;
S_0x126f7ca70 .scope module, "pc_inst" "pc" 11 21, 13 1 0, S_0x126f7bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x126f7cce0_0 .net "clk", 0 0, v0x126f803f0_0;  alias, 1 drivers
v0x126f7cd80_0 .net "next_pc", 31 0, L_0x126f815a0;  alias, 1 drivers
v0x126f7ce30_0 .var "pc_out", 31 0;
v0x126f7cf00_0 .net "reset", 0 0, v0x126f80770_0;  alias, 1 drivers
E_0x126f7cc90 .event posedge, v0x126f7abb0_0, v0x126f77f30_0;
S_0x126f7dc20 .scope module, "imm_unit" "imm_gen" 3 49, 9 1 0, S_0x126f4b610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x126f7de00_0 .var "imm_out", 31 0;
v0x126f7deb0_0 .net "instr", 31 0, L_0x126f81050;  alias, 1 drivers
    .scope S_0x126f7ca70;
T_0 ;
    %wait E_0x126f7cc90;
    %load/vec4 v0x126f7cf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126f7ce30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x126f7cd80_0;
    %assign/vec4 v0x126f7ce30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x126f7c2e0;
T_1 ;
    %vpi_call 12 10 "$readmemh", P_0x126f7c4b0, v0x126f7c9c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x126f7dc20;
T_2 ;
    %wait E_0x126f796d0;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f7de00_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x126f7de00_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x126f7de00_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x126f7de00_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f7deb0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x126f7de00_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f7deb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f7deb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f7deb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x126f7de00_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x126f7de00_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x126f7de00_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x126f7deb0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f7deb0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f7deb0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f7deb0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x126f7de00_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x126f4b2b0;
T_3 ;
    %wait E_0x126f1e550;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f6e250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f77460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f773c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f77190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f77240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f770f0_0, 0, 1;
    %load/vec4 v0x126f776c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f77460_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x126f6e250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f770f0_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f77460_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x126f6e250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f770f0_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f77460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f772e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f6e250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f770f0_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f773c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f6e250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f770f0_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f77190_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f6e250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f770f0_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f77240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f77460_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f77240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f77460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f770f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f6e250_0, 0, 2;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x126f77860;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x126f77860;
T_5 ;
    %wait E_0x126f77a60;
    %load/vec4 v0x126f78180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x126f782a0_0;
    %load/vec4 v0x126f77e80_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x126f77fd0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x126f798d0;
T_6 ;
    %wait E_0x126f77a60;
    %load/vec4 v0x126f7abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f7a8e0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x126f7a8e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x126f7a8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x126f7ab20, 0, 4;
    %load/vec4 v0x126f7a8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x126f7a8e0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x126f7ae40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x126f7a970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x126f7ad90_0;
    %load/vec4 v0x126f7a970_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x126f7ab20, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x126f78f20;
T_7 ;
    %wait E_0x126f79150;
    %load/vec4 v0x126f791b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x126f793f0_0;
    %load/vec4 v0x126f79320_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x126f79320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.28;
T_7.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.28;
T_7.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.28;
T_7.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.28;
T_7.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.28;
T_7.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.28;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.28;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.28;
T_7.26 ;
    %load/vec4 v0x126f793f0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %store/vec4 v0x126f79270_0, 0, 4;
    %jmp T_7.28;
T_7.28 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x126f794e0;
T_8 ;
    %wait E_0x126f796d0;
    %load/vec4 v0x126f797f0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f79730_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x126f797f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x126f797f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x126f79730_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x126f797f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x126f797f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x126f79730_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x126f797f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x126f797f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x126f79730_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x126f797f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x126f797f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f797f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x126f79730_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x126f797f0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x126f797f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f797f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f797f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f797f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x126f79730_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x126f797f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x126f79730_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x126f797f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x126f79730_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x126f797f0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x126f797f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f797f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f797f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f797f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x126f79730_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x126f787a0;
T_9 ;
    %wait E_0x126f789e0;
    %load/vec4 v0x126f78bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v0x126f78b10_0;
    %load/vec4 v0x126f78c80_0;
    %and;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v0x126f78b10_0;
    %load/vec4 v0x126f78c80_0;
    %or;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x126f78b10_0;
    %load/vec4 v0x126f78c80_0;
    %add;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0x126f78b10_0;
    %load/vec4 v0x126f78c80_0;
    %sub;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x126f78b10_0;
    %load/vec4 v0x126f78c80_0;
    %xor;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x126f78b10_0;
    %load/vec4 v0x126f78c80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x126f78b10_0;
    %load/vec4 v0x126f78c80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x126f78b10_0;
    %load/vec4 v0x126f78c80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x126f78b10_0;
    %load/vec4 v0x126f78c80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x126f78b10_0;
    %load/vec4 v0x126f78c80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.16, 8;
T_9.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.16, 8;
 ; End of false expr.
    %blend;
T_9.16;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x126f78b10_0;
    %load/vec4 v0x126f78c80_0;
    %mul;
    %store/vec4 v0x126f78d30_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x126f4b610;
T_10 ;
    %wait E_0x126f15020;
    %load/vec4 v0x126f7f090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f7ed10_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x126f7f000_0;
    %store/vec4 v0x126f7ed10_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x126f7f000_0;
    %nor/r;
    %store/vec4 v0x126f7ed10_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x126f80120_0;
    %store/vec4 v0x126f7ed10_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x126f80120_0;
    %nor/r;
    %store/vec4 v0x126f7ed10_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x126f801b0_0;
    %store/vec4 v0x126f7ed10_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x126f801b0_0;
    %nor/r;
    %store/vec4 v0x126f7ed10_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x126f4b610;
T_11 ;
    %wait E_0x126f77a60;
    %load/vec4 v0x126f7fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126f7ef70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126f7f380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126f7f820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126f7f8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126f7fe60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126f7fef0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x126f7f1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x126f7ef70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x126f7ef70_0, 0;
    %load/vec4 v0x126f7f380_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x126f7f380_0, 0;
    %load/vec4 v0x126f7e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x126f7f820_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x126f7f820_0, 0;
T_11.4 ;
    %load/vec4 v0x126f7e3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x126f7f8b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x126f7f8b0_0, 0;
T_11.6 ;
    %load/vec4 v0x126f7f940_0;
    %cmpi/ne 111, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_11.10, 4;
    %load/vec4 v0x126f7ffa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x126f7fe60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x126f7fe60_0, 0;
T_11.8 ;
    %load/vec4 v0x126f7f940_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_11.15, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x126f7f940_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 9;
T_11.15;
    %jmp/1 T_11.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x126f7f940_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 9;
T_11.14;
    %flag_get/vec4 4;
    %jmp/0 T_11.13, 4;
    %load/vec4 v0x126f80040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0x126f7fe60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x126f7fe60_0, 0;
T_11.11 ;
    %load/vec4 v0x126f7e480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v0x126f7fb30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x126f7fef0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x126f7fef0_0, 0;
T_11.16 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x126f4b970;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f803f0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x126f4b970;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x126f803f0_0;
    %inv;
    %store/vec4 v0x126f803f0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x126f4b970;
T_14 ;
    %vpi_call 2 22 "$dumpfile", "sim/cpu_dotprod_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x126f4b970 {0 0 0};
    %vpi_call 2 24 "$display", "=== Dot Product Benchmark ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f80770_0, 0, 1;
    %wait E_0x126f77a60;
    %wait E_0x126f77a60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f80770_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x126f77a60;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 30 "$display", "Dot product result: %0d", &A<v0x126f7ab20, 8> {0 0 0};
    %vpi_call 2 31 "$display", "Cycles       : %0d", v0x126f80480_0 {0 0 0};
    %vpi_call 2 32 "$display", "Instructions : %0d", v0x126f80520_0 {0 0 0};
    %vpi_call 2 33 "$display", "Mem reads    : %0d", v0x126f805d0_0 {0 0 0};
    %vpi_call 2 34 "$display", "Mem writes   : %0d", v0x126f80680_0 {0 0 0};
    %vpi_call 2 35 "$display", "RF reads     : %0d", v0x126f80800_0 {0 0 0};
    %vpi_call 2 36 "$display", "RF writes    : %0d", v0x126f808b0_0 {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench/cpu_dotprod_tb.v";
    "src/cpu.v";
    "src/control_unit.v";
    "src/data_mem.v";
    "src/execute.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/imm_gen.v";
    "src/regfile.v";
    "src/cpu_fetch.v";
    "src/instr_mem.v";
    "src/pc.v";
