{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603836905209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603836905210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 19:15:05 2020 " "Processing started: Tue Oct 27 19:15:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603836905210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603836905210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603836905210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603836905624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603836905624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_rom-rtl " "Found design unit 1: control_unit_rom-rtl" {  } { { "control_unit_rom.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/control_unit_rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919040 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_rom " "Found entity 1: control_unit_rom" {  } { { "control_unit_rom.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/control_unit_rom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603836919040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_flow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_flow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_flow-rtl " "Found design unit 1: data_flow-rtl" {  } { { "data_flow.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/data_flow.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919041 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_flow " "Found entity 1: data_flow" {  } { { "data_flow.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/data_flow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603836919041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rtl " "Found design unit 1: rom-rtl" {  } { { "rom.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/rom.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919042 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603836919042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_register-rtl " "Found design unit 1: generic_register-rtl" {  } { { "generic_register.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/generic_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919042 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_register " "Found entity 1: generic_register" {  } { { "generic_register.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/generic_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603836919042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-rtl " "Found design unit 1: adder-rtl" {  } { { "adder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919043 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603836919043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-rtl " "Found design unit 1: register_bank-rtl" {  } { { "register_bank.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/register_bank.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919044 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/register_bank.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603836919044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-rtl " "Found design unit 1: ula-rtl" {  } { { "ula.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/ula.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603836919044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Found design unit 1: cpu-rtl" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/cpu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919045 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603836919045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603836919045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603836919112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_rom control_unit_rom:control_unit_rom " "Elaborating entity \"control_unit_rom\" for hierarchy \"control_unit_rom:control_unit_rom\"" {  } { { "cpu.vhd" "control_unit_rom" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/cpu.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603836919126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_flow data_flow:data_flow " "Elaborating entity \"data_flow\" for hierarchy \"data_flow:data_flow\"" {  } { { "cpu.vhd" "data_flow" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/cpu.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603836919127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag data_flow.vhd(21) " "Verilog HDL or VHDL warning at data_flow.vhd(21): object \"zero_flag\" assigned a value but never read" {  } { { "data_flow.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/data_flow.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603836919128 "|cpu|data_flow:data_flow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register data_flow:data_flow\|generic_register:pc " "Elaborating entity \"generic_register\" for hierarchy \"data_flow:data_flow\|generic_register:pc\"" {  } { { "data_flow.vhd" "pc" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/data_flow.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603836919141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder data_flow:data_flow\|adder:adder " "Elaborating entity \"adder\" for hierarchy \"data_flow:data_flow\|adder:adder\"" {  } { { "data_flow.vhd" "adder" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/data_flow.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603836919146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom data_flow:data_flow\|rom:rom " "Elaborating entity \"rom\" for hierarchy \"data_flow:data_flow\|rom:rom\"" {  } { { "data_flow.vhd" "rom" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/data_flow.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603836919148 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_rom rom.vhd(20) " "VHDL Signal Declaration warning at rom.vhd(20): used implicit default value for signal \"data_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/rom.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603836919149 "|cpu|data_flow:data_flow|rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula data_flow:data_flow\|ula:ula " "Elaborating entity \"ula\" for hierarchy \"data_flow:data_flow\|ula:ula\"" {  } { { "data_flow.vhd" "ula" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/data_flow.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603836919150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank data_flow:data_flow\|register_bank:register_bank " "Elaborating entity \"register_bank\" for hierarchy \"data_flow:data_flow\|register_bank:register_bank\"" {  } { { "data_flow.vhd" "register_bank" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/data_flow.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603836919154 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_flow:data_flow\|register_bank:register_bank\|registrador " "RAM logic \"data_flow:data_flow\|register_bank:register_bank\|registrador\" is uninferred due to asynchronous read logic" {  } { { "register_bank.vhd" "registrador" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/register_bank.vhd" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603836919631 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "control_unit_rom:control_unit_rom\|data_out_memory_rom " "RAM logic \"control_unit_rom:control_unit_rom\|data_out_memory_rom\" is uninferred due to inappropriate RAM size" {  } { { "control_unit_rom.vhd" "data_out_memory_rom" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/control_unit_rom.vhd" 48 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1603836919631 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603836919631 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "510 512 0 2 2 " "510 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 2 " "Addresses ranging from 1 to 2 are not initialized" {  } { { "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/ROMcontent.mif" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603836919633 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "4 511 " "Addresses ranging from 4 to 511 are not initialized" {  } { { "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/ROMcontent.mif" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603836919633 ""}  } { { "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/ROMcontent.mif" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1603836919633 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "control_points_pin\[0\] GND " "Pin \"control_points_pin\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603836920127 "|cpu|control_points_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_points_pin\[1\] GND " "Pin \"control_points_pin\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603836920127 "|cpu|control_points_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_points_pin\[2\] GND " "Pin \"control_points_pin\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto2-descomp/vhdl/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603836920127 "|cpu|control_points_pin[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603836920127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603836920252 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "725 " "725 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603836920549 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603836920709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603836920709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603836920775 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603836920775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603836920775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603836920775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603836920789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 19:15:20 2020 " "Processing ended: Tue Oct 27 19:15:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603836920789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603836920789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603836920789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603836920789 ""}
