--1-Bit Comparator

entity bit_comp is
  port (Ai,Bi,Cip1,Dip1: in bit;
    	  Ci,Di: out bit);
end bit_comp;

architecture structure_view of bit_comp is
  component nand_gate
    port(I1,I2: in bit;
          O: out bit);
  end component;

  component nand4_gate
    port(I1,I2,I3,I4: in bit; 
	      O: out bit);
  end component;
  
  component not_gate
    port(I: in bit; 
	      O: out bit);
  end component;

  signal Y0,Z0,Z1: bit;

begin
  HA0: half_adder port map (A,B,Y0,Z0);
  HA1: half_adder port map (Cin,Y0,Sum,Z1);
  OG:  or_gate    port map (Z0, Z1, Cout);
end structure_view;