/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Mar 14 11:46:10 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AIF_WB_SAT_CORE0_2_H__
#define BCHP_AIF_WB_SAT_CORE0_2_H__

/***************************************************************************
 *AIF_WB_SAT_CORE0_2 - 2 Wfe Core In 0 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_SAT_CORE0_2_RSTCTL           0x000b8000 /* RSTCTL */
#define BCHP_AIF_WB_SAT_CORE0_2_HDOFFCTL0        0x000b8004 /* HDOFFCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_2_HDOFFCTL1        0x000b8008 /* HDOFFCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_2_HDOFFCTL2        0x000b800c /* HDOFFCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_2_HDOFFSTS         0x000b8010 /* HDOFFSTS */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PI_SLC0   0x000b8014 /* DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PO_SLC0   0x000b8018 /* DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PI_SLC1   0x000b801c /* DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PO_SLC1   0x000b8020 /* DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PI_SLC2   0x000b8024 /* DGSCTL_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PO_SLC2   0x000b8028 /* DGSCTL_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PI_SLC3   0x000b802c /* DGSCTL_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCTL_PO_SLC3   0x000b8030 /* DGSCTL_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PI_SLC0   0x000b8034 /* DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PO_SLC0   0x000b8038 /* DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PI_SLC1   0x000b803c /* DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PO_SLC1   0x000b8040 /* DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PI_SLC2   0x000b8044 /* DGSCLP_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PO_SLC2   0x000b8048 /* DGSCLP_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PI_SLC3   0x000b804c /* DGSCLP_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLP_PO_SLC3   0x000b8050 /* DGSCLP_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PI_SLC0  0x000b8054 /* DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PO_SLC0  0x000b8058 /* DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PI_SLC1  0x000b805c /* DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PO_SLC1  0x000b8060 /* DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PI_SLC2  0x000b8064 /* DGSHIST_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PO_SLC2  0x000b8068 /* DGSHIST_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PI_SLC3  0x000b806c /* DGSHIST_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSHIST_PO_SLC3  0x000b8070 /* DGSHIST_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PI_SLC0 0x000b8074 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PO_SLC0 0x000b8078 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PI_SLC1 0x000b807c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PO_SLC1 0x000b8080 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PI_SLC2 0x000b8084 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PO_SLC2 0x000b8088 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PI_SLC3 0x000b808c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCLPCNT_PO_SLC3 0x000b8090 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX0_PI_SLC0 0x000b8094 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX0_PO_SLC0 0x000b8098 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX0_PI_SLC1 0x000b809c /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX0_PO_SLC1 0x000b80a0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX0_PI_SLC2 0x000b80a4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX0_PO_SLC2 0x000b80a8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX0_PI_SLC3 0x000b80ac /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX0_PO_SLC3 0x000b80b0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX1_PI_SLC0 0x000b80b4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX1_PO_SLC0 0x000b80b8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX1_PI_SLC1 0x000b80bc /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX1_PO_SLC1 0x000b80c0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX1_PI_SLC2 0x000b80c4 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX1_PO_SLC2 0x000b80c8 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX1_PI_SLC3 0x000b80cc /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSACCUM_DMX1_PO_SLC3 0x000b80d0 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PI_SLC0 0x000b80d4 /* DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PI_SLC0 0x000b80d8 /* DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PI_SLC0 0x000b80dc /* DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PI_SLC0 0x000b80e0 /* DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PI_SLC0 0x000b80e4 /* DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PI_SLC0 0x000b80e8 /* DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PI_SLC0 0x000b80ec /* DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PI_SLC0 0x000b80f0 /* DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PO_SLC0 0x000b80f4 /* DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PO_SLC0 0x000b80f8 /* DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PO_SLC0 0x000b80fc /* DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PO_SLC0 0x000b8100 /* DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PO_SLC0 0x000b8104 /* DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PO_SLC0 0x000b8108 /* DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PO_SLC0 0x000b810c /* DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PO_SLC0 0x000b8110 /* DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PI_SLC1 0x000b8114 /* DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PI_SLC1 0x000b8118 /* DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PI_SLC1 0x000b811c /* DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PI_SLC1 0x000b8120 /* DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PI_SLC1 0x000b8124 /* DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PI_SLC1 0x000b8128 /* DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PI_SLC1 0x000b812c /* DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PI_SLC1 0x000b8130 /* DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PO_SLC1 0x000b8134 /* DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PO_SLC1 0x000b8138 /* DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PO_SLC1 0x000b813c /* DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PO_SLC1 0x000b8140 /* DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PO_SLC1 0x000b8144 /* DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PO_SLC1 0x000b8148 /* DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PO_SLC1 0x000b814c /* DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PO_SLC1 0x000b8150 /* DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PI_SLC2 0x000b8154 /* DGSLUT011_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PI_SLC2 0x000b8158 /* DGSLUT010_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PI_SLC2 0x000b815c /* DGSLUT001_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PI_SLC2 0x000b8160 /* DGSLUT000_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PI_SLC2 0x000b8164 /* DGSLUT111_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PI_SLC2 0x000b8168 /* DGSLUT110_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PI_SLC2 0x000b816c /* DGSLUT101_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PI_SLC2 0x000b8170 /* DGSLUT100_PI_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PO_SLC2 0x000b8174 /* DGSLUT011_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PO_SLC2 0x000b8178 /* DGSLUT010_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PO_SLC2 0x000b817c /* DGSLUT001_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PO_SLC2 0x000b8180 /* DGSLUT000_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PO_SLC2 0x000b8184 /* DGSLUT111_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PO_SLC2 0x000b8188 /* DGSLUT110_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PO_SLC2 0x000b818c /* DGSLUT101_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PO_SLC2 0x000b8190 /* DGSLUT100_PO_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PI_SLC3 0x000b8194 /* DGSLUT011_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PI_SLC3 0x000b8198 /* DGSLUT010_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PI_SLC3 0x000b819c /* DGSLUT001_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PI_SLC3 0x000b81a0 /* DGSLUT000_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PI_SLC3 0x000b81a4 /* DGSLUT111_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PI_SLC3 0x000b81a8 /* DGSLUT110_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PI_SLC3 0x000b81ac /* DGSLUT101_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PI_SLC3 0x000b81b0 /* DGSLUT100_PI_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT011_PO_SLC3 0x000b81b4 /* DGSLUT011_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT010_PO_SLC3 0x000b81b8 /* DGSLUT010_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT001_PO_SLC3 0x000b81bc /* DGSLUT001_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT000_PO_SLC3 0x000b81c0 /* DGSLUT000_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT111_PO_SLC3 0x000b81c4 /* DGSLUT111_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT110_PO_SLC3 0x000b81c8 /* DGSLUT110_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT101_PO_SLC3 0x000b81cc /* DGSLUT101_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLUT100_PO_SLC3 0x000b81d0 /* DGSLUT100_PO_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMS_SLC0      0x000b81d4 /* DGSLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMS_SLC1      0x000b81d8 /* DGSLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMS_SLC2      0x000b81dc /* DGSLMS_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMS_SLC3      0x000b81e0 /* DGSLMS_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMSMU_SLC0    0x000b81e4 /* DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMSMU_SLC1    0x000b81e8 /* DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMSMU_SLC2    0x000b81ec /* DGSLMSMU_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSLMSMU_SLC3    0x000b81f0 /* DGSLMSMU_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFD_SLC0    0x000b81f4 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFA_SLC0    0x000b81f8 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFD_SLC1    0x000b81fc /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFA_SLC1    0x000b8200 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFD_SLC2    0x000b8204 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFA_SLC2    0x000b8208 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFD_SLC3    0x000b820c /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFA_SLC3    0x000b8210 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFEN_SLC0   0x000b8214 /* DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFEN_SLC1   0x000b8218 /* DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFEN_SLC2   0x000b821c /* DGSCOEFEN_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSCOEFEN_SLC3   0x000b8220 /* DGSCOEFEN_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSA_SLC0      0x000b8224 /* MDACSA_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSA_SLC1      0x000b8228 /* MDACSA_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSA_SLC2      0x000b822c /* MDACSA_SLC2 */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSA_SLC3      0x000b8230 /* MDACSA_SLC3 */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSADU_SLC0    0x000b8234 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSADU_SLC1    0x000b8238 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSADU_SLC2    0x000b823c /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSADU_SLC3    0x000b8240 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSAOUT_SLC0   0x000b8244 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSAOUT_SLC1   0x000b8248 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSAOUT_SLC2   0x000b824c /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSAOUT_SLC3   0x000b8250 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_2_MDACSASTS        0x000b8254 /* MDACSASTS */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCTL1          0x000b8258 /* LICCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCTL2          0x000b825c /* LICCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCTL3          0x000b8260 /*  */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCTL4          0x000b8264 /*  */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCTL5          0x000b8268 /*  */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCOEFD         0x000b826c /* LIC coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCOEFA         0x000b8270 /* LIC coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_2_LICCOEFEN        0x000b8274 /* LIC Coefficients load enable. Toggle this bit when finish writing all coefficients to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRINSEL        0x000b8278 /* Correlator Input select */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRCTL          0x000b827c /* CORRCTL */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRFCW          0x000b8280 /* Correlator DDFS FCW */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRTHR          0x000b8284 /* Correlator DDFS THR */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRFCWEN        0x000b8288 /* Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRLEN0         0x000b828c /* Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRLEN1         0x000b8290 /* Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PI_SLC0 0x000b8294 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PI_SLC0 0x000b8298 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PI_SLC1 0x000b829c /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PI_SLC1 0x000b82a0 /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PI_SLC2 0x000b82a4 /* Correlator Demux Path 0, Ping Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PI_SLC2 0x000b82a8 /* Correlator Demux Path 0, Ping Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PI_SLC3 0x000b82ac /* Correlator Demux Path 0, Ping Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PI_SLC3 0x000b82b0 /* Correlator Demux Path 0, Ping Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PO_SLC0 0x000b82b4 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PO_SLC0 0x000b82b8 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PO_SLC1 0x000b82bc /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PO_SLC1 0x000b82c0 /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PO_SLC2 0x000b82c4 /* Correlator Demux Path 0, Pong Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PO_SLC2 0x000b82c8 /* Correlator Demux Path 0, Pong Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX0_PO_SLC3 0x000b82cc /* Correlator Demux Path 0, Pong Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX0_PO_SLC3 0x000b82d0 /* Correlator Demux Path 0, Pong Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PI_SLC0 0x000b82d4 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PI_SLC0 0x000b82d8 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PI_SLC1 0x000b82dc /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PI_SLC1 0x000b82e0 /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PI_SLC2 0x000b82e4 /* Correlator Demux Path 1, Ping Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PI_SLC2 0x000b82e8 /* Correlator Demux Path 1, Ping Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PI_SLC3 0x000b82ec /* Correlator Demux Path 1, Ping Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PI_SLC3 0x000b82f0 /* Correlator Demux Path 1, Ping Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PO_SLC0 0x000b82f4 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PO_SLC0 0x000b82f8 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PO_SLC1 0x000b82fc /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PO_SLC1 0x000b8300 /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PO_SLC2 0x000b8304 /* Correlator Demux Path 1, Pong Lane, Slice 2 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PO_SLC2 0x000b8308 /* Correlator Demux Path 1, Pong Lane, Slice 2 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI0_DMX1_PO_SLC3 0x000b830c /* Correlator Demux Path 1, Pong Lane, Slice 3 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRI1_DMX1_PO_SLC3 0x000b8310 /* Correlator Demux Path 1, Pong Lane, Slice 3 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PI_SLC0 0x000b8314 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PI_SLC0 0x000b8318 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PI_SLC1 0x000b831c /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PI_SLC1 0x000b8320 /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PI_SLC2 0x000b8324 /* Correlator Demux Path 0, Ping Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PI_SLC2 0x000b8328 /* Correlator Demux Path 0, Ping Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PI_SLC3 0x000b832c /* Correlator Demux Path 0, Ping Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PI_SLC3 0x000b8330 /* Correlator Demux Path 0, Ping Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PO_SLC0 0x000b8334 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PO_SLC0 0x000b8338 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PO_SLC1 0x000b833c /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PO_SLC1 0x000b8340 /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PO_SLC2 0x000b8344 /* Correlator Demux Path 0, Pong Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PO_SLC2 0x000b8348 /* Correlator Demux Path 0, Pong Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX0_PO_SLC3 0x000b834c /* Correlator Demux Path 0, Pong Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX0_PO_SLC3 0x000b8350 /* Correlator Demux Path 0, Pong Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PI_SLC0 0x000b8354 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PI_SLC0 0x000b8358 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PI_SLC1 0x000b835c /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PI_SLC1 0x000b8360 /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PI_SLC2 0x000b8364 /* Correlator Demux Path 1, Ping Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PI_SLC2 0x000b8368 /* Correlator Demux Path 1, Ping Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PI_SLC3 0x000b836c /* Correlator Demux Path 1, Ping Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PI_SLC3 0x000b8370 /* Correlator Demux Path 1, Ping Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PO_SLC0 0x000b8374 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PO_SLC0 0x000b8378 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PO_SLC1 0x000b837c /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PO_SLC1 0x000b8380 /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PO_SLC2 0x000b8384 /* Correlator Demux Path 1, Pong Lane, Slice 2 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PO_SLC2 0x000b8388 /* Correlator Demux Path 1, Pong Lane, Slice 2 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ0_DMX1_PO_SLC3 0x000b838c /* Correlator Demux Path 1, Pong Lane, Slice 3 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRQ1_DMX1_PO_SLC3 0x000b8390 /* Correlator Demux Path 1, Pong Lane, Slice 3 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PI_SLC0 0x000b8394 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PI_SLC0 0x000b8398 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PI_SLC1 0x000b839c /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PI_SLC1 0x000b83a0 /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PI_SLC2 0x000b83a4 /* Correlator Demux Path 0, Ping Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PI_SLC2 0x000b83a8 /* Correlator Demux Path 0, Ping Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PI_SLC3 0x000b83ac /* Correlator Demux Path 0, Ping Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PI_SLC3 0x000b83b0 /* Correlator Demux Path 0, Ping Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PO_SLC0 0x000b83b4 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PO_SLC0 0x000b83b8 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PO_SLC1 0x000b83bc /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PO_SLC1 0x000b83c0 /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PO_SLC2 0x000b83c4 /* Correlator Demux Path 0, Pong Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PO_SLC2 0x000b83c8 /* Correlator Demux Path 0, Pong Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX0_PO_SLC3 0x000b83cc /* Correlator Demux Path 0, Pong Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX0_PO_SLC3 0x000b83d0 /* Correlator Demux Path 0, Pong Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PI_SLC0 0x000b83d4 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PI_SLC0 0x000b83d8 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PI_SLC1 0x000b83dc /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PI_SLC1 0x000b83e0 /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PI_SLC2 0x000b83e4 /* Correlator Demux Path 1, Ping Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PI_SLC2 0x000b83e8 /* Correlator Demux Path 1, Ping Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PI_SLC3 0x000b83ec /* Correlator Demux Path 1, Ping Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PI_SLC3 0x000b83f0 /* Correlator Demux Path 1, Ping Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PO_SLC0 0x000b83f4 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PO_SLC0 0x000b83f8 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PO_SLC1 0x000b83fc /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PO_SLC1 0x000b8400 /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PO_SLC2 0x000b8404 /* Correlator Demux Path 1, Pong Lane, Slice 2 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PO_SLC2 0x000b8408 /* Correlator Demux Path 1, Pong Lane, Slice 2 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP0_DMX1_PO_SLC3 0x000b840c /* Correlator Demux Path 1, Pong Lane, Slice 3 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_2_CORRP1_DMX1_PO_SLC3 0x000b8410 /* Correlator Demux Path 1, Pong Lane, Slice 3 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_2_TIMERCTL0        0x000b8414 /* TIMERCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_2_TIMERCTL1        0x000b8418 /* TIMERCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSEPCTL_SLC0    0x000b841c /* MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x000b8420 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x000b8424 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x000b8428 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x000b842c /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x000b8430 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x000b8434 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x000b8438 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x000b843c /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x000b8440 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x000b8444 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x000b8448 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x000b844c /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSEPCTL_SLC1    0x000b8450 /* MDAC EQ Error Power Control Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x000b8454 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x000b8458 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x000b845c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x000b8460 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x000b8464 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP 0x000b8468 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x000b846c /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP 0x000b8470 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x000b8474 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP 0x000b8478 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x000b847c /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP 0x000b8480 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSEPCTL_SLC2    0x000b8484 /* MDAC EQ Error Power Control Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PI_SLC2_INT_WDATA 0x000b8488 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PO_SLC2_INT_WDATA 0x000b848c /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PI_SLC2_INT_WDATA 0x000b8490 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PO_SLC2_INT_WDATA 0x000b8494 /* Leaky averager integrator write data (tc1.31) for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PI_SLC2_ERRP 0x000b8498 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PI_SLC2_ERRP 0x000b849c /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PO_SLC2_ERRP 0x000b84a0 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PO_SLC2_ERRP 0x000b84a4 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PI_SLC2_ERRP 0x000b84a8 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PI_SLC2_ERRP 0x000b84ac /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PO_SLC2_ERRP 0x000b84b0 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PO_SLC2_ERRP 0x000b84b4 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_DGSEPCTL_SLC3    0x000b84b8 /* MDAC EQ Error Power Control Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PI_SLC3_INT_WDATA 0x000b84bc /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX0_PO_SLC3_INT_WDATA 0x000b84c0 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PI_SLC3_INT_WDATA 0x000b84c4 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_DMX1_PO_SLC3_INT_WDATA 0x000b84c8 /* Leaky averager integrator write data (tc1.31) for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PI_SLC3_ERRP 0x000b84cc /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PI_SLC3_ERRP 0x000b84d0 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX0_PO_SLC3_ERRP 0x000b84d4 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX0_PO_SLC3_ERRP 0x000b84d8 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PI_SLC3_ERRP 0x000b84dc /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PI_SLC3_ERRP 0x000b84e0 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S1_DMX1_PO_SLC3_ERRP 0x000b84e4 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_DGSEP_S2_DMX1_PO_SLC3_ERRP 0x000b84e8 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_AGCCTL2          0x000b84ec /* AGC Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_AGCDECRATE       0x000b84f0 /* Decimate rate */
#define BCHP_AIF_WB_SAT_CORE0_2_AGCCTL1          0x000b84f4 /* AGC Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_AGCTHRA1         0x000b84f8 /* AGC Threshold Adjust Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_AGC_LF_INT_WDATA 0x000b84fc /* Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_AGC_LA_INT_WDATA 0x000b8500 /* Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_AGC_CTRL_LF_INT_WDATA 0x000b8504 /* Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_AGC_CTRL_LA_INT_WDATA 0x000b8508 /* Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_SAT_CORE0_2_AGCTHRA2         0x000b850c /* AGC Threshold Adjust Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL       0x000b8510 /* NR NOTCH Control */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCTHR         0x000b8514 /* NR AGC Threshold Control */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PI_SLC0 0x000b8518 /* NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PI_SLC0 0x000b851c /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PO_SLC0 0x000b8520 /* NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PO_SLC0 0x000b8524 /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PI_SLC1 0x000b8528 /* NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PI_SLC1 0x000b852c /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PO_SLC1 0x000b8530 /* NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PO_SLC1 0x000b8534 /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PI_SLC2 0x000b8538 /* NR DCO Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PI_SLC2 0x000b853c /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PO_SLC2 0x000b8540 /* NR DCO Control Pong Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PO_SLC2 0x000b8544 /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PI_SLC3 0x000b8548 /* NR DCO Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PI_SLC3 0x000b854c /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_PO_SLC3 0x000b8550 /* NR DCO Control Pong Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_PO_SLC3 0x000b8554 /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PI_SLC0 0x000b8558 /* NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x000b855c /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PO_SLC0 0x000b8560 /* NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x000b8564 /* DCO integrator write data for Ping Lane of Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PI_SLC1 0x000b8568 /* NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x000b856c /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PO_SLC1 0x000b8570 /* NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x000b8574 /* DCO integrator write data for Ping Lane of Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PI_SLC2 0x000b8578 /* NR NOTCH Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PI_SLC2 0x000b857c /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PO_SLC2 0x000b8580 /* NR NOTCH Control Pong Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PO_SLC2 0x000b8584 /* DCO integrator write data for Ping Lane of Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PI_SLC3 0x000b8588 /* NR NOTCH Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PI_SLC3 0x000b858c /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRNOTCHCTL_PO_SLC3 0x000b8590 /* NR NOTCH Control Pong Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_NOTCH_INT_WDATA_PO_SLC3 0x000b8594 /* DCO integrator write data for Ping Lane of Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRDCOCTL_THR     0x000b8598 /* NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_DCO_INT_WDATA_THR 0x000b859c /* DCO integrator write data for AGC threshold DCO */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PI_SLC0 0x000b85a0 /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x000b85a4 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x000b85a8 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PO_SLC0 0x000b85ac /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x000b85b0 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x000b85b4 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PI_SLC1 0x000b85b8 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x000b85bc /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x000b85c0 /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PO_SLC1 0x000b85c4 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x000b85c8 /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x000b85cc /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PI_SLC2 0x000b85d0 /* NR AGC Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PI_SLC2 0x000b85d4 /* AGC Loop filter integrator write data (tc0.54) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PI_SLC2 0x000b85d8 /* AGC Leaky averager integrator write data (tc1.29) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PO_SLC2 0x000b85dc /* NR AGC Control Ping Lane Slice 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PO_SLC2 0x000b85e0 /* AGC Loop filter integrator write data (tc0.54) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PO_SLC2 0x000b85e4 /* AGC Leaky averager integrator write data (tc1.29) for lane 2 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PI_SLC3 0x000b85e8 /* NR AGC Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PI_SLC3 0x000b85ec /* AGC Loop filter integrator write data (tc0.54) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PI_SLC3 0x000b85f0 /* AGC Leaky averager integrator write data (tc1.29) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_NRAGCCTL_PO_SLC3 0x000b85f4 /* NR AGC Control Ping Lane Slice 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LF_INT_WDATA_PO_SLC3 0x000b85f8 /* AGC Loop filter integrator write data (tc0.54) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_REG_NR_AGC_LA_INT_WDATA_PO_SLC3 0x000b85fc /* AGC Leaky averager integrator write data (tc1.29) for lane 3 */
#define BCHP_AIF_WB_SAT_CORE0_2_CORE_SW_SPARE0   0x000b8600 /* Core software spare register 0 */
#define BCHP_AIF_WB_SAT_CORE0_2_CORE_SW_SPARE1   0x000b8604 /* Core software spare register 1 */

#endif /* #ifndef BCHP_AIF_WB_SAT_CORE0_2_H__ */

/* End of File */
