

================================================================
== Vivado HLS Report for 'int_div3'
================================================================
* Date:           Fri Aug 31 14:55:06 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vivadoIntDiv
* Solution:       div3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.001|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.71>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind"   --->   Operation 11 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %a_read to i65" [test.cpp:3]   --->   Operation 12 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [7/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 5726623062" [test.cpp:3]   --->   Operation 13 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_read, i32 31)" [test.cpp:3]   --->   Operation 14 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 15 [6/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 5726623062" [test.cpp:3]   --->   Operation 15 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 16 [5/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 5726623062" [test.cpp:3]   --->   Operation 16 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.71>
ST_4 : Operation 17 [4/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 5726623062" [test.cpp:3]   --->   Operation 17 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 18 [3/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 5726623062" [test.cpp:3]   --->   Operation 18 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.71>
ST_6 : Operation 19 [2/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 5726623062" [test.cpp:3]   --->   Operation 19 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.71>
ST_7 : Operation 20 [1/7] (1.71ns)   --->   "%mul = mul i65 %sext_cast, 5726623062" [test.cpp:3]   --->   Operation 20 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i65.i32.i32(i65 %mul, i32 34, i32 64)" [test.cpp:3]   --->   Operation 21 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 22 [1/1] (2.00ns)   --->   "%neg_mul = sub i65 0, %mul" [test.cpp:3]   --->   Operation 22 'sub' 'neg_mul' <Predicate = (tmp_4)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.76>
ST_9 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i65.i32.i32(i65 %neg_mul, i32 34, i32 64)" [test.cpp:3]   --->   Operation 23 'partselect' 'tmp_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_1 = sext i31 %tmp_5 to i32" [test.cpp:3]   --->   Operation 24 'sext' 'tmp_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = sext i31 %tmp_6 to i32" [test.cpp:3]   --->   Operation 25 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_3 = select i1 %tmp_4, i32 %tmp_1, i32 %tmp_2" [test.cpp:3]   --->   Operation 26 'select' 'tmp_3' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 27 [1/1] (1.76ns) (out node of the LUT)   --->   "%neg_ti = sub i32 0, %tmp_3" [test.cpp:3]   --->   Operation 27 'sub' 'neg_ti' <Predicate = (tmp_4)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.63>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !10"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !16"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @int_div3_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.63ns)   --->   "%tmp = select i1 %tmp_4, i32 %neg_ti, i32 %tmp_2" [test.cpp:3]   --->   Operation 31 'select' 'tmp' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "ret i32 %tmp" [test.cpp:3]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.312ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	wire read on port 'a' [5]  (0 ns)
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 2>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 3>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 4>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 5>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 6>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 7>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 8>: 2ns
The critical path consists of the following:
	'sub' operation ('neg_mul', test.cpp:3) [8]  (2 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	'select' operation ('tmp_3', test.cpp:3) [14]  (0 ns)
	'sub' operation ('neg_ti', test.cpp:3) [15]  (1.77 ns)

 <State 10>: 0.631ns
The critical path consists of the following:
	'select' operation ('tmp', test.cpp:3) [16]  (0.631 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
