#pragma once 
#include <Register/Utility.hpp>
namespace Kvasir {
//Nested Vectored Interrupt Controller
    namespace NvicNviciser0{    ///<Interrupt Set Enable Register n
        using Addr = Register::Address<0xe000e100,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt set enable bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> setena{}; 
    }
    namespace NvicNviciser1{    ///<Interrupt Set Enable Register n
        using Addr = Register::Address<0xe000e104,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt set enable bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> setena{}; 
    }
    namespace NvicNviciser2{    ///<Interrupt Set Enable Register n
        using Addr = Register::Address<0xe000e108,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt set enable bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> setena{}; 
    }
    namespace NvicNviciser3{    ///<Interrupt Set Enable Register n
        using Addr = Register::Address<0xe000e10c,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt set enable bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> setena{}; 
    }
    namespace NvicNvicicer0{    ///<Interrupt Clear Enable Register n
        using Addr = Register::Address<0xe000e180,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt clear-enable bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> clrena{}; 
    }
    namespace NvicNvicicer1{    ///<Interrupt Clear Enable Register n
        using Addr = Register::Address<0xe000e184,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt clear-enable bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> clrena{}; 
    }
    namespace NvicNvicicer2{    ///<Interrupt Clear Enable Register n
        using Addr = Register::Address<0xe000e188,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt clear-enable bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> clrena{}; 
    }
    namespace NvicNvicicer3{    ///<Interrupt Clear Enable Register n
        using Addr = Register::Address<0xe000e18c,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt clear-enable bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> clrena{}; 
    }
    namespace NvicNvicispr0{    ///<Interrupt Set Pending Register n
        using Addr = Register::Address<0xe000e200,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt set-pending bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> setpend{}; 
    }
    namespace NvicNvicispr1{    ///<Interrupt Set Pending Register n
        using Addr = Register::Address<0xe000e204,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt set-pending bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> setpend{}; 
    }
    namespace NvicNvicispr2{    ///<Interrupt Set Pending Register n
        using Addr = Register::Address<0xe000e208,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt set-pending bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> setpend{}; 
    }
    namespace NvicNvicispr3{    ///<Interrupt Set Pending Register n
        using Addr = Register::Address<0xe000e20c,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt set-pending bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> setpend{}; 
    }
    namespace NvicNvicicpr0{    ///<Interrupt Clear Pending Register n
        using Addr = Register::Address<0xe000e280,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt clear-pending bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> clrpend{}; 
    }
    namespace NvicNvicicpr1{    ///<Interrupt Clear Pending Register n
        using Addr = Register::Address<0xe000e284,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt clear-pending bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> clrpend{}; 
    }
    namespace NvicNvicicpr2{    ///<Interrupt Clear Pending Register n
        using Addr = Register::Address<0xe000e288,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt clear-pending bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> clrpend{}; 
    }
    namespace NvicNvicicpr3{    ///<Interrupt Clear Pending Register n
        using Addr = Register::Address<0xe000e28c,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt clear-pending bits
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> clrpend{}; 
    }
    namespace NvicNviciabr0{    ///<Interrupt Active bit Register n
        using Addr = Register::Address<0xe000e300,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt active flags
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> active{}; 
    }
    namespace NvicNviciabr1{    ///<Interrupt Active bit Register n
        using Addr = Register::Address<0xe000e304,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt active flags
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> active{}; 
    }
    namespace NvicNviciabr2{    ///<Interrupt Active bit Register n
        using Addr = Register::Address<0xe000e308,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt active flags
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> active{}; 
    }
    namespace NvicNviciabr3{    ///<Interrupt Active bit Register n
        using Addr = Register::Address<0xe000e30c,0x00000000,0x00000000,std::uint32_t>;
        ///Interrupt active flags
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> active{}; 
    }
    namespace NvicNvicip0{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e400,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 0
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri0{}; 
    }
    namespace NvicNvicip1{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e401,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 1
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri1{}; 
    }
    namespace NvicNvicip2{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e402,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 2
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri2{}; 
    }
    namespace NvicNvicip3{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e403,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 3
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri3{}; 
    }
    namespace NvicNvicip4{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e404,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 4
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri4{}; 
    }
    namespace NvicNvicip5{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e405,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 5
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri5{}; 
    }
    namespace NvicNvicip6{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e406,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 6
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri6{}; 
    }
    namespace NvicNvicip7{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e407,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 7
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri7{}; 
    }
    namespace NvicNvicip8{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e408,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 8
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri8{}; 
    }
    namespace NvicNvicip9{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e409,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 9
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri9{}; 
    }
    namespace NvicNvicip10{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e40a,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 10
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri10{}; 
    }
    namespace NvicNvicip11{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e40b,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 11
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri11{}; 
    }
    namespace NvicNvicip12{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e40c,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 12
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri12{}; 
    }
    namespace NvicNvicip13{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e40d,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 13
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri13{}; 
    }
    namespace NvicNvicip14{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e40e,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 14
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri14{}; 
    }
    namespace NvicNvicip15{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e40f,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 15
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri15{}; 
    }
    namespace NvicNvicip16{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e410,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 16
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri16{}; 
    }
    namespace NvicNvicip17{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e411,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 17
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri17{}; 
    }
    namespace NvicNvicip18{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e412,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 18
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri18{}; 
    }
    namespace NvicNvicip19{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e413,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 19
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri19{}; 
    }
    namespace NvicNvicip20{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e414,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 20
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri20{}; 
    }
    namespace NvicNvicip21{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e415,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 21
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri21{}; 
    }
    namespace NvicNvicip22{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e416,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 22
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri22{}; 
    }
    namespace NvicNvicip23{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e417,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 23
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri23{}; 
    }
    namespace NvicNvicip24{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e418,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 24
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri24{}; 
    }
    namespace NvicNvicip25{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e419,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 25
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri25{}; 
    }
    namespace NvicNvicip26{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e41a,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 26
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri26{}; 
    }
    namespace NvicNvicip27{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e41b,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 27
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri27{}; 
    }
    namespace NvicNvicip28{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e41c,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 28
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri28{}; 
    }
    namespace NvicNvicip29{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e41d,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 29
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri29{}; 
    }
    namespace NvicNvicip30{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e41e,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 30
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri30{}; 
    }
    namespace NvicNvicip31{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e41f,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 31
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri31{}; 
    }
    namespace NvicNvicip32{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e420,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 32
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri32{}; 
    }
    namespace NvicNvicip33{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e421,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 33
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri33{}; 
    }
    namespace NvicNvicip34{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e422,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 34
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri34{}; 
    }
    namespace NvicNvicip35{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e423,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 35
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri35{}; 
    }
    namespace NvicNvicip36{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e424,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 36
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri36{}; 
    }
    namespace NvicNvicip37{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e425,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 37
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri37{}; 
    }
    namespace NvicNvicip38{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e426,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 38
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri38{}; 
    }
    namespace NvicNvicip39{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e427,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 39
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri39{}; 
    }
    namespace NvicNvicip40{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e428,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 40
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri40{}; 
    }
    namespace NvicNvicip41{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e429,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 41
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri41{}; 
    }
    namespace NvicNvicip42{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e42a,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 42
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri42{}; 
    }
    namespace NvicNvicip43{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e42b,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 43
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri43{}; 
    }
    namespace NvicNvicip44{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e42c,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 44
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri44{}; 
    }
    namespace NvicNvicip45{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e42d,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 45
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri45{}; 
    }
    namespace NvicNvicip46{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e42e,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 46
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri46{}; 
    }
    namespace NvicNvicip47{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e42f,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 47
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri47{}; 
    }
    namespace NvicNvicip48{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e430,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 48
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri48{}; 
    }
    namespace NvicNvicip49{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e431,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 49
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri49{}; 
    }
    namespace NvicNvicip50{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e432,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 50
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri50{}; 
    }
    namespace NvicNvicip51{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e433,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 51
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri51{}; 
    }
    namespace NvicNvicip52{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e434,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 52
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri52{}; 
    }
    namespace NvicNvicip53{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e435,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 53
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri53{}; 
    }
    namespace NvicNvicip54{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e436,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 54
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri54{}; 
    }
    namespace NvicNvicip55{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e437,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 55
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri55{}; 
    }
    namespace NvicNvicip56{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e438,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 56
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri56{}; 
    }
    namespace NvicNvicip57{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e439,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 57
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri57{}; 
    }
    namespace NvicNvicip58{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e43a,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 58
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri58{}; 
    }
    namespace NvicNvicip59{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e43b,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 59
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri59{}; 
    }
    namespace NvicNvicip60{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e43c,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 60
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri60{}; 
    }
    namespace NvicNvicip61{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e43d,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 61
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri61{}; 
    }
    namespace NvicNvicip62{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e43e,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 62
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri62{}; 
    }
    namespace NvicNvicip63{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e43f,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 63
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri63{}; 
    }
    namespace NvicNvicip64{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e440,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 64
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri64{}; 
    }
    namespace NvicNvicip65{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e441,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 65
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri65{}; 
    }
    namespace NvicNvicip66{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e442,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 66
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri66{}; 
    }
    namespace NvicNvicip67{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e443,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 67
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri67{}; 
    }
    namespace NvicNvicip68{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e444,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 68
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri68{}; 
    }
    namespace NvicNvicip69{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e445,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 69
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri69{}; 
    }
    namespace NvicNvicip70{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e446,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 70
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri70{}; 
    }
    namespace NvicNvicip71{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e447,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 71
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri71{}; 
    }
    namespace NvicNvicip72{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e448,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 72
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri72{}; 
    }
    namespace NvicNvicip73{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e449,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 73
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri73{}; 
    }
    namespace NvicNvicip74{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e44a,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 74
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri74{}; 
    }
    namespace NvicNvicip75{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e44b,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 75
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri75{}; 
    }
    namespace NvicNvicip76{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e44c,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 76
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri76{}; 
    }
    namespace NvicNvicip77{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e44d,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 77
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri77{}; 
    }
    namespace NvicNvicip78{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e44e,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 78
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri78{}; 
    }
    namespace NvicNvicip79{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e44f,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 79
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri79{}; 
    }
    namespace NvicNvicip80{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e450,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 80
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri80{}; 
    }
    namespace NvicNvicip81{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e451,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 81
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri81{}; 
    }
    namespace NvicNvicip82{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e452,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 82
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri82{}; 
    }
    namespace NvicNvicip83{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e453,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 83
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri83{}; 
    }
    namespace NvicNvicip84{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e454,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 84
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri84{}; 
    }
    namespace NvicNvicip85{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e455,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 85
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri85{}; 
    }
    namespace NvicNvicip86{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e456,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 86
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri86{}; 
    }
    namespace NvicNvicip87{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e457,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 87
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri87{}; 
    }
    namespace NvicNvicip88{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e458,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 88
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri88{}; 
    }
    namespace NvicNvicip89{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e459,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 89
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri89{}; 
    }
    namespace NvicNvicip90{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e45a,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 90
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri90{}; 
    }
    namespace NvicNvicip91{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e45b,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 91
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri91{}; 
    }
    namespace NvicNvicip92{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e45c,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 92
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri92{}; 
    }
    namespace NvicNvicip93{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e45d,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 93
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri93{}; 
    }
    namespace NvicNvicip94{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e45e,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 94
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri94{}; 
    }
    namespace NvicNvicip95{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e45f,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 95
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri95{}; 
    }
    namespace NvicNvicip96{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e460,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 96
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri96{}; 
    }
    namespace NvicNvicip97{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e461,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 97
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri97{}; 
    }
    namespace NvicNvicip98{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e462,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 98
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri98{}; 
    }
    namespace NvicNvicip99{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e463,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 99
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri99{}; 
    }
    namespace NvicNvicip100{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e464,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 100
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri100{}; 
    }
    namespace NvicNvicip101{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e465,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 101
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri101{}; 
    }
    namespace NvicNvicip102{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e466,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 102
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri102{}; 
    }
    namespace NvicNvicip103{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e467,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 103
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri103{}; 
    }
    namespace NvicNvicip104{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e468,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 104
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri104{}; 
    }
    namespace NvicNvicip105{    ///<Interrupt Priority Register n
        using Addr = Register::Address<0xe000e469,0xffffff00,0x00000000,std::uint8_t>;
        ///Priority of interrupt 105
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> pri105{}; 
    }
    namespace NvicNvicstir{    ///<Software Trigger Interrupt Register
        using Addr = Register::Address<0xe000ef00,0xfffffe00,0x00000000,std::uint32_t>;
        ///Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3.
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(8,0),Register::ReadWriteAccess,unsigned> intid{}; 
    }
}
