;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP #72, @-200
	MOV -7, <-20
	SUB @121, 103
	ADD 30, 9
	SUB -207, <-120
	SUB @-127, 100
	SUB #72, @200
	SUB @1, @-0
	SPL 71, #6
	SUB #72, @-200
	SUB @-127, 100
	JMN <-127, 100
	SUB @-127, 100
	SUB #72, @200
	SUB #72, @200
	ADD 3, 421
	SUB @167, 106
	SLT 800, 340
	JMP @-0, 2
	SUB -207, <-120
	SLT 30, 9
	SLT 800, 340
	SUB @1, @-0
	MOV -7, -20
	MOV 11, @9
	SLT 800, 340
	SPL <127, 106
	SPL <127, 106
	SPL 0, 21
	SPL 0, 21
	SUB @-127, 100
	SLT 30, 9
	SLT 30, 9
	SUB @-127, 100
	SUB #72, @200
	ADD @1, @-0
	ADD @1, @-0
	MOV -1, <-24
	SLT 800, 340
	SUB -0, 2
	JMN 71, #6
	ADD 30, 9
	MOV -1, <-24
	SPL 0, <802
	DJN -1, @-20
	CMP #72, @-200
	DJN -1, @-20
	DJN -1, @-20
