

================================================================
== Vitis HLS Report for 'decision_function_34'
================================================================
* Date:           Sun Jun 26 16:46:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.545 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.54>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read55 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 3 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 4 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 5 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 6 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 7 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read44, i32 107868"   --->   Operation 8 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.11ns)   --->   "%comparison_111 = icmp_slt  i32 %p_read11, i32 4294886093"   --->   Operation 9 'icmp' 'comparison_111' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.11ns)   --->   "%comparison_112 = icmp_slt  i32 %p_read33, i32 4294964433"   --->   Operation 10 'icmp' 'comparison_112' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.11ns)   --->   "%comparison_113 = icmp_slt  i32 %p_read22, i32 25699"   --->   Operation 11 'icmp' 'comparison_113' <Predicate = (or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.11ns)   --->   "%comparison_114 = icmp_slt  i32 %p_read11, i32 94251"   --->   Operation 12 'icmp' 'comparison_114' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%comparison_115 = icmp_slt  i32 %p_read55, i32 4294935622"   --->   Operation 13 'icmp' 'comparison_115' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.33ns)   --->   "%activation_140 = xor i1 %comparison, i1 1" [firmware/BDT.h:195]   --->   Operation 14 'xor' 'activation_140' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.33ns)   --->   "%activation_141 = and i1 %comparison_111, i1 %comparison" [firmware/BDT.h:193]   --->   Operation 15 'and' 'activation_141' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%xor_ln195 = xor i1 %comparison_111, i1 1" [firmware/BDT.h:195]   --->   Operation 16 'xor' 'xor_ln195' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.33ns)   --->   "%activation = and i1 %comparison_112, i1 %activation_140" [firmware/BDT.h:193]   --->   Operation 17 'and' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.33ns)   --->   "%xor_ln195_29 = xor i1 %comparison_112, i1 1" [firmware/BDT.h:195]   --->   Operation 18 'xor' 'xor_ln195_29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_85)   --->   "%activation_142 = and i1 %comparison_113, i1 %activation_141" [firmware/BDT.h:193]   --->   Operation 19 'and' 'activation_142' <Predicate = (or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%and_ln193 = and i1 %comparison_114, i1 %xor_ln195" [firmware/BDT.h:193]   --->   Operation 20 'and' 'and_ln193' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%activation_143 = and i1 %and_ln193, i1 %comparison" [firmware/BDT.h:193]   --->   Operation 21 'and' 'activation_143' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln193_108 = and i1 %comparison_115, i1 %activation_140" [firmware/BDT.h:193]   --->   Operation 22 'and' 'and_ln193_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_144 = and i1 %and_ln193_108, i1 %xor_ln195_29" [firmware/BDT.h:193]   --->   Operation 23 'and' 'activation_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_85)   --->   "%or_ln208 = or i1 %activation, i1 %activation_142" [firmware/BDT.h:208]   --->   Operation 24 'or' 'or_ln208' <Predicate = (or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_85)   --->   "%or_ln208_66 = or i1 %comparison, i1 %xor_ln195_29" [firmware/BDT.h:208]   --->   Operation 25 'or' 'or_ln208_66' <Predicate = (or_ln208 & or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_85)   --->   "%zext_ln208 = zext i1 %or_ln208_66" [firmware/BDT.h:208]   --->   Operation 26 'zext' 'zext_ln208' <Predicate = (or_ln208 & or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.33ns)   --->   "%or_ln208_67 = or i1 %activation, i1 %activation_141" [firmware/BDT.h:208]   --->   Operation 27 'or' 'or_ln208_67' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_85)   --->   "%select_ln208 = select i1 %or_ln208, i2 %zext_ln208, i2 2" [firmware/BDT.h:208]   --->   Operation 28 'select' 'select_ln208' <Predicate = (or_ln208_67 & or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%or_ln208_68 = or i1 %or_ln208_67, i1 %activation_143" [firmware/BDT.h:208]   --->   Operation 29 'or' 'or_ln208_68' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln208_85 = select i1 %or_ln208_67, i2 %select_ln208, i2 3" [firmware/BDT.h:208]   --->   Operation 30 'select' 'select_ln208_85' <Predicate = (or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%zext_ln208_19 = zext i2 %select_ln208_85" [firmware/BDT.h:208]   --->   Operation 31 'zext' 'zext_ln208_19' <Predicate = (or_ln208_68 & or_ln208_69 & or_ln208_70)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.33ns)   --->   "%or_ln208_69 = or i1 %activation, i1 %comparison" [firmware/BDT.h:208]   --->   Operation 32 'or' 'or_ln208_69' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_87)   --->   "%select_ln208_86 = select i1 %or_ln208_68, i3 %zext_ln208_19, i3 4" [firmware/BDT.h:208]   --->   Operation 33 'select' 'select_ln208_86' <Predicate = (or_ln208_69 & or_ln208_70)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln208_70 = or i1 %or_ln208_69, i1 %activation_144" [firmware/BDT.h:208]   --->   Operation 34 'or' 'or_ln208_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln208_87 = select i1 %or_ln208_69, i3 %select_ln208_86, i3 5" [firmware/BDT.h:208]   --->   Operation 35 'select' 'select_ln208_87' <Predicate = (or_ln208_70)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln208_88 = select i1 %or_ln208_70, i3 %select_ln208_87, i3 6" [firmware/BDT.h:208]   --->   Operation 36 'select' 'select_ln208_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.77ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.7i32.i3, i32 76235, i32 14993, i32 49661, i32 4294957862, i32 34706, i32 4294945167, i32 27226, i3 %select_ln208_88" [firmware/BDT.h:209]   --->   Operation 37 'mux' 'agg_result' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln213 = ret i32 %agg_result" [firmware/BDT.h:213]   --->   Operation 38 'ret' 'ret_ln213' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln0 (specpipeline) [ 00]
p_read55         (read        ) [ 00]
p_read44         (read        ) [ 00]
p_read33         (read        ) [ 00]
p_read22         (read        ) [ 00]
p_read11         (read        ) [ 00]
comparison       (icmp        ) [ 00]
comparison_111   (icmp        ) [ 00]
comparison_112   (icmp        ) [ 00]
comparison_113   (icmp        ) [ 00]
comparison_114   (icmp        ) [ 00]
comparison_115   (icmp        ) [ 00]
activation_140   (xor         ) [ 00]
activation_141   (and         ) [ 00]
xor_ln195        (xor         ) [ 00]
activation       (and         ) [ 00]
xor_ln195_29     (xor         ) [ 00]
activation_142   (and         ) [ 00]
and_ln193        (and         ) [ 00]
activation_143   (and         ) [ 00]
and_ln193_108    (and         ) [ 00]
activation_144   (and         ) [ 00]
or_ln208         (or          ) [ 01]
or_ln208_66      (or          ) [ 00]
zext_ln208       (zext        ) [ 00]
or_ln208_67      (or          ) [ 01]
select_ln208     (select      ) [ 00]
or_ln208_68      (or          ) [ 01]
select_ln208_85  (select      ) [ 00]
zext_ln208_19    (zext        ) [ 00]
or_ln208_69      (or          ) [ 01]
select_ln208_86  (select      ) [ 00]
or_ln208_70      (or          ) [ 01]
select_ln208_87  (select      ) [ 00]
select_ln208_88  (select      ) [ 00]
agg_result       (mux         ) [ 00]
ret_ln213        (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i32.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_read55_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read55/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read44_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read33_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read22_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read11_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="comparison_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="18" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="comparison_111_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="18" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_111/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="comparison_112_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="13" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_112/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="comparison_113_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_113/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="comparison_114_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="18" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_114/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="comparison_115_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_115/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="activation_140_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="activation_140/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="activation_141_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_141/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="xor_ln195_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="activation_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="xor_ln195_29_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195_29/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="activation_142_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_142/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="and_ln193_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="activation_143_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_143/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="and_ln193_108_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193_108/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="activation_144_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_144/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="or_ln208_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="or_ln208_66_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_66/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln208_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="or_ln208_67_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_67/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln208_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="2" slack="0"/>
<pin id="212" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="or_ln208_68_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_68/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln208_85_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_85/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln208_19_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_19/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln208_69_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_69/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln208_86_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_86/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln208_70_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_70/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln208_87_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_87/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln208_88_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="0" index="2" bw="2" slack="0"/>
<pin id="266" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_88/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="agg_result_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="18" slack="0"/>
<pin id="273" dir="0" index="2" bw="15" slack="0"/>
<pin id="274" dir="0" index="3" bw="17" slack="0"/>
<pin id="275" dir="0" index="4" bw="15" slack="0"/>
<pin id="276" dir="0" index="5" bw="17" slack="0"/>
<pin id="277" dir="0" index="6" bw="16" slack="0"/>
<pin id="278" dir="0" index="7" bw="16" slack="0"/>
<pin id="279" dir="0" index="8" bw="3" slack="0"/>
<pin id="280" dir="1" index="9" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="agg_result/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="66" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="84" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="72" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="78" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="84" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="60" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="90" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="96" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="90" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="96" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="102" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="126" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="102" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="108" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="132" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="114" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="138" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="90" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="120" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="126" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="150" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="144" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="156" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="90" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="150" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="144" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="132" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="186" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="198" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="202" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="168" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="202" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="208" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="144" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="90" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="216" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="230" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="234" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="180" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="234" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="240" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="248" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="254" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="270" pin=4"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="270" pin=5"/></net>

<net id="287"><net_src comp="56" pin="0"/><net_sink comp="270" pin=6"/></net>

<net id="288"><net_src comp="58" pin="0"/><net_sink comp="270" pin=7"/></net>

<net id="289"><net_src comp="262" pin="3"/><net_sink comp="270" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function.34 : p_read1 | {1 }
	Port: decision_function.34 : p_read2 | {1 }
	Port: decision_function.34 : p_read3 | {1 }
	Port: decision_function.34 : p_read4 | {1 }
	Port: decision_function.34 : p_read5 | {1 }
  - Chain level:
	State 1
		activation_140 : 1
		activation_141 : 1
		xor_ln195 : 1
		activation : 1
		xor_ln195_29 : 1
		activation_142 : 1
		and_ln193 : 1
		activation_143 : 1
		and_ln193_108 : 1
		activation_144 : 1
		or_ln208 : 1
		or_ln208_66 : 1
		zext_ln208 : 1
		or_ln208_67 : 1
		select_ln208 : 1
		or_ln208_68 : 1
		select_ln208_85 : 2
		zext_ln208_19 : 3
		or_ln208_69 : 1
		select_ln208_86 : 4
		or_ln208_70 : 1
		select_ln208_87 : 5
		select_ln208_88 : 6
		agg_result : 7
		ret_ln213 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    comparison_fu_90    |    0    |    20   |
|          |  comparison_111_fu_96  |    0    |    20   |
|   icmp   |  comparison_112_fu_102 |    0    |    20   |
|          |  comparison_113_fu_108 |    0    |    20   |
|          |  comparison_114_fu_114 |    0    |    20   |
|          |  comparison_115_fu_120 |    0    |    20   |
|----------|------------------------|---------|---------|
|    mux   |    agg_result_fu_270   |    0    |    37   |
|----------|------------------------|---------|---------|
|          |  activation_141_fu_132 |    0    |    2    |
|          |    activation_fu_144   |    0    |    2    |
|          |  activation_142_fu_156 |    0    |    2    |
|    and   |    and_ln193_fu_162    |    0    |    2    |
|          |  activation_143_fu_168 |    0    |    2    |
|          |  and_ln193_108_fu_174  |    0    |    2    |
|          |  activation_144_fu_180 |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   select_ln208_fu_208  |    0    |    2    |
|          | select_ln208_85_fu_222 |    0    |    2    |
|  select  | select_ln208_86_fu_240 |    0    |    3    |
|          | select_ln208_87_fu_254 |    0    |    3    |
|          | select_ln208_88_fu_262 |    0    |    3    |
|----------|------------------------|---------|---------|
|          |     or_ln208_fu_186    |    0    |    2    |
|          |   or_ln208_66_fu_192   |    0    |    2    |
|    or    |   or_ln208_67_fu_202   |    0    |    2    |
|          |   or_ln208_68_fu_216   |    0    |    2    |
|          |   or_ln208_69_fu_234   |    0    |    2    |
|          |   or_ln208_70_fu_248   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |  activation_140_fu_126 |    0    |    2    |
|    xor   |    xor_ln195_fu_138    |    0    |    2    |
|          |   xor_ln195_29_fu_150  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   p_read55_read_fu_60  |    0    |    0    |
|          |   p_read44_read_fu_66  |    0    |    0    |
|   read   |   p_read33_read_fu_72  |    0    |    0    |
|          |   p_read22_read_fu_78  |    0    |    0    |
|          |   p_read11_read_fu_84  |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln208_fu_198   |    0    |    0    |
|          |  zext_ln208_19_fu_230  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   202   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   202  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   202  |
+-----------+--------+--------+
