
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1837877                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485208                       # Number of bytes of host memory used
host_op_rate                                  2047386                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1542.53                       # Real time elapsed on the host
host_tick_rate                              694225125                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2834974273                       # Number of instructions simulated
sim_ops                                    3158146710                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860736513                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    38                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1482002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2963981                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 124729280                       # Number of branches fetched
system.switch_cpus.committedInsts           834974272                       # Number of instructions committed
system.switch_cpus.committedOps             930200235                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2568011357                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2568011357                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    240218958                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    235184823                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    106473882                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            10111483                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     795860391                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            795860391                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1261859463                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    735511882                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           197291749                       # Number of load instructions
system.switch_cpus.num_mem_refs             276913073                       # number of memory refs
system.switch_cpus.num_store_insts           79621324                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      83333326                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             83333326                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    108958582                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     65976801                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         565595397     60.80%     60.80% # Class of executed instruction
system.switch_cpus.op_class::IntMult         32726488      3.52%     64.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            629218      0.07%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        10461217      1.12%     65.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         6921915      0.74%     66.26% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         2848071      0.31%     66.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        9438877      1.01%     67.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     11357641      1.22%     68.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1588838      0.17%     68.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       11090306      1.19%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           629232      0.07%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead        197291749     21.21%     91.44% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        79621324      8.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          930200273                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2419824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       145703                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4839648                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         145706                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1450480                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       402287                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1079690                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31524                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31524                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1450480                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2236218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2209767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4445985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4445985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    121227392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    119961856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    241189248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               241189248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1482004                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1482004    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1482004                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3826659280                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3791057663                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14037980178                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2377413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       928934                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2998613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            42411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           42411                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2377413                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7259472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7259472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    377148288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              377148288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1507723                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51492736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3927547                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.189025                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3781816     96.29%     96.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 145728      3.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3927547                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2896580412                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5045333040                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     95412224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          95412224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     25815168                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       25815168                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       745408                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             745408                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       201681                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            201681                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     89098629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             89098629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      24106933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            24106933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      24106933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     89098629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           113205562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    403362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1480361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000733012978                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        22584                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        22584                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2695139                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            381031                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     745408                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    201681                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1490816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  403362                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 10455                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            74198                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            72197                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            59931                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            57372                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            67592                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            58064                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            65541                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           164458                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            62537                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            82061                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          154789                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          178847                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          130507                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          108826                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           74090                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           69351                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            27020                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            17772                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            13746                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            14990                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            13634                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            14730                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            19116                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            17412                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            13564                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            21962                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           83386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           45574                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           29010                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           36931                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           15402                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           19086                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 29205313636                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                7401805000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            56962082386                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19728.51                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38478.51                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  884089                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 242654                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                59.72                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               60.16                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1490816                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              403362                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 740400                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 739961                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 20853                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 20961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 22570                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 22583                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 22585                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 22586                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 22587                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 22586                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 22592                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 22596                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 22593                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 22603                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 22604                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 22590                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 22584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 22584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 22584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 22584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   122                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       756953                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   159.265561                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   143.313557                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   103.980596                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        27550      3.64%      3.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       623765     82.40%     86.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        64034      8.46%     94.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        17996      2.38%     96.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         9413      1.24%     98.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6632      0.88%     99.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         6970      0.92%     99.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          365      0.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          228      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       756953                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        22584                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     65.547512                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    62.213553                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    20.922153                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            10      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           84      0.37%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          489      2.17%      2.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1338      5.92%      8.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         2389     10.58%     19.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         3189     14.12%     33.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         3557     15.75%     48.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3425     15.17%     64.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2705     11.98%     76.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1999      8.85%     84.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         1382      6.12%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          908      4.02%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          498      2.21%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          286      1.27%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          155      0.69%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           81      0.36%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           48      0.21%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           20      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159           10      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            8      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        22584                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        22584                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.859325                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.850871                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.533021                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1625      7.20%      7.20% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             107      0.47%      7.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           20709     91.70%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             107      0.47%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              35      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        22584                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              94743104                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 669120                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               25813440                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               95412224                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            25815168                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       88.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       24.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    89.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    24.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.88                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070854766097                       # Total gap between requests
system.mem_ctrls0.avgGap                   1130680.19                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     94743104                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     25813440                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 88473786.337995812297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 24105319.319163057953                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1490816                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       403362                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  56962082386                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24726764629413                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38208.66                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  61301671.03                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   59.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3113803980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1655026065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6147597120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1382856300                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    335467921980                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    128709936960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      561009810885                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       523.886806                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 331383673144                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 703718743369                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2290840440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1217610570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4422180420                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         722552400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    293017857690                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    164455652640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      550659362640                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       514.221265                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 424617485369                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 610484931144                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     94284288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          94284288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     25677568                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       25677568                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       736596                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             736596                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       200606                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            200606                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     88045331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             88045331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      23978438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            23978438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      23978438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     88045331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           112023769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    401208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1463581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000796401582                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        22456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        22456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2669015                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            378953                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     736596                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    200606                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1473192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  401212                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  9611                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            79876                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            74770                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            55096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            56654                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            58431                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            60261                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            57862                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           156581                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            66083                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            82595                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          151516                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          181276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          139314                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           95976                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           79069                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           68221                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            27044                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            17968                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            13780                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            14976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            13450                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            15058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            19048                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            17328                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            13704                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            17690                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           83812                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           45527                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           29670                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           37804                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           15306                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           19016                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 28641924154                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                7317905000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            56084067904                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19569.76                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38319.76                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  876181                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 241754                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.87                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               60.26                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1473192                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              401212                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 732001                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 731580                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 20799                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 20901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 22446                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 22464                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 22459                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 22457                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 22458                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 22458                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 22467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 22469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 22460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 22475                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 22477                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 22460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 22456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 22456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 22456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 22456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   119                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       746826                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   159.802471                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   143.552137                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   104.973608                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        27581      3.69%      3.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       613876     82.20%     85.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        63128      8.45%     94.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        18335      2.46%     96.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         9548      1.28%     98.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6916      0.93%     99.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         6823      0.91%     99.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          386      0.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          233      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       746826                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        22456                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     65.172382                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    61.835265                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    20.852740                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             9      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           92      0.41%      0.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          517      2.30%      2.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         1341      5.97%      8.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         2451     10.91%     19.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3207     14.28%     33.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3544     15.78%     49.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         3359     14.96%     64.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2688     11.97%     76.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1950      8.68%     85.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         1346      5.99%     91.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          871      3.88%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          486      2.16%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          294      1.31%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          152      0.68%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           72      0.32%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           40      0.18%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151           19      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159           11      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        22456                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        22456                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.865203                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.857012                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.524737                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1555      6.92%      6.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             103      0.46%      7.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           20653     91.97%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             104      0.46%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              41      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        22456                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              93669184                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 615104                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               25675584                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               94284288                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            25677568                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       87.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       23.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    88.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    23.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.87                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070856094242                       # Total gap between requests
system.mem_ctrls1.avgGap                   1142609.70                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     93669184                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     25675584                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 87470929.511349096894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 23976585.492905784398                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1473192                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       401212                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  56084067904                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24718015326458                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38069.76                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  61608364.97                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   59.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3111583440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1653842025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6169317000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1370401380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    335453471910                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    128720398560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      561011682795                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       523.888554                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 331429494360                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 703672922153                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2220761340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1180362645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4280651340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         723763440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    286633536210                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    169833501600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      549405245055                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       513.050135                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 438641916838                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 596460499675                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       937820                       # number of demand (read+write) hits
system.l2.demand_hits::total                   937820                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       937820                       # number of overall hits
system.l2.overall_hits::total                  937820                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1482004                       # number of demand (read+write) misses
system.l2.demand_misses::total                1482004                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1482004                       # number of overall misses
system.l2.overall_misses::total               1482004                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 131736550413                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     131736550413                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 131736550413                       # number of overall miss cycles
system.l2.overall_miss_latency::total    131736550413                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2419824                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2419824                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2419824                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2419824                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.612443                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.612443                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.612443                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.612443                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 88890.819737                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88890.819737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88890.819737                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88890.819737                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              402287                       # number of writebacks
system.l2.writebacks::total                    402287                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1482004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1482004                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1482004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1482004                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 119060646010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 119060646010                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 119060646010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 119060646010                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.612443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.612443                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.612443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.612443                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80337.600985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80337.600985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80337.600985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80337.600985                       # average overall mshr miss latency
system.l2.replacements                        1507723                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       526647                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           526647                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       526647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       526647                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       119960                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        119960                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        10887                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10887                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        31524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31524                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2850855528                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2850855528                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        42411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             42411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.743298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90434.447659                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90434.447659                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        31524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2581345925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2581345925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.743298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81885.101034                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81885.101034                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       926933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            926933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1450480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1450480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 128885694885                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 128885694885                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2377413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2377413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.610109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.610109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88857.271307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88857.271307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1450480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1450480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 116479300085                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 116479300085                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.610109                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.610109                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80303.968400                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80303.968400                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     4722013                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1508235                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.130820                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.122184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.170567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   502.707249                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.981850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78941691                       # Number of tag accesses
system.l2.tags.data_accesses                 78941691                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139263487                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860736513                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    834974311                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2835178677                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204366                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    834974311                       # number of overall hits
system.cpu.icache.overall_hits::total      2835178677                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          872                       # number of overall misses
system.cpu.icache.overall_misses::total           872                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    834974311                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2835179549                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    834974311                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2835179549                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    834974311                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2835178677                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           872                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    834974311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2835179549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.935379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2835179549                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3251352.693807                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.935379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      110572003283                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     110572003283                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633437558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    264534298                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        897971856                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633437558                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    264534298                       # number of overall hits
system.cpu.dcache.overall_hits::total       897971856                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2419794                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8523958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6104164                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2419794                       # number of overall misses
system.cpu.dcache.overall_misses::total       8523958                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 144993439947                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 144993439947                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 144993439947                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 144993439947                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    266954092                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    906495814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    266954092                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    906495814                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009064                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009403                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009064                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009403                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59919.745213                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17010.107270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59919.745213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17010.107270                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2065956                       # number of writebacks
system.cpu.dcache.writebacks::total           2065956                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2419794                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2419794                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2419794                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2419794                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 142975331751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 142975331751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 142975331751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 142975331751                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009064                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009064                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002669                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59085.745213                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59085.745213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59085.745213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59085.745213                       # average overall mshr miss latency
system.cpu.dcache.replacements                8523809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453548561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    190582369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       644130930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5768968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2377383                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8146351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 141958787499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 141958787499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    192959752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    652277281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012489                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59712.207709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17426.058305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2377383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2377383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 139976050077                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 139976050077                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003645                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 58878.207709                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58878.207709                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179888997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     73951929                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      253840926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        42411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       377607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3034652448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3034652448                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     73994340                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    254218533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71553.428309                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8036.536526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        42411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        42411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2999281674                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2999281674                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000573                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70719.428309                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70719.428309                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495614                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5663313                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     19158927                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           77                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           30                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          107                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1018314                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1018314                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5663343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     19159034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 33943.800000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9516.953271                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       993294                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       993294                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 33109.800000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33109.800000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5663343                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     19159034                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5663343                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     19159034                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           944813882                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8524065                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.840765                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.634134                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   119.365165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.533727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.466270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30242568289                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30242568289                       # Number of data accesses

---------- End Simulation Statistics   ----------
