TOPLEVEL = Adder
MODULE = adder_test
VERILOG_SOURCES = $(WORKDIR)/gen/Adder.v $(WORKDIR)/gen/DelayElementSim_*.v
include $(shell cocotb-config --makefiles)/Makefile.sim