#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Dec 12 19:06:04 2023
# Process ID: 27508
# Current directory: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23584 C:\Users\22770\Desktop\Low Power FPGA\Project\Final-Project\Final-Project.xpr
# Log file: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/vivado.log
# Journal file: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project\vivado.jou
# Running On: little_handsome, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1510.816 ; gain = 373.250
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'pixel_input' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v:205]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'wr_en' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.neuron2
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {{C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1611.262 ; gain = 78.590
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'pixel_input' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v:214]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'wr_en' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.neuron2
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {{C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1647.137 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 20
[Tue Dec 12 19:24:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Tue Dec 12 19:32:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 12 19:37:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1670.512 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-12 19:39:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-12 19:39:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-12 19:45:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-12 19:45:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CORE_REFRESH_RATE_MS 1000 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-12 19:45:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-12 19:45:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-12 19:45:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-12 19:45:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'pixel_input' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v:214]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'wr_en' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.neuron2
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {{C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2795.742 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'pixel_input' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v:214]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'wr_en' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.neuron2
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {{C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2931.262 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Dec 12 20:01:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Tue Dec 12 20:11:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 12 20:17:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.262 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 20
[Tue Dec 12 23:55:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1

launch_runs impl_1 -jobs 20
[Tue Dec 12 23:56:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/runme.log
[Tue Dec 12 23:56:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 2931.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8310 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2955.352 ; gain = 18.680
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2955.352 ; gain = 18.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2955.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 281 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 236 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3110.508 ; gain = 179.246
open_report: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3508.246 ; gain = 397.426
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Wed Dec 13 00:16:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
report_utilization -name utilization_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3813.023 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:18:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:18:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {max_class} }
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {out1} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {step3_en} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:21:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:21:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:21:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:21:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:21:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:21:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:22:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:22:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:22:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:22:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:22:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:22:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:23:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:23:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:23:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:23:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:23:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:23:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:23:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:23:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-13 00:23:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-13 00:23:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4922.898 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'pixel_input' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v:214]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'wr_en' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.neuron2
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {{C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4922.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Synth 8-11241] undeclared symbol 'rddata_rst_i', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2188]
INFO: [Synth 8-11241] undeclared symbol 'datard_overflow', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2235]
INFO: [Synth 8-11241] undeclared symbol 'datard_underflow', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2236]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6379]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6381]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6412]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6414]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6447]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6449]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6554]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6556]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6589]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6591]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10347]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10349]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10413]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10415]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:450]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 5164.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\22770\Desktop\Low Power FPGA\Final Project\image_example_out1.txt' is read successfully [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:64]
INFO: [Synth 8-6157] synthesizing module 'neuron' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\22770\Desktop\Low Power FPGA\Final Project\weights1_out.txt' is read successfully [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:54]
INFO: [Synth 8-6157] synthesizing module 'relu' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'relu' (0#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'wr_en' does not match port width (1) of module 'relu' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:119]
INFO: [Synth 8-6155] done synthesizing module 'neuron' (0#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'pixel_input' does not match port width (8) of module 'neuron' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:138]
INFO: [Synth 8-6157] synthesizing module 'neuron2' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\22770\Desktop\Low Power FPGA\Final Project\weights2_out.txt' is read successfully [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'neuron2' (0#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v:23]
INFO: [Synth 8-6157] synthesizing module 'dec7seg' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dec7seg' (0#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'clk_div' does not match port width (1) of module 'dec7seg' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:241]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'clk_div' does not match port width (1) of module 'clk_divider' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:245]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1971]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1971]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132173]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132173]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132262]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132262]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_13_ila' has 1033 connections declared, but only 1027 given [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:102]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:245]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut3'. This will prevent further optimization [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:241]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut2'. This will prevent further optimization [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:225]
WARNING: [Synth 8-3917] design top has port dp driven by constant 1
WARNING: [Synth 8-3917] design top has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 0
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[74] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[73] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[72] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[71] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[70] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[69] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[68] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[67] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[66] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[65] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[64] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[63] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[62] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[61] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[60] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[59] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[58] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[57] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[56] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[55] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[54] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[53] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[52] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[51] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[50] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[49] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[48] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[47] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[46] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[45] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[44] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[43] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[42] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[41] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[40] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[39] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[38] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[37] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[36] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[35] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[34] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[33] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[32] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[31] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[30] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[29] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[28] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[27] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[26] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[25] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[24] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[23] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[22] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[21] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[20] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[19] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[18] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[17] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[16] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[15] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[14] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[13] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[12] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[11] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[10] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[9] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[8] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[7] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[6] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[5] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[4] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[3] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[2] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[1] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[0] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_gen_v8_4_6_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[17] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[16] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[15] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[14] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[13] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[12] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[11] in module blk_mem_gen_v8_4_6_blk_mem_gen_prim_wrapper__parameterized3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 5164.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 5164.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 5164.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 37-8] Instance 'ila_core_inst' of a module 'ila_v6_2_13_ila_core' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:1073]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 5164.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer*/din_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer*/dout_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:5]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:5]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/use_probe_debug_circuit_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/capture_qual_ctrl_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/debug_data_in_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*.cfg_data_vec_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/s_dclk_flag_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/ila_clk_flag_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg*" && IS_SEQUENTIAL}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*cfg_data_vec_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*icap_addr_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:55]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:55]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:56]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:56]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS*/I_YESLUT6.I_YES_OREG.O_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_*/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[*]*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:67]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:68]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:70]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:77]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:78]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:79]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:80]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:81]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:82]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:83]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:84]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:85]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:86]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:87]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:88]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:94]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:95]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:96]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:97]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:98]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:99]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/COUNTER.u_count/G_COUNTER[*].U_COUNTER/counter_load_i*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:100]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/COUNTER.u_count/G_COUNTER[*].U_COUNTER/counter_reg[*]" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:100]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:101]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:101]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/ADV_TRIG.u_adv_trig/FLAG*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:102]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:102]
Finished Parsing XDC File [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/constrs_1/new/constrain.xdc]
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/constrs_1/new/constrain.xdc:8]
Finished Parsing XDC File [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/constrs_1/new/constrain.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/constrs_1/new/constrain.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5164.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 5164.121 ; gain = 0.000
138 Infos, 255 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 5164.121 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 01:31:42 2023...
