v 20130925 2
C 38300 65300 1 0 0 spice-directive-1.sym
{
T 38400 65600 5 10 0 1 0 0 1
device=directive
T 38400 65700 5 10 1 1 0 0 1
refdes=A1
T 38300 63700 5 10 1 1 0 0 7
value=.options savecurrents
.control
save all
set color0=rgb:f/f/f
set color1=rgb:0/0/0
dc VS10 -0.01 0.01 0.0001
.endc
}
C 47600 64400 1 180 1 pnp-3.sym
{
T 48500 63900 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 47600 64400 5 10 0 0 180 6 1
model-name=genericPNP
T 47600 64400 5 10 0 0 180 6 1
model=pnp
T 48100 64000 5 10 1 1 180 6 1
refdes=Ql2f
}
N 45900 62100 45900 63400 4
N 42500 61600 45300 61600 4
C 45300 61100 1 0 0 npn-3.sym
{
T 46200 61600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45300 61100 5 10 0 1 0 0 1
model-name=genericNPN
T 45300 61100 5 10 0 0 0 0 1
model=npn
T 45800 61500 5 10 1 1 0 0 1
refdes=Q1f
}
N 45900 60400 45900 61100 4
N 48200 62100 48200 63400 4
N 48200 64400 48200 65600 4
C 48800 61100 1 0 1 npn-3.sym
{
T 47900 61600 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 48800 61100 5 10 0 1 0 6 1
model-name=genericNPN
T 48800 61100 5 10 0 0 0 6 1
model=npn
T 48300 61500 5 10 1 1 0 6 1
refdes=Q2f
}
N 48200 60400 48200 61100 4
N 45900 60400 48200 60400 4
C 46800 65600 1 0 0 vcc-1.sym
{
T 46900 66000 5 10 0 1 0 0 1
netname=vcc
}
N 45900 65600 48200 65600 4
N 48700 62700 49300 62900 4
{
T 49300 62900 5 10 1 1 0 0 1
netname=Vo
}
N 48700 62700 48200 62700 4
C 46500 64400 1 180 0 pnp-3.sym
{
T 45600 63900 5 10 0 0 180 0 1
device=PNP_TRANSISTOR
T 46500 64400 5 10 0 0 180 0 1
model-name=genericPNP
T 46500 64400 5 10 0 0 180 0 1
model=pnp
T 46000 64000 5 10 1 1 180 0 1
refdes=Ql1f
}
N 46700 63900 46700 63300 4
N 46700 63300 45900 63300 4
N 45900 64400 45900 65600 4
N 46500 63900 47600 63900 4
N 48800 61600 50100 61600 4
N 42200 62200 42500 61600 4
{
T 42000 62300 5 10 1 1 0 0 1
netname=Vi
}
B 45300 63000 3700 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46900 64300 9 10 1 0 0 0 2
Current
mirror
B 44900 60800 4300 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46800 61500 9 10 1 0 0 0 2
Differential
pair
C 38800 59600 1 270 0 voltage-3.sym
{
T 39500 59400 5 8 0 1 270 0 1
device=VOLTAGE_SOURCE
T 39300 59200 5 10 1 1 0 0 1
refdes=V1
T 39300 59000 5 10 1 1 0 0 1
value=DC 9V
}
N 39000 58700 40700 58700 4
C 38800 59600 1 0 0 vcc-1.sym
{
T 38900 60000 5 10 0 1 0 0 1
netname=vcc
}
C 38800 58700 1 270 0 voltage-3.sym
{
T 39500 58500 5 8 0 1 270 0 1
device=VOLTAGE_SOURCE
T 39300 58300 5 10 1 1 0 0 1
refdes=V2
T 39300 58100 5 10 1 1 0 0 1
value=DC 9V
}
C 39200 57800 1 180 0 vee-1.sym
{
T 39200 57800 5 10 0 0 0 0 1
netname=vee
}
N 40700 59600 41000 59900 4
{
T 41100 59900 5 10 1 1 0 0 1
netname=Vi
}
C 40600 57500 1 0 0 gnd-1.sym
{
T 40500 57500 5 10 1 1 0 0 1
netname=0
}
N 40700 57800 40700 58700 4
T 37400 59100 9 10 1 0 0 0 1
Power supply
C 47200 58000 1 180 0 vee-1.sym
{
T 47200 58000 5 10 0 0 0 0 1
netname=vee
}
C 50000 60800 1 0 0 gnd-1.sym
{
T 49900 60800 5 10 1 1 0 0 1
netname=0
}
N 50100 61600 50100 61100 4
C 40500 59600 1 270 0 voltage-3.sym
{
T 41200 59400 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 40500 59600 5 10 0 0 0 0 1
value=0 SIN (0 0.01 2  0 0 0) 
T 40500 59600 5 10 0 0 0 0 1
comment=SIN (Vo Va Freq Td Df Phase)
T 41000 59100 5 10 1 1 0 0 1
refdes=VS10
}
C 47100 59400 1 90 1 resistor-2.sym
{
T 46750 59000 5 10 0 0 90 6 1
device=RESISTOR
T 47200 59000 5 10 1 1 180 6 1
value=100k
T 47200 58800 5 10 1 1 180 6 1
refdes=RL
}
N 47000 59400 47000 60400 4
N 47000 58500 47000 58000 4
T 41100 66600 9 10 1 0 0 0 1
Dove finalmente si capisce che con Vee non c'Ã¨ bisogno di fare il biasing dei transistor
