 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : or1200_top
Version: M-2016.12-SP2
Date   : Wed Jul  4 11:50:58 2018
****************************************


  Startpoint: dbg_stb_i (input port clocked by CLK)
  Endpoint: or1200_du_dbg_ack_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dbg_stb_i (in)                                          0.00       0.00 f
  or1200_du_dbg_ack_reg/D (DFFRPQ_X1M_A9TH)               0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  or1200_du_dbg_ack_reg/CK (DFFRPQ_X1M_A9TH)              0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


1
