set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/openlane/pdks/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/openlane/pdks/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/workspace/digital/designs/Radio"
set ::env(DESIGN_NAME) "radio"
set ::env(VERILOG_FILES) "/workspace/designs/radio/src/radio.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10"
set ::env(SYNTH_ELABORATE_ONLY) "0"
set ::env(TOP_MODULE) "radio"
set ::env(CONSTRAINTS) "/workspace/designs/radio/constraints.sdc"
set ::env(STD_CELL_LIBRARY_OPT) "sky130_fd_sc_hd"
set ::env(PDK_ROOT) "/openlane/pdks"
set ::env(GDS) "/workspace/gds"
set ::env(GPL_CELL_PADDING) "1"
set ::env(OUTPUT_CAP_LOAD) "0"
