{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:u5HHmVD_uO8C", "title": "Soc-mpi: A flexible message passing library for multiprocessor systems-on-chips", "published_by": "2008 International Conference on Reconfigurable Computing and FPGAs, 187-192, 2008", "authors": ["P Mahr", "C L\u00f6rchner", "H Ishebabi", "C Bobda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6688989637068833619", "cited_by": 66.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:u-x6o8ySG0sC", "title": "High-level modelling and exploration of coarse-grained re-configurable architectures", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 1334\u00a0\u2026, 2008", "authors": ["A Chattopadhyay", "X Chen", "H Ishebabi", "R Leupers", "G Ascheid", "H Meyr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3156022838995300872", "cited_by": 38.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:UebtZRa9Y70C", "title": "Reconfigurable computing system and method of developing application for deployment on the same", "published_by": "US Patent 8,364,946, 2013", "authors": ["H Ishebabi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18315620976212949938", "cited_by": 36.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:d1gkVwhDpl0C", "title": "Answer set versus integer linear programming for automatic synthesis of multiprocessor systems from real-time parallel programs", "published_by": "International Journal of Reconfigurable Computing 2009, 1-11, 2009", "authors": ["H Ishebabi", "P Mahr", "C Bobda", "M Gebser", "T Schaub"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6156284712386518699", "cited_by": 32.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:9yKSN-GCB0IC", "title": "Automated architecture synthesis for parallel programs on FPGA multiprocessor systems", "published_by": "Microprocessors and Microsystems 33 (1), 63-71, 2009", "authors": ["H Ishebabi", "C Bobda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6451389715329694197", "cited_by": 29.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:UeHWp8X0CEIC", "title": "Design of application specific processors for the cached FFT algorithm", "published_by": "2006 IEEE International Conference on Acoustics Speech and Signal Processing\u00a0\u2026, 2006", "authors": ["O Atak", "A Atalar", "E Arikan", "H Ishebabi", "D Kammler", "G Ascheid", "H Meyr", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5722469396171860368", "cited_by": 20.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:qjMakFHDy7sC", "title": "Automatic low power optimizations during ADL-driven ASIP design", "published_by": "2006 International Symposium on VLSI Design, Automation and Test, 1-4, 2006", "authors": ["A Chattopadhyay", "D Kammler", "EM Witte", "O Schliebusch", "H Ishebabi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5662971841726433485", "cited_by": 18.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:2osOgNQ5qMEC", "title": "Automatic ADL-based operand isolation for embedded processors", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 1, 1-6, 2006", "authors": ["A Chattopadhyay", "B Geukes", "D Kammler", "EM Witte", "O Schliebusch", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14423158151354840567", "cited_by": 17.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:Se3iqnhoufwC", "title": "System and Method for Multiple Product and Price Discovery", "published_by": "US Patent App. 14/138,096, 2014", "authors": ["H Ishebabi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13769300787282844701", "cited_by": 12.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:IjCSPb-OGe4C", "title": "FFT processor: A case study in ASIP development", "published_by": "IST Mobile Summit, 2005", "authors": ["M Nicola", "G Masera", "M Zamboni", "H Ishebabi", "D Kammler", "G Ascheid", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5223565075777983202", "cited_by": 11.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:Y0pCki6q_DkC", "title": "Application of ASP for automatic synthesis of flexible multiprocessor systems from parallel programs", "published_by": "Logic Programming and Nonmonotonic Reasoning: 10th International Conference\u00a0\u2026, 2009", "authors": ["H Ishebabi", "P Mahr", "C Bobda", "M Gebser", "T Schaub"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6931558768517135922", "cited_by": 8.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:Tyk-4Ss8FVUC", "title": "Automatic synthesis of multiprocessor systems from parallel programs under preemptive scheduling", "published_by": "2008 International Conference on Reconfigurable Computing and FPGAs, 19-24, 2008", "authors": ["H Ishebabi", "P Mahr", "C Bobda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5815742643527947536", "cited_by": 7.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:zYLM7Y9cAGgC", "title": "An efficient parallelization technique for high throughput FFT-ASIPs", "published_by": "2006 IEEE International Symposium on Circuits and Systems, 4 pp., 2006", "authors": ["H Ishebabi", "G Ascheid", "H Meyr", "O Atak", "A Atalar", "E Arikan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17930062624653902672", "cited_by": 7.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:W7OEmFMy1HYC", "title": "Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 7 (4), 1-31, 2008", "authors": ["A Chattopadhyay", "H Ishebabi", "X Chen", "Z Rakosi", "K Karuri", "D Kammler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17606253864970461583", "cited_by": 6.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:0EnyYjriUFMC", "title": "High-level synthesis of on-chip multiprocessor architectures based on answer set programming", "published_by": "Journal of Parallel and Distributed Computing 117, 161-179, 2018", "authors": ["C Bobda", "F Yonga", "M Gebser", "H Ishebabi", "T Schaub"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6941202949915582832", "cited_by": 5.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:YsMSGLbcyi4C", "title": "Makespan minimization in automatic synthesis of multiprocessor systems from parallel programs", "published_by": "2008 International Conference on Field-Programmable Technology, 281-284, 2008", "authors": ["H Ishebabi", "P Mahr", "C Bobda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14497035880225819563", "cited_by": 5.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:eQOLeE2rZwMC", "title": "Heuristics for flexible CMP synthesis", "published_by": "IEEE Transactions on Computers 59 (8), 1091-1104, 2010", "authors": ["H Ishebabi", "C Bobda"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12012091331167673410", "cited_by": 4.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:8k81kl-MbHgC", "title": "MeXT: A flow for multiprocessor exploration", "published_by": "2019 IEEE High Performance Extreme Computing Conference (HPEC), 1-7, 2019", "authors": ["C Bobda", "H Ishebabi", "P Mahr", "JM Mbongue", "SK Saha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3009633375455205370", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:WF5omc3nYNoC", "title": "Architecture synthesis for adaptive multiprocessor systems on chip", "published_by": "Universit\u00e4t Potsdam, 2010", "authors": ["H Ishebabi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4183358416774222155", "cited_by": 2.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&citation_for_view=_3bDtx4AAAAJ:ufrVoPGSRksC", "title": "Application-driven architecture synthesis of on-chip multiprocessor systems", "published_by": "2010 International Conference on High Performance Computing & Simulation\u00a0\u2026, 2010", "authors": ["C Bobda", "P Mahr", "B Andres", "H Ishebabi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8896197069985237975", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&cstart=20&pagesize=80&citation_for_view=_3bDtx4AAAAJ:hqOjcs7Dif8C", "title": "Method and system for multi-mode instruction-level streaming", "published_by": "US Patent App. 13/593,207, 2013", "authors": ["H Ishebabi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&cstart=20&pagesize=80&citation_for_view=_3bDtx4AAAAJ:LkGwnXOMwfcC", "title": "PinHaT\u2013A Tool for the automatic generation of Multiprocessor Systems-on-Chip", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=_3bDtx4AAAAJ&cstart=20&pagesize=80&citation_for_view=_3bDtx4AAAAJ:_FxGoFyzp5QC", "title": "PinHaT: Platform-independent Hardware Generation Tool", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["327", "10", "10"], "Since 2018": ["85", "5", "2"]}, "chart": {"2006": 5, "2007": 9, "2008": 14, "2009": 23, "2010": 22, "2011": 30, "2012": 22, "2013": 23, "2014": 28, "2015": 29, "2016": 20, "2017": 12, "2018": 18, "2019": 16, "2020": 16, "2021": 10, "2022": 14, "2023": 11}}, "co_authors": [], "interests": ["High Performance Computing", "Embedded Systems", "Combinatorial Optimizations"], "link": "https://scholar.google.com/citations?hl=en&user=_3bDtx4AAAAJ", "name": "Harold Ishebabi", "affiliates": [], "last_updated": "2023/10/31 20:28"}