
*** Running vivado
    with args -log interpolator.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source interpolator.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source interpolator.tcl -notrace
Command: link_design -top interpolator -part xc7a50tcsg325-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2899 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a50tcsg325-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.srcs/constrs_1/imports/new/interpolator_8b_constraints.xdc]
Finished Parsing XDC File [/home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.srcs/constrs_1/imports/new/interpolator_8b_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 01:34:44 ; elapsed = 01:35:49 . Memory (MB): peak = 1994.680 ; gain = 810.293 ; free physical = 130 ; free virtual = 63533
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2026.695 ; gain = 32.016 ; free physical = 125 ; free virtual = 63529

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e8bbe95e

Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 2579.500 ; gain = 552.805 ; free physical = 109 ; free virtual = 62965

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e8bbe95e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2579.500 ; gain = 0.000 ; free physical = 279 ; free virtual = 63140
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e8bbe95e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2579.500 ; gain = 0.000 ; free physical = 277 ; free virtual = 63139
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e8bbe95e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 2579.500 ; gain = 0.000 ; free physical = 256 ; free virtual = 63118
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e8bbe95e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2579.500 ; gain = 0.000 ; free physical = 275 ; free virtual = 63138
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e8bbe95e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 2579.500 ; gain = 0.000 ; free physical = 276 ; free virtual = 63138
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e8bbe95e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:56 . Memory (MB): peak = 2579.500 ; gain = 0.000 ; free physical = 274 ; free virtual = 63136
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2579.500 ; gain = 0.000 ; free physical = 274 ; free virtual = 63136
Ending Logic Optimization Task | Checksum: e8bbe95e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:59 . Memory (MB): peak = 2579.500 ; gain = 0.000 ; free physical = 271 ; free virtual = 63133

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e8bbe95e

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2579.500 ; gain = 0.000 ; free physical = 271 ; free virtual = 63135

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e8bbe95e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.500 ; gain = 0.000 ; free physical = 271 ; free virtual = 63134
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:19 . Memory (MB): peak = 2579.500 ; gain = 584.820 ; free physical = 271 ; free virtual = 63135
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2611.516 ; gain = 0.000 ; free physical = 264 ; free virtual = 63135
INFO: [Common 17-1381] The checkpoint '/home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.runs/impl_3/interpolator_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:12 ; elapsed = 00:02:04 . Memory (MB): peak = 2611.516 ; gain = 32.016 ; free physical = 181 ; free virtual = 63098
INFO: [runtcl-4] Executing : report_drc -file interpolator_drc_opted.rpt -pb interpolator_drc_opted.pb -rpx interpolator_drc_opted.rpx
Command: report_drc -file interpolator_drc_opted.rpt -pb interpolator_drc_opted.pb -rpx interpolator_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.runs/impl_3/interpolator_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 2659.539 ; gain = 48.023 ; free physical = 120 ; free virtual = 63028
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2659.539 ; gain = 0.000 ; free physical = 155 ; free virtual = 63051
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d047f666

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2659.539 ; gain = 0.000 ; free physical = 155 ; free virtual = 63051
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2659.539 ; gain = 0.000 ; free physical = 147 ; free virtual = 63043

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'PIX_CNT_DISPLAY/t_cnt[2]_i_2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	CONVERTER_CNT_DISPLAY/t_cnt_reg[0] {FDCE}
	CONVERTER_CNT_DISPLAY/t_cnt_reg[1] {FDCE}
	CONVERTER_CNT_DISPLAY/t_cnt_reg[2] {FDCE}
ERROR: [Place 30-640] Place Check : This design requires more Register as Flip Flop cells than are available in the target device. This design requires 74942 of such cell types but only 65200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.
ERROR: [Place 30-640] Place Check : This design requires more Slice Registers cells than are available in the target device. This design requires 74943 of such cell types but only 65200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.
ERROR: [Place 30-640] Place Check : This design requires more Slice LUTs cells than are available in the target device. This design requires 99149 of such cell types but only 32600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.
ERROR: [Place 30-640] Place Check : This design requires more LUT as Logic cells than are available in the target device. This design requires 99149 of such cell types but only 32600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.
ERROR: [Place 30-640] Place Check : This design requires more FDRE cells than are available in the target device. This design requires 74880 of such cell types but only 65650 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.
ERROR: [Place 30-640] Place Check : This design requires more LUT6 cells than are available in the target device. This design requires 35900 of such cell types but only 32600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1126707f6

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2666.320 ; gain = 6.781 ; free physical = 113 ; free virtual = 62837
Phase 1 Placer Initialization | Checksum: 1126707f6

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2666.320 ; gain = 6.781 ; free physical = 112 ; free virtual = 62837
ERROR: [Place 30-99] Placer failed with error: 'Implementation Feasibility check failed, Please see the previously displayed individual error or warning messages for more details.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 1126707f6

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2666.320 ; gain = 6.781 ; free physical = 112 ; free virtual = 62837
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 8 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Fri Aug 16 12:02:32 2024...
