Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Mar  9 20:47:49 2024
| Host         : mariolima-CREF-XX running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TestBlockDesign_wrapper_timing_summary_routed.rpt -pb TestBlockDesign_wrapper_timing_summary_routed.pb -rpx TestBlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TestBlockDesign_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.516        0.000                      0                   39        0.120        0.000                      0                   39        2.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
sys_clock                             {0.000 4.000}        8.000           125.000         
  clk_out1_TestBlockDesign_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_TestBlockDesign_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_TestBlockDesign_clk_wiz_0        7.516        0.000                      0                   39        0.120        0.000                      0                   39        4.020        0.000                       0                    28  
  clkfbout_TestBlockDesign_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk_out1_TestBlockDesign_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                              clk_out1_TestBlockDesign_clk_wiz_0                                      
(none)                              clkfbout_TestBlockDesign_clk_wiz_0                                      
(none)                                                                  clk_out1_TestBlockDesign_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TestBlockDesign_clk_wiz_0
  To Clock:  clk_out1_TestBlockDesign_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@10.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.518ns (28.417%)  route 1.305ns (71.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.749    -0.609    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.091 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.305     1.214    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/lpf_int
    SLICE_X42Y19         FDSE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.568     8.737    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X42Y19         FDSE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/Core_reg/C
                         clock pessimism              0.588     9.325    
                         clock uncertainty           -0.072     9.253    
    SLICE_X42Y19         FDSE (Setup_fdse_C_S)       -0.524     8.729    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@10.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.518ns (28.417%)  route 1.305ns (71.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.749    -0.609    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.091 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.305     1.214    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/lpf_int
    SLICE_X42Y19         FDSE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.568     8.737    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X42Y19         FDSE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.588     9.325    
                         clock uncertainty           -0.072     9.253    
    SLICE_X42Y19         FDSE (Setup_fdse_C_S)       -0.524     8.729    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@10.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.606ns (29.270%)  route 1.464ns (70.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.745    -0.613    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.157 f  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_dec_reg[2]/Q
                         net (fo=1, routed)           0.941     0.784    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_dec_reg_n_0_[2]
    SLICE_X41Y29         LUT2 (Prop_lut2_I1_O)        0.150     0.934 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_i_1/O
                         net (fo=1, routed)           0.523     1.457    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_i_1_n_0
    SLICE_X41Y30         FDSE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.568     8.737    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y30         FDSE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_reg/C
                         clock pessimism              0.588     9.325    
                         clock uncertainty           -0.072     9.253    
    SLICE_X41Y30         FDSE (Setup_fdse_C_D)       -0.269     8.984    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@10.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.752ns (72.562%)  route 0.662ns (27.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.750    -0.608    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y34         SRL16E                                       r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     1.020 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.662     1.682    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/Q
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124     1.806 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.806    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.572     8.741    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.626     9.367    
                         clock uncertainty           -0.072     9.295    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077     9.372    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@10.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.518ns (30.451%)  route 1.183ns (69.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.749    -0.609    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.091 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.183     1.092    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/lpf_int
    SLICE_X40Y20         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.568     8.737    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X40Y20         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.588     9.325    
                         clock uncertainty           -0.072     9.253    
    SLICE_X40Y20         FDRE (Setup_fdre_C_R)       -0.429     8.824    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@10.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.580ns (33.537%)  route 1.149ns (66.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.744    -0.614    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X40Y20         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.158 f  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.351    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.124     0.475 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.640     1.115    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.568     8.737    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.626     9.363    
                         clock uncertainty           -0.072     9.291    
    SLICE_X40Y19         FDRE (Setup_fdre_C_R)       -0.429     8.862    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@10.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.580ns (33.537%)  route 1.149ns (66.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.744    -0.614    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X40Y20         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.158 f  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.351    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.124     0.475 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.640     1.115    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.568     8.737    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.626     9.363    
                         clock uncertainty           -0.072     9.291    
    SLICE_X40Y19         FDRE (Setup_fdre_C_R)       -0.429     8.862    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@10.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.580ns (33.537%)  route 1.149ns (66.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.744    -0.614    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X40Y20         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.158 f  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.351    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.124     0.475 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.640     1.115    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.568     8.737    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.626     9.363    
                         clock uncertainty           -0.072     9.291    
    SLICE_X40Y19         FDRE (Setup_fdre_C_R)       -0.429     8.862    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@10.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.580ns (33.537%)  route 1.149ns (66.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.744    -0.614    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X40Y20         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.158 f  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.351    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.124     0.475 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.640     1.115    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.568     8.737    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.626     9.363    
                         clock uncertainty           -0.072     9.291    
    SLICE_X40Y19         FDRE (Setup_fdre_C_R)       -0.429     8.862    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@10.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.580ns (33.537%)  route 1.149ns (66.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.744    -0.614    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X40Y20         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.158 f  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.351    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.124     0.475 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.640     1.115    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.568     8.737    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.626     9.363    
                         clock uncertainty           -0.072     9.291    
    SLICE_X40Y19         FDRE (Setup_fdre_C_R)       -0.429     8.862    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  7.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589    -0.471    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.067    -0.263    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.045    -0.218 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.218    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.707    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.248    -0.458    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120    -0.338    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589    -0.471    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.275    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.707    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.471    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.075    -0.396    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589    -0.471    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.128    -0.203    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/p_3_in6_in
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.707    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.060    -0.398    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.474    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y30         FDSE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.333 f  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.136    -0.197    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/Bsr_out
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.045    -0.152 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1/O
                         net (fo=1, routed)           0.000    -0.152    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ_n_0
    SLICE_X41Y29         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.852    -0.711    TestBlockDesign_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X41Y29         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                         clock pessimism              0.249    -0.461    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.091    -0.370    TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589    -0.471    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.224    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.707    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.235    -0.471    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.017    -0.454    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.217%)  route 0.157ns (45.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.474    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.157    -0.176    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.045    -0.131 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.131    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.853    -0.710    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.235    -0.474    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.092    -0.382    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.947%)  route 0.172ns (48.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.474    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X40Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.172    -0.161    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt[0]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.045    -0.116 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.116    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/pr_dec0__0
    SLICE_X41Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.853    -0.710    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y19         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_dec_reg[1]/C
                         clock pessimism              0.248    -0.461    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.092    -0.369    TestBlockDesign_i/rst_clk_wiz_100M/U0/SEQ/bsr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.246ns (66.533%)  route 0.124ns (33.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589    -0.471    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.323 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.200    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_2_in3_in
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.098    -0.102 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.102    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.707    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.248    -0.458    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092    -0.366    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589    -0.471    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.323 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.193    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/p_2_in3_in
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.707    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism              0.235    -0.471    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)        -0.001    -0.472    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_TestBlockDesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns - clk_out1_TestBlockDesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.770%)  route 0.179ns (52.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589    -0.471    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.179    -0.128    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/p_1_in4_in
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.707    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.235    -0.471    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.063    -0.408    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TestBlockDesign_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   TestBlockDesign_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y29     TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y34     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y34     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y34     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y34     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y33     TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TestBlockDesign_clk_wiz_0
  To Clock:  clkfbout_TestBlockDesign_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TestBlockDesign_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   TestBlockDesign_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_TestBlockDesign_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.587ns  (logic 0.938ns (36.278%)  route 1.648ns (63.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  reset_rtl_IBUF_inst/O
                         net (fo=2, routed)           1.648     2.587    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.572    -1.259    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.168ns (19.925%)  route 0.673ns (80.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    P16                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  reset_rtl_IBUF_inst/O
                         net (fo=2, routed)           0.673     0.841    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.707    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X43Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_TestBlockDesign_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_temp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.778ns  (logic 3.069ns (53.107%)  route 2.710ns (46.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.744    -0.614    TestBlockDesign_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X41Y29         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.158 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           2.710     2.551    out_temp_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.613     5.164 r  out_temp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.164    out_temp[0]
    T19                                                               r  out_temp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_temp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.271ns (62.250%)  route 0.771ns (37.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.475    TestBlockDesign_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X41Y29         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.771     0.436    out_temp_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         1.130     1.566 r  out_temp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.566    out_temp[0]
    T19                                                               r  out_temp[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_TestBlockDesign_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_TestBlockDesign_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_TestBlockDesign_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.777    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.219 f  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.541    TestBlockDesign_i/clk_wiz/inst/clkfbout_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.642 f  TestBlockDesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.305    TestBlockDesign_i/clk_wiz/inst/clkfbout_buf_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_TestBlockDesign_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    TestBlockDesign_i/clk_wiz/inst/clkfbout_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  TestBlockDesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    TestBlockDesign_i/clk_wiz/inst/clkfbout_buf_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_TestBlockDesign_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.124ns (8.615%)  route 1.315ns (91.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.315     1.315    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.124     1.439 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.439    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.572    -1.259    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TestBlockDesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.045ns (7.662%)  route 0.542ns (92.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 f  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.542     0.542    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.045     0.587 r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.587    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TestBlockDesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TestBlockDesign_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  TestBlockDesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    TestBlockDesign_i/clk_wiz/inst/clk_in1_TestBlockDesign_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  TestBlockDesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    TestBlockDesign_i/clk_wiz/inst/clk_out1_TestBlockDesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  TestBlockDesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.707    TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y33         FDRE                                         r  TestBlockDesign_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





