#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 13 12:41:54 2024
# Process ID: 13168
# Current directory: C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/mult_hw/xsim_script.tcl}
# Log file: C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/xsim.log
# Journal file: C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog\xsim.jou
# Running On: DESKTOP-4NIJAH2, OS: Windows, CPU Frequency: 3610 MHz, CPU Physical cores: 12, Host memory: 34175 MB
#-----------------------------------------------------------
source xsim.dir/mult_hw/xsim_script.tcl
# xsim {mult_hw} -view {{mult_hw_dataflow_ana.wcfg}} -tclbatch {mult_hw.tcl} -protoinst {mult_hw.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file mult_hw.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mult_hw_top/AESL_inst_mult_hw//AESL_inst_mult_hw_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mult_hw_top/AESL_inst_mult_hw/grp_mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_108/grp_mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_108_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mult_hw_top/AESL_inst_mult_hw/grp_mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_119/grp_mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_119_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mult_hw_top/AESL_inst_mult_hw/grp_mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_128/grp_mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_128_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mult_hw_top/AESL_inst_mult_hw/grp_mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9_fu_135/grp_mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9_fu_135_activity
Time resolution is 1 ps
open_wave_config mult_hw_dataflow_ana.wcfg
source mult_hw.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_mult_hw_top/AESL_inst_mult_hw/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set in1__in2__out_r_group [add_wave_group in1__in2__out_r(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $in1__in2__out_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $in1__in2__out_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $in1__in2__out_r_group]
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in1__in2__out_r_group [add_wave_group in1__in2__out_r(axi_slave) -into $cinputgroup]
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_BRESP -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_BREADY -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_BVALID -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_RRESP -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_RDATA -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_RREADY -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_RVALID -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_ARREADY -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_ARVALID -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_ARADDR -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_WSTRB -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_WDATA -into $in1__in2__out_r_group -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_WREADY -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_WVALID -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_AWREADY -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_AWVALID -into $in1__in2__out_r_group -color #ffff00 -radix hex
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/s_axi_control_AWADDR -into $in1__in2__out_r_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_start -into $blocksiggroup
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_done -into $blocksiggroup
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_idle -into $blocksiggroup
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_mult_hw_top/AESL_inst_mult_hw/ap_clk -into $clockgroup
## save_wave_config mult_hw.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "5415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5475 ns : File "C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw.autotb.v" Line 491
## quit
INFO: [Common 17-206] Exiting xsim at Wed Nov 13 12:41:58 2024...
