[09/08 12:27:09      0s] 
[09/08 12:27:09      0s] Cadence Innovus(TM) Implementation System.
[09/08 12:27:09      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/08 12:27:09      0s] 
[09/08 12:27:09      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[09/08 12:27:09      0s] Options:	-log ./log/PD1_20250908_122708.log 
[09/08 12:27:09      0s] Date:		Mon Sep  8 12:27:09 2025
[09/08 12:27:09      0s] Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.33.2.el9_6.x86_64) (20cores*28cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[09/08 12:27:09      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[09/08 12:27:09      0s] 
[09/08 12:27:09      0s] License:
[09/08 12:27:09      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[09/08 12:27:09      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/08 12:27:22     20s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[09/08 12:27:24     22s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/08 12:27:24     22s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[09/08 12:27:24     22s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/08 12:27:24     22s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[09/08 12:27:24     22s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[09/08 12:27:24     22s] @(#)CDS: CPE v20.10-p006
[09/08 12:27:24     22s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/08 12:27:24     22s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[09/08 12:27:24     22s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[09/08 12:27:24     22s] @(#)CDS: RCDB 11.15.0
[09/08 12:27:24     22s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[09/08 12:27:24     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b.

[09/08 12:27:24     22s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[09/08 12:27:25     22s] 
[09/08 12:27:25     22s] **INFO:  MMMC transition support version v31-84 
[09/08 12:27:25     22s] 
[09/08 12:27:25     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/08 12:27:25     22s] <CMD> suppressMessage ENCEXT-2799
[09/08 12:27:25     23s] <CMD> win
[09/08 12:27:48     25s] <CMD> is_common_ui_mode
[09/08 12:27:48     25s] <CMD> restoreDesign /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat croc_chip
[09/08 12:27:48     25s] #% Begin load design ... (date=09/08 12:27:48, mem=672.0M)
[09/08 12:27:48     25s] Set Default Input Pin Transition as 0.1 ps.
[09/08 12:27:48     25s] Loading design 'croc_chip' saved by 'Innovus' '20.10-p004_1' on 'Tue Sep 2 23:24:48 2025'.
[09/08 12:27:49     26s] % Begin Load MMMC data ... (date=09/08 12:27:49, mem=674.1M)
[09/08 12:27:49     26s] % End Load MMMC data ... (date=09/08 12:27:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=674.4M, current mem=674.4M)
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_tech.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_stdcell_weltap.lef ...
[09/08 12:27:49     26s] Set DBUPerIGU to M1 pitch 480.
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io_notracks.lef ...
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io.lef ...
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-58' for more detail.
[09/08 12:27:49     26s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[09/08 12:27:49     26s] To increase the message display limit, refer to the product command reference manual.
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/bondpad_70x70.lef ...
[09/08 12:27:49     26s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[09/08 12:27:49     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 12:27:49     26s] Type 'man IMPLF-61' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-200' for more detail.
[09/08 12:27:49     26s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[09/08 12:27:49     26s] To increase the message display limit, refer to the product command reference manual.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 12:27:49     26s] Type 'man IMPLF-201' for more detail.
[09/08 12:27:49     26s] 
[09/08 12:27:49     26s] viaInitial starts at Mon Sep  8 12:27:49 2025
viaInitial ends at Mon Sep  8 12:27:49 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[09/08 12:27:49     26s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/viewDefinition.tcl
[09/08 12:27:49     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib' ...
[09/08 12:27:49     26s] Read 78 cells in library 'sg13g2_stdcell_slow_1p08V_125C' 
[09/08 12:27:49     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib' ...
[09/08 12:27:49     26s] Read 14 cells in library 'sg13g2_io_slow_1p35V_3p0V_125C' 
[09/08 12:27:49     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib' ...
[09/08 12:27:49     26s] Read 14 cells in library 'sg13g2_io_slow_1p08V_3p0V_125C' 
[09/08 12:27:49     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 12:27:49     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 12:27:49     26s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 12:27:49     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 12:27:49     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 12:27:49     26s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 12:27:49     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/08 12:27:49     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[09/08 12:27:49     26s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C' 
[09/08 12:27:49     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 12:27:49     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 12:27:49     26s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C' 
[09/08 12:27:49     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 12:27:49     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 12:27:49     26s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C' 
[09/08 12:27:49     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 12:27:49     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 12:27:49     26s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 12:27:49     26s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 12:27:49     26s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 12:27:49     27s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 12:27:49     27s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C' 
[09/08 12:27:50     27s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C' 
[09/08 12:27:50     27s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[09/08 12:27:50     27s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib' ...
[09/08 12:27:50     27s] Read 14 cells in library 'sg13g2_io_fast_1p32V_3p6V_m40C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib' ...
[09/08 12:27:50     27s] Read 14 cells in library 'sg13g2_io_fast_1p65V_3p6V_m40C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 12:27:50     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 12:27:50     27s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C' 
[09/08 12:27:50     27s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 12:27:50     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 12:27:50     28s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 12:27:50     28s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:01.0, peak res=738.2M, current mem=693.8M)
[09/08 12:27:50     28s] *** End library_loading (cpu=0.03min, real=0.02min, mem=37.4M, fe_cpu=0.47min, fe_real=0.68min, fe_mem=720.8M) ***
[09/08 12:27:50     28s] % Begin Load netlist data ... (date=09/08 12:27:50, mem=693.1M)
[09/08 12:27:50     28s] *** Begin netlist parsing (mem=720.8M) ***
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/08 12:27:50     28s] Type 'man IMPVL-159' for more detail.
[09/08 12:27:50     28s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/08 12:27:50     28s] To increase the message display limit, refer to the product command reference manual.
[09/08 12:27:50     28s] Created 102 new cells from 26 timing libraries.
[09/08 12:27:50     28s] Reading netlist ...
[09/08 12:27:50     28s] Backslashed names will retain backslash and a trailing blank character.
[09/08 12:27:50     28s] Reading verilogBinary netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.v.bin'
[09/08 12:27:50     28s] Reading binary database version 2 in 1-threaded mode
[09/08 12:27:51     28s] 
[09/08 12:27:51     28s] *** Memory Usage v#1 (Current mem = 737.844M, initial mem = 273.906M) ***
[09/08 12:27:51     28s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=737.8M) ***
[09/08 12:27:51     28s] % End Load netlist data ... (date=09/08 12:27:51, total cpu=0:00:00.2, real=0:00:01.0, peak res=713.4M, current mem=713.4M)
[09/08 12:27:51     28s] Set top cell to croc_chip.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 12:27:51     28s] Type 'man IMPTS-282' for more detail.
[09/08 12:27:51     28s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[09/08 12:27:51     28s] To increase the message display limit, refer to the product command reference manual.
[09/08 12:27:51     28s] Hooked 232 DB cells to tlib cells.
[09/08 12:27:51     28s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=725.7M, current mem=725.7M)
[09/08 12:27:51     28s] 1 empty module found.
[09/08 12:27:51     28s] Starting recursive module instantiation check.
[09/08 12:27:51     28s] No recursion found.
[09/08 12:27:51     28s] Building hierarchical netlist for Cell croc_chip ...
[09/08 12:27:51     28s] *** Netlist is unique.
[09/08 12:27:51     28s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[09/08 12:27:51     28s] ** info: there are 329 modules.
[09/08 12:27:51     28s] ** info: there are 43966 stdCell insts.
[09/08 12:27:51     28s] ** info: there are 64 Pad insts.
[09/08 12:27:51     28s] ** info: there are 2 macros.
[09/08 12:27:51     28s] 
[09/08 12:27:51     28s] *** Memory Usage v#1 (Current mem = 797.758M, initial mem = 273.906M) ***
[09/08 12:27:51     28s] *info: set bottom ioPad orient R0
[09/08 12:27:51     28s] Initializing I/O assignment ...
[09/08 12:27:51     28s] Adjusting Core to Bottom to: 168.1800.
[09/08 12:27:51     28s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/08 12:27:51     28s] Type 'man IMPFP-3961' for more detail.
[09/08 12:27:51     28s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/08 12:27:51     28s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/08 12:27:51     28s] Set Default Net Delay as 1000 ps.
[09/08 12:27:51     28s] Set Default Net Load as 0.5 pF. 
[09/08 12:27:51     28s] Set Default Input Pin Transition as 0.1 ps.
[09/08 12:27:51     29s] Loading preference file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/gui.pref.tcl ...
[09/08 12:27:51     29s] ##  Process: 130           (User Set)               
[09/08 12:27:51     29s] ##     Node: (not set)                           
[09/08 12:27:51     29s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/08 12:27:51     29s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/08 12:27:51     29s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/08 12:27:51     29s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/08 12:27:51     29s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/08 12:27:51     29s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/08 12:27:51     29s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[09/08 12:27:51     29s] Type 'man IMPOPT-3602' for more detail.
[09/08 12:27:51     29s] Effort level <high> specified for reg2reg path_group
[09/08 12:27:51     29s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[09/08 12:27:51     29s] Type 'man IMPOPT-3602' for more detail.
[09/08 12:27:51     29s] Effort level <low> specified for reg2out path_group
[09/08 12:27:51     29s] **WARN: (IMPOPT-3602):	The specified path group name reg2mem is not defined.
[09/08 12:27:51     29s] Type 'man IMPOPT-3602' for more detail.
[09/08 12:27:51     29s] Effort level <high> specified for reg2mem path_group
[09/08 12:27:51     29s] **WARN: (IMPOPT-3602):	The specified path group name mem2reg is not defined.
[09/08 12:27:51     29s] Type 'man IMPOPT-3602' for more detail.
[09/08 12:27:51     29s] Effort level <high> specified for mem2reg path_group
[09/08 12:27:51     29s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[09/08 12:27:51     29s] Type 'man IMPOPT-3602' for more detail.
[09/08 12:27:51     29s] Effort level <low> specified for in2reg path_group
[09/08 12:27:51     29s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[09/08 12:27:51     29s] Type 'man IMPOPT-3602' for more detail.
[09/08 12:27:51     29s] Effort level <low> specified for in2out path_group
[09/08 12:27:51     29s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/08 12:27:51     29s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/08 12:27:51     29s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 12:27:51     29s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 12:27:51     29s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 12:27:51     29s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 12:27:51     29s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 12:27:51     29s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 12:27:51     29s] Change floorplan default-technical-site to 'CoreSite'.
[09/08 12:27:51     29s] Extraction setup Delayed 
[09/08 12:27:51     29s] *Info: initialize multi-corner CTS.
[09/08 12:27:51     29s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=939.8M, current mem=773.3M)
[09/08 12:27:52     29s] Creating Cell Server ...(0, 1, 1, 1)
[09/08 12:27:52     29s] Summary for sequential cells identification: 
[09/08 12:27:52     29s]   Identified SBFF number: 3
[09/08 12:27:52     29s]   Identified MBFF number: 0
[09/08 12:27:52     29s]   Identified SB Latch number: 0
[09/08 12:27:52     29s]   Identified MB Latch number: 0
[09/08 12:27:52     29s]   Not identified SBFF number: 0
[09/08 12:27:52     29s]   Not identified MBFF number: 0
[09/08 12:27:52     29s]   Not identified SB Latch number: 0
[09/08 12:27:52     29s]   Not identified MB Latch number: 0
[09/08 12:27:52     29s]   Number of sequential cells which are not FFs: 7
[09/08 12:27:52     29s] Total number of combinational cells: 62
[09/08 12:27:52     29s] Total number of sequential cells: 10
[09/08 12:27:52     29s] Total number of tristate cells: 6
[09/08 12:27:52     29s] Total number of level shifter cells: 0
[09/08 12:27:52     29s] Total number of power gating cells: 0
[09/08 12:27:52     29s] Total number of isolation cells: 0
[09/08 12:27:52     29s] Total number of power switch cells: 0
[09/08 12:27:52     29s] Total number of pulse generator cells: 0
[09/08 12:27:52     29s] Total number of always on buffers: 0
[09/08 12:27:52     29s] Total number of retention cells: 0
[09/08 12:27:52     29s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/08 12:27:52     29s] Total number of usable buffers: 5
[09/08 12:27:52     29s] List of unusable buffers:
[09/08 12:27:52     29s] Total number of unusable buffers: 0
[09/08 12:27:52     29s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/08 12:27:52     29s] Total number of usable inverters: 5
[09/08 12:27:52     29s] List of unusable inverters:
[09/08 12:27:52     29s] Total number of unusable inverters: 0
[09/08 12:27:52     29s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/08 12:27:52     29s] Total number of identified usable delay cells: 3
[09/08 12:27:52     29s] List of identified unusable delay cells:
[09/08 12:27:52     29s] Total number of identified unusable delay cells: 0
[09/08 12:27:52     29s] Creating Cell Server, finished. 
[09/08 12:27:52     29s] 
[09/08 12:27:52     29s] Deleting Cell Server ...
[09/08 12:27:52     29s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=945.3M, current mem=945.3M)
[09/08 12:27:52     29s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 12:27:52     29s] Summary for sequential cells identification: 
[09/08 12:27:52     29s]   Identified SBFF number: 3
[09/08 12:27:52     29s]   Identified MBFF number: 0
[09/08 12:27:52     29s]   Identified SB Latch number: 0
[09/08 12:27:52     29s]   Identified MB Latch number: 0
[09/08 12:27:52     29s]   Not identified SBFF number: 0
[09/08 12:27:52     29s]   Not identified MBFF number: 0
[09/08 12:27:52     29s]   Not identified SB Latch number: 0
[09/08 12:27:52     29s]   Not identified MB Latch number: 0
[09/08 12:27:52     29s]   Number of sequential cells which are not FFs: 7
[09/08 12:27:52     29s]  Visiting view : func_view_wc
[09/08 12:27:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/08 12:27:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 12:27:52     29s]  Visiting view : func_view_bc
[09/08 12:27:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/08 12:27:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 12:27:52     29s]  Setting StdDelay to 37.70
[09/08 12:27:52     29s] Creating Cell Server, finished. 
[09/08 12:27:52     29s] 
[09/08 12:27:52     29s] % Begin Load MMMC data ... (date=09/08 12:27:52, mem=945.9M)
[09/08 12:27:52     29s] % End Load MMMC data ... (date=09/08 12:27:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=945.9M, current mem=945.3M)
[09/08 12:27:52     29s] Reading floorplan file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.gz (mem = 979.9M).
[09/08 12:27:52     29s] % Begin Load floorplan data ... (date=09/08 12:27:52, mem=945.7M)
[09/08 12:27:52     29s] *info: reset 50810 existing net BottomPreferredLayer and AvoidDetour
[09/08 12:27:52     29s] Deleting old partition specification.
[09/08 12:27:52     29s] Set FPlanBox to (0 0 1840320 1840020)
[09/08 12:27:52     29s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/08 12:27:52     29s] Type 'man IMPFP-3961' for more detail.
[09/08 12:27:52     29s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/08 12:27:52     29s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/08 12:27:52     29s]  ... processed partition successfully.
[09/08 12:27:52     29s] Reading binary special route file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.spr.gz (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version: 1)
[09/08 12:27:52     29s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=951.0M, current mem=951.0M)
[09/08 12:27:52     29s] There are 64 io inst loaded
[09/08 12:27:52     29s] There are 241 nets with weight being set
[09/08 12:27:52     29s] There are 241 nets with bottomPreferredRoutingLayer being set
[09/08 12:27:52     29s] There are 241 nets with avoidDetour being set
[09/08 12:27:52     29s] Extracting standard cell pins and blockage ...... 
[09/08 12:27:52     29s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/08 12:27:52     29s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/08 12:27:52     29s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/08 12:27:52     29s] Type 'man IMPTR-2108' for more detail.
[09/08 12:27:52     29s]  As a result, your trialRoute congestion could be incorrect.
[09/08 12:27:52     29s] Pin and blockage extraction finished
[09/08 12:27:52     29s] % End Load floorplan data ... (date=09/08 12:27:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=952.1M, current mem=952.1M)
[09/08 12:27:52     29s] Reading congestion map file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.congmap.gz ...
[09/08 12:27:52     29s] % Begin Load SymbolTable ... (date=09/08 12:27:52, mem=952.3M)
[09/08 12:27:52     29s] Suppress "**WARN ..." messages.
[09/08 12:27:52     29s] routingBox: (480 240) (1840000 1839840)
[09/08 12:27:52     29s] coreBox:    (348000 348000) (1492320 1492020)
[09/08 12:27:52     29s] Un-suppress "**WARN ..." messages.
[09/08 12:27:52     29s] % End Load SymbolTable ... (date=09/08 12:27:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=965.4M, current mem=965.4M)
[09/08 12:27:52     29s] Loading place ...
[09/08 12:27:52     29s] % Begin Load placement data ... (date=09/08 12:27:52, mem=965.4M)
[09/08 12:27:52     29s] Reading placement file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.place.gz.
[09/08 12:27:52     29s] ** Reading stdCellPlacement_binary (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version# 2) ...
[09/08 12:27:52     29s] Read Views for adaptive view pruning ...
[09/08 12:27:52     29s] Read 0 views from Binary DB for adaptive view pruning
[09/08 12:27:52     29s] *** Checked 6 GNC rules.
[09/08 12:27:52     29s] *** applyConnectGlobalNets disabled.
[09/08 12:27:52     29s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1005.5M) ***
[09/08 12:27:52     29s] Total net length = 1.814e+06 (8.980e+05 9.162e+05) (ext = 0.000e+00)
[09/08 12:27:52     30s] % End Load placement data ... (date=09/08 12:27:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=975.5M, current mem=972.2M)
[09/08 12:27:52     30s] Reading PG file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on       Tue Sep  2 23:24:42 2025)
[09/08 12:27:52     30s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1002.5M) ***
[09/08 12:27:53     30s] % Begin Load routing data ... (date=09/08 12:27:53, mem=973.1M)
[09/08 12:27:53     30s] Reading routing file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.gz.
[09/08 12:27:53     30s] Reading Innovus routing data (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025 Format: 20.1) ...
[09/08 12:27:53     30s] *** Total 49455 nets are successfully restored.
[09/08 12:27:53     30s] *** Completed restoreRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1048.5M) ***
[09/08 12:27:53     30s] % End Load routing data ... (date=09/08 12:27:53, total cpu=0:00:00.4, real=0:00:00.0, peak res=1020.3M, current mem=1019.7M)
[09/08 12:27:53     30s] Loading Drc markers ...
[09/08 12:27:53     30s] ... 2012 markers are loaded ...
[09/08 12:27:53     30s] ... 1000 geometry drc markers are loaded ...
[09/08 12:27:53     30s] ... 0 antenna drc markers are loaded ...
[09/08 12:27:53     30s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/08 12:27:53     30s] Reading property file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.prop
[09/08 12:27:53     30s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1054.5M) ***
[09/08 12:27:53     30s] Reading dirtyarea snapshot file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.db.da.gz (Create by Innovus v20.10-p004_1 on Tue Sep  2 23:24:43 2025, version: 4).
[09/08 12:27:54     30s] Set Default Input Pin Transition as 0.1 ps.
[09/08 12:27:54     31s] Extraction setup Started 
[09/08 12:27:54     31s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/08 12:27:54     31s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/08 12:27:54     31s] Type 'man IMPEXT-2773' for more detail.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 12:27:54     31s] Type 'man IMPEXT-2776' for more detail.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 12:27:54     31s] Type 'man IMPEXT-2776' for more detail.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 12:27:54     31s] Type 'man IMPEXT-2776' for more detail.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 12:27:54     31s] Type 'man IMPEXT-2776' for more detail.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 12:27:54     31s] Type 'man IMPEXT-2776' for more detail.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 12:27:54     31s] Type 'man IMPEXT-2776' for more detail.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 12:27:54     31s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 12:27:54     31s] Summary of Active RC-Corners : 
[09/08 12:27:54     31s]  
[09/08 12:27:54     31s]  Analysis View: func_view_wc
[09/08 12:27:54     31s]     RC-Corner Name        : default_rc_corner
[09/08 12:27:54     31s]     RC-Corner Index       : 0
[09/08 12:27:54     31s]     RC-Corner Temperature : 25 Celsius
[09/08 12:27:54     31s]     RC-Corner Cap Table   : ''
[09/08 12:27:54     31s]     RC-Corner PreRoute Res Factor         : 1
[09/08 12:27:54     31s]     RC-Corner PreRoute Cap Factor         : 1
[09/08 12:27:54     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/08 12:27:54     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/08 12:27:54     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/08 12:27:54     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/08 12:27:54     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/08 12:27:54     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/08 12:27:54     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/08 12:27:54     31s]  
[09/08 12:27:54     31s]  Analysis View: func_view_bc
[09/08 12:27:54     31s]     RC-Corner Name        : default_rc_corner
[09/08 12:27:54     31s]     RC-Corner Index       : 0
[09/08 12:27:54     31s]     RC-Corner Temperature : 25 Celsius
[09/08 12:27:54     31s]     RC-Corner Cap Table   : ''
[09/08 12:27:54     31s]     RC-Corner PreRoute Res Factor         : 1
[09/08 12:27:54     31s]     RC-Corner PreRoute Cap Factor         : 1
[09/08 12:27:54     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/08 12:27:54     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/08 12:27:54     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/08 12:27:54     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/08 12:27:54     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/08 12:27:54     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/08 12:27:54     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/08 12:27:54     31s] LayerId::1 widthSet size::1
[09/08 12:27:54     31s] LayerId::2 widthSet size::3
[09/08 12:27:54     31s] LayerId::3 widthSet size::3
[09/08 12:27:54     31s] LayerId::4 widthSet size::3
[09/08 12:27:54     31s] LayerId::5 widthSet size::3
[09/08 12:27:54     31s] LayerId::6 widthSet size::1
[09/08 12:27:54     31s] LayerId::7 widthSet size::1
[09/08 12:27:54     31s] Updating RC grid for preRoute extraction ...
[09/08 12:27:54     31s] Initializing multi-corner resistance tables ...
[09/08 12:27:54     31s] Loading rc congestion map /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.congmap.gz ...
[09/08 12:27:54     31s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:27:54     31s] {RT default_rc_corner 0 4 4 0}
[09/08 12:27:54     31s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 12:27:54     31s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:27:54     31s] {RT default_rc_corner 0 4 4 0}
[09/08 12:27:54     31s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 12:27:54     31s] Start generating vias ..
[09/08 12:27:54     31s] #create default rule from bind_ndr_rule rule=0x7f2dfa29a270 0x7f2ddcd38a98
[09/08 12:27:54     31s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/08 12:27:54     31s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[09/08 12:27:54     31s] #Skip building auto via since it is not turned on.
[09/08 12:27:54     31s] Extracting standard cell pins and blockage ...... 
[09/08 12:27:54     31s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/08 12:27:54     31s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/08 12:27:54     31s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/08 12:27:54     31s] Type 'man IMPTR-2108' for more detail.
[09/08 12:27:54     31s]  As a result, your trialRoute congestion could be incorrect.
[09/08 12:27:54     31s] Pin and blockage extraction finished
[09/08 12:27:54     31s] Via generation completed.
[09/08 12:27:54     31s] % Begin Load power constraints ... (date=09/08 12:27:54, mem=1042.4M)
[09/08 12:27:54     31s] % End Load power constraints ... (date=09/08 12:27:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1048.9M, current mem=1048.9M)
[09/08 12:27:55     31s] % Begin load AAE data ... (date=09/08 12:27:55, mem=1101.9M)
[09/08 12:27:55     32s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[09/08 12:27:55     32s] AAE DB initialization (MEM=1163.92 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/08 12:27:55     32s] % End load AAE data ... (date=09/08 12:27:55, total cpu=0:00:00.4, real=0:00:00.0, peak res=1116.2M, current mem=1116.2M)
[09/08 12:27:55     32s] Restoring CCOpt config...
[09/08 12:27:55     32s]   Extracting original clock gating for clk_sys...
[09/08 12:27:55     32s]     clock_tree clk_sys contains 4983 sinks and 0 clock gates.
[09/08 12:27:55     32s]     Extraction for clk_sys complete.
[09/08 12:27:55     32s]   Extracting original clock gating for clk_sys done.
[09/08 12:27:55     32s]   Extracting original clock gating for clk_rtc...
[09/08 12:27:55     32s]     clock_tree clk_rtc contains 1 sinks and 0 clock gates.
[09/08 12:27:55     32s]     Extraction for clk_rtc complete.
[09/08 12:27:55     32s]   Extracting original clock gating for clk_rtc done.
[09/08 12:27:55     32s]   Extracting original clock gating for clk_jtg...
[09/08 12:27:55     32s]     clock_tree clk_jtg contains 290 sinks and 0 clock gates.
[09/08 12:27:55     32s]     Extraction for clk_jtg complete.
[09/08 12:27:55     32s]   Extracting original clock gating for clk_jtg done.
[09/08 12:27:55     32s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/08 12:27:55     32s]   The skew group clk_jtg/func_mode_ideal_wc was created. It contains 290 sinks and 1 sources.
[09/08 12:27:55     32s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/08 12:27:55     32s]   The skew group clk_rtc/func_mode_ideal_wc was created. It contains 1 sinks and 1 sources.
[09/08 12:27:55     32s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/08 12:27:55     32s]   The skew group clk_sys/func_mode_ideal_wc was created. It contains 4983 sinks and 1 sources.
[09/08 12:27:55     32s]   Added 1 ignore pin (of 1 specified) to skew group 1. Skew group now contains 1 ignore pin.
[09/08 12:27:55     32s]   Added 1 ignore pin (of 1 specified) to skew group 4. Skew group now contains 1 ignore pin.
[09/08 12:27:55     32s]   Added 1 ignore pin (of 1 specified) to skew group 7. Skew group now contains 1 ignore pin.
[09/08 12:27:55     32s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/08 12:27:55     32s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/08 12:27:55     32s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/08 12:27:55     32s] Restoring CCOpt config done.
[09/08 12:27:55     32s] Deleting Cell Server ...
[09/08 12:27:55     32s] Creating Cell Server ...(0, 1, 1, 1)
[09/08 12:27:55     32s] Summary for sequential cells identification: 
[09/08 12:27:55     32s]   Identified SBFF number: 3
[09/08 12:27:55     32s]   Identified MBFF number: 0
[09/08 12:27:55     32s]   Identified SB Latch number: 0
[09/08 12:27:55     32s]   Identified MB Latch number: 0
[09/08 12:27:55     32s]   Not identified SBFF number: 0
[09/08 12:27:55     32s]   Not identified MBFF number: 0
[09/08 12:27:55     32s]   Not identified SB Latch number: 0
[09/08 12:27:55     32s]   Not identified MB Latch number: 0
[09/08 12:27:55     32s]   Number of sequential cells which are not FFs: 7
[09/08 12:27:55     32s] Total number of combinational cells: 62
[09/08 12:27:55     32s] Total number of sequential cells: 10
[09/08 12:27:55     32s] Total number of tristate cells: 6
[09/08 12:27:55     32s] Total number of level shifter cells: 0
[09/08 12:27:55     32s] Total number of power gating cells: 0
[09/08 12:27:55     32s] Total number of isolation cells: 0
[09/08 12:27:55     32s] Total number of power switch cells: 0
[09/08 12:27:55     32s] Total number of pulse generator cells: 0
[09/08 12:27:55     32s] Total number of always on buffers: 0
[09/08 12:27:55     32s] Total number of retention cells: 0
[09/08 12:27:55     32s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/08 12:27:55     32s] Total number of usable buffers: 4
[09/08 12:27:55     32s] List of unusable buffers: sg13g2_buf_16
[09/08 12:27:55     32s] Total number of unusable buffers: 1
[09/08 12:27:55     32s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/08 12:27:55     32s] Total number of usable inverters: 4
[09/08 12:27:55     32s] List of unusable inverters: sg13g2_inv_16
[09/08 12:27:55     32s] Total number of unusable inverters: 1
[09/08 12:27:55     32s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/08 12:27:55     32s] Total number of identified usable delay cells: 3
[09/08 12:27:55     32s] List of identified unusable delay cells:
[09/08 12:27:55     32s] Total number of identified unusable delay cells: 0
[09/08 12:27:55     32s] Creating Cell Server, finished. 
[09/08 12:27:55     32s] 
[09/08 12:27:55     32s] Deleting Cell Server ...
[09/08 12:27:55     32s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[09/08 12:27:55     32s] timing_enable_default_delay_arc
[09/08 12:27:55     32s] #% End load design ... (date=09/08 12:27:55, total cpu=0:00:06.9, real=0:00:07.0, peak res=1134.4M, current mem=1128.9M)
[09/08 12:27:55     32s] 
[09/08 12:27:55     32s] *** Summary of all messages that are not suppressed in this session:
[09/08 12:27:55     32s] Severity  ID               Count  Summary                                  
[09/08 12:27:55     32s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[09/08 12:27:55     32s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/08 12:27:55     32s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/08 12:27:55     32s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/08 12:27:55     32s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/08 12:27:55     32s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[09/08 12:27:55     32s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[09/08 12:27:55     32s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/08 12:27:55     32s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[09/08 12:27:55     32s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[09/08 12:27:55     32s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[09/08 12:27:55     32s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[09/08 12:27:55     32s] WARNING   IMPOPT-3602          6  The specified path group name %s is not ...
[09/08 12:27:55     32s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[09/08 12:27:55     32s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[09/08 12:27:55     32s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[09/08 12:27:55     32s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[09/08 12:27:55     32s] *** Message Summary: 331 warning(s), 0 error(s)
[09/08 12:27:55     32s] 
[09/08 12:28:08     33s] <CMD> setMultiCpuUsage -localCpu 8
[09/08 12:28:08     33s] <CMD> setPreference ConstraintUserXGrid 0.1
[09/08 12:28:08     33s] <CMD> setPreference ConstraintUserXOffset 0.1
[09/08 12:28:08     33s] <CMD> setPreference ConstraintUserYGrid 0.1
[09/08 12:28:08     33s] <CMD> setPreference ConstraintUserYOffset 0.1
[09/08 12:28:08     33s] <CMD> setPreference SnapAllCorners 1
[09/08 12:28:08     33s] <CMD> setAnalysisMode -analysisType onchipvariation
[09/08 12:28:08     33s] <CMD> all_constraint_modes -active
[09/08 12:28:08     33s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[09/08 12:28:08     33s] <CMD> set_propagated_clock [all_clocks]
[09/08 12:28:08     33s] <CMD> current_design
[09/08 12:28:08     33s] <CMD> set_max_fanout 32 [current_design]
[09/08 12:28:08     33s] <CMD> current_design
[09/08 12:28:08     33s] <CMD> set_max_transition 0.5 [current_design] 
[09/08 12:28:08     33s] <CMD> setExtractRCMode -layerIndependent 1
[09/08 12:28:08     33s] <CMD> setExtractRCMode -defViaCap true
[09/08 12:28:08     33s] <CMD> setDesignMode -reset -congEffort
[09/08 12:28:08     33s] -congEffort auto
[09/08 12:28:08     33s] <CMD> setDesignMode -flowEffort standard -process 130
[09/08 12:28:08     33s] ##  Process: 130           (User Set)               
[09/08 12:28:08     33s] ##     Node: (not set)                           
[09/08 12:28:08     33s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/08 12:28:08     33s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/08 12:28:08     33s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/08 12:28:08     33s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/08 12:28:08     33s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/08 12:28:08     33s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/08 12:28:08     33s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/08 12:28:08     33s] <CMD> setDesignMode -bottomRoutingLayer Metal2
[09/08 12:28:08     33s] <CMD> setDesignMode -congEffort high
[09/08 12:28:08     33s] <CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/08 12:28:08     33s] <CMD> set_table_style -no_frame_fix_width
[09/08 12:28:08     33s] <CMD> set_global timing_report_enable_auto_column_width true
[09/08 12:28:08     33s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[09/08 12:28:08     33s] <CMD> reset_path_group -all
[09/08 12:28:08     33s] Multithreaded Timing Analysis is initialized with 8 threads
[09/08 12:28:08     33s] 
[09/08 12:28:08     34s] <CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/08 12:28:08     34s] <CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/08 12:28:08     34s] <CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
[09/08 12:28:08     34s] <CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/08 12:28:08     34s] <CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
[09/08 12:28:08     34s] <CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/08 12:28:08     34s] <CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/08 12:28:08     34s] <CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
[09/08 12:28:08     34s] <CMD> setPathGroupOptions reg2reg -effortLevel high
[09/08 12:28:08     34s] Effort level <high> specified for reg2reg path_group
[09/08 12:28:08     34s] <CMD> setPathGroupOptions reg2icg -effortLevel high
[09/08 12:28:08     34s] **WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
[09/08 12:28:08     34s] Type 'man IMPOPT-3602' for more detail.
[09/08 12:28:08     34s] Effort level <high> specified for reg2icg path_group
[09/08 12:28:08     34s] <CMD> setPathGroupOptions reg2mem -effortLevel high
[09/08 12:28:08     34s] Effort level <high> specified for reg2mem path_group
[09/08 12:28:08     34s] <CMD> setPathGroupOptions mem2reg -effortLevel high
[09/08 12:28:08     34s] Effort level <high> specified for mem2reg path_group
[09/08 12:28:08     34s] <CMD> setPathGroupOptions reg2out -effortLevel low
[09/08 12:28:08     34s] Effort level <low> specified for reg2out path_group
[09/08 12:28:08     34s] <CMD> setPathGroupOptions in2reg -effortLevel low
[09/08 12:28:08     34s] Effort level <low> specified for in2reg path_group
[09/08 12:28:08     34s] <CMD> setPathGroupOptions in2icg -effortLevel low
[09/08 12:28:08     34s] **WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
[09/08 12:28:08     34s] Type 'man IMPOPT-3602' for more detail.
[09/08 12:28:08     34s] Effort level <low> specified for in2icg path_group
[09/08 12:28:08     34s] <CMD> setPathGroupOptions in2out -effortLevel low
[09/08 12:28:08     34s] Effort level <low> specified for in2out path_group
[09/08 12:28:08     34s] <CMD> reportPathGroupOptions
[09/08 12:28:08     34s]  ------------------------------------------------------------------------------------------------------------------------
[09/08 12:28:08     34s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[09/08 12:28:08     34s]  ------------------------------------------------------------------------------------------------------------------------
[09/08 12:28:08     34s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 12:28:08     34s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 12:28:08     34s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 12:28:08     34s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 12:28:08     34s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 12:28:08     34s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 12:28:08     34s]  ------------------------------------------------------------------------------------------------------------------------
[09/08 12:28:09     34s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/08 12:28:09     34s] Type 'man IMPOPT-6115' for more detail.
[09/08 12:28:09     34s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:28:09     34s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:28:09     34s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:28:09     34s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:28:09     34s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:28:09     34s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:28:09     34s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:28:09     34s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:28:09     34s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:28:09     34s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:28:09     34s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:28:09     34s] #################################################################################
[09/08 12:28:09     34s] # Design Stage: PreRoute
[09/08 12:28:09     34s] # Design Name: croc_chip
[09/08 12:28:09     34s] # Design Mode: 130nm
[09/08 12:28:09     34s] # Analysis Mode: MMMC OCV 
[09/08 12:28:09     34s] # Parasitics Mode: No SPEF/RCDB
[09/08 12:28:09     34s] # Signoff Settings: SI Off 
[09/08 12:28:09     34s] #################################################################################
[09/08 12:28:09     34s] Start AAE Lib Loading. (MEM=1412.54)
[09/08 12:28:09     34s] End AAE Lib Loading. (MEM=1422.08 CPU=0:00:00.1 Real=0:00:00.0)
[09/08 12:28:09     34s] Add inst i_croc_soc/i_croc/i_timer/clockman_RO571XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/08 12:28:09     34s] Add inst i_croc_soc/i_croc/i_timer/backintime_RO812VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/08 12:28:09     34s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/08 12:28:09     34s] Type 'man IMPOPT-6115' for more detail.
[09/08 12:28:09     34s] Add inst i_croc_soc/i_croc/i_timer/clockman_RO581XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/08 12:28:09     34s] Add inst i_croc_soc/i_croc/i_timer/backintime_RO842VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -reset
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -dbProcessNode 130
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/08 12:28:09     34s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
[09/08 12:28:09     34s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
[09/08 12:28:09     34s] <CMD> routeDesign -globalDetail
[09/08 12:28:09     34s] #% Begin routeDesign (date=09/08 12:28:09, mem=1274.2M)
[09/08 12:28:09     34s] ### Time Record (routeDesign) is installed.
[09/08 12:28:09     34s] #WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
[09/08 12:28:09     34s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1274.19 (MB), peak = 1274.42 (MB)
[09/08 12:28:09     34s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/08 12:28:09     34s] **INFO: User settings:
[09/08 12:28:09     34s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/08 12:28:09     34s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 12:28:09     34s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 12:28:09     34s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 12:28:09     34s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 12:28:09     34s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 12:28:09     34s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 12:28:09     34s] setNanoRouteMode -timingEngine                                  {}
[09/08 12:28:09     34s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 12:28:09     34s] setDesignMode -congEffort                                       high
[09/08 12:28:09     34s] setDesignMode -flowEffort                                       standard
[09/08 12:28:09     34s] setDesignMode -process                                          130
[09/08 12:28:09     34s] setDesignMode -topRoutingLayer                                  Metal4
[09/08 12:28:09     34s] setExtractRCMode -coupling_c_th                                 0.4
[09/08 12:28:09     34s] setExtractRCMode -defViaCap                                     true
[09/08 12:28:09     34s] setExtractRCMode -engine                                        preRoute
[09/08 12:28:09     34s] setExtractRCMode -layerIndependent                              1
[09/08 12:28:09     34s] setExtractRCMode -relative_c_th                                 1
[09/08 12:28:09     34s] setExtractRCMode -total_c_th                                    0
[09/08 12:28:09     34s] setDelayCalMode -enable_high_fanout                             true
[09/08 12:28:09     34s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/08 12:28:09     34s] setDelayCalMode -engine                                         aae
[09/08 12:28:09     34s] setDelayCalMode -ignoreNetLoad                                  false
[09/08 12:28:09     34s] setSIMode -separate_delta_delay_on_data                         true
[09/08 12:28:09     34s] 
[09/08 12:28:09     34s] #default_rc_corner has no qx tech file defined
[09/08 12:28:09     34s] #No active RC corner or QRC tech file is missing.
[09/08 12:28:09     34s] #**INFO: setDesignMode -flowEffort standard
[09/08 12:28:09     34s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/08 12:28:09     34s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/08 12:28:09     34s] OPERPROF: Starting checkPlace at level 1, MEM:1397.1M
[09/08 12:28:09     34s] #spOpts: N=130 
[09/08 12:28:09     35s] # Building croc_chip llgBox search-tree.
[09/08 12:28:09     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1409.1M
[09/08 12:28:09     35s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1409.1M
[09/08 12:28:09     35s] Core basic site is CoreSite
[09/08 12:28:09     35s] Use non-trimmed site array because memory saving is not enough.
[09/08 12:28:09     35s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/08 12:28:09     35s] SiteArray: use 3,092,480 bytes
[09/08 12:28:09     35s] SiteArray: current memory after site array memory allocation 1445.0M
[09/08 12:28:09     35s] SiteArray: FP blocked sites are writable
[09/08 12:28:09     35s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.141, REAL:0.039, MEM:1445.0M
[09/08 12:28:09     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.149, REAL:0.047, MEM:1445.0M
[09/08 12:28:09     35s] Begin checking placement ... (start mem=1397.1M, init mem=1445.0M)
[09/08 12:28:09     35s] 
[09/08 12:28:09     35s] Running CheckPlace using 8 threads!...
[09/08 12:28:09     35s] 
[09/08 12:28:09     35s] ...checkPlace MT is done!
[09/08 12:28:09     35s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1462.0M
[09/08 12:28:09     35s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.019, REAL:0.019, MEM:1462.0M
[09/08 12:28:09     35s] Overlapping with other instance:	6
[09/08 12:28:09     35s] Orientation Violation:	1
[09/08 12:28:09     35s] *info: Placed = 52076          (Fixed = 8322)
[09/08 12:28:09     35s] *info: Unplaced = 0           
[09/08 12:28:09     35s] Placement Density:61.27%(651713/1063714)
[09/08 12:28:09     35s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/08 12:28:09     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1462.0M
[09/08 12:28:09     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.019, REAL:0.019, MEM:1462.0M
[09/08 12:28:09     35s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=1462.0M)
[09/08 12:28:09     35s] OPERPROF: Finished checkPlace at level 1, CPU:0.761, REAL:0.358, MEM:1462.0M
[09/08 12:28:09     35s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[09/08 12:28:09     35s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[09/08 12:28:09     35s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[09/08 12:28:09     35s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/08 12:28:09     35s] 
[09/08 12:28:09     35s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/08 12:28:09     35s] *** Changed status on (216) nets in Clock.
[09/08 12:28:09     35s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1462.0M) ***
[09/08 12:28:09     35s] % Begin globalDetailRoute (date=09/08 12:28:09, mem=1290.3M)
[09/08 12:28:09     35s] 
[09/08 12:28:09     35s] globalDetailRoute
[09/08 12:28:09     35s] 
[09/08 12:28:09     35s] ### Time Record (globalDetailRoute) is installed.
[09/08 12:28:09     35s] #Start globalDetailRoute on Mon Sep  8 12:28:09 2025
[09/08 12:28:09     35s] #
[09/08 12:28:09     35s] ### Time Record (Pre Callback) is installed.
[09/08 12:28:09     35s] RC Grid backup saved.
[09/08 12:28:09     35s] ### Time Record (Pre Callback) is uninstalled.
[09/08 12:28:09     35s] ### Time Record (DB Import) is installed.
[09/08 12:28:09     35s] ### Time Record (Timing Data Generation) is installed.
[09/08 12:28:09     35s] #Generating timing data, please wait...
[09/08 12:28:10     35s] #49459 total nets, 44578 already routed, 44578 will ignore in trialRoute
[09/08 12:28:10     35s] ### run_trial_route starts on Mon Sep  8 12:28:10 2025 with memory = 1290.75 (MB), peak = 1314.57 (MB)
[09/08 12:28:10     36s] ### run_trial_route cpu:00:00:01, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[09/08 12:28:10     36s] ### dump_timing_file starts on Mon Sep  8 12:28:10 2025 with memory = 1351.95 (MB), peak = 1357.35 (MB)
[09/08 12:28:10     36s] ### extractRC starts on Mon Sep  8 12:28:10 2025 with memory = 1351.95 (MB), peak = 1357.35 (MB)
[09/08 12:28:10     36s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 12:28:10     36s] {RT default_rc_corner 0 4 4 0}
[09/08 12:28:11     36s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.3 GB
[09/08 12:28:11     36s] #Dump tif for version 2.1
[09/08 12:28:12     38s] End AAE Lib Interpolated Model. (MEM=1535.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:28:12     38s] First Iteration Infinite Tw... 
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:28:13     40s] Type 'man IMPESI-3194' for more detail.
[09/08 12:28:13     40s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:28:13     40s] Type 'man IMPESI-3199' for more detail.
[09/08 12:28:13     40s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/08 12:28:13     40s] To increase the message display limit, refer to the product command reference manual.
[09/08 12:28:13     40s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/08 12:28:13     40s] To increase the message display limit, refer to the product command reference manual.
[09/08 12:28:14     47s] Total number of fetched objects 49489
[09/08 12:28:14     48s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 12:28:14     48s] End delay calculation. (MEM=2015.55 CPU=0:00:07.8 REAL=0:00:01.0)
[09/08 12:28:18     54s] #Generating timing data took: cpu time = 00:00:18, elapsed time = 00:00:08, memory = 1425.20 (MB), peak = 1541.21 (MB)
[09/08 12:28:18     54s] ### dump_timing_file cpu:00:00:18, real:00:00:08, mem:1.4 GB, peak:1.5 GB
[09/08 12:28:18     54s] #Done generating timing data.
[09/08 12:28:18     54s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 12:28:18     54s] #create default rule from bind_ndr_rule rule=0x7f2dfa29a270 0x7f2dc79d2a98
[09/08 12:28:18     54s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 12:28:18     54s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 12:28:18     54s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 12:28:18     54s] #To increase the message display limit, refer to the product command reference manual.
[09/08 12:28:18     54s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 12:28:18     54s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 12:28:18     54s] #To increase the message display limit, refer to the product command reference manual.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 12:28:18     54s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 12:28:18     54s] #To increase the message display limit, refer to the product command reference manual.
[09/08 12:28:19     55s] ### Net info: total nets: 50814
[09/08 12:28:19     55s] ### Net info: dirty nets: 307
[09/08 12:28:19     55s] ### Net info: marked as disconnected nets: 0
[09/08 12:28:19     55s] #num needed restored net=48
[09/08 12:28:19     55s] #need_extraction net=48 (total=50814)
[09/08 12:28:19     55s] ### Net info: fully routed nets: 216
[09/08 12:28:19     55s] ### Net info: trivial (< 2 pins) nets: 6234
[09/08 12:28:19     55s] ### Net info: unrouted nets: 44364
[09/08 12:28:19     55s] ### Net info: re-extraction nets: 0
[09/08 12:28:19     55s] ### Net info: ignored nets: 0
[09/08 12:28:19     55s] ### Net info: skip routing nets: 48
[09/08 12:28:19     55s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 12:28:19     55s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 12:28:19     55s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 12:28:19     55s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 12:28:19     55s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 12:28:19     55s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 12:28:19     55s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 12:28:19     56s] #Start reading timing information from file .timing_file_77270.tif.gz ...
[09/08 12:28:20     56s] #Read in timing information for 48 ports, 44036 instances from timing file .timing_file_77270.tif.gz.
[09/08 12:28:20     56s] ### import design signature (2): route=1599072171 flt_obj=0 vio=527172613 swire=282492057 shield_wire=1 net_attr=1604169257 dirty_area=387325159, del_dirty_area=0 cell=1297058440 placement=1602714521 pin_access=1
[09/08 12:28:20     56s] ### Time Record (DB Import) is uninstalled.
[09/08 12:28:20     56s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 12:28:20     56s] #RTESIG:78da8dd04d4fc3300c0660cefb1556b64391e870bed6f48ab4eb4015708dba25fdd0b614
[09/08 12:28:20     56s] #       25e9817f4f24aeb4e166c98f2dfbddee3e8f0d10867b8ae517a2d0144e0d4b05e525322e
[09/08 12:28:20     56s] #       9e19ead4fa78219bedeef5ed9dd70a108ad145db5bff0473b01e828d7174fde32fa15c4a
[09/08 12:28:20     56s] #       e8da5bb0509ca7e9f637128ce791a408245cbf2947dd191d2e7a305a9b71325633024588
[09/08 12:28:20     56s] #       3ee98559c6800c633fe49cac52003954f374486c9d69bd49d6baf9be2405103739bbaaaa
[09/08 12:28:20     56s] #       0342f4f3eaf395a259a3a4f88739e493562985e5450f3f398fa69f
[09/08 12:28:20     56s] #
[09/08 12:28:20     56s] ### Time Record (Data Preparation) is installed.
[09/08 12:28:20     56s] #RTESIG:78da8dd1b16ec3201006e0ce798a13c9e0484d7b1c6093b552d6b68adaaec809c4b69ae0
[09/08 12:28:20     56s] #       08f0d0b72f6ad73a743b89ef0ef86fb9fad8ed81113e70dc5c11a5e1f0bca75c70b14112
[09/08 12:28:20     56s] #       f291d0e4a3f727b658ae5e5edfc456034235f8e43a17ee618a2e4074290dbe5bff122e94
[09/08 12:28:20     56s] #       82537b8e0eaac3389eff46924419298ec0e2e71717684ed6c4a3e9ad317618ad33c4a08a
[09/08 12:28:20     56s] #       29643dd34b04ac1fbabee454930328a1adc80f49adb76db0d93a3f5de6a404e647ef6eaa
[09/08 12:28:20     56s] #       9a34b09fef172e6e6a8414a69b29359a178d56f21fa62eaf44e7b8e607dd7d03dfa8b354
[09/08 12:28:20     56s] #
[09/08 12:28:20     56s] ### Time Record (Data Preparation) is uninstalled.
[09/08 12:28:20     56s] #Using multithreading with 8 threads.
[09/08 12:28:20     56s] ### Time Record (Data Preparation) is installed.
[09/08 12:28:20     56s] #Start routing data preparation on Mon Sep  8 12:28:20 2025
[09/08 12:28:20     56s] #
[09/08 12:28:21     57s] #Minimum voltage of a net in the design = 0.000.
[09/08 12:28:21     57s] #Maximum voltage of a net in the design = 1.320.
[09/08 12:28:21     57s] #Voltage range [0.000 - 1.320] has 50812 nets.
[09/08 12:28:21     57s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 12:28:21     57s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 12:28:21     57s] ### Time Record (Cell Pin Access) is installed.
[09/08 12:28:21     57s] #Restoring pin access data from file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.apa ...
[09/08 12:28:21     57s] #WARNING (NRDB-2002) Failed to read APA of cell sg13g2_mux2_1.
[09/08 12:28:21     57s] #Could not restore pin access data
[09/08 12:28:21     57s] #WARNING (NRDB-1026) Fail to import pin access information for croc_chip. Pin access information is recalculated.
[09/08 12:28:24     73s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 12:28:25     74s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 12:28:25     74s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 12:28:25     74s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 12:28:25     74s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 12:28:25     74s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 12:28:25     74s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 12:28:25     74s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 12:28:25     74s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 12:28:25     74s] #Monitoring time of adding inner blkg by smac
[09/08 12:28:25     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.71 (MB), peak = 1828.61 (MB)
[09/08 12:28:26     74s] #Regenerating Ggrids automatically.
[09/08 12:28:26     74s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/08 12:28:26     74s] #Using automatically generated G-grids.
[09/08 12:28:26     74s] #Done routing data preparation.
[09/08 12:28:26     74s] #cpu time = 00:00:18, elapsed time = 00:00:06, memory = 1799.41 (MB), peak = 1828.61 (MB)
[09/08 12:28:26     75s] #Start instance access analysis using 8 threads...
[09/08 12:28:26     75s] ### Time Record (Instance Pin Access) is installed.
[09/08 12:28:27     75s] #0 instance pins are hard to access
[09/08 12:28:27     75s] #Instance access analysis statistics:
[09/08 12:28:27     75s] #Cpu time = 00:00:01
[09/08 12:28:27     75s] #Elapsed time = 00:00:01
[09/08 12:28:27     75s] #Increased memory = 4.57 (MB)
[09/08 12:28:27     75s] #Total memory = 1804.20 (MB)
[09/08 12:28:27     75s] #Peak memory = 2008.29 (MB)
[09/08 12:28:27     75s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 12:28:27     75s] #
[09/08 12:28:27     75s] #Finished routing data preparation on Mon Sep  8 12:28:27 2025
[09/08 12:28:27     75s] #
[09/08 12:28:27     75s] #Cpu time = 00:00:19
[09/08 12:28:27     75s] #Elapsed time = 00:00:07
[09/08 12:28:27     75s] #Increased memory = 262.75 (MB)
[09/08 12:28:27     75s] #Total memory = 1804.20 (MB)
[09/08 12:28:27     75s] #Peak memory = 2008.29 (MB)
[09/08 12:28:27     75s] #
[09/08 12:28:27     75s] ### Time Record (Data Preparation) is uninstalled.
[09/08 12:28:27     75s] ### Time Record (Global Routing) is installed.
[09/08 12:28:27     75s] #
[09/08 12:28:27     75s] #Start global routing on Mon Sep  8 12:28:27 2025
[09/08 12:28:27     75s] #
[09/08 12:28:27     75s] #
[09/08 12:28:27     75s] #Start global routing initialization on Mon Sep  8 12:28:27 2025
[09/08 12:28:27     75s] #
[09/08 12:28:27     75s] #Number of eco nets is 194
[09/08 12:28:27     75s] #
[09/08 12:28:27     75s] #Start global routing data preparation on Mon Sep  8 12:28:27 2025
[09/08 12:28:27     75s] #
[09/08 12:28:27     75s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  8 12:28:27 2025 with memory = 1804.20 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     75s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:27     75s] #Start routing resource analysis on Mon Sep  8 12:28:27 2025
[09/08 12:28:27     75s] #
[09/08 12:28:27     75s] ### init_is_bin_blocked starts on Mon Sep  8 12:28:27 2025 with memory = 1804.20 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     75s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/08 12:28:27     75s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  8 12:28:27 2025 with memory = 1806.82 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:1.8 GB, peak:2.0 GB --6.62 [8]--
[09/08 12:28:27     76s] ### adjust_flow_cap starts on Mon Sep  8 12:28:27 2025 with memory = 1812.77 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.70 [8]--
[09/08 12:28:27     76s] ### adjust_partial_route_blockage starts on Mon Sep  8 12:28:27 2025 with memory = 1813.36 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/08 12:28:27     76s] ### set_via_blocked starts on Mon Sep  8 12:28:27 2025 with memory = 1813.36 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.80 [8]--
[09/08 12:28:27     76s] ### copy_flow starts on Mon Sep  8 12:28:27 2025 with memory = 1813.36 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --2.27 [8]--
[09/08 12:28:27     76s] #Routing resource analysis is done on Mon Sep  8 12:28:27 2025
[09/08 12:28:27     76s] #
[09/08 12:28:27     76s] ### report_flow_cap starts on Mon Sep  8 12:28:27 2025 with memory = 1808.17 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] #  Resource Analysis:
[09/08 12:28:27     76s] #
[09/08 12:28:27     76s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/08 12:28:27     76s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/08 12:28:27     76s] #  --------------------------------------------------------------
[09/08 12:28:27     76s] #  Metal1         V        2501        1332       47961    65.19%
[09/08 12:28:27     76s] #  Metal2         H        2854        1527       47961    33.22%
[09/08 12:28:27     76s] #  Metal3         V        2506        1327       47961    33.04%
[09/08 12:28:27     76s] #  Metal4         H        3104        1277       47961    33.34%
[09/08 12:28:27     76s] #  --------------------------------------------------------------
[09/08 12:28:27     76s] #  Total                  10966      33.34%      191844    41.20%
[09/08 12:28:27     76s] #
[09/08 12:28:27     76s] #
[09/08 12:28:27     76s] #
[09/08 12:28:27     76s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.07 [8]--
[09/08 12:28:27     76s] ### analyze_m2_tracks starts on Mon Sep  8 12:28:27 2025 with memory = 1808.08 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.89 [8]--
[09/08 12:28:27     76s] ### report_initial_resource starts on Mon Sep  8 12:28:27 2025 with memory = 1808.08 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/08 12:28:27     76s] ### mark_pg_pins_accessibility starts on Mon Sep  8 12:28:27 2025 with memory = 1808.08 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.98 [8]--
[09/08 12:28:27     76s] ### set_net_region starts on Mon Sep  8 12:28:27 2025 with memory = 1808.08 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:27     76s] #
[09/08 12:28:27     76s] #Global routing data preparation is done on Mon Sep  8 12:28:27 2025
[09/08 12:28:27     76s] #
[09/08 12:28:27     76s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1808.08 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] #
[09/08 12:28:27     76s] ### prepare_level starts on Mon Sep  8 12:28:27 2025 with memory = 1808.08 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### init level 1 starts on Mon Sep  8 12:28:27 2025 with memory = 1808.08 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:27     76s] ### Level 1 hgrid = 219 X 219
[09/08 12:28:27     76s] ### init level 2 starts on Mon Sep  8 12:28:27 2025 with memory = 1808.08 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.77 [8]--
[09/08 12:28:27     76s] ### Level 2 hgrid = 55 X 55
[09/08 12:28:27     76s] ### prepare_level_flow starts on Mon Sep  8 12:28:27 2025 with memory = 1808.84 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/08 12:28:27     76s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.41 [8]--
[09/08 12:28:27     76s] #
[09/08 12:28:27     76s] #Global routing initialization is done on Mon Sep  8 12:28:27 2025
[09/08 12:28:27     76s] #
[09/08 12:28:27     76s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1808.84 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] #
[09/08 12:28:27     76s] #start global routing iteration 1...
[09/08 12:28:27     76s] ### init_flow_edge starts on Mon Sep  8 12:28:27 2025 with memory = 1809.50 (MB), peak = 2008.29 (MB)
[09/08 12:28:27     76s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.53 [8]--
[09/08 12:28:27     76s] ### Uniform Hboxes (6x6)
[09/08 12:28:27     76s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 12:28:30     81s] ### measure_qor starts on Mon Sep  8 12:28:30 2025 with memory = 1882.11 (MB), peak = 2008.29 (MB)
[09/08 12:28:30     81s] ### measure_congestion starts on Mon Sep  8 12:28:30 2025 with memory = 1882.11 (MB), peak = 2008.29 (MB)
[09/08 12:28:30     81s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:30     81s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --5.01 [8]--
[09/08 12:28:30     81s] ### Uniform Hboxes (6x6)
[09/08 12:28:30     81s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 12:28:34     87s] ### measure_qor starts on Mon Sep  8 12:28:34 2025 with memory = 1883.81 (MB), peak = 2008.29 (MB)
[09/08 12:28:34     87s] ### measure_congestion starts on Mon Sep  8 12:28:34 2025 with memory = 1883.81 (MB), peak = 2008.29 (MB)
[09/08 12:28:34     87s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:34     87s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --5.09 [8]--
[09/08 12:28:34     87s] ### Uniform Hboxes (6x6)
[09/08 12:28:34     87s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 12:28:37     93s] ### measure_qor starts on Mon Sep  8 12:28:37 2025 with memory = 1883.66 (MB), peak = 2008.29 (MB)
[09/08 12:28:37     93s] ### measure_congestion starts on Mon Sep  8 12:28:37 2025 with memory = 1883.66 (MB), peak = 2008.29 (MB)
[09/08 12:28:37     93s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:37     93s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --5.34 [8]--
[09/08 12:28:37     93s] #cpu time = 00:00:17, elapsed time = 00:00:10, memory = 1835.02 (MB), peak = 2008.29 (MB)
[09/08 12:28:37     93s] #
[09/08 12:28:37     93s] #start global routing iteration 2...
[09/08 12:28:37     93s] ### init_flow_edge starts on Mon Sep  8 12:28:37 2025 with memory = 1835.02 (MB), peak = 2008.29 (MB)
[09/08 12:28:37     93s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.79 [8]--
[09/08 12:28:37     93s] ### routing at level 2 (topmost level) iter 0
[09/08 12:28:38     94s] ### measure_qor starts on Mon Sep  8 12:28:38 2025 with memory = 1834.93 (MB), peak = 2008.29 (MB)
[09/08 12:28:38     94s] ### measure_congestion starts on Mon Sep  8 12:28:38 2025 with memory = 1834.93 (MB), peak = 2008.29 (MB)
[09/08 12:28:38     94s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/08 12:28:38     94s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --6.33 [8]--
[09/08 12:28:38     94s] ### routing at level 2 (topmost level) iter 1
[09/08 12:28:39     95s] ### measure_qor starts on Mon Sep  8 12:28:39 2025 with memory = 1834.93 (MB), peak = 2008.29 (MB)
[09/08 12:28:39     95s] ### measure_congestion starts on Mon Sep  8 12:28:39 2025 with memory = 1834.93 (MB), peak = 2008.29 (MB)
[09/08 12:28:39     95s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:39     95s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --6.22 [8]--
[09/08 12:28:39     95s] ### routing at level 2 (topmost level) iter 2
[09/08 12:28:40     96s] ### measure_qor starts on Mon Sep  8 12:28:40 2025 with memory = 1834.93 (MB), peak = 2008.29 (MB)
[09/08 12:28:40     96s] ### measure_congestion starts on Mon Sep  8 12:28:40 2025 with memory = 1834.93 (MB), peak = 2008.29 (MB)
[09/08 12:28:40     96s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/08 12:28:40     96s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --6.24 [8]--
[09/08 12:28:40     96s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1828.25 (MB), peak = 2008.29 (MB)
[09/08 12:28:40     96s] #
[09/08 12:28:40     96s] #start global routing iteration 3...
[09/08 12:28:40     96s] ### Uniform Hboxes (6x6)
[09/08 12:28:40     96s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 12:28:41     98s] ### measure_qor starts on Mon Sep  8 12:28:41 2025 with memory = 1852.40 (MB), peak = 2008.29 (MB)
[09/08 12:28:41     98s] ### measure_congestion starts on Mon Sep  8 12:28:41 2025 with memory = 1852.40 (MB), peak = 2008.29 (MB)
[09/08 12:28:41     98s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:41     99s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --4.66 [8]--
[09/08 12:28:41     99s] ### measure_congestion starts on Mon Sep  8 12:28:41 2025 with memory = 1852.40 (MB), peak = 2008.29 (MB)
[09/08 12:28:41     99s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:41     99s] ### Uniform Hboxes (6x6)
[09/08 12:28:41     99s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 12:28:43    102s] ### measure_qor starts on Mon Sep  8 12:28:43 2025 with memory = 1855.00 (MB), peak = 2008.29 (MB)
[09/08 12:28:43    102s] ### measure_congestion starts on Mon Sep  8 12:28:43 2025 with memory = 1855.00 (MB), peak = 2008.29 (MB)
[09/08 12:28:43    102s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:43    102s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --4.84 [8]--
[09/08 12:28:43    102s] ### measure_congestion starts on Mon Sep  8 12:28:43 2025 with memory = 1855.00 (MB), peak = 2008.29 (MB)
[09/08 12:28:43    102s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:43    102s] ### Uniform Hboxes (6x6)
[09/08 12:28:43    102s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 12:28:44    104s] ### measure_qor starts on Mon Sep  8 12:28:44 2025 with memory = 1854.71 (MB), peak = 2008.29 (MB)
[09/08 12:28:44    104s] ### measure_congestion starts on Mon Sep  8 12:28:44 2025 with memory = 1854.71 (MB), peak = 2008.29 (MB)
[09/08 12:28:44    104s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:44    104s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --4.87 [8]--
[09/08 12:28:44    104s] ### measure_congestion starts on Mon Sep  8 12:28:44 2025 with memory = 1854.71 (MB), peak = 2008.29 (MB)
[09/08 12:28:44    104s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:44    105s] ### Uniform Hboxes (6x6)
[09/08 12:28:44    105s] ### routing at level 1 iter 3 for 0 hboxes
[09/08 12:28:49    114s] ### measure_qor starts on Mon Sep  8 12:28:49 2025 with memory = 1870.61 (MB), peak = 2008.29 (MB)
[09/08 12:28:49    114s] ### measure_congestion starts on Mon Sep  8 12:28:49 2025 with memory = 1870.61 (MB), peak = 2008.29 (MB)
[09/08 12:28:49    114s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:49    114s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --5.14 [8]--
[09/08 12:28:49    114s] ### measure_congestion starts on Mon Sep  8 12:28:49 2025 with memory = 1870.61 (MB), peak = 2008.29 (MB)
[09/08 12:28:49    114s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:49    114s] ### Uniform Hboxes (6x6)
[09/08 12:28:49    114s] ### routing at level 1 iter 4 for 0 hboxes
[09/08 12:28:55    124s] ### measure_qor starts on Mon Sep  8 12:28:55 2025 with memory = 1870.94 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    124s] ### measure_congestion starts on Mon Sep  8 12:28:55 2025 with memory = 1870.94 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    124s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:55    124s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --4.71 [8]--
[09/08 12:28:55    124s] ### measure_congestion starts on Mon Sep  8 12:28:55 2025 with memory = 1870.94 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    124s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:55    124s] ### routing at level 1 iter 5 for 5 hboxes
[09/08 12:28:55    124s] ### measure_qor starts on Mon Sep  8 12:28:55 2025 with memory = 1870.94 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    124s] ### measure_congestion starts on Mon Sep  8 12:28:55 2025 with memory = 1870.94 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    124s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:55    124s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --4.63 [8]--
[09/08 12:28:55    124s] #cpu time = 00:00:28, elapsed time = 00:00:15, memory = 1834.23 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    124s] #
[09/08 12:28:55    124s] ### route_end starts on Mon Sep  8 12:28:55 2025 with memory = 1834.23 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    124s] #
[09/08 12:28:55    124s] #Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
[09/08 12:28:55    124s] #Total number of routable nets = 44580.
[09/08 12:28:55    124s] #Total number of nets in the design = 50814.
[09/08 12:28:55    124s] #
[09/08 12:28:55    124s] #44558 routable nets have only global wires.
[09/08 12:28:55    124s] #22 routable nets have only detail routed wires.
[09/08 12:28:55    124s] #219 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 12:28:55    124s] #22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 12:28:55    124s] #
[09/08 12:28:55    124s] #Routed nets constraints summary:
[09/08 12:28:55    124s] #------------------------------------------
[09/08 12:28:55    124s] #        Rules   Pref Layer   Unconstrained  
[09/08 12:28:55    124s] #------------------------------------------
[09/08 12:28:55    124s] #      Default            0           44339  
[09/08 12:28:55    124s] #     ndr_3w3s           40               0  
[09/08 12:28:55    124s] #     ndr_2w2s          179               0  
[09/08 12:28:55    124s] #------------------------------------------
[09/08 12:28:55    124s] #        Total          219           44339  
[09/08 12:28:55    124s] #------------------------------------------
[09/08 12:28:55    124s] #
[09/08 12:28:55    124s] #Routing constraints summary of the whole design:
[09/08 12:28:55    124s] #------------------------------------------
[09/08 12:28:55    124s] #        Rules   Pref Layer   Unconstrained  
[09/08 12:28:55    124s] #------------------------------------------
[09/08 12:28:55    124s] #      Default            0           44339  
[09/08 12:28:55    124s] #     ndr_3w3s           58               0  
[09/08 12:28:55    124s] #     ndr_2w2s          183               0  
[09/08 12:28:55    124s] #------------------------------------------
[09/08 12:28:55    124s] #        Total          241           44339  
[09/08 12:28:55    124s] #------------------------------------------
[09/08 12:28:55    124s] #
[09/08 12:28:55    124s] ### cal_base_flow starts on Mon Sep  8 12:28:55 2025 with memory = 1834.23 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    124s] ### init_flow_edge starts on Mon Sep  8 12:28:55 2025 with memory = 1834.23 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    124s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.45 [8]--
[09/08 12:28:55    124s] ### cal_flow starts on Mon Sep  8 12:28:55 2025 with memory = 1834.23 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    125s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:55    125s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/08 12:28:55    125s] ### report_overcon starts on Mon Sep  8 12:28:55 2025 with memory = 1834.23 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    125s] #
[09/08 12:28:55    125s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/08 12:28:55    125s] #
[09/08 12:28:55    125s] #                 OverCon       OverCon       OverCon       OverCon          
[09/08 12:28:55    125s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[09/08 12:28:55    125s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon  Flow/Cap
[09/08 12:28:55    125s] #  ----------------------------------------------------------------------------------------
[09/08 12:28:55    125s] #  Metal2      396(1.24%)     91(0.28%)     15(0.05%)      3(0.01%)   (1.58%)     0.36  
[09/08 12:28:55    125s] #  Metal3     1050(3.27%)     56(0.17%)      2(0.01%)      0(0.00%)   (3.45%)     0.43  
[09/08 12:28:55    125s] #  Metal4       18(0.06%)     24(0.07%)      4(0.01%)      0(0.00%)   (0.14%)     0.22  
[09/08 12:28:55    125s] #  ----------------------------------------------------------------------------------------
[09/08 12:28:55    125s] #     Total   1464(1.52%)    171(0.18%)     21(0.02%)      3(0.00%)   (1.73%)
[09/08 12:28:55    125s] #
[09/08 12:28:55    125s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[09/08 12:28:55    125s] #  Overflow after GR: 0.57% H + 1.15% V
[09/08 12:28:55    125s] #
[09/08 12:28:55    125s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:55    125s] ### cal_base_flow starts on Mon Sep  8 12:28:55 2025 with memory = 1834.23 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    125s] ### init_flow_edge starts on Mon Sep  8 12:28:55 2025 with memory = 1834.23 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    125s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.45 [8]--
[09/08 12:28:55    125s] ### cal_flow starts on Mon Sep  8 12:28:55 2025 with memory = 1834.23 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    125s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:55    125s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/08 12:28:55    125s] ### export_cong_map starts on Mon Sep  8 12:28:55 2025 with memory = 1834.23 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    125s] ### PDZT_Export::export_cong_map starts on Mon Sep  8 12:28:55 2025 with memory = 1834.66 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    125s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.01 [8]--
[09/08 12:28:55    125s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.73 [8]--
[09/08 12:28:55    125s] ### import_cong_map starts on Mon Sep  8 12:28:55 2025 with memory = 1834.66 (MB), peak = 2008.29 (MB)
[09/08 12:28:55    125s] #Hotspot report including placement blocked areas
[09/08 12:28:56    125s] OPERPROF: Starting HotSpotCal at level 1, MEM:2199.6M
[09/08 12:28:56    125s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 12:28:56    125s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/08 12:28:56    125s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 12:28:56    125s] [hotspot] |   Metal1(V)    |           4566.22 |           4566.22 |   362.88   347.75  1481.76  1496.88 |
[09/08 12:28:56    125s] [hotspot] |   Metal2(H)    |             19.11 |             74.56 |  1315.43   529.20  1451.52   574.56 |
[09/08 12:28:56    125s] [hotspot] |   Metal3(V)    |            121.00 |            432.22 |   967.68   695.51  1315.43   846.72 |
[09/08 12:28:56    125s] [hotspot] |   Metal4(H)    |            837.44 |            837.89 |   635.03   423.36  1451.52   680.39 |
[09/08 12:28:56    125s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 12:28:56    125s] [hotspot] |      worst     | (Metal1)  4566.22 | (Metal1)  4566.22 |                                     |
[09/08 12:28:56    125s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 12:28:56    125s] [hotspot] |   all layers   |            790.00 |           1227.56 |                                     |
[09/08 12:28:56    125s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 12:28:56    125s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 790.00, normalized total congestion hotspot area = 1227.56 (area is in unit of 4 std-cell row bins)
[09/08 12:28:56    125s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 790.00/1227.56 (area is in unit of 4 std-cell row bins)
[09/08 12:28:56    125s] [hotspot] max/total 790.00/1227.56, big hotspot (>10) total 1126.22
[09/08 12:28:56    125s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[09/08 12:28:56    125s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 12:28:56    125s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/08 12:28:56    125s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 12:28:56    125s] [hotspot] |  1  |   619.91   438.48  1451.52   680.39 |      790.44   |
[09/08 12:28:56    125s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 12:28:56    125s] [hotspot] |  2  |   695.51   846.72  1134.00   982.80 |      120.89   |
[09/08 12:28:56    125s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 12:28:56    125s] [hotspot] |  3  |   967.68   695.51  1315.43   846.72 |      112.44   |
[09/08 12:28:56    125s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 12:28:56    125s] [hotspot] |  4  |  1028.15  1375.91  1194.48  1466.63 |       36.22   |
[09/08 12:28:56    125s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 12:28:56    125s] [hotspot] |  5  |   574.56   922.32   680.39   997.92 |       23.33   |
[09/08 12:28:56    125s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 12:28:56    125s] Top 5 hotspots total area: 1083.33
[09/08 12:28:56    125s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.096, REAL:0.053, MEM:2199.6M
[09/08 12:28:56    125s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.77 [8]--
[09/08 12:28:56    125s] ### update starts on Mon Sep  8 12:28:56 2025 with memory = 1835.33 (MB), peak = 2008.29 (MB)
[09/08 12:28:56    125s] #Complete Global Routing.
[09/08 12:28:56    125s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 12:28:56    125s] #Total wire length = 2195617 um.
[09/08 12:28:56    125s] #Total half perimeter of net bounding box = 1916969 um.
[09/08 12:28:56    125s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 12:28:56    125s] #Total wire length on LAYER Metal2 = 525375 um.
[09/08 12:28:56    125s] #Total wire length on LAYER Metal3 = 933422 um.
[09/08 12:28:56    125s] #Total wire length on LAYER Metal4 = 736820 um.
[09/08 12:28:56    125s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 12:28:56    125s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 12:28:56    125s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 12:28:56    125s] #Total number of vias = 239756
[09/08 12:28:56    125s] #Up-Via Summary (total 239756):
[09/08 12:28:56    125s] #           
[09/08 12:28:56    125s] #-----------------------
[09/08 12:28:56    125s] # Metal1         129921
[09/08 12:28:56    125s] # Metal2          82123
[09/08 12:28:56    125s] # Metal3          27712
[09/08 12:28:56    125s] #-----------------------
[09/08 12:28:56    125s] #                239756 
[09/08 12:28:56    125s] #
[09/08 12:28:56    125s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --3.18 [8]--
[09/08 12:28:56    125s] ### report_overcon starts on Mon Sep  8 12:28:56 2025 with memory = 1839.05 (MB), peak = 2008.29 (MB)
[09/08 12:28:56    125s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.94 [8]--
[09/08 12:28:56    125s] ### report_overcon starts on Mon Sep  8 12:28:56 2025 with memory = 1839.05 (MB), peak = 2008.29 (MB)
[09/08 12:28:56    125s] #Max overcon = 8 tracks.
[09/08 12:28:56    125s] #Total overcon = 1.73%.
[09/08 12:28:56    125s] #Worst layer Gcell overcon rate = 3.45%.
[09/08 12:28:56    125s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 12:28:56    125s] ### route_end cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:2.0 GB --1.35 [8]--
[09/08 12:28:56    125s] ### global_route design signature (5): route=1931486302 net_attr=1673781698
[09/08 12:28:56    125s] #
[09/08 12:28:56    125s] #Global routing statistics:
[09/08 12:28:56    125s] #Cpu time = 00:00:50
[09/08 12:28:56    125s] #Elapsed time = 00:00:29
[09/08 12:28:56    125s] #Increased memory = 27.05 (MB)
[09/08 12:28:56    125s] #Total memory = 1831.25 (MB)
[09/08 12:28:56    125s] #Peak memory = 2008.29 (MB)
[09/08 12:28:56    125s] #
[09/08 12:28:56    125s] #Finished global routing on Mon Sep  8 12:28:56 2025
[09/08 12:28:56    125s] #
[09/08 12:28:56    125s] #
[09/08 12:28:56    125s] ### Time Record (Global Routing) is uninstalled.
[09/08 12:28:56    125s] ### Time Record (Data Preparation) is installed.
[09/08 12:28:56    126s] ### Time Record (Data Preparation) is uninstalled.
[09/08 12:28:56    126s] ### track-assign external-init starts on Mon Sep  8 12:28:56 2025 with memory = 1826.40 (MB), peak = 2008.29 (MB)
[09/08 12:28:56    126s] ### Time Record (Track Assignment) is installed.
[09/08 12:28:56    126s] ### Time Record (Track Assignment) is uninstalled.
[09/08 12:28:56    126s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.56 [8]--
[09/08 12:28:56    126s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.40 (MB), peak = 2008.29 (MB)
[09/08 12:28:56    126s] ### track-assign engine-init starts on Mon Sep  8 12:28:56 2025 with memory = 1826.40 (MB), peak = 2008.29 (MB)
[09/08 12:28:56    126s] ### Time Record (Track Assignment) is installed.
[09/08 12:28:56    126s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.27 [8]--
[09/08 12:28:56    126s] ### track-assign core-engine starts on Mon Sep  8 12:28:56 2025 with memory = 1826.40 (MB), peak = 2008.29 (MB)
[09/08 12:28:56    126s] #Start Track Assignment.
[09/08 12:29:00    132s] #Done with 59480 horizontal wires in 7 hboxes and 48436 vertical wires in 7 hboxes.
[09/08 12:29:03    138s] #Done with 16597 horizontal wires in 7 hboxes and 8708 vertical wires in 7 hboxes.
[09/08 12:29:04    139s] #Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
[09/08 12:29:04    139s] #
[09/08 12:29:04    139s] #Track assignment summary:
[09/08 12:29:04    139s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/08 12:29:04    139s] #------------------------------------------------------------------------
[09/08 12:29:04    139s] # Metal2    490428.98 	  0.34%  	  0.06% 	  0.04%
[09/08 12:29:04    139s] # Metal3    883205.69 	  0.52%  	  0.05% 	  0.09%
[09/08 12:29:04    139s] # Metal4    712689.01 	  0.13%  	  0.06% 	  0.01%
[09/08 12:29:04    139s] #------------------------------------------------------------------------
[09/08 12:29:04    139s] # All     2086323.68  	  0.34% 	  0.05% 	  0.01%
[09/08 12:29:04    139s] #Complete Track Assignment.
[09/08 12:29:04    139s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 12:29:04    139s] #Total wire length = 2228043 um.
[09/08 12:29:04    139s] #Total half perimeter of net bounding box = 1916969 um.
[09/08 12:29:04    139s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 12:29:04    139s] #Total wire length on LAYER Metal2 = 562988 um.
[09/08 12:29:04    139s] #Total wire length on LAYER Metal3 = 921804 um.
[09/08 12:29:04    139s] #Total wire length on LAYER Metal4 = 743252 um.
[09/08 12:29:04    139s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 12:29:04    139s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 12:29:04    139s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 12:29:04    139s] #Total number of vias = 239756
[09/08 12:29:04    139s] #Up-Via Summary (total 239756):
[09/08 12:29:04    139s] #           
[09/08 12:29:04    139s] #-----------------------
[09/08 12:29:04    139s] # Metal1         129921
[09/08 12:29:04    139s] # Metal2          82123
[09/08 12:29:04    139s] # Metal3          27712
[09/08 12:29:04    139s] #-----------------------
[09/08 12:29:04    139s] #                239756 
[09/08 12:29:04    139s] #
[09/08 12:29:04    139s] ### track_assign design signature (8): route=774517614
[09/08 12:29:04    139s] ### track-assign core-engine cpu:00:00:13, real:00:00:07, mem:1.8 GB, peak:2.0 GB --1.78 [8]--
[09/08 12:29:04    139s] ### Time Record (Track Assignment) is uninstalled.
[09/08 12:29:04    139s] #cpu time = 00:00:14, elapsed time = 00:00:08, memory = 1827.49 (MB), peak = 2008.29 (MB)
[09/08 12:29:04    139s] #
[09/08 12:29:04    139s] #number of short segments in preferred routing layers
[09/08 12:29:04    139s] #	Metal2    Metal3    Metal4    Total 
[09/08 12:29:04    139s] #	443       66        13        522       
[09/08 12:29:04    139s] #
[09/08 12:29:04    140s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 12:29:04    140s] #Cpu time = 00:01:23
[09/08 12:29:04    140s] #Elapsed time = 00:00:44
[09/08 12:29:04    140s] #Increased memory = 286.92 (MB)
[09/08 12:29:04    140s] #Total memory = 1828.37 (MB)
[09/08 12:29:04    140s] #Peak memory = 2008.29 (MB)
[09/08 12:29:04    140s] #Using multithreading with 8 threads.
[09/08 12:29:04    140s] ### Time Record (Detail Routing) is installed.
[09/08 12:29:04    140s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 12:29:10    146s] #
[09/08 12:29:10    146s] #Start Detail Routing..
[09/08 12:29:10    146s] #start initial detail routing ...
[09/08 12:29:10    146s] ### Design has 78 dirty nets, 58208 dirty-areas)
[09/08 12:30:49    929s] #   number of violations = 1795
[09/08 12:30:49    929s] #
[09/08 12:30:49    929s] #    By Layer and Type :
[09/08 12:30:49    929s] #	         MetSpc    Short     Loop   CShort      Mar WireFuse   Totals
[09/08 12:30:49    929s] #	Metal1        8        9        0        1        0        0       18
[09/08 12:30:49    929s] #	Metal2      847      682        3        0        2        7     1541
[09/08 12:30:49    929s] #	Metal3       58      143        0        0        3        2      206
[09/08 12:30:49    929s] #	Metal4        7       23        0        0        0        0       30
[09/08 12:30:49    929s] #	Totals      920      857        3        1        5        9     1795
[09/08 12:30:49    929s] #32196 out of 52140 instances (61.7%) need to be verified(marked ipoed), dirty area = 13.7%.
[09/08 12:30:55    973s] #   number of violations = 1820
[09/08 12:30:55    973s] #
[09/08 12:30:55    973s] #    By Layer and Type :
[09/08 12:30:55    973s] #	         MetSpc    Short     Loop   CShort      Mar WireFuse   Totals
[09/08 12:30:55    973s] #	Metal1        8        9        0        1        0        0       18
[09/08 12:30:55    973s] #	Metal2      855      695        3        0        2        7     1562
[09/08 12:30:55    973s] #	Metal3       59      144        0        0        3        2      208
[09/08 12:30:55    973s] #	Metal4        7       25        0        0        0        0       32
[09/08 12:30:55    973s] #	Totals      929      873        3        1        5        9     1820
[09/08 12:30:55    973s] #cpu time = 00:13:47, elapsed time = 00:01:45, memory = 1919.29 (MB), peak = 4324.43 (MB)
[09/08 12:30:55    975s] #start 1st optimization iteration ...
[09/08 12:31:07   1037s] #   number of violations = 1019
[09/08 12:31:07   1037s] #
[09/08 12:31:07   1037s] #    By Layer and Type :
[09/08 12:31:07   1037s] #	         MetSpc    Short   CShort      Mar WireFuse   Totals
[09/08 12:31:07   1037s] #	Metal1       10       11        1        0        0       22
[09/08 12:31:07   1037s] #	Metal2      638      202        0        1        3      844
[09/08 12:31:07   1037s] #	Metal3       21      109        0        4        1      135
[09/08 12:31:07   1037s] #	Metal4        5       13        0        0        0       18
[09/08 12:31:07   1037s] #	Totals      674      335        1        5        4     1019
[09/08 12:31:07   1037s] #    number of process antenna violations = 273
[09/08 12:31:07   1037s] #cpu time = 00:01:02, elapsed time = 00:00:12, memory = 1922.24 (MB), peak = 4324.43 (MB)
[09/08 12:31:07   1037s] #start 2nd optimization iteration ...
[09/08 12:31:19   1069s] #   number of violations = 946
[09/08 12:31:19   1069s] #
[09/08 12:31:19   1069s] #    By Layer and Type :
[09/08 12:31:19   1069s] #	         MetSpc    Short   CutSpc      Mar WireFuse   Totals
[09/08 12:31:19   1069s] #	Metal1       10       10        1        0        0       21
[09/08 12:31:19   1069s] #	Metal2      618      171        0        5        3      797
[09/08 12:31:19   1069s] #	Metal3       19       90        0        3        1      113
[09/08 12:31:19   1069s] #	Metal4        4       11        0        0        0       15
[09/08 12:31:19   1069s] #	Totals      651      282        1        8        4      946
[09/08 12:31:19   1069s] #    number of process antenna violations = 273
[09/08 12:31:19   1069s] #cpu time = 00:00:32, elapsed time = 00:00:12, memory = 1912.27 (MB), peak = 4324.43 (MB)
[09/08 12:31:19   1069s] #start 3rd optimization iteration ...
[09/08 12:31:34   1182s] #   number of violations = 620
[09/08 12:31:34   1182s] #
[09/08 12:31:34   1182s] #    By Layer and Type :
[09/08 12:31:34   1182s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/08 12:31:34   1182s] #	Metal1        9       10        0        2        0        0       21
[09/08 12:31:34   1182s] #	Metal2      339      127        4        0        0        4      474
[09/08 12:31:34   1182s] #	Metal3       28       79        1        0        2        0      110
[09/08 12:31:34   1182s] #	Metal4        3       12        0        0        0        0       15
[09/08 12:31:34   1182s] #	Totals      379      228        5        2        2        4      620
[09/08 12:31:34   1182s] #    number of process antenna violations = 273
[09/08 12:31:34   1182s] #cpu time = 00:01:53, elapsed time = 00:00:16, memory = 1920.33 (MB), peak = 4324.43 (MB)
[09/08 12:31:34   1182s] #start 4th optimization iteration ...
[09/08 12:31:51   1268s] #   number of violations = 549
[09/08 12:31:51   1268s] #
[09/08 12:31:51   1268s] #    By Layer and Type :
[09/08 12:31:51   1268s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/08 12:31:51   1268s] #	Metal1        7       10        0        1        0        0       18
[09/08 12:31:51   1268s] #	Metal2      258      127        2        0        0        4      391
[09/08 12:31:51   1268s] #	Metal3       29       85        1        0        3        0      118
[09/08 12:31:51   1268s] #	Metal4        4       18        0        0        0        0       22
[09/08 12:31:51   1268s] #	Totals      298      240        3        1        3        4      549
[09/08 12:31:51   1268s] #    number of process antenna violations = 289
[09/08 12:31:51   1269s] #cpu time = 00:01:26, elapsed time = 00:00:17, memory = 1920.33 (MB), peak = 4324.43 (MB)
[09/08 12:31:51   1269s] #start 5th optimization iteration ...
[09/08 12:32:13   1368s] #   number of violations = 503
[09/08 12:32:13   1368s] #
[09/08 12:32:13   1368s] #    By Layer and Type :
[09/08 12:32:13   1368s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar WireFuse   Totals
[09/08 12:32:13   1368s] #	Metal1        4        9        0        2        0        0        0       15
[09/08 12:32:13   1368s] #	Metal2      204      119        4        0        0        0        3      330
[09/08 12:32:13   1368s] #	Metal3       25      104        1        0        1        3        1      135
[09/08 12:32:13   1368s] #	Metal4        2       21        0        0        0        0        0       23
[09/08 12:32:13   1368s] #	Totals      235      253        5        2        1        3        4      503
[09/08 12:32:13   1368s] #    number of process antenna violations = 289
[09/08 12:32:13   1368s] #cpu time = 00:01:39, elapsed time = 00:00:22, memory = 1918.39 (MB), peak = 4324.43 (MB)
[09/08 12:32:13   1368s] #start 6th optimization iteration ...
[09/08 12:32:45   1504s] #   number of violations = 469
[09/08 12:32:45   1504s] #
[09/08 12:32:45   1504s] #    By Layer and Type :
[09/08 12:32:45   1504s] #	         MetSpc    Short     Loop   CutSpc   AdjCut WireFuse   Totals
[09/08 12:32:45   1504s] #	Metal1        5        8        0        2        0        0       15
[09/08 12:32:45   1504s] #	Metal2      186      118        6        0        0        4      314
[09/08 12:32:45   1504s] #	Metal3       17      104        1        0        1        0      123
[09/08 12:32:45   1504s] #	Metal4        4       13        0        0        0        0       17
[09/08 12:32:45   1504s] #	Totals      212      243        7        2        1        4      469
[09/08 12:32:45   1504s] #    number of process antenna violations = 289
[09/08 12:32:45   1504s] #cpu time = 00:02:16, elapsed time = 00:00:32, memory = 1924.55 (MB), peak = 4324.43 (MB)
[09/08 12:32:45   1505s] #start 7th optimization iteration ...
[09/08 12:33:01   1621s] #   number of violations = 366
[09/08 12:33:01   1621s] #
[09/08 12:33:01   1621s] #    By Layer and Type :
[09/08 12:33:01   1621s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/08 12:33:01   1621s] #	Metal1        4       10        0        1        0        0       15
[09/08 12:33:01   1621s] #	Metal2       92      117        4        0        0        1      214
[09/08 12:33:01   1621s] #	Metal3       20       94        1        0        2        1      118
[09/08 12:33:01   1621s] #	Metal4        4       15        0        0        0        0       19
[09/08 12:33:01   1621s] #	Totals      120      236        5        1        2        2      366
[09/08 12:33:01   1621s] #    number of process antenna violations = 289
[09/08 12:33:01   1621s] #cpu time = 00:01:57, elapsed time = 00:00:16, memory = 1926.68 (MB), peak = 4324.43 (MB)
[09/08 12:33:01   1622s] #start 8th optimization iteration ...
[09/08 12:33:16   1714s] #   number of violations = 362
[09/08 12:33:16   1714s] #
[09/08 12:33:16   1714s] #    By Layer and Type :
[09/08 12:33:16   1714s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/08 12:33:16   1714s] #	Metal1        4        8        0        1        0        0       13
[09/08 12:33:16   1714s] #	Metal2       79      118        6        0        0        1      204
[09/08 12:33:16   1714s] #	Metal3       20       97        1        0        1        1      120
[09/08 12:33:16   1714s] #	Metal4        4       21        0        0        0        0       25
[09/08 12:33:16   1714s] #	Totals      107      244        7        1        1        2      362
[09/08 12:33:16   1714s] #    number of process antenna violations = 289
[09/08 12:33:16   1714s] #cpu time = 00:01:32, elapsed time = 00:00:15, memory = 1920.34 (MB), peak = 4324.43 (MB)
[09/08 12:33:16   1714s] #start 9th optimization iteration ...
[09/08 12:33:29   1753s] #   number of violations = 338
[09/08 12:33:29   1753s] #
[09/08 12:33:29   1753s] #    By Layer and Type :
[09/08 12:33:29   1753s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar WireFuse   Totals
[09/08 12:33:29   1753s] #	Metal1        3       11        0        1        0        0        0       15
[09/08 12:33:29   1753s] #	Metal2       67      117        5        0        0        0        1      190
[09/08 12:33:29   1753s] #	Metal3       21       86        1        0        1        2        0      111
[09/08 12:33:29   1753s] #	Metal4        3       19        0        0        0        0        0       22
[09/08 12:33:29   1753s] #	Totals       94      233        6        1        1        2        1      338
[09/08 12:33:29   1753s] #    number of process antenna violations = 289
[09/08 12:33:29   1753s] #cpu time = 00:00:39, elapsed time = 00:00:13, memory = 1916.30 (MB), peak = 4324.43 (MB)
[09/08 12:33:29   1753s] #start 10th optimization iteration ...
[09/08 12:33:46   1795s] #   number of violations = 339
[09/08 12:33:46   1795s] #
[09/08 12:33:46   1795s] #    By Layer and Type :
[09/08 12:33:46   1795s] #	         MetSpc    Short     Loop   CutSpc      Mar   Totals
[09/08 12:33:46   1795s] #	Metal1        5       10        0        1        0       16
[09/08 12:33:46   1795s] #	Metal2       67      113        3        0        0      183
[09/08 12:33:46   1795s] #	Metal3       20       90        1        0        2      113
[09/08 12:33:46   1795s] #	Metal4        5       22        0        0        0       27
[09/08 12:33:46   1795s] #	Totals       97      235        4        1        2      339
[09/08 12:33:46   1795s] #    number of process antenna violations = 289
[09/08 12:33:46   1795s] #cpu time = 00:00:42, elapsed time = 00:00:17, memory = 1917.88 (MB), peak = 4324.43 (MB)
[09/08 12:33:46   1796s] #start 11th optimization iteration ...
[09/08 12:34:11   1859s] #   number of violations = 356
[09/08 12:34:11   1859s] #
[09/08 12:34:11   1859s] #    By Layer and Type :
[09/08 12:34:11   1859s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/08 12:34:11   1859s] #	Metal1        2       10        0        2        0        0       14
[09/08 12:34:11   1859s] #	Metal2       38      121        2        0        0        1      162
[09/08 12:34:11   1859s] #	Metal3       24      122        1        0        2        1      150
[09/08 12:34:11   1859s] #	Metal4        5       25        0        0        0        0       30
[09/08 12:34:11   1859s] #	Totals       69      278        3        2        2        2      356
[09/08 12:34:11   1859s] #    number of process antenna violations = 289
[09/08 12:34:11   1859s] #cpu time = 00:01:04, elapsed time = 00:00:26, memory = 1914.89 (MB), peak = 4324.43 (MB)
[09/08 12:34:11   1860s] #start 12th optimization iteration ...
[09/08 12:34:39   1924s] #   number of violations = 321
[09/08 12:34:39   1924s] #
[09/08 12:34:39   1924s] #    By Layer and Type :
[09/08 12:34:39   1924s] #	         MetSpc    Short     Loop   CutSpc      Mar   AdjCut WireFuse   Totals
[09/08 12:34:39   1924s] #	Metal1        5        9        0        1        0        0        0       15
[09/08 12:34:39   1924s] #	Metal2       37      116        2        0        0        1        1      157
[09/08 12:34:39   1924s] #	Metal3       21       98        1        0        3        0        0      123
[09/08 12:34:39   1924s] #	Metal4        3       23        0        0        0        0        0       26
[09/08 12:34:39   1924s] #	Totals       66      246        3        1        3        1        1      321
[09/08 12:34:39   1924s] #    number of process antenna violations = 289
[09/08 12:34:39   1924s] #cpu time = 00:01:04, elapsed time = 00:00:28, memory = 1917.59 (MB), peak = 4324.43 (MB)
[09/08 12:34:39   1924s] #start 13th optimization iteration ...
[09/08 12:34:54   1972s] #   number of violations = 310
[09/08 12:34:54   1972s] #
[09/08 12:34:54   1972s] #    By Layer and Type :
[09/08 12:34:54   1972s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/08 12:34:54   1972s] #	Metal1        2       10        0        2        0        0       14
[09/08 12:34:54   1972s] #	Metal2       37      118        3        0        0        1      159
[09/08 12:34:54   1972s] #	Metal3       21       97        1        0        2        0      121
[09/08 12:34:54   1972s] #	Metal4        5       11        0        0        0        0       16
[09/08 12:34:54   1972s] #	Totals       65      236        4        2        2        1      310
[09/08 12:34:54   1972s] #    number of process antenna violations = 289
[09/08 12:34:54   1972s] #cpu time = 00:00:48, elapsed time = 00:00:15, memory = 1917.79 (MB), peak = 4324.43 (MB)
[09/08 12:34:54   1972s] #start 14th optimization iteration ...
[09/08 12:35:09   2025s] #   number of violations = 316
[09/08 12:35:09   2025s] #
[09/08 12:35:09   2025s] #    By Layer and Type :
[09/08 12:35:09   2025s] #	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
[09/08 12:35:09   2025s] #	Metal1        2       10        0        1        0        0       13
[09/08 12:35:09   2025s] #	Metal2       34      126        2        0        0        1      163
[09/08 12:35:09   2025s] #	Metal3       15      108        1        0        2        0      126
[09/08 12:35:09   2025s] #	Metal4        2       12        0        0        0        0       14
[09/08 12:35:09   2025s] #	Totals       53      256        3        1        2        1      316
[09/08 12:35:09   2025s] #    number of process antenna violations = 289
[09/08 12:35:09   2025s] #cpu time = 00:00:52, elapsed time = 00:00:15, memory = 1920.72 (MB), peak = 4324.43 (MB)
[09/08 12:35:09   2025s] #start 15th optimization iteration ...
[09/08 12:35:21   2058s] #   number of violations = 329
[09/08 12:35:21   2058s] #
[09/08 12:35:21   2058s] #    By Layer and Type :
[09/08 12:35:21   2058s] #	         MetSpc    Short     Loop   CutSpc      Mar   Totals
[09/08 12:35:21   2058s] #	Metal1        2        9        0        2        0       13
[09/08 12:35:21   2058s] #	Metal2       32      128        4        0        0      164
[09/08 12:35:21   2058s] #	Metal3       19      109        1        0        4      133
[09/08 12:35:21   2058s] #	Metal4        2       17        0        0        0       19
[09/08 12:35:21   2058s] #	Totals       55      263        5        2        4      329
[09/08 12:35:21   2058s] #    number of process antenna violations = 289
[09/08 12:35:21   2058s] #cpu time = 00:00:33, elapsed time = 00:00:12, memory = 1915.77 (MB), peak = 4324.43 (MB)
[09/08 12:35:21   2058s] #start 16th optimization iteration ...
[09/08 12:35:49   2123s] #   number of violations = 281
[09/08 12:35:49   2123s] #
[09/08 12:35:49   2123s] #    By Layer and Type :
[09/08 12:35:49   2123s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:35:49   2123s] #	Metal1        1       10        2        0       13
[09/08 12:35:49   2123s] #	Metal2        6      121        0        0      127
[09/08 12:35:49   2123s] #	Metal3        9      110        0        4      123
[09/08 12:35:49   2123s] #	Metal4        1       17        0        0       18
[09/08 12:35:49   2123s] #	Totals       17      258        2        4      281
[09/08 12:35:49   2123s] #    number of process antenna violations = 289
[09/08 12:35:49   2123s] #cpu time = 00:01:05, elapsed time = 00:00:28, memory = 1919.81 (MB), peak = 4324.43 (MB)
[09/08 12:35:49   2123s] #start 17th optimization iteration ...
[09/08 12:36:10   2162s] #   number of violations = 250
[09/08 12:36:10   2162s] #
[09/08 12:36:10   2162s] #    By Layer and Type :
[09/08 12:36:10   2162s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 12:36:10   2162s] #	Metal1        4       10        1        0        0       15
[09/08 12:36:10   2162s] #	Metal2        4      111        0        0        0      115
[09/08 12:36:10   2162s] #	Metal3        3       98        0        1        1      103
[09/08 12:36:10   2162s] #	Metal4        0       17        0        0        0       17
[09/08 12:36:10   2162s] #	Totals       11      236        1        1        1      250
[09/08 12:36:10   2162s] #    number of process antenna violations = 294
[09/08 12:36:10   2162s] #cpu time = 00:00:39, elapsed time = 00:00:21, memory = 1914.25 (MB), peak = 4324.43 (MB)
[09/08 12:36:10   2162s] #start 18th optimization iteration ...
[09/08 12:36:42   2224s] #   number of violations = 258
[09/08 12:36:42   2224s] #
[09/08 12:36:42   2224s] #    By Layer and Type :
[09/08 12:36:42   2224s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:36:42   2224s] #	Metal1        2       10        2        0       14
[09/08 12:36:42   2224s] #	Metal2        4      117        0        0      121
[09/08 12:36:42   2224s] #	Metal3        9       97        0        1      107
[09/08 12:36:42   2224s] #	Metal4        1       15        0        0       16
[09/08 12:36:42   2224s] #	Totals       16      239        2        1      258
[09/08 12:36:42   2224s] #    number of process antenna violations = 294
[09/08 12:36:42   2224s] #cpu time = 00:01:02, elapsed time = 00:00:32, memory = 1917.59 (MB), peak = 4324.43 (MB)
[09/08 12:36:42   2224s] #start 19th optimization iteration ...
[09/08 12:36:55   2251s] #   number of violations = 250
[09/08 12:36:55   2251s] #
[09/08 12:36:55   2251s] #    By Layer and Type :
[09/08 12:36:55   2251s] #	         MetSpc    Short   CutSpc   Totals
[09/08 12:36:55   2251s] #	Metal1        2       10        1       13
[09/08 12:36:55   2251s] #	Metal2        4      111        0      115
[09/08 12:36:55   2251s] #	Metal3       10      100        0      110
[09/08 12:36:55   2251s] #	Metal4        1       11        0       12
[09/08 12:36:55   2251s] #	Totals       17      232        1      250
[09/08 12:36:55   2251s] #    number of process antenna violations = 294
[09/08 12:36:55   2251s] #cpu time = 00:00:27, elapsed time = 00:00:13, memory = 1911.68 (MB), peak = 4324.43 (MB)
[09/08 12:36:55   2251s] #start 20th optimization iteration ...
[09/08 12:37:09   2280s] #   number of violations = 275
[09/08 12:37:09   2280s] #
[09/08 12:37:09   2280s] #    By Layer and Type :
[09/08 12:37:09   2280s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:37:09   2280s] #	Metal1        4        9        2        0       15
[09/08 12:37:09   2280s] #	Metal2        4      109        0        0      113
[09/08 12:37:09   2280s] #	Metal3       11      111        0        2      124
[09/08 12:37:09   2280s] #	Metal4        2       21        0        0       23
[09/08 12:37:09   2280s] #	Totals       21      250        2        2      275
[09/08 12:37:09   2280s] #    number of process antenna violations = 294
[09/08 12:37:09   2280s] #cpu time = 00:00:29, elapsed time = 00:00:14, memory = 1908.65 (MB), peak = 4324.43 (MB)
[09/08 12:37:09   2280s] #start 21th optimization iteration ...
[09/08 12:37:32   2324s] #   number of violations = 250
[09/08 12:37:32   2324s] #
[09/08 12:37:32   2324s] #    By Layer and Type :
[09/08 12:37:32   2324s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:37:32   2324s] #	Metal1        7        9        1        0       17
[09/08 12:37:32   2324s] #	Metal2        3      111        0        0      114
[09/08 12:37:32   2324s] #	Metal3       10       95        0        1      106
[09/08 12:37:32   2324s] #	Metal4        2       11        0        0       13
[09/08 12:37:32   2324s] #	Totals       22      226        1        1      250
[09/08 12:37:32   2324s] #    number of process antenna violations = 294
[09/08 12:37:32   2324s] #cpu time = 00:00:44, elapsed time = 00:00:23, memory = 1913.36 (MB), peak = 4324.43 (MB)
[09/08 12:37:32   2325s] #start 22th optimization iteration ...
[09/08 12:37:53   2362s] #   number of violations = 246
[09/08 12:37:53   2362s] #
[09/08 12:37:53   2362s] #    By Layer and Type :
[09/08 12:37:53   2362s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:37:53   2362s] #	Metal1        9        9        1        0       19
[09/08 12:37:53   2362s] #	Metal2        3      100        0        0      103
[09/08 12:37:53   2362s] #	Metal3        6      101        0        1      108
[09/08 12:37:53   2362s] #	Metal4        0       16        0        0       16
[09/08 12:37:53   2362s] #	Totals       18      226        1        1      246
[09/08 12:37:53   2362s] #    number of process antenna violations = 294
[09/08 12:37:53   2362s] #cpu time = 00:00:37, elapsed time = 00:00:21, memory = 1915.00 (MB), peak = 4324.43 (MB)
[09/08 12:37:53   2362s] #start 23th optimization iteration ...
[09/08 12:38:23   2418s] #   number of violations = 259
[09/08 12:38:23   2418s] #
[09/08 12:38:23   2418s] #    By Layer and Type :
[09/08 12:38:23   2418s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:38:23   2418s] #	Metal1        5        9        1        0       15
[09/08 12:38:23   2418s] #	Metal2        3      104        0        0      107
[09/08 12:38:23   2418s] #	Metal3       13      104        0        3      120
[09/08 12:38:23   2418s] #	Metal4        5       12        0        0       17
[09/08 12:38:23   2418s] #	Totals       26      229        1        3      259
[09/08 12:38:23   2418s] #    number of process antenna violations = 294
[09/08 12:38:23   2418s] #cpu time = 00:00:56, elapsed time = 00:00:30, memory = 1912.85 (MB), peak = 4324.43 (MB)
[09/08 12:38:23   2418s] #start 24th optimization iteration ...
[09/08 12:38:55   2477s] #   number of violations = 234
[09/08 12:38:55   2477s] #
[09/08 12:38:55   2477s] #    By Layer and Type :
[09/08 12:38:55   2477s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:38:55   2477s] #	Metal1        9        9        2        0       20
[09/08 12:38:55   2477s] #	Metal2        5      104        0        0      109
[09/08 12:38:55   2477s] #	Metal3        0       92        0        1       93
[09/08 12:38:55   2477s] #	Metal4        1       11        0        0       12
[09/08 12:38:55   2477s] #	Totals       15      216        2        1      234
[09/08 12:38:55   2477s] #    number of process antenna violations = 289
[09/08 12:38:55   2477s] #cpu time = 00:00:59, elapsed time = 00:00:32, memory = 1913.91 (MB), peak = 4324.43 (MB)
[09/08 12:38:55   2477s] #start 25th optimization iteration ...
[09/08 12:39:10   2508s] #   number of violations = 245
[09/08 12:39:10   2508s] #
[09/08 12:39:10   2508s] #    By Layer and Type :
[09/08 12:39:10   2508s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:39:10   2508s] #	Metal1        4        8        1        0       13
[09/08 12:39:10   2508s] #	Metal2        4      101        0        0      105
[09/08 12:39:10   2508s] #	Metal3        7      102        0        2      111
[09/08 12:39:10   2508s] #	Metal4        0       16        0        0       16
[09/08 12:39:10   2508s] #	Totals       15      227        1        2      245
[09/08 12:39:10   2508s] #    number of process antenna violations = 289
[09/08 12:39:10   2508s] #cpu time = 00:00:31, elapsed time = 00:00:14, memory = 1910.84 (MB), peak = 4324.43 (MB)
[09/08 12:39:10   2508s] #start 26th optimization iteration ...
[09/08 12:39:27   2545s] #   number of violations = 215
[09/08 12:39:27   2545s] #
[09/08 12:39:27   2545s] #    By Layer and Type :
[09/08 12:39:27   2545s] #	         MetSpc    Short   CutSpc   Totals
[09/08 12:39:27   2545s] #	Metal1        4        8        1       13
[09/08 12:39:27   2545s] #	Metal2        3      100        0      103
[09/08 12:39:27   2545s] #	Metal3        4       75        0       79
[09/08 12:39:27   2545s] #	Metal4        2       18        0       20
[09/08 12:39:27   2545s] #	Totals       13      201        1      215
[09/08 12:39:27   2545s] #    number of process antenna violations = 289
[09/08 12:39:27   2545s] #cpu time = 00:00:37, elapsed time = 00:00:18, memory = 1911.34 (MB), peak = 4324.43 (MB)
[09/08 12:39:27   2545s] #start 27th optimization iteration ...
[09/08 12:39:42   2576s] #   number of violations = 223
[09/08 12:39:42   2576s] #
[09/08 12:39:42   2576s] #    By Layer and Type :
[09/08 12:39:42   2576s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:39:42   2576s] #	Metal1        5       10        2        0       17
[09/08 12:39:42   2576s] #	Metal2        3      102        0        0      105
[09/08 12:39:42   2576s] #	Metal3        4       73        0        2       79
[09/08 12:39:42   2576s] #	Metal4        2       20        0        0       22
[09/08 12:39:42   2576s] #	Totals       14      205        2        2      223
[09/08 12:39:42   2576s] #    number of process antenna violations = 289
[09/08 12:39:42   2576s] #cpu time = 00:00:31, elapsed time = 00:00:14, memory = 1909.57 (MB), peak = 4324.43 (MB)
[09/08 12:39:42   2576s] #start 28th optimization iteration ...
[09/08 12:40:01   2616s] #   number of violations = 227
[09/08 12:40:01   2616s] #
[09/08 12:40:01   2616s] #    By Layer and Type :
[09/08 12:40:01   2616s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:40:01   2616s] #	Metal1        4        9        1        0       14
[09/08 12:40:01   2616s] #	Metal2        1       94        0        0       95
[09/08 12:40:01   2616s] #	Metal3        6       92        0        3      101
[09/08 12:40:01   2616s] #	Metal4        2       15        0        0       17
[09/08 12:40:01   2616s] #	Totals       13      210        1        3      227
[09/08 12:40:01   2616s] #    number of process antenna violations = 289
[09/08 12:40:01   2616s] #cpu time = 00:00:40, elapsed time = 00:00:19, memory = 1909.77 (MB), peak = 4324.43 (MB)
[09/08 12:40:01   2616s] #start 29th optimization iteration ...
[09/08 12:40:19   2657s] #   number of violations = 236
[09/08 12:40:19   2657s] #
[09/08 12:40:19   2657s] #    By Layer and Type :
[09/08 12:40:19   2657s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:40:19   2657s] #	Metal1        6        9        2        0       17
[09/08 12:40:19   2657s] #	Metal2        3      109        0        0      112
[09/08 12:40:19   2657s] #	Metal3       11       76        0        5       92
[09/08 12:40:19   2657s] #	Metal4        0       15        0        0       15
[09/08 12:40:19   2657s] #	Totals       20      209        2        5      236
[09/08 12:40:19   2657s] #    number of process antenna violations = 289
[09/08 12:40:19   2657s] #cpu time = 00:00:41, elapsed time = 00:00:18, memory = 1912.72 (MB), peak = 4324.43 (MB)
[09/08 12:40:19   2657s] #start 30th optimization iteration ...
[09/08 12:40:46   2707s] #   number of violations = 241
[09/08 12:40:46   2707s] #
[09/08 12:40:46   2707s] #    By Layer and Type :
[09/08 12:40:46   2707s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 12:40:46   2707s] #	Metal1        8        9        1        0        0       18
[09/08 12:40:46   2707s] #	Metal2        4      105        0        0        1      110
[09/08 12:40:46   2707s] #	Metal3        8       87        0        2        0       97
[09/08 12:40:46   2707s] #	Metal4        1       15        0        0        0       16
[09/08 12:40:46   2707s] #	Totals       21      216        1        2        1      241
[09/08 12:40:46   2707s] #    number of process antenna violations = 294
[09/08 12:40:46   2707s] #cpu time = 00:00:50, elapsed time = 00:00:26, memory = 1912.38 (MB), peak = 4324.43 (MB)
[09/08 12:40:46   2707s] #start 31th optimization iteration ...
[09/08 12:41:04   2747s] #   number of violations = 236
[09/08 12:41:04   2747s] #
[09/08 12:41:04   2747s] #    By Layer and Type :
[09/08 12:41:04   2747s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:41:04   2747s] #	Metal1        8        8        1        0       17
[09/08 12:41:04   2747s] #	Metal2        3      106        0        0      109
[09/08 12:41:04   2747s] #	Metal3        4       91        0        3       98
[09/08 12:41:04   2747s] #	Metal4        0       12        0        0       12
[09/08 12:41:04   2747s] #	Totals       15      217        1        3      236
[09/08 12:41:04   2747s] #    number of process antenna violations = 294
[09/08 12:41:04   2747s] #cpu time = 00:00:40, elapsed time = 00:00:18, memory = 1911.58 (MB), peak = 4324.43 (MB)
[09/08 12:41:04   2748s] #start 32th optimization iteration ...
[09/08 12:41:20   2781s] #   number of violations = 220
[09/08 12:41:20   2781s] #
[09/08 12:41:20   2781s] #    By Layer and Type :
[09/08 12:41:20   2781s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:41:20   2781s] #	Metal1        7        8        1        0       16
[09/08 12:41:20   2781s] #	Metal2        3      109        0        0      112
[09/08 12:41:20   2781s] #	Metal3        3       75        0        2       80
[09/08 12:41:20   2781s] #	Metal4        0       12        0        0       12
[09/08 12:41:20   2781s] #	Totals       13      204        1        2      220
[09/08 12:41:20   2781s] #    number of process antenna violations = 294
[09/08 12:41:20   2781s] #cpu time = 00:00:33, elapsed time = 00:00:15, memory = 1909.10 (MB), peak = 4324.43 (MB)
[09/08 12:41:20   2781s] #start 33th optimization iteration ...
[09/08 12:41:40   2824s] #   number of violations = 245
[09/08 12:41:40   2824s] #
[09/08 12:41:40   2824s] #    By Layer and Type :
[09/08 12:41:40   2824s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:41:40   2824s] #	Metal1        5       11        1        0       17
[09/08 12:41:40   2824s] #	Metal2        3      102        0        0      105
[09/08 12:41:40   2824s] #	Metal3        7       97        0        4      108
[09/08 12:41:40   2824s] #	Metal4        1       14        0        0       15
[09/08 12:41:40   2824s] #	Totals       16      224        1        4      245
[09/08 12:41:40   2824s] #    number of process antenna violations = 294
[09/08 12:41:40   2824s] #cpu time = 00:00:43, elapsed time = 00:00:20, memory = 1915.56 (MB), peak = 4324.43 (MB)
[09/08 12:41:40   2825s] #start 34th optimization iteration ...
[09/08 12:42:01   2867s] #   number of violations = 242
[09/08 12:42:01   2867s] #
[09/08 12:42:01   2867s] #    By Layer and Type :
[09/08 12:42:01   2867s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:42:01   2867s] #	Metal1        8        9        1        0       18
[09/08 12:42:01   2867s] #	Metal2        5      106        0        0      111
[09/08 12:42:01   2867s] #	Metal3       10       81        0        1       92
[09/08 12:42:01   2867s] #	Metal4        1       20        0        0       21
[09/08 12:42:01   2867s] #	Totals       24      216        1        1      242
[09/08 12:42:01   2867s] #    number of process antenna violations = 289
[09/08 12:42:01   2867s] #cpu time = 00:00:42, elapsed time = 00:00:21, memory = 1913.29 (MB), peak = 4324.43 (MB)
[09/08 12:42:01   2867s] #start 35th optimization iteration ...
[09/08 12:42:20   2909s] #   number of violations = 249
[09/08 12:42:20   2909s] #
[09/08 12:42:20   2909s] #    By Layer and Type :
[09/08 12:42:20   2909s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:42:20   2909s] #	Metal1        6        8        2        0       16
[09/08 12:42:20   2909s] #	Metal2        4      104        0        0      108
[09/08 12:42:20   2909s] #	Metal3       10       91        0        3      104
[09/08 12:42:20   2909s] #	Metal4        2       19        0        0       21
[09/08 12:42:20   2909s] #	Totals       22      222        2        3      249
[09/08 12:42:20   2909s] #    number of process antenna violations = 289
[09/08 12:42:20   2909s] #cpu time = 00:00:42, elapsed time = 00:00:19, memory = 1910.59 (MB), peak = 4324.43 (MB)
[09/08 12:42:20   2909s] #start 36th optimization iteration ...
[09/08 12:42:59   2979s] #   number of violations = 253
[09/08 12:42:59   2979s] #
[09/08 12:42:59   2979s] #    By Layer and Type :
[09/08 12:42:59   2979s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 12:42:59   2979s] #	Metal1        5       11        1        0        0       17
[09/08 12:42:59   2979s] #	Metal2        2      103        0        0        1      106
[09/08 12:42:59   2979s] #	Metal3       11      102        0        2        0      115
[09/08 12:42:59   2979s] #	Metal4        0       15        0        0        0       15
[09/08 12:42:59   2979s] #	Totals       18      231        1        2        1      253
[09/08 12:42:59   2979s] #    number of process antenna violations = 289
[09/08 12:42:59   2979s] #cpu time = 00:01:09, elapsed time = 00:00:39, memory = 1913.90 (MB), peak = 4324.43 (MB)
[09/08 12:42:59   2979s] #start 37th optimization iteration ...
[09/08 12:43:27   3035s] #   number of violations = 242
[09/08 12:43:27   3035s] #
[09/08 12:43:27   3035s] #    By Layer and Type :
[09/08 12:43:27   3035s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:43:27   3035s] #	Metal1        8        9        1        0       18
[09/08 12:43:27   3035s] #	Metal2        5       94        0        0       99
[09/08 12:43:27   3035s] #	Metal3        6       94        0        4      104
[09/08 12:43:27   3035s] #	Metal4        2       19        0        0       21
[09/08 12:43:27   3035s] #	Totals       21      216        1        4      242
[09/08 12:43:27   3035s] #    number of process antenna violations = 289
[09/08 12:43:27   3035s] #cpu time = 00:00:57, elapsed time = 00:00:28, memory = 1911.54 (MB), peak = 4324.43 (MB)
[09/08 12:43:27   3036s] #start 38th optimization iteration ...
[09/08 12:43:54   3094s] #   number of violations = 218
[09/08 12:43:54   3094s] #
[09/08 12:43:54   3094s] #    By Layer and Type :
[09/08 12:43:54   3094s] #	         MetSpc    Short   CutSpc   Totals
[09/08 12:43:54   3094s] #	Metal1        7        8        2       17
[09/08 12:43:54   3094s] #	Metal2        3       93        0       96
[09/08 12:43:54   3094s] #	Metal3        6       86        0       92
[09/08 12:43:54   3094s] #	Metal4        1       12        0       13
[09/08 12:43:54   3094s] #	Totals       17      199        2      218
[09/08 12:43:54   3094s] #    number of process antenna violations = 289
[09/08 12:43:54   3094s] #cpu time = 00:00:58, elapsed time = 00:00:27, memory = 1912.09 (MB), peak = 4324.43 (MB)
[09/08 12:43:54   3094s] #start 39th optimization iteration ...
[09/08 12:44:29   3156s] #   number of violations = 236
[09/08 12:44:29   3156s] #
[09/08 12:44:29   3156s] #    By Layer and Type :
[09/08 12:44:29   3156s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:44:29   3156s] #	Metal1        6       10        1        0       17
[09/08 12:44:29   3156s] #	Metal2        2       94        0        0       96
[09/08 12:44:29   3156s] #	Metal3        6       93        0        3      102
[09/08 12:44:29   3156s] #	Metal4        0       21        0        0       21
[09/08 12:44:29   3156s] #	Totals       14      218        1        3      236
[09/08 12:44:29   3156s] #    number of process antenna violations = 289
[09/08 12:44:29   3156s] #cpu time = 00:01:02, elapsed time = 00:00:35, memory = 1912.99 (MB), peak = 4324.43 (MB)
[09/08 12:44:29   3156s] #start 40th optimization iteration ...
[09/08 12:45:09   3227s] #   number of violations = 228
[09/08 12:45:09   3227s] #
[09/08 12:45:09   3227s] #    By Layer and Type :
[09/08 12:45:09   3227s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:45:09   3227s] #	Metal1        6       10        1        0       17
[09/08 12:45:09   3227s] #	Metal2        2       93        0        0       95
[09/08 12:45:09   3227s] #	Metal3        4       93        0        2       99
[09/08 12:45:09   3227s] #	Metal4        2       15        0        0       17
[09/08 12:45:09   3227s] #	Totals       14      211        1        2      228
[09/08 12:45:09   3227s] #    number of process antenna violations = 289
[09/08 12:45:09   3227s] #cpu time = 00:01:10, elapsed time = 00:00:40, memory = 1911.47 (MB), peak = 4324.43 (MB)
[09/08 12:45:09   3227s] #start 41th optimization iteration ...
[09/08 12:45:32   3275s] #   number of violations = 226
[09/08 12:45:32   3275s] #
[09/08 12:45:32   3275s] #    By Layer and Type :
[09/08 12:45:32   3275s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:45:32   3275s] #	Metal1        6        8        1        0       15
[09/08 12:45:32   3275s] #	Metal2        2       93        0        0       95
[09/08 12:45:32   3275s] #	Metal3        4       93        0        2       99
[09/08 12:45:32   3275s] #	Metal4        2       15        0        0       17
[09/08 12:45:32   3275s] #	Totals       14      209        1        2      226
[09/08 12:45:32   3275s] #    number of process antenna violations = 289
[09/08 12:45:32   3275s] #cpu time = 00:00:48, elapsed time = 00:00:23, memory = 1913.50 (MB), peak = 4324.43 (MB)
[09/08 12:45:32   3276s] #start 42th optimization iteration ...
[09/08 12:46:09   3347s] #   number of violations = 226
[09/08 12:46:09   3347s] #
[09/08 12:46:09   3347s] #    By Layer and Type :
[09/08 12:46:09   3347s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:46:09   3347s] #	Metal1        4        9        2        0       15
[09/08 12:46:09   3347s] #	Metal2        2       93        0        0       95
[09/08 12:46:09   3347s] #	Metal3        4       93        0        2       99
[09/08 12:46:09   3347s] #	Metal4        2       15        0        0       17
[09/08 12:46:09   3347s] #	Totals       12      210        2        2      226
[09/08 12:46:09   3347s] #    number of process antenna violations = 289
[09/08 12:46:09   3347s] #cpu time = 00:01:12, elapsed time = 00:00:38, memory = 1916.50 (MB), peak = 4324.43 (MB)
[09/08 12:46:09   3347s] #start 43th optimization iteration ...
[09/08 12:46:26   3385s] #   number of violations = 227
[09/08 12:46:26   3385s] #
[09/08 12:46:26   3385s] #    By Layer and Type :
[09/08 12:46:26   3385s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:46:26   3385s] #	Metal1        6        8        2        0       16
[09/08 12:46:26   3385s] #	Metal2        2       93        0        0       95
[09/08 12:46:26   3385s] #	Metal3        4       93        0        2       99
[09/08 12:46:26   3385s] #	Metal4        2       15        0        0       17
[09/08 12:46:26   3385s] #	Totals       14      209        2        2      227
[09/08 12:46:26   3385s] #    number of process antenna violations = 289
[09/08 12:46:26   3385s] #cpu time = 00:00:38, elapsed time = 00:00:16, memory = 1914.86 (MB), peak = 4324.43 (MB)
[09/08 12:46:26   3385s] #start 44th optimization iteration ...
[09/08 12:46:45   3425s] #   number of violations = 225
[09/08 12:46:45   3425s] #
[09/08 12:46:45   3425s] #    By Layer and Type :
[09/08 12:46:45   3425s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:46:45   3425s] #	Metal1        1       10        2        0       13
[09/08 12:46:45   3425s] #	Metal2        4       92        0        0       96
[09/08 12:46:45   3425s] #	Metal3        4       93        0        2       99
[09/08 12:46:45   3425s] #	Metal4        2       15        0        0       17
[09/08 12:46:45   3425s] #	Totals       11      210        2        2      225
[09/08 12:46:45   3425s] #    number of process antenna violations = 289
[09/08 12:46:45   3425s] #cpu time = 00:00:39, elapsed time = 00:00:19, memory = 1914.37 (MB), peak = 4324.43 (MB)
[09/08 12:46:45   3425s] #start 45th optimization iteration ...
[09/08 12:47:06   3472s] #   number of violations = 230
[09/08 12:47:06   3472s] #
[09/08 12:47:06   3472s] #    By Layer and Type :
[09/08 12:47:06   3472s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:47:06   3472s] #	Metal1        7        9        2        0       18
[09/08 12:47:06   3472s] #	Metal2        3       93        0        0       96
[09/08 12:47:06   3472s] #	Metal3        4       93        0        2       99
[09/08 12:47:06   3472s] #	Metal4        2       15        0        0       17
[09/08 12:47:06   3472s] #	Totals       16      210        2        2      230
[09/08 12:47:06   3472s] #    number of process antenna violations = 289
[09/08 12:47:06   3472s] #cpu time = 00:00:47, elapsed time = 00:00:21, memory = 1913.49 (MB), peak = 4324.43 (MB)
[09/08 12:47:06   3472s] #start 46th optimization iteration ...
[09/08 12:47:26   3516s] #   number of violations = 228
[09/08 12:47:26   3516s] #
[09/08 12:47:26   3516s] #    By Layer and Type :
[09/08 12:47:26   3516s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:47:26   3516s] #	Metal1        6        9        2        0       17
[09/08 12:47:26   3516s] #	Metal2        2       93        0        0       95
[09/08 12:47:26   3516s] #	Metal3        4       93        0        2       99
[09/08 12:47:26   3516s] #	Metal4        2       15        0        0       17
[09/08 12:47:26   3516s] #	Totals       14      210        2        2      228
[09/08 12:47:26   3516s] #    number of process antenna violations = 289
[09/08 12:47:26   3516s] #cpu time = 00:00:44, elapsed time = 00:00:20, memory = 1917.43 (MB), peak = 4324.43 (MB)
[09/08 12:47:26   3516s] #start 47th optimization iteration ...
[09/08 12:47:50   3563s] #   number of violations = 227
[09/08 12:47:50   3563s] #
[09/08 12:47:50   3563s] #    By Layer and Type :
[09/08 12:47:50   3563s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:47:50   3563s] #	Metal1        5       10        1        0       16
[09/08 12:47:50   3563s] #	Metal2        2       93        0        0       95
[09/08 12:47:50   3563s] #	Metal3        4       93        0        2       99
[09/08 12:47:50   3563s] #	Metal4        2       15        0        0       17
[09/08 12:47:50   3563s] #	Totals       13      211        1        2      227
[09/08 12:47:50   3563s] #    number of process antenna violations = 289
[09/08 12:47:50   3563s] #cpu time = 00:00:46, elapsed time = 00:00:23, memory = 1912.09 (MB), peak = 4324.43 (MB)
[09/08 12:47:50   3563s] #start 48th optimization iteration ...
[09/08 12:48:21   3622s] #   number of violations = 223
[09/08 12:48:21   3622s] #
[09/08 12:48:21   3622s] #    By Layer and Type :
[09/08 12:48:21   3622s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:48:21   3622s] #	Metal1        2        8        1        0       11
[09/08 12:48:21   3622s] #	Metal2        3       93        0        0       96
[09/08 12:48:21   3622s] #	Metal3        4       93        0        2       99
[09/08 12:48:21   3622s] #	Metal4        2       15        0        0       17
[09/08 12:48:21   3622s] #	Totals       11      209        1        2      223
[09/08 12:48:21   3622s] #    number of process antenna violations = 289
[09/08 12:48:21   3622s] #cpu time = 00:00:59, elapsed time = 00:00:32, memory = 1913.79 (MB), peak = 4324.43 (MB)
[09/08 12:48:21   3622s] #start 49th optimization iteration ...
[09/08 12:48:36   3654s] #   number of violations = 228
[09/08 12:48:36   3654s] #
[09/08 12:48:36   3654s] #    By Layer and Type :
[09/08 12:48:36   3654s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:48:36   3654s] #	Metal1        5       10        1        0       16
[09/08 12:48:36   3654s] #	Metal2        3       93        0        0       96
[09/08 12:48:36   3654s] #	Metal3        4       93        0        2       99
[09/08 12:48:36   3654s] #	Metal4        2       15        0        0       17
[09/08 12:48:36   3654s] #	Totals       14      211        1        2      228
[09/08 12:48:36   3654s] #    number of process antenna violations = 289
[09/08 12:48:36   3654s] #cpu time = 00:00:32, elapsed time = 00:00:15, memory = 1914.87 (MB), peak = 4324.43 (MB)
[09/08 12:48:36   3654s] #start 50th optimization iteration ...
[09/08 12:48:50   3686s] #   number of violations = 228
[09/08 12:48:50   3686s] #
[09/08 12:48:50   3686s] #    By Layer and Type :
[09/08 12:48:50   3686s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:48:50   3686s] #	Metal1        6        9        2        0       17
[09/08 12:48:50   3686s] #	Metal2        2       93        0        0       95
[09/08 12:48:50   3686s] #	Metal3        4       93        0        2       99
[09/08 12:48:50   3686s] #	Metal4        2       15        0        0       17
[09/08 12:48:50   3686s] #	Totals       14      210        2        2      228
[09/08 12:48:50   3686s] #    number of process antenna violations = 289
[09/08 12:48:50   3687s] #cpu time = 00:00:33, elapsed time = 00:00:14, memory = 1913.98 (MB), peak = 4324.43 (MB)
[09/08 12:48:50   3687s] #start 51th optimization iteration ...
[09/08 12:49:07   3724s] #   number of violations = 225
[09/08 12:49:07   3724s] #
[09/08 12:49:07   3724s] #    By Layer and Type :
[09/08 12:49:07   3724s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:49:07   3724s] #	Metal1        2       10        2        0       14
[09/08 12:49:07   3724s] #	Metal2        3       92        0        0       95
[09/08 12:49:07   3724s] #	Metal3        4       93        0        2       99
[09/08 12:49:07   3724s] #	Metal4        2       15        0        0       17
[09/08 12:49:07   3724s] #	Totals       11      210        2        2      225
[09/08 12:49:07   3724s] #    number of process antenna violations = 289
[09/08 12:49:07   3724s] #cpu time = 00:00:37, elapsed time = 00:00:16, memory = 1915.63 (MB), peak = 4324.43 (MB)
[09/08 12:49:07   3724s] #Complete Detail Routing.
[09/08 12:49:07   3725s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 12:49:07   3725s] #Total wire length = 2307127 um.
[09/08 12:49:07   3725s] #Total half perimeter of net bounding box = 1916969 um.
[09/08 12:49:07   3725s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 12:49:07   3725s] #Total wire length on LAYER Metal2 = 651058 um.
[09/08 12:49:07   3725s] #Total wire length on LAYER Metal3 = 915262 um.
[09/08 12:49:07   3725s] #Total wire length on LAYER Metal4 = 740807 um.
[09/08 12:49:07   3725s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 12:49:07   3725s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 12:49:07   3725s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 12:49:07   3725s] #Total number of vias = 280951
[09/08 12:49:07   3725s] #Up-Via Summary (total 280951):
[09/08 12:49:07   3725s] #           
[09/08 12:49:07   3725s] #-----------------------
[09/08 12:49:07   3725s] # Metal1         140717
[09/08 12:49:07   3725s] # Metal2         101247
[09/08 12:49:07   3725s] # Metal3          38987
[09/08 12:49:07   3725s] #-----------------------
[09/08 12:49:07   3725s] #                280951 
[09/08 12:49:07   3725s] #
[09/08 12:49:07   3725s] #Total number of DRC violations = 225
[09/08 12:49:07   3725s] #Total number of violations on LAYER Metal1 = 14
[09/08 12:49:07   3725s] #Total number of violations on LAYER Metal2 = 95
[09/08 12:49:07   3725s] #Total number of violations on LAYER Metal3 = 99
[09/08 12:49:07   3725s] #Total number of violations on LAYER Metal4 = 17
[09/08 12:49:07   3725s] #Total number of violations on LAYER Metal5 = 0
[09/08 12:49:07   3725s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 12:49:07   3725s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 12:49:07   3725s] ### Time Record (Detail Routing) is uninstalled.
[09/08 12:49:07   3725s] #Cpu time = 00:59:45
[09/08 12:49:07   3725s] #Elapsed time = 00:20:03
[09/08 12:49:07   3725s] #Increased memory = 63.59 (MB)
[09/08 12:49:07   3725s] #Total memory = 1891.96 (MB)
[09/08 12:49:07   3725s] #Peak memory = 4324.43 (MB)
[09/08 12:49:07   3725s] ### Time Record (Antenna Fixing) is installed.
[09/08 12:49:07   3725s] #
[09/08 12:49:07   3725s] #start routing for process antenna violation fix ...
[09/08 12:49:07   3726s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 12:49:14   3735s] #
[09/08 12:49:14   3735s] #    By Layer and Type :
[09/08 12:49:14   3735s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:49:14   3735s] #	Metal1        2       10        2        0       14
[09/08 12:49:14   3735s] #	Metal2        3       92        0        0       95
[09/08 12:49:14   3735s] #	Metal3        4       93        0        2       99
[09/08 12:49:14   3735s] #	Metal4        2       15        0        0       17
[09/08 12:49:14   3735s] #	Totals       11      210        2        2      225
[09/08 12:49:14   3735s] #cpu time = 00:00:10, elapsed time = 00:00:07, memory = 1892.35 (MB), peak = 4324.43 (MB)
[09/08 12:49:14   3735s] #
[09/08 12:49:14   3735s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 12:49:14   3735s] #Total wire length = 2307253 um.
[09/08 12:49:14   3735s] #Total half perimeter of net bounding box = 1916969 um.
[09/08 12:49:14   3735s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 12:49:14   3735s] #Total wire length on LAYER Metal2 = 650868 um.
[09/08 12:49:14   3735s] #Total wire length on LAYER Metal3 = 915264 um.
[09/08 12:49:14   3735s] #Total wire length on LAYER Metal4 = 741120 um.
[09/08 12:49:14   3735s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 12:49:14   3735s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 12:49:14   3735s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 12:49:14   3735s] #Total number of vias = 281243
[09/08 12:49:14   3735s] #Up-Via Summary (total 281243):
[09/08 12:49:14   3735s] #           
[09/08 12:49:14   3735s] #-----------------------
[09/08 12:49:14   3735s] # Metal1         140717
[09/08 12:49:14   3735s] # Metal2         101277
[09/08 12:49:14   3735s] # Metal3          39249
[09/08 12:49:14   3735s] #-----------------------
[09/08 12:49:14   3735s] #                281243 
[09/08 12:49:14   3735s] #
[09/08 12:49:14   3735s] #Total number of DRC violations = 225
[09/08 12:49:14   3735s] #Total number of process antenna violations = 8
[09/08 12:49:14   3735s] #Total number of net violated process antenna rule = 8 ant fix stage
[09/08 12:49:14   3735s] #Total number of violations on LAYER Metal1 = 14
[09/08 12:49:14   3735s] #Total number of violations on LAYER Metal2 = 95
[09/08 12:49:14   3735s] #Total number of violations on LAYER Metal3 = 99
[09/08 12:49:14   3735s] #Total number of violations on LAYER Metal4 = 17
[09/08 12:49:14   3735s] #Total number of violations on LAYER Metal5 = 0
[09/08 12:49:14   3735s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 12:49:14   3735s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 12:49:14   3735s] #
[09/08 12:49:14   3736s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 12:49:14   3737s] #
[09/08 12:49:14   3737s] # start diode insertion for process antenna violation fix ...
[09/08 12:49:14   3737s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 12:49:14   3737s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1872.24 (MB), peak = 4324.43 (MB)
[09/08 12:49:14   3737s] #
[09/08 12:49:14   3737s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 12:49:14   3737s] #Total wire length = 2307253 um.
[09/08 12:49:14   3737s] #Total half perimeter of net bounding box = 1916969 um.
[09/08 12:49:14   3737s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 12:49:14   3737s] #Total wire length on LAYER Metal2 = 650868 um.
[09/08 12:49:14   3737s] #Total wire length on LAYER Metal3 = 915264 um.
[09/08 12:49:14   3737s] #Total wire length on LAYER Metal4 = 741120 um.
[09/08 12:49:14   3737s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 12:49:14   3737s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 12:49:14   3737s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 12:49:14   3737s] #Total number of vias = 281243
[09/08 12:49:14   3737s] #Up-Via Summary (total 281243):
[09/08 12:49:14   3737s] #           
[09/08 12:49:14   3737s] #-----------------------
[09/08 12:49:14   3737s] # Metal1         140717
[09/08 12:49:14   3737s] # Metal2         101277
[09/08 12:49:14   3737s] # Metal3          39249
[09/08 12:49:14   3737s] #-----------------------
[09/08 12:49:14   3737s] #                281243 
[09/08 12:49:14   3737s] #
[09/08 12:49:14   3737s] #Total number of DRC violations = 225
[09/08 12:49:14   3737s] #Total number of process antenna violations = 11
[09/08 12:49:14   3737s] #Total number of net violated process antenna rule = 8 
[09/08 12:49:14   3737s] #Total number of violations on LAYER Metal1 = 14
[09/08 12:49:14   3737s] #Total number of violations on LAYER Metal2 = 95
[09/08 12:49:14   3737s] #Total number of violations on LAYER Metal3 = 99
[09/08 12:49:14   3737s] #Total number of violations on LAYER Metal4 = 17
[09/08 12:49:14   3737s] #Total number of violations on LAYER Metal5 = 0
[09/08 12:49:14   3737s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 12:49:14   3737s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 12:49:14   3737s] #
[09/08 12:49:14   3737s] #WARNING (NRDR-309) There are more than 100 DRCs. The router will not invoke the process of delete and reroute to fix antenna violation. 
[09/08 12:49:14   3737s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 12:49:15   3739s] #
[09/08 12:49:15   3739s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 12:49:15   3739s] #Total wire length = 2307253 um.
[09/08 12:49:15   3739s] #Total half perimeter of net bounding box = 1916969 um.
[09/08 12:49:15   3739s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 12:49:15   3739s] #Total wire length on LAYER Metal2 = 650868 um.
[09/08 12:49:15   3739s] #Total wire length on LAYER Metal3 = 915264 um.
[09/08 12:49:15   3739s] #Total wire length on LAYER Metal4 = 741120 um.
[09/08 12:49:15   3739s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 12:49:15   3739s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 12:49:15   3739s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 12:49:15   3739s] #Total number of vias = 281243
[09/08 12:49:15   3739s] #Up-Via Summary (total 281243):
[09/08 12:49:15   3739s] #           
[09/08 12:49:15   3739s] #-----------------------
[09/08 12:49:15   3739s] # Metal1         140717
[09/08 12:49:15   3739s] # Metal2         101277
[09/08 12:49:15   3739s] # Metal3          39249
[09/08 12:49:15   3739s] #-----------------------
[09/08 12:49:15   3739s] #                281243 
[09/08 12:49:15   3739s] #
[09/08 12:49:15   3739s] #Total number of DRC violations = 225
[09/08 12:49:15   3739s] #Total number of process antenna violations = 11
[09/08 12:49:15   3739s] #Total number of net violated process antenna rule = 8 
[09/08 12:49:15   3739s] #Total number of violations on LAYER Metal1 = 14
[09/08 12:49:15   3739s] #Total number of violations on LAYER Metal2 = 95
[09/08 12:49:15   3739s] #Total number of violations on LAYER Metal3 = 99
[09/08 12:49:15   3739s] #Total number of violations on LAYER Metal4 = 17
[09/08 12:49:15   3739s] #Total number of violations on LAYER Metal5 = 0
[09/08 12:49:15   3739s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 12:49:15   3739s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 12:49:15   3739s] #
[09/08 12:49:15   3739s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 12:49:15   3740s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 12:49:15   3741s] ### Time Record (Post Route Wire Spreading) is installed.
[09/08 12:49:15   3741s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 12:49:21   3747s] #
[09/08 12:49:21   3747s] #Start Post Route wire spreading..
[09/08 12:49:21   3748s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 12:49:21   3748s] #
[09/08 12:49:21   3748s] #Start DRC checking..
[09/08 12:49:25   3781s] #   number of violations = 226
[09/08 12:49:25   3781s] #
[09/08 12:49:25   3781s] #    By Layer and Type :
[09/08 12:49:25   3781s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:49:25   3781s] #	Metal1        2        9        2        0       13
[09/08 12:49:25   3781s] #	Metal2        3       91        0        0       94
[09/08 12:49:25   3781s] #	Metal3        4       94        0        2      100
[09/08 12:49:25   3781s] #	Metal4        2       17        0        0       19
[09/08 12:49:25   3781s] #	Totals       11      211        2        2      226
[09/08 12:49:25   3781s] #cpu time = 00:00:33, elapsed time = 00:00:04, memory = 1918.93 (MB), peak = 4324.43 (MB)
[09/08 12:49:25   3781s] #CELL_VIEW croc_chip,init has 226 DRC violations
[09/08 12:49:25   3781s] #Total number of DRC violations = 226
[09/08 12:49:25   3781s] #Total number of process antenna violations = 11
[09/08 12:49:25   3781s] #Total number of net violated process antenna rule = 8 
[09/08 12:49:25   3781s] #Total number of violations on LAYER Metal1 = 13
[09/08 12:49:25   3781s] #Total number of violations on LAYER Metal2 = 94
[09/08 12:49:25   3781s] #Total number of violations on LAYER Metal3 = 100
[09/08 12:49:25   3781s] #Total number of violations on LAYER Metal4 = 19
[09/08 12:49:25   3781s] #Total number of violations on LAYER Metal5 = 0
[09/08 12:49:25   3781s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 12:49:25   3781s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 12:49:26   3781s] #
[09/08 12:49:26   3781s] #Start data preparation for wire spreading...
[09/08 12:49:26   3781s] #
[09/08 12:49:26   3781s] #Data preparation is done on Mon Sep  8 12:49:26 2025
[09/08 12:49:26   3781s] #
[09/08 12:49:26   3781s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 12:49:26   3783s] ### track-assign engine-init starts on Mon Sep  8 12:49:26 2025 with memory = 1918.93 (MB), peak = 4324.43 (MB)
[09/08 12:49:26   3783s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:4.2 GB --1.14 [8]--
[09/08 12:49:26   3783s] #
[09/08 12:49:26   3783s] #Start Post Route Wire Spread.
[09/08 12:49:28   3790s] #Done with 21395 horizontal wires in 14 hboxes and 17234 vertical wires in 14 hboxes.
[09/08 12:49:28   3790s] #Complete Post Route Wire Spread.
[09/08 12:49:28   3790s] #
[09/08 12:49:29   3790s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 12:49:29   3790s] #Total wire length = 2333756 um.
[09/08 12:49:29   3790s] #Total half perimeter of net bounding box = 1916969 um.
[09/08 12:49:29   3790s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 12:49:29   3790s] #Total wire length on LAYER Metal2 = 655058 um.
[09/08 12:49:29   3790s] #Total wire length on LAYER Metal3 = 927392 um.
[09/08 12:49:29   3790s] #Total wire length on LAYER Metal4 = 751306 um.
[09/08 12:49:29   3790s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 12:49:29   3790s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 12:49:29   3790s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 12:49:29   3790s] #Total number of vias = 281243
[09/08 12:49:29   3790s] #Up-Via Summary (total 281243):
[09/08 12:49:29   3790s] #           
[09/08 12:49:29   3790s] #-----------------------
[09/08 12:49:29   3790s] # Metal1         140717
[09/08 12:49:29   3790s] # Metal2         101277
[09/08 12:49:29   3790s] # Metal3          39249
[09/08 12:49:29   3790s] #-----------------------
[09/08 12:49:29   3790s] #                281243 
[09/08 12:49:29   3790s] #
[09/08 12:49:29   3791s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 12:49:29   3791s] #
[09/08 12:49:29   3791s] #Start DRC checking..
[09/08 12:49:34   3828s] #   number of violations = 226
[09/08 12:49:34   3828s] #
[09/08 12:49:34   3828s] #    By Layer and Type :
[09/08 12:49:34   3828s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:49:34   3828s] #	Metal1        2        9        2        0       13
[09/08 12:49:34   3828s] #	Metal2        3       91        0        0       94
[09/08 12:49:34   3828s] #	Metal3        4       94        0        2      100
[09/08 12:49:34   3828s] #	Metal4        2       17        0        0       19
[09/08 12:49:34   3828s] #	Totals       11      211        2        2      226
[09/08 12:49:34   3828s] #cpu time = 00:00:37, elapsed time = 00:00:05, memory = 1931.65 (MB), peak = 4324.43 (MB)
[09/08 12:49:34   3828s] #CELL_VIEW croc_chip,init has 226 DRC violations
[09/08 12:49:34   3828s] #Total number of DRC violations = 226
[09/08 12:49:34   3828s] #Total number of process antenna violations = 11
[09/08 12:49:34   3828s] #Total number of net violated process antenna rule = 8 
[09/08 12:49:34   3828s] #Total number of violations on LAYER Metal1 = 13
[09/08 12:49:34   3828s] #Total number of violations on LAYER Metal2 = 94
[09/08 12:49:34   3828s] #Total number of violations on LAYER Metal3 = 100
[09/08 12:49:34   3828s] #Total number of violations on LAYER Metal4 = 19
[09/08 12:49:34   3828s] #Total number of violations on LAYER Metal5 = 0
[09/08 12:49:34   3828s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 12:49:34   3828s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 12:49:34   3829s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 12:49:34   3831s] #   number of violations = 226
[09/08 12:49:34   3831s] #
[09/08 12:49:34   3831s] #    By Layer and Type :
[09/08 12:49:34   3831s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 12:49:34   3831s] #	Metal1        2        9        2        0       13
[09/08 12:49:34   3831s] #	Metal2        3       91        0        0       94
[09/08 12:49:34   3831s] #	Metal3        4       94        0        2      100
[09/08 12:49:34   3831s] #	Metal4        2       17        0        0       19
[09/08 12:49:34   3831s] #	Totals       11      211        2        2      226
[09/08 12:49:34   3831s] #cpu time = 00:00:50, elapsed time = 00:00:09, memory = 1931.21 (MB), peak = 4324.43 (MB)
[09/08 12:49:34   3831s] #CELL_VIEW croc_chip,init has 226 DRC violations
[09/08 12:49:34   3831s] #Total number of DRC violations = 226
[09/08 12:49:34   3831s] #Total number of process antenna violations = 11
[09/08 12:49:34   3831s] #Total number of net violated process antenna rule = 8 
[09/08 12:49:34   3831s] #Total number of violations on LAYER Metal1 = 13
[09/08 12:49:34   3831s] #Total number of violations on LAYER Metal2 = 94
[09/08 12:49:34   3831s] #Total number of violations on LAYER Metal3 = 100
[09/08 12:49:34   3831s] #Total number of violations on LAYER Metal4 = 19
[09/08 12:49:34   3831s] #Total number of violations on LAYER Metal5 = 0
[09/08 12:49:34   3831s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 12:49:34   3831s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 12:49:34   3831s] #Post Route wire spread is done.
[09/08 12:49:34   3831s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/08 12:49:34   3831s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 12:49:34   3831s] #Total wire length = 2333756 um.
[09/08 12:49:34   3831s] #Total half perimeter of net bounding box = 1916969 um.
[09/08 12:49:34   3831s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 12:49:34   3831s] #Total wire length on LAYER Metal2 = 655058 um.
[09/08 12:49:34   3831s] #Total wire length on LAYER Metal3 = 927392 um.
[09/08 12:49:34   3831s] #Total wire length on LAYER Metal4 = 751306 um.
[09/08 12:49:34   3831s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 12:49:34   3831s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 12:49:34   3831s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 12:49:34   3831s] #Total number of vias = 281243
[09/08 12:49:34   3831s] #Up-Via Summary (total 281243):
[09/08 12:49:34   3831s] #           
[09/08 12:49:34   3831s] #-----------------------
[09/08 12:49:34   3831s] # Metal1         140717
[09/08 12:49:34   3831s] # Metal2         101277
[09/08 12:49:34   3831s] # Metal3          39249
[09/08 12:49:34   3831s] #-----------------------
[09/08 12:49:34   3831s] #                281243 
[09/08 12:49:34   3831s] #
[09/08 12:49:34   3831s] #detailRoute Statistics:
[09/08 12:49:34   3831s] #Cpu time = 01:01:31
[09/08 12:49:34   3831s] #Elapsed time = 00:20:30
[09/08 12:49:34   3831s] #Increased memory = 82.94 (MB)
[09/08 12:49:34   3831s] #Total memory = 1911.31 (MB)
[09/08 12:49:34   3831s] #Peak memory = 4324.43 (MB)
[09/08 12:49:34   3831s] ### global_detail_route design signature (133): route=1902643417 flt_obj=0 vio=1556321768 shield_wire=1
[09/08 12:49:34   3831s] ### Time Record (DB Export) is installed.
[09/08 12:49:34   3831s] ### export design design signature (134): route=1902643417 flt_obj=0 vio=1556321768 swire=282492057 shield_wire=1 net_attr=1992717942 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1602714521 pin_access=1629576558
[09/08 12:49:35   3833s] ### Time Record (DB Export) is uninstalled.
[09/08 12:49:35   3833s] ### Time Record (Post Callback) is installed.
[09/08 12:49:35   3833s] ### Time Record (Post Callback) is uninstalled.
[09/08 12:49:35   3833s] #
[09/08 12:49:35   3833s] #globalDetailRoute statistics:
[09/08 12:49:35   3833s] #Cpu time = 01:03:18
[09/08 12:49:35   3833s] #Elapsed time = 00:21:26
[09/08 12:49:35   3833s] #Increased memory = 349.16 (MB)
[09/08 12:49:35   3833s] #Total memory = 1639.69 (MB)
[09/08 12:49:35   3833s] #Peak memory = 4324.43 (MB)
[09/08 12:49:35   3833s] #Number of warnings = 82
[09/08 12:49:35   3833s] #Total number of warnings = 87
[09/08 12:49:35   3833s] #Number of fails = 0
[09/08 12:49:35   3833s] #Total number of fails = 0
[09/08 12:49:35   3833s] #Complete globalDetailRoute on Mon Sep  8 12:49:35 2025
[09/08 12:49:35   3833s] #
[09/08 12:49:35   3833s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 12:49:35   3833s] % End globalDetailRoute (date=09/08 12:49:35, total cpu=1:03:18, real=0:21:26, peak res=4324.4M, current mem=1603.0M)
[09/08 12:49:35   3833s] #Default setup view is reset to func_view_wc.
[09/08 12:49:35   3833s] #Default setup view is reset to func_view_wc.
[09/08 12:49:35   3833s] #routeDesign: cpu time = 01:03:19, elapsed time = 00:21:26, memory = 1578.84 (MB), peak = 4324.43 (MB)
[09/08 12:49:35   3834s] 
[09/08 12:49:35   3834s] *** Summary of all messages that are not suppressed in this session:
[09/08 12:49:35   3834s] Severity  ID               Count  Summary                                  
[09/08 12:49:35   3834s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[09/08 12:49:35   3834s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/08 12:49:35   3834s] WARNING   IMPESI-3194        116  Unable to interpolate for instance '%s' ...
[09/08 12:49:35   3834s] WARNING   IMPESI-3199        116  Unable to find proper library binding be...
[09/08 12:49:35   3834s] *** Message Summary: 234 warning(s), 0 error(s)
[09/08 12:49:35   3834s] 
[09/08 12:49:35   3834s] ### Time Record (routeDesign) is uninstalled.
[09/08 12:49:35   3834s] ### 
[09/08 12:49:35   3834s] ###   Scalability Statistics
[09/08 12:49:35   3834s] ### 
[09/08 12:49:35   3834s] ### --------------------------------+----------------+----------------+----------------+
[09/08 12:49:35   3834s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/08 12:49:35   3834s] ### --------------------------------+----------------+----------------+----------------+
[09/08 12:49:35   3834s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 12:49:35   3834s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 12:49:35   3834s] ###   Timing Data Generation        |        00:00:19|        00:00:09|             2.2|
[09/08 12:49:35   3834s] ###   DB Import                     |        00:00:02|        00:00:02|             1.4|
[09/08 12:49:35   3834s] ###   DB Export                     |        00:00:02|        00:00:01|             1.0|
[09/08 12:49:35   3834s] ###   Cell Pin Access               |        00:00:16|        00:00:04|             4.3|
[09/08 12:49:35   3834s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/08 12:49:35   3834s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.1|
[09/08 12:49:35   3834s] ###   Global Routing                |        00:00:50|        00:00:29|             1.7|
[09/08 12:49:35   3834s] ###   Track Assignment              |        00:00:14|        00:00:08|             1.8|
[09/08 12:49:35   3834s] ###   Detail Routing                |        00:59:45|        00:20:03|             3.0|
[09/08 12:49:35   3834s] ###   Antenna Fixing                |        00:00:14|        00:00:08|             1.9|
[09/08 12:49:35   3834s] ###   Post Route Wire Spreading     |        00:01:29|        00:00:19|             4.7|
[09/08 12:49:35   3834s] ###   Entire Command                |        01:03:19|        00:21:26|             3.0|
[09/08 12:49:35   3834s] ### --------------------------------+----------------+----------------+----------------+
[09/08 12:49:35   3834s] ### 
[09/08 12:49:35   3834s] #% End routeDesign (date=09/08 12:49:35, total cpu=1:03:19, real=0:21:26, peak res=4324.4M, current mem=1578.8M)
[09/08 12:49:35   3834s] <CMD> saveDesign SAVED/05_route.invs
[09/08 12:49:35   3834s] #% Begin save design ... (date=09/08 12:49:35, mem=1579.1M)
[09/08 12:49:36   3834s] % Begin Save ccopt configuration ... (date=09/08 12:49:36, mem=1582.1M)
[09/08 12:49:36   3834s] % End Save ccopt configuration ... (date=09/08 12:49:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=1582.1M, current mem=1579.0M)
[09/08 12:49:36   3834s] % Begin Save netlist data ... (date=09/08 12:49:36, mem=1579.0M)
[09/08 12:49:36   3834s] Writing Binary DB to SAVED/05_route.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[09/08 12:49:36   3834s] % End Save netlist data ... (date=09/08 12:49:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=1579.0M, current mem=1578.1M)
[09/08 12:49:36   3834s] Saving symbol-table file in separate thread ...
[09/08 12:49:36   3834s] Saving congestion map file in separate thread ...
[09/08 12:49:36   3834s] Saving congestion map file SAVED/05_route.invs.dat.tmp/croc_chip.route.congmap.gz ...
[09/08 12:49:36   3834s] % Begin Save AAE data ... (date=09/08 12:49:36, mem=1579.0M)
[09/08 12:49:36   3834s] Saving AAE Data ...
[09/08 12:49:36   3834s] AAE DB initialization (MEM=2254.15 CPU=0:00:00.1 REAL=0:00:00.0) 
[09/08 12:49:36   3834s] % End Save AAE data ... (date=09/08 12:49:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1587.9M, current mem=1587.9M)
[09/08 12:49:36   3834s] Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/05_route.invs.dat/scheduling_file.cts
[09/08 12:49:36   3834s] Saving preference file SAVED/05_route.invs.dat.tmp/gui.pref.tcl ...
[09/08 12:49:36   3834s] Saving mode setting ...
[09/08 12:49:36   3835s] Saving global file ...
[09/08 12:49:36   3835s] Saving Drc markers ...
[09/08 12:49:36   3835s] ... 1256 markers are saved ...
[09/08 12:49:36   3835s] ... 226 geometry drc markers are saved ...
[09/08 12:49:36   3835s] ... 11 antenna drc markers are saved ...
[09/08 12:49:36   3835s] Saving special route data file in separate thread ...
[09/08 12:49:36   3835s] Saving PG file in separate thread ...
[09/08 12:49:36   3835s] Saving placement file in separate thread ...
[09/08 12:49:36   3835s] Saving route file in separate thread ...
[09/08 12:49:36   3835s] Saving property file in separate thread ...
[09/08 12:49:36   3835s] Saving PG file SAVED/05_route.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Mon Sep  8 12:49:36 2025)
[09/08 12:49:36   3835s] Saving property file SAVED/05_route.invs.dat.tmp/croc_chip.prop
[09/08 12:49:36   3835s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/08 12:49:36   3835s] Save Adaptive View Pruning View Names to Binary file
[09/08 12:49:36   3835s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2340.7M) ***
[09/08 12:49:36   3835s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2340.7M) ***
[09/08 12:49:37   3835s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:01.0 mem=2340.7M) ***
[09/08 12:49:37   3835s] TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
[09/08 12:49:37   3835s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[09/08 12:49:37   3835s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/08 12:49:37   3835s] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=2316.7M) ***
[09/08 12:49:37   3835s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[09/08 12:49:37   3835s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/08 12:49:38   3836s] #Saving pin access data to file SAVED/05_route.invs.dat.tmp/croc_chip.apa ...
[09/08 12:49:39   3837s] #
[09/08 12:49:39   3837s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[09/08 12:49:39   3837s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/08 12:49:39   3837s] % Begin Save power constraints data ... (date=09/08 12:49:39, mem=1591.8M)
[09/08 12:49:39   3837s] % End Save power constraints data ... (date=09/08 12:49:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1592.2M, current mem=1592.2M)
[09/08 12:49:44   3841s] Generated self-contained design 05_route.invs.dat.tmp
[09/08 12:49:44   3841s] #% End save design ... (date=09/08 12:49:44, total cpu=0:00:07.4, real=0:00:09.0, peak res=1595.5M, current mem=1592.9M)
[09/08 12:49:44   3841s] *** Message Summary: 0 warning(s), 0 error(s)
[09/08 12:49:44   3841s] 
[09/08 12:49:44   3841s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_setup
[09/08 12:49:44   3841s] Switching SI Aware to true by default in postroute mode   
[09/08 12:49:44   3841s]  Reset EOS DB
[09/08 12:49:44   3841s] Ignoring AAE DB Resetting ...
[09/08 12:49:44   3841s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/08 12:49:44   3841s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 12:49:44   3841s] RC Extraction called in multi-corner(1) mode.
[09/08 12:49:44   3841s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 12:49:44   3841s] Type 'man IMPEXT-6197' for more detail.
[09/08 12:49:44   3841s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 12:49:44   3841s] * Layer Id             : 1 - M1
[09/08 12:49:44   3841s]       Thickness        : 0.4
[09/08 12:49:44   3841s]       Min Width        : 0.16
[09/08 12:49:44   3841s]       Layer Dielectric : 4.1
[09/08 12:49:44   3841s] * Layer Id             : 2 - M2
[09/08 12:49:44   3841s]       Thickness        : 0.45
[09/08 12:49:44   3841s]       Min Width        : 0.2
[09/08 12:49:44   3841s]       Layer Dielectric : 4.1
[09/08 12:49:44   3841s] * Layer Id             : 3 - M3
[09/08 12:49:44   3841s]       Thickness        : 0.45
[09/08 12:49:44   3841s]       Min Width        : 0.2
[09/08 12:49:44   3841s]       Layer Dielectric : 4.1
[09/08 12:49:44   3841s] * Layer Id             : 4 - M4
[09/08 12:49:44   3841s]       Thickness        : 0.45
[09/08 12:49:44   3841s]       Min Width        : 0.2
[09/08 12:49:44   3841s]       Layer Dielectric : 4.1
[09/08 12:49:44   3841s] * Layer Id             : 5 - M5
[09/08 12:49:44   3841s]       Thickness        : 0.45
[09/08 12:49:44   3841s]       Min Width        : 0.2
[09/08 12:49:44   3841s]       Layer Dielectric : 4.1
[09/08 12:49:44   3841s] * Layer Id             : 6 - M6
[09/08 12:49:44   3841s]       Thickness        : 2
[09/08 12:49:44   3841s]       Min Width        : 1.64
[09/08 12:49:44   3841s]       Layer Dielectric : 4.1
[09/08 12:49:44   3841s] * Layer Id             : 7 - M7
[09/08 12:49:44   3841s]       Thickness        : 3
[09/08 12:49:44   3841s]       Min Width        : 2
[09/08 12:49:44   3841s]       Layer Dielectric : 4.1
[09/08 12:49:44   3841s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d  -basic
[09/08 12:49:44   3841s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 12:49:44   3841s]       RC Corner Indexes            0   
[09/08 12:49:44   3841s] Capacitance Scaling Factor   : 1.00000 
[09/08 12:49:44   3841s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 12:49:44   3841s] Resistance Scaling Factor    : 1.00000 
[09/08 12:49:44   3841s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 12:49:44   3841s] Clock Res. Scaling Factor    : 1.00000 
[09/08 12:49:44   3841s] Shrink Factor                : 1.00000
[09/08 12:49:45   3842s] LayerId::1 widthSet size::1
[09/08 12:49:45   3842s] LayerId::2 widthSet size::3
[09/08 12:49:45   3842s] LayerId::3 widthSet size::3
[09/08 12:49:45   3842s] LayerId::4 widthSet size::3
[09/08 12:49:45   3842s] LayerId::5 widthSet size::3
[09/08 12:49:45   3842s] LayerId::6 widthSet size::1
[09/08 12:49:45   3842s] LayerId::7 widthSet size::1
[09/08 12:49:45   3842s] Initializing multi-corner resistance tables ...
[09/08 12:49:45   3842s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 12:49:46   3843s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2227.7M)
[09/08 12:49:46   3843s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 12:49:47   3844s] Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 2267.7M)
[09/08 12:49:48   3845s] Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 2267.7M)
[09/08 12:49:50   3847s] Extracted 30.0002% (CPU Time= 0:00:04.9  MEM= 2271.7M)
[09/08 12:49:50   3847s] Extracted 40.0003% (CPU Time= 0:00:05.3  MEM= 2271.7M)
[09/08 12:49:51   3848s] Extracted 50.0003% (CPU Time= 0:00:06.0  MEM= 2271.7M)
[09/08 12:49:53   3850s] Extracted 60.0002% (CPU Time= 0:00:08.0  MEM= 2271.7M)
[09/08 12:49:54   3851s] Extracted 70.0003% (CPU Time= 0:00:08.4  MEM= 2271.7M)
[09/08 12:49:54   3851s] Extracted 80.0002% (CPU Time= 0:00:08.9  MEM= 2271.7M)
[09/08 12:49:55   3852s] Extracted 90.0003% (CPU Time= 0:00:09.8  MEM= 2271.7M)
[09/08 12:49:57   3854s] Extracted 100% (CPU Time= 0:00:11.9  MEM= 2271.7M)
[09/08 12:49:57   3854s] Number of Extracted Resistors     : 882184
[09/08 12:49:57   3854s] Number of Extracted Ground Cap.   : 905249
[09/08 12:49:57   3854s] Number of Extracted Coupling Cap. : 1952680
[09/08 12:49:58   3854s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2255.676M)
[09/08 12:49:58   3854s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 12:49:58   3855s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2255.7M)
[09/08 12:49:58   3855s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 12:49:58   3856s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 44628 access done (mem: 2259.676M)
[09/08 12:49:58   3856s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2259.676M)
[09/08 12:49:58   3856s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2259.676M)
[09/08 12:49:58   3856s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 12:49:59   3856s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 2259.676M)
[09/08 12:49:59   3856s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2259.676M)
[09/08 12:49:59   3856s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.2  Real Time: 0:00:15.0  MEM: 2259.676M)
[09/08 12:49:59   3856s] Starting delay calculation for Setup views
[09/08 12:49:59   3856s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 12:49:59   3857s] #################################################################################
[09/08 12:49:59   3857s] # Design Stage: PostRoute
[09/08 12:49:59   3857s] # Design Name: croc_chip
[09/08 12:49:59   3857s] # Design Mode: 130nm
[09/08 12:49:59   3857s] # Analysis Mode: MMMC OCV 
[09/08 12:49:59   3857s] # Parasitics Mode: SPEF/RCDB
[09/08 12:49:59   3857s] # Signoff Settings: SI On 
[09/08 12:49:59   3857s] #################################################################################
[09/08 12:49:59   3859s] Topological Sorting (REAL = 0:00:00.0, MEM = 2295.3M, InitMEM = 2288.5M)
[09/08 12:50:00   3859s] Setting infinite Tws ...
[09/08 12:50:00   3859s] First Iteration Infinite Tw... 
[09/08 12:50:00   3859s] Calculate early delays in OCV mode...
[09/08 12:50:00   3859s] Calculate late delays in OCV mode...
[09/08 12:50:00   3859s] Start delay calculation (fullDC) (8 T). (MEM=2314.33)
[09/08 12:50:00   3859s] LayerId::1 widthSet size::1
[09/08 12:50:00   3859s] LayerId::2 widthSet size::3
[09/08 12:50:00   3859s] LayerId::3 widthSet size::3
[09/08 12:50:00   3859s] LayerId::4 widthSet size::3
[09/08 12:50:00   3859s] LayerId::5 widthSet size::3
[09/08 12:50:00   3859s] LayerId::6 widthSet size::1
[09/08 12:50:00   3859s] LayerId::7 widthSet size::1
[09/08 12:50:00   3859s] Initializing multi-corner resistance tables ...
[09/08 12:50:00   3859s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 12:50:01   3860s] Start AAE Lib Loading. (MEM=2331.36)
[09/08 12:50:01   3860s] End AAE Lib Loading. (MEM=2340.9 CPU=0:00:00.1 Real=0:00:00.0)
[09/08 12:50:01   3860s] End AAE Lib Interpolated Model. (MEM=2340.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:50:01   3860s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2340.898M)
[09/08 12:50:01   3860s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2340.9M)
[09/08 12:50:01   3860s] AAE_INFO: 8 threads acquired from CTE.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:01   3861s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:50:01   3861s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 12:50:01   3861s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 12:50:03   3879s] Total number of fetched objects 49489
[09/08 12:50:03   3879s] AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
[09/08 12:50:03   3880s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 12:50:04   3880s] End delay calculation. (MEM=2830.77 CPU=0:00:18.8 REAL=0:00:02.0)
[09/08 12:50:04   3880s] End delay calculation (fullDC). (MEM=2830.77 CPU=0:00:21.0 REAL=0:00:04.0)
[09/08 12:50:04   3880s] *** CDM Built up (cpu=0:00:23.3  real=0:00:05.0  mem= 2830.8M) ***
[09/08 12:50:05   3884s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2766.8M)
[09/08 12:50:05   3884s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 12:50:05   3884s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2766.8M)
[09/08 12:50:05   3884s] Starting SI iteration 2
[09/08 12:50:05   3885s] Calculate early delays in OCV mode...
[09/08 12:50:05   3885s] Calculate late delays in OCV mode...
[09/08 12:50:05   3885s] Start delay calculation (fullDC) (8 T). (MEM=2444.91)
[09/08 12:50:05   3885s] End AAE Lib Interpolated Model. (MEM=2444.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:50:07   3896s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 12:50:07   3896s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
[09/08 12:50:07   3896s] Total number of fetched objects 49489
[09/08 12:50:07   3896s] AAE_INFO-618: Total number of nets in the design is 50814,  22.4 percent of the nets selected for SI analysis
[09/08 12:50:07   3896s] End delay calculation. (MEM=2773.78 CPU=0:00:11.0 REAL=0:00:02.0)
[09/08 12:50:07   3896s] End delay calculation (fullDC). (MEM=2773.78 CPU=0:00:11.2 REAL=0:00:02.0)
[09/08 12:50:07   3896s] *** CDM Built up (cpu=0:00:11.2  real=0:00:02.0  mem= 2773.8M) ***
[09/08 12:50:07   3897s] *** Done Building Timing Graph (cpu=0:00:41.0 real=0:00:08.0 totSessionCpu=1:04:58 mem=2771.8M)
[09/08 12:50:07   3897s] All LLGs are deleted
[09/08 12:50:07   3897s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2444.8M
[09/08 12:50:07   3897s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2444.8M
[09/08 12:50:07   3897s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2444.8M
[09/08 12:50:07   3897s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2444.8M
[09/08 12:50:07   3898s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2476.8M
[09/08 12:50:07   3898s] Process 60003 wires and vias for routing blockage analysis
[09/08 12:50:07   3898s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.183, REAL:0.026, MEM:2476.8M
[09/08 12:50:07   3898s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.342, REAL:0.071, MEM:2476.8M
[09/08 12:50:07   3898s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.369, REAL:0.098, MEM:2476.8M
[09/08 12:50:07   3898s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2476.8M
[09/08 12:50:07   3898s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2476.8M
[09/08 12:50:10   3904s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.936  | -1.213  |  1.639  | -2.936  |   N/A   |  6.811  | -0.779  | -0.281  |
|           TNS (ns):| -1480.6 | -1428.1 |  0.000  | -51.034 |   N/A   |  0.000  | -79.808 | -1.443  |
|    Violating Paths:|  2592   |  2547   |    0    |   35    |   N/A   |    0    |   506   |   10    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.162   |    167 (167)     |
|   max_tran     |     41 (145)     |   -0.421   |     82 (237)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 1
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_setup
[09/08 12:50:10   3904s] Total CPU time: 63.43 sec
[09/08 12:50:10   3904s] Total Real time: 26.0 sec
[09/08 12:50:10   3904s] Total Memory Usage: 2468.976562 Mbytes
[09/08 12:50:10   3904s] Info: pop threads available for lower-level modules during optimization.
[09/08 12:50:10   3904s] Reset AAE Options
[09/08 12:50:10   3904s] 
[09/08 12:50:10   3904s] =============================================================================================
[09/08 12:50:10   3904s]  Final TAT Report for timeDesign
[09/08 12:50:10   3904s] =============================================================================================
[09/08 12:50:10   3904s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 12:50:10   3904s] ---------------------------------------------------------------------------------------------
[09/08 12:50:10   3904s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 12:50:10   3904s] [ ExtractRC              ]      1   0:00:14.6  (  57.1 % )     0:00:14.6 /  0:00:15.2    1.0
[09/08 12:50:10   3904s] [ TimingUpdate           ]      2   0:00:00.3  (   1.3 % )     0:00:08.5 /  0:00:41.0    4.8
[09/08 12:50:10   3904s] [ FullDelayCalc          ]      1   0:00:08.1  (  31.8 % )     0:00:08.1 /  0:00:39.5    4.9
[09/08 12:50:10   3904s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.7 % )     0:00:02.4 /  0:00:07.1    2.9
[09/08 12:50:10   3904s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    3.4
[09/08 12:50:10   3904s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.7 /  0:00:01.2    1.8
[09/08 12:50:10   3904s] [ GenerateReports        ]      1   0:00:01.4  (   5.5 % )     0:00:01.4 /  0:00:05.0    3.5
[09/08 12:50:10   3904s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 12:50:10   3904s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 12:50:10   3904s] [ GenerateDrvReportData  ]      1   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:01.0    2.2
[09/08 12:50:10   3904s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.5    3.4
[09/08 12:50:10   3904s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 12:50:10   3904s] ---------------------------------------------------------------------------------------------
[09/08 12:50:10   3904s]  timeDesign TOTAL                   0:00:25.5  ( 100.0 % )     0:00:25.5 /  0:01:03.4    2.5
[09/08 12:50:10   3904s] ---------------------------------------------------------------------------------------------
[09/08 12:50:10   3904s] 
[09/08 12:50:10   3905s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_hold
[09/08 12:50:10   3905s]  Reset EOS DB
[09/08 12:50:10   3905s] Ignoring AAE DB Resetting ...
[09/08 12:50:10   3905s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 44628 access done (mem: 2468.977M)
[09/08 12:50:10   3905s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/08 12:50:10   3905s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 12:50:10   3905s] RC Extraction called in multi-corner(1) mode.
[09/08 12:50:10   3905s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 12:50:10   3905s] Type 'man IMPEXT-6197' for more detail.
[09/08 12:50:10   3905s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 12:50:10   3905s] * Layer Id             : 1 - M1
[09/08 12:50:10   3905s]       Thickness        : 0.4
[09/08 12:50:10   3905s]       Min Width        : 0.16
[09/08 12:50:10   3905s]       Layer Dielectric : 4.1
[09/08 12:50:10   3905s] * Layer Id             : 2 - M2
[09/08 12:50:10   3905s]       Thickness        : 0.45
[09/08 12:50:10   3905s]       Min Width        : 0.2
[09/08 12:50:10   3905s]       Layer Dielectric : 4.1
[09/08 12:50:10   3905s] * Layer Id             : 3 - M3
[09/08 12:50:10   3905s]       Thickness        : 0.45
[09/08 12:50:10   3905s]       Min Width        : 0.2
[09/08 12:50:10   3905s]       Layer Dielectric : 4.1
[09/08 12:50:10   3905s] * Layer Id             : 4 - M4
[09/08 12:50:10   3905s]       Thickness        : 0.45
[09/08 12:50:10   3905s]       Min Width        : 0.2
[09/08 12:50:10   3905s]       Layer Dielectric : 4.1
[09/08 12:50:10   3905s] * Layer Id             : 5 - M5
[09/08 12:50:10   3905s]       Thickness        : 0.45
[09/08 12:50:10   3905s]       Min Width        : 0.2
[09/08 12:50:10   3905s]       Layer Dielectric : 4.1
[09/08 12:50:10   3905s] * Layer Id             : 6 - M6
[09/08 12:50:10   3905s]       Thickness        : 2
[09/08 12:50:10   3905s]       Min Width        : 1.64
[09/08 12:50:10   3905s]       Layer Dielectric : 4.1
[09/08 12:50:10   3905s] * Layer Id             : 7 - M7
[09/08 12:50:10   3905s]       Thickness        : 3
[09/08 12:50:10   3905s]       Min Width        : 2
[09/08 12:50:10   3905s]       Layer Dielectric : 4.1
[09/08 12:50:10   3905s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 12:50:10   3905s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 12:50:10   3905s]       RC Corner Indexes            0   
[09/08 12:50:10   3905s] Capacitance Scaling Factor   : 1.00000 
[09/08 12:50:10   3905s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 12:50:10   3905s] Resistance Scaling Factor    : 1.00000 
[09/08 12:50:10   3905s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 12:50:10   3905s] Clock Res. Scaling Factor    : 1.00000 
[09/08 12:50:10   3905s] Shrink Factor                : 1.00000
[09/08 12:50:11   3906s] LayerId::1 widthSet size::1
[09/08 12:50:11   3906s] LayerId::2 widthSet size::3
[09/08 12:50:11   3906s] LayerId::3 widthSet size::3
[09/08 12:50:11   3906s] LayerId::4 widthSet size::3
[09/08 12:50:11   3906s] LayerId::5 widthSet size::3
[09/08 12:50:11   3906s] LayerId::6 widthSet size::1
[09/08 12:50:11   3906s] LayerId::7 widthSet size::1
[09/08 12:50:11   3906s] Initializing multi-corner resistance tables ...
[09/08 12:50:11   3906s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 12:50:12   3907s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2469.0M)
[09/08 12:50:12   3907s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 12:50:13   3908s] Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 2525.0M)
[09/08 12:50:13   3908s] Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 2525.0M)
[09/08 12:50:15   3910s] Extracted 30.0002% (CPU Time= 0:00:04.6  MEM= 2529.0M)
[09/08 12:50:16   3911s] Extracted 40.0003% (CPU Time= 0:00:05.0  MEM= 2529.0M)
[09/08 12:50:16   3911s] Extracted 50.0003% (CPU Time= 0:00:05.6  MEM= 2529.0M)
[09/08 12:50:19   3914s] Extracted 60.0002% (CPU Time= 0:00:07.9  MEM= 2529.0M)
[09/08 12:50:19   3914s] Extracted 70.0003% (CPU Time= 0:00:08.3  MEM= 2529.0M)
[09/08 12:50:19   3914s] Extracted 80.0002% (CPU Time= 0:00:08.7  MEM= 2529.0M)
[09/08 12:50:20   3915s] Extracted 90.0003% (CPU Time= 0:00:09.6  MEM= 2529.0M)
[09/08 12:50:23   3917s] Extracted 100% (CPU Time= 0:00:11.8  MEM= 2529.0M)
[09/08 12:50:23   3918s] Number of Extracted Resistors     : 882184
[09/08 12:50:23   3918s] Number of Extracted Ground Cap.   : 905249
[09/08 12:50:23   3918s] Number of Extracted Coupling Cap. : 1952680
[09/08 12:50:23   3918s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2498.453M)
[09/08 12:50:23   3918s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 12:50:23   3918s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2498.5M)
[09/08 12:50:23   3918s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 12:50:24   3919s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 44628 access done (mem: 2502.453M)
[09/08 12:50:24   3919s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2502.453M)
[09/08 12:50:24   3919s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2502.453M)
[09/08 12:50:24   3919s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 12:50:24   3920s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 2502.453M)
[09/08 12:50:24   3920s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=2502.453M)
[09/08 12:50:24   3920s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.9  Real Time: 0:00:14.0  MEM: 2502.453M)
[09/08 12:50:25   3920s] All LLGs are deleted
[09/08 12:50:25   3920s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2332.3M
[09/08 12:50:25   3920s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2332.3M
[09/08 12:50:25   3920s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2332.3M
[09/08 12:50:25   3920s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2332.3M
[09/08 12:50:25   3920s] Fast DP-INIT is on for default
[09/08 12:50:25   3920s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.157, REAL:0.038, MEM:2332.3M
[09/08 12:50:25   3920s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.180, REAL:0.062, MEM:2332.3M
[09/08 12:50:25   3920s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2332.3M
[09/08 12:50:25   3920s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2332.3M
[09/08 12:50:25   3920s] Starting delay calculation for Hold views
[09/08 12:50:25   3920s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 12:50:25   3920s] #################################################################################
[09/08 12:50:25   3920s] # Design Stage: PostRoute
[09/08 12:50:25   3920s] # Design Name: croc_chip
[09/08 12:50:25   3920s] # Design Mode: 130nm
[09/08 12:50:25   3920s] # Analysis Mode: MMMC OCV 
[09/08 12:50:25   3920s] # Parasitics Mode: SPEF/RCDB
[09/08 12:50:25   3920s] # Signoff Settings: SI On 
[09/08 12:50:25   3920s] #################################################################################
[09/08 12:50:25   3922s] Topological Sorting (REAL = 0:00:00.0, MEM = 2397.2M, InitMEM = 2390.5M)
[09/08 12:50:25   3923s] Setting infinite Tws ...
[09/08 12:50:25   3923s] First Iteration Infinite Tw... 
[09/08 12:50:25   3923s] Calculate late delays in OCV mode...
[09/08 12:50:25   3923s] Calculate early delays in OCV mode...
[09/08 12:50:25   3923s] Start delay calculation (fullDC) (8 T). (MEM=2397.23)
[09/08 12:50:25   3923s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/08 12:50:26   3923s] LayerId::1 widthSet size::1
[09/08 12:50:26   3923s] LayerId::2 widthSet size::3
[09/08 12:50:26   3923s] LayerId::3 widthSet size::3
[09/08 12:50:26   3923s] LayerId::4 widthSet size::3
[09/08 12:50:26   3923s] LayerId::5 widthSet size::3
[09/08 12:50:26   3923s] LayerId::6 widthSet size::1
[09/08 12:50:26   3923s] LayerId::7 widthSet size::1
[09/08 12:50:26   3923s] Initializing multi-corner resistance tables ...
[09/08 12:50:26   3923s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 12:50:26   3923s] End AAE Lib Interpolated Model. (MEM=2414.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:50:26   3924s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2414.258M)
[09/08 12:50:26   3924s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2414.3M)
[09/08 12:50:26   3924s] AAE_INFO: 8 threads acquired from CTE.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:50:26   3924s] Type 'man IMPESI-3194' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:50:26   3924s] Type 'man IMPESI-3199' for more detail.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 12:50:26   3924s] **WARN: (IMPESI-3095):	Net: 'gpio14_io' has no receivers. SI analysis is not performed.
[09/08 12:50:29   3943s] Total number of fetched objects 49489
[09/08 12:50:29   3943s] AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
[09/08 12:50:29   3943s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 12:50:29   3943s] End delay calculation. (MEM=2761.82 CPU=0:00:18.9 REAL=0:00:03.0)
[09/08 12:50:29   3943s] End delay calculation (fullDC). (MEM=2761.82 CPU=0:00:20.6 REAL=0:00:04.0)
[09/08 12:50:29   3943s] *** CDM Built up (cpu=0:00:22.8  real=0:00:04.0  mem= 2761.8M) ***
[09/08 12:50:30   3946s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2761.8M)
[09/08 12:50:30   3946s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 12:50:30   3947s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2761.8M)
[09/08 12:50:30   3947s] Starting SI iteration 2
[09/08 12:50:30   3947s] Calculate late delays in OCV mode...
[09/08 12:50:30   3947s] Calculate early delays in OCV mode...
[09/08 12:50:30   3947s] Start delay calculation (fullDC) (8 T). (MEM=2452.95)
[09/08 12:50:30   3947s] End AAE Lib Interpolated Model. (MEM=2452.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:50:31   3949s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 10. 
[09/08 12:50:31   3949s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
[09/08 12:50:31   3949s] Total number of fetched objects 49489
[09/08 12:50:31   3949s] AAE_INFO-618: Total number of nets in the design is 50814,  1.4 percent of the nets selected for SI analysis
[09/08 12:50:31   3949s] End delay calculation. (MEM=2794.79 CPU=0:00:02.0 REAL=0:00:01.0)
[09/08 12:50:31   3949s] End delay calculation (fullDC). (MEM=2794.79 CPU=0:00:02.1 REAL=0:00:01.0)
[09/08 12:50:31   3949s] *** CDM Built up (cpu=0:00:02.2  real=0:00:01.0  mem= 2794.8M) ***
[09/08 12:50:31   3951s] *** Done Building Timing Graph (cpu=0:00:30.3 real=0:00:06.0 totSessionCpu=1:05:51 mem=2792.8M)
[09/08 12:50:32   3953s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.015  |  0.093  |  2.622  |   N/A   |  0.000  |  2.218  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.268%
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_hold
[09/08 12:50:32   3954s] Total CPU time: 49.18 sec
[09/08 12:50:32   3954s] Total Real time: 22.0 sec
[09/08 12:50:32   3954s] Total Memory Usage: 2321.871094 Mbytes
[09/08 12:50:32   3954s] Reset AAE Options
[09/08 12:50:32   3954s] 
[09/08 12:50:32   3954s] =============================================================================================
[09/08 12:50:32   3954s]  Final TAT Report for timeDesign
[09/08 12:50:32   3954s] =============================================================================================
[09/08 12:50:32   3954s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 12:50:32   3954s] ---------------------------------------------------------------------------------------------
[09/08 12:50:32   3954s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 12:50:32   3954s] [ ExtractRC              ]      1   0:00:14.6  (  65.0 % )     0:00:14.6 /  0:00:15.3    1.0
[09/08 12:50:32   3954s] [ TimingUpdate           ]      1   0:00:00.3  (   1.2 % )     0:00:06.5 /  0:00:30.3    4.7
[09/08 12:50:32   3954s] [ FullDelayCalc          ]      1   0:00:06.2  (  27.7 % )     0:00:06.2 /  0:00:29.0    4.7
[09/08 12:50:32   3954s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.6 % )     0:00:07.5 /  0:00:33.5    4.5
[09/08 12:50:32   3954s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.5    3.4
[09/08 12:50:32   3954s] [ GenerateReports        ]      1   0:00:00.7  (   3.1 % )     0:00:00.7 /  0:00:02.4    3.4
[09/08 12:50:32   3954s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.5    3.4
[09/08 12:50:32   3954s] [ MISC                   ]          0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 12:50:32   3954s] ---------------------------------------------------------------------------------------------
[09/08 12:50:32   3954s]  timeDesign TOTAL                   0:00:22.5  ( 100.0 % )     0:00:22.5 /  0:00:49.2    2.2
[09/08 12:50:32   3954s] ---------------------------------------------------------------------------------------------
[09/08 12:50:32   3954s] 
[09/08 12:50:32   3954s] <CMD> checkPlace > rpt/05_route/checkPlace.rpt
[09/08 12:50:32   3954s] OPERPROF: Starting checkPlace at level 1, MEM:2321.9M
[09/08 12:50:32   3954s] #spOpts: N=130 
[09/08 12:50:32   3954s] All LLGs are deleted
[09/08 12:50:32   3954s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2321.9M
[09/08 12:50:32   3954s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2321.9M
[09/08 12:50:32   3954s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2321.9M
[09/08 12:50:32   3954s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2321.9M
[09/08 12:50:32   3954s] Core basic site is CoreSite
[09/08 12:50:32   3954s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 12:50:32   3954s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/08 12:50:32   3954s] SiteArray: use 3,092,480 bytes
[09/08 12:50:32   3954s] SiteArray: current memory after site array memory allocation 2345.9M
[09/08 12:50:32   3954s] SiteArray: FP blocked sites are writable
[09/08 12:50:32   3954s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/08 12:50:32   3954s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2345.9M
[09/08 12:50:32   3954s] Process 60003 wires and vias for routing blockage analysis
[09/08 12:50:32   3954s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.258, REAL:0.036, MEM:2345.9M
[09/08 12:50:32   3954s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.392, REAL:0.073, MEM:2345.9M
[09/08 12:50:32   3954s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.397, REAL:0.079, MEM:2345.9M
[09/08 12:50:32   3954s] Begin checking placement ... (start mem=2321.9M, init mem=2345.9M)
[09/08 12:50:33   3954s] 
[09/08 12:50:33   3954s] Running CheckPlace using 8 threads!...
[09/08 12:50:33   3955s] 
[09/08 12:50:33   3955s] ...checkPlace MT is done!
[09/08 12:50:33   3955s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2345.9M
[09/08 12:50:33   3955s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.019, REAL:0.019, MEM:2345.9M
[09/08 12:50:33   3955s] Overlapping with other instance:	6
[09/08 12:50:33   3955s] Pre-route DRC Violation:	194
[09/08 12:50:33   3955s] Orientation Violation:	1
[09/08 12:50:33   3955s] *info: Placed = 52076          (Fixed = 8322)
[09/08 12:50:33   3955s] *info: Unplaced = 0           
[09/08 12:50:33   3955s] Placement Density:61.27%(651713/1063714)
[09/08 12:50:33   3955s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/08 12:50:33   3955s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2345.9M
[09/08 12:50:33   3955s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.016, REAL:0.016, MEM:2345.9M
[09/08 12:50:33   3955s] Finished checkPlace (total: cpu=0:00:01.5, real=0:00:01.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=2345.9M)
[09/08 12:50:33   3955s] OPERPROF: Finished checkPlace at level 1, CPU:1.472, REAL:0.419, MEM:2345.9M
[09/08 12:50:33   3955s] invalid command name "~"
[09/08 12:50:33   3956s] <CMD> selectInst pad_status_o
[09/08 12:57:55   3995s] <CMD> timeDesign -postRoute -slackReports
[09/08 12:57:55   3996s]  Reset EOS DB
[09/08 12:57:55   3996s] Ignoring AAE DB Resetting ...
[09/08 12:57:55   3996s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 44628 access done (mem: 2390.730M)
[09/08 12:57:55   3996s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/08 12:57:55   3996s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 12:57:55   3996s] RC Extraction called in multi-corner(1) mode.
[09/08 12:57:55   3996s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 12:57:55   3996s] Type 'man IMPEXT-6197' for more detail.
[09/08 12:57:56   3996s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 12:57:56   3996s] * Layer Id             : 1 - M1
[09/08 12:57:56   3996s]       Thickness        : 0.4
[09/08 12:57:56   3996s]       Min Width        : 0.16
[09/08 12:57:56   3996s]       Layer Dielectric : 4.1
[09/08 12:57:56   3996s] * Layer Id             : 2 - M2
[09/08 12:57:56   3996s]       Thickness        : 0.45
[09/08 12:57:56   3996s]       Min Width        : 0.2
[09/08 12:57:56   3996s]       Layer Dielectric : 4.1
[09/08 12:57:56   3996s] * Layer Id             : 3 - M3
[09/08 12:57:56   3996s]       Thickness        : 0.45
[09/08 12:57:56   3996s]       Min Width        : 0.2
[09/08 12:57:56   3996s]       Layer Dielectric : 4.1
[09/08 12:57:56   3996s] * Layer Id             : 4 - M4
[09/08 12:57:56   3996s]       Thickness        : 0.45
[09/08 12:57:56   3996s]       Min Width        : 0.2
[09/08 12:57:56   3996s]       Layer Dielectric : 4.1
[09/08 12:57:56   3996s] * Layer Id             : 5 - M5
[09/08 12:57:56   3996s]       Thickness        : 0.45
[09/08 12:57:56   3996s]       Min Width        : 0.2
[09/08 12:57:56   3996s]       Layer Dielectric : 4.1
[09/08 12:57:56   3996s] * Layer Id             : 6 - M6
[09/08 12:57:56   3996s]       Thickness        : 2
[09/08 12:57:56   3996s]       Min Width        : 1.64
[09/08 12:57:56   3996s]       Layer Dielectric : 4.1
[09/08 12:57:56   3996s] * Layer Id             : 7 - M7
[09/08 12:57:56   3996s]       Thickness        : 3
[09/08 12:57:56   3996s]       Min Width        : 2
[09/08 12:57:56   3996s]       Layer Dielectric : 4.1
[09/08 12:57:56   3996s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 12:57:56   3996s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 12:57:56   3996s]       RC Corner Indexes            0   
[09/08 12:57:56   3996s] Capacitance Scaling Factor   : 1.00000 
[09/08 12:57:56   3996s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 12:57:56   3996s] Resistance Scaling Factor    : 1.00000 
[09/08 12:57:56   3996s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 12:57:56   3996s] Clock Res. Scaling Factor    : 1.00000 
[09/08 12:57:56   3996s] Shrink Factor                : 1.00000
[09/08 12:57:57   3997s] LayerId::1 widthSet size::1
[09/08 12:57:57   3997s] LayerId::2 widthSet size::3
[09/08 12:57:57   3997s] LayerId::3 widthSet size::3
[09/08 12:57:57   3997s] LayerId::4 widthSet size::3
[09/08 12:57:57   3997s] LayerId::5 widthSet size::3
[09/08 12:57:57   3997s] LayerId::6 widthSet size::1
[09/08 12:57:57   3997s] LayerId::7 widthSet size::1
[09/08 12:57:57   3997s] Initializing multi-corner resistance tables ...
[09/08 12:57:57   3997s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 12:57:57   3998s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2398.7M)
[09/08 12:57:57   3998s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 12:57:58   3999s] Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 2462.7M)
[09/08 12:57:59   3999s] Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 2462.7M)
[09/08 12:58:01   4001s] Extracted 30.0002% (CPU Time= 0:00:04.5  MEM= 2466.7M)
[09/08 12:58:01   4001s] Extracted 40.0003% (CPU Time= 0:00:04.9  MEM= 2466.7M)
[09/08 12:58:02   4002s] Extracted 50.0003% (CPU Time= 0:00:05.5  MEM= 2466.7M)
[09/08 12:58:04   4004s] Extracted 60.0002% (CPU Time= 0:00:07.6  MEM= 2466.7M)
[09/08 12:58:04   4005s] Extracted 70.0003% (CPU Time= 0:00:08.1  MEM= 2466.7M)
[09/08 12:58:05   4005s] Extracted 80.0002% (CPU Time= 0:00:08.5  MEM= 2466.7M)
[09/08 12:58:06   4006s] Extracted 90.0003% (CPU Time= 0:00:09.3  MEM= 2466.7M)
[09/08 12:58:08   4008s] Extracted 100% (CPU Time= 0:00:11.6  MEM= 2466.7M)
[09/08 12:58:08   4009s] Number of Extracted Resistors     : 882184
[09/08 12:58:08   4009s] Number of Extracted Ground Cap.   : 905249
[09/08 12:58:08   4009s] Number of Extracted Coupling Cap. : 1952680
[09/08 12:58:08   4009s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2450.730M)
[09/08 12:58:08   4009s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 12:58:09   4009s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2450.7M)
[09/08 12:58:09   4009s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 12:58:09   4010s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 44628 access done (mem: 2450.730M)
[09/08 12:58:09   4010s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2450.730M)
[09/08 12:58:09   4010s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2450.730M)
[09/08 12:58:09   4010s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 12:58:09   4010s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 2450.730M)
[09/08 12:58:09   4010s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=2450.730M)
[09/08 12:58:09   4010s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.7  Real Time: 0:00:14.0  MEM: 2450.730M)
[09/08 12:58:09   4010s] Starting delay calculation for Setup views
[09/08 12:58:10   4010s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 12:58:10   4011s] #################################################################################
[09/08 12:58:10   4011s] # Design Stage: PostRoute
[09/08 12:58:10   4011s] # Design Name: croc_chip
[09/08 12:58:10   4011s] # Design Mode: 130nm
[09/08 12:58:10   4011s] # Analysis Mode: MMMC OCV 
[09/08 12:58:10   4011s] # Parasitics Mode: SPEF/RCDB
[09/08 12:58:10   4011s] # Signoff Settings: SI On 
[09/08 12:58:10   4011s] #################################################################################
[09/08 12:58:10   4012s] Topological Sorting (REAL = 0:00:00.0, MEM = 2495.4M, InitMEM = 2488.6M)
[09/08 12:58:10   4013s] Setting infinite Tws ...
[09/08 12:58:10   4013s] First Iteration Infinite Tw... 
[09/08 12:58:10   4013s] Calculate early delays in OCV mode...
[09/08 12:58:10   4013s] Calculate late delays in OCV mode...
[09/08 12:58:10   4013s] Start delay calculation (fullDC) (8 T). (MEM=2495.36)
[09/08 12:58:10   4013s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/08 12:58:10   4013s] LayerId::1 widthSet size::1
[09/08 12:58:10   4013s] LayerId::2 widthSet size::3
[09/08 12:58:10   4013s] LayerId::3 widthSet size::3
[09/08 12:58:10   4013s] LayerId::4 widthSet size::3
[09/08 12:58:10   4013s] LayerId::5 widthSet size::3
[09/08 12:58:10   4013s] LayerId::6 widthSet size::1
[09/08 12:58:10   4013s] LayerId::7 widthSet size::1
[09/08 12:58:10   4013s] Initializing multi-corner resistance tables ...
[09/08 12:58:11   4013s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 12:58:11   4014s] End AAE Lib Interpolated Model. (MEM=2512.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:58:11   4014s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2512.391M)
[09/08 12:58:11   4014s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2512.4M)
[09/08 12:58:11   4014s] AAE_INFO: 8 threads acquired from CTE.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:11   4014s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 12:58:11   4014s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 12:58:11   4014s] **WARN: (IMPESI-3095):	Net: 'gpio14_io' has no receivers. SI analysis is not performed.
[09/08 12:58:14   4032s] Total number of fetched objects 49489
[09/08 12:58:14   4032s] AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
[09/08 12:58:14   4032s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 12:58:14   4032s] End delay calculation. (MEM=2823.8 CPU=0:00:18.0 REAL=0:00:03.0)
[09/08 12:58:14   4032s] End delay calculation (fullDC). (MEM=2823.8 CPU=0:00:19.8 REAL=0:00:04.0)
[09/08 12:58:14   4032s] *** CDM Built up (cpu=0:00:21.9  real=0:00:04.0  mem= 2823.8M) ***
[09/08 12:58:15   4036s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2823.8M)
[09/08 12:58:15   4036s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 12:58:15   4036s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2823.8M)
[09/08 12:58:15   4036s] Starting SI iteration 2
[09/08 12:58:15   4037s] Calculate early delays in OCV mode...
[09/08 12:58:15   4037s] Calculate late delays in OCV mode...
[09/08 12:58:15   4037s] Start delay calculation (fullDC) (8 T). (MEM=2541.93)
[09/08 12:58:15   4037s] End AAE Lib Interpolated Model. (MEM=2541.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:58:17   4048s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 12:58:17   4048s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
[09/08 12:58:17   4048s] Total number of fetched objects 49489
[09/08 12:58:17   4048s] AAE_INFO-618: Total number of nets in the design is 50814,  22.4 percent of the nets selected for SI analysis
[09/08 12:58:17   4048s] End delay calculation. (MEM=2883.77 CPU=0:00:11.3 REAL=0:00:02.0)
[09/08 12:58:17   4048s] End delay calculation (fullDC). (MEM=2883.77 CPU=0:00:11.5 REAL=0:00:02.0)
[09/08 12:58:17   4048s] *** CDM Built up (cpu=0:00:11.5  real=0:00:02.0  mem= 2883.8M) ***
[09/08 12:58:17   4050s] *** Done Building Timing Graph (cpu=0:00:39.5 real=0:00:08.0 totSessionCpu=1:07:30 mem=2881.8M)
[09/08 12:58:17   4050s] All LLGs are deleted
[09/08 12:58:17   4050s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2551.8M
[09/08 12:58:17   4050s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2551.8M
[09/08 12:58:17   4050s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2551.8M
[09/08 12:58:17   4050s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2551.8M
[09/08 12:58:17   4050s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2583.8M
[09/08 12:58:17   4050s] Process 60003 wires and vias for routing blockage analysis
[09/08 12:58:17   4050s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.227, REAL:0.031, MEM:2583.8M
[09/08 12:58:17   4050s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.389, REAL:0.071, MEM:2583.8M
[09/08 12:58:17   4050s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.415, REAL:0.097, MEM:2583.8M
[09/08 12:58:17   4050s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2583.8M
[09/08 12:58:17   4050s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2583.8M
[09/08 12:58:19   4052s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.936  | -1.213  |  1.639  | -2.936  |   N/A   |  6.811  | -0.779  | -0.281  |
|           TNS (ns):| -1480.6 | -1428.1 |  0.000  | -51.034 |   N/A   |  0.000  | -79.808 | -1.443  |
|    Violating Paths:|  2592   |  2547   |    0    |   35    |   N/A   |    0    |   506   |   10    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.162   |    167 (167)     |
|   max_tran     |     41 (145)     |   -0.421   |     82 (237)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 1
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/08 12:58:19   4052s] Total CPU time: 56.97 sec
[09/08 12:58:19   4052s] Total Real time: 24.0 sec
[09/08 12:58:19   4052s] Total Memory Usage: 2585.71875 Mbytes
[09/08 12:58:19   4052s] Info: pop threads available for lower-level modules during optimization.
[09/08 12:58:19   4052s] Reset AAE Options
[09/08 12:58:19   4052s] 
[09/08 12:58:19   4052s] =============================================================================================
[09/08 12:58:19   4052s]  Final TAT Report for timeDesign
[09/08 12:58:19   4052s] =============================================================================================
[09/08 12:58:19   4052s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 12:58:19   4052s] ---------------------------------------------------------------------------------------------
[09/08 12:58:19   4052s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 12:58:19   4052s] [ ExtractRC              ]      1   0:00:14.1  (  60.5 % )     0:00:14.1 /  0:00:14.8    1.0
[09/08 12:58:19   4052s] [ TimingUpdate           ]      2   0:00:00.3  (   1.4 % )     0:00:07.9 /  0:00:39.6    5.0
[09/08 12:58:19   4052s] [ FullDelayCalc          ]      1   0:00:07.5  (  32.3 % )     0:00:07.5 /  0:00:38.1    5.1
[09/08 12:58:19   4052s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.8 % )     0:00:01.3 /  0:00:02.6    1.9
[09/08 12:58:19   4052s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    3.3
[09/08 12:58:19   4052s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.7 /  0:00:01.3    1.9
[09/08 12:58:19   4052s] [ GenerateReports        ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 12:58:19   4052s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 12:58:19   4052s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 12:58:19   4052s] [ GenerateDrvReportData  ]      1   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:01.1    2.3
[09/08 12:58:19   4052s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.5    3.3
[09/08 12:58:19   4052s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 12:58:19   4052s] ---------------------------------------------------------------------------------------------
[09/08 12:58:19   4052s]  timeDesign TOTAL                   0:00:23.4  ( 100.0 % )     0:00:23.4 /  0:00:56.9    2.4
[09/08 12:58:19   4052s] ---------------------------------------------------------------------------------------------
[09/08 12:58:19   4052s] 
[09/08 12:58:39   4054s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/08 12:58:39   4054s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/08 12:58:39   4054s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/08 12:58:40   4054s] <CMD> optDesign -postroute
[09/08 12:58:40   4054s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2013.7M, totSessionCpu=1:07:35 **
[09/08 12:58:40   4054s] **INFO: User settings:
[09/08 12:58:40   4054s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[09/08 12:58:40   4054s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 12:58:40   4054s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 12:58:40   4054s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 12:58:40   4054s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 12:58:40   4054s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 12:58:40   4054s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 12:58:40   4054s] setNanoRouteMode -timingEngine                                  {}
[09/08 12:58:40   4054s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 12:58:40   4054s] setDesignMode -congEffort                                       high
[09/08 12:58:40   4054s] setDesignMode -flowEffort                                       standard
[09/08 12:58:40   4054s] setDesignMode -process                                          130
[09/08 12:58:40   4054s] setDesignMode -topRoutingLayer                                  Metal4
[09/08 12:58:40   4054s] setExtractRCMode -basic                                         true
[09/08 12:58:40   4054s] setExtractRCMode -coupled                                       true
[09/08 12:58:40   4054s] setExtractRCMode -coupling_c_th                                 0.4
[09/08 12:58:40   4054s] setExtractRCMode -defViaCap                                     true
[09/08 12:58:40   4054s] setExtractRCMode -engine                                        postRoute
[09/08 12:58:40   4054s] setExtractRCMode -extended                                      false
[09/08 12:58:40   4054s] setExtractRCMode -layerIndependent                              1
[09/08 12:58:40   4054s] setExtractRCMode -relative_c_th                                 1
[09/08 12:58:40   4054s] setExtractRCMode -total_c_th                                    0
[09/08 12:58:40   4054s] setUsefulSkewMode -ecoRoute                                     false
[09/08 12:58:40   4054s] setDelayCalMode -enable_high_fanout                             true
[09/08 12:58:40   4054s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/08 12:58:40   4054s] setDelayCalMode -engine                                         aae
[09/08 12:58:40   4054s] setDelayCalMode -ignoreNetLoad                                  false
[09/08 12:58:40   4054s] setDelayCalMode -SIAware                                        true
[09/08 12:58:40   4054s] setOptMode -activeHoldViews                                     { func_view_bc }
[09/08 12:58:40   4054s] setOptMode -activeSetupViews                                    { func_view_wc }
[09/08 12:58:40   4054s] setOptMode -addInstancePrefix                                   ictc_postCTS_hold
[09/08 12:58:40   4054s] setOptMode -autoHoldViews                                       { func_view_bc}
[09/08 12:58:40   4054s] setOptMode -autoSetupViews                                      { func_view_wc}
[09/08 12:58:40   4054s] setOptMode -autoTDGRSetupViews                                  { func_view_wc}
[09/08 12:58:40   4054s] setOptMode -autoViewHoldTargetSlack                             0
[09/08 12:58:40   4054s] setOptMode -drcMargin                                           0
[09/08 12:58:40   4054s] setOptMode -expExtremeCongestionAwareBuffering                  true
[09/08 12:58:40   4054s] setOptMode -fixCap                                              true
[09/08 12:58:40   4054s] setOptMode -fixDrc                                              true
[09/08 12:58:40   4054s] setOptMode -fixFanoutLoad                                       true
[09/08 12:58:40   4054s] setOptMode -fixTran                                             true
[09/08 12:58:40   4054s] setOptMode -optimizeFF                                          true
[09/08 12:58:40   4054s] setOptMode -preserveAllSequential                               false
[09/08 12:58:40   4054s] setOptMode -setupTargetSlack                                    0
[09/08 12:58:40   4054s] setSIMode -separate_delta_delay_on_data                         true
[09/08 12:58:40   4054s] setPlaceMode -place_opt_post_place_tcl                          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/08 12:58:40   4054s] setAnalysisMode -analysisType                                   onChipVariation
[09/08 12:58:40   4054s] setAnalysisMode -checkType                                      setup
[09/08 12:58:40   4054s] setAnalysisMode -clkSrcPath                                     true
[09/08 12:58:40   4054s] setAnalysisMode -clockGatingCheck                               true
[09/08 12:58:40   4054s] setAnalysisMode -clockPropagation                               sdcControl
[09/08 12:58:40   4054s] setAnalysisMode -cppr                                           both
[09/08 12:58:40   4054s] setAnalysisMode -enableMultipleDriveNet                         true
[09/08 12:58:40   4054s] setAnalysisMode -log                                            true
[09/08 12:58:40   4054s] setAnalysisMode -sequentialConstProp                            true
[09/08 12:58:40   4054s] setAnalysisMode -skew                                           true
[09/08 12:58:40   4054s] setAnalysisMode -timeBorrowing                                  true
[09/08 12:58:40   4054s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[09/08 12:58:40   4054s] setAnalysisMode -usefulSkew                                     true
[09/08 12:58:40   4054s] setAnalysisMode -useOutputPinCap                                true
[09/08 12:58:40   4054s] setAnalysisMode -warn                                           true
[09/08 12:58:40   4054s] 
[09/08 12:58:40   4054s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/08 12:58:40   4054s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/08 12:58:40   4054s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 12:58:40   4054s] Summary for sequential cells identification: 
[09/08 12:58:40   4054s]   Identified SBFF number: 3
[09/08 12:58:40   4054s]   Identified MBFF number: 0
[09/08 12:58:40   4054s]   Identified SB Latch number: 0
[09/08 12:58:40   4054s]   Identified MB Latch number: 0
[09/08 12:58:40   4054s]   Not identified SBFF number: 0
[09/08 12:58:40   4054s]   Not identified MBFF number: 0
[09/08 12:58:40   4054s]   Not identified SB Latch number: 0
[09/08 12:58:40   4054s]   Not identified MB Latch number: 0
[09/08 12:58:40   4054s]   Number of sequential cells which are not FFs: 7
[09/08 12:58:40   4054s]  Visiting view : func_view_wc
[09/08 12:58:40   4054s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/08 12:58:40   4054s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 12:58:40   4054s]  Visiting view : func_view_bc
[09/08 12:58:40   4054s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/08 12:58:40   4054s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 12:58:40   4054s]  Setting StdDelay to 38.40
[09/08 12:58:40   4054s] Creating Cell Server, finished. 
[09/08 12:58:40   4054s] 
[09/08 12:58:40   4054s] Need call spDPlaceInit before registerPrioInstLoc.
[09/08 12:58:40   4054s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:58:40   4055s] GigaOpt running with 8 threads.
[09/08 12:58:40   4055s] Info: 8 threads available for lower-level modules during optimization.
[09/08 12:58:40   4055s] OPERPROF: Starting DPlace-Init at level 1, MEM:2587.7M
[09/08 12:58:40   4055s] #spOpts: N=130 mergeVia=F 
[09/08 12:58:40   4055s] All LLGs are deleted
[09/08 12:58:40   4055s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2587.7M
[09/08 12:58:40   4055s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2587.7M
[09/08 12:58:40   4055s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2587.7M
[09/08 12:58:40   4055s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2587.7M
[09/08 12:58:40   4055s] Core basic site is CoreSite
[09/08 12:58:40   4055s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 12:58:40   4055s] Fast DP-INIT is on for default
[09/08 12:58:40   4055s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/08 12:58:40   4055s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.157, REAL:0.045, MEM:2589.2M
[09/08 12:58:41   4055s] OPERPROF:     Starting CMU at level 3, MEM:2589.2M
[09/08 12:58:41   4055s] OPERPROF:     Finished CMU at level 3, CPU:0.012, REAL:0.008, MEM:2589.2M
[09/08 12:58:41   4055s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.089, MEM:2589.2M
[09/08 12:58:41   4055s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2589.2MB).
[09/08 12:58:41   4055s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.170, MEM:2589.2M
[09/08 12:58:41   4055s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:58:41   4055s] 
[09/08 12:58:41   4055s] Creating Lib Analyzer ...
[09/08 12:58:41   4055s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:58:41   4055s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 12:58:41   4055s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 12:58:41   4055s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 12:58:41   4055s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 12:58:41   4055s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 12:58:41   4055s] 
[09/08 12:58:41   4055s] {RT default_rc_corner 0 4 4 0}
[09/08 12:58:41   4055s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:07:36 mem=2589.2M
[09/08 12:58:41   4055s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:07:36 mem=2589.2M
[09/08 12:58:41   4055s] Creating Lib Analyzer, finished. 
[09/08 12:58:42   4058s] **optDesign ... cpu = 0:00:04, real = 0:00:02, mem = 1996.1M, totSessionCpu=1:07:39 **
[09/08 12:58:42   4058s] Existing Dirty Nets : 0
[09/08 12:58:42   4058s] New Signature Flow (optDesignCheckOptions) ....
[09/08 12:58:42   4058s] #Taking db snapshot
[09/08 12:58:42   4058s] #Taking db snapshot ... done
[09/08 12:58:42   4058s] OPERPROF: Starting checkPlace at level 1, MEM:2526.2M
[09/08 12:58:42   4058s] #spOpts: N=130 
[09/08 12:58:42   4058s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2526.2M
[09/08 12:58:42   4058s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 12:58:42   4058s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.032, MEM:2526.2M
[09/08 12:58:42   4058s] Begin checking placement ... (start mem=2526.2M, init mem=2526.2M)
[09/08 12:58:42   4059s] 
[09/08 12:58:42   4059s] Running CheckPlace using 8 threads!...
[09/08 12:58:42   4059s] 
[09/08 12:58:42   4059s] ...checkPlace MT is done!
[09/08 12:58:42   4059s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2558.2M
[09/08 12:58:42   4059s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.018, REAL:0.018, MEM:2558.2M
[09/08 12:58:42   4059s] Overlapping with other instance:	6
[09/08 12:58:42   4059s] Pre-route DRC Violation:	194
[09/08 12:58:42   4059s] Orientation Violation:	1
[09/08 12:58:42   4059s] *info: Placed = 52076          (Fixed = 8322)
[09/08 12:58:42   4059s] *info: Unplaced = 0           
[09/08 12:58:42   4059s] Placement Density:61.27%(651713/1063714)
[09/08 12:58:42   4059s] Placement Density (including fixed std cells):61.89%(668975/1080976)
[09/08 12:58:42   4059s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2558.2M
[09/08 12:58:42   4059s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.018, REAL:0.018, MEM:2558.2M
[09/08 12:58:42   4059s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.8, real=0:00:00.0; mem=2558.2M)
[09/08 12:58:42   4059s] OPERPROF: Finished checkPlace at level 1, CPU:0.841, REAL:0.328, MEM:2558.2M
[09/08 12:58:42   4059s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[09/08 12:58:42   4059s] **INFO: It is recommended to fix the placement violations and reroute the design
[09/08 12:58:42   4059s] **INFO: Command refinePlace may be used to fix the placement violations
[09/08 12:58:42   4059s]  Initial DC engine is -> aae
[09/08 12:58:42   4059s]  
[09/08 12:58:42   4059s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/08 12:58:42   4059s]  
[09/08 12:58:42   4059s]  
[09/08 12:58:42   4059s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/08 12:58:42   4059s]  
[09/08 12:58:42   4059s] Reset EOS DB
[09/08 12:58:42   4059s] Ignoring AAE DB Resetting ...
[09/08 12:58:42   4059s]  Set Options for AAE Based Opt flow 
[09/08 12:58:42   4059s] *** optDesign -postRoute ***
[09/08 12:58:42   4059s] DRC Margin: user margin 0.0; extra margin 0
[09/08 12:58:42   4059s] Setup Target Slack: user slack 0
[09/08 12:58:42   4059s] Hold Target Slack: user slack 0
[09/08 12:58:42   4059s] All LLGs are deleted
[09/08 12:58:42   4059s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2558.2M
[09/08 12:58:42   4059s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2558.2M
[09/08 12:58:42   4059s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2558.2M
[09/08 12:58:42   4059s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2558.2M
[09/08 12:58:42   4059s] Fast DP-INIT is on for default
[09/08 12:58:42   4059s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.104, REAL:0.029, MEM:2558.2M
[09/08 12:58:42   4059s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.125, REAL:0.050, MEM:2558.2M
[09/08 12:58:42   4059s] Multi-VT timing optimization disabled based on library information.
[09/08 12:58:42   4059s] Deleting Cell Server ...
[09/08 12:58:42   4059s] Deleting Lib Analyzer.
[09/08 12:58:42   4059s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 12:58:42   4059s] Summary for sequential cells identification: 
[09/08 12:58:42   4059s]   Identified SBFF number: 3
[09/08 12:58:42   4059s]   Identified MBFF number: 0
[09/08 12:58:42   4059s]   Identified SB Latch number: 0
[09/08 12:58:42   4059s]   Identified MB Latch number: 0
[09/08 12:58:42   4059s]   Not identified SBFF number: 0
[09/08 12:58:42   4059s]   Not identified MBFF number: 0
[09/08 12:58:42   4059s]   Not identified SB Latch number: 0
[09/08 12:58:42   4059s]   Not identified MB Latch number: 0
[09/08 12:58:42   4059s]   Number of sequential cells which are not FFs: 7
[09/08 12:58:42   4059s]  Visiting view : func_view_wc
[09/08 12:58:42   4059s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/08 12:58:42   4059s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 12:58:42   4059s]  Visiting view : func_view_bc
[09/08 12:58:42   4059s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/08 12:58:42   4059s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 12:58:42   4059s]  Setting StdDelay to 38.40
[09/08 12:58:42   4059s] Creating Cell Server, finished. 
[09/08 12:58:42   4059s] 
[09/08 12:58:42   4059s] Deleting Cell Server ...
[09/08 12:58:42   4060s] ** INFO : this run is activating 'postRoute' automaton
[09/08 12:58:43   4060s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 44628 access done (mem: 2558.195M)
[09/08 12:58:43   4060s] Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
[09/08 12:58:43   4060s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 12:58:43   4060s] RC Extraction called in multi-corner(1) mode.
[09/08 12:58:43   4060s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 12:58:43   4060s] Type 'man IMPEXT-6197' for more detail.
[09/08 12:58:43   4060s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 12:58:43   4060s] * Layer Id             : 1 - M1
[09/08 12:58:43   4060s]       Thickness        : 0.4
[09/08 12:58:43   4060s]       Min Width        : 0.16
[09/08 12:58:43   4060s]       Layer Dielectric : 4.1
[09/08 12:58:43   4060s] * Layer Id             : 2 - M2
[09/08 12:58:43   4060s]       Thickness        : 0.45
[09/08 12:58:43   4060s]       Min Width        : 0.2
[09/08 12:58:43   4060s]       Layer Dielectric : 4.1
[09/08 12:58:43   4060s] * Layer Id             : 3 - M3
[09/08 12:58:43   4060s]       Thickness        : 0.45
[09/08 12:58:43   4060s]       Min Width        : 0.2
[09/08 12:58:43   4060s]       Layer Dielectric : 4.1
[09/08 12:58:43   4060s] * Layer Id             : 4 - M4
[09/08 12:58:43   4060s]       Thickness        : 0.45
[09/08 12:58:43   4060s]       Min Width        : 0.2
[09/08 12:58:43   4060s]       Layer Dielectric : 4.1
[09/08 12:58:43   4060s] * Layer Id             : 5 - M5
[09/08 12:58:43   4060s]       Thickness        : 0.45
[09/08 12:58:43   4060s]       Min Width        : 0.2
[09/08 12:58:43   4060s]       Layer Dielectric : 4.1
[09/08 12:58:43   4060s] * Layer Id             : 6 - M6
[09/08 12:58:43   4060s]       Thickness        : 2
[09/08 12:58:43   4060s]       Min Width        : 1.64
[09/08 12:58:43   4060s]       Layer Dielectric : 4.1
[09/08 12:58:43   4060s] * Layer Id             : 7 - M7
[09/08 12:58:43   4060s]       Thickness        : 3
[09/08 12:58:43   4060s]       Min Width        : 2
[09/08 12:58:43   4060s]       Layer Dielectric : 4.1
[09/08 12:58:43   4060s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 12:58:43   4060s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 12:58:43   4060s]       RC Corner Indexes            0   
[09/08 12:58:43   4060s] Capacitance Scaling Factor   : 1.00000 
[09/08 12:58:43   4060s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 12:58:43   4060s] Resistance Scaling Factor    : 1.00000 
[09/08 12:58:43   4060s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 12:58:43   4060s] Clock Res. Scaling Factor    : 1.00000 
[09/08 12:58:43   4060s] Shrink Factor                : 1.00000
[09/08 12:58:44   4061s] LayerId::1 widthSet size::1
[09/08 12:58:44   4061s] LayerId::2 widthSet size::3
[09/08 12:58:44   4061s] LayerId::3 widthSet size::3
[09/08 12:58:44   4061s] LayerId::4 widthSet size::3
[09/08 12:58:44   4061s] LayerId::5 widthSet size::3
[09/08 12:58:44   4061s] LayerId::6 widthSet size::1
[09/08 12:58:44   4061s] LayerId::7 widthSet size::1
[09/08 12:58:44   4061s] Initializing multi-corner resistance tables ...
[09/08 12:58:44   4061s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 12:58:44   4062s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2558.2M)
[09/08 12:58:45   4062s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 12:58:45   4063s] Extracted 10.0002% (CPU Time= 0:00:02.0  MEM= 2606.2M)
[09/08 12:58:46   4063s] Extracted 20.0003% (CPU Time= 0:00:02.6  MEM= 2606.2M)
[09/08 12:58:48   4065s] Extracted 30.0002% (CPU Time= 0:00:04.5  MEM= 2610.2M)
[09/08 12:58:48   4065s] Extracted 40.0003% (CPU Time= 0:00:04.8  MEM= 2610.2M)
[09/08 12:58:49   4066s] Extracted 50.0003% (CPU Time= 0:00:05.4  MEM= 2610.2M)
[09/08 12:58:51   4068s] Extracted 60.0002% (CPU Time= 0:00:07.4  MEM= 2610.2M)
[09/08 12:58:51   4068s] Extracted 70.0003% (CPU Time= 0:00:07.8  MEM= 2610.2M)
[09/08 12:58:52   4069s] Extracted 80.0002% (CPU Time= 0:00:08.3  MEM= 2610.2M)
[09/08 12:58:53   4070s] Extracted 90.0003% (CPU Time= 0:00:09.2  MEM= 2610.2M)
[09/08 12:58:55   4072s] Extracted 100% (CPU Time= 0:00:11.4  MEM= 2610.2M)
[09/08 12:58:55   4072s] Number of Extracted Resistors     : 882184
[09/08 12:58:55   4072s] Number of Extracted Ground Cap.   : 905249
[09/08 12:58:55   4072s] Number of Extracted Coupling Cap. : 1952680
[09/08 12:58:55   4072s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2578.195M)
[09/08 12:58:55   4072s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 12:58:56   4073s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2578.2M)
[09/08 12:58:56   4073s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 12:58:56   4073s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 44628 access done (mem: 2582.195M)
[09/08 12:58:56   4073s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2582.195M)
[09/08 12:58:56   4073s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2582.195M)
[09/08 12:58:56   4073s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 12:58:56   4074s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 2582.195M)
[09/08 12:58:56   4074s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=2582.195M)
[09/08 12:58:56   4074s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.5  Real Time: 0:00:13.0  MEM: 2582.195M)
[09/08 12:58:57   4074s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2527.035M)
[09/08 12:58:57   4074s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2527.0M)
[09/08 12:58:57   4075s] LayerId::1 widthSet size::1
[09/08 12:58:57   4075s] LayerId::2 widthSet size::3
[09/08 12:58:57   4075s] LayerId::3 widthSet size::3
[09/08 12:58:57   4075s] LayerId::4 widthSet size::3
[09/08 12:58:57   4075s] LayerId::5 widthSet size::3
[09/08 12:58:57   4075s] LayerId::6 widthSet size::1
[09/08 12:58:57   4075s] LayerId::7 widthSet size::1
[09/08 12:58:57   4075s] Initializing multi-corner resistance tables ...
[09/08 12:58:57   4075s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343396 ; uaWl: 1.000000 ; uaWlH: 0.322555 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 12:58:58   4077s] Starting delay calculation for Hold views
[09/08 12:58:58   4077s] #################################################################################
[09/08 12:58:58   4077s] # Design Stage: PostRoute
[09/08 12:58:58   4077s] # Design Name: croc_chip
[09/08 12:58:58   4077s] # Design Mode: 130nm
[09/08 12:58:58   4077s] # Analysis Mode: MMMC OCV 
[09/08 12:58:58   4077s] # Parasitics Mode: SPEF/RCDB
[09/08 12:58:58   4077s] # Signoff Settings: SI Off 
[09/08 12:58:58   4077s] #################################################################################
[09/08 12:58:58   4078s] Topological Sorting (REAL = 0:00:00.0, MEM = 2521.0M, InitMEM = 2521.0M)
[09/08 12:58:58   4078s] Calculate late delays in OCV mode...
[09/08 12:58:58   4078s] Calculate early delays in OCV mode...
[09/08 12:58:58   4078s] Start delay calculation (fullDC) (8 T). (MEM=2521.04)
[09/08 12:58:58   4078s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/08 12:58:59   4078s] End AAE Lib Interpolated Model. (MEM=2546.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 12:58:59   4079s] Type 'man IMPESI-3194' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:58:59   4079s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 12:58:59   4079s] Type 'man IMPESI-3199' for more detail.
[09/08 12:59:00   4088s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
[09/08 12:59:00   4088s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
[09/08 12:59:00   4088s] Total number of fetched objects 49489
[09/08 12:59:00   4088s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 12:59:00   4088s] End delay calculation. (MEM=2848.05 CPU=0:00:09.2 REAL=0:00:01.0)
[09/08 12:59:00   4088s] End delay calculation (fullDC). (MEM=2848.05 CPU=0:00:10.4 REAL=0:00:02.0)
[09/08 12:59:00   4088s] *** CDM Built up (cpu=0:00:10.8  real=0:00:02.0  mem= 2848.0M) ***
[09/08 12:59:01   4091s] *** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:03.0 totSessionCpu=1:08:11 mem=2848.0M)
[09/08 12:59:01   4091s] Done building cte hold timing graph (HoldAware) cpu=0:00:15.8 real=0:00:04.0 totSessionCpu=1:08:11 mem=2848.0M ***
[09/08 12:59:02   4094s] Starting delay calculation for Setup views
[09/08 12:59:02   4094s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 12:59:02   4094s] #################################################################################
[09/08 12:59:02   4094s] # Design Stage: PostRoute
[09/08 12:59:02   4094s] # Design Name: croc_chip
[09/08 12:59:02   4094s] # Design Mode: 130nm
[09/08 12:59:02   4094s] # Analysis Mode: MMMC OCV 
[09/08 12:59:02   4094s] # Parasitics Mode: SPEF/RCDB
[09/08 12:59:02   4094s] # Signoff Settings: SI On 
[09/08 12:59:02   4094s] #################################################################################
[09/08 12:59:03   4095s] Topological Sorting (REAL = 0:00:01.0, MEM = 2853.4M, InitMEM = 2853.4M)
[09/08 12:59:03   4095s] Setting infinite Tws ...
[09/08 12:59:03   4095s] First Iteration Infinite Tw... 
[09/08 12:59:03   4095s] Calculate early delays in OCV mode...
[09/08 12:59:03   4095s] Calculate late delays in OCV mode...
[09/08 12:59:03   4095s] Start delay calculation (fullDC) (8 T). (MEM=2853.43)
[09/08 12:59:03   4095s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/08 12:59:03   4095s] End AAE Lib Interpolated Model. (MEM=2870.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 12:59:03   4096s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 12:59:06   4114s] Total number of fetched objects 49489
[09/08 12:59:06   4114s] AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
[09/08 12:59:06   4114s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[09/08 12:59:06   4114s] End delay calculation. (MEM=2839.93 CPU=0:00:17.7 REAL=0:00:03.0)
[09/08 12:59:06   4114s] End delay calculation (fullDC). (MEM=2839.93 CPU=0:00:18.8 REAL=0:00:03.0)
[09/08 12:59:06   4114s] *** CDM Built up (cpu=0:00:19.9  real=0:00:04.0  mem= 2839.9M) ***
[09/08 12:59:07   4117s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2839.9M)
[09/08 12:59:07   4117s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 12:59:07   4118s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2839.9M)
[09/08 12:59:07   4118s] 
[09/08 12:59:07   4118s] Executing IPO callback for view pruning ..
[09/08 12:59:07   4118s] Starting SI iteration 2
[09/08 12:59:07   4118s] Calculate early delays in OCV mode...
[09/08 12:59:07   4118s] Calculate late delays in OCV mode...
[09/08 12:59:07   4118s] Start delay calculation (fullDC) (8 T). (MEM=2548.06)
[09/08 12:59:07   4118s] End AAE Lib Interpolated Model. (MEM=2548.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:59:09   4130s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 12:59:09   4130s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
[09/08 12:59:09   4130s] Total number of fetched objects 49489
[09/08 12:59:09   4130s] AAE_INFO-618: Total number of nets in the design is 50814,  22.4 percent of the nets selected for SI analysis
[09/08 12:59:09   4130s] End delay calculation. (MEM=2887.88 CPU=0:00:11.5 REAL=0:00:02.0)
[09/08 12:59:09   4130s] End delay calculation (fullDC). (MEM=2887.88 CPU=0:00:11.7 REAL=0:00:02.0)
[09/08 12:59:09   4130s] *** CDM Built up (cpu=0:00:11.7  real=0:00:02.0  mem= 2887.9M) ***
[09/08 12:59:09   4133s] *** Done Building Timing Graph (cpu=0:00:38.9 real=0:00:07.0 totSessionCpu=1:08:53 mem=2885.9M)
[09/08 12:59:09   4133s] End AAE Lib Interpolated Model. (MEM=2885.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:59:10   4133s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2885.9M
[09/08 12:59:10   4133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.039, REAL:0.039, MEM:2885.9M
[09/08 12:59:10   4135s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.936  | -1.213  |  1.639  | -2.936  |   N/A   |  6.811  | -0.779  | -0.281  |
|           TNS (ns):| -1480.6 | -1428.1 |  0.000  | -51.034 |   N/A   |  0.000  | -79.808 | -1.443  |
|    Violating Paths:|  2592   |  2547   |    0    |   35    |   N/A   |    0    |   506   |   10    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.162   |    167 (167)     |
|   max_tran     |     41 (145)     |   -0.421   |     82 (237)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:01:20, real = 0:00:30, mem = 2048.0M, totSessionCpu=1:08:55 **
[09/08 12:59:11   4135s] Setting latch borrow mode to budget during optimization.
[09/08 12:59:12   4140s] Info: Done creating the CCOpt slew target map.
[09/08 12:59:12   4140s] Glitch fixing enabled
[09/08 12:59:12   4140s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/08 12:59:12   4140s] Running CCOpt-PRO on entire clock network
[09/08 12:59:12   4140s] Net route status summary:
[09/08 12:59:12   4140s]   Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 12:59:12   4140s]   Non-clock: 50570 (unrouted=6231, trialRouted=0, noStatus=0, routed=44339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 12:59:12   4140s] Clock tree cells fixed by user: 1 out of 241 (0.415%)
[09/08 12:59:12   4140s] PRO...
[09/08 12:59:12   4140s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/08 12:59:12   4140s] Initializing clock structures...
[09/08 12:59:12   4140s]   Creating own balancer
[09/08 12:59:12   4140s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/08 12:59:12   4140s]   Removing CTS place status from clock tree and sinks.
[09/08 12:59:12   4140s] Removed CTS place status from 217 clock cells (out of 247 ) and 0 clock sinks (out of 0 ).
[09/08 12:59:12   4140s]   Initializing legalizer
[09/08 12:59:12   4140s]   Using cell based legalization.
[09/08 12:59:12   4140s] OPERPROF: Starting DPlace-Init at level 1, MEM:2562.4M
[09/08 12:59:12   4140s] #spOpts: N=130 mergeVia=F 
[09/08 12:59:12   4140s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2562.4M
[09/08 12:59:12   4140s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 12:59:12   4140s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:2562.4M
[09/08 12:59:12   4140s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2562.4MB).
[09/08 12:59:12   4140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.129, REAL:0.130, MEM:2562.4M
[09/08 12:59:12   4140s] (I)       Load db... (mem=2562.4M)
[09/08 12:59:12   4140s] (I)       Read data from FE... (mem=2562.4M)
[09/08 12:59:12   4140s] (I)       Read nodes and places... (mem=2562.4M)
[09/08 12:59:12   4140s] (I)       Number of ignored instance 0
[09/08 12:59:12   4140s] (I)       Number of inbound cells 0
[09/08 12:59:12   4140s] (I)       numMoveCells=43969, numMacros=66  numPads=48  numMultiRowHeightInsts=0
[09/08 12:59:12   4140s] (I)       cell height: 3780, count: 43969
[09/08 12:59:12   4140s] (I)       Done Read nodes and places (cpu=0.077s, mem=2578.4M)
[09/08 12:59:12   4140s] (I)       Read rows... (mem=2578.4M)
[09/08 12:59:12   4140s] (I)       rowRegion is not equal to core box, resetting core box
[09/08 12:59:12   4140s] (I)       rowRegion : (348000, 348000) - (1492320, 1489560)
[09/08 12:59:12   4140s] (I)       coreBox   : (348000, 348000) - (1492320, 1492020)
[09/08 12:59:12   4140s] (I)       Done Read rows (cpu=0.000s, mem=2578.4M)
[09/08 12:59:12   4140s] (I)       Done Read data from FE (cpu=0.077s, mem=2578.4M)
[09/08 12:59:12   4140s] (I)       Done Load db (cpu=0.077s, mem=2578.4M)
[09/08 12:59:12   4140s] (I)       Constructing placeable region... (mem=2578.4M)
[09/08 12:59:12   4140s] (I)       Constructing bin map
[09/08 12:59:12   4140s] (I)       Initialize bin information with width=37800 height=37800
[09/08 12:59:12   4140s] (I)       Done constructing bin map
[09/08 12:59:12   4140s] (I)       Removing 147 blocked bin with high fixed inst density
[09/08 12:59:12   4140s] (I)       Compute region effective width... (mem=2578.4M)
[09/08 12:59:12   4140s] (I)       Done Compute region effective width (cpu=0.001s, mem=2578.4M)
[09/08 12:59:12   4140s] (I)       Done Constructing placeable region (cpu=0.016s, mem=2578.4M)
[09/08 12:59:12   4140s] Accumulated time to calculate placeable region: 0.00138
[09/08 12:59:12   4140s] Accumulated time to calculate placeable region: 0.00152
[09/08 12:59:12   4140s] Accumulated time to calculate placeable region: 0.00167
[09/08 12:59:12   4140s] Accumulated time to calculate placeable region: 0.00174
[09/08 12:59:12   4140s] Accumulated time to calculate placeable region: 0.00178
[09/08 12:59:12   4140s] Accumulated time to calculate placeable region: 0.00195
[09/08 12:59:12   4140s]   Reconstructing clock tree datastructures...
[09/08 12:59:12   4140s]     Validating CTS configuration...
[09/08 12:59:12   4140s]     Checking module port directions...
[09/08 12:59:12   4140s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/08 12:59:12   4140s]     Non-default CCOpt properties:
[09/08 12:59:12   4140s]     adjacent_rows_legal: true (default: false)
[09/08 12:59:12   4140s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/08 12:59:12   4140s]     buffer_cells is set for at least one object
[09/08 12:59:12   4140s]     cannot_merge_reason is set for at least one object
[09/08 12:59:12   4140s]     cell_density is set for at least one object
[09/08 12:59:12   4140s]     cell_halo_rows: 0 (default: 1)
[09/08 12:59:12   4140s]     cell_halo_sites: 0 (default: 4)
[09/08 12:59:12   4140s]     clock_nets_detailed_routed: 1 (default: false)
[09/08 12:59:12   4140s]     force_design_routing_status: 1 (default: auto)
[09/08 12:59:12   4140s]     original_names is set for at least one object
[09/08 12:59:12   4140s]     override_minimum_skew_target: 1 (default: false)
[09/08 12:59:12   4140s]     primary_delay_corner: delay_wc (default: )
[09/08 12:59:12   4140s]     route_type is set for at least one object
[09/08 12:59:12   4140s]     source_driver is set for at least one object
[09/08 12:59:12   4140s]     target_insertion_delay is set for at least one object
[09/08 12:59:12   4140s]     target_max_trans is set for at least one object
[09/08 12:59:12   4140s]     target_max_trans_sdc is set for at least one object
[09/08 12:59:12   4140s]     target_skew is set for at least one object
[09/08 12:59:12   4140s]     target_skew_wire is set for at least one object
[09/08 12:59:12   4140s]     Route type trimming info:
[09/08 12:59:12   4140s]       No route type modifications were made.
[09/08 12:59:12   4140s] (I)       Initializing Steiner engine. 
[09/08 12:59:13   4141s] End AAE Lib Interpolated Model. (MEM=2616.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:59:13   4141s]     Library trimming buffers in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/08 12:59:13   4141s]     Original list had 4 cells:
[09/08 12:59:13   4141s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 12:59:13   4141s]     Library trimming was not able to trim any cells:
[09/08 12:59:13   4141s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 12:59:13   4141s] Accumulated time to calculate placeable region: 0.00208
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 12:59:13   4141s]     Library trimming inverters in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/08 12:59:13   4141s]     Original list had 4 cells:
[09/08 12:59:13   4141s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 12:59:13   4141s]     Library trimming was not able to trim any cells:
[09/08 12:59:13   4141s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 12:59:13   4141s] Accumulated time to calculate placeable region: 0.00227
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 12:59:13   4141s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[09/08 12:59:13   4141s] To increase the message display limit, refer to the product command reference manual.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 12:59:14   4142s]     Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
[09/08 12:59:14   4142s]     Non-default CCOpt properties:
[09/08 12:59:14   4142s]       cell_density: 1 (default: 0.75)
[09/08 12:59:14   4142s]       route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
[09/08 12:59:14   4142s]       route_type (trunk): clk_trunk (default: default)
[09/08 12:59:14   4142s]       route_type (top): default_route_type_nonleaf (default: default)
[09/08 12:59:14   4142s]       source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
[09/08 12:59:14   4142s]     For power domain auto-default:
[09/08 12:59:14   4142s]       Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 12:59:14   4142s]       Inverters:   sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 12:59:14   4142s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
[09/08 12:59:14   4142s]     Top Routing info:
[09/08 12:59:14   4142s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 12:59:14   4142s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 12:59:14   4142s]     Trunk Routing info:
[09/08 12:59:14   4142s]       Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 12:59:14   4142s]       Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 12:59:14   4142s]     Leaf Routing info:
[09/08 12:59:14   4142s]       Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 12:59:14   4142s]       Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 12:59:14   4142s]     For timing_corner delay_wc:setup, late and power domain auto-default:
[09/08 12:59:14   4142s]       Slew time target (leaf):    0.800ns
[09/08 12:59:14   4142s]       Slew time target (trunk):   0.800ns
[09/08 12:59:14   4142s]       Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
[09/08 12:59:14   4142s]       Buffer unit delay: 0.290ns
[09/08 12:59:14   4142s]       Buffer max distance: 5031.402um
[09/08 12:59:14   4142s]     Fastest wire driving cells and distances:
[09/08 12:59:14   4142s]       Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
[09/08 12:59:14   4142s]       Inverter  : {lib_cell:sg13g2_inv_8, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=2713.921um, saturatedSlew=0.544ns, speed=4205.022um per ns, cellArea=6.686um^2 per 1000um}
[09/08 12:59:14   4142s]     
[09/08 12:59:14   4142s]     
[09/08 12:59:14   4142s]     Logic Sizing Table:
[09/08 12:59:14   4142s]     
[09/08 12:59:14   4142s]     --------------------------------------------------------------------------------
[09/08 12:59:14   4142s]     Cell              Instance count    Source         Eligible library cells
[09/08 12:59:14   4142s]     --------------------------------------------------------------------------------
[09/08 12:59:14   4142s]     sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
[09/08 12:59:14   4142s]     sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
[09/08 12:59:14   4142s]     --------------------------------------------------------------------------------
[09/08 12:59:14   4142s]     
[09/08 12:59:14   4142s]     
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4142s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4142s]     Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 12:59:14   4143s]     Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/08 12:59:14   4143s]     Clock tree clk_sys has 1 slew violation.
[09/08 12:59:14   4143s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
[09/08 12:59:14   4143s]       Sources:                     pin jtag_tck_i
[09/08 12:59:14   4143s]       Total number of sinks:       290
[09/08 12:59:14   4143s]       Delay constrained sinks:     289
[09/08 12:59:14   4143s]       Non-leaf sinks:              0
[09/08 12:59:14   4143s]       Ignore pins:                 0
[09/08 12:59:14   4143s]      Timing corner delay_wc:setup.late:
[09/08 12:59:14   4143s]       Skew target:                 0.150ns
[09/08 12:59:14   4143s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
[09/08 12:59:14   4143s]       Sources:                     pin jtag_tck_i
[09/08 12:59:14   4143s]       Total number of sinks:       290
[09/08 12:59:14   4143s]       Delay constrained sinks:     289
[09/08 12:59:14   4143s]       Non-leaf sinks:              0
[09/08 12:59:14   4143s]       Ignore pins:                 0
[09/08 12:59:14   4143s]      Timing corner delay_wc:setup.late:
[09/08 12:59:14   4143s]       Skew target:                 0.150ns
[09/08 12:59:14   4143s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
[09/08 12:59:14   4143s]       Sources:                     pin ref_clk_i
[09/08 12:59:14   4143s]       Total number of sinks:       1
[09/08 12:59:14   4143s]       Delay constrained sinks:     0
[09/08 12:59:14   4143s]       Non-leaf sinks:              0
[09/08 12:59:14   4143s]       Ignore pins:                 0
[09/08 12:59:14   4143s]      Timing corner delay_wc:setup.late:
[09/08 12:59:14   4143s]       Skew target:                 0.150ns
[09/08 12:59:14   4143s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
[09/08 12:59:14   4143s]       Sources:                     pin ref_clk_i
[09/08 12:59:14   4143s]       Total number of sinks:       1
[09/08 12:59:14   4143s]       Delay constrained sinks:     0
[09/08 12:59:14   4143s]       Non-leaf sinks:              0
[09/08 12:59:14   4143s]       Ignore pins:                 0
[09/08 12:59:14   4143s]      Timing corner delay_wc:setup.late:
[09/08 12:59:14   4143s]       Skew target:                 0.150ns
[09/08 12:59:14   4143s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
[09/08 12:59:14   4143s]       Sources:                     pin clk_i
[09/08 12:59:14   4143s]       Total number of sinks:       4983
[09/08 12:59:14   4143s]       Delay constrained sinks:     4982
[09/08 12:59:14   4143s]       Non-leaf sinks:              0
[09/08 12:59:14   4143s]       Ignore pins:                 0
[09/08 12:59:14   4143s]      Timing corner delay_wc:setup.late:
[09/08 12:59:14   4143s]       Skew target:                 0.150ns
[09/08 12:59:14   4143s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
[09/08 12:59:14   4143s]       Sources:                     pin clk_i
[09/08 12:59:14   4143s]       Total number of sinks:       4983
[09/08 12:59:14   4143s]       Delay constrained sinks:     4982
[09/08 12:59:14   4143s]       Non-leaf sinks:              0
[09/08 12:59:14   4143s]       Ignore pins:                 0
[09/08 12:59:14   4143s]      Timing corner delay_wc:setup.late:
[09/08 12:59:14   4143s]       Skew target:                 0.150ns
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     Clock Tree Violations Report
[09/08 12:59:14   4143s]     ============================
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[09/08 12:59:14   4143s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[09/08 12:59:14   4143s]     Consider reviewing your design and relaunching CCOpt.
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     Max Slew Violations
[09/08 12:59:14   4143s]     -------------------
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.231ns.
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 12:59:14   4143s]     Primary reporting skew groups are:
[09/08 12:59:14   4143s]     skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     Clock DAG stats initial state:
[09/08 12:59:14   4143s]       cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/08 12:59:14   4143s]       cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/08 12:59:14   4143s]       hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/08 12:59:14   4143s]     Clock DAG library cell distribution initial state {count}:
[09/08 12:59:14   4143s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/08 12:59:14   4143s]        Invs: sg13g2_inv_1: 1 
[09/08 12:59:14   4143s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 12:59:14   4143s] Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 12:59:14   4143s] Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] Layer information for route type clk_leaf_ccopt_autotrimmed:
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------------
[09/08 12:59:14   4143s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 12:59:14   4143s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 12:59:14   4143s]                                                                             to Layer
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------------
[09/08 12:59:14   4143s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 12:59:14   4143s] Metal2       Y            H          0.258         0.227         0.059          3
[09/08 12:59:14   4143s] Metal3       Y            V          0.258         0.206         0.053          3
[09/08 12:59:14   4143s] Metal4       Y            H          0.258         0.227         0.059          3
[09/08 12:59:14   4143s] Metal5       N            V          0.258         0.206         0.053          3
[09/08 12:59:14   4143s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 12:59:14   4143s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------------
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 12:59:14   4143s] Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] Layer information for route type clk_trunk:
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------------
[09/08 12:59:14   4143s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 12:59:14   4143s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 12:59:14   4143s]                                                                             to Layer
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------------
[09/08 12:59:14   4143s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 12:59:14   4143s] Metal2       N            H          0.172         0.214         0.037          5
[09/08 12:59:14   4143s] Metal3       Y            V          0.172         0.200         0.034          5
[09/08 12:59:14   4143s] Metal4       Y            H          0.172         0.214         0.037          5
[09/08 12:59:14   4143s] Metal5       Y            V          0.172         0.200         0.034          5
[09/08 12:59:14   4143s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 12:59:14   4143s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------------
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 12:59:14   4143s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] Layer information for route type default_route_type_nonleaf:
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] ------------------------------------------------------------------------
[09/08 12:59:14   4143s] Layer        Preferred    Route    Res.          Cap.          RC
[09/08 12:59:14   4143s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/08 12:59:14   4143s] ------------------------------------------------------------------------
[09/08 12:59:14   4143s] Metal1       N            V          0.844         0.235         0.198
[09/08 12:59:14   4143s] Metal2       N            H          0.515         0.266         0.137
[09/08 12:59:14   4143s] Metal3       Y            V          0.515         0.254         0.131
[09/08 12:59:14   4143s] Metal4       Y            H          0.515         0.266         0.137
[09/08 12:59:14   4143s] Metal5       N            V          0.515         0.254         0.131
[09/08 12:59:14   4143s] TopMetal1    N            H          0.013         0.320         0.004
[09/08 12:59:14   4143s] TopMetal2    N            V          0.007         0.307         0.002
[09/08 12:59:14   4143s] ------------------------------------------------------------------------
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] Via selection for estimated routes (rule default):
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------
[09/08 12:59:14   4143s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 12:59:14   4143s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------
[09/08 12:59:14   4143s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 12:59:14   4143s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 12:59:14   4143s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 12:59:14   4143s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 12:59:14   4143s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 12:59:14   4143s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] Via selection for estimated routes (rule ndr_2w2s):
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------
[09/08 12:59:14   4143s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 12:59:14   4143s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------
[09/08 12:59:14   4143s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 12:59:14   4143s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 12:59:14   4143s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 12:59:14   4143s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 12:59:14   4143s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 12:59:14   4143s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] Via selection for estimated routes (rule ndr_3w3s):
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------
[09/08 12:59:14   4143s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 12:59:14   4143s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------
[09/08 12:59:14   4143s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 12:59:14   4143s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 12:59:14   4143s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 12:59:14   4143s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 12:59:14   4143s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 12:59:14   4143s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 12:59:14   4143s] ------------------------------------------------------------------------------
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     Ideal and dont_touch net fanout counts:
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     -----------------------------------------------------------
[09/08 12:59:14   4143s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[09/08 12:59:14   4143s]     -----------------------------------------------------------
[09/08 12:59:14   4143s]           1            10                      1
[09/08 12:59:14   4143s]          11           100                      0
[09/08 12:59:14   4143s]         101          1000                      0
[09/08 12:59:14   4143s]        1001         10000                      0
[09/08 12:59:14   4143s]       10001           +                        0
[09/08 12:59:14   4143s]     -----------------------------------------------------------
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     Top ideal and dont_touch nets by fanout:
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     --------------------------------------
[09/08 12:59:14   4143s]     Net name                     Fanout ()
[09/08 12:59:14   4143s]     --------------------------------------
[09/08 12:59:14   4143s]     i_croc_soc/i_croc/FE_RN_5        2
[09/08 12:59:14   4143s]     --------------------------------------
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     
[09/08 12:59:14   4143s]     No dont_touch hnets found in the clock tree
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s] 
[09/08 12:59:14   4143s]     Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.2)
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4143s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 12:59:14   4143s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 12:59:14   4143s] **WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
[09/08 12:59:14   4143s] To increase the message display limit, refer to the product command reference manual.
[09/08 12:59:14   4143s]     CCOpt configuration status: all checks passed.
[09/08 12:59:14   4143s]   Reconstructing clock tree datastructures done.
[09/08 12:59:14   4143s] Initializing clock structures done.
[09/08 12:59:14   4143s] PRO...
[09/08 12:59:14   4143s]   PRO active optimizations:
[09/08 12:59:14   4143s]    - DRV fixing with cell sizing
[09/08 12:59:14   4143s]   
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
[09/08 12:59:14   4143s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
[09/08 12:59:14   4143s]   Detected clock skew data from CTS
[09/08 12:59:14   4143s]   Clock DAG stats PRO initial state:
[09/08 12:59:14   4143s]     cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/08 12:59:14   4143s]     cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/08 12:59:14   4143s]     cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/08 12:59:14   4143s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 12:59:14   4143s]     wire capacitance : top=0.000pF, trunk=2.108pF, leaf=10.262pF, total=12.371pF
[09/08 12:59:14   4143s]     wire lengths     : top=0.000um, trunk=15696.120um, leaf=71338.445um, total=87034.565um
[09/08 12:59:14   4143s]     hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/08 12:59:14   4143s]   Clock DAG net violations PRO initial state:
[09/08 12:59:14   4143s]     Unfixable Transition : {count=1, worst=[1.729ns]} avg=1.729ns sd=0.000ns sum=1.729ns
[09/08 12:59:14   4143s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/08 12:59:14   4143s]     Trunk : target=0.500ns count=61 avg=0.088ns sd=0.080ns min=0.033ns max=0.420ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 12:59:14   4143s]     Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.185ns min=0.036ns max=2.229ns {73 <= 0.300ns, 1 <= 0.400ns, 82 <= 0.450ns, 25 <= 0.475ns, 1 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 12:59:14   4143s]   Clock DAG library cell distribution PRO initial state {count}:
[09/08 12:59:14   4143s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/08 12:59:14   4143s]      Invs: sg13g2_inv_1: 1 
[09/08 12:59:14   4143s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 12:59:14   4143s]   Primary reporting skew groups PRO initial state:
[09/08 12:59:14   4143s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 12:59:15   4143s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_79__reg/CLK
[09/08 12:59:15   4143s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/08 12:59:15   4143s]   Skew group summary PRO initial state:
[09/08 12:59:15   4143s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 12:59:15   4143s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 12:59:15   4143s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.665, max=2.248, avg=1.898, sd=0.098], skew [0.583 vs 0.150*], 69.1% {1.784, 1.934} (wid=0.254 ws=0.159) (gid=2.057 gs=0.546)
[09/08 12:59:15   4143s]   Recomputing CTS skew targets...
[09/08 12:59:15   4143s]   Resolving skew group constraints...
[09/08 12:59:15   4143s]     Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
[09/08 12:59:15   4143s]   Resolving skew group constraints done.
[09/08 12:59:15   4143s]   Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/08 12:59:15   4143s]   PRO Fixing DRVs...
[09/08 12:59:15   4143s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/08 12:59:15   4143s]     CCOpt-PRO: considered: 244, tested: 244, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[09/08 12:59:15   4143s]     
[09/08 12:59:15   4143s]     PRO Statistics: Fix DRVs (cell sizing):
[09/08 12:59:15   4143s]     =======================================
[09/08 12:59:15   4143s]     
[09/08 12:59:15   4143s]     Cell changes by Net Type:
[09/08 12:59:15   4143s]     
[09/08 12:59:15   4143s]     -------------------------------------------------------------------------------------------------
[09/08 12:59:15   4143s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/08 12:59:15   4143s]     -------------------------------------------------------------------------------------------------
[09/08 12:59:15   4143s]     top                0            0           0            0                    0                0
[09/08 12:59:15   4143s]     trunk              0            0           0            0                    0                0
[09/08 12:59:15   4143s]     leaf               0            0           0            0                    0                0
[09/08 12:59:15   4143s]     -------------------------------------------------------------------------------------------------
[09/08 12:59:15   4143s]     Total              0            0           0            0                    0                0
[09/08 12:59:15   4143s]     -------------------------------------------------------------------------------------------------
[09/08 12:59:15   4143s]     
[09/08 12:59:15   4143s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/08 12:59:15   4143s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/08 12:59:15   4143s]     
[09/08 12:59:15   4143s]     Clock DAG stats after 'PRO Fixing DRVs':
[09/08 12:59:15   4143s]       cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/08 12:59:15   4143s]       cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/08 12:59:15   4143s]       cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/08 12:59:15   4143s]       sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 12:59:15   4143s]       wire capacitance : top=0.000pF, trunk=2.108pF, leaf=10.262pF, total=12.371pF
[09/08 12:59:15   4143s]       wire lengths     : top=0.000um, trunk=15696.120um, leaf=71338.445um, total=87034.565um
[09/08 12:59:15   4143s]       hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/08 12:59:15   4143s]     Clock DAG net violations after 'PRO Fixing DRVs':
[09/08 12:59:15   4143s]       Unfixable Transition : {count=1, worst=[1.729ns]} avg=1.729ns sd=0.000ns sum=1.729ns
[09/08 12:59:15   4143s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[09/08 12:59:15   4143s]       Trunk : target=0.500ns count=61 avg=0.088ns sd=0.080ns min=0.033ns max=0.420ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 12:59:15   4143s]       Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.185ns min=0.036ns max=2.229ns {73 <= 0.300ns, 1 <= 0.400ns, 82 <= 0.450ns, 25 <= 0.475ns, 1 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 12:59:15   4143s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[09/08 12:59:15   4143s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/08 12:59:15   4143s]        Invs: sg13g2_inv_1: 1 
[09/08 12:59:15   4143s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 12:59:15   4143s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[09/08 12:59:15   4143s]       skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 12:59:15   4143s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_79__reg/CLK
[09/08 12:59:15   4143s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/08 12:59:15   4143s]     Skew group summary after 'PRO Fixing DRVs':
[09/08 12:59:15   4143s]       skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 12:59:15   4143s]       skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 12:59:15   4144s]       skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.665, max=2.248, avg=1.898, sd=0.098], skew [0.583 vs 0.150*], 69.1% {1.784, 1.934} (wid=0.254 ws=0.159) (gid=2.057 gs=0.546)
[09/08 12:59:15   4144s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/08 12:59:15   4144s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/08 12:59:15   4144s] 
[09/08 12:59:15   4144s] Slew Diagnostics: After DRV fixing
[09/08 12:59:15   4144s] ==================================
[09/08 12:59:15   4144s] 
[09/08 12:59:15   4144s] Global Causes:
[09/08 12:59:15   4144s] 
[09/08 12:59:15   4144s] -------------------------------------
[09/08 12:59:15   4144s] Cause
[09/08 12:59:15   4144s] -------------------------------------
[09/08 12:59:15   4144s] DRV fixing with buffering is disabled
[09/08 12:59:15   4144s] -------------------------------------
[09/08 12:59:15   4144s] 
[09/08 12:59:15   4144s] Top 5 overslews:
[09/08 12:59:15   4144s] 
[09/08 12:59:15   4144s] -----------------------------------------------------------------
[09/08 12:59:15   4144s] Overslew    Causes                 Driving Pin
[09/08 12:59:15   4144s] -----------------------------------------------------------------
[09/08 12:59:15   4144s] 1.729ns     Clock inst is FIXED    i_croc_soc/i_croc/manual_cts/X
[09/08 12:59:15   4144s] -----------------------------------------------------------------
[09/08 12:59:15   4144s] 
[09/08 12:59:15   4144s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/08 12:59:15   4144s] 
[09/08 12:59:15   4144s] ---------------------------------
[09/08 12:59:15   4144s] Cause                  Occurences
[09/08 12:59:15   4144s] ---------------------------------
[09/08 12:59:15   4144s] Clock inst is FIXED        1
[09/08 12:59:15   4144s] ---------------------------------
[09/08 12:59:15   4144s] 
[09/08 12:59:15   4144s] Violation diagnostics counts from the 1 nodes that have violations:
[09/08 12:59:15   4144s] 
[09/08 12:59:15   4144s] ---------------------------------
[09/08 12:59:15   4144s] Cause                  Occurences
[09/08 12:59:15   4144s] ---------------------------------
[09/08 12:59:15   4144s] Clock inst is FIXED        1
[09/08 12:59:15   4144s] ---------------------------------
[09/08 12:59:15   4144s] 
[09/08 12:59:15   4144s]   Reconnecting optimized routes...
[09/08 12:59:15   4144s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/08 12:59:15   4144s]   Set dirty flag on 0 instances, 0 nets
[09/08 12:59:15   4144s]   Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 12:59:15   4144s] End AAE Lib Interpolated Model. (MEM=2950.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:59:15   4144s]   Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
[09/08 12:59:15   4144s]   Clock DAG stats PRO final:
[09/08 12:59:15   4144s]     cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
[09/08 12:59:15   4144s]     cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
[09/08 12:59:15   4144s]     cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
[09/08 12:59:15   4144s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 12:59:15   4144s]     wire capacitance : top=0.000pF, trunk=2.108pF, leaf=10.262pF, total=12.371pF
[09/08 12:59:15   4144s]     wire lengths     : top=0.000um, trunk=15696.120um, leaf=71338.445um, total=87034.565um
[09/08 12:59:15   4144s]     hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
[09/08 12:59:15   4144s]   Clock DAG net violations PRO final:
[09/08 12:59:15   4144s]     Unfixable Transition : {count=1, worst=[1.729ns]} avg=1.729ns sd=0.000ns sum=1.729ns
[09/08 12:59:15   4144s]   Clock DAG primary half-corner transition distribution PRO final:
[09/08 12:59:15   4144s]     Trunk : target=0.500ns count=61 avg=0.088ns sd=0.080ns min=0.033ns max=0.420ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 12:59:15   4144s]     Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.185ns min=0.036ns max=2.229ns {73 <= 0.300ns, 1 <= 0.400ns, 82 <= 0.450ns, 25 <= 0.475ns, 1 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 12:59:15   4144s]   Clock DAG library cell distribution PRO final {count}:
[09/08 12:59:15   4144s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
[09/08 12:59:15   4144s]      Invs: sg13g2_inv_1: 1 
[09/08 12:59:15   4144s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 12:59:15   4144s]   Primary reporting skew groups PRO final:
[09/08 12:59:15   4144s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 12:59:15   4144s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_79__reg/CLK
[09/08 12:59:15   4144s]       max path sink: i_croc_soc/i_croc/i_gpio/i_reg_file_reg_q_188__reg/CLK
[09/08 12:59:15   4144s]   Skew group summary PRO final:
[09/08 12:59:15   4144s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 12:59:15   4144s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 12:59:15   4144s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.665, max=2.248, avg=1.898, sd=0.098], skew [0.583 vs 0.150*], 69.1% {1.784, 1.934} (wid=0.254 ws=0.159) (gid=2.057 gs=0.546)
[09/08 12:59:15   4144s] PRO done.
[09/08 12:59:15   4144s] Restoring CTS place status for unmodified clock tree cells and sinks.
[09/08 12:59:15   4144s] numClockCells = 247, numClockCellsFixed = 0, numClockCellsRestored = 217, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/08 12:59:16   4144s] Net route status summary:
[09/08 12:59:16   4144s]   Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 12:59:16   4144s]   Non-clock: 50570 (unrouted=6231, trialRouted=0, noStatus=0, routed=44339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 12:59:16   4144s] Updating delays...
[09/08 12:59:16   4145s] Updating delays done.
[09/08 12:59:16   4145s] PRO done. (took cpu=0:00:05.1 real=0:00:04.0)
[09/08 12:59:17   4148s] **INFO: Start fixing DRV (Mem = 2603.26M) ...
[09/08 12:59:17   4148s] Begin: GigaOpt DRV Optimization
[09/08 12:59:17   4148s] Glitch fixing enabled
[09/08 12:59:17   4148s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[09/08 12:59:17   4148s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 12:59:17   4148s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 12:59:17   4148s] *info: 48 skip_routing nets excluded.
[09/08 12:59:17   4148s] Info: 48 io nets excluded
[09/08 12:59:17   4148s] Info: 243 clock nets excluded from IPO operation.
[09/08 12:59:17   4148s] End AAE Lib Interpolated Model. (MEM=2603.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:59:17   4148s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:09:08.6/0:32:07.1 (2.2), mem = 2603.3M
[09/08 12:59:17   4148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.1
[09/08 12:59:17   4148s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 12:59:17   4148s] ### Creating PhyDesignMc. totSessionCpu=1:09:09 mem=2603.3M
[09/08 12:59:17   4148s] OPERPROF: Starting DPlace-Init at level 1, MEM:2603.3M
[09/08 12:59:17   4148s] #spOpts: N=130 mergeVia=F 
[09/08 12:59:17   4148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2603.3M
[09/08 12:59:17   4148s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 12:59:17   4148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.039, MEM:2603.3M
[09/08 12:59:17   4148s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2603.3MB).
[09/08 12:59:17   4148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.105, REAL:0.106, MEM:2603.3M
[09/08 12:59:17   4149s] TotalInstCnt at PhyDesignMc Initialization: 43,970
[09/08 12:59:17   4149s] ### Creating PhyDesignMc, finished. totSessionCpu=1:09:09 mem=2599.3M
[09/08 12:59:17   4149s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:59:17   4149s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:59:17   4149s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:59:17   4149s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:59:17   4149s] ### Creating LA Mngr. totSessionCpu=1:09:09 mem=2675.8M
[09/08 12:59:17   4149s] {RT default_rc_corner 0 4 4 0}
[09/08 12:59:18   4149s] ### Creating LA Mngr, finished. totSessionCpu=1:09:09 mem=2675.8M
[09/08 12:59:18   4149s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 12:59:18   4149s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:59:18   4149s] 
[09/08 12:59:18   4149s] Creating Lib Analyzer ...
[09/08 12:59:18   4149s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:59:18   4149s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 12:59:18   4149s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 12:59:18   4149s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 12:59:18   4149s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 12:59:18   4149s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 12:59:18   4149s] 
[09/08 12:59:18   4149s] {RT default_rc_corner 0 4 4 0}
[09/08 12:59:18   4150s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:09:10 mem=2675.8M
[09/08 12:59:18   4150s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:09:10 mem=2675.8M
[09/08 12:59:18   4150s] Creating Lib Analyzer, finished. 
[09/08 12:59:19   4151s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/08 12:59:19   4151s] **INFO: Disabling fanout fix in postRoute stage.
[09/08 12:59:20   4152s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 12:59:20   4152s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/08 12:59:20   4152s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 12:59:20   4152s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/08 12:59:20   4152s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 12:59:20   4152s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 12:59:20   4152s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 12:59:20   4152s] Info: violation cost 48.899837 (cap = 0.000000, tran = 48.897678, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.002160)
[09/08 12:59:20   4153s] |   108|   321|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     1|     1|    -2.94| -1479.80|       0|       0|       0|  61.27|          |         |
[09/08 12:59:22   4162s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 12:59:22   4162s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 12:59:22   4162s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 12:59:22   4163s] |    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -2.94| -1026.96|      39|       0|      23|  61.31| 0:00:02.0|  3217.6M|
[09/08 12:59:22   4163s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 12:59:22   4163s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 12:59:22   4163s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 12:59:22   4163s] |    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -2.94| -1026.96|       0|       0|       0|  61.31| 0:00:00.0|  3217.6M|
[09/08 12:59:22   4163s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 12:59:22   4163s] 
[09/08 12:59:22   4163s] ###############################################################################
[09/08 12:59:22   4163s] #
[09/08 12:59:22   4163s] #  Large fanout net report:  
[09/08 12:59:22   4163s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/08 12:59:22   4163s] #     - current density: 61.31
[09/08 12:59:22   4163s] #
[09/08 12:59:22   4163s] #  List of high fanout nets:
[09/08 12:59:22   4163s] #
[09/08 12:59:22   4163s] ###############################################################################
[09/08 12:59:22   4163s] 
[09/08 12:59:22   4163s] 
[09/08 12:59:22   4163s] =======================================================================
[09/08 12:59:22   4163s]                 Reasons for remaining drv violations
[09/08 12:59:22   4163s] =======================================================================
[09/08 12:59:22   4163s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[09/08 12:59:22   4163s] 
[09/08 12:59:22   4163s] MultiBuffering failure reasons
[09/08 12:59:22   4163s] ------------------------------------------------
[09/08 12:59:22   4163s] *info:    13 net(s): Could not be fixed as the violating term's net is not routed.
[09/08 12:59:22   4163s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/08 12:59:22   4163s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/08 12:59:22   4163s] 
[09/08 12:59:22   4163s] 
[09/08 12:59:22   4163s] *** Finish DRV Fixing (cpu=0:00:11.6 real=0:00:03.0 mem=3217.6M) ***
[09/08 12:59:22   4163s] 
[09/08 12:59:22   4163s] Begin: glitch net info
[09/08 12:59:23   4163s] glitch slack range: number of glitch nets
[09/08 12:59:23   4163s] glitch slack < -0.32 : 0
[09/08 12:59:23   4163s] -0.32 < glitch slack < -0.28 : 0
[09/08 12:59:23   4163s] -0.28 < glitch slack < -0.24 : 0
[09/08 12:59:23   4163s] -0.24 < glitch slack < -0.2 : 0
[09/08 12:59:23   4163s] -0.2 < glitch slack < -0.16 : 0
[09/08 12:59:23   4163s] -0.16 < glitch slack < -0.12 : 0
[09/08 12:59:23   4163s] -0.12 < glitch slack < -0.08 : 0
[09/08 12:59:23   4163s] -0.08 < glitch slack < -0.04 : 0
[09/08 12:59:23   4163s] -0.04 < glitch slack : 0
[09/08 12:59:23   4163s] End: glitch net info
[09/08 12:59:23   4163s] TotalInstCnt at PhyDesignMc Destruction: 44,009
[09/08 12:59:23   4163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.1
[09/08 12:59:23   4163s] *** DrvOpt [finish] : cpu/real = 0:00:15.2/0:00:05.7 (2.7), totSession cpu/real = 1:09:23.8/0:32:12.8 (2.2), mem = 3008.1M
[09/08 12:59:23   4163s] 
[09/08 12:59:23   4163s] =============================================================================================
[09/08 12:59:23   4163s]  Step TAT Report for DrvOpt #1
[09/08 12:59:23   4163s] =============================================================================================
[09/08 12:59:23   4163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 12:59:23   4163s] ---------------------------------------------------------------------------------------------
[09/08 12:59:23   4163s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 12:59:23   4163s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 12:59:23   4163s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   8.5 % )     0:00:00.5 /  0:00:00.5    1.0
[09/08 12:59:23   4163s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 12:59:23   4163s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   5.9 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 12:59:23   4163s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   5.5 % )     0:00:00.6 /  0:00:00.7    1.2
[09/08 12:59:23   4163s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 12:59:23   4163s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:08.5    6.1
[09/08 12:59:23   4163s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 12:59:23   4163s] [ OptEval                ]      3   0:00:01.0  (  16.6 % )     0:00:01.0 /  0:00:06.9    7.0
[09/08 12:59:23   4163s] [ OptCommit              ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[09/08 12:59:23   4163s] [ IncrTimingUpdate       ]      3   0:00:00.4  (   6.2 % )     0:00:00.4 /  0:00:01.6    4.3
[09/08 12:59:23   4163s] [ PostCommitDelayCalc    ]      3   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.8    5.0
[09/08 12:59:23   4163s] [ AAESlewUpdate          ]      2   0:00:00.2  (   3.8 % )     0:00:00.4 /  0:00:01.1    2.6
[09/08 12:59:23   4163s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.7    6.8
[09/08 12:59:23   4163s] [ DrvComputeSummary      ]      3   0:00:00.8  (  13.1 % )     0:00:00.8 /  0:00:00.8    1.0
[09/08 12:59:23   4163s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 12:59:23   4163s] [ MISC                   ]          0:00:01.5  (  25.0 % )     0:00:01.5 /  0:00:02.4    1.6
[09/08 12:59:23   4163s] ---------------------------------------------------------------------------------------------
[09/08 12:59:23   4163s]  DrvOpt #1 TOTAL                    0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:15.4    2.6
[09/08 12:59:23   4163s] ---------------------------------------------------------------------------------------------
[09/08 12:59:23   4163s] 
[09/08 12:59:23   4163s] Running refinePlace -preserveRouting true -hardFence false
[09/08 12:59:23   4163s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3008.1M
[09/08 12:59:23   4163s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3008.1M
[09/08 12:59:23   4163s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3008.1M
[09/08 12:59:23   4163s] #spOpts: N=130 
[09/08 12:59:23   4163s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3008.1M
[09/08 12:59:23   4163s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 12:59:23   4163s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.075, REAL:0.076, MEM:3008.1M
[09/08 12:59:23   4163s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3008.1MB).
[09/08 12:59:23   4163s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.124, REAL:0.125, MEM:3008.1M
[09/08 12:59:23   4163s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.124, REAL:0.125, MEM:3008.1M
[09/08 12:59:23   4163s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.1
[09/08 12:59:23   4163s] OPERPROF:   Starting RefinePlace at level 2, MEM:3008.1M
[09/08 12:59:23   4163s] *** Starting refinePlace (1:09:24 mem=3008.1M) ***
[09/08 12:59:23   4163s] Total net bbox length = 1.826e+06 (9.089e+05 9.166e+05) (ext = 3.889e+04)
[09/08 12:59:23   4164s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3008.1M
[09/08 12:59:23   4164s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3008.1M
[09/08 12:59:23   4164s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3008.1M
[09/08 12:59:23   4164s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3008.1M
[09/08 12:59:23   4164s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3008.1M
[09/08 12:59:23   4164s] Starting refinePlace ...
[09/08 12:59:23   4164s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 12:59:23   4164s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3008.1MB) @(1:09:24 - 1:09:24).
[09/08 12:59:23   4164s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 12:59:23   4164s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 12:59:23   4164s] 
[09/08 12:59:23   4164s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 12:59:24   4165s] Move report: legalization moves 5 insts, mean move: 2.48 um, max move: 5.70 um
[09/08 12:59:24   4165s] 	Max move on inst (i_croc_soc/i_croc/i_timer/clockman_RO581XYP): (663.84, 1039.74) --> (661.92, 1043.52)
[09/08 12:59:24   4165s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=3008.1MB) @(1:09:24 - 1:09:26).
[09/08 12:59:24   4165s] Move report: Detail placement moves 5 insts, mean move: 2.48 um, max move: 5.70 um
[09/08 12:59:24   4165s] 	Max move on inst (i_croc_soc/i_croc/i_timer/clockman_RO581XYP): (663.84, 1039.74) --> (661.92, 1043.52)
[09/08 12:59:24   4165s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3008.1MB
[09/08 12:59:24   4165s] Statistics of distance of Instance movement in refine placement:
[09/08 12:59:24   4165s]   maximum (X+Y) =         5.70 um
[09/08 12:59:24   4165s]   inst (i_croc_soc/i_croc/i_timer/clockman_RO581XYP) with max move: (663.84, 1039.74) -> (661.92, 1043.52)
[09/08 12:59:24   4165s]   mean    (X+Y) =         2.48 um
[09/08 12:59:24   4165s] Summary Report:
[09/08 12:59:24   4165s] Instances move: 5 (out of 43793 movable)
[09/08 12:59:24   4165s] Instances flipped: 0
[09/08 12:59:24   4165s] Mean displacement: 2.48 um
[09/08 12:59:24   4165s] Max displacement: 5.70 um (Instance: i_croc_soc/i_croc/i_timer/clockman_RO581XYP) (663.84, 1039.74) -> (661.92, 1043.52)
[09/08 12:59:24   4165s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[09/08 12:59:24   4165s] Total instances moved : 5
[09/08 12:59:24   4165s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.736, REAL:1.113, MEM:3008.1M
[09/08 12:59:24   4165s] Total net bbox length = 1.826e+06 (9.089e+05 9.167e+05) (ext = 3.889e+04)
[09/08 12:59:24   4165s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3008.1MB
[09/08 12:59:24   4165s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=3008.1MB) @(1:09:24 - 1:09:26).
[09/08 12:59:24   4165s] *** Finished refinePlace (1:09:26 mem=3008.1M) ***
[09/08 12:59:24   4165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.1
[09/08 12:59:24   4165s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.867, REAL:1.245, MEM:3008.1M
[09/08 12:59:24   4166s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.261, REAL:1.431, MEM:3008.1M
[09/08 12:59:24   4166s] End: GigaOpt DRV Optimization
[09/08 12:59:24   4166s] **optDesign ... cpu = 0:01:51, real = 0:00:44, mem = 2220.0M, totSessionCpu=1:09:26 **
[09/08 12:59:24   4166s] *info:
[09/08 12:59:24   4166s] **INFO: Completed fixing DRV (CPU Time = 0:00:18, Mem = 2678.14M).
[09/08 12:59:24   4166s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2678.1M
[09/08 12:59:24   4166s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.055, REAL:0.056, MEM:2678.1M
[09/08 12:59:25   4167s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.30min real=0.12min mem=2678.1M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.938  | -1.011  |  1.641  | -2.938  |   N/A   |  6.811  | -0.492  | -0.280  |
|           TNS (ns):| -1027.0 |-974.464 |  0.000  | -51.032 |   N/A   |  0.000  | -49.306 | -1.463  |
|    Violating Paths:|  2473   |  2428   |    0    |   35    |   N/A   |    0    |   309   |   10    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.155   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.313%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:53, real = 0:00:45, mem = 2203.5M, totSessionCpu=1:09:28 **
[09/08 12:59:25   4168s]   DRV Snapshot: (REF)
[09/08 12:59:25   4168s]          Tran DRV: 0 (41)
[09/08 12:59:25   4168s]           Cap DRV: 128 (167)
[09/08 12:59:25   4168s]        Fanout DRV: 3 (182)
[09/08 12:59:25   4168s]            Glitch: 0 (0)
[09/08 12:59:25   4168s] *** Timing NOT met, worst failing slack is -2.938
[09/08 12:59:25   4168s] *** Check timing (0:00:00.0)
[09/08 12:59:25   4168s] Deleting Lib Analyzer.
[09/08 12:59:25   4168s] Begin: GigaOpt Optimization in WNS mode
[09/08 12:59:25   4168s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[09/08 12:59:26   4168s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 12:59:26   4168s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 12:59:26   4168s] *info: 48 skip_routing nets excluded.
[09/08 12:59:26   4168s] Info: 48 io nets excluded
[09/08 12:59:26   4169s] Info: 243 clock nets excluded from IPO operation.
[09/08 12:59:26   4169s] End AAE Lib Interpolated Model. (MEM=2669.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 12:59:26   4169s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:09:29.2/0:32:15.8 (2.2), mem = 2669.1M
[09/08 12:59:26   4169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.2
[09/08 12:59:26   4169s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 12:59:26   4169s] ### Creating PhyDesignMc. totSessionCpu=1:09:29 mem=2669.1M
[09/08 12:59:26   4169s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 12:59:26   4169s] OPERPROF: Starting DPlace-Init at level 1, MEM:2669.1M
[09/08 12:59:26   4169s] #spOpts: N=130 mergeVia=F 
[09/08 12:59:26   4169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2669.1M
[09/08 12:59:26   4169s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 12:59:26   4169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.041, MEM:2669.1M
[09/08 12:59:26   4169s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2669.1MB).
[09/08 12:59:26   4169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.100, MEM:2669.1M
[09/08 12:59:26   4169s] TotalInstCnt at PhyDesignMc Initialization: 44,009
[09/08 12:59:26   4169s] ### Creating PhyDesignMc, finished. totSessionCpu=1:09:29 mem=2670.6M
[09/08 12:59:26   4169s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:59:26   4169s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:59:26   4169s] 
[09/08 12:59:26   4169s] Creating Lib Analyzer ...
[09/08 12:59:26   4169s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 12:59:26   4169s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 12:59:26   4169s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 12:59:26   4169s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 12:59:26   4169s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 12:59:26   4169s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 12:59:26   4169s] 
[09/08 12:59:26   4169s] {RT default_rc_corner 0 4 4 0}
[09/08 12:59:27   4170s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:09:30 mem=2670.6M
[09/08 12:59:27   4170s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:09:30 mem=2670.6M
[09/08 12:59:27   4170s] Creating Lib Analyzer, finished. 
[09/08 12:59:29   4172s] *info: 4 don't touch nets excluded
[09/08 12:59:29   4172s] *info: 48 io nets excluded
[09/08 12:59:29   4172s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 12:59:29   4172s] *info: 243 clock nets excluded
[09/08 12:59:29   4172s] *info: 2 special nets excluded.
[09/08 12:59:29   4172s] *info: 48 skip_routing nets excluded.
[09/08 12:59:29   4172s] *info: 32 multi-driver nets excluded.
[09/08 12:59:29   4172s] *info: 1357 no-driver nets excluded.
[09/08 12:59:31   4174s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.1
[09/08 12:59:31   4174s] PathGroup :  in2out  TargetSlack : 0 
[09/08 12:59:31   4174s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 12:59:31   4174s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 12:59:31   4174s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 12:59:31   4174s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 12:59:31   4174s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 12:59:31   4175s] ** GigaOpt Optimizer WNS Slack -2.938 TNS Slack -1026.958 Density 61.31
[09/08 12:59:31   4175s] Optimizer WNS Pass 0
[09/08 12:59:31   4175s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -2.938 TNS -51.032; mem2reg* WNS -0.492 TNS -49.306; reg2mem* WNS -0.280 TNS -1.463; reg2reg* WNS -1.011 TNS -974.463; HEPG WNS -1.011 TNS -975.926; all paths WNS -2.938 TNS -1026.958
[09/08 12:59:32   4175s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 12:59:32   4175s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 12:59:32   4175s] Active Path Group: mem2reg reg2mem reg2reg  
[09/08 12:59:32   4175s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 12:59:32   4175s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 12:59:32   4175s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 12:59:32   4175s] |  -1.011|   -2.938|-975.926|-1026.958|    61.31%|   0:00:00.0| 2880.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/08 12:59:32   4175s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/08 12:59:33   4179s] |  -0.980|   -2.938|-1039.681|-1090.713|    61.32%|   0:00:01.0| 3259.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/08 12:59:33   4179s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/08 12:59:34   4181s] |  -0.947|   -2.938|-1001.956|-1052.988|    61.32%|   0:00:01.0| 3298.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/08 12:59:34   4181s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/08 12:59:34   4182s] |  -0.892|   -2.938|-971.299|-1022.331|    61.32%|   0:00:00.0| 3298.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/08 12:59:34   4182s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/08 12:59:35   4184s] |  -0.858|   -2.938|-941.211| -992.243|    61.33%|   0:00:01.0| 3298.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 12:59:35   4184s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/08 12:59:35   4187s] |  -0.816|   -2.938|-1005.662|-1056.694|    61.34%|   0:00:00.0| 3299.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/08 12:59:35   4187s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/08 12:59:37   4195s] |  -0.826|   -2.938|-966.487|-1017.519|    61.35%|   0:00:02.0| 3316.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:37   4195s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_29__reg/D                       |
[09/08 12:59:37   4196s] |  -0.801|   -2.938|-972.462|-1023.494|    61.35%|   0:00:00.0| 3316.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 12:59:37   4196s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/08 12:59:38   4199s] |  -0.797|   -2.938|-964.172|-1015.204|    61.36%|   0:00:01.0| 3316.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 12:59:38   4199s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/08 12:59:39   4204s] |  -0.784|   -2.938|-946.990| -998.022|    61.36%|   0:00:01.0| 3316.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 12:59:39   4204s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/08 12:59:39   4207s] |  -0.780|   -2.938|-938.838| -989.870|    61.37%|   0:00:00.0| 3316.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 12:59:39   4207s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/08 12:59:40   4209s] |  -0.777|   -2.938|-928.119| -979.151|    61.37%|   0:00:01.0| 3316.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 12:59:40   4209s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/08 12:59:41   4216s] |  -0.777|   -3.072|-925.134| -976.300|    61.39%|   0:00:01.0| 3317.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 12:59:41   4216s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/08 12:59:42   4219s] |  -0.774|   -3.072|-922.784| -973.950|    61.41%|   0:00:01.0| 3320.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 12:59:42   4219s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/08 12:59:42   4220s] |  -0.774|   -3.072|-922.486| -973.652|    61.41%|   0:00:00.0| 3322.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 12:59:42   4220s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
[09/08 12:59:42   4221s] Starting generalSmallTnsOpt
[09/08 12:59:42   4221s] Ending generalSmallTnsOpt End
[09/08 12:59:42   4221s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 12:59:47   4228s] skewClock has inserted i_croc_soc/ictc_postCTS_holdFE_USKC112_CTS_6 (sg13g2_buf_8)
[09/08 12:59:47   4228s] skewClock has inserted i_croc_soc/ictc_postCTS_holdFE_USKC113_CTS_10 (sg13g2_buf_2)
[09/08 12:59:47   4228s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC114_CTS_16 (sg13g2_buf_4)
[09/08 12:59:47   4228s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC115_CTS_15 (sg13g2_buf_2)
[09/08 12:59:47   4228s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC116_CTS_22 (sg13g2_buf_2)
[09/08 12:59:47   4228s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC117_CTS_21 (sg13g2_buf_2)
[09/08 12:59:47   4228s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC118_CTS_2 (sg13g2_buf_2)
[09/08 12:59:47   4228s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC119_CTS_3 (sg13g2_buf_2)
[09/08 12:59:47   4228s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC120_CTS_23 (sg13g2_buf_4)
[09/08 12:59:47   4228s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC121_CTS_73 (sg13g2_buf_8)
[09/08 12:59:47   4228s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC122_CTS_29 (sg13g2_buf_8)
[09/08 12:59:47   4228s] skewClock sized 0 and inserted 11 insts
[09/08 12:59:47   4230s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 12:59:47   4230s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 12:59:47   4230s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 12:59:48   4231s] |  -0.699|   -3.225|-643.964| -695.282|    61.41%|   0:00:06.0| 3360.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[09/08 12:59:48   4231s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[09/08 12:59:48   4232s] |  -0.692|   -3.225|-633.629| -684.948|    61.42%|   0:00:00.0| 3379.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/08 12:59:48   4232s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/08 12:59:48   4233s] |  -0.692|   -3.225|-633.426| -684.745|    61.42%|   0:00:00.0| 3379.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/08 12:59:48   4233s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/08 12:59:49   4234s] |  -0.682|   -3.225|-633.330| -684.648|    61.42%|   0:00:01.0| 3379.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/08 12:59:49   4234s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/08 12:59:49   4236s] |  -0.682|   -3.225|-632.649| -683.968|    61.42%|   0:00:00.0| 3379.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/08 12:59:49   4236s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/08 12:59:50   4238s] |  -0.681|   -3.225|-628.159| -679.477|    61.44%|   0:00:01.0| 3379.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/08 12:59:50   4238s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/08 12:59:50   4239s] Starting generalSmallTnsOpt
[09/08 12:59:50   4239s] Ending generalSmallTnsOpt End
[09/08 12:59:50   4239s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 12:59:53   4244s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC147_CTS_50 (sg13g2_buf_2)
[09/08 12:59:53   4244s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC148_CTS_50 (sg13g2_buf_8)
[09/08 12:59:53   4244s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC149_CTS_43 (sg13g2_buf_4)
[09/08 12:59:53   4244s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC150_CTS_69 (sg13g2_buf_2)
[09/08 12:59:53   4244s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC151_CTS_69 (sg13g2_buf_2)
[09/08 12:59:53   4244s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC152_CTS_69 (sg13g2_buf_8)
[09/08 12:59:53   4244s] skewClock has inserted i_croc_soc/i_croc/i_timer/ictc_postCTS_holdFE_USKC153_CTS_3 (sg13g2_inv_2)
[09/08 12:59:53   4244s] skewClock has inserted i_croc_soc/i_croc/i_timer/ictc_postCTS_holdFE_USKC154_CTS_3 (sg13g2_inv_2)
[09/08 12:59:53   4244s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC155_CTS_64 (sg13g2_buf_2)
[09/08 12:59:53   4244s] skewClock sized 0 and inserted 9 insts
[09/08 12:59:54   4247s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 12:59:54   4247s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 12:59:54   4247s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 12:59:54   4248s] |  -0.657|   -3.337|-532.140| -590.158|    61.45%|   0:00:04.0| 3366.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:54   4248s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:55   4248s] |  -0.657|   -3.337|-531.798| -589.815|    61.45%|   0:00:01.0| 3366.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:55   4248s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:55   4249s] |  -0.657|   -3.337|-531.797| -589.815|    61.46%|   0:00:00.0| 3366.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:55   4249s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:55   4249s] Starting generalSmallTnsOpt
[09/08 12:59:55   4249s] Ending generalSmallTnsOpt End
[09/08 12:59:55   4249s] |  -0.657|   -3.337|-531.763| -589.781|    61.46%|   0:00:00.0| 3366.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:55   4249s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:55   4249s] |  -0.657|   -3.337|-531.763| -589.781|    61.46%|   0:00:00.0| 3366.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:55   4249s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:55   4249s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 12:59:55   4249s] 
[09/08 12:59:55   4249s] *** Finish Core Optimize Step (cpu=0:01:15 real=0:00:23.0 mem=3366.7M) ***
[09/08 12:59:55   4250s] Active Path Group: mem2reg reg2mem  
[09/08 12:59:55   4250s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 12:59:55   4250s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 12:59:55   4250s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 12:59:55   4250s] |  -0.399|   -3.337|  -6.700| -589.781|    61.46%|   0:00:00.0| 3366.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:55   4250s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:56   4252s] |  -0.233|   -3.337|  -5.840| -589.417|    61.46%|   0:00:01.0| 3366.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:56   4252s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:56   4252s] |  -0.204|   -3.337|  -5.785| -589.417|    61.46%|   0:00:00.0| 3366.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:56   4252s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
[09/08 12:59:56   4252s] |  -0.177|   -3.337|  -5.749| -589.417|    61.46%|   0:00:00.0| 3366.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:56   4252s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:56   4253s] |  -0.139|   -3.337|  -5.560| -589.419|    61.47%|   0:00:00.0| 3366.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:56   4253s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:57   4256s] |  -0.117|   -3.337|  -1.740| -583.194|    61.48%|   0:00:01.0| 3366.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:57   4256s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:57   4257s] |  -0.096|   -3.337|  -1.355| -583.189|    61.49%|   0:00:00.0| 3366.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:57   4257s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:58   4258s] |  -0.076|   -3.337|  -1.180| -583.189|    61.50%|   0:00:01.0| 3378.5M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:58   4258s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:58   4260s] |  -0.061|   -3.337|  -0.252| -583.189|    61.51%|   0:00:00.0| 3384.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:58   4260s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:58   4262s] |  -0.054|   -3.337|  -0.192| -583.189|    61.52%|   0:00:00.0| 3384.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:58   4262s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:58   4263s] |  -0.040|   -3.337|  -0.142| -583.189|    61.53%|   0:00:00.0| 3384.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:58   4263s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 12:59:59   4264s] |  -0.036|   -3.337|  -0.121| -583.189|    61.53%|   0:00:01.0| 3384.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 12:59:59   4264s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
[09/08 13:00:00   4267s] |  -0.031|   -3.337|  -0.084| -583.189|    61.54%|   0:00:01.0| 3399.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:00   4267s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:00   4268s] |  -0.021|   -3.337|  -0.051| -583.189|    61.54%|   0:00:00.0| 3399.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:00   4268s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:01   4270s] |  -0.018|   -3.337|  -0.024| -578.345|    61.54%|   0:00:01.0| 3417.6M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:01   4270s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:01   4271s] |  -0.016|   -3.337|  -0.019| -578.345|    61.54%|   0:00:00.0| 3417.6M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:01   4271s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:04   4277s] Starting generalSmallTnsOpt
[09/08 13:00:04   4277s] Ending generalSmallTnsOpt End
[09/08 13:00:05   4279s] |  -0.018|   -3.337|  -0.023| -578.390|    61.55%|   0:00:04.0| 3417.6M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:05   4280s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:07   4284s] |  -0.018|   -3.337|  -0.023| -578.390|    61.55%|   0:00:02.0| 3417.6M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:07   4284s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:07   4284s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:07   4284s] 
[09/08 13:00:07   4284s] *** Finish Core Optimize Step (cpu=0:00:34.0 real=0:00:12.0 mem=3417.6M) ***
[09/08 13:00:07   4284s] Active Path Group: in2out in2reg reg2out default 
[09/08 13:00:07   4284s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:07   4284s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:00:07   4284s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:07   4284s] |  -3.337|   -3.337| -58.018| -578.390|    61.55%|   0:00:00.0| 3417.6M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:00:07   4284s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4284s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4284s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4284s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4285s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4285s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4286s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4286s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4286s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4286s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4286s] Dumping Information for Job 72 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:00:07   4286s] Dumping Information for Job 74 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:00:07   4286s] Dumping Information for Job 95 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:00:07   4286s] Dumping Information for Job 97 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:00:07   4286s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4286s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4287s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:07   4287s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:08   4287s] Dumping Information for Job 6 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:00:08   4287s] Dumping Information for Job 8 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:00:08   4288s] Starting generalSmallTnsOpt
[09/08 13:00:08   4288s] Ending generalSmallTnsOpt End
[09/08 13:00:08   4288s] |  -3.334|   -3.334| -58.015| -578.388|    61.55%|   0:00:01.0| 3417.6M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:00:08   4288s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:08   4288s] 
[09/08 13:00:08   4288s] *** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:01.0 mem=3417.6M) ***
[09/08 13:00:08   4288s] 
[09/08 13:00:08   4288s] *** Finished Optimize Step Cumulative (cpu=0:01:53 real=0:00:36.0 mem=3417.6M) ***
[09/08 13:00:08   4288s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.334 TNS -58.015; mem2reg* WNS -0.018 TNS -0.023; reg2mem* WNS 0.042 TNS 0.000; reg2reg* WNS -0.657 TNS -520.372; HEPG WNS -0.657 TNS -520.372; all paths WNS -3.334 TNS -578.388
[09/08 13:00:08   4288s] ** GigaOpt Optimizer WNS Slack -3.334 TNS Slack -578.388 Density 61.55
[09/08 13:00:08   4288s] Update Timing Windows (Threshold 0.038) ...
[09/08 13:00:08   4288s] Re Calculate Delays on 203 Nets
[09/08 13:00:08   4289s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 13:00:08   4289s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 13:00:08   4289s] Active Path Group: mem2reg reg2mem reg2reg  
[09/08 13:00:09   4289s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:09   4289s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:00:09   4289s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:09   4289s] |  -0.657|   -3.334|-520.512| -578.527|    61.55%|   0:00:01.0| 3417.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:09   4289s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:13   4309s] |  -0.592|   -3.334|-487.163| -545.178|    61.55%|   0:00:04.0| 3417.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:13   4309s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/08 13:00:14   4315s] |  -0.591|   -3.334|-481.726| -539.741|    61.58%|   0:00:01.0| 3417.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:14   4315s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/08 13:00:14   4316s] |  -0.591|   -3.334|-481.580| -539.595|    61.58%|   0:00:00.0| 3417.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:14   4316s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/08 13:00:14   4316s] |  -0.591|   -3.334|-481.580| -539.595|    61.58%|   0:00:00.0| 3417.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:14   4316s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/08 13:00:14   4316s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:14   4316s] 
[09/08 13:00:14   4316s] *** Finish Core Optimize Step (cpu=0:00:27.2 real=0:00:06.0 mem=3417.6M) ***
[09/08 13:00:15   4317s] Active Path Group: mem2reg reg2mem  
[09/08 13:00:15   4317s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:15   4317s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:00:15   4317s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:15   4317s] |  -0.018|   -3.334|  -0.024| -539.595|    61.58%|   0:00:00.0| 3417.6M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:15   4317s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:18   4330s] |  -0.018|   -3.334|  -0.024| -539.595|    61.58%|   0:00:03.0| 3417.6M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:18   4330s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:20   4335s] |  -0.018|   -3.334|  -0.024| -539.595|    61.58%|   0:00:02.0| 3417.6M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:20   4335s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:20   4335s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:20   4335s] 
[09/08 13:00:20   4335s] *** Finish Core Optimize Step (cpu=0:00:18.8 real=0:00:05.0 mem=3417.6M) ***
[09/08 13:00:20   4335s] Active Path Group: in2out in2reg reg2out default 
[09/08 13:00:20   4336s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:20   4336s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:00:20   4336s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:20   4336s] |  -3.334|   -3.334| -58.015| -539.595|    61.58%|   0:00:00.0| 3417.6M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:00:20   4336s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:20   4336s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:20   4336s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:20   4336s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:20   4337s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:20   4337s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:00:21   4338s] Dumping Information for Job 72 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:00:21   4338s] Dumping Information for Job 73 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:00:21   4338s] Dumping Information for Job 96 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:00:21   4338s] |  -3.334|   -3.334| -58.015| -539.595|    61.58%|   0:00:01.0| 3417.6M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:00:21   4338s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:21   4338s] 
[09/08 13:00:21   4338s] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:01.0 mem=3417.6M) ***
[09/08 13:00:21   4338s] 
[09/08 13:00:21   4338s] *** Finished Optimize Step Cumulative (cpu=0:00:48.9 real=0:00:13.0 mem=3417.6M) ***
[09/08 13:00:21   4338s] 
[09/08 13:00:21   4338s] *** Finish Post Route Setup Fixing (cpu=0:02:44 real=0:00:50.0 mem=3417.6M) ***
[09/08 13:00:21   4338s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.1
[09/08 13:00:21   4338s] TotalInstCnt at PhyDesignMc Destruction: 44,195
[09/08 13:00:21   4338s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.2
[09/08 13:00:21   4338s] *** SetupOpt [finish] : cpu/real = 0:02:49.8/0:00:55.2 (3.1), totSession cpu/real = 1:12:19.0/0:33:11.0 (2.2), mem = 3208.2M
[09/08 13:00:21   4338s] 
[09/08 13:00:21   4338s] =============================================================================================
[09/08 13:00:21   4338s]  Step TAT Report for WnsOpt #1
[09/08 13:00:21   4338s] =============================================================================================
[09/08 13:00:21   4338s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:00:21   4338s] ---------------------------------------------------------------------------------------------
[09/08 13:00:21   4338s] [ SkewClock              ]      2   0:00:07.3  (  13.2 % )     0:00:08.4 /  0:00:16.0    1.9
[09/08 13:00:21   4338s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 13:00:21   4338s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 13:00:21   4338s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:00:21   4338s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 13:00:21   4338s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.4    1.4
[09/08 13:00:21   4338s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:00:21   4338s] [ TransformInit          ]      1   0:00:03.1  (   5.6 % )     0:00:03.4 /  0:00:03.4    1.0
[09/08 13:00:21   4338s] [ SpefRCNetCheck         ]      1   0:00:01.4  (   2.6 % )     0:00:01.4 /  0:00:01.4    1.0
[09/08 13:00:21   4338s] [ SmallTnsOpt            ]      5   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.4    1.9
[09/08 13:00:21   4338s] [ OptSingleIteration     ]    115   0:00:00.3  (   0.6 % )     0:00:38.6 /  0:02:23.6    3.7
[09/08 13:00:21   4338s] [ OptGetWeight           ]    115   0:00:01.1  (   2.0 % )     0:00:01.1 /  0:00:01.1    1.0
[09/08 13:00:21   4338s] [ OptEval                ]    115   0:00:26.3  (  47.6 % )     0:00:26.3 /  0:01:47.9    4.1
[09/08 13:00:21   4338s] [ OptCommit              ]    115   0:00:00.9  (   1.6 % )     0:00:00.9 /  0:00:01.3    1.4
[09/08 13:00:21   4338s] [ IncrTimingUpdate       ]    116   0:00:06.4  (  11.7 % )     0:00:06.4 /  0:00:26.6    4.1
[09/08 13:00:21   4338s] [ PostCommitDelayCalc    ]    118   0:00:01.3  (   2.3 % )     0:00:01.3 /  0:00:04.2    3.3
[09/08 13:00:21   4338s] [ AAESlewUpdate          ]      1   0:00:00.2  (   0.3 % )     0:00:00.4 /  0:00:01.4    3.4
[09/08 13:00:21   4338s] [ SetupOptGetWorkingSet  ]    276   0:00:03.5  (   6.3 % )     0:00:03.5 /  0:00:07.6    2.2
[09/08 13:00:21   4338s] [ SetupOptGetActiveNode  ]    276   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:00:21   4338s] [ SetupOptSlackGraph     ]    115   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.6    3.8
[09/08 13:00:21   4338s] [ MISC                   ]          0:00:02.2  (   3.9 % )     0:00:02.2 /  0:00:03.0    1.4
[09/08 13:00:21   4338s] ---------------------------------------------------------------------------------------------
[09/08 13:00:21   4338s]  WnsOpt #1 TOTAL                    0:00:55.2  ( 100.0 % )     0:00:55.2 /  0:02:49.8    3.1
[09/08 13:00:21   4338s] ---------------------------------------------------------------------------------------------
[09/08 13:00:21   4338s] 
[09/08 13:00:21   4338s] Running refinePlace -preserveRouting true -hardFence false
[09/08 13:00:21   4338s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3208.2M
[09/08 13:00:21   4338s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3208.2M
[09/08 13:00:21   4338s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3208.2M
[09/08 13:00:21   4338s] #spOpts: N=130 
[09/08 13:00:21   4339s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3208.2M
[09/08 13:00:21   4339s] Info: 20 insts are soft-fixed.
[09/08 13:00:21   4339s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:00:21   4339s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.078, REAL:0.079, MEM:3208.2M
[09/08 13:00:21   4339s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3208.2MB).
[09/08 13:00:21   4339s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.141, MEM:3208.2M
[09/08 13:00:21   4339s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.141, MEM:3208.2M
[09/08 13:00:21   4339s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.2
[09/08 13:00:21   4339s] OPERPROF:   Starting RefinePlace at level 2, MEM:3208.2M
[09/08 13:00:21   4339s] *** Starting refinePlace (1:12:19 mem=3208.2M) ***
[09/08 13:00:21   4339s] Total net bbox length = 1.831e+06 (9.132e+05 9.178e+05) (ext = 3.889e+04)
[09/08 13:00:21   4339s] Info: 20 insts are soft-fixed.
[09/08 13:00:21   4339s] 
[09/08 13:00:21   4339s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:00:21   4339s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:00:21   4339s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3208.2M
[09/08 13:00:21   4339s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.003, MEM:3208.2M
[09/08 13:00:21   4339s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3208.2M
[09/08 13:00:21   4339s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3208.2M
[09/08 13:00:21   4339s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3208.2M
[09/08 13:00:21   4339s] Starting refinePlace ...
[09/08 13:00:21   4339s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 13:00:21   4339s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3208.2MB) @(1:12:19 - 1:12:19).
[09/08 13:00:21   4339s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:00:21   4339s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 13:00:22   4339s] 
[09/08 13:00:22   4339s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:00:22   4340s] Move report: legalization moves 47 insts, mean move: 3.43 um, max move: 9.54 um
[09/08 13:00:22   4340s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OFC12839_2979): (1204.32, 828.06) --> (1198.56, 831.84)
[09/08 13:00:22   4340s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3208.2MB) @(1:12:19 - 1:12:21).
[09/08 13:00:22   4340s] Move report: Detail placement moves 47 insts, mean move: 3.43 um, max move: 9.54 um
[09/08 13:00:22   4340s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OFC12839_2979): (1204.32, 828.06) --> (1198.56, 831.84)
[09/08 13:00:22   4340s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3208.2MB
[09/08 13:00:22   4340s] Statistics of distance of Instance movement in refine placement:
[09/08 13:00:22   4340s]   maximum (X+Y) =         9.54 um
[09/08 13:00:22   4340s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OFC12839_2979) with max move: (1204.32, 828.06) -> (1198.56, 831.84)
[09/08 13:00:22   4340s]   mean    (X+Y) =         3.43 um
[09/08 13:00:22   4340s] Summary Report:
[09/08 13:00:22   4340s] Instances move: 47 (out of 43999 movable)
[09/08 13:00:22   4340s] Instances flipped: 0
[09/08 13:00:22   4340s] Mean displacement: 3.43 um
[09/08 13:00:22   4340s] Max displacement: 9.54 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OFC12839_2979) (1204.32, 828.06) -> (1198.56, 831.84)
[09/08 13:00:22   4340s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[09/08 13:00:22   4340s] Total instances moved : 47
[09/08 13:00:22   4340s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.707, REAL:1.152, MEM:3208.2M
[09/08 13:00:22   4340s] Total net bbox length = 1.831e+06 (9.132e+05 9.179e+05) (ext = 3.889e+04)
[09/08 13:00:22   4340s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3208.2MB
[09/08 13:00:22   4340s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=3208.2MB) @(1:12:19 - 1:12:21).
[09/08 13:00:22   4340s] *** Finished refinePlace (1:12:21 mem=3208.2M) ***
[09/08 13:00:22   4340s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.2
[09/08 13:00:22   4340s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.845, REAL:1.291, MEM:3208.2M
[09/08 13:00:22   4341s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.254, REAL:1.490, MEM:3208.2M
[09/08 13:00:22   4341s] End: GigaOpt Optimization in WNS mode
[09/08 13:00:22   4341s] Skipping post route harden opt
[09/08 13:00:22   4341s] Deleting Lib Analyzer.
[09/08 13:00:23   4341s] Begin: GigaOpt Optimization in TNS mode
[09/08 13:00:23   4341s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 13:00:23   4341s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:00:23   4341s] *info: 48 skip_routing nets excluded.
[09/08 13:00:23   4341s] Info: 48 io nets excluded
[09/08 13:00:23   4341s] Info: 263 clock nets excluded from IPO operation.
[09/08 13:00:23   4341s] End AAE Lib Interpolated Model. (MEM=2798.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:00:23   4341s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:12:21.7/0:33:13.0 (2.2), mem = 2798.2M
[09/08 13:00:23   4341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.3
[09/08 13:00:23   4341s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 13:00:23   4341s] ### Creating PhyDesignMc. totSessionCpu=1:12:22 mem=2798.2M
[09/08 13:00:23   4341s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 13:00:23   4341s] OPERPROF: Starting DPlace-Init at level 1, MEM:2798.2M
[09/08 13:00:23   4341s] #spOpts: N=130 
[09/08 13:00:23   4341s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2798.2M
[09/08 13:00:23   4341s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:00:23   4341s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.061, REAL:0.062, MEM:2798.2M
[09/08 13:00:23   4341s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2798.2MB).
[09/08 13:00:23   4341s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.136, REAL:0.137, MEM:2798.2M
[09/08 13:00:23   4342s] TotalInstCnt at PhyDesignMc Initialization: 44,215
[09/08 13:00:23   4342s] ### Creating PhyDesignMc, finished. totSessionCpu=1:12:22 mem=2798.2M
[09/08 13:00:23   4342s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:00:24   4342s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:00:24   4342s] 
[09/08 13:00:24   4342s] Creating Lib Analyzer ...
[09/08 13:00:24   4342s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:00:24   4342s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 13:00:24   4342s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 13:00:24   4342s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 13:00:24   4342s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 13:00:24   4342s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 13:00:24   4342s] 
[09/08 13:00:24   4342s] {RT default_rc_corner 0 4 4 0}
[09/08 13:00:24   4342s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:12:23 mem=2800.2M
[09/08 13:00:24   4342s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:12:23 mem=2800.2M
[09/08 13:00:24   4342s] Creating Lib Analyzer, finished. 
[09/08 13:00:26   4344s] *info: 4 don't touch nets excluded
[09/08 13:00:26   4344s] *info: 48 io nets excluded
[09/08 13:00:26   4344s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:00:26   4344s] *info: 263 clock nets excluded
[09/08 13:00:26   4344s] *info: 2 special nets excluded.
[09/08 13:00:26   4344s] *info: 48 skip_routing nets excluded.
[09/08 13:00:26   4344s] *info: 32 multi-driver nets excluded.
[09/08 13:00:26   4344s] *info: 1357 no-driver nets excluded.
[09/08 13:00:28   4346s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.2
[09/08 13:00:28   4346s] PathGroup :  in2out  TargetSlack : 0 
[09/08 13:00:28   4346s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 13:00:28   4346s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 13:00:28   4346s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 13:00:28   4346s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 13:00:28   4346s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 13:00:28   4346s] ** GigaOpt Optimizer WNS Slack -3.334 TNS Slack -539.595 Density 61.61
[09/08 13:00:28   4346s] Optimizer TNS Opt
[09/08 13:00:28   4346s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.334 TNS -58.015; mem2reg* WNS -0.018 TNS -0.024; reg2mem* WNS 0.042 TNS 0.000; reg2reg* WNS -0.591 TNS -481.580; HEPG WNS -0.591 TNS -481.580; all paths WNS -3.334 TNS -539.595
[09/08 13:00:28   4347s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 13:00:28   4347s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 13:00:28   4347s] Active Path Group: mem2reg reg2reg  
[09/08 13:00:28   4347s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:28   4347s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:00:28   4347s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:28   4347s] |  -0.591|   -3.334|-481.580| -539.595|    61.61%|   0:00:00.0| 3009.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:28   4347s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/08 13:00:29   4348s] |  -0.591|   -3.334|-479.480| -537.495|    61.61%|   0:00:01.0| 3343.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:29   4348s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
[09/08 13:00:29   4349s] |  -0.591|   -3.334|-477.347| -535.362|    61.61%|   0:00:00.0| 3343.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:29   4349s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1914__reg/D                          |
[09/08 13:00:29   4350s] |  -0.591|   -3.334|-452.713| -510.728|    61.61%|   0:00:00.0| 3343.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:29   4350s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1895__reg/D                          |
[09/08 13:00:29   4351s] |  -0.591|   -3.334|-452.465| -510.480|    61.61%|   0:00:00.0| 3343.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:29   4351s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1895__reg/D                          |
[09/08 13:00:30   4352s] |  -0.591|   -3.334|-444.661| -502.676|    61.63%|   0:00:01.0| 3343.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:30   4352s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1908__reg/D                          |
[09/08 13:00:30   4352s] |  -0.591|   -3.334|-444.305| -502.320|    61.63%|   0:00:00.0| 3343.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:30   4352s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1908__reg/D                          |
[09/08 13:00:30   4353s] |  -0.591|   -3.334|-436.203| -494.218|    61.64%|   0:00:00.0| 3343.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:00:30   4353s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_50__reg/D           |
[09/08 13:00:30   4354s] |  -0.591|   -3.334|-424.570| -482.586|    61.65%|   0:00:00.0| 3343.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 13:00:30   4354s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1860__reg/D                          |
[09/08 13:00:31   4357s] |  -0.591|   -3.334|-417.943| -475.958|    61.67%|   0:00:01.0| 3343.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[09/08 13:00:31   4357s] |        |         |        |         |          |            |        |            |         | OMem_371__reg/D                                    |
[09/08 13:00:31   4357s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/ictc_postCTS_holdFE_USKC262_CTS_3 (sg13g2_buf_8)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC263_CTS_58 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC264_CTS_58 (sg13g2_buf_8)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC265_CTS_50 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC266_CTS_50 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC267_CTS_50 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC268_CTS_50 (sg13g2_buf_8)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postCTS_holdFE_USKC269_CTS_3 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postCTS_holdFE_USKC270_CTS_2 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC271_CTS_19 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC272_CTS_37 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC273_CTS_52 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postCTS_holdFE_USKC274_CTS_7 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC275_CTS_17 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC276_CTS_15 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/ictc_postCTS_holdFE_USKC277_CTS_3 (sg13g2_buf_8)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC278_CTS_58 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC279_CTS_58 (sg13g2_buf_8)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC280_CTS_63 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC281_CTS_63 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC282_CTS_17 (sg13g2_inv_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC283_CTS_17 (sg13g2_inv_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC284_CTS_9 (sg13g2_inv_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC285_CTS_9 (sg13g2_inv_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC286_CTS_14 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC287_CTS_23 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC288_CTS_15 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC289_CTS_30 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postCTS_holdFE_USKC290_CTS_9 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC291_CTS_11 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC292_CTS_12 (sg13g2_inv_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC293_CTS_12 (sg13g2_inv_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC294_CTS_52 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postCTS_holdFE_USKC295_CTS_3 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC296_CTS_23 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC297_CTS_23 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC298_CTS_20 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC299_CTS_27 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC300_CTS_10 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC301_CTS_61 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC302_CTS_7 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC303_CTS_10 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC304_CTS_31 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC305_CTS_11 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC306_CTS_20 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC307_CTS_14 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC308_CTS_19 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC309_CTS_33 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC310_CTS_33 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC311_CTS_18 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC312_CTS_22 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC313_CTS_15 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC314_CTS_67 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC315_CTS_72 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC316_CTS_72 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC317_CTS_14 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_postCTS_holdFE_USKC318_CTS_8 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC319_CTS_61 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC320_CTS_20 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC321_CTS_14 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC322_CTS_8 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC323_CTS_8 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postCTS_holdFE_USKC324_CTS_6 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postCTS_holdFE_USKC325_CTS_29 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC326_CTS_34 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC327_CTS_26 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC328_CTS_30 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC329_CTS_35 (sg13g2_inv_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC330_CTS_35 (sg13g2_inv_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC331_CTS_22 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postCTS_holdFE_USKC332_CTS_7 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/ictc_postCTS_holdFE_USKC333_CTS_7 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_postCTS_holdFE_USKC334_CTS_7 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC335_CTS_18 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_postCTS_holdFE_USKC336_CTS_6 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postCTS_holdFE_USKC337_CTS_3 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postCTS_holdFE_USKC338_CTS_10 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC339_CTS_17 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postCTS_holdFE_USKC340_CTS_4 (sg13g2_buf_4)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC341_CTS_20 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postCTS_holdFE_USKC342_CTS_2 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC343_CTS_30 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC344_CTS_16 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC345_CTS_11 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock has inserted i_croc_soc/i_croc/i_uart/ictc_postCTS_holdFE_USKC346_CTS_9 (sg13g2_buf_2)
[09/08 13:00:44   4377s] skewClock sized 0 and inserted 85 insts
[09/08 13:00:45   4381s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:45   4381s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:00:45   4381s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:45   4381s] |  -0.590|   -3.418|-108.447| -171.853|    61.67%|   0:00:14.0| 3397.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:45   4381s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_17__reg/D                       |
[09/08 13:00:45   4382s] |  -0.590|   -3.418|-108.310| -171.716|    61.67%|   0:00:00.0| 3398.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:00:45   4382s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_57__reg/D           |
[09/08 13:00:45   4382s] |  -0.590|   -3.418|-108.236| -171.642|    61.67%|   0:00:00.0| 3398.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:00:45   4382s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_57__reg/D           |
[09/08 13:00:45   4383s] |  -0.590|   -3.418|-108.138| -171.544|    61.68%|   0:00:00.0| 3398.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:00:45   4383s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_25__reg/D           |
[09/08 13:00:45   4383s] |  -0.590|   -3.418|-105.901| -169.307|    61.68%|   0:00:00.0| 3398.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:00:45   4383s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_42__reg/D           |
[09/08 13:00:46   4384s] |  -0.590|   -3.418|-105.540| -168.947|    61.68%|   0:00:01.0| 3398.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_un |
[09/08 13:00:46   4384s] |        |         |        |         |          |            |        |            |         | it_i_ls_fsm_cs_0__reg/D                            |
[09/08 13:00:46   4385s] |  -0.590|   -3.418|-100.541| -163.947|    61.70%|   0:00:00.0| 3398.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:46   4385s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_801__reg/D                               |
[09/08 13:00:46   4387s] |  -0.590|   -3.418| -99.019| -162.425|    61.71%|   0:00:00.0| 3398.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:46   4387s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_641__reg/D                               |
[09/08 13:00:46   4387s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/ictc_postCTS_holdFE_USKC361_CTS_3 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/ictc_postCTS_holdFE_USKC362_CTS_3 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/ictc_postCTS_holdFE_USKC363_CTS_3 (sg13g2_buf_8)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC364_CTS_17 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC365_CTS_58 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC366_CTS_58 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC367_CTS_9 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC368_CTS_9 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC369_CTS_12 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC370_CTS_12 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC371_CTS_17 (sg13g2_buf_4)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC372_CTS_17 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC373_CTS_61 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC374_CTS_61 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC375_CTS_20 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC376_CTS_27 (sg13g2_buf_2)
[09/08 13:00:52   4397s] skewClock sized 0 and inserted 16 insts
[09/08 13:00:53   4399s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:53   4399s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:00:53   4399s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:53   4399s] |  -0.590|   -3.559| -56.366| -123.419|    61.71%|   0:00:07.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:53   4399s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_641__reg/D                               |
[09/08 13:00:53   4401s] |  -0.590|   -3.559| -55.299| -122.352|    61.72%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:53   4401s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_460__reg/D                               |
[09/08 13:00:54   4401s] |  -0.590|   -3.559| -54.798| -121.851|    61.72%|   0:00:01.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:54   4401s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_460__reg/D                               |
[09/08 13:00:54   4401s] |  -0.590|   -3.559| -54.725| -121.777|    61.72%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:54   4401s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_460__reg/D                               |
[09/08 13:00:54   4403s] |  -0.590|   -3.559| -52.884| -119.937|    61.73%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:54   4403s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_509__reg/D                               |
[09/08 13:00:54   4403s] |  -0.590|   -3.559| -52.730| -119.783|    61.73%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:54   4403s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_509__reg/D                               |
[09/08 13:00:54   4404s] |  -0.590|   -3.559| -51.095| -118.148|    61.75%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:54   4404s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_319__reg/D                               |
[09/08 13:00:55   4406s] |  -0.590|   -3.559| -50.136| -117.188|    61.77%|   0:00:01.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:55   4406s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_573__reg/D                               |
[09/08 13:00:55   4406s] |  -0.590|   -3.559| -50.091| -117.144|    61.77%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:55   4406s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_573__reg/D                               |
[09/08 13:00:55   4408s] |  -0.590|   -3.559| -49.838| -116.890|    61.78%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:55   4408s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_734__reg/D                               |
[09/08 13:00:55   4408s] |  -0.590|   -3.559| -49.837| -116.890|    61.78%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:55   4408s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:55   4408s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:55   4408s] 
[09/08 13:00:55   4408s] *** Finish Core Optimize Step (cpu=0:01:02 real=0:00:27.0 mem=3400.2M) ***
[09/08 13:00:56   4408s] Active Path Group: in2out in2reg reg2out default 
[09/08 13:00:56   4408s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:56   4408s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:00:56   4408s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:56   4408s] |  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:00.0| 3400.2M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:00:56   4409s] |  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:00.0| 3400.2M|func_view_wc|  reg2out| gpio13_io                                          |
[09/08 13:00:56   4410s] |  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:00.0| 3400.2M|func_view_wc|  reg2out| gpio27_io                                          |
[09/08 13:00:56   4410s] |  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:00.0| 3400.2M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:00:56   4410s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:56   4410s] 
[09/08 13:00:56   4410s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:00.0 mem=3400.2M) ***
[09/08 13:00:56   4410s] 
[09/08 13:00:56   4410s] *** Finished Optimize Step Cumulative (cpu=0:01:03 real=0:00:28.0 mem=3400.2M) ***
[09/08 13:00:56   4410s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.559 TNS -67.053; mem2reg* WNS -0.018 TNS -0.024; reg2mem* WNS 0.145 TNS 0.000; reg2reg* WNS -0.590 TNS -49.837; HEPG WNS -0.590 TNS -49.837; all paths WNS -3.559 TNS -116.890
[09/08 13:00:56   4410s] ** GigaOpt Optimizer WNS Slack -3.559 TNS Slack -116.890 Density 61.78
[09/08 13:00:56   4410s] Update Timing Windows (Threshold 0.038) ...
[09/08 13:00:56   4410s] Re Calculate Delays on 245 Nets
[09/08 13:00:57   4411s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 13:00:57   4411s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 13:00:57   4411s] Active Path Group: mem2reg reg2reg  
[09/08 13:00:57   4411s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:57   4411s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:00:57   4411s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:00:57   4411s] |  -0.591|   -3.559| -50.501| -117.554|    61.78%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:57   4411s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:00:58   4414s] |  -0.591|   -3.559| -49.131| -116.184|    61.78%|   0:00:01.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:00:58   4414s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_6__reg/D            |
[09/08 13:00:58   4416s] |  -0.591|   -3.559| -51.193| -118.246|    61.79%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:00:58   4416s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_19__reg/D                       |
[09/08 13:00:59   4417s] |  -0.591|   -3.559| -49.526| -116.579|    61.79%|   0:00:01.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:59   4417s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_582__reg/D                               |
[09/08 13:00:59   4418s] |  -0.591|   -3.559| -49.334| -116.387|    61.79%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:59   4418s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_509__reg/D                               |
[09/08 13:00:59   4420s] |  -0.591|   -3.559| -48.562| -115.615|    61.79%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:59   4420s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_971__reg/D                               |
[09/08 13:00:59   4420s] |  -0.591|   -3.559| -47.844| -114.897|    61.79%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:00:59   4420s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_971__reg/D                               |
[09/08 13:01:00   4421s] |  -0.591|   -3.559| -47.761| -114.814|    61.79%|   0:00:01.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:01:00   4421s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_2__reg/D            |
[09/08 13:01:00   4423s] |  -0.591|   -3.559| -47.481| -114.534|    61.79%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:01:00   4423s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_22__reg/D           |
[09/08 13:01:00   4423s] |  -0.591|   -3.559| -47.481| -114.534|    61.79%|   0:00:00.0| 3400.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:01:00   4423s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:01:00   4423s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:01:00   4423s] 
[09/08 13:01:00   4423s] *** Finish Core Optimize Step (cpu=0:00:11.6 real=0:00:03.0 mem=3400.2M) ***
[09/08 13:01:00   4423s] Active Path Group: in2out in2reg reg2out default 
[09/08 13:01:00   4423s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:01:00   4423s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:01:00   4423s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:01:00   4423s] |  -3.559|   -3.559| -67.053| -114.534|    61.79%|   0:00:00.0| 3400.2M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:01:00   4424s] |  -3.559|   -3.559| -67.048| -114.530|    61.79%|   0:00:00.0| 3400.2M|func_view_wc|  reg2out| gpio24_io                                          |
[09/08 13:01:01   4424s] |  -3.559|   -3.559| -67.048| -114.530|    61.79%|   0:00:01.0| 3400.2M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:01:01   4424s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:01:01   4424s] 
[09/08 13:01:01   4424s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=3400.2M) ***
[09/08 13:01:01   4424s] 
[09/08 13:01:01   4424s] *** Finished Optimize Step Cumulative (cpu=0:00:13.2 real=0:00:04.0 mem=3400.2M) ***
[09/08 13:01:01   4424s] 
[09/08 13:01:01   4424s] *** Finish Post Route Setup Fixing (cpu=0:01:18 real=0:00:33.0 mem=3400.2M) ***
[09/08 13:01:01   4424s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.2
[09/08 13:01:01   4425s] TotalInstCnt at PhyDesignMc Destruction: 44,288
[09/08 13:01:01   4425s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.3
[09/08 13:01:01   4425s] *** SetupOpt [finish] : cpu/real = 0:01:23.5/0:00:37.9 (2.2), totSession cpu/real = 1:13:45.2/0:33:50.9 (2.2), mem = 3190.8M
[09/08 13:01:01   4425s] 
[09/08 13:01:01   4425s] =============================================================================================
[09/08 13:01:01   4425s]  Step TAT Report for TnsOpt #1
[09/08 13:01:01   4425s] =============================================================================================
[09/08 13:01:01   4425s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:01:01   4425s] ---------------------------------------------------------------------------------------------
[09/08 13:01:01   4425s] [ SkewClock              ]      2   0:00:18.9  (  49.8 % )     0:00:20.4 /  0:00:36.0    1.8
[09/08 13:01:01   4425s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 13:01:01   4425s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 13:01:01   4425s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:01:01   4425s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.4    1.0
[09/08 13:01:01   4425s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.5    1.4
[09/08 13:01:01   4425s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:01:01   4425s] [ TransformInit          ]      1   0:00:02.8  (   7.4 % )     0:00:03.1 /  0:00:03.0    1.0
[09/08 13:01:01   4425s] [ SpefRCNetCheck         ]      1   0:00:01.0  (   2.7 % )     0:00:01.0 /  0:00:01.0    1.0
[09/08 13:01:01   4425s] [ OptSingleIteration     ]    159   0:00:00.3  (   0.8 % )     0:00:09.3 /  0:00:36.1    3.9
[09/08 13:01:01   4425s] [ OptGetWeight           ]    159   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.8    1.0
[09/08 13:01:01   4425s] [ OptEval                ]    159   0:00:03.8  (  10.0 % )     0:00:03.8 /  0:00:22.8    6.0
[09/08 13:01:01   4425s] [ OptCommit              ]    159   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.0
[09/08 13:01:01   4425s] [ IncrTimingUpdate       ]    189   0:00:02.6  (   6.9 % )     0:00:02.6 /  0:00:09.3    3.6
[09/08 13:01:01   4425s] [ PostCommitDelayCalc    ]    162   0:00:01.0  (   2.7 % )     0:00:01.0 /  0:00:04.3    4.2
[09/08 13:01:01   4425s] [ AAESlewUpdate          ]      1   0:00:00.2  (   0.5 % )     0:00:00.4 /  0:00:01.4    3.2
[09/08 13:01:01   4425s] [ SetupOptGetWorkingSet  ]    248   0:00:02.3  (   6.1 % )     0:00:02.3 /  0:00:05.1    2.2
[09/08 13:01:01   4425s] [ SetupOptGetActiveNode  ]    248   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.9
[09/08 13:01:01   4425s] [ SetupOptSlackGraph     ]    158   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.8    4.3
[09/08 13:01:01   4425s] [ MISC                   ]          0:00:02.6  (   6.9 % )     0:00:02.6 /  0:00:04.8    1.9
[09/08 13:01:01   4425s] ---------------------------------------------------------------------------------------------
[09/08 13:01:01   4425s]  TnsOpt #1 TOTAL                    0:00:37.9  ( 100.0 % )     0:00:37.9 /  0:01:23.5    2.2
[09/08 13:01:01   4425s] ---------------------------------------------------------------------------------------------
[09/08 13:01:01   4425s] 
[09/08 13:01:01   4425s] Running refinePlace -preserveRouting true -hardFence false
[09/08 13:01:01   4425s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3190.8M
[09/08 13:01:01   4425s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3190.8M
[09/08 13:01:01   4425s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3190.8M
[09/08 13:01:01   4425s] #spOpts: N=130 
[09/08 13:01:01   4425s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3190.8M
[09/08 13:01:01   4425s] Info: 121 insts are soft-fixed.
[09/08 13:01:01   4425s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:01:01   4425s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.069, REAL:0.070, MEM:3190.8M
[09/08 13:01:01   4425s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3190.8MB).
[09/08 13:01:01   4425s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.131, REAL:0.133, MEM:3190.8M
[09/08 13:01:01   4425s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.131, REAL:0.133, MEM:3190.8M
[09/08 13:01:01   4425s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.3
[09/08 13:01:01   4425s] OPERPROF:   Starting RefinePlace at level 2, MEM:3190.8M
[09/08 13:01:01   4425s] *** Starting refinePlace (1:13:45 mem=3190.8M) ***
[09/08 13:01:01   4425s] Total net bbox length = 1.832e+06 (9.137e+05 9.187e+05) (ext = 3.889e+04)
[09/08 13:01:01   4425s] Info: 121 insts are soft-fixed.
[09/08 13:01:01   4425s] 
[09/08 13:01:01   4425s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:01:01   4425s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:01:01   4425s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3190.8M
[09/08 13:01:01   4425s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3190.8M
[09/08 13:01:01   4425s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3190.8M
[09/08 13:01:01   4425s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.003, MEM:3190.8M
[09/08 13:01:01   4425s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3190.8M
[09/08 13:01:01   4425s] Starting refinePlace ...
[09/08 13:01:01   4425s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 13:01:01   4425s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3190.8MB) @(1:13:45 - 1:13:46).
[09/08 13:01:01   4425s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:01:01   4425s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 13:01:01   4425s] 
[09/08 13:01:01   4425s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:01:02   4427s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:01:02   4427s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=3190.8MB) @(1:13:46 - 1:13:47).
[09/08 13:01:02   4427s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:01:02   4427s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3190.8MB
[09/08 13:01:02   4427s] Statistics of distance of Instance movement in refine placement:
[09/08 13:01:02   4427s]   maximum (X+Y) =         0.00 um
[09/08 13:01:02   4427s]   mean    (X+Y) =         0.00 um
[09/08 13:01:02   4427s] Summary Report:
[09/08 13:01:02   4427s] Instances move: 0 (out of 44173 movable)
[09/08 13:01:02   4427s] Instances flipped: 0
[09/08 13:01:02   4427s] Mean displacement: 0.00 um
[09/08 13:01:02   4427s] Max displacement: 0.00 um 
[09/08 13:01:02   4427s] Total instances moved : 0
[09/08 13:01:02   4427s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.738, REAL:1.120, MEM:3190.8M
[09/08 13:01:02   4427s] Total net bbox length = 1.832e+06 (9.137e+05 9.187e+05) (ext = 3.889e+04)
[09/08 13:01:02   4427s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3190.8MB
[09/08 13:01:02   4427s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=3190.8MB) @(1:13:45 - 1:13:47).
[09/08 13:01:02   4427s] *** Finished refinePlace (1:13:47 mem=3190.8M) ***
[09/08 13:01:02   4427s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.3
[09/08 13:01:02   4427s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.867, REAL:1.251, MEM:3190.8M
[09/08 13:01:02   4427s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.231, REAL:1.435, MEM:3190.8M
[09/08 13:01:02   4427s] End: GigaOpt Optimization in TNS mode
[09/08 13:01:03   4427s]   Timing Snapshot: (REF)
[09/08 13:01:03   4427s]      Weighted WNS: -0.323
[09/08 13:01:03   4427s]       All  PG WNS: -3.559
[09/08 13:01:03   4427s]       High PG WNS: -0.591
[09/08 13:01:03   4427s]       All  PG TNS: -114.530
[09/08 13:01:03   4427s]       High PG TNS: -47.481
[09/08 13:01:03   4427s]    Category Slack: { [L, -3.559] [H, -0.020] [H, 0.145] [H, -0.591] }
[09/08 13:01:03   4427s] 
[09/08 13:01:03   4427s] Running postRoute recovery in preEcoRoute mode
[09/08 13:01:03   4427s] **optDesign ... cpu = 0:06:13, real = 0:02:23, mem = 2261.8M, totSessionCpu=1:13:48 **
[09/08 13:01:03   4429s]   DRV Snapshot: (TGT)
[09/08 13:01:03   4429s]          Tran DRV: 0 (41)
[09/08 13:01:03   4429s]           Cap DRV: 128 (167)
[09/08 13:01:03   4429s]        Fanout DRV: 3 (182)
[09/08 13:01:03   4429s]            Glitch: 0 (0)
[09/08 13:01:03   4429s] Checking DRV degradation...
[09/08 13:01:03   4429s] 
[09/08 13:01:03   4429s] Recovery Manager:
[09/08 13:01:03   4429s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 13:01:03   4429s]      Cap DRV degradation : 0 (128 -> 128, Margin 10) - Skip
[09/08 13:01:03   4429s]   Fanout DRV degradation : 0 (3 -> 3, Margin 10) - Skip
[09/08 13:01:03   4429s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 13:01:03   4429s] 
[09/08 13:01:03   4429s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 13:01:03   4429s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2813.34M, totSessionCpu=1:13:49).
[09/08 13:01:03   4429s] **optDesign ... cpu = 0:06:14, real = 0:02:23, mem = 2260.5M, totSessionCpu=1:13:49 **
[09/08 13:01:03   4429s] 
[09/08 13:01:04   4430s]   DRV Snapshot: (REF)
[09/08 13:01:04   4430s]          Tran DRV: 0 (41)
[09/08 13:01:04   4430s]           Cap DRV: 128 (167)
[09/08 13:01:04   4430s]        Fanout DRV: 3 (182)
[09/08 13:01:04   4430s]            Glitch: 0 (0)
[09/08 13:01:04   4430s] Skipping post route harden opt
[09/08 13:01:04   4430s] ### Creating LA Mngr. totSessionCpu=1:13:50 mem=2813.3M
[09/08 13:01:04   4430s] ### Creating LA Mngr, finished. totSessionCpu=1:13:50 mem=2813.3M
[09/08 13:01:04   4430s] Default Rule : ""
[09/08 13:01:04   4430s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 13:01:04   4430s] Worst Slack : -0.591 ns
[09/08 13:01:04   4430s] 
[09/08 13:01:04   4430s] Start Layer Assignment ...
[09/08 13:01:04   4430s] WNS(-0.591ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 13:01:04   4430s] 
[09/08 13:01:04   4430s] Select 660 cadidates out of 51233.
[09/08 13:01:04   4430s] Total Assign Layers on 0 Nets (cpu 0:00:00.8).
[09/08 13:01:05   4430s] GigaOpt: setting up router preferences
[09/08 13:01:05   4431s] GigaOpt: 313 nets assigned router directives
[09/08 13:01:05   4431s] 
[09/08 13:01:05   4431s] Start Assign Priority Nets ...
[09/08 13:01:05   4431s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 13:01:05   4431s] Existing Priority Nets 0 (0.0%)
[09/08 13:01:05   4431s] Total Assign Priority Nets 1525 (3.0%)
[09/08 13:01:05   4431s] ### Creating LA Mngr. totSessionCpu=1:13:51 mem=2813.3M
[09/08 13:01:05   4431s] ### Creating LA Mngr, finished. totSessionCpu=1:13:51 mem=2813.3M
[09/08 13:01:05   4431s] Default Rule : ""
[09/08 13:01:05   4431s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 13:01:05   4431s] Worst Slack : -3.559 ns
[09/08 13:01:05   4431s] 
[09/08 13:01:05   4431s] Start Layer Assignment ...
[09/08 13:01:05   4431s] WNS(-3.559ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 13:01:05   4431s] 
[09/08 13:01:05   4431s] Select 776 cadidates out of 51233.
[09/08 13:01:06   4432s] Total Assign Layers on 0 Nets (cpu 0:00:00.9).
[09/08 13:01:06   4432s] GigaOpt: setting up router preferences
[09/08 13:01:06   4432s] GigaOpt: 54 nets assigned router directives
[09/08 13:01:06   4432s] 
[09/08 13:01:06   4432s] Start Assign Priority Nets ...
[09/08 13:01:06   4432s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 13:01:06   4432s] Existing Priority Nets 0 (0.0%)
[09/08 13:01:06   4432s] Total Assign Priority Nets 1525 (3.0%)
[09/08 13:01:06   4432s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2852.4M
[09/08 13:01:06   4432s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.062, REAL:0.063, MEM:2852.4M
[09/08 13:01:07   4433s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.559  | -0.591  |  1.683  | -3.559  |   N/A   |  6.811  | -0.020  |  0.145  |
|           TNS (ns):|-114.529 | -47.481 |  0.000  | -67.048 |   N/A   |  0.000  | -0.025  |  0.000  |
|    Violating Paths:|   392   |   357   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.147   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:19, real = 0:02:27, mem = 2198.6M, totSessionCpu=1:13:54 **
[09/08 13:01:07   4433s] -routeWithEco false                       # bool, default=false
[09/08 13:01:07   4433s] -routeWithEco true                        # bool, default=false, user setting
[09/08 13:01:07   4433s] -routeSelectedNetOnly false               # bool, default=false
[09/08 13:01:07   4433s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 13:01:07   4433s] -routeWithTimingDriven false              # bool, default=false
[09/08 13:01:07   4433s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 13:01:07   4433s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/08 13:01:07   4433s] Existing Dirty Nets : 1074
[09/08 13:01:07   4433s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/08 13:01:07   4434s] Reset Dirty Nets : 1074
[09/08 13:01:07   4434s] 
[09/08 13:01:07   4434s] globalDetailRoute
[09/08 13:01:07   4434s] 
[09/08 13:01:07   4434s] ### Time Record (globalDetailRoute) is installed.
[09/08 13:01:07   4434s] #Start globalDetailRoute on Mon Sep  8 13:01:07 2025
[09/08 13:01:07   4434s] #
[09/08 13:01:07   4434s] ### Time Record (Pre Callback) is installed.
[09/08 13:01:07   4434s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2776.926M)
[09/08 13:01:07   4434s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 2776.926M)
[09/08 13:01:07   4434s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 92502 access done (mem: 2776.926M)
[09/08 13:01:07   4434s] ### Time Record (Pre Callback) is uninstalled.
[09/08 13:01:07   4434s] ### Time Record (DB Import) is installed.
[09/08 13:01:07   4434s] ### Time Record (Timing Data Generation) is installed.
[09/08 13:01:07   4434s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:01:07   4434s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 13:01:07   4434s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:01:07   4434s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 13:01:07   4434s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:01:07   4434s] ### Net info: total nets: 51233
[09/08 13:01:07   4434s] ### Net info: dirty nets: 0
[09/08 13:01:07   4434s] ### Net info: marked as disconnected nets: 0
[09/08 13:01:08   4436s] #num needed restored net=48
[09/08 13:01:08   4436s] #need_extraction net=48 (total=51233)
[09/08 13:01:08   4436s] ### Net info: fully routed nets: 44870
[09/08 13:01:08   4436s] ### Net info: trivial (< 2 pins) nets: 6234
[09/08 13:01:08   4436s] ### Net info: unrouted nets: 129
[09/08 13:01:08   4436s] ### Net info: re-extraction nets: 0
[09/08 13:01:08   4436s] ### Net info: ignored nets: 0
[09/08 13:01:08   4436s] ### Net info: skip routing nets: 48
[09/08 13:01:08   4436s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:01:08   4436s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:01:08   4436s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:01:08   4436s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:01:08   4436s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:01:08   4436s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:01:08   4436s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 13:01:08   4436s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:01:08   4436s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 13:01:08   4436s] #Processed 1130 dirty instances, 1856 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/08 13:01:08   4436s] #(936 insts marked dirty, reset pre-exisiting dirty flag on 944 insts, 1896 nets marked need extraction)
[09/08 13:01:08   4436s] ### import design signature (135): route=1830132851 flt_obj=0 vio=1486769859 swire=282492057 shield_wire=1 net_attr=1672593314 dirty_area=133526198, del_dirty_area=0 cell=1297058440 placement=1194221023 pin_access=1629576558
[09/08 13:01:08   4437s] ### Time Record (DB Import) is uninstalled.
[09/08 13:01:08   4437s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 13:01:08   4437s] #RTESIG:78da85d13b0ec2300c0050664e61850e20f1717e2dac48ac802a608d0a490101296ad281
[09/08 13:01:08   4437s] #       db9385b178b3e4675bb647d96953021338e7387b232ac3615b8a1470394321d542a049a9
[09/08 13:01:08   4437s] #       e39a0d47d96e7fe0526ba8ab6770303e37cd730a5d702d0417e3dd5f273f54208d949034
[09/08 13:01:08   4437s] #       d21c8185c7874b34b535e1626ed6187b6fac3382c138c436e99e5a5da4d528b4926940ac
[09/08 13:01:08   4437s] #       bcad5a9bacf3ddab4f2a60bef18e5005c4b6fbbb549e0bd214c869932369964ad3462bfa
[09/08 13:01:08   4437s] #       134b9dd38d561c58efc1075f3439bc36
[09/08 13:01:08   4437s] #
[09/08 13:01:08   4437s] #Skip comparing routing design signature in db-snapshot flow
[09/08 13:01:08   4437s] ### Time Record (Data Preparation) is installed.
[09/08 13:01:08   4437s] #RTESIG:78da85d13d6fc2301006e0cefc8a936100a981f36792158915106abb5a013b14953a2876
[09/08 13:01:08   4437s] #       06fe3d161263b8ed243f7eed57379dfd6c0ec0042e3916374465396c0f220f5c1628a45a
[09/08 13:01:08   4437s] #       09b4f9e87bcd26d3d96effc5a5d6d036d7e8617eecbaeb270cd1f7107d4a97705ebc5089
[09/08 13:01:08   4437s] #       345242d248730416ffee5ca26d9d8d27fbebac7597ce792b18cc63eab31eb9abcb5c8d42
[09/08 13:01:08   4437s] #       b5cc0fa426b8a677d9fa30fc8f49052c74c113aa84d40f6f4b1951017b56273e678c20c3
[09/08 13:01:08   4437s] #       4ae4b431489a4a69da6845afacd2860eaa39b0d1f21f0f62bbc8eb
[09/08 13:01:08   4437s] #
[09/08 13:01:08   4437s] ### Time Record (Data Preparation) is uninstalled.
[09/08 13:01:08   4437s] #Using multithreading with 8 threads.
[09/08 13:01:08   4437s] ### Time Record (Data Preparation) is installed.
[09/08 13:01:08   4437s] #Start routing data preparation on Mon Sep  8 13:01:08 2025
[09/08 13:01:08   4437s] #
[09/08 13:01:09   4437s] #Minimum voltage of a net in the design = 0.000.
[09/08 13:01:09   4437s] #Maximum voltage of a net in the design = 1.320.
[09/08 13:01:09   4437s] #Voltage range [0.000 - 1.320] has 51231 nets.
[09/08 13:01:09   4437s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 13:01:09   4437s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 13:01:09   4437s] ### Time Record (Cell Pin Access) is installed.
[09/08 13:01:09   4438s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 13:01:10   4439s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 13:01:10   4439s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 13:01:10   4439s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 13:01:10   4439s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 13:01:10   4439s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 13:01:10   4439s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 13:01:10   4439s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 13:01:10   4439s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 13:01:10   4439s] #Monitoring time of adding inner blkg by smac
[09/08 13:01:10   4439s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2152.15 (MB), peak = 4324.43 (MB)
[09/08 13:01:11   4440s] #Regenerating Ggrids automatically.
[09/08 13:01:11   4440s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/08 13:01:11   4440s] #Using automatically generated G-grids.
[09/08 13:01:11   4440s] #Done routing data preparation.
[09/08 13:01:11   4440s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2350.34 (MB), peak = 4324.43 (MB)
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1138.0250 1226.8600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 630.1850 860.1800 ) on Metal1 for NET i_croc_soc/i_croc/i_dm_top_i_dm_top/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 627.7850 916.9000 ) on Metal1 for NET i_croc_soc/i_croc/i_dm_top_i_dm_top/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1066.0250 1396.9400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1341.0650 1306.2200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_33. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1025.7050 1476.3400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 587.4650 1052.9800 ) on Metal1 for NET i_croc_soc/i_croc/CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1112.3100 776.6400 ) on Metal1 for NET i_croc_soc/i_croc/CTS_61. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1461.7500 829.5600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 827.3850 1234.5200 ) on Metal1 for NET i_croc_soc/i_croc/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 762.6650 1249.5400 ) on Metal1 for NET i_croc_soc/i_croc/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1127.4650 1419.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 523.8300 955.0750 ) on Metal1 for NET i_croc_soc/i_croc/CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1325.2400 1434.7350 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1411.8300 1086.6000 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 569.7050 1272.2200 ) on Metal1 for NET i_croc_soc/i_croc/CTS_34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1430.3600 1404.4950 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1349.9100 1018.5600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 679.1450 871.5400 ) on Metal1 for NET i_croc_soc/i_croc/i_dm_top_i_dm_top/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1428.1500 1333.0750 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:01:11   4441s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[09/08 13:01:11   4441s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:01:12   4441s] #
[09/08 13:01:12   4441s] #Connectivity extraction summary:
[09/08 13:01:12   4441s] #1763 routed nets are extracted.
[09/08 13:01:12   4441s] #    1561 (3.05%) extracted nets are partially routed.
[09/08 13:01:12   4441s] #43107 routed net(s) are imported.
[09/08 13:01:12   4441s] #129 (0.25%) nets are without wires.
[09/08 13:01:12   4441s] #6234 nets are fixed|skipped|trivial (not extracted).
[09/08 13:01:12   4441s] #Total number of nets = 51233.
[09/08 13:01:12   4441s] #
[09/08 13:01:12   4441s] #Start instance access analysis using 8 threads...
[09/08 13:01:12   4441s] ### Time Record (Instance Pin Access) is installed.
[09/08 13:01:12   4442s] #0 instance pins are hard to access
[09/08 13:01:12   4442s] #Instance access analysis statistics:
[09/08 13:01:12   4442s] #Cpu time = 00:00:01
[09/08 13:01:12   4442s] #Elapsed time = 00:00:01
[09/08 13:01:12   4442s] #Increased memory = 4.52 (MB)
[09/08 13:01:12   4442s] #Total memory = 2355.95 (MB)
[09/08 13:01:12   4442s] #Peak memory = 4324.43 (MB)
[09/08 13:01:12   4442s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 13:01:12   4442s] #Found 0 nets for post-route si or timing fixing.
[09/08 13:01:13   4442s] #
[09/08 13:01:13   4442s] #Finished routing data preparation on Mon Sep  8 13:01:13 2025
[09/08 13:01:13   4442s] #
[09/08 13:01:13   4442s] #Cpu time = 00:00:05
[09/08 13:01:13   4442s] #Elapsed time = 00:00:04
[09/08 13:01:13   4442s] #Increased memory = 212.54 (MB)
[09/08 13:01:13   4442s] #Total memory = 2355.95 (MB)
[09/08 13:01:13   4442s] #Peak memory = 4324.43 (MB)
[09/08 13:01:13   4442s] #
[09/08 13:01:13   4442s] ### Time Record (Data Preparation) is uninstalled.
[09/08 13:01:13   4442s] ### Time Record (Global Routing) is installed.
[09/08 13:01:13   4442s] #
[09/08 13:01:13   4442s] #Start global routing on Mon Sep  8 13:01:13 2025
[09/08 13:01:13   4442s] #
[09/08 13:01:13   4442s] #
[09/08 13:01:13   4442s] #Start global routing initialization on Mon Sep  8 13:01:13 2025
[09/08 13:01:13   4442s] #
[09/08 13:01:13   4442s] #Number of eco nets is 1756
[09/08 13:01:13   4442s] #
[09/08 13:01:13   4442s] #Start global routing data preparation on Mon Sep  8 13:01:13 2025
[09/08 13:01:13   4442s] #
[09/08 13:01:13   4442s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  8 13:01:13 2025 with memory = 2355.95 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4442s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:13   4442s] #Start routing resource analysis on Mon Sep  8 13:01:13 2025
[09/08 13:01:13   4442s] #
[09/08 13:01:13   4442s] ### init_is_bin_blocked starts on Mon Sep  8 13:01:13 2025 with memory = 2355.95 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4442s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:01:13   4442s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  8 13:01:13 2025 with memory = 2358.36 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:2.3 GB, peak:4.2 GB --6.62 [8]--
[09/08 13:01:13   4444s] ### adjust_flow_cap starts on Mon Sep  8 13:01:13 2025 with memory = 2364.71 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.63 [8]--
[09/08 13:01:13   4444s] ### adjust_partial_route_blockage starts on Mon Sep  8 13:01:13 2025 with memory = 2365.32 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:01:13   4444s] ### set_via_blocked starts on Mon Sep  8 13:01:13 2025 with memory = 2365.32 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.56 [8]--
[09/08 13:01:13   4444s] ### copy_flow starts on Mon Sep  8 13:01:13 2025 with memory = 2365.30 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --2.02 [8]--
[09/08 13:01:13   4444s] #Routing resource analysis is done on Mon Sep  8 13:01:13 2025
[09/08 13:01:13   4444s] #
[09/08 13:01:13   4444s] ### report_flow_cap starts on Mon Sep  8 13:01:13 2025 with memory = 2360.12 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] #  Resource Analysis:
[09/08 13:01:13   4444s] #
[09/08 13:01:13   4444s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/08 13:01:13   4444s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/08 13:01:13   4444s] #  --------------------------------------------------------------
[09/08 13:01:13   4444s] #  Metal1         V        2501        1332       47961    65.19%
[09/08 13:01:13   4444s] #  Metal2         H        2854        1527       47961    33.22%
[09/08 13:01:13   4444s] #  Metal3         V        2504        1329       47961    33.04%
[09/08 13:01:13   4444s] #  Metal4         H        3104        1277       47961    33.34%
[09/08 13:01:13   4444s] #  --------------------------------------------------------------
[09/08 13:01:13   4444s] #  Total                  10964      33.35%      191844    41.20%
[09/08 13:01:13   4444s] #
[09/08 13:01:13   4444s] #  369 nets (0.72%) with 1 preferred extra spacing.
[09/08 13:01:13   4444s] #
[09/08 13:01:13   4444s] #
[09/08 13:01:13   4444s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.05 [8]--
[09/08 13:01:13   4444s] ### analyze_m2_tracks starts on Mon Sep  8 13:01:13 2025 with memory = 2360.09 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:01:13   4444s] ### report_initial_resource starts on Mon Sep  8 13:01:13 2025 with memory = 2360.09 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:01:13   4444s] ### mark_pg_pins_accessibility starts on Mon Sep  8 13:01:13 2025 with memory = 2360.09 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:13   4444s] ### set_net_region starts on Mon Sep  8 13:01:13 2025 with memory = 2360.09 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:13   4444s] #
[09/08 13:01:13   4444s] #Global routing data preparation is done on Mon Sep  8 13:01:13 2025
[09/08 13:01:13   4444s] #
[09/08 13:01:13   4444s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2360.09 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] #
[09/08 13:01:13   4444s] ### prepare_level starts on Mon Sep  8 13:01:13 2025 with memory = 2360.09 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### init level 1 starts on Mon Sep  8 13:01:13 2025 with memory = 2360.09 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:13   4444s] ### Level 1 hgrid = 219 X 219
[09/08 13:01:13   4444s] ### init level 2 starts on Mon Sep  8 13:01:13 2025 with memory = 2360.09 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.50 [8]--
[09/08 13:01:13   4444s] ### Level 2 hgrid = 55 X 55
[09/08 13:01:13   4444s] ### prepare_level_flow starts on Mon Sep  8 13:01:13 2025 with memory = 2360.82 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:01:13   4444s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.30 [8]--
[09/08 13:01:13   4444s] #
[09/08 13:01:13   4444s] #Global routing initialization is done on Mon Sep  8 13:01:13 2025
[09/08 13:01:13   4444s] #
[09/08 13:01:13   4444s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2360.82 (MB), peak = 4324.43 (MB)
[09/08 13:01:13   4444s] #
[09/08 13:01:13   4445s] #start global routing iteration 1...
[09/08 13:01:14   4445s] ### init_flow_edge starts on Mon Sep  8 13:01:14 2025 with memory = 2360.82 (MB), peak = 4324.43 (MB)
[09/08 13:01:14   4445s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.59 [8]--
[09/08 13:01:14   4445s] ### Uniform Hboxes (6x6)
[09/08 13:01:14   4445s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 13:01:14   4445s] ### measure_qor starts on Mon Sep  8 13:01:14 2025 with memory = 2368.39 (MB), peak = 4324.43 (MB)
[09/08 13:01:14   4445s] ### measure_congestion starts on Mon Sep  8 13:01:14 2025 with memory = 2368.39 (MB), peak = 4324.43 (MB)
[09/08 13:01:14   4445s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:14   4445s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --6.17 [8]--
[09/08 13:01:14   4445s] ### Uniform Hboxes (6x6)
[09/08 13:01:14   4445s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 13:01:14   4445s] ### measure_qor starts on Mon Sep  8 13:01:14 2025 with memory = 2368.59 (MB), peak = 4324.43 (MB)
[09/08 13:01:14   4445s] ### measure_congestion starts on Mon Sep  8 13:01:14 2025 with memory = 2368.59 (MB), peak = 4324.43 (MB)
[09/08 13:01:14   4445s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:14   4446s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --6.16 [8]--
[09/08 13:01:14   4446s] ### Uniform Hboxes (6x6)
[09/08 13:01:14   4446s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 13:01:14   4446s] ### measure_qor starts on Mon Sep  8 13:01:14 2025 with memory = 2368.86 (MB), peak = 4324.43 (MB)
[09/08 13:01:14   4446s] ### measure_congestion starts on Mon Sep  8 13:01:14 2025 with memory = 2368.86 (MB), peak = 4324.43 (MB)
[09/08 13:01:14   4446s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:14   4446s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --6.27 [8]--
[09/08 13:01:14   4446s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2367.35 (MB), peak = 4324.43 (MB)
[09/08 13:01:14   4446s] #
[09/08 13:01:14   4446s] #start global routing iteration 2...
[09/08 13:01:15   4446s] ### init_flow_edge starts on Mon Sep  8 13:01:15 2025 with memory = 2367.35 (MB), peak = 4324.43 (MB)
[09/08 13:01:15   4446s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.85 [8]--
[09/08 13:01:15   4446s] ### routing at level 2 (topmost level) iter 0
[09/08 13:01:15   4446s] ### measure_qor starts on Mon Sep  8 13:01:15 2025 with memory = 2367.61 (MB), peak = 4324.43 (MB)
[09/08 13:01:15   4446s] ### measure_congestion starts on Mon Sep  8 13:01:15 2025 with memory = 2367.61 (MB), peak = 4324.43 (MB)
[09/08 13:01:15   4446s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.92 [8]--
[09/08 13:01:15   4447s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --7.03 [8]--
[09/08 13:01:15   4447s] ### routing at level 2 (topmost level) iter 1
[09/08 13:01:15   4447s] ### measure_qor starts on Mon Sep  8 13:01:15 2025 with memory = 2367.61 (MB), peak = 4324.43 (MB)
[09/08 13:01:15   4447s] ### measure_congestion starts on Mon Sep  8 13:01:15 2025 with memory = 2367.61 (MB), peak = 4324.43 (MB)
[09/08 13:01:15   4447s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:01:15   4447s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --7.14 [8]--
[09/08 13:01:15   4447s] ### routing at level 2 (topmost level) iter 2
[09/08 13:01:15   4447s] ### measure_qor starts on Mon Sep  8 13:01:15 2025 with memory = 2367.61 (MB), peak = 4324.43 (MB)
[09/08 13:01:15   4447s] ### measure_congestion starts on Mon Sep  8 13:01:15 2025 with memory = 2367.61 (MB), peak = 4324.43 (MB)
[09/08 13:01:15   4447s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.95 [8]--
[09/08 13:01:15   4447s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --7.07 [8]--
[09/08 13:01:15   4447s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2367.61 (MB), peak = 4324.43 (MB)
[09/08 13:01:15   4447s] #
[09/08 13:01:15   4447s] #start global routing iteration 3...
[09/08 13:01:15   4448s] ### Uniform Hboxes (6x6)
[09/08 13:01:15   4448s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 13:01:16   4448s] ### measure_qor starts on Mon Sep  8 13:01:16 2025 with memory = 2381.77 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4448s] ### measure_congestion starts on Mon Sep  8 13:01:16 2025 with memory = 2381.77 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4448s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:16   4448s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --6.19 [8]--
[09/08 13:01:16   4448s] ### measure_congestion starts on Mon Sep  8 13:01:16 2025 with memory = 2381.77 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4448s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:16   4448s] ### Uniform Hboxes (6x6)
[09/08 13:01:16   4448s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 13:01:16   4448s] ### measure_qor starts on Mon Sep  8 13:01:16 2025 with memory = 2381.77 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4448s] ### measure_congestion starts on Mon Sep  8 13:01:16 2025 with memory = 2381.77 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4448s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:16   4449s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --6.51 [8]--
[09/08 13:01:16   4449s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2372.85 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] #
[09/08 13:01:16   4449s] ### route_end starts on Mon Sep  8 13:01:16 2025 with memory = 2372.85 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] #
[09/08 13:01:16   4449s] #Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
[09/08 13:01:16   4449s] #Total number of routable nets = 44999.
[09/08 13:01:16   4449s] #Total number of nets in the design = 51233.
[09/08 13:01:16   4449s] #
[09/08 13:01:16   4449s] #1885 routable nets have only global wires.
[09/08 13:01:16   4449s] #43114 routable nets have only detail routed wires.
[09/08 13:01:16   4449s] #265 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 13:01:16   4449s] #466 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 13:01:16   4449s] #
[09/08 13:01:16   4449s] #Routed nets constraints summary:
[09/08 13:01:16   4449s] #----------------------------------------------------------------------------
[09/08 13:01:16   4449s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/08 13:01:16   4449s] #----------------------------------------------------------------------------
[09/08 13:01:16   4449s] #      Default                 67            0              0            1620  
[09/08 13:01:16   4449s] #     ndr_3w3s                  0          150            150               0  
[09/08 13:01:16   4449s] #     ndr_2w2s                  0           48             48               0  
[09/08 13:01:16   4449s] #----------------------------------------------------------------------------
[09/08 13:01:16   4449s] #        Total                 67          198            198            1620  
[09/08 13:01:16   4449s] #----------------------------------------------------------------------------
[09/08 13:01:16   4449s] #
[09/08 13:01:16   4449s] #Routing constraints summary of the whole design:
[09/08 13:01:16   4449s] #----------------------------------------------------------------------------
[09/08 13:01:16   4449s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/08 13:01:16   4449s] #----------------------------------------------------------------------------
[09/08 13:01:16   4449s] #      Default                369            0              0           44268  
[09/08 13:01:16   4449s] #     ndr_3w3s                  0          179            179               0  
[09/08 13:01:16   4449s] #     ndr_2w2s                  0          183            183               0  
[09/08 13:01:16   4449s] #----------------------------------------------------------------------------
[09/08 13:01:16   4449s] #        Total                369          362            362           44268  
[09/08 13:01:16   4449s] #----------------------------------------------------------------------------
[09/08 13:01:16   4449s] #
[09/08 13:01:16   4449s] ### cal_base_flow starts on Mon Sep  8 13:01:16 2025 with memory = 2372.85 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] ### init_flow_edge starts on Mon Sep  8 13:01:16 2025 with memory = 2372.85 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.52 [8]--
[09/08 13:01:16   4449s] ### cal_flow starts on Mon Sep  8 13:01:16 2025 with memory = 2372.90 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:16   4449s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.06 [8]--
[09/08 13:01:16   4449s] ### report_overcon starts on Mon Sep  8 13:01:16 2025 with memory = 2372.90 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] #
[09/08 13:01:16   4449s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/08 13:01:16   4449s] #
[09/08 13:01:16   4449s] #                 OverCon       OverCon       OverCon          
[09/08 13:01:16   4449s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[09/08 13:01:16   4449s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[09/08 13:01:16   4449s] #  --------------------------------------------------------------------------
[09/08 13:01:16   4449s] #  Metal2      237(0.74%)     30(0.09%)      6(0.02%)   (0.85%)     0.44  
[09/08 13:01:16   4449s] #  Metal3       55(0.17%)      6(0.02%)      0(0.00%)   (0.19%)     0.43  
[09/08 13:01:16   4449s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.26  
[09/08 13:01:16   4449s] #  --------------------------------------------------------------------------
[09/08 13:01:16   4449s] #     Total    292(0.30%)     36(0.04%)      6(0.01%)   (0.35%)
[09/08 13:01:16   4449s] #
[09/08 13:01:16   4449s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[09/08 13:01:16   4449s] #  Overflow after GR: 0.28% H + 0.06% V
[09/08 13:01:16   4449s] #
[09/08 13:01:16   4449s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:16   4449s] ### cal_base_flow starts on Mon Sep  8 13:01:16 2025 with memory = 2372.90 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] ### init_flow_edge starts on Mon Sep  8 13:01:16 2025 with memory = 2372.90 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.55 [8]--
[09/08 13:01:16   4449s] ### cal_flow starts on Mon Sep  8 13:01:16 2025 with memory = 2372.89 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:16   4449s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.06 [8]--
[09/08 13:01:16   4449s] ### export_cong_map starts on Mon Sep  8 13:01:16 2025 with memory = 2372.89 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] ### PDZT_Export::export_cong_map starts on Mon Sep  8 13:01:16 2025 with memory = 2373.03 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.01 [8]--
[09/08 13:01:16   4449s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.80 [8]--
[09/08 13:01:16   4449s] ### import_cong_map starts on Mon Sep  8 13:01:16 2025 with memory = 2373.03 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:01:16   4449s] ### update starts on Mon Sep  8 13:01:16 2025 with memory = 2373.03 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] #Complete Global Routing.
[09/08 13:01:16   4449s] #Total number of nets with non-default rule or having extra spacing = 731
[09/08 13:01:16   4449s] #Total wire length = 2337421 um.
[09/08 13:01:16   4449s] #Total half perimeter of net bounding box = 1936302 um.
[09/08 13:01:16   4449s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 13:01:16   4449s] #Total wire length on LAYER Metal2 = 656371 um.
[09/08 13:01:16   4449s] #Total wire length on LAYER Metal3 = 929162 um.
[09/08 13:01:16   4449s] #Total wire length on LAYER Metal4 = 751889 um.
[09/08 13:01:16   4449s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:01:16   4449s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:01:16   4449s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:01:16   4449s] #Total number of vias = 282080
[09/08 13:01:16   4449s] #Up-Via Summary (total 282080):
[09/08 13:01:16   4449s] #           
[09/08 13:01:16   4449s] #-----------------------
[09/08 13:01:16   4449s] # Metal1         141041
[09/08 13:01:16   4449s] # Metal2         101649
[09/08 13:01:16   4449s] # Metal3          39390
[09/08 13:01:16   4449s] #-----------------------
[09/08 13:01:16   4449s] #                282080 
[09/08 13:01:16   4449s] #
[09/08 13:01:16   4449s] #Total number of involved priority nets 198
[09/08 13:01:16   4449s] #Maximum src to sink distance for priority net 1050.5
[09/08 13:01:16   4449s] #Average of max src_to_sink distance for priority net 69.8
[09/08 13:01:16   4449s] #Average of ave src_to_sink distance for priority net 46.5
[09/08 13:01:16   4449s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --3.43 [8]--
[09/08 13:01:16   4449s] ### report_overcon starts on Mon Sep  8 13:01:16 2025 with memory = 2376.75 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:01:16   4449s] ### report_overcon starts on Mon Sep  8 13:01:16 2025 with memory = 2376.75 (MB), peak = 4324.43 (MB)
[09/08 13:01:16   4449s] #Max overcon = 6 tracks.
[09/08 13:01:16   4449s] #Total overcon = 0.35%.
[09/08 13:01:16   4449s] #Worst layer Gcell overcon rate = 0.20%.
[09/08 13:01:16   4449s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:01:16   4449s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.3 GB, peak:4.2 GB --1.44 [8]--
[09/08 13:01:16   4450s] ### global_route design signature (138): route=347255463 net_attr=1971791927
[09/08 13:01:16   4450s] #
[09/08 13:01:16   4450s] #Global routing statistics:
[09/08 13:01:16   4450s] #Cpu time = 00:00:08
[09/08 13:01:16   4450s] #Elapsed time = 00:00:04
[09/08 13:01:16   4450s] #Increased memory = 16.44 (MB)
[09/08 13:01:16   4450s] #Total memory = 2372.39 (MB)
[09/08 13:01:16   4450s] #Peak memory = 4324.43 (MB)
[09/08 13:01:16   4450s] #
[09/08 13:01:16   4450s] #Finished global routing on Mon Sep  8 13:01:16 2025
[09/08 13:01:16   4450s] #
[09/08 13:01:16   4450s] #
[09/08 13:01:16   4450s] ### Time Record (Global Routing) is uninstalled.
[09/08 13:01:16   4450s] ### Time Record (Data Preparation) is installed.
[09/08 13:01:16   4450s] ### Time Record (Data Preparation) is uninstalled.
[09/08 13:01:17   4451s] ### track-assign external-init starts on Mon Sep  8 13:01:17 2025 with memory = 2369.89 (MB), peak = 4324.43 (MB)
[09/08 13:01:17   4451s] ### Time Record (Track Assignment) is installed.
[09/08 13:01:17   4451s] ### Time Record (Track Assignment) is uninstalled.
[09/08 13:01:17   4451s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.36 [8]--
[09/08 13:01:17   4451s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2369.89 (MB), peak = 4324.43 (MB)
[09/08 13:01:17   4451s] ### track-assign engine-init starts on Mon Sep  8 13:01:17 2025 with memory = 2369.89 (MB), peak = 4324.43 (MB)
[09/08 13:01:17   4451s] ### Time Record (Track Assignment) is installed.
[09/08 13:01:18   4451s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.13 [8]--
[09/08 13:01:18   4451s] ### track-assign core-engine starts on Mon Sep  8 13:01:18 2025 with memory = 2369.89 (MB), peak = 4324.43 (MB)
[09/08 13:01:18   4451s] #Start Track Assignment.
[09/08 13:01:19   4454s] #Done with 344 horizontal wires in 7 hboxes and 261 vertical wires in 7 hboxes.
[09/08 13:01:20   4456s] #Done with 24 horizontal wires in 7 hboxes and 21 vertical wires in 7 hboxes.
[09/08 13:01:21   4457s] #Complete Track Assignment.
[09/08 13:01:21   4457s] #Total number of nets with non-default rule or having extra spacing = 731
[09/08 13:01:21   4457s] #Total wire length = 2341015 um.
[09/08 13:01:21   4457s] #Total half perimeter of net bounding box = 1936302 um.
[09/08 13:01:21   4457s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 13:01:21   4457s] #Total wire length on LAYER Metal2 = 658645 um.
[09/08 13:01:21   4457s] #Total wire length on LAYER Metal3 = 930066 um.
[09/08 13:01:21   4457s] #Total wire length on LAYER Metal4 = 752305 um.
[09/08 13:01:21   4457s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:01:21   4457s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:01:21   4457s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:01:21   4457s] #Total number of vias = 282080
[09/08 13:01:21   4457s] #Up-Via Summary (total 282080):
[09/08 13:01:21   4457s] #           
[09/08 13:01:21   4457s] #-----------------------
[09/08 13:01:21   4457s] # Metal1         141041
[09/08 13:01:21   4457s] # Metal2         101649
[09/08 13:01:21   4457s] # Metal3          39390
[09/08 13:01:21   4457s] #-----------------------
[09/08 13:01:21   4457s] #                282080 
[09/08 13:01:21   4457s] #
[09/08 13:01:21   4457s] ### track_assign design signature (141): route=734295341
[09/08 13:01:21   4457s] ### track-assign core-engine cpu:00:00:06, real:00:00:03, mem:2.5 GB, peak:4.2 GB --1.67 [8]--
[09/08 13:01:21   4457s] ### Time Record (Track Assignment) is uninstalled.
[09/08 13:01:21   4457s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2369.32 (MB), peak = 4324.43 (MB)
[09/08 13:01:21   4457s] #
[09/08 13:01:21   4457s] #number of short segments in preferred routing layers
[09/08 13:01:21   4457s] #	Metal2    Metal3    Metal4    Total 
[09/08 13:01:21   4457s] #	8         58        29        95        
[09/08 13:01:21   4457s] #
[09/08 13:01:22   4458s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 13:01:22   4458s] #Cpu time = 00:00:21
[09/08 13:01:22   4458s] #Elapsed time = 00:00:13
[09/08 13:01:22   4458s] #Increased memory = 226.78 (MB)
[09/08 13:01:22   4458s] #Total memory = 2370.19 (MB)
[09/08 13:01:22   4458s] #Peak memory = 4324.43 (MB)
[09/08 13:01:22   4458s] #Using multithreading with 8 threads.
[09/08 13:01:22   4458s] ### Time Record (Detail Routing) is installed.
[09/08 13:01:22   4459s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 13:01:27   4465s] #
[09/08 13:01:27   4465s] #Start Detail Routing..
[09/08 13:01:27   4465s] #start initial detail routing ...
[09/08 13:01:28   4465s] ### Design has 0 dirty nets, 4430 dirty-areas)
[09/08 13:01:39   4556s] # ECO: 3.3% of the total area was rechecked for DRC, and 21.3% required routing.
[09/08 13:01:40   4557s] #   number of violations = 1467
[09/08 13:01:40   4557s] #
[09/08 13:01:40   4557s] #    By Layer and Type :
[09/08 13:01:40   4557s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/08 13:01:40   4557s] #	Metal1       38        0        0        0       38
[09/08 13:01:40   4557s] #	Metal2      803      302        2        0     1107
[09/08 13:01:40   4557s] #	Metal3       69      157        9        0      235
[09/08 13:01:40   4557s] #	Metal4       23       63        0        1       87
[09/08 13:01:40   4557s] #	Totals      933      522       11        1     1467
[09/08 13:01:40   4557s] #936 out of 52559 instances (1.8%) need to be verified(marked ipoed), dirty area = 0.4%.
[09/08 13:01:40   4557s] #0.0% of the total area is being checked for drcs
[09/08 13:01:40   4557s] #0.0% of the total area was checked
[09/08 13:01:40   4557s] #   number of violations = 1468
[09/08 13:01:40   4557s] #
[09/08 13:01:40   4557s] #    By Layer and Type :
[09/08 13:01:40   4557s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/08 13:01:40   4557s] #	Metal1       38        0        0        0       38
[09/08 13:01:40   4557s] #	Metal2      803      302        2        0     1107
[09/08 13:01:40   4557s] #	Metal3       69      157        9        0      235
[09/08 13:01:40   4557s] #	Metal4       23       63        0        2       88
[09/08 13:01:40   4557s] #	Totals      933      522       11        2     1468
[09/08 13:01:40   4557s] #cpu time = 00:01:32, elapsed time = 00:00:12, memory = 2413.66 (MB), peak = 4324.43 (MB)
[09/08 13:01:40   4559s] #start 1st optimization iteration ...
[09/08 13:01:47   4592s] #   number of violations = 1063
[09/08 13:01:47   4592s] #
[09/08 13:01:47   4592s] #    By Layer and Type :
[09/08 13:01:47   4592s] #	         MetSpc    Short      Mar   Totals
[09/08 13:01:47   4592s] #	Metal1       36        0        0       36
[09/08 13:01:47   4592s] #	Metal2      726      103        2      831
[09/08 13:01:47   4592s] #	Metal3       25      112        8      145
[09/08 13:01:47   4592s] #	Metal4        4       47        0       51
[09/08 13:01:47   4592s] #	Totals      791      262       10     1063
[09/08 13:01:47   4592s] #    number of process antenna violations = 96
[09/08 13:01:47   4592s] #cpu time = 00:00:33, elapsed time = 00:00:07, memory = 2417.89 (MB), peak = 4324.43 (MB)
[09/08 13:01:47   4592s] #start 2nd optimization iteration ...
[09/08 13:01:57   4611s] #   number of violations = 1038
[09/08 13:01:57   4611s] #
[09/08 13:01:57   4611s] #    By Layer and Type :
[09/08 13:01:57   4611s] #	         MetSpc    Short      Mar   Totals
[09/08 13:01:57   4611s] #	Metal1       36        0        0       36
[09/08 13:01:57   4611s] #	Metal2      716      100        2      818
[09/08 13:01:57   4611s] #	Metal3       24      107        7      138
[09/08 13:01:57   4611s] #	Metal4        6       40        0       46
[09/08 13:01:57   4611s] #	Totals      782      247        9     1038
[09/08 13:01:57   4611s] #    number of process antenna violations = 101
[09/08 13:01:57   4611s] #cpu time = 00:00:19, elapsed time = 00:00:10, memory = 2413.57 (MB), peak = 4324.43 (MB)
[09/08 13:01:57   4611s] #start 3rd optimization iteration ...
[09/08 13:02:13   4735s] #   number of violations = 288
[09/08 13:02:13   4735s] #
[09/08 13:02:13   4735s] #    By Layer and Type :
[09/08 13:02:13   4735s] #	         MetSpc    Short     Loop      Mar WireFuse   Totals
[09/08 13:02:13   4735s] #	Metal1        9        0        0        0        0        9
[09/08 13:02:13   4735s] #	Metal2       36      100        0        0        0      136
[09/08 13:02:13   4735s] #	Metal3       16       83        1        2        0      102
[09/08 13:02:13   4735s] #	Metal4        6       34        0        0        1       41
[09/08 13:02:13   4735s] #	Totals       67      217        1        2        1      288
[09/08 13:02:13   4735s] #    number of process antenna violations = 101
[09/08 13:02:14   4735s] #cpu time = 00:02:04, elapsed time = 00:00:17, memory = 2425.68 (MB), peak = 4324.43 (MB)
[09/08 13:02:14   4735s] #start 4th optimization iteration ...
[09/08 13:02:28   4774s] #   number of violations = 259
[09/08 13:02:28   4774s] #
[09/08 13:02:28   4774s] #    By Layer and Type :
[09/08 13:02:28   4774s] #	         MetSpc    Short WireFuse   Totals
[09/08 13:02:28   4774s] #	Metal1        6        0        0        6
[09/08 13:02:28   4774s] #	Metal2       19       95        0      114
[09/08 13:02:28   4774s] #	Metal3       11       97        0      108
[09/08 13:02:28   4774s] #	Metal4        7       23        1       31
[09/08 13:02:28   4774s] #	Totals       43      215        1      259
[09/08 13:02:28   4774s] #    number of process antenna violations = 90
[09/08 13:02:28   4774s] #cpu time = 00:00:38, elapsed time = 00:00:14, memory = 2416.93 (MB), peak = 4324.43 (MB)
[09/08 13:02:28   4774s] #start 5th optimization iteration ...
[09/08 13:02:41   4809s] #   number of violations = 239
[09/08 13:02:41   4809s] #
[09/08 13:02:41   4809s] #    By Layer and Type :
[09/08 13:02:41   4809s] #	         MetSpc    Short   CShort      Mar   AdjCut WireFuse   Totals
[09/08 13:02:41   4809s] #	Metal1        4        0        0        0        0        0        4
[09/08 13:02:41   4809s] #	Metal2       18       92        1        1        1        0      113
[09/08 13:02:41   4809s] #	Metal3       14       84        0        0        0        0       98
[09/08 13:02:41   4809s] #	Metal4        5       18        0        0        0        1       24
[09/08 13:02:41   4809s] #	Totals       41      194        1        1        1        1      239
[09/08 13:02:41   4809s] #    number of process antenna violations = 107
[09/08 13:02:41   4809s] #cpu time = 00:00:35, elapsed time = 00:00:13, memory = 2418.83 (MB), peak = 4324.43 (MB)
[09/08 13:02:41   4809s] #start 6th optimization iteration ...
[09/08 13:03:06   4859s] #   number of violations = 241
[09/08 13:03:06   4859s] #
[09/08 13:03:06   4859s] #    By Layer and Type :
[09/08 13:03:06   4859s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/08 13:03:06   4859s] #	Metal1        3        0        0        0        3
[09/08 13:03:06   4859s] #	Metal2        8       89        0        0       97
[09/08 13:03:06   4859s] #	Metal3       14      102        1        0      117
[09/08 13:03:06   4859s] #	Metal4        6       17        0        1       24
[09/08 13:03:06   4859s] #	Totals       31      208        1        1      241
[09/08 13:03:06   4859s] #    number of process antenna violations = 102
[09/08 13:03:06   4859s] #cpu time = 00:00:51, elapsed time = 00:00:25, memory = 2417.50 (MB), peak = 4324.43 (MB)
[09/08 13:03:06   4860s] #start 7th optimization iteration ...
[09/08 13:03:15   4886s] #   number of violations = 236
[09/08 13:03:15   4886s] #
[09/08 13:03:15   4886s] #    By Layer and Type :
[09/08 13:03:15   4886s] #	         MetSpc    Short      Mar   AdjCut WireFuse   Totals
[09/08 13:03:15   4886s] #	Metal1        5        0        0        0        0        5
[09/08 13:03:15   4886s] #	Metal2        3       90        1        1        0       95
[09/08 13:03:15   4886s] #	Metal3       10       95        2        0        0      107
[09/08 13:03:15   4886s] #	Metal4        4       24        0        0        1       29
[09/08 13:03:15   4886s] #	Totals       22      209        3        1        1      236
[09/08 13:03:15   4886s] #    number of process antenna violations = 102
[09/08 13:03:15   4886s] #cpu time = 00:00:26, elapsed time = 00:00:09, memory = 2416.44 (MB), peak = 4324.43 (MB)
[09/08 13:03:15   4886s] #start 8th optimization iteration ...
[09/08 13:03:27   4918s] #   number of violations = 236
[09/08 13:03:27   4918s] #
[09/08 13:03:27   4918s] #    By Layer and Type :
[09/08 13:03:27   4918s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/08 13:03:27   4918s] #	Metal1        5        0        0        0        5
[09/08 13:03:27   4918s] #	Metal2        5       86        1        0       92
[09/08 13:03:27   4918s] #	Metal3        8       99        2        0      109
[09/08 13:03:27   4918s] #	Metal4        4       25        0        1       30
[09/08 13:03:27   4918s] #	Totals       22      210        3        1      236
[09/08 13:03:27   4918s] #    number of process antenna violations = 102
[09/08 13:03:27   4918s] #cpu time = 00:00:33, elapsed time = 00:00:12, memory = 2417.83 (MB), peak = 4324.43 (MB)
[09/08 13:03:27   4919s] #start 9th optimization iteration ...
[09/08 13:03:37   4943s] #   number of violations = 231
[09/08 13:03:37   4943s] #
[09/08 13:03:37   4943s] #    By Layer and Type :
[09/08 13:03:37   4943s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/08 13:03:37   4943s] #	Metal1        3        0        0        0        3
[09/08 13:03:37   4943s] #	Metal2        4       82        1        0       87
[09/08 13:03:37   4943s] #	Metal3       11       95        0        0      106
[09/08 13:03:37   4943s] #	Metal4        6       28        0        1       35
[09/08 13:03:37   4943s] #	Totals       24      205        1        1      231
[09/08 13:03:37   4943s] #    number of process antenna violations = 107
[09/08 13:03:37   4943s] #cpu time = 00:00:24, elapsed time = 00:00:10, memory = 2416.71 (MB), peak = 4324.43 (MB)
[09/08 13:03:37   4943s] #start 10th optimization iteration ...
[09/08 13:03:47   4965s] #   number of violations = 224
[09/08 13:03:47   4965s] #
[09/08 13:03:47   4965s] #    By Layer and Type :
[09/08 13:03:47   4965s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/08 13:03:47   4965s] #	Metal1        4        0        0        0        4
[09/08 13:03:47   4965s] #	Metal2        5       85        0        0       90
[09/08 13:03:47   4965s] #	Metal3       12       94        3        0      109
[09/08 13:03:47   4965s] #	Metal4        5       15        0        1       21
[09/08 13:03:47   4965s] #	Totals       26      194        3        1      224
[09/08 13:03:47   4965s] #    number of process antenna violations = 102
[09/08 13:03:47   4965s] #cpu time = 00:00:22, elapsed time = 00:00:10, memory = 2411.39 (MB), peak = 4324.43 (MB)
[09/08 13:03:47   4965s] #start 11th optimization iteration ...
[09/08 13:04:06   5006s] #   number of violations = 240
[09/08 13:04:06   5006s] #
[09/08 13:04:06   5006s] #    By Layer and Type :
[09/08 13:04:06   5006s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/08 13:04:06   5006s] #	Metal1        3        0        0        0        3
[09/08 13:04:06   5006s] #	Metal2        4       74        0        0       78
[09/08 13:04:06   5006s] #	Metal3       13      103        1        0      117
[09/08 13:04:06   5006s] #	Metal4        6       35        0        1       42
[09/08 13:04:06   5006s] #	Totals       26      212        1        1      240
[09/08 13:04:06   5006s] #    number of process antenna violations = 102
[09/08 13:04:06   5006s] #cpu time = 00:00:41, elapsed time = 00:00:19, memory = 2413.95 (MB), peak = 4324.43 (MB)
[09/08 13:04:06   5006s] #start 12th optimization iteration ...
[09/08 13:04:26   5048s] #   number of violations = 228
[09/08 13:04:26   5048s] #
[09/08 13:04:26   5048s] #    By Layer and Type :
[09/08 13:04:26   5048s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/08 13:04:26   5048s] #	Metal1        4        0        0        0        4
[09/08 13:04:26   5048s] #	Metal2        3       88        0        0       91
[09/08 13:04:26   5048s] #	Metal3       12       85        4        0      101
[09/08 13:04:26   5048s] #	Metal4        6       25        0        1       32
[09/08 13:04:26   5048s] #	Totals       25      198        4        1      228
[09/08 13:04:26   5048s] #    number of process antenna violations = 102
[09/08 13:04:26   5048s] #cpu time = 00:00:42, elapsed time = 00:00:20, memory = 2415.07 (MB), peak = 4324.43 (MB)
[09/08 13:04:26   5048s] #start 13th optimization iteration ...
[09/08 13:04:38   5077s] #   number of violations = 217
[09/08 13:04:38   5077s] #
[09/08 13:04:38   5077s] #    By Layer and Type :
[09/08 13:04:38   5077s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/08 13:04:38   5077s] #	Metal1        4        0        0        0        4
[09/08 13:04:38   5077s] #	Metal2        3       83        1        0       87
[09/08 13:04:38   5077s] #	Metal3        6       81        2        0       89
[09/08 13:04:38   5077s] #	Metal4        4       32        0        1       37
[09/08 13:04:38   5077s] #	Totals       17      196        3        1      217
[09/08 13:04:38   5077s] #    number of process antenna violations = 102
[09/08 13:04:38   5077s] #cpu time = 00:00:28, elapsed time = 00:00:12, memory = 2415.69 (MB), peak = 4324.43 (MB)
[09/08 13:04:38   5077s] #start 14th optimization iteration ...
[09/08 13:04:47   5104s] #   number of violations = 220
[09/08 13:04:47   5104s] #
[09/08 13:04:47   5104s] #    By Layer and Type :
[09/08 13:04:47   5104s] #	         MetSpc    Short   CShort      Mar WireFuse   Totals
[09/08 13:04:47   5104s] #	Metal1        5        0        0        0        0        5
[09/08 13:04:47   5104s] #	Metal2        1       89        1        1        0       92
[09/08 13:04:47   5104s] #	Metal3       10       84        0        1        0       95
[09/08 13:04:47   5104s] #	Metal4        4       23        0        0        1       28
[09/08 13:04:47   5104s] #	Totals       20      196        1        2        1      220
[09/08 13:04:47   5104s] #    number of process antenna violations = 107
[09/08 13:04:47   5104s] #cpu time = 00:00:28, elapsed time = 00:00:09, memory = 2415.68 (MB), peak = 4324.43 (MB)
[09/08 13:04:47   5105s] #start 15th optimization iteration ...
[09/08 13:04:59   5126s] #   number of violations = 205
[09/08 13:04:59   5126s] #
[09/08 13:04:59   5126s] #    By Layer and Type :
[09/08 13:04:59   5126s] #	         MetSpc    Short      Mar WireFuse   Totals
[09/08 13:04:59   5126s] #	Metal1        3        0        0        0        3
[09/08 13:04:59   5126s] #	Metal2        2       92        1        0       95
[09/08 13:04:59   5126s] #	Metal3        9       75        2        0       86
[09/08 13:04:59   5126s] #	Metal4        4       16        0        1       21
[09/08 13:04:59   5126s] #	Totals       18      183        3        1      205
[09/08 13:04:59   5126s] #    number of process antenna violations = 102
[09/08 13:04:59   5126s] #cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2414.89 (MB), peak = 4324.43 (MB)
[09/08 13:04:59   5126s] #start 16th optimization iteration ...
[09/08 13:05:17   5164s] #   number of violations = 179
[09/08 13:05:17   5164s] #
[09/08 13:05:17   5164s] #    By Layer and Type :
[09/08 13:05:17   5164s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:05:17   5164s] #	Metal1        0        0        0        0        0
[09/08 13:05:17   5164s] #	Metal2        1       84        0        1       86
[09/08 13:05:17   5164s] #	Metal3        4       76        2        0       82
[09/08 13:05:17   5164s] #	Metal4        0       11        0        0       11
[09/08 13:05:17   5164s] #	Totals        5      171        2        1      179
[09/08 13:05:17   5164s] #    number of process antenna violations = 102
[09/08 13:05:17   5164s] #cpu time = 00:00:39, elapsed time = 00:00:18, memory = 2416.93 (MB), peak = 4324.43 (MB)
[09/08 13:05:17   5165s] #start 17th optimization iteration ...
[09/08 13:05:34   5194s] #   number of violations = 185
[09/08 13:05:34   5194s] #
[09/08 13:05:34   5194s] #    By Layer and Type :
[09/08 13:05:34   5194s] #	         MetSpc    Short      Mar   Totals
[09/08 13:05:34   5194s] #	Metal1        0        0        0        0
[09/08 13:05:34   5194s] #	Metal2        1       83        0       84
[09/08 13:05:34   5194s] #	Metal3        6       79        2       87
[09/08 13:05:34   5194s] #	Metal4        3       11        0       14
[09/08 13:05:34   5194s] #	Totals       10      173        2      185
[09/08 13:05:34   5194s] #    number of process antenna violations = 110
[09/08 13:05:34   5194s] #cpu time = 00:00:29, elapsed time = 00:00:17, memory = 2414.07 (MB), peak = 4324.43 (MB)
[09/08 13:05:34   5194s] #start 18th optimization iteration ...
[09/08 13:05:58   5238s] #   number of violations = 205
[09/08 13:05:58   5238s] #
[09/08 13:05:58   5238s] #    By Layer and Type :
[09/08 13:05:58   5238s] #	         MetSpc    Short   Totals
[09/08 13:05:58   5238s] #	Metal1        0        0        0
[09/08 13:05:58   5238s] #	Metal2        1       82       83
[09/08 13:05:58   5238s] #	Metal3        6       91       97
[09/08 13:05:58   5238s] #	Metal4        2       23       25
[09/08 13:05:58   5238s] #	Totals        9      196      205
[09/08 13:05:58   5238s] #    number of process antenna violations = 110
[09/08 13:05:58   5238s] #cpu time = 00:00:44, elapsed time = 00:00:24, memory = 2416.85 (MB), peak = 4324.43 (MB)
[09/08 13:05:58   5238s] #start 19th optimization iteration ...
[09/08 13:06:08   5256s] #   number of violations = 200
[09/08 13:06:08   5256s] #
[09/08 13:06:08   5256s] #    By Layer and Type :
[09/08 13:06:08   5256s] #	         MetSpc    Short   Totals
[09/08 13:06:08   5256s] #	Metal1        0        0        0
[09/08 13:06:08   5256s] #	Metal2        2       90       92
[09/08 13:06:08   5256s] #	Metal3        3       83       86
[09/08 13:06:08   5256s] #	Metal4        1       21       22
[09/08 13:06:08   5256s] #	Totals        6      194      200
[09/08 13:06:08   5256s] #    number of process antenna violations = 115
[09/08 13:06:08   5256s] #cpu time = 00:00:18, elapsed time = 00:00:10, memory = 2413.10 (MB), peak = 4324.43 (MB)
[09/08 13:06:08   5257s] #start 20th optimization iteration ...
[09/08 13:06:20   5278s] #   number of violations = 191
[09/08 13:06:20   5278s] #
[09/08 13:06:20   5278s] #    By Layer and Type :
[09/08 13:06:20   5278s] #	         MetSpc    Short      Mar   Totals
[09/08 13:06:20   5278s] #	Metal1        0        0        0        0
[09/08 13:06:20   5278s] #	Metal2        1       81        0       82
[09/08 13:06:20   5278s] #	Metal3        7       87        1       95
[09/08 13:06:20   5278s] #	Metal4        2       12        0       14
[09/08 13:06:20   5278s] #	Totals       10      180        1      191
[09/08 13:06:20   5278s] #    number of process antenna violations = 110
[09/08 13:06:20   5278s] #cpu time = 00:00:21, elapsed time = 00:00:12, memory = 2410.88 (MB), peak = 4324.43 (MB)
[09/08 13:06:20   5278s] #start 21th optimization iteration ...
[09/08 13:06:36   5305s] #   number of violations = 183
[09/08 13:06:36   5305s] #
[09/08 13:06:36   5305s] #    By Layer and Type :
[09/08 13:06:36   5305s] #	         MetSpc    Short      Mar   Totals
[09/08 13:06:36   5305s] #	Metal1        0        0        0        0
[09/08 13:06:36   5305s] #	Metal2        1       79        0       80
[09/08 13:06:36   5305s] #	Metal3        5       82        1       88
[09/08 13:06:36   5305s] #	Metal4        0       15        0       15
[09/08 13:06:36   5305s] #	Totals        6      176        1      183
[09/08 13:06:36   5305s] #    number of process antenna violations = 110
[09/08 13:06:36   5305s] #cpu time = 00:00:27, elapsed time = 00:00:15, memory = 2412.05 (MB), peak = 4324.43 (MB)
[09/08 13:06:36   5305s] #start 22th optimization iteration ...
[09/08 13:06:48   5329s] #   number of violations = 176
[09/08 13:06:48   5329s] #
[09/08 13:06:48   5329s] #    By Layer and Type :
[09/08 13:06:48   5329s] #	         MetSpc    Short      Mar   Totals
[09/08 13:06:48   5329s] #	Metal1        0        0        0        0
[09/08 13:06:48   5329s] #	Metal2        2       79        0       81
[09/08 13:06:48   5329s] #	Metal3        3       77        1       81
[09/08 13:06:48   5329s] #	Metal4        0       14        0       14
[09/08 13:06:48   5329s] #	Totals        5      170        1      176
[09/08 13:06:48   5329s] #    number of process antenna violations = 110
[09/08 13:06:48   5329s] #cpu time = 00:00:24, elapsed time = 00:00:12, memory = 2411.16 (MB), peak = 4324.43 (MB)
[09/08 13:06:48   5329s] #start 23th optimization iteration ...
[09/08 13:07:06   5367s] #   number of violations = 192
[09/08 13:07:06   5367s] #
[09/08 13:07:06   5367s] #    By Layer and Type :
[09/08 13:07:06   5367s] #	         MetSpc    Short   Totals
[09/08 13:07:06   5367s] #	Metal1        0        0        0
[09/08 13:07:06   5367s] #	Metal2        2       81       83
[09/08 13:07:06   5367s] #	Metal3        4       88       92
[09/08 13:07:06   5367s] #	Metal4        1       16       17
[09/08 13:07:06   5367s] #	Totals        7      185      192
[09/08 13:07:06   5367s] #    number of process antenna violations = 110
[09/08 13:07:06   5367s] #cpu time = 00:00:38, elapsed time = 00:00:19, memory = 2412.17 (MB), peak = 4324.43 (MB)
[09/08 13:07:07   5367s] #start 24th optimization iteration ...
[09/08 13:07:29   5407s] #   number of violations = 172
[09/08 13:07:29   5407s] #
[09/08 13:07:29   5407s] #    By Layer and Type :
[09/08 13:07:29   5407s] #	         MetSpc    Short      Mar   Totals
[09/08 13:07:29   5407s] #	Metal1        0        0        0        0
[09/08 13:07:29   5407s] #	Metal2        2       88        0       90
[09/08 13:07:29   5407s] #	Metal3        6       69        1       76
[09/08 13:07:29   5407s] #	Metal4        0        6        0        6
[09/08 13:07:29   5407s] #	Totals        8      163        1      172
[09/08 13:07:29   5407s] #    number of process antenna violations = 110
[09/08 13:07:29   5407s] #cpu time = 00:00:40, elapsed time = 00:00:22, memory = 2412.04 (MB), peak = 4324.43 (MB)
[09/08 13:07:29   5408s] #start 25th optimization iteration ...
[09/08 13:07:37   5423s] #   number of violations = 181
[09/08 13:07:37   5423s] #
[09/08 13:07:37   5423s] #    By Layer and Type :
[09/08 13:07:37   5423s] #	         MetSpc    Short      Mar   Totals
[09/08 13:07:37   5423s] #	Metal1        0        0        0        0
[09/08 13:07:37   5423s] #	Metal2        1       84        0       85
[09/08 13:07:37   5423s] #	Metal3        4       78        2       84
[09/08 13:07:37   5423s] #	Metal4        1       11        0       12
[09/08 13:07:37   5423s] #	Totals        6      173        2      181
[09/08 13:07:37   5423s] #    number of process antenna violations = 110
[09/08 13:07:37   5423s] #cpu time = 00:00:15, elapsed time = 00:00:08, memory = 2410.05 (MB), peak = 4324.43 (MB)
[09/08 13:07:37   5423s] #start 26th optimization iteration ...
[09/08 13:07:49   5446s] #   number of violations = 187
[09/08 13:07:49   5446s] #
[09/08 13:07:49   5446s] #    By Layer and Type :
[09/08 13:07:49   5446s] #	         MetSpc    Short      Mar   Totals
[09/08 13:07:49   5446s] #	Metal1        0        0        0        0
[09/08 13:07:49   5446s] #	Metal2        1       92        0       93
[09/08 13:07:49   5446s] #	Metal3        2       75        2       79
[09/08 13:07:49   5446s] #	Metal4        0       15        0       15
[09/08 13:07:49   5446s] #	Totals        3      182        2      187
[09/08 13:07:49   5446s] #    number of process antenna violations = 110
[09/08 13:07:49   5446s] #cpu time = 00:00:23, elapsed time = 00:00:12, memory = 2410.21 (MB), peak = 4324.43 (MB)
[09/08 13:07:49   5446s] #start 27th optimization iteration ...
[09/08 13:07:59   5464s] #   number of violations = 190
[09/08 13:07:59   5464s] #
[09/08 13:07:59   5464s] #    By Layer and Type :
[09/08 13:07:59   5464s] #	         MetSpc    Short      Mar   Totals
[09/08 13:07:59   5464s] #	Metal1        0        0        0        0
[09/08 13:07:59   5464s] #	Metal2        2       87        0       89
[09/08 13:07:59   5464s] #	Metal3        3       82        1       86
[09/08 13:07:59   5464s] #	Metal4        0       15        0       15
[09/08 13:07:59   5464s] #	Totals        5      184        1      190
[09/08 13:07:59   5464s] #    number of process antenna violations = 110
[09/08 13:07:59   5464s] #cpu time = 00:00:18, elapsed time = 00:00:10, memory = 2411.16 (MB), peak = 4324.43 (MB)
[09/08 13:07:59   5465s] #start 28th optimization iteration ...
[09/08 13:08:14   5491s] #   number of violations = 194
[09/08 13:08:14   5491s] #
[09/08 13:08:14   5491s] #    By Layer and Type :
[09/08 13:08:14   5491s] #	         MetSpc    Short   Totals
[09/08 13:08:14   5491s] #	Metal1        0        0        0
[09/08 13:08:14   5491s] #	Metal2        1       87       88
[09/08 13:08:14   5491s] #	Metal3        5       76       81
[09/08 13:08:14   5491s] #	Metal4        1       24       25
[09/08 13:08:14   5491s] #	Totals        7      187      194
[09/08 13:08:14   5491s] #    number of process antenna violations = 115
[09/08 13:08:14   5491s] #cpu time = 00:00:26, elapsed time = 00:00:14, memory = 2410.68 (MB), peak = 4324.43 (MB)
[09/08 13:08:14   5491s] #start 29th optimization iteration ...
[09/08 13:08:31   5523s] #   number of violations = 214
[09/08 13:08:31   5523s] #
[09/08 13:08:31   5523s] #    By Layer and Type :
[09/08 13:08:31   5523s] #	         MetSpc    Short      Mar   Totals
[09/08 13:08:31   5523s] #	Metal1        0        0        0        0
[09/08 13:08:31   5523s] #	Metal2        3       91        0       94
[09/08 13:08:31   5523s] #	Metal3        7       96        1      104
[09/08 13:08:31   5523s] #	Metal4        1       15        0       16
[09/08 13:08:31   5523s] #	Totals       11      202        1      214
[09/08 13:08:31   5523s] #    number of process antenna violations = 115
[09/08 13:08:31   5523s] #cpu time = 00:00:32, elapsed time = 00:00:17, memory = 2409.88 (MB), peak = 4324.43 (MB)
[09/08 13:08:31   5523s] #start 30th optimization iteration ...
[09/08 13:08:51   5559s] #   number of violations = 205
[09/08 13:08:51   5559s] #
[09/08 13:08:51   5559s] #    By Layer and Type :
[09/08 13:08:51   5559s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:08:51   5559s] #	Metal1        0        0        0        0        0
[09/08 13:08:51   5559s] #	Metal2        3       92        0        1       96
[09/08 13:08:51   5559s] #	Metal3        4       85        1        0       90
[09/08 13:08:51   5559s] #	Metal4        0       19        0        0       19
[09/08 13:08:51   5559s] #	Totals        7      196        1        1      205
[09/08 13:08:51   5559s] #    number of process antenna violations = 110
[09/08 13:08:51   5559s] #cpu time = 00:00:36, elapsed time = 00:00:20, memory = 2411.53 (MB), peak = 4324.43 (MB)
[09/08 13:08:51   5559s] #start 31th optimization iteration ...
[09/08 13:09:06   5586s] #   number of violations = 206
[09/08 13:09:06   5586s] #
[09/08 13:09:06   5586s] #    By Layer and Type :
[09/08 13:09:06   5586s] #	         MetSpc    Short      Mar   Totals
[09/08 13:09:06   5586s] #	Metal1        0        0        0        0
[09/08 13:09:06   5586s] #	Metal2        1       99        0      100
[09/08 13:09:06   5586s] #	Metal3        5       84        2       91
[09/08 13:09:06   5586s] #	Metal4        1       14        0       15
[09/08 13:09:06   5586s] #	Totals        7      197        2      206
[09/08 13:09:06   5586s] #    number of process antenna violations = 110
[09/08 13:09:06   5586s] #cpu time = 00:00:27, elapsed time = 00:00:15, memory = 2409.77 (MB), peak = 4324.43 (MB)
[09/08 13:09:06   5586s] #start 32th optimization iteration ...
[09/08 13:09:16   5607s] #   number of violations = 223
[09/08 13:09:16   5607s] #
[09/08 13:09:16   5607s] #    By Layer and Type :
[09/08 13:09:16   5607s] #	         MetSpc    Short      Mar   Totals
[09/08 13:09:16   5607s] #	Metal1        0        0        0        0
[09/08 13:09:16   5607s] #	Metal2        2       89        0       91
[09/08 13:09:16   5607s] #	Metal3        9       95        6      110
[09/08 13:09:16   5607s] #	Metal4        1       21        0       22
[09/08 13:09:16   5607s] #	Totals       12      205        6      223
[09/08 13:09:16   5607s] #    number of process antenna violations = 110
[09/08 13:09:16   5607s] #cpu time = 00:00:20, elapsed time = 00:00:10, memory = 2411.25 (MB), peak = 4324.43 (MB)
[09/08 13:09:16   5607s] #start 33th optimization iteration ...
[09/08 13:09:30   5635s] #   number of violations = 200
[09/08 13:09:30   5635s] #
[09/08 13:09:30   5635s] #    By Layer and Type :
[09/08 13:09:30   5635s] #	         MetSpc    Short      Mar   Totals
[09/08 13:09:30   5635s] #	Metal1        0        0        0        0
[09/08 13:09:30   5635s] #	Metal2        1       88        0       89
[09/08 13:09:30   5635s] #	Metal3        8       79        3       90
[09/08 13:09:30   5635s] #	Metal4        1       20        0       21
[09/08 13:09:30   5635s] #	Totals       10      187        3      200
[09/08 13:09:30   5635s] #    number of process antenna violations = 110
[09/08 13:09:30   5635s] #cpu time = 00:00:28, elapsed time = 00:00:14, memory = 2411.18 (MB), peak = 4324.43 (MB)
[09/08 13:09:30   5635s] #start 34th optimization iteration ...
[09/08 13:09:43   5660s] #   number of violations = 203
[09/08 13:09:43   5660s] #
[09/08 13:09:43   5660s] #    By Layer and Type :
[09/08 13:09:43   5660s] #	         MetSpc    Short      Mar   Totals
[09/08 13:09:43   5660s] #	Metal1        0        0        0        0
[09/08 13:09:43   5660s] #	Metal2        1       88        0       89
[09/08 13:09:43   5660s] #	Metal3       11       82        2       95
[09/08 13:09:43   5660s] #	Metal4        2       17        0       19
[09/08 13:09:43   5660s] #	Totals       14      187        2      203
[09/08 13:09:43   5660s] #    number of process antenna violations = 115
[09/08 13:09:43   5660s] #cpu time = 00:00:25, elapsed time = 00:00:13, memory = 2410.97 (MB), peak = 4324.43 (MB)
[09/08 13:09:43   5660s] #start 35th optimization iteration ...
[09/08 13:09:59   5692s] #   number of violations = 200
[09/08 13:09:59   5692s] #
[09/08 13:09:59   5692s] #    By Layer and Type :
[09/08 13:09:59   5692s] #	         MetSpc    Short      Mar   Totals
[09/08 13:09:59   5692s] #	Metal1        0        0        0        0
[09/08 13:09:59   5692s] #	Metal2        1       91        0       92
[09/08 13:09:59   5692s] #	Metal3       10       74        2       86
[09/08 13:09:59   5692s] #	Metal4        2       20        0       22
[09/08 13:09:59   5692s] #	Totals       13      185        2      200
[09/08 13:09:59   5692s] #    number of process antenna violations = 115
[09/08 13:09:59   5692s] #cpu time = 00:00:32, elapsed time = 00:00:16, memory = 2412.93 (MB), peak = 4324.43 (MB)
[09/08 13:09:59   5692s] #start 36th optimization iteration ...
[09/08 13:10:23   5735s] #   number of violations = 203
[09/08 13:10:23   5735s] #
[09/08 13:10:23   5735s] #    By Layer and Type :
[09/08 13:10:23   5735s] #	         MetSpc    Short      Mar   Totals
[09/08 13:10:23   5735s] #	Metal1        0        0        0        0
[09/08 13:10:23   5735s] #	Metal2        3       88        0       91
[09/08 13:10:23   5735s] #	Metal3        5       85        1       91
[09/08 13:10:23   5735s] #	Metal4        1       20        0       21
[09/08 13:10:23   5735s] #	Totals        9      193        1      203
[09/08 13:10:23   5735s] #    number of process antenna violations = 115
[09/08 13:10:23   5735s] #cpu time = 00:00:43, elapsed time = 00:00:24, memory = 2411.88 (MB), peak = 4324.43 (MB)
[09/08 13:10:23   5735s] #start 37th optimization iteration ...
[09/08 13:10:39   5767s] #   number of violations = 202
[09/08 13:10:39   5767s] #
[09/08 13:10:39   5767s] #    By Layer and Type :
[09/08 13:10:39   5767s] #	         MetSpc    Short   Totals
[09/08 13:10:39   5767s] #	Metal1        0        0        0
[09/08 13:10:39   5767s] #	Metal2        2       83       85
[09/08 13:10:39   5767s] #	Metal3        8       80       88
[09/08 13:10:39   5767s] #	Metal4        2       27       29
[09/08 13:10:39   5767s] #	Totals       12      190      202
[09/08 13:10:39   5767s] #    number of process antenna violations = 115
[09/08 13:10:39   5767s] #cpu time = 00:00:31, elapsed time = 00:00:16, memory = 2410.50 (MB), peak = 4324.43 (MB)
[09/08 13:10:39   5767s] #start 38th optimization iteration ...
[09/08 13:11:05   5811s] #   number of violations = 212
[09/08 13:11:05   5811s] #
[09/08 13:11:05   5811s] #    By Layer and Type :
[09/08 13:11:05   5811s] #	         MetSpc    Short      Mar   Totals
[09/08 13:11:05   5811s] #	Metal1        0        0        0        0
[09/08 13:11:05   5811s] #	Metal2        4       86        0       90
[09/08 13:11:05   5811s] #	Metal3        3       92        1       96
[09/08 13:11:05   5811s] #	Metal4        0       26        0       26
[09/08 13:11:05   5811s] #	Totals        7      204        1      212
[09/08 13:11:05   5811s] #    number of process antenna violations = 115
[09/08 13:11:05   5811s] #cpu time = 00:00:45, elapsed time = 00:00:26, memory = 2416.77 (MB), peak = 4324.43 (MB)
[09/08 13:11:05   5811s] #start 39th optimization iteration ...
[09/08 13:11:28   5854s] #   number of violations = 198
[09/08 13:11:28   5854s] #
[09/08 13:11:28   5854s] #    By Layer and Type :
[09/08 13:11:28   5854s] #	         MetSpc    Short   Totals
[09/08 13:11:28   5854s] #	Metal1        0        0        0
[09/08 13:11:28   5854s] #	Metal2        2       92       94
[09/08 13:11:28   5854s] #	Metal3        4       81       85
[09/08 13:11:28   5854s] #	Metal4        2       17       19
[09/08 13:11:28   5854s] #	Totals        8      190      198
[09/08 13:11:28   5854s] #    number of process antenna violations = 115
[09/08 13:11:28   5854s] #cpu time = 00:00:43, elapsed time = 00:00:23, memory = 2414.74 (MB), peak = 4324.43 (MB)
[09/08 13:11:28   5854s] #start 40th optimization iteration ...
[09/08 13:11:54   5900s] #   number of violations = 223
[09/08 13:11:54   5900s] #
[09/08 13:11:54   5900s] #    By Layer and Type :
[09/08 13:11:54   5900s] #	         MetSpc    Short   Totals
[09/08 13:11:54   5900s] #	Metal1        0        0        0
[09/08 13:11:54   5900s] #	Metal2        5       89       94
[09/08 13:11:54   5900s] #	Metal3       11       92      103
[09/08 13:11:54   5900s] #	Metal4        0       26       26
[09/08 13:11:54   5900s] #	Totals       16      207      223
[09/08 13:11:54   5900s] #    number of process antenna violations = 115
[09/08 13:11:54   5900s] #cpu time = 00:00:46, elapsed time = 00:00:26, memory = 2417.18 (MB), peak = 4324.43 (MB)
[09/08 13:11:54   5901s] #start 41th optimization iteration ...
[09/08 13:12:13   5937s] #   number of violations = 212
[09/08 13:12:13   5937s] #
[09/08 13:12:13   5937s] #    By Layer and Type :
[09/08 13:12:13   5937s] #	         MetSpc    Short   Totals
[09/08 13:12:13   5937s] #	Metal1        0        0        0
[09/08 13:12:13   5937s] #	Metal2        2       86       88
[09/08 13:12:13   5937s] #	Metal3        5       89       94
[09/08 13:12:13   5937s] #	Metal4        0       30       30
[09/08 13:12:13   5937s] #	Totals        7      205      212
[09/08 13:12:13   5937s] #    number of process antenna violations = 115
[09/08 13:12:13   5937s] #cpu time = 00:00:37, elapsed time = 00:00:19, memory = 2412.52 (MB), peak = 4324.43 (MB)
[09/08 13:12:13   5938s] #start 42th optimization iteration ...
[09/08 13:12:38   5984s] #   number of violations = 212
[09/08 13:12:38   5984s] #
[09/08 13:12:38   5984s] #    By Layer and Type :
[09/08 13:12:38   5984s] #	         MetSpc    Short   Totals
[09/08 13:12:38   5984s] #	Metal1        0        0        0
[09/08 13:12:38   5984s] #	Metal2        2       86       88
[09/08 13:12:38   5984s] #	Metal3        5       89       94
[09/08 13:12:38   5984s] #	Metal4        0       30       30
[09/08 13:12:38   5984s] #	Totals        7      205      212
[09/08 13:12:38   5984s] #    number of process antenna violations = 115
[09/08 13:12:38   5984s] #cpu time = 00:00:46, elapsed time = 00:00:25, memory = 2411.29 (MB), peak = 4324.43 (MB)
[09/08 13:12:39   5984s] #start 43th optimization iteration ...
[09/08 13:12:51   6006s] #   number of violations = 212
[09/08 13:12:51   6006s] #
[09/08 13:12:51   6006s] #    By Layer and Type :
[09/08 13:12:51   6006s] #	         MetSpc    Short   Totals
[09/08 13:12:51   6006s] #	Metal1        0        0        0
[09/08 13:12:51   6006s] #	Metal2        2       86       88
[09/08 13:12:51   6006s] #	Metal3        5       89       94
[09/08 13:12:51   6006s] #	Metal4        0       30       30
[09/08 13:12:51   6006s] #	Totals        7      205      212
[09/08 13:12:51   6006s] #    number of process antenna violations = 115
[09/08 13:12:51   6006s] #cpu time = 00:00:22, elapsed time = 00:00:12, memory = 2411.91 (MB), peak = 4324.43 (MB)
[09/08 13:12:51   6006s] #start 44th optimization iteration ...
[09/08 13:13:05   6031s] #   number of violations = 212
[09/08 13:13:05   6031s] #
[09/08 13:13:05   6031s] #    By Layer and Type :
[09/08 13:13:05   6031s] #	         MetSpc    Short   Totals
[09/08 13:13:05   6031s] #	Metal1        0        0        0
[09/08 13:13:05   6031s] #	Metal2        2       86       88
[09/08 13:13:05   6031s] #	Metal3        5       89       94
[09/08 13:13:05   6031s] #	Metal4        0       30       30
[09/08 13:13:05   6031s] #	Totals        7      205      212
[09/08 13:13:05   6031s] #    number of process antenna violations = 115
[09/08 13:13:05   6031s] #cpu time = 00:00:25, elapsed time = 00:00:14, memory = 2411.31 (MB), peak = 4324.43 (MB)
[09/08 13:13:05   6032s] #start 45th optimization iteration ...
[09/08 13:13:21   6064s] #   number of violations = 212
[09/08 13:13:21   6064s] #
[09/08 13:13:21   6064s] #    By Layer and Type :
[09/08 13:13:21   6064s] #	         MetSpc    Short   Totals
[09/08 13:13:21   6064s] #	Metal1        0        0        0
[09/08 13:13:21   6064s] #	Metal2        2       86       88
[09/08 13:13:21   6064s] #	Metal3        5       89       94
[09/08 13:13:21   6064s] #	Metal4        0       30       30
[09/08 13:13:21   6064s] #	Totals        7      205      212
[09/08 13:13:21   6064s] #    number of process antenna violations = 115
[09/08 13:13:21   6064s] #cpu time = 00:00:32, elapsed time = 00:00:16, memory = 2412.19 (MB), peak = 4324.43 (MB)
[09/08 13:13:21   6064s] #start 46th optimization iteration ...
[09/08 13:13:35   6092s] #   number of violations = 212
[09/08 13:13:35   6092s] #
[09/08 13:13:35   6092s] #    By Layer and Type :
[09/08 13:13:35   6092s] #	         MetSpc    Short   Totals
[09/08 13:13:35   6092s] #	Metal1        0        0        0
[09/08 13:13:35   6092s] #	Metal2        2       86       88
[09/08 13:13:35   6092s] #	Metal3        5       89       94
[09/08 13:13:35   6092s] #	Metal4        0       30       30
[09/08 13:13:35   6092s] #	Totals        7      205      212
[09/08 13:13:35   6092s] #    number of process antenna violations = 115
[09/08 13:13:35   6092s] #cpu time = 00:00:28, elapsed time = 00:00:14, memory = 2416.12 (MB), peak = 4324.43 (MB)
[09/08 13:13:35   6092s] #start 47th optimization iteration ...
[09/08 13:13:51   6122s] #   number of violations = 212
[09/08 13:13:51   6122s] #
[09/08 13:13:51   6122s] #    By Layer and Type :
[09/08 13:13:51   6122s] #	         MetSpc    Short   Totals
[09/08 13:13:51   6122s] #	Metal1        0        0        0
[09/08 13:13:51   6122s] #	Metal2        2       86       88
[09/08 13:13:51   6122s] #	Metal3        5       89       94
[09/08 13:13:51   6122s] #	Metal4        0       30       30
[09/08 13:13:51   6122s] #	Totals        7      205      212
[09/08 13:13:51   6122s] #    number of process antenna violations = 115
[09/08 13:13:51   6122s] #cpu time = 00:00:30, elapsed time = 00:00:16, memory = 2413.88 (MB), peak = 4324.43 (MB)
[09/08 13:13:51   6123s] #start 48th optimization iteration ...
[09/08 13:14:16   6169s] #   number of violations = 212
[09/08 13:14:16   6169s] #
[09/08 13:14:16   6169s] #    By Layer and Type :
[09/08 13:14:16   6169s] #	         MetSpc    Short   Totals
[09/08 13:14:16   6169s] #	Metal1        0        0        0
[09/08 13:14:16   6169s] #	Metal2        2       86       88
[09/08 13:14:16   6169s] #	Metal3        5       89       94
[09/08 13:14:16   6169s] #	Metal4        0       30       30
[09/08 13:14:16   6169s] #	Totals        7      205      212
[09/08 13:14:16   6169s] #    number of process antenna violations = 115
[09/08 13:14:16   6169s] #cpu time = 00:00:46, elapsed time = 00:00:25, memory = 2413.48 (MB), peak = 4324.43 (MB)
[09/08 13:14:16   6169s] #start 49th optimization iteration ...
[09/08 13:14:28   6191s] #   number of violations = 212
[09/08 13:14:28   6191s] #
[09/08 13:14:28   6191s] #    By Layer and Type :
[09/08 13:14:28   6191s] #	         MetSpc    Short   Totals
[09/08 13:14:28   6191s] #	Metal1        0        0        0
[09/08 13:14:28   6191s] #	Metal2        2       86       88
[09/08 13:14:28   6191s] #	Metal3        5       89       94
[09/08 13:14:28   6191s] #	Metal4        0       30       30
[09/08 13:14:28   6191s] #	Totals        7      205      212
[09/08 13:14:28   6191s] #    number of process antenna violations = 115
[09/08 13:14:28   6191s] #cpu time = 00:00:22, elapsed time = 00:00:12, memory = 2413.16 (MB), peak = 4324.43 (MB)
[09/08 13:14:28   6191s] #start 50th optimization iteration ...
[09/08 13:14:40   6212s] #   number of violations = 212
[09/08 13:14:40   6212s] #
[09/08 13:14:40   6212s] #    By Layer and Type :
[09/08 13:14:40   6212s] #	         MetSpc    Short   Totals
[09/08 13:14:40   6212s] #	Metal1        0        0        0
[09/08 13:14:40   6212s] #	Metal2        2       86       88
[09/08 13:14:40   6212s] #	Metal3        5       89       94
[09/08 13:14:40   6212s] #	Metal4        0       30       30
[09/08 13:14:40   6212s] #	Totals        7      205      212
[09/08 13:14:40   6212s] #    number of process antenna violations = 115
[09/08 13:14:40   6212s] #cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2410.15 (MB), peak = 4324.43 (MB)
[09/08 13:14:40   6212s] #start 51th optimization iteration ...
[09/08 13:14:53   6235s] #   number of violations = 212
[09/08 13:14:53   6235s] #
[09/08 13:14:53   6235s] #    By Layer and Type :
[09/08 13:14:53   6235s] #	         MetSpc    Short   Totals
[09/08 13:14:53   6235s] #	Metal1        0        0        0
[09/08 13:14:53   6235s] #	Metal2        2       86       88
[09/08 13:14:53   6235s] #	Metal3        5       89       94
[09/08 13:14:53   6235s] #	Metal4        0       30       30
[09/08 13:14:53   6235s] #	Totals        7      205      212
[09/08 13:14:53   6235s] #    number of process antenna violations = 115
[09/08 13:14:53   6235s] #cpu time = 00:00:23, elapsed time = 00:00:13, memory = 2410.21 (MB), peak = 4324.43 (MB)
[09/08 13:14:53   6235s] #start 52th optimization iteration ...
[09/08 13:15:05   6257s] #   number of violations = 212
[09/08 13:15:05   6257s] #
[09/08 13:15:05   6257s] #    By Layer and Type :
[09/08 13:15:05   6257s] #	         MetSpc    Short   Totals
[09/08 13:15:05   6257s] #	Metal1        0        0        0
[09/08 13:15:05   6257s] #	Metal2        2       86       88
[09/08 13:15:05   6257s] #	Metal3        5       89       94
[09/08 13:15:05   6257s] #	Metal4        0       30       30
[09/08 13:15:05   6257s] #	Totals        7      205      212
[09/08 13:15:05   6257s] #    number of process antenna violations = 115
[09/08 13:15:05   6257s] #cpu time = 00:00:22, elapsed time = 00:00:12, memory = 2411.97 (MB), peak = 4324.43 (MB)
[09/08 13:15:05   6258s] #start 53th optimization iteration ...
[09/08 13:15:24   6294s] #   number of violations = 212
[09/08 13:15:24   6294s] #
[09/08 13:15:24   6294s] #    By Layer and Type :
[09/08 13:15:24   6294s] #	         MetSpc    Short   Totals
[09/08 13:15:24   6294s] #	Metal1        0        0        0
[09/08 13:15:24   6294s] #	Metal2        2       86       88
[09/08 13:15:24   6294s] #	Metal3        5       89       94
[09/08 13:15:24   6294s] #	Metal4        0       30       30
[09/08 13:15:24   6294s] #	Totals        7      205      212
[09/08 13:15:24   6294s] #    number of process antenna violations = 115
[09/08 13:15:24   6294s] #cpu time = 00:00:36, elapsed time = 00:00:19, memory = 2412.09 (MB), peak = 4324.43 (MB)
[09/08 13:15:24   6294s] #start 54th optimization iteration ...
[09/08 13:15:44   6329s] #   number of violations = 212
[09/08 13:15:44   6329s] #
[09/08 13:15:44   6329s] #    By Layer and Type :
[09/08 13:15:44   6329s] #	         MetSpc    Short   Totals
[09/08 13:15:44   6329s] #	Metal1        0        0        0
[09/08 13:15:44   6329s] #	Metal2        2       86       88
[09/08 13:15:44   6329s] #	Metal3        5       89       94
[09/08 13:15:44   6329s] #	Metal4        0       30       30
[09/08 13:15:44   6329s] #	Totals        7      205      212
[09/08 13:15:44   6329s] #    number of process antenna violations = 115
[09/08 13:15:44   6329s] #cpu time = 00:00:35, elapsed time = 00:00:19, memory = 2412.94 (MB), peak = 4324.43 (MB)
[09/08 13:15:44   6330s] #Complete Detail Routing.
[09/08 13:15:44   6330s] #Total number of nets with non-default rule or having extra spacing = 731
[09/08 13:15:44   6330s] #Total wire length = 2339605 um.
[09/08 13:15:44   6330s] #Total half perimeter of net bounding box = 1936302 um.
[09/08 13:15:44   6330s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 13:15:44   6330s] #Total wire length on LAYER Metal2 = 654392 um.
[09/08 13:15:44   6330s] #Total wire length on LAYER Metal3 = 931127 um.
[09/08 13:15:44   6330s] #Total wire length on LAYER Metal4 = 754086 um.
[09/08 13:15:44   6330s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:15:44   6330s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:15:44   6330s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:15:44   6330s] #Total number of vias = 286106
[09/08 13:15:44   6330s] #Up-Via Summary (total 286106):
[09/08 13:15:44   6330s] #           
[09/08 13:15:44   6330s] #-----------------------
[09/08 13:15:44   6330s] # Metal1         141572
[09/08 13:15:44   6330s] # Metal2         103896
[09/08 13:15:44   6330s] # Metal3          40638
[09/08 13:15:44   6330s] #-----------------------
[09/08 13:15:44   6330s] #                286106 
[09/08 13:15:44   6330s] #
[09/08 13:15:44   6330s] #Total number of DRC violations = 212
[09/08 13:15:44   6330s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:15:44   6330s] #Total number of violations on LAYER Metal2 = 88
[09/08 13:15:44   6330s] #Total number of violations on LAYER Metal3 = 94
[09/08 13:15:44   6330s] #Total number of violations on LAYER Metal4 = 30
[09/08 13:15:44   6330s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:15:44   6330s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:15:44   6330s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:15:44   6331s] ### Time Record (Detail Routing) is uninstalled.
[09/08 13:15:44   6331s] #Cpu time = 00:31:13
[09/08 13:15:44   6331s] #Elapsed time = 00:14:22
[09/08 13:15:44   6331s] #Increased memory = 16.15 (MB)
[09/08 13:15:44   6331s] #Total memory = 2386.34 (MB)
[09/08 13:15:44   6331s] #Peak memory = 4324.43 (MB)
[09/08 13:15:44   6331s] ### Time Record (Antenna Fixing) is installed.
[09/08 13:15:44   6331s] #
[09/08 13:15:44   6331s] #start routing for process antenna violation fix ...
[09/08 13:15:44   6331s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 13:15:51   6341s] #
[09/08 13:15:51   6341s] #    By Layer and Type :
[09/08 13:15:51   6341s] #	         MetSpc    Short   Totals
[09/08 13:15:51   6341s] #	Metal1        0        0        0
[09/08 13:15:51   6341s] #	Metal2        3       86       89
[09/08 13:15:51   6341s] #	Metal3        5       89       94
[09/08 13:15:51   6341s] #	Metal4        0       30       30
[09/08 13:15:51   6341s] #	Totals        8      205      213
[09/08 13:15:51   6341s] #cpu time = 00:00:11, elapsed time = 00:00:07, memory = 2405.43 (MB), peak = 4324.43 (MB)
[09/08 13:15:51   6341s] #
[09/08 13:15:51   6341s] #Total number of nets with non-default rule or having extra spacing = 731
[09/08 13:15:51   6341s] #Total wire length = 2339620 um.
[09/08 13:15:51   6341s] #Total half perimeter of net bounding box = 1936302 um.
[09/08 13:15:51   6341s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 13:15:51   6341s] #Total wire length on LAYER Metal2 = 654376 um.
[09/08 13:15:51   6341s] #Total wire length on LAYER Metal3 = 931126 um.
[09/08 13:15:51   6341s] #Total wire length on LAYER Metal4 = 754118 um.
[09/08 13:15:51   6341s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:15:51   6341s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:15:51   6341s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:15:51   6341s] #Total number of vias = 286154
[09/08 13:15:51   6341s] #Up-Via Summary (total 286154):
[09/08 13:15:51   6341s] #           
[09/08 13:15:51   6341s] #-----------------------
[09/08 13:15:51   6341s] # Metal1         141572
[09/08 13:15:51   6341s] # Metal2         103902
[09/08 13:15:51   6341s] # Metal3          40680
[09/08 13:15:51   6341s] #-----------------------
[09/08 13:15:51   6341s] #                286154 
[09/08 13:15:51   6341s] #
[09/08 13:15:51   6341s] #Total number of DRC violations = 213
[09/08 13:15:51   6341s] #Total number of process antenna violations = 8
[09/08 13:15:51   6341s] #Total number of net violated process antenna rule = 8 ant fix stage
[09/08 13:15:51   6341s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:15:51   6341s] #Total number of violations on LAYER Metal2 = 89
[09/08 13:15:51   6341s] #Total number of violations on LAYER Metal3 = 94
[09/08 13:15:51   6341s] #Total number of violations on LAYER Metal4 = 30
[09/08 13:15:51   6341s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:15:51   6341s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:15:51   6341s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:15:51   6341s] #
[09/08 13:15:51   6342s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:15:52   6343s] #
[09/08 13:15:52   6343s] # start diode insertion for process antenna violation fix ...
[09/08 13:15:52   6343s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:15:52   6343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2381.97 (MB), peak = 4324.43 (MB)
[09/08 13:15:52   6343s] #
[09/08 13:15:52   6344s] #Total number of nets with non-default rule or having extra spacing = 731
[09/08 13:15:52   6344s] #Total wire length = 2339620 um.
[09/08 13:15:52   6344s] #Total half perimeter of net bounding box = 1936302 um.
[09/08 13:15:52   6344s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 13:15:52   6344s] #Total wire length on LAYER Metal2 = 654376 um.
[09/08 13:15:52   6344s] #Total wire length on LAYER Metal3 = 931126 um.
[09/08 13:15:52   6344s] #Total wire length on LAYER Metal4 = 754118 um.
[09/08 13:15:52   6344s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:15:52   6344s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:15:52   6344s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:15:52   6344s] #Total number of vias = 286154
[09/08 13:15:52   6344s] #Up-Via Summary (total 286154):
[09/08 13:15:52   6344s] #           
[09/08 13:15:52   6344s] #-----------------------
[09/08 13:15:52   6344s] # Metal1         141572
[09/08 13:15:52   6344s] # Metal2         103902
[09/08 13:15:52   6344s] # Metal3          40680
[09/08 13:15:52   6344s] #-----------------------
[09/08 13:15:52   6344s] #                286154 
[09/08 13:15:52   6344s] #
[09/08 13:15:52   6344s] #Total number of DRC violations = 213
[09/08 13:15:52   6344s] #Total number of process antenna violations = 11
[09/08 13:15:52   6344s] #Total number of net violated process antenna rule = 8 
[09/08 13:15:52   6344s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:15:52   6344s] #Total number of violations on LAYER Metal2 = 89
[09/08 13:15:52   6344s] #Total number of violations on LAYER Metal3 = 94
[09/08 13:15:52   6344s] #Total number of violations on LAYER Metal4 = 30
[09/08 13:15:52   6344s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:15:52   6344s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:15:52   6344s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:15:52   6344s] #
[09/08 13:15:52   6344s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:15:52   6345s] #
[09/08 13:15:52   6346s] #Total number of nets with non-default rule or having extra spacing = 731
[09/08 13:15:52   6346s] #Total wire length = 2339620 um.
[09/08 13:15:52   6346s] #Total half perimeter of net bounding box = 1936302 um.
[09/08 13:15:52   6346s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 13:15:52   6346s] #Total wire length on LAYER Metal2 = 654376 um.
[09/08 13:15:52   6346s] #Total wire length on LAYER Metal3 = 931126 um.
[09/08 13:15:52   6346s] #Total wire length on LAYER Metal4 = 754118 um.
[09/08 13:15:52   6346s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:15:52   6346s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:15:52   6346s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:15:52   6346s] #Total number of vias = 286154
[09/08 13:15:52   6346s] #Up-Via Summary (total 286154):
[09/08 13:15:52   6346s] #           
[09/08 13:15:52   6346s] #-----------------------
[09/08 13:15:52   6346s] # Metal1         141572
[09/08 13:15:52   6346s] # Metal2         103902
[09/08 13:15:52   6346s] # Metal3          40680
[09/08 13:15:52   6346s] #-----------------------
[09/08 13:15:52   6346s] #                286154 
[09/08 13:15:52   6346s] #
[09/08 13:15:52   6346s] #Total number of DRC violations = 213
[09/08 13:15:52   6346s] #Total number of process antenna violations = 11
[09/08 13:15:52   6346s] #Total number of net violated process antenna rule = 8 
[09/08 13:15:52   6346s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:15:52   6346s] #Total number of violations on LAYER Metal2 = 89
[09/08 13:15:52   6346s] #Total number of violations on LAYER Metal3 = 94
[09/08 13:15:52   6346s] #Total number of violations on LAYER Metal4 = 30
[09/08 13:15:52   6346s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:15:52   6346s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:15:52   6346s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:15:52   6346s] #
[09/08 13:15:52   6346s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 13:15:52   6346s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:15:53   6348s] ### Time Record (Post Route Wire Spreading) is installed.
[09/08 13:15:53   6348s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 13:15:58   6353s] #
[09/08 13:15:58   6353s] #Start Post Route wire spreading..
[09/08 13:15:58   6353s] #
[09/08 13:15:58   6353s] #Start data preparation for wire spreading...
[09/08 13:15:58   6353s] #
[09/08 13:15:58   6353s] #Data preparation is done on Mon Sep  8 13:15:58 2025
[09/08 13:15:58   6353s] #
[09/08 13:15:58   6353s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:15:58   6355s] ### track-assign engine-init starts on Mon Sep  8 13:15:58 2025 with memory = 2399.91 (MB), peak = 4324.43 (MB)
[09/08 13:15:59   6356s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:4.2 GB --1.12 [8]--
[09/08 13:15:59   6356s] #
[09/08 13:15:59   6356s] #Start Post Route Wire Spread.
[09/08 13:16:01   6363s] #Done with 4790 horizontal wires in 14 hboxes and 2360 vertical wires in 14 hboxes.
[09/08 13:16:01   6363s] #Complete Post Route Wire Spread.
[09/08 13:16:01   6363s] #
[09/08 13:16:01   6363s] #Total number of nets with non-default rule or having extra spacing = 731
[09/08 13:16:01   6363s] #Total wire length = 2342204 um.
[09/08 13:16:01   6363s] #Total half perimeter of net bounding box = 1936302 um.
[09/08 13:16:01   6363s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 13:16:01   6363s] #Total wire length on LAYER Metal2 = 654856 um.
[09/08 13:16:01   6363s] #Total wire length on LAYER Metal3 = 932095 um.
[09/08 13:16:01   6363s] #Total wire length on LAYER Metal4 = 755253 um.
[09/08 13:16:01   6363s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:16:01   6363s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:16:01   6363s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:16:01   6363s] #Total number of vias = 286154
[09/08 13:16:01   6363s] #Up-Via Summary (total 286154):
[09/08 13:16:01   6363s] #           
[09/08 13:16:01   6363s] #-----------------------
[09/08 13:16:01   6363s] # Metal1         141572
[09/08 13:16:01   6363s] # Metal2         103902
[09/08 13:16:01   6363s] # Metal3          40680
[09/08 13:16:01   6363s] #-----------------------
[09/08 13:16:01   6363s] #                286154 
[09/08 13:16:01   6363s] #
[09/08 13:16:01   6364s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:16:02   6366s] #   number of violations = 213
[09/08 13:16:02   6366s] #
[09/08 13:16:02   6366s] #    By Layer and Type :
[09/08 13:16:02   6366s] #	         MetSpc    Short   Totals
[09/08 13:16:02   6366s] #	Metal1        0        0        0
[09/08 13:16:02   6366s] #	Metal2        3       86       89
[09/08 13:16:02   6366s] #	Metal3        5       89       94
[09/08 13:16:02   6366s] #	Metal4        0       30       30
[09/08 13:16:02   6366s] #	Totals        8      205      213
[09/08 13:16:02   6366s] #cpu time = 00:00:13, elapsed time = 00:00:04, memory = 2399.23 (MB), peak = 4324.43 (MB)
[09/08 13:16:02   6366s] #CELL_VIEW croc_chip,init has 213 DRC violations
[09/08 13:16:02   6366s] #Total number of DRC violations = 213
[09/08 13:16:02   6366s] #Total number of process antenna violations = 11
[09/08 13:16:02   6366s] #Total number of net violated process antenna rule = 8 
[09/08 13:16:02   6366s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:16:02   6366s] #Total number of violations on LAYER Metal2 = 89
[09/08 13:16:02   6366s] #Total number of violations on LAYER Metal3 = 94
[09/08 13:16:02   6366s] #Total number of violations on LAYER Metal4 = 30
[09/08 13:16:02   6366s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:16:02   6366s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:16:02   6366s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:16:02   6366s] #Post Route wire spread is done.
[09/08 13:16:02   6366s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/08 13:16:02   6366s] #Total number of nets with non-default rule or having extra spacing = 731
[09/08 13:16:02   6366s] #Total wire length = 2342204 um.
[09/08 13:16:02   6366s] #Total half perimeter of net bounding box = 1936302 um.
[09/08 13:16:02   6366s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 13:16:02   6366s] #Total wire length on LAYER Metal2 = 654856 um.
[09/08 13:16:02   6366s] #Total wire length on LAYER Metal3 = 932095 um.
[09/08 13:16:02   6366s] #Total wire length on LAYER Metal4 = 755253 um.
[09/08 13:16:02   6366s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:16:02   6366s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:16:02   6366s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:16:02   6366s] #Total number of vias = 286154
[09/08 13:16:02   6366s] #Up-Via Summary (total 286154):
[09/08 13:16:02   6366s] #           
[09/08 13:16:02   6366s] #-----------------------
[09/08 13:16:02   6366s] # Metal1         141572
[09/08 13:16:02   6366s] # Metal2         103902
[09/08 13:16:02   6366s] # Metal3          40680
[09/08 13:16:02   6366s] #-----------------------
[09/08 13:16:02   6366s] #                286154 
[09/08 13:16:02   6366s] #
[09/08 13:16:02   6366s] #detailRoute Statistics:
[09/08 13:16:02   6366s] #Cpu time = 00:31:48
[09/08 13:16:02   6366s] #Elapsed time = 00:14:40
[09/08 13:16:02   6366s] #Increased memory = 7.93 (MB)
[09/08 13:16:02   6366s] #Total memory = 2378.12 (MB)
[09/08 13:16:02   6366s] #Peak memory = 4324.43 (MB)
[09/08 13:16:02   6366s] #Skip updating routing design signature in db-snapshot flow
[09/08 13:16:02   6366s] ### global_detail_route design signature (262): route=1669277127 flt_obj=0 vio=2113204681 shield_wire=1
[09/08 13:16:02   6366s] ### Time Record (DB Export) is installed.
[09/08 13:16:02   6367s] ### export design design signature (263): route=1669277127 flt_obj=0 vio=2113204681 swire=282492057 shield_wire=1 net_attr=1640864617 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1194221023 pin_access=1341894652
[09/08 13:16:03   6369s] ### Time Record (DB Export) is uninstalled.
[09/08 13:16:03   6369s] ### Time Record (Post Callback) is installed.
[09/08 13:16:03   6369s] ### Time Record (Post Callback) is uninstalled.
[09/08 13:16:03   6369s] #
[09/08 13:16:03   6369s] #globalDetailRoute statistics:
[09/08 13:16:03   6369s] #Cpu time = 00:32:15
[09/08 13:16:03   6369s] #Elapsed time = 00:14:56
[09/08 13:16:03   6369s] #Increased memory = -330.18 (MB)
[09/08 13:16:03   6369s] #Total memory = 1868.44 (MB)
[09/08 13:16:03   6369s] #Peak memory = 4324.43 (MB)
[09/08 13:16:03   6369s] #Number of warnings = 98
[09/08 13:16:03   6369s] #Total number of warnings = 185
[09/08 13:16:03   6369s] #Number of fails = 0
[09/08 13:16:03   6369s] #Total number of fails = 0
[09/08 13:16:03   6369s] #Complete globalDetailRoute on Mon Sep  8 13:16:03 2025
[09/08 13:16:03   6369s] #
[09/08 13:16:03   6369s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 13:16:03   6369s] ### 
[09/08 13:16:03   6369s] ###   Scalability Statistics
[09/08 13:16:03   6369s] ### 
[09/08 13:16:03   6369s] ### --------------------------------+----------------+----------------+----------------+
[09/08 13:16:03   6369s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/08 13:16:03   6369s] ### --------------------------------+----------------+----------------+----------------+
[09/08 13:16:03   6369s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 13:16:03   6369s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 13:16:03   6369s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/08 13:16:03   6369s] ###   DB Import                     |        00:00:03|        00:00:01|             2.5|
[09/08 13:16:03   6369s] ###   DB Export                     |        00:00:02|        00:00:01|             1.0|
[09/08 13:16:03   6369s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/08 13:16:03   6369s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/08 13:16:03   6369s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.2|
[09/08 13:16:03   6369s] ###   Global Routing                |        00:00:08|        00:00:04|             2.1|
[09/08 13:16:03   6369s] ###   Track Assignment              |        00:00:06|        00:00:04|             1.6|
[09/08 13:16:03   6369s] ###   Detail Routing                |        00:31:12|        00:14:22|             2.2|
[09/08 13:16:03   6369s] ###   Antenna Fixing                |        00:00:15|        00:00:08|             1.8|
[09/08 13:16:03   6369s] ###   Post Route Wire Spreading     |        00:00:18|        00:00:09|             2.0|
[09/08 13:16:03   6369s] ###   Entire Command                |        00:32:15|        00:14:56|             2.2|
[09/08 13:16:03   6369s] ### --------------------------------+----------------+----------------+----------------+
[09/08 13:16:03   6369s] ### 
[09/08 13:16:03   6369s] **optDesign ... cpu = 0:38:35, real = 0:17:23, mem = 1843.4M, totSessionCpu=1:46:10 **
[09/08 13:16:03   6369s] 
[09/08 13:16:03   6369s] =============================================================================================
[09/08 13:16:03   6369s]  Step TAT Report for EcoRoute #1
[09/08 13:16:03   6369s] =============================================================================================
[09/08 13:16:03   6369s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:16:03   6369s] ---------------------------------------------------------------------------------------------
[09/08 13:16:03   6369s] [ GlobalRoute            ]      1   0:00:03.8  (   0.4 % )     0:00:03.8 /  0:00:08.1    2.1
[09/08 13:16:03   6369s] [ DetailRoute            ]      1   0:14:22.2  (  96.2 % )     0:14:22.2 /  0:31:12.4    2.2
[09/08 13:16:03   6369s] [ MISC                   ]          0:00:30.3  (   3.4 % )     0:00:30.3 /  0:00:55.0    1.8
[09/08 13:16:03   6369s] ---------------------------------------------------------------------------------------------
[09/08 13:16:03   6369s]  EcoRoute #1 TOTAL                  0:14:56.3  ( 100.0 % )     0:14:56.3 /  0:32:15.5    2.2
[09/08 13:16:03   6369s] ---------------------------------------------------------------------------------------------
[09/08 13:16:03   6369s] 
[09/08 13:16:03   6369s] -routeWithEco false                       # bool, default=false
[09/08 13:16:03   6369s] -routeSelectedNetOnly false               # bool, default=false
[09/08 13:16:03   6369s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 13:16:03   6369s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 13:16:03   6369s] New Signature Flow (restoreNanoRouteOptions) ....
[09/08 13:16:03   6369s] Extraction called for design 'croc_chip' of instances=52559 and nets=51233 using extraction engine 'postRoute' at effort level 'low' .
[09/08 13:16:03   6369s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 13:16:03   6369s] RC Extraction called in multi-corner(1) mode.
[09/08 13:16:03   6369s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 13:16:03   6369s] Type 'man IMPEXT-6197' for more detail.
[09/08 13:16:03   6369s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 13:16:03   6369s] * Layer Id             : 1 - M1
[09/08 13:16:03   6369s]       Thickness        : 0.4
[09/08 13:16:03   6369s]       Min Width        : 0.16
[09/08 13:16:03   6369s]       Layer Dielectric : 4.1
[09/08 13:16:03   6369s] * Layer Id             : 2 - M2
[09/08 13:16:03   6369s]       Thickness        : 0.45
[09/08 13:16:03   6369s]       Min Width        : 0.2
[09/08 13:16:03   6369s]       Layer Dielectric : 4.1
[09/08 13:16:03   6369s] * Layer Id             : 3 - M3
[09/08 13:16:03   6369s]       Thickness        : 0.45
[09/08 13:16:03   6369s]       Min Width        : 0.2
[09/08 13:16:03   6369s]       Layer Dielectric : 4.1
[09/08 13:16:03   6369s] * Layer Id             : 4 - M4
[09/08 13:16:03   6369s]       Thickness        : 0.45
[09/08 13:16:03   6369s]       Min Width        : 0.2
[09/08 13:16:03   6369s]       Layer Dielectric : 4.1
[09/08 13:16:03   6369s] * Layer Id             : 5 - M5
[09/08 13:16:03   6369s]       Thickness        : 0.45
[09/08 13:16:03   6369s]       Min Width        : 0.2
[09/08 13:16:03   6369s]       Layer Dielectric : 4.1
[09/08 13:16:03   6369s] * Layer Id             : 6 - M6
[09/08 13:16:03   6369s]       Thickness        : 2
[09/08 13:16:03   6369s]       Min Width        : 1.64
[09/08 13:16:03   6369s]       Layer Dielectric : 4.1
[09/08 13:16:03   6369s] * Layer Id             : 7 - M7
[09/08 13:16:03   6369s]       Thickness        : 3
[09/08 13:16:03   6369s]       Min Width        : 2
[09/08 13:16:03   6369s]       Layer Dielectric : 4.1
[09/08 13:16:03   6369s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 13:16:03   6369s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 13:16:03   6369s]       RC Corner Indexes            0   
[09/08 13:16:03   6369s] Capacitance Scaling Factor   : 1.00000 
[09/08 13:16:03   6369s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 13:16:03   6369s] Resistance Scaling Factor    : 1.00000 
[09/08 13:16:03   6369s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 13:16:03   6369s] Clock Res. Scaling Factor    : 1.00000 
[09/08 13:16:03   6369s] Shrink Factor                : 1.00000
[09/08 13:16:04   6370s] LayerId::1 widthSet size::1
[09/08 13:16:04   6370s] LayerId::2 widthSet size::3
[09/08 13:16:04   6370s] LayerId::3 widthSet size::3
[09/08 13:16:04   6370s] LayerId::4 widthSet size::3
[09/08 13:16:04   6370s] LayerId::5 widthSet size::3
[09/08 13:16:04   6370s] LayerId::6 widthSet size::1
[09/08 13:16:04   6370s] LayerId::7 widthSet size::1
[09/08 13:16:04   6370s] Initializing multi-corner resistance tables ...
[09/08 13:16:04   6370s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343138 ; uaWl: 1.000000 ; uaWlH: 0.322837 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 13:16:05   6371s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2838.9M)
[09/08 13:16:05   6371s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 13:16:06   6372s] Extracted 10.0002% (CPU Time= 0:00:02.0  MEM= 2878.9M)
[09/08 13:16:07   6373s] Extracted 20.0003% (CPU Time= 0:00:02.6  MEM= 2878.9M)
[09/08 13:16:08   6374s] Extracted 30.0003% (CPU Time= 0:00:04.3  MEM= 2882.9M)
[09/08 13:16:09   6375s] Extracted 40.0002% (CPU Time= 0:00:04.6  MEM= 2882.9M)
[09/08 13:16:09   6375s] Extracted 50.0003% (CPU Time= 0:00:05.2  MEM= 2882.9M)
[09/08 13:16:11   6377s] Extracted 60.0003% (CPU Time= 0:00:07.1  MEM= 2882.9M)
[09/08 13:16:11   6377s] Extracted 70.0002% (CPU Time= 0:00:07.5  MEM= 2882.9M)
[09/08 13:16:12   6378s] Extracted 80.0002% (CPU Time= 0:00:07.9  MEM= 2882.9M)
[09/08 13:16:13   6379s] Extracted 90.0003% (CPU Time= 0:00:08.8  MEM= 2882.9M)
[09/08 13:16:15   6381s] Extracted 100% (CPU Time= 0:00:10.8  MEM= 2882.9M)
[09/08 13:16:15   6381s] Number of Extracted Resistors     : 907257
[09/08 13:16:15   6381s] Number of Extracted Ground Cap.   : 930068
[09/08 13:16:15   6381s] Number of Extracted Coupling Cap. : 2014192
[09/08 13:16:15   6381s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2866.914M)
[09/08 13:16:15   6381s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 13:16:16   6382s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2866.9M)
[09/08 13:16:16   6382s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 13:16:16   6382s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45047 access done (mem: 2870.914M)
[09/08 13:16:16   6382s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2870.914M)
[09/08 13:16:16   6382s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2870.914M)
[09/08 13:16:16   6382s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 13:16:16   6383s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 2870.914M)
[09/08 13:16:16   6383s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=2870.914M)
[09/08 13:16:16   6383s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.8  Real Time: 0:00:13.0  MEM: 2870.914M)
[09/08 13:16:16   6383s] **optDesign ... cpu = 0:38:48, real = 0:17:36, mem = 1846.6M, totSessionCpu=1:46:23 **
[09/08 13:16:16   6383s] Starting delay calculation for Setup views
[09/08 13:16:17   6383s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 13:16:17   6383s] #################################################################################
[09/08 13:16:17   6383s] # Design Stage: PostRoute
[09/08 13:16:17   6383s] # Design Name: croc_chip
[09/08 13:16:17   6383s] # Design Mode: 130nm
[09/08 13:16:17   6383s] # Analysis Mode: MMMC OCV 
[09/08 13:16:17   6383s] # Parasitics Mode: SPEF/RCDB
[09/08 13:16:17   6383s] # Signoff Settings: SI On 
[09/08 13:16:17   6383s] #################################################################################
[09/08 13:16:17   6385s] Topological Sorting (REAL = 0:00:00.0, MEM = 2896.9M, InitMEM = 2890.1M)
[09/08 13:16:17   6385s] Setting infinite Tws ...
[09/08 13:16:17   6385s] First Iteration Infinite Tw... 
[09/08 13:16:17   6385s] Calculate early delays in OCV mode...
[09/08 13:16:17   6385s] Calculate late delays in OCV mode...
[09/08 13:16:17   6385s] Start delay calculation (fullDC) (8 T). (MEM=2896.91)
[09/08 13:16:17   6385s] LayerId::1 widthSet size::1
[09/08 13:16:17   6385s] LayerId::2 widthSet size::3
[09/08 13:16:17   6385s] LayerId::3 widthSet size::3
[09/08 13:16:17   6385s] LayerId::4 widthSet size::3
[09/08 13:16:17   6385s] LayerId::5 widthSet size::3
[09/08 13:16:17   6385s] LayerId::6 widthSet size::1
[09/08 13:16:17   6385s] LayerId::7 widthSet size::1
[09/08 13:16:17   6385s] Initializing multi-corner resistance tables ...
[09/08 13:16:17   6385s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343138 ; uaWl: 1.000000 ; uaWlH: 0.322837 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 13:16:18   6386s] End AAE Lib Interpolated Model. (MEM=2913.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:16:18   6386s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2913.941M)
[09/08 13:16:18   6386s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2913.9M)
[09/08 13:16:18   6386s] AAE_INFO: 8 threads acquired from CTE.
[09/08 13:16:21   6404s] Total number of fetched objects 49908
[09/08 13:16:21   6404s] AAE_INFO-618: Total number of nets in the design is 51233,  97.6 percent of the nets selected for SI analysis
[09/08 13:16:21   6405s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 13:16:21   6405s] End delay calculation. (MEM=3263.5 CPU=0:00:17.8 REAL=0:00:03.0)
[09/08 13:16:21   6405s] End delay calculation (fullDC). (MEM=3263.5 CPU=0:00:19.6 REAL=0:00:04.0)
[09/08 13:16:21   6405s] *** CDM Built up (cpu=0:00:21.6  real=0:00:04.0  mem= 3263.5M) ***
[09/08 13:16:22   6408s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3263.5M)
[09/08 13:16:22   6408s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 13:16:22   6408s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3263.5M)
[09/08 13:16:22   6408s] Starting SI iteration 2
[09/08 13:16:22   6409s] Calculate early delays in OCV mode...
[09/08 13:16:22   6409s] Calculate late delays in OCV mode...
[09/08 13:16:22   6409s] Start delay calculation (fullDC) (8 T). (MEM=2933.64)
[09/08 13:16:22   6409s] End AAE Lib Interpolated Model. (MEM=2933.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:16:23   6419s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 13:16:23   6419s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49908. 
[09/08 13:16:23   6419s] Total number of fetched objects 49908
[09/08 13:16:23   6419s] AAE_INFO-618: Total number of nets in the design is 51233,  20.4 percent of the nets selected for SI analysis
[09/08 13:16:23   6419s] End delay calculation. (MEM=3256.61 CPU=0:00:09.7 REAL=0:00:01.0)
[09/08 13:16:23   6419s] End delay calculation (fullDC). (MEM=3256.61 CPU=0:00:09.8 REAL=0:00:01.0)
[09/08 13:16:23   6419s] *** CDM Built up (cpu=0:00:09.9  real=0:00:01.0  mem= 3256.6M) ***
[09/08 13:16:24   6424s] *** Done Building Timing Graph (cpu=0:00:40.7 real=0:00:08.0 totSessionCpu=1:47:04 mem=3254.6M)
[09/08 13:16:24   6424s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3254.6M
[09/08 13:16:24   6424s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.054, REAL:0.055, MEM:3254.6M
[09/08 13:16:25   6425s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.555  | -0.621  |  1.667  | -3.555  |   N/A   |  6.811  | -0.045  |  0.130  |
|           TNS (ns):|-125.369 | -57.631 |  0.000  | -67.738 |   N/A   |  0.000  | -0.063  |  0.000  |
|    Violating Paths:|   474   |   439   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:39:31, real = 0:17:45, mem = 2139.0M, totSessionCpu=1:47:06 **
[09/08 13:16:25   6425s] Executing marking Critical Nets1
[09/08 13:16:25   6425s] Footprint sg13g2_xor2_1 has at least 2 pins...
[09/08 13:16:25   6425s] Footprint sg13g2_xnor2_1 has at least 3 pins...
[09/08 13:16:25   6425s] Footprint sg13g2_slgcp_1 has at least 4 pins...
[09/08 13:16:25   6425s] Footprint sg13g2_sdfbbp_1 has at least 5 pins...
[09/08 13:16:25   6425s] *** Number of Vt Cells Partition = 1
[09/08 13:16:25   6426s] Running postRoute recovery in postEcoRoute mode
[09/08 13:16:25   6426s] **optDesign ... cpu = 0:39:31, real = 0:17:45, mem = 2139.0M, totSessionCpu=1:47:06 **
[09/08 13:16:26   6427s]   Timing/DRV Snapshot: (TGT)
[09/08 13:16:26   6427s]      Weighted WNS: -0.341
[09/08 13:16:26   6427s]       All  PG WNS: -3.555
[09/08 13:16:26   6427s]       High PG WNS: -0.621
[09/08 13:16:26   6427s]       All  PG TNS: -125.369
[09/08 13:16:26   6427s]       High PG TNS: -57.632
[09/08 13:16:26   6427s]          Tran DRV: 0 (41)
[09/08 13:16:26   6427s]           Cap DRV: 128 (167)
[09/08 13:16:26   6427s]        Fanout DRV: 3 (182)
[09/08 13:16:26   6427s]            Glitch: 0 (0)
[09/08 13:16:26   6427s]    Category Slack: { [L, -3.555] [H, -0.045] [H, 0.130] [H, -0.621] }
[09/08 13:16:26   6427s] 
[09/08 13:16:26   6427s] Checking setup slack degradation ...
[09/08 13:16:26   6427s] 
[09/08 13:16:26   6427s] Recovery Manager:
[09/08 13:16:26   6427s]   Low  Effort WNS Jump: 0.000 (REF: -3.559, TGT: -3.555, Threshold: 0.356) - Skip
[09/08 13:16:26   6427s]   High Effort WNS Jump: 0.030 (REF: { -0.020, 0.000, -0.591 }, TGT: { -0.045, 0.000, -0.621 }, Threshold: 0.075) - Skip
[09/08 13:16:26   6427s]   Low  Effort TNS Jump: 10.840 (REF: -114.530, TGT: -125.369, Threshold: 50.000) - Skip
[09/08 13:16:26   6427s]   High Effort TNS Jump: 10.150 (REF: -47.481, TGT: -57.632, Threshold: 25.000) - Skip
[09/08 13:16:26   6427s] 
[09/08 13:16:26   6427s] Checking DRV degradation...
[09/08 13:16:26   6427s] 
[09/08 13:16:26   6427s] Recovery Manager:
[09/08 13:16:26   6427s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 13:16:26   6427s]      Cap DRV degradation : 0 (128 -> 128, Margin 20) - Skip
[09/08 13:16:26   6427s]   Fanout DRV degradation : 0 (3 -> 3, Margin 20) - Skip
[09/08 13:16:26   6427s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 13:16:26   6427s] 
[09/08 13:16:26   6427s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 13:16:26   6427s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2963.13M, totSessionCpu=1:47:07).
[09/08 13:16:26   6427s] **optDesign ... cpu = 0:39:32, real = 0:17:46, mem = 2138.7M, totSessionCpu=1:47:07 **
[09/08 13:16:26   6427s] 
[09/08 13:16:26   6427s] Latch borrow mode reset to max_borrow
[09/08 13:16:27   6431s] Reported timing to dir ./timingReports
[09/08 13:16:27   6431s] **optDesign ... cpu = 0:39:36, real = 0:17:47, mem = 2140.8M, totSessionCpu=1:47:11 **
[09/08 13:16:27   6431s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2932.6M
[09/08 13:16:27   6431s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.028, MEM:2932.6M
[09/08 13:16:29   6434s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.555  | -0.621  |  1.667  | -3.555  |   N/A   |  6.811  | -0.045  |  0.130  |
|           TNS (ns):|-125.369 | -57.631 |  0.000  | -67.738 |   N/A   |  0.000  | -0.063  |  0.000  |
|    Violating Paths:|   474   |   439   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:39:40, real = 0:17:49, mem = 2143.9M, totSessionCpu=1:47:15 **
[09/08 13:16:29   6434s]  ReSet Options after AAE Based Opt flow 
[09/08 13:16:29   6434s] *** Finished optDesign ***
[09/08 13:16:29   6434s] Info: pop threads available for lower-level modules during optimization.
[09/08 13:16:29   6434s] Deleting Lib Analyzer.
[09/08 13:16:29   6434s] Info: Destroy the CCOpt slew target map.
[09/08 13:16:29   6434s] clean pInstBBox. size 0
[09/08 13:16:29   6435s] All LLGs are deleted
[09/08 13:16:29   6435s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2962.8M
[09/08 13:16:29   6435s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2962.8M
[09/08 13:16:29   6435s] 
[09/08 13:16:29   6435s] =============================================================================================
[09/08 13:16:29   6435s]  Final TAT Report for optDesign
[09/08 13:16:29   6435s] =============================================================================================
[09/08 13:16:29   6435s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:16:29   6435s] ---------------------------------------------------------------------------------------------
[09/08 13:16:29   6435s] [ WnsOpt                 ]      1   0:00:46.8  (   4.4 % )     0:00:55.2 /  0:02:49.8    3.1
[09/08 13:16:29   6435s] [ TnsOpt                 ]      1   0:00:17.5  (   1.6 % )     0:00:37.9 /  0:01:23.5    2.2
[09/08 13:16:29   6435s] [ DrvOpt                 ]      1   0:00:05.9  (   0.6 % )     0:00:05.9 /  0:00:15.4    2.6
[09/08 13:16:29   6435s] [ ClockDrv               ]      1   0:00:04.3  (   0.4 % )     0:00:04.3 /  0:00:05.5    1.3
[09/08 13:16:29   6435s] [ SkewClock              ]      4   0:00:28.8  (   2.7 % )     0:00:28.8 /  0:00:52.0    1.8
[09/08 13:16:29   6435s] [ ViewPruning            ]     10   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 13:16:29   6435s] [ CheckPlace             ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.8    2.6
[09/08 13:16:29   6435s] [ RefinePlace            ]      3   0:00:04.4  (   0.4 % )     0:00:04.4 /  0:00:06.8    1.5
[09/08 13:16:29   6435s] [ LayerAssignment        ]      2   0:00:02.2  (   0.2 % )     0:00:02.3 /  0:00:02.3    1.0
[09/08 13:16:29   6435s] [ EcoRoute               ]      1   0:14:56.3  (  83.8 % )     0:14:56.3 /  0:32:15.5    2.2
[09/08 13:16:29   6435s] [ ExtractRC              ]      2   0:00:27.4  (   2.6 % )     0:00:27.4 /  0:00:28.7    1.0
[09/08 13:16:29   6435s] [ TimingUpdate           ]     13   0:00:04.1  (   0.4 % )     0:00:20.0 /  0:01:41.9    5.1
[09/08 13:16:29   6435s] [ FullDelayCalc          ]      3   0:00:15.9  (   1.5 % )     0:00:16.0 /  0:01:23.2    5.2
[09/08 13:16:29   6435s] [ OptSummaryReport       ]      5   0:00:00.7  (   0.1 % )     0:00:05.7 /  0:00:10.5    1.8
[09/08 13:16:29   6435s] [ TimingReport           ]      5   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:03.0    3.4
[09/08 13:16:29   6435s] [ DrvReport              ]      5   0:00:03.8  (   0.4 % )     0:00:03.8 /  0:00:06.1    1.6
[09/08 13:16:29   6435s] [ GenerateReports        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.7    2.6
[09/08 13:16:29   6435s] [ MISC                   ]          0:00:09.4  (   0.9 % )     0:00:09.4 /  0:00:19.3    2.0
[09/08 13:16:29   6435s] ---------------------------------------------------------------------------------------------
[09/08 13:16:29   6435s]  optDesign TOTAL                    0:17:49.1  ( 100.0 % )     0:17:49.1 /  0:39:40.1    2.2
[09/08 13:16:29   6435s] ---------------------------------------------------------------------------------------------
[09/08 13:16:29   6435s] 
[09/08 13:16:29   6435s] Deleting Cell Server ...
[09/08 13:19:52   6457s] <CMD> optDesign -postroute -setup
[09/08 13:19:52   6457s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2124.4M, totSessionCpu=1:47:38 **
[09/08 13:19:52   6457s] **INFO: User settings:
[09/08 13:19:52   6457s] setNanoRouteMode -drouteAntennaFactor                           1
[09/08 13:19:52   6457s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[09/08 13:19:52   6457s] setNanoRouteMode -drouteStartIteration                          0
[09/08 13:19:52   6457s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[09/08 13:19:52   6457s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 13:19:52   6457s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 13:19:52   6457s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 13:19:52   6457s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 13:19:52   6457s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 13:19:52   6457s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 13:19:52   6457s] setNanoRouteMode -timingEngine                                  {}
[09/08 13:19:52   6457s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 13:19:52   6457s] setDesignMode -congEffort                                       high
[09/08 13:19:52   6457s] setDesignMode -flowEffort                                       standard
[09/08 13:19:52   6457s] setDesignMode -process                                          130
[09/08 13:19:52   6457s] setDesignMode -topRoutingLayer                                  Metal4
[09/08 13:19:52   6457s] setExtractRCMode -basic                                         true
[09/08 13:19:52   6457s] setExtractRCMode -coupled                                       true
[09/08 13:19:52   6457s] setExtractRCMode -coupling_c_th                                 0.4
[09/08 13:19:52   6457s] setExtractRCMode -defViaCap                                     true
[09/08 13:19:52   6457s] setExtractRCMode -engine                                        postRoute
[09/08 13:19:52   6457s] setExtractRCMode -extended                                      false
[09/08 13:19:52   6457s] setExtractRCMode -layerIndependent                              1
[09/08 13:19:52   6457s] setExtractRCMode -noCleanRCDB                                   true
[09/08 13:19:52   6457s] setExtractRCMode -nrNetInMemory                                 100000
[09/08 13:19:52   6457s] setExtractRCMode -relative_c_th                                 1
[09/08 13:19:52   6457s] setExtractRCMode -total_c_th                                    0
[09/08 13:19:52   6457s] setUsefulSkewMode -ecoRoute                                     false
[09/08 13:19:52   6457s] setDelayCalMode -enable_high_fanout                             true
[09/08 13:19:52   6457s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/08 13:19:52   6457s] setDelayCalMode -engine                                         aae
[09/08 13:19:52   6457s] setDelayCalMode -ignoreNetLoad                                  false
[09/08 13:19:52   6457s] setDelayCalMode -SIAware                                        true
[09/08 13:19:52   6457s] setOptMode -activeSetupViews                                    { func_view_wc }
[09/08 13:19:52   6457s] setOptMode -addInstancePrefix                                   ictc_postCTS_hold
[09/08 13:19:52   6457s] setOptMode -autoSetupViews                                      { func_view_wc}
[09/08 13:19:52   6457s] setOptMode -autoTDGRSetupViews                                  { func_view_wc}
[09/08 13:19:52   6457s] setOptMode -deleteInst                                          true
[09/08 13:19:52   6457s] setOptMode -drcMargin                                           0
[09/08 13:19:52   6457s] setOptMode -expExtremeCongestionAwareBuffering                  true
[09/08 13:19:52   6457s] setOptMode -fixCap                                              true
[09/08 13:19:52   6457s] setOptMode -fixDrc                                              true
[09/08 13:19:52   6457s] setOptMode -fixFanoutLoad                                       true
[09/08 13:19:52   6457s] setOptMode -fixTran                                             true
[09/08 13:19:52   6457s] setOptMode -optimizeFF                                          true
[09/08 13:19:52   6457s] setOptMode -preserveAllSequential                               false
[09/08 13:19:52   6457s] setOptMode -setupTargetSlack                                    0
[09/08 13:19:52   6457s] setSIMode -separate_delta_delay_on_data                         true
[09/08 13:19:52   6457s] setPlaceMode -place_opt_post_place_tcl                          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/08 13:19:52   6457s] setAnalysisMode -analysisType                                   onChipVariation
[09/08 13:19:52   6457s] setAnalysisMode -checkType                                      setup
[09/08 13:19:52   6457s] setAnalysisMode -clkSrcPath                                     true
[09/08 13:19:52   6457s] setAnalysisMode -clockGatingCheck                               true
[09/08 13:19:52   6457s] setAnalysisMode -clockPropagation                               sdcControl
[09/08 13:19:52   6457s] setAnalysisMode -cppr                                           both
[09/08 13:19:52   6457s] setAnalysisMode -enableMultipleDriveNet                         true
[09/08 13:19:52   6457s] setAnalysisMode -log                                            true
[09/08 13:19:52   6457s] setAnalysisMode -sequentialConstProp                            true
[09/08 13:19:52   6457s] setAnalysisMode -skew                                           true
[09/08 13:19:52   6457s] setAnalysisMode -timeBorrowing                                  true
[09/08 13:19:52   6457s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[09/08 13:19:52   6457s] setAnalysisMode -usefulSkew                                     true
[09/08 13:19:52   6457s] setAnalysisMode -useOutputPinCap                                true
[09/08 13:19:52   6457s] setAnalysisMode -warn                                           true
[09/08 13:19:52   6457s] 
[09/08 13:19:52   6457s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/08 13:19:52   6457s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/08 13:19:53   6458s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 13:19:53   6458s] Summary for sequential cells identification: 
[09/08 13:19:53   6458s]   Identified SBFF number: 3
[09/08 13:19:53   6458s]   Identified MBFF number: 0
[09/08 13:19:53   6458s]   Identified SB Latch number: 0
[09/08 13:19:53   6458s]   Identified MB Latch number: 0
[09/08 13:19:53   6458s]   Not identified SBFF number: 0
[09/08 13:19:53   6458s]   Not identified MBFF number: 0
[09/08 13:19:53   6458s]   Not identified SB Latch number: 0
[09/08 13:19:53   6458s]   Not identified MB Latch number: 0
[09/08 13:19:53   6458s]   Number of sequential cells which are not FFs: 7
[09/08 13:19:53   6458s]  Visiting view : func_view_wc
[09/08 13:19:53   6458s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/08 13:19:53   6458s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 13:19:53   6458s]  Visiting view : func_view_bc
[09/08 13:19:53   6458s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/08 13:19:53   6458s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 13:19:53   6458s]  Setting StdDelay to 38.40
[09/08 13:19:53   6458s] Creating Cell Server, finished. 
[09/08 13:19:53   6458s] 
[09/08 13:19:53   6458s] Need call spDPlaceInit before registerPrioInstLoc.
[09/08 13:19:53   6458s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:19:53   6458s] GigaOpt running with 8 threads.
[09/08 13:19:53   6458s] Info: 8 threads available for lower-level modules during optimization.
[09/08 13:19:53   6458s] OPERPROF: Starting DPlace-Init at level 1, MEM:2960.8M
[09/08 13:19:53   6458s] #spOpts: N=130 mergeVia=F 
[09/08 13:19:53   6458s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2960.8M
[09/08 13:19:53   6458s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2960.8M
[09/08 13:19:53   6458s] Core basic site is CoreSite
[09/08 13:19:53   6458s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:19:53   6458s] Fast DP-INIT is on for default
[09/08 13:19:53   6458s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/08 13:19:53   6458s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.137, REAL:0.038, MEM:2962.3M
[09/08 13:19:53   6458s] OPERPROF:     Starting CMU at level 3, MEM:2962.3M
[09/08 13:19:53   6458s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2962.3M
[09/08 13:19:53   6458s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.179, REAL:0.077, MEM:2962.3M
[09/08 13:19:53   6458s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2962.3MB).
[09/08 13:19:53   6458s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.159, MEM:2962.3M
[09/08 13:19:53   6458s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:19:53   6458s] 
[09/08 13:19:53   6458s] Creating Lib Analyzer ...
[09/08 13:19:53   6458s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:19:53   6458s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 13:19:53   6459s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 13:19:53   6459s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 13:19:53   6459s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 13:19:53   6459s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 13:19:53   6459s] 
[09/08 13:19:53   6459s] {RT default_rc_corner 0 4 4 0}
[09/08 13:19:54   6459s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:47:39 mem=2966.3M
[09/08 13:19:54   6459s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:47:39 mem=2966.3M
[09/08 13:19:54   6459s] Creating Lib Analyzer, finished. 
[09/08 13:19:54   6462s] **optDesign ... cpu = 0:00:04, real = 0:00:02, mem = 2143.1M, totSessionCpu=1:47:42 **
[09/08 13:19:54   6462s] Existing Dirty Nets : 0
[09/08 13:19:54   6462s] New Signature Flow (optDesignCheckOptions) ....
[09/08 13:19:54   6462s] #Taking db snapshot
[09/08 13:19:54   6462s] #Taking db snapshot ... done
[09/08 13:19:54   6462s] OPERPROF: Starting checkPlace at level 1, MEM:2934.3M
[09/08 13:19:54   6462s] #spOpts: N=130 
[09/08 13:19:54   6462s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2934.3M
[09/08 13:19:54   6462s] Info: 121 insts are soft-fixed.
[09/08 13:19:54   6462s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:19:55   6462s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.038, MEM:2934.3M
[09/08 13:19:55   6462s] Begin checking placement ... (start mem=2934.3M, init mem=2934.3M)
[09/08 13:19:55   6462s] 
[09/08 13:19:55   6462s] Running CheckPlace using 8 threads!...
[09/08 13:19:55   6463s] 
[09/08 13:19:55   6463s] ...checkPlace MT is done!
[09/08 13:19:55   6463s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2966.3M
[09/08 13:19:55   6463s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.018, REAL:0.018, MEM:2966.3M
[09/08 13:19:55   6463s] Pre-route DRC Violation:	196
[09/08 13:19:55   6463s] *info: Placed = 52495          (Fixed = 8443)
[09/08 13:19:55   6463s] *info: Unplaced = 0           
[09/08 13:19:55   6463s] Placement Density:61.89%(658368/1063714)
[09/08 13:19:55   6463s] Placement Density (including fixed std cells):62.50%(675630/1080976)
[09/08 13:19:55   6463s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2966.3M
[09/08 13:19:55   6463s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.020, MEM:2966.3M
[09/08 13:19:55   6463s] Finished checkPlace (total: cpu=0:00:01.1, real=0:00:01.0; vio checks: cpu=0:00:01.0, real=0:00:00.0; mem=2966.3M)
[09/08 13:19:55   6463s] OPERPROF: Finished checkPlace at level 1, CPU:1.091, REAL:0.383, MEM:2966.3M
[09/08 13:19:55   6463s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[09/08 13:19:55   6463s] **INFO: It is recommended to fix the placement violations and reroute the design
[09/08 13:19:55   6463s] **INFO: Command refinePlace may be used to fix the placement violations
[09/08 13:19:55   6463s]  Initial DC engine is -> aae
[09/08 13:19:55   6463s]  
[09/08 13:19:55   6463s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/08 13:19:55   6463s]  
[09/08 13:19:55   6463s]  
[09/08 13:19:55   6463s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/08 13:19:55   6463s]  
[09/08 13:19:55   6463s] Reset EOS DB
[09/08 13:19:55   6463s] Ignoring AAE DB Resetting ...
[09/08 13:19:55   6463s]  Set Options for AAE Based Opt flow 
[09/08 13:19:55   6463s] *** optDesign -postRoute ***
[09/08 13:19:55   6463s] DRC Margin: user margin 0.0; extra margin 0
[09/08 13:19:55   6463s] Setup Target Slack: user slack 0
[09/08 13:19:55   6463s] Hold Target Slack: user slack 0
[09/08 13:19:55   6463s] All LLGs are deleted
[09/08 13:19:55   6463s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2966.3M
[09/08 13:19:55   6463s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2966.3M
[09/08 13:19:55   6463s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2966.3M
[09/08 13:19:55   6463s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2966.3M
[09/08 13:19:55   6463s] Fast DP-INIT is on for default
[09/08 13:19:55   6463s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.037, MEM:2966.3M
[09/08 13:19:55   6463s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.149, REAL:0.066, MEM:2966.3M
[09/08 13:19:55   6463s] Multi-VT timing optimization disabled based on library information.
[09/08 13:19:55   6463s] Deleting Cell Server ...
[09/08 13:19:55   6463s] Deleting Lib Analyzer.
[09/08 13:19:55   6463s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 13:19:55   6463s] Summary for sequential cells identification: 
[09/08 13:19:55   6463s]   Identified SBFF number: 3
[09/08 13:19:55   6463s]   Identified MBFF number: 0
[09/08 13:19:55   6463s]   Identified SB Latch number: 0
[09/08 13:19:55   6463s]   Identified MB Latch number: 0
[09/08 13:19:55   6463s]   Not identified SBFF number: 0
[09/08 13:19:55   6463s]   Not identified MBFF number: 0
[09/08 13:19:55   6463s]   Not identified SB Latch number: 0
[09/08 13:19:55   6463s]   Not identified MB Latch number: 0
[09/08 13:19:55   6463s]   Number of sequential cells which are not FFs: 7
[09/08 13:19:55   6463s]  Visiting view : func_view_wc
[09/08 13:19:55   6463s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/08 13:19:55   6463s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 13:19:55   6463s]  Visiting view : func_view_bc
[09/08 13:19:55   6463s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/08 13:19:55   6463s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 13:19:55   6463s]  Setting StdDelay to 38.40
[09/08 13:19:55   6463s] Creating Cell Server, finished. 
[09/08 13:19:55   6463s] 
[09/08 13:19:55   6463s] Deleting Cell Server ...
[09/08 13:19:55   6463s] ** INFO : this run is activating 'postRoute' automaton
[09/08 13:19:55   6463s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45047 access done (mem: 2966.293M)
[09/08 13:19:55   6463s] Extraction called for design 'croc_chip' of instances=52559 and nets=51233 using extraction engine 'postRoute' at effort level 'low' .
[09/08 13:19:55   6463s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 13:19:55   6463s] RC Extraction called in multi-corner(1) mode.
[09/08 13:19:55   6463s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 13:19:55   6463s] Type 'man IMPEXT-6197' for more detail.
[09/08 13:19:55   6463s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 13:19:55   6463s] * Layer Id             : 1 - M1
[09/08 13:19:55   6463s]       Thickness        : 0.4
[09/08 13:19:55   6463s]       Min Width        : 0.16
[09/08 13:19:55   6463s]       Layer Dielectric : 4.1
[09/08 13:19:55   6463s] * Layer Id             : 2 - M2
[09/08 13:19:55   6463s]       Thickness        : 0.45
[09/08 13:19:55   6463s]       Min Width        : 0.2
[09/08 13:19:55   6463s]       Layer Dielectric : 4.1
[09/08 13:19:55   6463s] * Layer Id             : 3 - M3
[09/08 13:19:55   6463s]       Thickness        : 0.45
[09/08 13:19:55   6463s]       Min Width        : 0.2
[09/08 13:19:55   6463s]       Layer Dielectric : 4.1
[09/08 13:19:55   6463s] * Layer Id             : 4 - M4
[09/08 13:19:55   6463s]       Thickness        : 0.45
[09/08 13:19:55   6463s]       Min Width        : 0.2
[09/08 13:19:55   6463s]       Layer Dielectric : 4.1
[09/08 13:19:55   6463s] * Layer Id             : 5 - M5
[09/08 13:19:55   6463s]       Thickness        : 0.45
[09/08 13:19:55   6463s]       Min Width        : 0.2
[09/08 13:19:55   6463s]       Layer Dielectric : 4.1
[09/08 13:19:55   6463s] * Layer Id             : 6 - M6
[09/08 13:19:55   6463s]       Thickness        : 2
[09/08 13:19:55   6463s]       Min Width        : 1.64
[09/08 13:19:55   6463s]       Layer Dielectric : 4.1
[09/08 13:19:55   6463s] * Layer Id             : 7 - M7
[09/08 13:19:55   6463s]       Thickness        : 3
[09/08 13:19:55   6463s]       Min Width        : 2
[09/08 13:19:55   6463s]       Layer Dielectric : 4.1
[09/08 13:19:55   6463s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 13:19:55   6463s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 13:19:55   6463s]       RC Corner Indexes            0   
[09/08 13:19:55   6463s] Capacitance Scaling Factor   : 1.00000 
[09/08 13:19:55   6463s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 13:19:55   6463s] Resistance Scaling Factor    : 1.00000 
[09/08 13:19:55   6463s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 13:19:55   6463s] Clock Res. Scaling Factor    : 1.00000 
[09/08 13:19:55   6463s] Shrink Factor                : 1.00000
[09/08 13:19:56   6464s] LayerId::1 widthSet size::1
[09/08 13:19:56   6464s] LayerId::2 widthSet size::3
[09/08 13:19:56   6464s] LayerId::3 widthSet size::3
[09/08 13:19:56   6464s] LayerId::4 widthSet size::3
[09/08 13:19:56   6464s] LayerId::5 widthSet size::3
[09/08 13:19:56   6464s] LayerId::6 widthSet size::1
[09/08 13:19:56   6464s] LayerId::7 widthSet size::1
[09/08 13:19:56   6464s] Initializing multi-corner resistance tables ...
[09/08 13:19:56   6465s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343138 ; uaWl: 1.000000 ; uaWlH: 0.322837 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 13:19:57   6465s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2966.3M)
[09/08 13:19:57   6465s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 13:19:58   6466s] Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 3022.3M)
[09/08 13:19:59   6467s] Extracted 20.0003% (CPU Time= 0:00:02.8  MEM= 3022.3M)
[09/08 13:20:01   6469s] Extracted 30.0003% (CPU Time= 0:00:04.8  MEM= 3026.3M)
[09/08 13:20:01   6469s] Extracted 40.0002% (CPU Time= 0:00:05.2  MEM= 3026.3M)
[09/08 13:20:02   6470s] Extracted 50.0003% (CPU Time= 0:00:05.9  MEM= 3026.3M)
[09/08 13:20:04   6472s] Extracted 60.0003% (CPU Time= 0:00:08.0  MEM= 3026.3M)
[09/08 13:20:04   6473s] Extracted 70.0002% (CPU Time= 0:00:08.4  MEM= 3026.3M)
[09/08 13:20:05   6473s] Extracted 80.0002% (CPU Time= 0:00:08.9  MEM= 3026.3M)
[09/08 13:20:06   6474s] Extracted 90.0003% (CPU Time= 0:00:09.8  MEM= 3026.3M)
[09/08 13:20:08   6476s] Extracted 100% (CPU Time= 0:00:12.0  MEM= 3026.3M)
[09/08 13:20:08   6477s] Number of Extracted Resistors     : 907257
[09/08 13:20:08   6477s] Number of Extracted Ground Cap.   : 930068
[09/08 13:20:08   6477s] Number of Extracted Coupling Cap. : 2014192
[09/08 13:20:08   6477s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2994.293M)
[09/08 13:20:08   6477s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 13:20:09   6477s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2994.3M)
[09/08 13:20:09   6477s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 13:20:09   6478s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45047 access done (mem: 2994.293M)
[09/08 13:20:09   6478s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2994.293M)
[09/08 13:20:09   6478s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2994.293M)
[09/08 13:20:09   6478s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 13:20:10   6479s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 2994.293M)
[09/08 13:20:10   6479s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2994.293M)
[09/08 13:20:10   6479s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.3  Real Time: 0:00:15.0  MEM: 2994.293M)
[09/08 13:20:10   6479s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2939.133M)
[09/08 13:20:10   6479s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2939.1M)
[09/08 13:20:10   6479s] LayerId::1 widthSet size::1
[09/08 13:20:10   6479s] LayerId::2 widthSet size::3
[09/08 13:20:10   6479s] LayerId::3 widthSet size::3
[09/08 13:20:10   6479s] LayerId::4 widthSet size::3
[09/08 13:20:10   6479s] LayerId::5 widthSet size::3
[09/08 13:20:10   6479s] LayerId::6 widthSet size::1
[09/08 13:20:10   6479s] LayerId::7 widthSet size::1
[09/08 13:20:10   6479s] Initializing multi-corner resistance tables ...
[09/08 13:20:10   6479s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343138 ; uaWl: 1.000000 ; uaWlH: 0.322837 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 13:20:11   6482s] Starting delay calculation for Hold views
[09/08 13:20:12   6482s] #################################################################################
[09/08 13:20:12   6482s] # Design Stage: PostRoute
[09/08 13:20:12   6482s] # Design Name: croc_chip
[09/08 13:20:12   6482s] # Design Mode: 130nm
[09/08 13:20:12   6482s] # Analysis Mode: MMMC OCV 
[09/08 13:20:12   6482s] # Parasitics Mode: SPEF/RCDB
[09/08 13:20:12   6482s] # Signoff Settings: SI Off 
[09/08 13:20:12   6482s] #################################################################################
[09/08 13:20:12   6482s] Topological Sorting (REAL = 0:00:00.0, MEM = 2933.1M, InitMEM = 2933.1M)
[09/08 13:20:12   6482s] Calculate late delays in OCV mode...
[09/08 13:20:12   6482s] Calculate early delays in OCV mode...
[09/08 13:20:12   6482s] Start delay calculation (fullDC) (8 T). (MEM=2933.13)
[09/08 13:20:12   6482s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/08 13:20:12   6483s] End AAE Lib Interpolated Model. (MEM=2958.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio24_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio24_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:20:12   6484s] Type 'man IMPESI-3194' for more detail.
[09/08 13:20:12   6484s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:20:12   6484s] Type 'man IMPESI-3199' for more detail.
[09/08 13:20:14   6493s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
[09/08 13:20:14   6493s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49908. 
[09/08 13:20:14   6493s] Total number of fetched objects 49908
[09/08 13:20:14   6493s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 13:20:14   6493s] End delay calculation. (MEM=3307.84 CPU=0:00:09.1 REAL=0:00:02.0)
[09/08 13:20:14   6493s] End delay calculation (fullDC). (MEM=3307.84 CPU=0:00:10.5 REAL=0:00:02.0)
[09/08 13:20:14   6493s] *** CDM Built up (cpu=0:00:10.9  real=0:00:02.0  mem= 3307.8M) ***
[09/08 13:20:14   6496s] *** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:03.0 totSessionCpu=1:48:16 mem=3307.8M)
[09/08 13:20:14   6496s] Done building cte hold timing graph (HoldAware) cpu=0:00:16.0 real=0:00:03.0 totSessionCpu=1:48:16 mem=3307.8M ***
[09/08 13:20:16   6499s] Starting delay calculation for Setup views
[09/08 13:20:16   6499s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 13:20:16   6499s] #################################################################################
[09/08 13:20:16   6499s] # Design Stage: PostRoute
[09/08 13:20:16   6499s] # Design Name: croc_chip
[09/08 13:20:16   6499s] # Design Mode: 130nm
[09/08 13:20:16   6499s] # Analysis Mode: MMMC OCV 
[09/08 13:20:16   6499s] # Parasitics Mode: SPEF/RCDB
[09/08 13:20:16   6499s] # Signoff Settings: SI On 
[09/08 13:20:16   6499s] #################################################################################
[09/08 13:20:16   6499s] Topological Sorting (REAL = 0:00:00.0, MEM = 3313.2M, InitMEM = 3313.2M)
[09/08 13:20:16   6500s] Setting infinite Tws ...
[09/08 13:20:16   6500s] First Iteration Infinite Tw... 
[09/08 13:20:16   6500s] Calculate early delays in OCV mode...
[09/08 13:20:16   6500s] Calculate late delays in OCV mode...
[09/08 13:20:16   6500s] Start delay calculation (fullDC) (8 T). (MEM=3313.22)
[09/08 13:20:16   6500s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/08 13:20:17   6500s] End AAE Lib Interpolated Model. (MEM=3330.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio12_io' has no receivers. SI analysis is not performed.
[09/08 13:20:17   6501s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 13:20:19   6519s] Total number of fetched objects 49908
[09/08 13:20:19   6519s] AAE_INFO-618: Total number of nets in the design is 51233,  97.6 percent of the nets selected for SI analysis
[09/08 13:20:19   6520s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 13:20:19   6520s] End delay calculation. (MEM=3299.72 CPU=0:00:18.5 REAL=0:00:02.0)
[09/08 13:20:19   6520s] End delay calculation (fullDC). (MEM=3299.72 CPU=0:00:19.8 REAL=0:00:03.0)
[09/08 13:20:19   6520s] *** CDM Built up (cpu=0:00:20.9  real=0:00:03.0  mem= 3299.7M) ***
[09/08 13:20:20   6524s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3299.7M)
[09/08 13:20:20   6524s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 13:20:20   6524s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3299.7M)
[09/08 13:20:20   6524s] 
[09/08 13:20:20   6524s] Executing IPO callback for view pruning ..
[09/08 13:20:20   6524s] Starting SI iteration 2
[09/08 13:20:21   6524s] Calculate early delays in OCV mode...
[09/08 13:20:21   6524s] Calculate late delays in OCV mode...
[09/08 13:20:21   6524s] Start delay calculation (fullDC) (8 T). (MEM=2928.86)
[09/08 13:20:21   6525s] End AAE Lib Interpolated Model. (MEM=2928.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:20:22   6535s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 13:20:22   6535s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49908. 
[09/08 13:20:22   6535s] Total number of fetched objects 49908
[09/08 13:20:22   6535s] AAE_INFO-618: Total number of nets in the design is 51233,  20.4 percent of the nets selected for SI analysis
[09/08 13:20:22   6535s] End delay calculation. (MEM=3257.73 CPU=0:00:10.3 REAL=0:00:01.0)
[09/08 13:20:22   6535s] End delay calculation (fullDC). (MEM=3257.73 CPU=0:00:10.5 REAL=0:00:01.0)
[09/08 13:20:22   6535s] *** CDM Built up (cpu=0:00:10.5  real=0:00:01.0  mem= 3257.7M) ***
[09/08 13:20:23   6538s] *** Done Building Timing Graph (cpu=0:00:39.3 real=0:00:07.0 totSessionCpu=1:48:58 mem=3255.7M)
[09/08 13:20:23   6538s] End AAE Lib Interpolated Model. (MEM=3255.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:20:23   6538s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3255.7M
[09/08 13:20:23   6538s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.034, MEM:3255.7M
[09/08 13:20:24   6540s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.555  | -0.621  |  1.667  | -3.555  |   N/A   |  6.811  | -0.045  |  0.130  |
|           TNS (ns):|-125.369 | -57.631 |  0.000  | -67.738 |   N/A   |  0.000  | -0.063  |  0.000  |
|    Violating Paths:|   474   |   439   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:23, real = 0:00:32, mem = 2180.5M, totSessionCpu=1:49:00 **
[09/08 13:20:24   6540s] Setting latch borrow mode to budget during optimization.
[09/08 13:20:25   6545s] Info: Done creating the CCOpt slew target map.
[09/08 13:20:25   6545s] Glitch fixing enabled
[09/08 13:20:25   6545s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/08 13:20:25   6545s] Running CCOpt-PRO on entire clock network
[09/08 13:20:25   6545s] Net route status summary:
[09/08 13:20:25   6545s]   Clock:       365 (unrouted=3, trialRouted=0, noStatus=0, routed=362, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 13:20:25   6545s]   Non-clock: 50868 (unrouted=6231, trialRouted=0, noStatus=0, routed=44637, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 13:20:25   6545s] Clock tree cells fixed by user: 1 out of 362 (0.276%)
[09/08 13:20:25   6545s] PRO...
[09/08 13:20:25   6545s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/08 13:20:25   6545s] Initializing clock structures...
[09/08 13:20:25   6545s]   Creating own balancer
[09/08 13:20:25   6545s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/08 13:20:25   6545s]   Removing CTS place status from clock tree and sinks.
[09/08 13:20:25   6545s] Removed CTS place status from 338 clock cells (out of 368 ) and 0 clock sinks (out of 0 ).
[09/08 13:20:25   6545s]   Initializing legalizer
[09/08 13:20:25   6545s]   Using cell based legalization.
[09/08 13:20:25   6545s] OPERPROF: Starting DPlace-Init at level 1, MEM:2939.3M
[09/08 13:20:25   6545s] #spOpts: N=130 mergeVia=F 
[09/08 13:20:25   6545s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2939.3M
[09/08 13:20:25   6545s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:20:25   6545s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:2939.3M
[09/08 13:20:25   6545s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2939.3MB).
[09/08 13:20:25   6545s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.107, REAL:0.107, MEM:2939.3M
[09/08 13:20:25   6545s] (I)       Load db... (mem=2939.3M)
[09/08 13:20:25   6545s] (I)       Read data from FE... (mem=2939.3M)
[09/08 13:20:25   6545s] (I)       Read nodes and places... (mem=2939.3M)
[09/08 13:20:25   6545s] (I)       Number of ignored instance 0
[09/08 13:20:25   6545s] (I)       Number of inbound cells 0
[09/08 13:20:25   6545s] (I)       numMoveCells=44388, numMacros=66  numPads=48  numMultiRowHeightInsts=0
[09/08 13:20:25   6545s] (I)       cell height: 3780, count: 44388
[09/08 13:20:25   6545s] (I)       Done Read nodes and places (cpu=0.067s, mem=2954.1M)
[09/08 13:20:25   6545s] (I)       Read rows... (mem=2954.1M)
[09/08 13:20:25   6545s] (I)       rowRegion is not equal to core box, resetting core box
[09/08 13:20:25   6545s] (I)       rowRegion : (348000, 348000) - (1492320, 1489560)
[09/08 13:20:25   6545s] (I)       coreBox   : (348000, 348000) - (1492320, 1492020)
[09/08 13:20:25   6545s] (I)       Done Read rows (cpu=0.000s, mem=2954.1M)
[09/08 13:20:25   6545s] (I)       Done Read data from FE (cpu=0.068s, mem=2954.1M)
[09/08 13:20:25   6545s] (I)       Done Load db (cpu=0.068s, mem=2954.1M)
[09/08 13:20:25   6545s] (I)       Constructing placeable region... (mem=2954.1M)
[09/08 13:20:25   6545s] (I)       Constructing bin map
[09/08 13:20:25   6545s] (I)       Initialize bin information with width=37800 height=37800
[09/08 13:20:25   6545s] (I)       Done constructing bin map
[09/08 13:20:25   6545s] (I)       Removing 147 blocked bin with high fixed inst density
[09/08 13:20:25   6545s] (I)       Compute region effective width... (mem=2954.1M)
[09/08 13:20:25   6545s] (I)       Done Compute region effective width (cpu=0.001s, mem=2954.1M)
[09/08 13:20:25   6545s] (I)       Done Constructing placeable region (cpu=0.016s, mem=2954.1M)
[09/08 13:20:25   6545s] Accumulated time to calculate placeable region: 0.00245
[09/08 13:20:25   6545s] Accumulated time to calculate placeable region: 0.00253
[09/08 13:20:25   6545s] Accumulated time to calculate placeable region: 0.00261
[09/08 13:20:25   6545s] Accumulated time to calculate placeable region: 0.00269
[09/08 13:20:25   6545s] Accumulated time to calculate placeable region: 0.00274
[09/08 13:20:25   6545s] Accumulated time to calculate placeable region: 0.00289
[09/08 13:20:25   6545s] Accumulated time to calculate placeable region: 0.00299
[09/08 13:20:25   6545s]   Reconstructing clock tree datastructures...
[09/08 13:20:25   6545s]     Validating CTS configuration...
[09/08 13:20:25   6545s]     Checking module port directions...
[09/08 13:20:25   6545s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/08 13:20:25   6545s]     Non-default CCOpt properties:
[09/08 13:20:25   6545s]     adjacent_rows_legal: true (default: false)
[09/08 13:20:25   6545s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/08 13:20:25   6545s]     buffer_cells is set for at least one object
[09/08 13:20:25   6545s]     cannot_merge_reason is set for at least one object
[09/08 13:20:25   6545s]     cell_density is set for at least one object
[09/08 13:20:25   6545s]     cell_halo_rows: 0 (default: 1)
[09/08 13:20:25   6545s]     cell_halo_sites: 0 (default: 4)
[09/08 13:20:25   6545s]     clock_nets_detailed_routed: 1 (default: false)
[09/08 13:20:25   6545s]     force_design_routing_status: 1 (default: auto)
[09/08 13:20:25   6545s]     original_names is set for at least one object
[09/08 13:20:25   6545s]     override_minimum_skew_target: 1 (default: false)
[09/08 13:20:25   6545s]     primary_delay_corner: delay_wc (default: )
[09/08 13:20:25   6545s]     route_type is set for at least one object
[09/08 13:20:25   6545s]     source_driver is set for at least one object
[09/08 13:20:25   6545s]     target_insertion_delay is set for at least one object
[09/08 13:20:25   6545s]     target_max_trans is set for at least one object
[09/08 13:20:25   6545s]     target_max_trans_sdc is set for at least one object
[09/08 13:20:25   6545s]     target_skew is set for at least one object
[09/08 13:20:25   6545s]     target_skew_wire is set for at least one object
[09/08 13:20:25   6545s]     Route type trimming info:
[09/08 13:20:25   6545s]       No route type modifications were made.
[09/08 13:20:25   6545s] (I)       Initializing Steiner engine. 
[09/08 13:20:26   6545s] End AAE Lib Interpolated Model. (MEM=2992.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:20:26   6545s]     Library trimming buffers in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/08 13:20:26   6545s]     Original list had 4 cells:
[09/08 13:20:26   6545s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 13:20:26   6545s]     Library trimming was not able to trim any cells:
[09/08 13:20:26   6545s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 13:20:26   6545s] Accumulated time to calculate placeable region: 0.00305
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 13:20:26   6545s]     Library trimming inverters in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/08 13:20:26   6545s]     Original list had 4 cells:
[09/08 13:20:26   6545s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 13:20:26   6545s]     Library trimming was not able to trim any cells:
[09/08 13:20:26   6545s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 13:20:26   6545s] Accumulated time to calculate placeable region: 0.0032
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:20:26   6545s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[09/08 13:20:26   6545s] To increase the message display limit, refer to the product command reference manual.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 13:20:27   6547s]     Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
[09/08 13:20:27   6547s]     Non-default CCOpt properties:
[09/08 13:20:27   6547s]       cell_density: 1 (default: 0.75)
[09/08 13:20:27   6547s]       route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
[09/08 13:20:27   6547s]       route_type (trunk): clk_trunk (default: default)
[09/08 13:20:27   6547s]       route_type (top): default_route_type_nonleaf (default: default)
[09/08 13:20:27   6547s]       source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
[09/08 13:20:27   6547s]     For power domain auto-default:
[09/08 13:20:27   6547s]       Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 13:20:27   6547s]       Inverters:   sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 13:20:27   6547s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
[09/08 13:20:27   6547s]     Top Routing info:
[09/08 13:20:27   6547s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 13:20:27   6547s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 13:20:27   6547s]     Trunk Routing info:
[09/08 13:20:27   6547s]       Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 13:20:27   6547s]       Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 13:20:27   6547s]     Leaf Routing info:
[09/08 13:20:27   6547s]       Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 13:20:27   6547s]       Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 13:20:27   6547s]     For timing_corner delay_wc:setup, late and power domain auto-default:
[09/08 13:20:27   6547s]       Slew time target (leaf):    0.800ns
[09/08 13:20:27   6547s]       Slew time target (trunk):   0.800ns
[09/08 13:20:27   6547s]       Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
[09/08 13:20:27   6547s]       Buffer unit delay: 0.290ns
[09/08 13:20:27   6547s]       Buffer max distance: 5031.402um
[09/08 13:20:27   6547s]     Fastest wire driving cells and distances:
[09/08 13:20:27   6547s]       Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
[09/08 13:20:27   6547s]       Inverter  : {lib_cell:sg13g2_inv_8, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=2713.921um, saturatedSlew=0.544ns, speed=4205.022um per ns, cellArea=6.686um^2 per 1000um}
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     Logic Sizing Table:
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     --------------------------------------------------------------------------------
[09/08 13:20:27   6547s]     Cell              Instance count    Source         Eligible library cells
[09/08 13:20:27   6547s]     --------------------------------------------------------------------------------
[09/08 13:20:27   6547s]     sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
[09/08 13:20:27   6547s]     sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
[09/08 13:20:27   6547s]     --------------------------------------------------------------------------------
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s]     Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 13:20:27   6547s]     Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/08 13:20:27   6547s]     Clock tree clk_sys has 1 slew violation.
[09/08 13:20:27   6547s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
[09/08 13:20:27   6547s]       Sources:                     pin jtag_tck_i
[09/08 13:20:27   6547s]       Total number of sinks:       290
[09/08 13:20:27   6547s]       Delay constrained sinks:     289
[09/08 13:20:27   6547s]       Non-leaf sinks:              0
[09/08 13:20:27   6547s]       Ignore pins:                 0
[09/08 13:20:27   6547s]      Timing corner delay_wc:setup.late:
[09/08 13:20:27   6547s]       Skew target:                 0.150ns
[09/08 13:20:27   6547s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
[09/08 13:20:27   6547s]       Sources:                     pin jtag_tck_i
[09/08 13:20:27   6547s]       Total number of sinks:       290
[09/08 13:20:27   6547s]       Delay constrained sinks:     289
[09/08 13:20:27   6547s]       Non-leaf sinks:              0
[09/08 13:20:27   6547s]       Ignore pins:                 0
[09/08 13:20:27   6547s]      Timing corner delay_wc:setup.late:
[09/08 13:20:27   6547s]       Skew target:                 0.150ns
[09/08 13:20:27   6547s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
[09/08 13:20:27   6547s]       Sources:                     pin ref_clk_i
[09/08 13:20:27   6547s]       Total number of sinks:       1
[09/08 13:20:27   6547s]       Delay constrained sinks:     0
[09/08 13:20:27   6547s]       Non-leaf sinks:              0
[09/08 13:20:27   6547s]       Ignore pins:                 0
[09/08 13:20:27   6547s]      Timing corner delay_wc:setup.late:
[09/08 13:20:27   6547s]       Skew target:                 0.150ns
[09/08 13:20:27   6547s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
[09/08 13:20:27   6547s]       Sources:                     pin ref_clk_i
[09/08 13:20:27   6547s]       Total number of sinks:       1
[09/08 13:20:27   6547s]       Delay constrained sinks:     0
[09/08 13:20:27   6547s]       Non-leaf sinks:              0
[09/08 13:20:27   6547s]       Ignore pins:                 0
[09/08 13:20:27   6547s]      Timing corner delay_wc:setup.late:
[09/08 13:20:27   6547s]       Skew target:                 0.150ns
[09/08 13:20:27   6547s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
[09/08 13:20:27   6547s]       Sources:                     pin clk_i
[09/08 13:20:27   6547s]       Total number of sinks:       4983
[09/08 13:20:27   6547s]       Delay constrained sinks:     4982
[09/08 13:20:27   6547s]       Non-leaf sinks:              0
[09/08 13:20:27   6547s]       Ignore pins:                 0
[09/08 13:20:27   6547s]      Timing corner delay_wc:setup.late:
[09/08 13:20:27   6547s]       Skew target:                 0.150ns
[09/08 13:20:27   6547s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
[09/08 13:20:27   6547s]       Sources:                     pin clk_i
[09/08 13:20:27   6547s]       Total number of sinks:       4983
[09/08 13:20:27   6547s]       Delay constrained sinks:     4982
[09/08 13:20:27   6547s]       Non-leaf sinks:              0
[09/08 13:20:27   6547s]       Ignore pins:                 0
[09/08 13:20:27   6547s]      Timing corner delay_wc:setup.late:
[09/08 13:20:27   6547s]       Skew target:                 0.150ns
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     Clock Tree Violations Report
[09/08 13:20:27   6547s]     ============================
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[09/08 13:20:27   6547s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[09/08 13:20:27   6547s]     Consider reviewing your design and relaunching CCOpt.
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     Max Slew Violations
[09/08 13:20:27   6547s]     -------------------
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.229ns.
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:20:27   6547s]     Primary reporting skew groups are:
[09/08 13:20:27   6547s]     skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     Clock DAG stats initial state:
[09/08 13:20:27   6547s]       cell counts      : b=348, i=11, icg=0, nicg=0, l=3, total=362
[09/08 13:20:27   6547s]       cell areas       : b=4329.158um^2, i=78.019um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33225.322um^2
[09/08 13:20:27   6547s]       hp wire lengths  : top=0.000um, trunk=11684.590um, leaf=30021.858um, total=41706.448um
[09/08 13:20:27   6547s]     Clock DAG library cell distribution initial state {count}:
[09/08 13:20:27   6547s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 89 sg13g2_buf_2: 224 sg13g2_buf_1: 1 
[09/08 13:20:27   6547s]        Invs: sg13g2_inv_2: 10 sg13g2_inv_1: 1 
[09/08 13:20:27   6547s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 13:20:27   6547s] Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 13:20:27   6547s] Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] Layer information for route type clk_leaf_ccopt_autotrimmed:
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------------
[09/08 13:20:27   6547s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 13:20:27   6547s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 13:20:27   6547s]                                                                             to Layer
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------------
[09/08 13:20:27   6547s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 13:20:27   6547s] Metal2       Y            H          0.258         0.227         0.059          3
[09/08 13:20:27   6547s] Metal3       Y            V          0.258         0.206         0.053          3
[09/08 13:20:27   6547s] Metal4       Y            H          0.258         0.227         0.059          3
[09/08 13:20:27   6547s] Metal5       N            V          0.258         0.206         0.053          3
[09/08 13:20:27   6547s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 13:20:27   6547s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------------
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 13:20:27   6547s] Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] Layer information for route type clk_trunk:
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------------
[09/08 13:20:27   6547s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 13:20:27   6547s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 13:20:27   6547s]                                                                             to Layer
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------------
[09/08 13:20:27   6547s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 13:20:27   6547s] Metal2       N            H          0.172         0.214         0.037          5
[09/08 13:20:27   6547s] Metal3       Y            V          0.172         0.200         0.034          5
[09/08 13:20:27   6547s] Metal4       Y            H          0.172         0.214         0.037          5
[09/08 13:20:27   6547s] Metal5       Y            V          0.172         0.200         0.034          5
[09/08 13:20:27   6547s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 13:20:27   6547s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------------
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 13:20:27   6547s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] Layer information for route type default_route_type_nonleaf:
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] ------------------------------------------------------------------------
[09/08 13:20:27   6547s] Layer        Preferred    Route    Res.          Cap.          RC
[09/08 13:20:27   6547s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/08 13:20:27   6547s] ------------------------------------------------------------------------
[09/08 13:20:27   6547s] Metal1       N            V          0.844         0.235         0.198
[09/08 13:20:27   6547s] Metal2       N            H          0.515         0.266         0.137
[09/08 13:20:27   6547s] Metal3       Y            V          0.515         0.254         0.131
[09/08 13:20:27   6547s] Metal4       Y            H          0.515         0.266         0.137
[09/08 13:20:27   6547s] Metal5       N            V          0.515         0.254         0.131
[09/08 13:20:27   6547s] TopMetal1    N            H          0.013         0.320         0.004
[09/08 13:20:27   6547s] TopMetal2    N            V          0.007         0.307         0.002
[09/08 13:20:27   6547s] ------------------------------------------------------------------------
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] Via selection for estimated routes (rule default):
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------
[09/08 13:20:27   6547s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 13:20:27   6547s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------
[09/08 13:20:27   6547s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 13:20:27   6547s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 13:20:27   6547s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 13:20:27   6547s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 13:20:27   6547s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 13:20:27   6547s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] Via selection for estimated routes (rule ndr_2w2s):
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------
[09/08 13:20:27   6547s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 13:20:27   6547s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------
[09/08 13:20:27   6547s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 13:20:27   6547s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 13:20:27   6547s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 13:20:27   6547s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 13:20:27   6547s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 13:20:27   6547s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] Via selection for estimated routes (rule ndr_3w3s):
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------
[09/08 13:20:27   6547s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 13:20:27   6547s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------
[09/08 13:20:27   6547s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 13:20:27   6547s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 13:20:27   6547s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 13:20:27   6547s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 13:20:27   6547s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 13:20:27   6547s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 13:20:27   6547s] ------------------------------------------------------------------------------
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     Ideal and dont_touch net fanout counts:
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     -----------------------------------------------------------
[09/08 13:20:27   6547s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[09/08 13:20:27   6547s]     -----------------------------------------------------------
[09/08 13:20:27   6547s]           1            10                      1
[09/08 13:20:27   6547s]          11           100                      0
[09/08 13:20:27   6547s]         101          1000                      0
[09/08 13:20:27   6547s]        1001         10000                      0
[09/08 13:20:27   6547s]       10001           +                        0
[09/08 13:20:27   6547s]     -----------------------------------------------------------
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     Top ideal and dont_touch nets by fanout:
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     --------------------------------------
[09/08 13:20:27   6547s]     Net name                     Fanout ()
[09/08 13:20:27   6547s]     --------------------------------------
[09/08 13:20:27   6547s]     i_croc_soc/i_croc/FE_RN_5        2
[09/08 13:20:27   6547s]     --------------------------------------
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     
[09/08 13:20:27   6547s]     No dont_touch hnets found in the clock tree
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s] 
[09/08 13:20:27   6547s]     Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.0)
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:20:27   6547s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:20:27   6547s] **WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
[09/08 13:20:27   6547s] To increase the message display limit, refer to the product command reference manual.
[09/08 13:20:27   6547s]     CCOpt configuration status: all checks passed.
[09/08 13:20:27   6547s]   Reconstructing clock tree datastructures done.
[09/08 13:20:27   6547s] Initializing clock structures done.
[09/08 13:20:27   6547s] PRO...
[09/08 13:20:27   6547s]   PRO active optimizations:
[09/08 13:20:27   6547s]    - DRV fixing with cell sizing
[09/08 13:20:27   6547s]   
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
[09/08 13:20:27   6547s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
[09/08 13:20:27   6547s]   Detected clock skew data from CTS
[09/08 13:20:27   6548s]   Clock DAG stats PRO initial state:
[09/08 13:20:27   6548s]     cell counts      : b=348, i=11, icg=0, nicg=0, l=3, total=362
[09/08 13:20:27   6548s]     cell areas       : b=4329.158um^2, i=78.019um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33225.322um^2
[09/08 13:20:27   6548s]     cell capacitance : b=1.239pF, i=0.057pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.790pF
[09/08 13:20:27   6548s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 13:20:27   6548s]     wire capacitance : top=0.000pF, trunk=2.401pF, leaf=10.309pF, total=12.711pF
[09/08 13:20:27   6548s]     wire lengths     : top=0.000um, trunk=17453.015um, leaf=71671.860um, total=89124.875um
[09/08 13:20:27   6548s]     hp wire lengths  : top=0.000um, trunk=11684.590um, leaf=30021.858um, total=41706.448um
[09/08 13:20:27   6548s]   Clock DAG net violations PRO initial state:
[09/08 13:20:27   6548s]     Unfixable Transition : {count=1, worst=[1.726ns]} avg=1.726ns sd=0.000ns sum=1.726ns
[09/08 13:20:27   6548s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/08 13:20:27   6548s]     Trunk : target=0.500ns count=181 avg=0.057ns sd=0.055ns min=0.025ns max=0.421ns {180 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 13:20:27   6548s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.037ns max=2.226ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 13:20:27   6548s]   Clock DAG library cell distribution PRO initial state {count}:
[09/08 13:20:27   6548s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 89 sg13g2_buf_2: 224 sg13g2_buf_1: 1 
[09/08 13:20:27   6548s]      Invs: sg13g2_inv_2: 10 sg13g2_inv_1: 1 
[09/08 13:20:27   6548s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 13:20:27   6548s]   Primary reporting skew groups PRO initial state:
[09/08 13:20:27   6548s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 13:20:27   6548s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 13:20:27   6548s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_rdata_q_11__reg/CLK
[09/08 13:20:27   6548s]   Skew group summary PRO initial state:
[09/08 13:20:27   6548s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 13:20:27   6548s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 13:20:27   6548s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.717, avg=2.378, sd=0.241], skew [1.004 vs 0.150*], 40.7% {2.478, 2.628} (wid=0.254 ws=0.142) (gid=2.505 gs=0.943)
[09/08 13:20:27   6548s]   Recomputing CTS skew targets...
[09/08 13:20:27   6548s]   Resolving skew group constraints...
[09/08 13:20:28   6548s]     Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
[09/08 13:20:28   6548s]   Resolving skew group constraints done.
[09/08 13:20:28   6548s]   Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/08 13:20:28   6548s]   PRO Fixing DRVs...
[09/08 13:20:28   6548s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/08 13:20:28   6548s]     CCOpt-PRO: considered: 365, tested: 365, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[09/08 13:20:28   6548s]     
[09/08 13:20:28   6548s]     PRO Statistics: Fix DRVs (cell sizing):
[09/08 13:20:28   6548s]     =======================================
[09/08 13:20:28   6548s]     
[09/08 13:20:28   6548s]     Cell changes by Net Type:
[09/08 13:20:28   6548s]     
[09/08 13:20:28   6548s]     -------------------------------------------------------------------------------------------------
[09/08 13:20:28   6548s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/08 13:20:28   6548s]     -------------------------------------------------------------------------------------------------
[09/08 13:20:28   6548s]     top                0            0           0            0                    0                0
[09/08 13:20:28   6548s]     trunk              0            0           0            0                    0                0
[09/08 13:20:28   6548s]     leaf               0            0           0            0                    0                0
[09/08 13:20:28   6548s]     -------------------------------------------------------------------------------------------------
[09/08 13:20:28   6548s]     Total              0            0           0            0                    0                0
[09/08 13:20:28   6548s]     -------------------------------------------------------------------------------------------------
[09/08 13:20:28   6548s]     
[09/08 13:20:28   6548s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/08 13:20:28   6548s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/08 13:20:28   6548s]     
[09/08 13:20:28   6548s]     Clock DAG stats after 'PRO Fixing DRVs':
[09/08 13:20:28   6548s]       cell counts      : b=348, i=11, icg=0, nicg=0, l=3, total=362
[09/08 13:20:28   6548s]       cell areas       : b=4329.158um^2, i=78.019um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33225.322um^2
[09/08 13:20:28   6548s]       cell capacitance : b=1.239pF, i=0.057pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.790pF
[09/08 13:20:28   6548s]       sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 13:20:28   6548s]       wire capacitance : top=0.000pF, trunk=2.401pF, leaf=10.309pF, total=12.711pF
[09/08 13:20:28   6548s]       wire lengths     : top=0.000um, trunk=17453.015um, leaf=71671.860um, total=89124.875um
[09/08 13:20:28   6548s]       hp wire lengths  : top=0.000um, trunk=11684.590um, leaf=30021.858um, total=41706.448um
[09/08 13:20:28   6548s]     Clock DAG net violations after 'PRO Fixing DRVs':
[09/08 13:20:28   6548s]       Unfixable Transition : {count=1, worst=[1.726ns]} avg=1.726ns sd=0.000ns sum=1.726ns
[09/08 13:20:28   6548s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[09/08 13:20:28   6548s]       Trunk : target=0.500ns count=181 avg=0.057ns sd=0.055ns min=0.025ns max=0.421ns {180 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 13:20:28   6548s]       Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.037ns max=2.226ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 13:20:28   6548s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[09/08 13:20:28   6548s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 89 sg13g2_buf_2: 224 sg13g2_buf_1: 1 
[09/08 13:20:28   6548s]        Invs: sg13g2_inv_2: 10 sg13g2_inv_1: 1 
[09/08 13:20:28   6548s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 13:20:28   6548s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[09/08 13:20:28   6548s]       skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 13:20:28   6548s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 13:20:28   6548s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_rdata_q_11__reg/CLK
[09/08 13:20:28   6548s]     Skew group summary after 'PRO Fixing DRVs':
[09/08 13:20:28   6548s]       skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 13:20:28   6548s]       skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 13:20:28   6548s]       skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.717, avg=2.378, sd=0.241], skew [1.004 vs 0.150*], 40.7% {2.478, 2.628} (wid=0.254 ws=0.142) (gid=2.505 gs=0.943)
[09/08 13:20:28   6548s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/08 13:20:28   6548s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/08 13:20:28   6548s] 
[09/08 13:20:28   6548s] Slew Diagnostics: After DRV fixing
[09/08 13:20:28   6548s] ==================================
[09/08 13:20:28   6548s] 
[09/08 13:20:28   6548s] Global Causes:
[09/08 13:20:28   6548s] 
[09/08 13:20:28   6548s] -------------------------------------
[09/08 13:20:28   6548s] Cause
[09/08 13:20:28   6548s] -------------------------------------
[09/08 13:20:28   6548s] DRV fixing with buffering is disabled
[09/08 13:20:28   6548s] -------------------------------------
[09/08 13:20:28   6548s] 
[09/08 13:20:28   6548s] Top 5 overslews:
[09/08 13:20:28   6548s] 
[09/08 13:20:28   6548s] -----------------------------------------------------------------
[09/08 13:20:28   6548s] Overslew    Causes                 Driving Pin
[09/08 13:20:28   6548s] -----------------------------------------------------------------
[09/08 13:20:28   6548s] 1.726ns     Clock inst is FIXED    i_croc_soc/i_croc/manual_cts/X
[09/08 13:20:28   6548s] -----------------------------------------------------------------
[09/08 13:20:28   6548s] 
[09/08 13:20:28   6548s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/08 13:20:28   6548s] 
[09/08 13:20:28   6548s] ---------------------------------
[09/08 13:20:28   6548s] Cause                  Occurences
[09/08 13:20:28   6548s] ---------------------------------
[09/08 13:20:28   6548s] Clock inst is FIXED        1
[09/08 13:20:28   6548s] ---------------------------------
[09/08 13:20:28   6548s] 
[09/08 13:20:28   6548s] Violation diagnostics counts from the 1 nodes that have violations:
[09/08 13:20:28   6548s] 
[09/08 13:20:28   6548s] ---------------------------------
[09/08 13:20:28   6548s] Cause                  Occurences
[09/08 13:20:28   6548s] ---------------------------------
[09/08 13:20:28   6548s] Clock inst is FIXED        1
[09/08 13:20:28   6548s] ---------------------------------
[09/08 13:20:28   6548s] 
[09/08 13:20:28   6548s]   Reconnecting optimized routes...
[09/08 13:20:28   6548s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/08 13:20:28   6548s]   Set dirty flag on 0 instances, 0 nets
[09/08 13:20:28   6548s]   Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 13:20:28   6548s] End AAE Lib Interpolated Model. (MEM=3325.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:20:28   6549s]   Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/08 13:20:28   6549s]   Clock DAG stats PRO final:
[09/08 13:20:28   6549s]     cell counts      : b=348, i=11, icg=0, nicg=0, l=3, total=362
[09/08 13:20:28   6549s]     cell areas       : b=4329.158um^2, i=78.019um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33225.322um^2
[09/08 13:20:28   6549s]     cell capacitance : b=1.239pF, i=0.057pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.790pF
[09/08 13:20:28   6549s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 13:20:28   6549s]     wire capacitance : top=0.000pF, trunk=2.401pF, leaf=10.309pF, total=12.711pF
[09/08 13:20:28   6549s]     wire lengths     : top=0.000um, trunk=17453.015um, leaf=71671.860um, total=89124.875um
[09/08 13:20:28   6549s]     hp wire lengths  : top=0.000um, trunk=11684.590um, leaf=30021.858um, total=41706.448um
[09/08 13:20:28   6549s]   Clock DAG net violations PRO final:
[09/08 13:20:28   6549s]     Unfixable Transition : {count=1, worst=[1.726ns]} avg=1.726ns sd=0.000ns sum=1.726ns
[09/08 13:20:28   6549s]   Clock DAG primary half-corner transition distribution PRO final:
[09/08 13:20:28   6549s]     Trunk : target=0.500ns count=181 avg=0.057ns sd=0.055ns min=0.025ns max=0.421ns {180 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 13:20:28   6549s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.037ns max=2.226ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 13:20:28   6549s]   Clock DAG library cell distribution PRO final {count}:
[09/08 13:20:28   6549s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 89 sg13g2_buf_2: 224 sg13g2_buf_1: 1 
[09/08 13:20:28   6549s]      Invs: sg13g2_inv_2: 10 sg13g2_inv_1: 1 
[09/08 13:20:28   6549s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 13:20:28   6549s]   Primary reporting skew groups PRO final:
[09/08 13:20:28   6549s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 13:20:28   6549s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 13:20:28   6549s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_rdata_q_11__reg/CLK
[09/08 13:20:28   6549s]   Skew group summary PRO final:
[09/08 13:20:28   6549s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 13:20:28   6549s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 13:20:28   6549s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.717, avg=2.378, sd=0.241], skew [1.004 vs 0.150*], 40.7% {2.478, 2.628} (wid=0.254 ws=0.142) (gid=2.505 gs=0.943)
[09/08 13:20:28   6549s] PRO done.
[09/08 13:20:28   6549s] Restoring CTS place status for unmodified clock tree cells and sinks.
[09/08 13:20:28   6549s] numClockCells = 368, numClockCellsFixed = 0, numClockCellsRestored = 338, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/08 13:20:29   6549s] Net route status summary:
[09/08 13:20:29   6549s]   Clock:       365 (unrouted=3, trialRouted=0, noStatus=0, routed=362, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 13:20:29   6549s]   Non-clock: 50868 (unrouted=6231, trialRouted=0, noStatus=0, routed=44637, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 13:20:29   6549s] Updating delays...
[09/08 13:20:29   6550s] Updating delays done.
[09/08 13:20:29   6550s] PRO done. (took cpu=0:00:04.9 real=0:00:03.8)
[09/08 13:20:30   6553s] **INFO: Start fixing DRV (Mem = 2977.00M) ...
[09/08 13:20:30   6553s] Begin: GigaOpt DRV Optimization
[09/08 13:20:30   6553s] Glitch fixing enabled
[09/08 13:20:30   6553s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[09/08 13:20:30   6553s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 13:20:30   6553s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:20:30   6553s] *info: 48 skip_routing nets excluded.
[09/08 13:20:30   6553s] Info: 48 io nets excluded
[09/08 13:20:30   6553s] Info: 364 clock nets excluded from IPO operation.
[09/08 13:20:30   6553s] End AAE Lib Interpolated Model. (MEM=2977 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:20:30   6553s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:49:13.7/0:53:20.2 (2.0), mem = 2977.0M
[09/08 13:20:30   6553s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.4
[09/08 13:20:30   6553s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 13:20:30   6553s] ### Creating PhyDesignMc. totSessionCpu=1:49:14 mem=2977.0M
[09/08 13:20:30   6553s] OPERPROF: Starting DPlace-Init at level 1, MEM:2977.0M
[09/08 13:20:30   6553s] #spOpts: N=130 mergeVia=F 
[09/08 13:20:30   6553s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2977.0M
[09/08 13:20:30   6553s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:20:30   6553s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.037, MEM:2977.0M
[09/08 13:20:30   6553s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2977.0MB).
[09/08 13:20:30   6553s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.093, MEM:2977.0M
[09/08 13:20:30   6554s] TotalInstCnt at PhyDesignMc Initialization: 44,389
[09/08 13:20:30   6554s] ### Creating PhyDesignMc, finished. totSessionCpu=1:49:14 mem=2973.0M
[09/08 13:20:30   6554s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:20:30   6554s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:20:30   6554s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:20:30   6554s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:20:30   6554s] ### Creating LA Mngr. totSessionCpu=1:49:14 mem=3043.3M
[09/08 13:20:30   6554s] {RT default_rc_corner 0 4 4 0}
[09/08 13:20:31   6554s] ### Creating LA Mngr, finished. totSessionCpu=1:49:14 mem=3043.3M
[09/08 13:20:31   6554s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 13:20:31   6554s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:20:31   6554s] 
[09/08 13:20:31   6554s] Creating Lib Analyzer ...
[09/08 13:20:31   6554s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:20:31   6554s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 13:20:31   6554s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 13:20:31   6554s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 13:20:31   6554s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 13:20:31   6554s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 13:20:31   6554s] 
[09/08 13:20:31   6554s] {RT default_rc_corner 0 4 4 0}
[09/08 13:20:31   6555s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:49:15 mem=3043.3M
[09/08 13:20:31   6555s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:49:15 mem=3043.3M
[09/08 13:20:31   6555s] Creating Lib Analyzer, finished. 
[09/08 13:20:32   6557s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/08 13:20:32   6557s] **INFO: Disabling fanout fix in postRoute stage.
[09/08 13:20:33   6557s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 13:20:33   6557s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/08 13:20:33   6557s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 13:20:33   6557s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/08 13:20:33   6557s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 13:20:33   6557s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 13:20:33   6558s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 13:20:33   6558s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 13:20:34   6558s] |    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -3.56|  -125.32|       0|       0|       0|  61.89|          |         |
[09/08 13:20:34   6558s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 13:20:34   6558s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 13:20:34   6558s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 13:20:34   6559s] |    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -3.56|  -125.32|       0|       0|       0|  61.89| 0:00:00.0|  3481.7M|
[09/08 13:20:34   6559s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 13:20:34   6559s] 
[09/08 13:20:34   6559s] ###############################################################################
[09/08 13:20:34   6559s] #
[09/08 13:20:34   6559s] #  Large fanout net report:  
[09/08 13:20:34   6559s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/08 13:20:34   6559s] #     - current density: 61.89
[09/08 13:20:34   6559s] #
[09/08 13:20:34   6559s] #  List of high fanout nets:
[09/08 13:20:34   6559s] #
[09/08 13:20:34   6559s] ###############################################################################
[09/08 13:20:34   6559s] 
[09/08 13:20:34   6559s] 
[09/08 13:20:34   6559s] =======================================================================
[09/08 13:20:34   6559s]                 Reasons for remaining drv violations
[09/08 13:20:34   6559s] =======================================================================
[09/08 13:20:34   6559s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[09/08 13:20:34   6559s] 
[09/08 13:20:34   6559s] MultiBuffering failure reasons
[09/08 13:20:34   6559s] ------------------------------------------------
[09/08 13:20:34   6559s] *info:    13 net(s): Could not be fixed as the violating term's net is not routed.
[09/08 13:20:34   6559s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/08 13:20:34   6559s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/08 13:20:34   6559s] 
[09/08 13:20:34   6559s] 
[09/08 13:20:34   6559s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=3481.7M) ***
[09/08 13:20:34   6559s] 
[09/08 13:20:34   6559s] Begin: glitch net info
[09/08 13:20:34   6559s] glitch slack range: number of glitch nets
[09/08 13:20:34   6559s] glitch slack < -0.32 : 0
[09/08 13:20:34   6559s] -0.32 < glitch slack < -0.28 : 0
[09/08 13:20:34   6559s] -0.28 < glitch slack < -0.24 : 0
[09/08 13:20:34   6559s] -0.24 < glitch slack < -0.2 : 0
[09/08 13:20:34   6559s] -0.2 < glitch slack < -0.16 : 0
[09/08 13:20:34   6559s] -0.16 < glitch slack < -0.12 : 0
[09/08 13:20:34   6559s] -0.12 < glitch slack < -0.08 : 0
[09/08 13:20:34   6559s] -0.08 < glitch slack < -0.04 : 0
[09/08 13:20:34   6559s] -0.04 < glitch slack : 0
[09/08 13:20:34   6559s] End: glitch net info
[09/08 13:20:34   6559s] TotalInstCnt at PhyDesignMc Destruction: 44,389
[09/08 13:20:34   6559s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.4
[09/08 13:20:34   6559s] *** DrvOpt [finish] : cpu/real = 0:00:05.7/0:00:03.9 (1.4), totSession cpu/real = 1:49:19.4/0:53:24.1 (2.0), mem = 3272.3M
[09/08 13:20:34   6559s] 
[09/08 13:20:34   6559s] =============================================================================================
[09/08 13:20:34   6559s]  Step TAT Report for DrvOpt #2
[09/08 13:20:34   6559s] =============================================================================================
[09/08 13:20:34   6559s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:20:34   6559s] ---------------------------------------------------------------------------------------------
[09/08 13:20:34   6559s] [ SlackTraversorInit     ]      1   0:00:00.3  (   7.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 13:20:34   6559s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.4
[09/08 13:20:34   6559s] [ LibAnalyzerInit        ]      2   0:00:00.5  (  13.0 % )     0:00:00.5 /  0:00:00.6    1.0
[09/08 13:20:34   6559s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:20:34   6559s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.2 % )     0:00:00.3 /  0:00:00.3    1.1
[09/08 13:20:34   6559s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   8.0 % )     0:00:00.6 /  0:00:00.8    1.2
[09/08 13:20:34   6559s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 13:20:34   6559s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[09/08 13:20:34   6559s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:20:34   6559s] [ OptEval                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/08 13:20:34   6559s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:20:34   6559s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.5
[09/08 13:20:34   6559s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:20:34   6559s] [ AAESlewUpdate          ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.2    1.1
[09/08 13:20:34   6559s] [ DrvFindVioNets         ]      2   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.6    6.9
[09/08 13:20:34   6559s] [ DrvComputeSummary      ]      2   0:00:00.6  (  15.0 % )     0:00:00.6 /  0:00:00.6    1.0
[09/08 13:20:34   6559s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 13:20:34   6559s] [ MISC                   ]          0:00:01.6  (  38.7 % )     0:00:01.6 /  0:00:02.7    1.6
[09/08 13:20:34   6559s] ---------------------------------------------------------------------------------------------
[09/08 13:20:34   6559s]  DrvOpt #2 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:05.9    1.4
[09/08 13:20:34   6559s] ---------------------------------------------------------------------------------------------
[09/08 13:20:34   6559s] 
[09/08 13:20:34   6559s] drv optimizer changes nothing and skips refinePlace
[09/08 13:20:34   6559s] End: GigaOpt DRV Optimization
[09/08 13:20:34   6559s] **optDesign ... cpu = 0:01:42, real = 0:00:42, mem = 2298.6M, totSessionCpu=1:49:19 **
[09/08 13:20:34   6559s] *info:
[09/08 13:20:34   6559s] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 3011.25M).
[09/08 13:20:34   6559s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3011.3M
[09/08 13:20:34   6559s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:3011.3M
[09/08 13:20:35   6561s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.07min mem=3011.3M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.558  | -0.621  |  1.670  | -3.558  |   N/A   |  6.811  | -0.045  |  0.130  |
|           TNS (ns):|-125.320 | -57.574 |  0.000  | -67.745 |   N/A   |  0.000  | -0.063  |  0.000  |
|    Violating Paths:|   474   |   439   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:43, real = 0:00:43, mem = 2286.8M, totSessionCpu=1:49:21 **
[09/08 13:20:35   6562s]   DRV Snapshot: (REF)
[09/08 13:20:35   6562s]          Tran DRV: 0 (41)
[09/08 13:20:35   6562s]           Cap DRV: 128 (167)
[09/08 13:20:35   6562s]        Fanout DRV: 3 (182)
[09/08 13:20:35   6562s]            Glitch: 0 (0)
[09/08 13:20:35   6562s] *** Timing NOT met, worst failing slack is -3.558
[09/08 13:20:35   6562s] *** Check timing (0:00:00.0)
[09/08 13:20:35   6562s] Deleting Lib Analyzer.
[09/08 13:20:35   6562s] Begin: GigaOpt Optimization in WNS mode
[09/08 13:20:35   6562s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[09/08 13:20:35   6562s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 13:20:35   6562s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:20:35   6562s] *info: 48 skip_routing nets excluded.
[09/08 13:20:35   6562s] Info: 48 io nets excluded
[09/08 13:20:36   6562s] Info: 364 clock nets excluded from IPO operation.
[09/08 13:20:36   6562s] End AAE Lib Interpolated Model. (MEM=3001.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:20:36   6562s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:49:22.6/0:53:25.7 (2.0), mem = 3001.7M
[09/08 13:20:36   6562s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.5
[09/08 13:20:36   6562s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 13:20:36   6562s] ### Creating PhyDesignMc. totSessionCpu=1:49:23 mem=3001.7M
[09/08 13:20:36   6562s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 13:20:36   6562s] OPERPROF: Starting DPlace-Init at level 1, MEM:3001.7M
[09/08 13:20:36   6562s] #spOpts: N=130 mergeVia=F 
[09/08 13:20:36   6562s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3001.7M
[09/08 13:20:36   6562s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:20:36   6562s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.041, MEM:3001.7M
[09/08 13:20:36   6562s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3001.7MB).
[09/08 13:20:36   6562s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.108, REAL:0.108, MEM:3001.7M
[09/08 13:20:36   6562s] TotalInstCnt at PhyDesignMc Initialization: 44,389
[09/08 13:20:36   6562s] ### Creating PhyDesignMc, finished. totSessionCpu=1:49:23 mem=3003.1M
[09/08 13:20:36   6562s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:20:36   6563s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:20:36   6563s] 
[09/08 13:20:36   6563s] Creating Lib Analyzer ...
[09/08 13:20:36   6563s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:20:36   6563s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 13:20:36   6563s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 13:20:36   6563s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 13:20:36   6563s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 13:20:36   6563s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 13:20:36   6563s] 
[09/08 13:20:36   6563s] {RT default_rc_corner 0 4 4 0}
[09/08 13:20:36   6563s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:49:24 mem=3003.1M
[09/08 13:20:36   6563s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:49:24 mem=3003.1M
[09/08 13:20:36   6563s] Creating Lib Analyzer, finished. 
[09/08 13:20:38   6565s] *info: 4 don't touch nets excluded
[09/08 13:20:38   6565s] *info: 48 io nets excluded
[09/08 13:20:38   6565s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:20:38   6565s] *info: 364 clock nets excluded
[09/08 13:20:38   6565s] *info: 2 special nets excluded.
[09/08 13:20:38   6565s] *info: 48 skip_routing nets excluded.
[09/08 13:20:38   6565s] *info: 32 multi-driver nets excluded.
[09/08 13:20:38   6565s] *info: 1357 no-driver nets excluded.
[09/08 13:20:40   6567s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.3
[09/08 13:20:40   6567s] PathGroup :  in2out  TargetSlack : 0 
[09/08 13:20:40   6567s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 13:20:40   6567s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 13:20:40   6567s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 13:20:40   6567s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 13:20:40   6567s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 13:20:41   6567s] ** GigaOpt Optimizer WNS Slack -3.558 TNS Slack -125.320 Density 61.89
[09/08 13:20:41   6567s] Optimizer WNS Pass 0
[09/08 13:20:41   6567s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.558 TNS -67.745; mem2reg* WNS -0.045 TNS -0.063; reg2mem* WNS 0.130 TNS 0.000; reg2reg* WNS -0.621 TNS -57.575; HEPG WNS -0.621 TNS -57.575; all paths WNS -3.558 TNS -125.320
[09/08 13:20:41   6568s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 13:20:41   6568s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 13:20:41   6568s] Active Path Group: mem2reg reg2mem reg2reg  
[09/08 13:20:41   6568s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:41   6568s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:20:41   6568s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:41   6568s] |  -0.621|   -3.558| -57.575| -125.320|    61.89%|   0:00:00.0| 3212.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:41   6568s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:20:44   6585s] |  -0.550|   -3.558| -56.991| -124.737|    61.90%|   0:00:03.0| 3556.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:44   6585s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:20:45   6590s] |  -0.544|   -3.558| -61.651| -129.396|    61.91%|   0:00:01.0| 3559.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:45   6590s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:20:46   6594s] |  -0.542|   -3.558| -60.054| -127.800|    61.91%|   0:00:01.0| 3559.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:46   6594s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:20:46   6595s] |  -0.539|   -3.558| -58.418| -126.163|    61.91%|   0:00:00.0| 3559.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:46   6595s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:20:47   6597s] |  -0.536|   -3.558| -58.238| -125.983|    61.91%|   0:00:01.0| 3559.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:47   6597s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:20:47   6597s] |  -0.533|   -3.558| -56.452| -124.197|    61.91%|   0:00:00.0| 3559.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:47   6597s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:20:47   6599s] |  -0.533|   -3.558| -54.836| -122.581|    61.91%|   0:00:00.0| 3559.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:47   6599s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:20:49   6608s] Starting generalSmallTnsOpt
[09/08 13:20:50   6609s] Ending generalSmallTnsOpt End
[09/08 13:20:50   6609s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:52   6613s] skewClock has sized i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC317_CTS_14 (sg13g2_buf_4)
[09/08 13:20:52   6613s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC463_CTS_15 (sg13g2_buf_2)
[09/08 13:20:52   6613s] skewClock sized 1 and inserted 1 insts
[09/08 13:20:53   6614s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:53   6614s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:20:53   6614s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:53   6616s] |  -0.533|   -3.558| -55.831| -123.576|    61.94%|   0:00:06.0| 3612.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:53   6616s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:20:53   6616s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:53   6616s] 
[09/08 13:20:53   6616s] *** Finish Core Optimize Step (cpu=0:00:48.5 real=0:00:12.0 mem=3612.0M) ***
[09/08 13:20:53   6616s] Active Path Group: mem2reg reg2mem  
[09/08 13:20:53   6616s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:53   6616s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:20:53   6616s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:53   6616s] |  -0.044|   -3.558|  -0.059| -123.576|    61.94%|   0:00:00.0| 3612.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:53   6616s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
[09/08 13:20:56   6626s] Starting generalSmallTnsOpt
[09/08 13:20:56   6626s] Ending generalSmallTnsOpt End
[09/08 13:20:56   6626s] |  -0.002|   -3.558|  -0.002| -123.576|    61.95%|   0:00:03.0| 3617.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:56   6626s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:20:56   6626s] |  -0.002|   -3.558|  -0.002| -123.576|    61.95%|   0:00:00.0| 3617.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:20:56   6626s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:20:56   6626s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:56   6626s] 
[09/08 13:20:56   6626s] *** Finish Core Optimize Step (cpu=0:00:10.0 real=0:00:03.0 mem=3617.9M) ***
[09/08 13:20:56   6626s] Active Path Group: in2out in2reg reg2out default 
[09/08 13:20:56   6626s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:56   6626s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:20:56   6626s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:56   6626s] |  -3.558|   -3.558| -67.745| -123.576|    61.95%|   0:00:00.0| 3617.9M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:20:56   6626s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:20:56   6626s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:20:56   6627s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:20:56   6627s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:20:56   6627s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:20:56   6627s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:20:56   6628s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:20:56   6628s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:20:56   6628s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:20:56   6628s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:20:56   6628s] Dumping Information for Job 55 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:20:56   6628s] Dumping Information for Job 56 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:20:56   6628s] Dumping Information for Job 73 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:20:56   6628s] Dumping Information for Job 74 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:20:56   6628s] Starting generalSmallTnsOpt
[09/08 13:20:56   6628s] Ending generalSmallTnsOpt End
[09/08 13:20:57   6628s] |  -3.542|   -3.542| -67.729| -123.561|    61.95%|   0:00:01.0| 3617.9M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:20:57   6628s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:20:57   6628s] 
[09/08 13:20:57   6628s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:01.0 mem=3617.9M) ***
[09/08 13:20:57   6628s] 
[09/08 13:20:57   6628s] *** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:00:16.0 mem=3617.9M) ***
[09/08 13:20:57   6628s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.542 TNS -67.729; mem2reg* WNS -0.002 TNS -0.002; reg2mem* WNS 0.142 TNS 0.000; reg2reg* WNS -0.533 TNS -55.831; HEPG WNS -0.533 TNS -55.831; all paths WNS -3.542 TNS -123.561
[09/08 13:20:57   6628s] ** GigaOpt Optimizer WNS Slack -3.542 TNS Slack -123.561 Density 61.95
[09/08 13:20:57   6628s] Update Timing Windows (Threshold 0.038) ...
[09/08 13:20:57   6628s] Re Calculate Delays on 74 Nets
[09/08 13:20:57   6629s] 
[09/08 13:20:57   6629s] *** Finish Post Route Setup Fixing (cpu=0:01:02 real=0:00:17.0 mem=3617.9M) ***
[09/08 13:20:57   6629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.3
[09/08 13:20:57   6630s] TotalInstCnt at PhyDesignMc Destruction: 44,434
[09/08 13:20:57   6630s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.5
[09/08 13:20:57   6630s] *** SetupOpt [finish] : cpu/real = 0:01:07.7/0:00:21.5 (3.2), totSession cpu/real = 1:50:30.3/0:53:47.1 (2.1), mem = 3408.5M
[09/08 13:20:57   6630s] 
[09/08 13:20:57   6630s] =============================================================================================
[09/08 13:20:57   6630s]  Step TAT Report for WnsOpt #2
[09/08 13:20:57   6630s] =============================================================================================
[09/08 13:20:57   6630s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:20:57   6630s] ---------------------------------------------------------------------------------------------
[09/08 13:20:57   6630s] [ SkewClock              ]      1   0:00:02.8  (  12.9 % )     0:00:03.1 /  0:00:05.9    1.9
[09/08 13:20:57   6630s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.2    0.9
[09/08 13:20:57   6630s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.1
[09/08 13:20:57   6630s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:20:57   6630s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 13:20:57   6630s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.4    1.4
[09/08 13:20:57   6630s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:20:57   6630s] [ TransformInit          ]      1   0:00:02.7  (  12.6 % )     0:00:03.0 /  0:00:03.0    1.0
[09/08 13:20:57   6630s] [ SpefRCNetCheck         ]      1   0:00:01.2  (   5.7 % )     0:00:01.2 /  0:00:01.2    1.0
[09/08 13:20:57   6630s] [ SmallTnsOpt            ]      3   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.8    1.4
[09/08 13:20:57   6630s] [ OptSingleIteration     ]     38   0:00:00.1  (   0.4 % )     0:00:11.9 /  0:00:54.0    4.5
[09/08 13:20:57   6630s] [ OptGetWeight           ]     38   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 13:20:57   6630s] [ OptEval                ]     38   0:00:07.8  (  36.1 % )     0:00:07.8 /  0:00:41.5    5.3
[09/08 13:20:57   6630s] [ OptCommit              ]     38   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.7    2.2
[09/08 13:20:57   6630s] [ IncrTimingUpdate       ]     35   0:00:02.2  (  10.3 % )     0:00:02.2 /  0:00:09.1    4.1
[09/08 13:20:57   6630s] [ PostCommitDelayCalc    ]     40   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:01.0    3.3
[09/08 13:20:57   6630s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.6 % )     0:00:00.3 /  0:00:01.1    3.3
[09/08 13:20:57   6630s] [ SetupOptGetWorkingSet  ]    107   0:00:01.4  (   6.3 % )     0:00:01.4 /  0:00:03.0    2.2
[09/08 13:20:57   6630s] [ SetupOptGetActiveNode  ]    107   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:20:57   6630s] [ SetupOptSlackGraph     ]     38   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.3    4.8
[09/08 13:20:57   6630s] [ MISC                   ]          0:00:01.1  (   5.2 % )     0:00:01.1 /  0:00:01.6    1.5
[09/08 13:20:57   6630s] ---------------------------------------------------------------------------------------------
[09/08 13:20:57   6630s]  WnsOpt #2 TOTAL                    0:00:21.5  ( 100.0 % )     0:00:21.5 /  0:01:07.7    3.2
[09/08 13:20:57   6630s] ---------------------------------------------------------------------------------------------
[09/08 13:20:57   6630s] 
[09/08 13:20:57   6630s] Running refinePlace -preserveRouting true -hardFence false
[09/08 13:20:57   6630s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3408.5M
[09/08 13:20:57   6630s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3408.5M
[09/08 13:20:57   6630s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3408.5M
[09/08 13:20:57   6630s] #spOpts: N=130 
[09/08 13:20:57   6630s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3408.5M
[09/08 13:20:57   6630s] Info: 122 insts are soft-fixed.
[09/08 13:20:57   6630s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:20:57   6630s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.060, MEM:3408.5M
[09/08 13:20:57   6630s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3408.5MB).
[09/08 13:20:57   6630s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.112, REAL:0.112, MEM:3408.5M
[09/08 13:20:57   6630s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.112, REAL:0.113, MEM:3408.5M
[09/08 13:20:57   6630s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.4
[09/08 13:20:57   6630s] OPERPROF:   Starting RefinePlace at level 2, MEM:3408.5M
[09/08 13:20:57   6630s] *** Starting refinePlace (1:50:30 mem=3408.5M) ***
[09/08 13:20:57   6630s] Total net bbox length = 1.833e+06 (9.145e+05 9.190e+05) (ext = 3.889e+04)
[09/08 13:20:57   6630s] Info: 122 insts are soft-fixed.
[09/08 13:20:57   6630s] 
[09/08 13:20:57   6630s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:20:57   6630s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:20:57   6630s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3408.5M
[09/08 13:20:57   6630s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3408.5M
[09/08 13:20:57   6630s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3408.5M
[09/08 13:20:57   6630s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3408.5M
[09/08 13:20:57   6630s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3408.5M
[09/08 13:20:57   6630s] Starting refinePlace ...
[09/08 13:20:57   6630s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 13:20:57   6630s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3408.5MB) @(1:50:31 - 1:50:31).
[09/08 13:20:57   6630s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:20:57   6630s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 13:20:58   6630s] 
[09/08 13:20:58   6630s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:20:58   6632s] Move report: legalization moves 60 insts, mean move: 6.00 um, max move: 20.04 um
[09/08 13:20:58   6632s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_12834_0): (1234.08, 748.68) --> (1246.56, 756.24)
[09/08 13:20:58   6632s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=3408.5MB) @(1:50:31 - 1:50:32).
[09/08 13:20:58   6632s] Move report: Detail placement moves 60 insts, mean move: 6.00 um, max move: 20.04 um
[09/08 13:20:58   6632s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_12834_0): (1234.08, 748.68) --> (1246.56, 756.24)
[09/08 13:20:58   6632s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3408.5MB
[09/08 13:20:58   6632s] Statistics of distance of Instance movement in refine placement:
[09/08 13:20:58   6632s]   maximum (X+Y) =        20.04 um
[09/08 13:20:58   6632s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_12834_0) with max move: (1234.08, 748.68) -> (1246.56, 756.24)
[09/08 13:20:58   6632s]   mean    (X+Y) =         6.00 um
[09/08 13:20:58   6632s] Summary Report:
[09/08 13:20:58   6632s] Instances move: 60 (out of 44219 movable)
[09/08 13:20:58   6632s] Instances flipped: 0
[09/08 13:20:58   6632s] Mean displacement: 6.00 um
[09/08 13:20:58   6632s] Max displacement: 20.04 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_12834_0) (1234.08, 748.68) -> (1246.56, 756.24)
[09/08 13:20:58   6632s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[09/08 13:20:58   6632s] Total instances moved : 60
[09/08 13:20:58   6632s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.770, REAL:1.146, MEM:3408.5M
[09/08 13:20:58   6632s] Total net bbox length = 1.834e+06 (9.147e+05 9.190e+05) (ext = 3.889e+04)
[09/08 13:20:58   6632s] Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3408.5MB
[09/08 13:20:58   6632s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:01.0, mem=3408.5MB) @(1:50:30 - 1:50:32).
[09/08 13:20:58   6632s] *** Finished refinePlace (1:50:32 mem=3408.5M) ***
[09/08 13:20:58   6632s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.4
[09/08 13:20:58   6632s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.900, REAL:1.277, MEM:3408.5M
[09/08 13:20:58   6632s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.256, REAL:1.439, MEM:3408.5M
[09/08 13:20:58   6632s] End: GigaOpt Optimization in WNS mode
[09/08 13:20:59   6632s] Skipping post route harden opt
[09/08 13:20:59   6632s] Deleting Lib Analyzer.
[09/08 13:20:59   6632s] Begin: GigaOpt Optimization in TNS mode
[09/08 13:20:59   6632s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 13:20:59   6632s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:20:59   6632s] *info: 48 skip_routing nets excluded.
[09/08 13:20:59   6632s] Info: 48 io nets excluded
[09/08 13:20:59   6632s] Info: 365 clock nets excluded from IPO operation.
[09/08 13:20:59   6632s] End AAE Lib Interpolated Model. (MEM=3029.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:20:59   6633s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:50:33.0/0:53:49.0 (2.1), mem = 3029.5M
[09/08 13:20:59   6633s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.6
[09/08 13:20:59   6633s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 13:20:59   6633s] ### Creating PhyDesignMc. totSessionCpu=1:50:33 mem=3029.5M
[09/08 13:20:59   6633s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 13:20:59   6633s] OPERPROF: Starting DPlace-Init at level 1, MEM:3029.5M
[09/08 13:20:59   6633s] #spOpts: N=130 
[09/08 13:20:59   6633s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3029.5M
[09/08 13:20:59   6633s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:20:59   6633s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.064, MEM:3029.5M
[09/08 13:20:59   6633s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3029.5MB).
[09/08 13:20:59   6633s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.127, REAL:0.128, MEM:3029.5M
[09/08 13:20:59   6633s] TotalInstCnt at PhyDesignMc Initialization: 44,435
[09/08 13:20:59   6633s] ### Creating PhyDesignMc, finished. totSessionCpu=1:50:33 mem=3029.5M
[09/08 13:20:59   6633s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:21:00   6633s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:21:00   6633s] 
[09/08 13:21:00   6633s] Creating Lib Analyzer ...
[09/08 13:21:00   6633s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:21:00   6633s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 13:21:00   6633s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 13:21:00   6633s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 13:21:00   6633s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 13:21:00   6633s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 13:21:00   6633s] 
[09/08 13:21:00   6633s] {RT default_rc_corner 0 4 4 0}
[09/08 13:21:00   6634s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:50:34 mem=3031.5M
[09/08 13:21:00   6634s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:50:34 mem=3031.5M
[09/08 13:21:00   6634s] Creating Lib Analyzer, finished. 
[09/08 13:21:02   6636s] *info: 4 don't touch nets excluded
[09/08 13:21:02   6636s] *info: 48 io nets excluded
[09/08 13:21:02   6636s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:21:02   6636s] *info: 365 clock nets excluded
[09/08 13:21:02   6636s] *info: 2 special nets excluded.
[09/08 13:21:02   6636s] *info: 48 skip_routing nets excluded.
[09/08 13:21:02   6636s] *info: 32 multi-driver nets excluded.
[09/08 13:21:02   6636s] *info: 1357 no-driver nets excluded.
[09/08 13:21:04   6638s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.4
[09/08 13:21:04   6638s] PathGroup :  in2out  TargetSlack : 0 
[09/08 13:21:04   6638s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 13:21:04   6638s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 13:21:04   6638s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 13:21:04   6638s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 13:21:04   6638s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 13:21:04   6638s] ** GigaOpt Optimizer WNS Slack -3.542 TNS Slack -123.553 Density 61.95
[09/08 13:21:04   6638s] Optimizer TNS Opt
[09/08 13:21:04   6638s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.542 TNS -67.729; mem2reg* WNS -0.002 TNS -0.002; reg2mem* WNS 0.140 TNS 0.000; reg2reg* WNS -0.527 TNS -55.823; HEPG WNS -0.527 TNS -55.823; all paths WNS -3.542 TNS -123.553
[09/08 13:21:04   6638s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 13:21:04   6638s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 13:21:04   6638s] Active Path Group: mem2reg reg2reg  
[09/08 13:21:04   6638s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:04   6638s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:21:04   6638s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:04   6638s] |  -0.527|   -3.542| -55.823| -123.553|    61.95%|   0:00:00.0| 3240.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:21:04   6638s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:21:05   6641s] |  -0.527|   -3.542| -55.616| -123.346|    61.95%|   0:00:01.0| 3570.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:21:05   6641s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_7__reg/D            |
[09/08 13:21:05   6642s] |  -0.527|   -3.542| -55.467| -123.197|    61.95%|   0:00:00.0| 3570.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:21:05   6642s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_54__reg/D           |
[09/08 13:21:06   6642s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:11   6650s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC470_CTS_14 (sg13g2_buf_2)
[09/08 13:21:11   6650s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC471_CTS_53 (sg13g2_inv_2)
[09/08 13:21:11   6650s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC472_CTS_53 (sg13g2_inv_2)
[09/08 13:21:11   6650s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postCTS_holdFE_USKC473_CTS_7 (sg13g2_buf_2)
[09/08 13:21:11   6650s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postCTS_holdFE_USKC474_CTS_7 (sg13g2_buf_4)
[09/08 13:21:11   6650s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postCTS_holdFE_USKC475_CTS_4 (sg13g2_buf_2)
[09/08 13:21:11   6650s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postCTS_holdFE_USKC476_CTS_4 (sg13g2_buf_4)
[09/08 13:21:11   6650s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postCTS_holdFE_USKC477_CTS_3 (sg13g2_buf_2)
[09/08 13:21:11   6650s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_postCTS_holdFE_USKC478_CTS_3 (sg13g2_buf_4)
[09/08 13:21:11   6650s] skewClock sized 0 and inserted 9 insts
[09/08 13:21:11   6652s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:11   6652s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:21:11   6652s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:11   6652s] |  -0.527|   -3.542| -49.504| -117.233|    61.95%|   0:00:06.0| 3611.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:21:11   6652s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_54__reg/D           |
[09/08 13:21:11   6652s] |  -0.527|   -3.542| -49.381| -117.110|    61.95%|   0:00:00.0| 3611.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:21:11   6652s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_18__reg/D                       |
[09/08 13:21:11   6653s] |  -0.527|   -3.542| -48.810| -116.539|    61.95%|   0:00:00.0| 3669.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_un |
[09/08 13:21:11   6653s] |        |         |        |         |          |            |        |            |         | it_i_ls_fsm_cs_0__reg/D                            |
[09/08 13:21:12   6654s] |  -0.527|   -3.542| -48.735| -116.464|    61.95%|   0:00:01.0| 3669.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:21:12   6654s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_459__reg/D                               |
[09/08 13:21:12   6655s] |  -0.527|   -3.542| -47.692| -115.421|    61.95%|   0:00:00.0| 3669.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:21:12   6655s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_22__reg/D           |
[09/08 13:21:12   6655s] |  -0.527|   -3.542| -47.074| -114.804|    61.95%|   0:00:00.0| 3669.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:21:12   6655s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_748__reg/D                               |
[09/08 13:21:12   6655s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:16   6662s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC479_CTS_53 (sg13g2_buf_2)
[09/08 13:21:16   6662s] skewClock has inserted i_croc_soc/i_croc/ictc_postCTS_holdFE_USKC480_CTS_53 (sg13g2_buf_2)
[09/08 13:21:16   6662s] skewClock sized 0 and inserted 2 insts
[09/08 13:21:17   6663s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:17   6663s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:21:17   6663s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:17   6663s] |  -0.527|   -3.542| -45.825| -113.555|    61.95%|   0:00:05.0| 3669.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:21:17   6663s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_748__reg/D                               |
[09/08 13:21:17   6664s] |  -0.527|   -3.542| -45.792| -113.521|    61.95%|   0:00:00.0| 3669.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:21:17   6664s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_719__reg/D                               |
[09/08 13:21:17   6666s] |  -0.527|   -3.542| -45.791| -113.521|    61.95%|   0:00:00.0| 3669.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:21:17   6666s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:21:17   6666s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:17   6666s] 
[09/08 13:21:17   6666s] *** Finish Core Optimize Step (cpu=0:00:28.0 real=0:00:13.0 mem=3669.1M) ***
[09/08 13:21:17   6666s] Active Path Group: in2out in2reg reg2out default 
[09/08 13:21:17   6666s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:17   6666s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:21:17   6666s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:17   6666s] |  -3.542|   -3.542| -67.729| -113.521|    61.95%|   0:00:00.0| 3669.1M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:21:18   6666s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:21:18   6666s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:21:18   6666s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:21:18   6666s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:21:18   6666s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:21:18   6666s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:21:18   6666s] Dumping Information for Job 4 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
 
[09/08 13:21:18   6667s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
[09/08 13:21:18   6667s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
[09/08 13:21:18   6667s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
[09/08 13:21:18   6667s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
[09/08 13:21:18   6667s] Dumping Information for Job 19 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
 
[09/08 13:21:18   6667s] Dumping Information for Job 20 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
 
[09/08 13:21:18   6667s] |  -3.542|   -3.542| -67.729| -113.521|    61.95%|   0:00:01.0| 3669.1M|func_view_wc|  reg2out| gpio13_io                                          |
[09/08 13:21:18   6667s] |  -3.542|   -3.542| -67.729| -113.521|    61.95%|   0:00:00.0| 3669.1M|func_view_wc|  reg2out| gpio31_io                                          |
[09/08 13:21:18   6667s] |  -3.542|   -3.542| -67.729| -113.521|    61.95%|   0:00:00.0| 3669.1M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:21:18   6667s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:21:18   6667s] 
[09/08 13:21:18   6667s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=3669.1M) ***
[09/08 13:21:18   6667s] 
[09/08 13:21:18   6667s] *** Finished Optimize Step Cumulative (cpu=0:00:29.3 real=0:00:14.0 mem=3669.1M) ***
[09/08 13:21:18   6667s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.542 TNS -67.729; mem2reg* WNS -0.002 TNS -0.002; reg2mem* WNS 0.140 TNS 0.000; reg2reg* WNS -0.527 TNS -45.791; HEPG WNS -0.527 TNS -45.791; all paths WNS -3.542 TNS -113.521
[09/08 13:21:18   6667s] ** GigaOpt Optimizer WNS Slack -3.542 TNS Slack -113.521 Density 61.95
[09/08 13:21:18   6667s] Update Timing Windows (Threshold 0.038) ...
[09/08 13:21:18   6668s] Re Calculate Delays on 0 Nets
[09/08 13:21:18   6668s] 
[09/08 13:21:18   6668s] *** Finish Post Route Setup Fixing (cpu=0:00:29.9 real=0:00:14.0 mem=3669.1M) ***
[09/08 13:21:18   6668s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.4
[09/08 13:21:18   6668s] TotalInstCnt at PhyDesignMc Destruction: 44,430
[09/08 13:21:18   6668s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.6
[09/08 13:21:18   6668s] *** SetupOpt [finish] : cpu/real = 0:00:35.4/0:00:19.3 (1.8), totSession cpu/real = 1:51:08.4/0:54:08.3 (2.1), mem = 3459.6M
[09/08 13:21:18   6668s] 
[09/08 13:21:18   6668s] =============================================================================================
[09/08 13:21:18   6668s]  Step TAT Report for TnsOpt #2
[09/08 13:21:18   6668s] =============================================================================================
[09/08 13:21:18   6668s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:21:18   6668s] ---------------------------------------------------------------------------------------------
[09/08 13:21:18   6668s] [ SkewClock              ]      2   0:00:09.2  (  47.6 % )     0:00:09.9 /  0:00:18.1    1.8
[09/08 13:21:18   6668s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.3    1.0
[09/08 13:21:18   6668s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 13:21:18   6668s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:21:18   6668s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.4    1.0
[09/08 13:21:18   6668s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.5    1.4
[09/08 13:21:18   6668s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:21:18   6668s] [ TransformInit          ]      1   0:00:02.9  (  15.1 % )     0:00:03.3 /  0:00:03.2    1.0
[09/08 13:21:18   6668s] [ SpefRCNetCheck         ]      1   0:00:01.0  (   5.0 % )     0:00:01.0 /  0:00:01.0    1.0
[09/08 13:21:18   6668s] [ OptSingleIteration     ]     69   0:00:00.1  (   0.6 % )     0:00:02.7 /  0:00:09.3    3.4
[09/08 13:21:18   6668s] [ OptGetWeight           ]     69   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    0.9
[09/08 13:21:18   6668s] [ OptEval                ]     69   0:00:01.0  (   5.3 % )     0:00:01.0 /  0:00:05.6    5.5
[09/08 13:21:18   6668s] [ OptCommit              ]     69   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[09/08 13:21:18   6668s] [ IncrTimingUpdate       ]    107   0:00:00.8  (   4.4 % )     0:00:00.8 /  0:00:02.8    3.4
[09/08 13:21:18   6668s] [ PostCommitDelayCalc    ]     71   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.4    3.5
[09/08 13:21:18   6668s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 13:21:18   6668s] [ SetupOptGetWorkingSet  ]    110   0:00:01.0  (   5.1 % )     0:00:01.0 /  0:00:02.3    2.4
[09/08 13:21:18   6668s] [ SetupOptGetActiveNode  ]    110   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:21:18   6668s] [ SetupOptSlackGraph     ]     69   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.4    4.6
[09/08 13:21:18   6668s] [ MISC                   ]          0:00:01.3  (   6.8 % )     0:00:01.3 /  0:00:02.6    2.0
[09/08 13:21:18   6668s] ---------------------------------------------------------------------------------------------
[09/08 13:21:18   6668s]  TnsOpt #2 TOTAL                    0:00:19.3  ( 100.0 % )     0:00:19.3 /  0:00:35.4    1.8
[09/08 13:21:18   6668s] ---------------------------------------------------------------------------------------------
[09/08 13:21:18   6668s] 
[09/08 13:21:18   6668s] Running refinePlace -preserveRouting true -hardFence false
[09/08 13:21:18   6668s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3459.6M
[09/08 13:21:18   6668s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3459.6M
[09/08 13:21:18   6668s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3459.6M
[09/08 13:21:18   6668s] #spOpts: N=130 
[09/08 13:21:18   6668s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3459.6M
[09/08 13:21:18   6668s] Info: 133 insts are soft-fixed.
[09/08 13:21:18   6668s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:21:18   6668s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.062, REAL:0.063, MEM:3459.6M
[09/08 13:21:18   6668s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3459.6MB).
[09/08 13:21:18   6668s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.118, REAL:0.118, MEM:3459.6M
[09/08 13:21:18   6668s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.118, REAL:0.119, MEM:3459.6M
[09/08 13:21:18   6668s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.5
[09/08 13:21:18   6668s] OPERPROF:   Starting RefinePlace at level 2, MEM:3459.6M
[09/08 13:21:18   6668s] *** Starting refinePlace (1:51:09 mem=3459.6M) ***
[09/08 13:21:18   6668s] Total net bbox length = 1.834e+06 (9.147e+05 9.191e+05) (ext = 3.889e+04)
[09/08 13:21:18   6668s] Info: 133 insts are soft-fixed.
[09/08 13:21:18   6668s] 
[09/08 13:21:18   6668s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:21:18   6668s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:21:18   6668s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3459.6M
[09/08 13:21:18   6668s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3459.6M
[09/08 13:21:18   6668s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3459.6M
[09/08 13:21:18   6668s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3459.6M
[09/08 13:21:18   6668s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3459.6M
[09/08 13:21:18   6668s] Starting refinePlace ...
[09/08 13:21:19   6668s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 13:21:19   6668s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=3459.6MB) @(1:51:09 - 1:51:09).
[09/08 13:21:19   6668s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:21:19   6668s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 13:21:19   6668s] 
[09/08 13:21:19   6668s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:21:20   6670s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:21:20   6670s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=3459.6MB) @(1:51:09 - 1:51:10).
[09/08 13:21:20   6670s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:21:20   6670s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3459.6MB
[09/08 13:21:20   6670s] Statistics of distance of Instance movement in refine placement:
[09/08 13:21:20   6670s]   maximum (X+Y) =         0.00 um
[09/08 13:21:20   6670s]   mean    (X+Y) =         0.00 um
[09/08 13:21:20   6670s] Summary Report:
[09/08 13:21:20   6670s] Instances move: 0 (out of 44225 movable)
[09/08 13:21:20   6670s] Instances flipped: 0
[09/08 13:21:20   6670s] Mean displacement: 0.00 um
[09/08 13:21:20   6670s] Max displacement: 0.00 um 
[09/08 13:21:20   6670s] Total instances moved : 0
[09/08 13:21:20   6670s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.728, REAL:1.109, MEM:3459.6M
[09/08 13:21:20   6670s] Total net bbox length = 1.834e+06 (9.147e+05 9.191e+05) (ext = 3.889e+04)
[09/08 13:21:20   6670s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3459.6MB
[09/08 13:21:20   6670s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=3459.6MB) @(1:51:09 - 1:51:10).
[09/08 13:21:20   6670s] *** Finished refinePlace (1:51:10 mem=3459.6M) ***
[09/08 13:21:20   6670s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.5
[09/08 13:21:20   6670s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.857, REAL:1.239, MEM:3459.6M
[09/08 13:21:20   6670s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.232, REAL:1.408, MEM:3459.6M
[09/08 13:21:20   6670s] End: GigaOpt Optimization in TNS mode
[09/08 13:21:20   6670s]   Timing Snapshot: (REF)
[09/08 13:21:20   6670s]      Weighted WNS: -0.296
[09/08 13:21:20   6670s]       All  PG WNS: -3.542
[09/08 13:21:20   6670s]       High PG WNS: -0.527
[09/08 13:21:20   6670s]       All  PG TNS: -113.521
[09/08 13:21:20   6670s]       High PG TNS: -45.791
[09/08 13:21:20   6670s]    Category Slack: { [L, -3.542] [H, -0.002] [H, 0.140] [H, -0.527] }
[09/08 13:21:20   6670s] 
[09/08 13:21:20   6671s] Running postRoute recovery in preEcoRoute mode
[09/08 13:21:20   6671s] **optDesign ... cpu = 0:03:33, real = 0:01:28, mem = 2346.8M, totSessionCpu=1:51:11 **
[09/08 13:21:21   6672s]   DRV Snapshot: (TGT)
[09/08 13:21:21   6672s]          Tran DRV: 0 (41)
[09/08 13:21:21   6672s]           Cap DRV: 128 (167)
[09/08 13:21:21   6672s]        Fanout DRV: 3 (182)
[09/08 13:21:21   6672s]            Glitch: 0 (0)
[09/08 13:21:21   6672s] Checking DRV degradation...
[09/08 13:21:21   6672s] 
[09/08 13:21:21   6672s] Recovery Manager:
[09/08 13:21:21   6672s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 13:21:21   6672s]      Cap DRV degradation : 0 (128 -> 128, Margin 10) - Skip
[09/08 13:21:21   6672s]   Fanout DRV degradation : 0 (3 -> 3, Margin 10) - Skip
[09/08 13:21:21   6672s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 13:21:21   6672s] 
[09/08 13:21:21   6672s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 13:21:21   6672s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3029.15M, totSessionCpu=1:51:12).
[09/08 13:21:21   6672s] **optDesign ... cpu = 0:03:35, real = 0:01:29, mem = 2346.1M, totSessionCpu=1:51:12 **
[09/08 13:21:21   6672s] 
[09/08 13:21:21   6673s]   DRV Snapshot: (REF)
[09/08 13:21:21   6673s]          Tran DRV: 0 (41)
[09/08 13:21:21   6673s]           Cap DRV: 128 (167)
[09/08 13:21:21   6673s]        Fanout DRV: 3 (182)
[09/08 13:21:21   6673s]            Glitch: 0 (0)
[09/08 13:21:21   6673s] Skipping post route harden opt
[09/08 13:21:21   6673s] ### Creating LA Mngr. totSessionCpu=1:51:14 mem=3029.2M
[09/08 13:21:21   6673s] ### Creating LA Mngr, finished. totSessionCpu=1:51:14 mem=3029.2M
[09/08 13:21:22   6674s] Default Rule : ""
[09/08 13:21:22   6674s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 13:21:22   6674s] Worst Slack : -0.527 ns
[09/08 13:21:22   6674s] 
[09/08 13:21:22   6674s] Start Layer Assignment ...
[09/08 13:21:22   6674s] WNS(-0.527ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 13:21:22   6674s] 
[09/08 13:21:22   6674s] Select 611 cadidates out of 51285.
[09/08 13:21:22   6674s] Total Assign Layers on 0 Nets (cpu 0:00:00.9).
[09/08 13:21:22   6674s] GigaOpt: setting up router preferences
[09/08 13:21:22   6674s] GigaOpt: 17 nets assigned router directives
[09/08 13:21:22   6674s] 
[09/08 13:21:22   6674s] Start Assign Priority Nets ...
[09/08 13:21:22   6674s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 13:21:23   6674s] Existing Priority Nets 0 (0.0%)
[09/08 13:21:23   6674s] Total Assign Priority Nets 1527 (3.0%)
[09/08 13:21:23   6674s] ### Creating LA Mngr. totSessionCpu=1:51:15 mem=3029.2M
[09/08 13:21:23   6674s] ### Creating LA Mngr, finished. totSessionCpu=1:51:15 mem=3029.2M
[09/08 13:21:23   6675s] Default Rule : ""
[09/08 13:21:23   6675s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 13:21:23   6675s] Worst Slack : -3.542 ns
[09/08 13:21:23   6675s] 
[09/08 13:21:23   6675s] Start Layer Assignment ...
[09/08 13:21:23   6675s] WNS(-3.542ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 13:21:23   6675s] 
[09/08 13:21:23   6675s] Select 728 cadidates out of 51285.
[09/08 13:21:23   6675s] Total Assign Layers on 0 Nets (cpu 0:00:00.8).
[09/08 13:21:23   6675s] GigaOpt: setting up router preferences
[09/08 13:21:24   6675s] GigaOpt: 1 nets assigned router directives
[09/08 13:21:24   6675s] 
[09/08 13:21:24   6675s] Start Assign Priority Nets ...
[09/08 13:21:24   6675s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 13:21:24   6675s] Existing Priority Nets 0 (0.0%)
[09/08 13:21:24   6675s] Total Assign Priority Nets 1527 (3.0%)
[09/08 13:21:24   6675s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3068.2M
[09/08 13:21:24   6676s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:3068.2M
[09/08 13:21:24   6677s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.542  | -0.527  |  1.670  | -3.542  |   N/A   |  6.811  | -0.002  |  0.140  |
|           TNS (ns):|-113.521 | -45.792 |  0.000  | -67.729 |   N/A   |  0.000  | -0.002  |  0.000  |
|    Violating Paths:|   348   |   313   |    0    |   35    |   N/A   |    0    |    1    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.962%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:40, real = 0:01:32, mem = 2284.6M, totSessionCpu=1:51:18 **
[09/08 13:21:24   6677s] -routeWithEco false                       # bool, default=false
[09/08 13:21:24   6677s] -routeWithEco true                        # bool, default=false, user setting
[09/08 13:21:24   6677s] -routeSelectedNetOnly false               # bool, default=false
[09/08 13:21:24   6677s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 13:21:24   6677s] -routeWithTimingDriven false              # bool, default=false
[09/08 13:21:24   6677s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 13:21:24   6677s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/08 13:21:24   6677s] Existing Dirty Nets : 154
[09/08 13:21:24   6677s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/08 13:21:25   6677s] Reset Dirty Nets : 154
[09/08 13:21:25   6677s] 
[09/08 13:21:25   6677s] globalDetailRoute
[09/08 13:21:25   6677s] 
[09/08 13:21:25   6677s] ### Time Record (globalDetailRoute) is installed.
[09/08 13:21:25   6677s] #Start globalDetailRoute on Mon Sep  8 13:21:25 2025
[09/08 13:21:25   6677s] #
[09/08 13:21:25   6677s] ### Time Record (Pre Callback) is installed.
[09/08 13:21:25   6677s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 2995.738M)
[09/08 13:21:25   6677s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 2995.738M)
[09/08 13:21:25   6678s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 90349 access done (mem: 2995.738M)
[09/08 13:21:25   6678s] ### Time Record (Pre Callback) is uninstalled.
[09/08 13:21:25   6678s] ### Time Record (DB Import) is installed.
[09/08 13:21:25   6678s] ### Time Record (Timing Data Generation) is installed.
[09/08 13:21:25   6678s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:21:25   6678s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 13:21:25   6678s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:21:25   6678s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 13:21:25   6678s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:21:25   6678s] ### Net info: total nets: 51285
[09/08 13:21:25   6678s] ### Net info: dirty nets: 0
[09/08 13:21:25   6678s] ### Net info: marked as disconnected nets: 0
[09/08 13:21:25   6680s] #num needed restored net=48
[09/08 13:21:25   6680s] #need_extraction net=48 (total=51285)
[09/08 13:21:25   6680s] ### Net info: fully routed nets: 45034
[09/08 13:21:25   6680s] ### Net info: trivial (< 2 pins) nets: 6234
[09/08 13:21:25   6680s] ### Net info: unrouted nets: 17
[09/08 13:21:25   6680s] ### Net info: re-extraction nets: 0
[09/08 13:21:25   6680s] ### Net info: ignored nets: 0
[09/08 13:21:25   6680s] ### Net info: skip routing nets: 48
[09/08 13:21:25   6680s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:21:25   6680s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:21:25   6680s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:21:25   6680s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:21:25   6680s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:21:25   6680s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:21:26   6680s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 13:21:26   6680s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:21:26   6680s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 13:21:26   6681s] #Processed 275 dirty instances, 218 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/08 13:21:26   6681s] #(188 insts marked dirty, reset pre-exisiting dirty flag on 194 insts, 394 nets marked need extraction)
[09/08 13:21:26   6681s] ### import design signature (264): route=621165684 flt_obj=0 vio=383875385 swire=282492057 shield_wire=1 net_attr=1192633055 dirty_area=2068718958, del_dirty_area=0 cell=1297058440 placement=1528012756 pin_access=1341894652
[09/08 13:21:26   6681s] ### Time Record (DB Import) is uninstalled.
[09/08 13:21:26   6681s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 13:21:26   6681s] #RTESIG:78da85d13d4f03310c0660667e85957638a4b6d8f9b88f1589155005ac5120395a7124e8
[09/08 13:21:26   6681s] #       921bf8f744b072d853243f4ae2d79bedf3ed1184c403e1fe13515b82bba3ac07527b944a
[09/08 13:21:26   6681s] #       5f4bb4b5f574232e37dbfb8747923dd0017f0a9a714aaeec60c961861c4a39c7b7ab5f67
[09/08 13:21:26   6681s] #       0603c22d25096872996be34f46ca1818dd9403342f294d2ba8431e69a978640841e4f72f
[09/08 13:21:26   6681s] #       5268476ff3ab3d796bfd39f96025f35563ba9a148706551f282e7a37fb6a435c3ed6a406
[09/08 13:21:26   6681s] #       11530c8ceaa0cccbbf43b5ad644d87c49b1659d36bc31ba3f94df4a6e52f1a08c46ae017
[09/08 13:21:26   6681s] #       df4699d399
[09/08 13:21:26   6681s] #
[09/08 13:21:26   6681s] #Skip comparing routing design signature in db-snapshot flow
[09/08 13:21:26   6681s] ### Time Record (Data Preparation) is installed.
[09/08 13:21:26   6681s] #RTESIG:78da85d13d4fc4300c0660667e8595bba148dc61e7abed8ac40ae804ac518ea470a234a8
[09/08 13:21:26   6681s] #       4907fe3dd1b1529c29921f397ee3cdf6e5ee0042e29e70f785a81dc1fd41d60ba91d4aa5
[09/08 13:21:26   6681s] #       6f24ba5a7abe15979bedc3e313c90e688fe703cd30265fae61c971861c4b394d6f57bfce
[09/08 13:21:26   6681s] #       f406845f4a12d0e432d7c29f8c943130f83147688e298d2ba8451e69a978640841e48f6f
[09/08 13:21:26   6681s] #       52e886e0f2ab7b0fce85530ad149665463dafa531cea557da0f829f839541ba7e5734d6a
[09/08 13:21:26   6681s] #       10539a22a35a28f3f26f285b7722ced199e1ac956cb31689371659d369c31ba3f99575c6
[09/08 13:21:26   6681s] #       f28d7a02b11afee2073432e04e
[09/08 13:21:26   6681s] #
[09/08 13:21:26   6681s] ### Time Record (Data Preparation) is uninstalled.
[09/08 13:21:26   6681s] #Using multithreading with 8 threads.
[09/08 13:21:26   6681s] ### Time Record (Data Preparation) is installed.
[09/08 13:21:26   6681s] #Start routing data preparation on Mon Sep  8 13:21:26 2025
[09/08 13:21:26   6681s] #
[09/08 13:21:26   6681s] #Minimum voltage of a net in the design = 0.000.
[09/08 13:21:26   6681s] #Maximum voltage of a net in the design = 1.320.
[09/08 13:21:26   6681s] #Voltage range [0.000 - 1.320] has 51283 nets.
[09/08 13:21:26   6681s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 13:21:26   6681s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 13:21:26   6682s] ### Time Record (Cell Pin Access) is installed.
[09/08 13:21:26   6682s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 13:21:27   6683s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 13:21:27   6683s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 13:21:27   6683s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 13:21:27   6683s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 13:21:27   6683s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 13:21:27   6683s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 13:21:27   6683s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 13:21:27   6683s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 13:21:28   6683s] #Monitoring time of adding inner blkg by smac
[09/08 13:21:28   6683s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2231.42 (MB), peak = 4324.43 (MB)
[09/08 13:21:29   6684s] #Regenerating Ggrids automatically.
[09/08 13:21:29   6684s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/08 13:21:29   6684s] #Using automatically generated G-grids.
[09/08 13:21:29   6684s] #Done routing data preparation.
[09/08 13:21:29   6684s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2429.55 (MB), peak = 4324.43 (MB)
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1058.3450 1389.3800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1027.6250 1468.7800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1134.1850 1423.4200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 895.6400 1427.1750 ) on Metal1 for NET i_croc_soc/i_croc/CTS_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1189.3850 818.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 1220.8050 882.5350 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 1197.4650 871.6400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1216.3400 1060.5350 ) on Metal1 for NET i_croc_soc/i_croc/core_data_obi_req_43_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1206.4050 1045.6150 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN10_0943. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1077.6800 1374.1650 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/FE_OFN2181_0536. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A_N at ( 916.2200 985.1500 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN7101_1254. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1219.7600 776.9250 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN10031_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 1259.0750 746.6350 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN9722_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1255.8450 746.5800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN9722_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 850.5950 955.8950 ) on Metal1 for NET i_croc_soc/i_croc/FE_RN_8629_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 851.9900 943.2200 ) on Metal1 for NET i_croc_soc/i_croc/FE_RN_8629_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1220.6450 743.2750 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN18634_FE_OFN12494. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1221.6050 871.5350 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN12011_FE_RN_8177_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1225.9100 746.6600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/_2594_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 855.9100 958.3400 ) on Metal1 for NET i_croc_soc/i_croc/FE_OCPN5699_FE_OFN2448_0433. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:21:29   6684s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[09/08 13:21:29   6684s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:21:29   6685s] #
[09/08 13:21:29   6685s] #Connectivity extraction summary:
[09/08 13:21:29   6685s] #376 routed nets are extracted.
[09/08 13:21:29   6685s] #    341 (0.66%) extracted nets are partially routed.
[09/08 13:21:29   6685s] #44658 routed net(s) are imported.
[09/08 13:21:29   6685s] #17 (0.03%) nets are without wires.
[09/08 13:21:29   6685s] #6234 nets are fixed|skipped|trivial (not extracted).
[09/08 13:21:29   6685s] #Total number of nets = 51285.
[09/08 13:21:29   6685s] #
[09/08 13:21:29   6685s] #Start instance access analysis using 8 threads...
[09/08 13:21:29   6685s] ### Time Record (Instance Pin Access) is installed.
[09/08 13:21:30   6685s] #0 instance pins are hard to access
[09/08 13:21:30   6685s] #Instance access analysis statistics:
[09/08 13:21:30   6685s] #Cpu time = 00:00:01
[09/08 13:21:30   6685s] #Elapsed time = 00:00:01
[09/08 13:21:30   6685s] #Increased memory = 3.96 (MB)
[09/08 13:21:30   6685s] #Total memory = 2433.82 (MB)
[09/08 13:21:30   6685s] #Peak memory = 4324.43 (MB)
[09/08 13:21:30   6685s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 13:21:30   6686s] #Found 0 nets for post-route si or timing fixing.
[09/08 13:21:30   6686s] #
[09/08 13:21:30   6686s] #Finished routing data preparation on Mon Sep  8 13:21:30 2025
[09/08 13:21:30   6686s] #
[09/08 13:21:30   6686s] #Cpu time = 00:00:05
[09/08 13:21:30   6686s] #Elapsed time = 00:00:04
[09/08 13:21:30   6686s] #Increased memory = 209.42 (MB)
[09/08 13:21:30   6686s] #Total memory = 2433.82 (MB)
[09/08 13:21:30   6686s] #Peak memory = 4324.43 (MB)
[09/08 13:21:30   6686s] #
[09/08 13:21:30   6686s] ### Time Record (Data Preparation) is uninstalled.
[09/08 13:21:30   6686s] ### Time Record (Global Routing) is installed.
[09/08 13:21:30   6686s] #
[09/08 13:21:30   6686s] #Start global routing on Mon Sep  8 13:21:30 2025
[09/08 13:21:30   6686s] #
[09/08 13:21:30   6686s] #
[09/08 13:21:30   6686s] #Start global routing initialization on Mon Sep  8 13:21:30 2025
[09/08 13:21:30   6686s] #
[09/08 13:21:30   6686s] #Number of eco nets is 367
[09/08 13:21:30   6686s] #
[09/08 13:21:30   6686s] #Start global routing data preparation on Mon Sep  8 13:21:30 2025
[09/08 13:21:30   6686s] #
[09/08 13:21:30   6686s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  8 13:21:30 2025 with memory = 2433.82 (MB), peak = 4324.43 (MB)
[09/08 13:21:30   6686s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:30   6686s] #Start routing resource analysis on Mon Sep  8 13:21:30 2025
[09/08 13:21:30   6686s] #
[09/08 13:21:30   6686s] ### init_is_bin_blocked starts on Mon Sep  8 13:21:30 2025 with memory = 2433.82 (MB), peak = 4324.43 (MB)
[09/08 13:21:30   6686s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.01 [8]--
[09/08 13:21:30   6686s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  8 13:21:30 2025 with memory = 2436.32 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:2.4 GB, peak:4.2 GB --6.75 [8]--
[09/08 13:21:31   6688s] ### adjust_flow_cap starts on Mon Sep  8 13:21:31 2025 with memory = 2442.58 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.54 [8]--
[09/08 13:21:31   6688s] ### adjust_partial_route_blockage starts on Mon Sep  8 13:21:31 2025 with memory = 2443.17 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:21:31   6688s] ### set_via_blocked starts on Mon Sep  8 13:21:31 2025 with memory = 2443.17 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.71 [8]--
[09/08 13:21:31   6688s] ### copy_flow starts on Mon Sep  8 13:21:31 2025 with memory = 2443.17 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --2.48 [8]--
[09/08 13:21:31   6688s] #Routing resource analysis is done on Mon Sep  8 13:21:31 2025
[09/08 13:21:31   6688s] #
[09/08 13:21:31   6688s] ### report_flow_cap starts on Mon Sep  8 13:21:31 2025 with memory = 2437.96 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] #  Resource Analysis:
[09/08 13:21:31   6688s] #
[09/08 13:21:31   6688s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/08 13:21:31   6688s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/08 13:21:31   6688s] #  --------------------------------------------------------------
[09/08 13:21:31   6688s] #  Metal1         V        2501        1332       47961    65.19%
[09/08 13:21:31   6688s] #  Metal2         H        2854        1527       47961    33.22%
[09/08 13:21:31   6688s] #  Metal3         V        2499        1334       47961    33.04%
[09/08 13:21:31   6688s] #  Metal4         H        3104        1277       47961    33.34%
[09/08 13:21:31   6688s] #  --------------------------------------------------------------
[09/08 13:21:31   6688s] #  Total                  10959      33.38%      191844    41.20%
[09/08 13:21:31   6688s] #
[09/08 13:21:31   6688s] #  394 nets (0.77%) with 1 preferred extra spacing.
[09/08 13:21:31   6688s] #
[09/08 13:21:31   6688s] #
[09/08 13:21:31   6688s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.06 [8]--
[09/08 13:21:31   6688s] ### analyze_m2_tracks starts on Mon Sep  8 13:21:31 2025 with memory = 2437.69 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:31   6688s] ### report_initial_resource starts on Mon Sep  8 13:21:31 2025 with memory = 2437.69 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:21:31   6688s] ### mark_pg_pins_accessibility starts on Mon Sep  8 13:21:31 2025 with memory = 2437.69 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:31   6688s] ### set_net_region starts on Mon Sep  8 13:21:31 2025 with memory = 2437.69 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:31   6688s] #
[09/08 13:21:31   6688s] #Global routing data preparation is done on Mon Sep  8 13:21:31 2025
[09/08 13:21:31   6688s] #
[09/08 13:21:31   6688s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2437.69 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] #
[09/08 13:21:31   6688s] ### prepare_level starts on Mon Sep  8 13:21:31 2025 with memory = 2437.69 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### init level 1 starts on Mon Sep  8 13:21:31 2025 with memory = 2437.69 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:31   6688s] ### Level 1 hgrid = 219 X 219
[09/08 13:21:31   6688s] ### init level 2 starts on Mon Sep  8 13:21:31 2025 with memory = 2437.69 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.70 [8]--
[09/08 13:21:31   6688s] ### Level 2 hgrid = 55 X 55
[09/08 13:21:31   6688s] ### prepare_level_flow starts on Mon Sep  8 13:21:31 2025 with memory = 2438.15 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:21:31   6688s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.33 [8]--
[09/08 13:21:31   6688s] #
[09/08 13:21:31   6688s] #Global routing initialization is done on Mon Sep  8 13:21:31 2025
[09/08 13:21:31   6688s] #
[09/08 13:21:31   6688s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2438.15 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6688s] #
[09/08 13:21:31   6688s] #start global routing iteration 1...
[09/08 13:21:31   6689s] ### init_flow_edge starts on Mon Sep  8 13:21:31 2025 with memory = 2438.15 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6689s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.65 [8]--
[09/08 13:21:31   6689s] ### Uniform Hboxes (6x6)
[09/08 13:21:31   6689s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 13:21:31   6689s] ### measure_qor starts on Mon Sep  8 13:21:31 2025 with memory = 2441.59 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6689s] ### measure_congestion starts on Mon Sep  8 13:21:31 2025 with memory = 2441.59 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6689s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:31   6689s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --6.18 [8]--
[09/08 13:21:31   6689s] ### Uniform Hboxes (6x6)
[09/08 13:21:31   6689s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 13:21:31   6689s] ### measure_qor starts on Mon Sep  8 13:21:31 2025 with memory = 2441.59 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6689s] ### measure_congestion starts on Mon Sep  8 13:21:31 2025 with memory = 2441.59 (MB), peak = 4324.43 (MB)
[09/08 13:21:31   6689s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:31   6689s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --6.17 [8]--
[09/08 13:21:31   6689s] ### Uniform Hboxes (6x6)
[09/08 13:21:31   6689s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 13:21:32   6689s] ### measure_qor starts on Mon Sep  8 13:21:32 2025 with memory = 2441.59 (MB), peak = 4324.43 (MB)
[09/08 13:21:32   6689s] ### measure_congestion starts on Mon Sep  8 13:21:32 2025 with memory = 2441.59 (MB), peak = 4324.43 (MB)
[09/08 13:21:32   6689s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:32   6690s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --6.41 [8]--
[09/08 13:21:32   6690s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2440.81 (MB), peak = 4324.43 (MB)
[09/08 13:21:32   6690s] #
[09/08 13:21:32   6690s] #start global routing iteration 2...
[09/08 13:21:32   6690s] ### init_flow_edge starts on Mon Sep  8 13:21:32 2025 with memory = 2440.81 (MB), peak = 4324.43 (MB)
[09/08 13:21:32   6690s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.70 [8]--
[09/08 13:21:32   6690s] ### routing at level 2 (topmost level) iter 0
[09/08 13:21:32   6690s] ### measure_qor starts on Mon Sep  8 13:21:32 2025 with memory = 2440.79 (MB), peak = 4324.43 (MB)
[09/08 13:21:32   6690s] ### measure_congestion starts on Mon Sep  8 13:21:32 2025 with memory = 2440.79 (MB), peak = 4324.43 (MB)
[09/08 13:21:32   6690s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:21:32   6690s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --7.29 [8]--
[09/08 13:21:32   6690s] ### routing at level 2 (topmost level) iter 1
[09/08 13:21:32   6690s] ### measure_qor starts on Mon Sep  8 13:21:32 2025 with memory = 2440.79 (MB), peak = 4324.43 (MB)
[09/08 13:21:32   6690s] ### measure_congestion starts on Mon Sep  8 13:21:32 2025 with memory = 2440.79 (MB), peak = 4324.43 (MB)
[09/08 13:21:32   6690s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:21:32   6691s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --6.91 [8]--
[09/08 13:21:32   6691s] ### routing at level 2 (topmost level) iter 2
[09/08 13:21:32   6691s] ### measure_qor starts on Mon Sep  8 13:21:32 2025 with memory = 2440.79 (MB), peak = 4324.43 (MB)
[09/08 13:21:32   6691s] ### measure_congestion starts on Mon Sep  8 13:21:32 2025 with memory = 2440.79 (MB), peak = 4324.43 (MB)
[09/08 13:21:32   6691s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:21:32   6691s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --6.56 [8]--
[09/08 13:21:32   6691s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2440.79 (MB), peak = 4324.43 (MB)
[09/08 13:21:32   6691s] #
[09/08 13:21:32   6691s] #start global routing iteration 3...
[09/08 13:21:33   6691s] ### Uniform Hboxes (6x6)
[09/08 13:21:33   6691s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 13:21:33   6692s] ### measure_qor starts on Mon Sep  8 13:21:33 2025 with memory = 2452.43 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6692s] ### measure_congestion starts on Mon Sep  8 13:21:33 2025 with memory = 2452.43 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6692s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:33   6692s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --6.07 [8]--
[09/08 13:21:33   6692s] ### measure_congestion starts on Mon Sep  8 13:21:33 2025 with memory = 2452.43 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6692s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:33   6692s] ### Uniform Hboxes (6x6)
[09/08 13:21:33   6692s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 13:21:33   6692s] ### measure_qor starts on Mon Sep  8 13:21:33 2025 with memory = 2452.43 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6692s] ### measure_congestion starts on Mon Sep  8 13:21:33 2025 with memory = 2452.43 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6692s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.98 [8]--
[09/08 13:21:33   6692s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --6.14 [8]--
[09/08 13:21:33   6692s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2447.46 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6692s] #
[09/08 13:21:33   6692s] ### route_end starts on Mon Sep  8 13:21:33 2025 with memory = 2447.46 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] #
[09/08 13:21:33   6693s] #Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
[09/08 13:21:33   6693s] #Total number of routable nets = 45051.
[09/08 13:21:33   6693s] #Total number of nets in the design = 51285.
[09/08 13:21:33   6693s] #
[09/08 13:21:33   6693s] #382 routable nets have only global wires.
[09/08 13:21:33   6693s] #44669 routable nets have only detail routed wires.
[09/08 13:21:33   6693s] #49 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 13:21:33   6693s] #719 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 13:21:33   6693s] #
[09/08 13:21:33   6693s] #Routed nets constraints summary:
[09/08 13:21:33   6693s] #----------------------------------------------------------------------------
[09/08 13:21:33   6693s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/08 13:21:33   6693s] #----------------------------------------------------------------------------
[09/08 13:21:33   6693s] #      Default                 25            0              0             333  
[09/08 13:21:33   6693s] #     ndr_3w3s                  0           17             17               0  
[09/08 13:21:33   6693s] #     ndr_2w2s                  0            7              7               0  
[09/08 13:21:33   6693s] #----------------------------------------------------------------------------
[09/08 13:21:33   6693s] #        Total                 25           24             24             333  
[09/08 13:21:33   6693s] #----------------------------------------------------------------------------
[09/08 13:21:33   6693s] #
[09/08 13:21:33   6693s] #Routing constraints summary of the whole design:
[09/08 13:21:33   6693s] #----------------------------------------------------------------------------
[09/08 13:21:33   6693s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/08 13:21:33   6693s] #----------------------------------------------------------------------------
[09/08 13:21:33   6693s] #      Default                394            0              0           44283  
[09/08 13:21:33   6693s] #     ndr_3w3s                  0          191            191               0  
[09/08 13:21:33   6693s] #     ndr_2w2s                  0          183            183               0  
[09/08 13:21:33   6693s] #----------------------------------------------------------------------------
[09/08 13:21:33   6693s] #        Total                394          374            374           44283  
[09/08 13:21:33   6693s] #----------------------------------------------------------------------------
[09/08 13:21:33   6693s] #
[09/08 13:21:33   6693s] ### cal_base_flow starts on Mon Sep  8 13:21:33 2025 with memory = 2447.46 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] ### init_flow_edge starts on Mon Sep  8 13:21:33 2025 with memory = 2447.46 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.39 [8]--
[09/08 13:21:33   6693s] ### cal_flow starts on Mon Sep  8 13:21:33 2025 with memory = 2447.46 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.96 [8]--
[09/08 13:21:33   6693s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.06 [8]--
[09/08 13:21:33   6693s] ### report_overcon starts on Mon Sep  8 13:21:33 2025 with memory = 2447.46 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] #
[09/08 13:21:33   6693s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/08 13:21:33   6693s] #
[09/08 13:21:33   6693s] #                 OverCon       OverCon       OverCon          
[09/08 13:21:33   6693s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[09/08 13:21:33   6693s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[09/08 13:21:33   6693s] #  --------------------------------------------------------------------------
[09/08 13:21:33   6693s] #  Metal2       52(0.16%)      6(0.02%)      2(0.01%)   (0.19%)     0.45  
[09/08 13:21:33   6693s] #  Metal3       15(0.05%)      0(0.00%)      0(0.00%)   (0.05%)     0.46  
[09/08 13:21:33   6693s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.29  
[09/08 13:21:33   6693s] #  --------------------------------------------------------------------------
[09/08 13:21:33   6693s] #     Total     67(0.07%)      6(0.01%)      2(0.00%)   (0.08%)
[09/08 13:21:33   6693s] #
[09/08 13:21:33   6693s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[09/08 13:21:33   6693s] #  Overflow after GR: 0.06% H + 0.02% V
[09/08 13:21:33   6693s] #
[09/08 13:21:33   6693s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:33   6693s] ### cal_base_flow starts on Mon Sep  8 13:21:33 2025 with memory = 2447.46 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] ### init_flow_edge starts on Mon Sep  8 13:21:33 2025 with memory = 2447.46 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.53 [8]--
[09/08 13:21:33   6693s] ### cal_flow starts on Mon Sep  8 13:21:33 2025 with memory = 2447.46 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:33   6693s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.11 [8]--
[09/08 13:21:33   6693s] ### export_cong_map starts on Mon Sep  8 13:21:33 2025 with memory = 2447.46 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] ### PDZT_Export::export_cong_map starts on Mon Sep  8 13:21:33 2025 with memory = 2447.59 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.01 [8]--
[09/08 13:21:33   6693s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.52 [8]--
[09/08 13:21:33   6693s] ### import_cong_map starts on Mon Sep  8 13:21:33 2025 with memory = 2447.59 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:21:33   6693s] ### update starts on Mon Sep  8 13:21:33 2025 with memory = 2447.59 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] #Complete Global Routing.
[09/08 13:21:33   6693s] #Total number of nets with non-default rule or having extra spacing = 768
[09/08 13:21:33   6693s] #Total wire length = 2342711 um.
[09/08 13:21:33   6693s] #Total half perimeter of net bounding box = 1937735 um.
[09/08 13:21:33   6693s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 13:21:33   6693s] #Total wire length on LAYER Metal2 = 654979 um.
[09/08 13:21:33   6693s] #Total wire length on LAYER Metal3 = 932369 um.
[09/08 13:21:33   6693s] #Total wire length on LAYER Metal4 = 755363 um.
[09/08 13:21:33   6693s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:21:33   6693s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:21:33   6693s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:21:33   6693s] #Total number of vias = 286180
[09/08 13:21:33   6693s] #Up-Via Summary (total 286180):
[09/08 13:21:33   6693s] #           
[09/08 13:21:33   6693s] #-----------------------
[09/08 13:21:33   6693s] # Metal1         141564
[09/08 13:21:33   6693s] # Metal2         103926
[09/08 13:21:33   6693s] # Metal3          40690
[09/08 13:21:33   6693s] #-----------------------
[09/08 13:21:33   6693s] #                286180 
[09/08 13:21:33   6693s] #
[09/08 13:21:33   6693s] #Total number of involved priority nets 24
[09/08 13:21:33   6693s] #Maximum src to sink distance for priority net 178.8
[09/08 13:21:33   6693s] #Average of max src_to_sink distance for priority net 53.4
[09/08 13:21:33   6693s] #Average of ave src_to_sink distance for priority net 38.8
[09/08 13:21:33   6693s] ### update cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --3.70 [8]--
[09/08 13:21:33   6693s] ### report_overcon starts on Mon Sep  8 13:21:33 2025 with memory = 2451.34 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:21:33   6693s] ### report_overcon starts on Mon Sep  8 13:21:33 2025 with memory = 2451.34 (MB), peak = 4324.43 (MB)
[09/08 13:21:33   6693s] #Max overcon = 5 tracks.
[09/08 13:21:33   6693s] #Total overcon = 0.08%.
[09/08 13:21:33   6693s] #Worst layer Gcell overcon rate = 0.05%.
[09/08 13:21:33   6693s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:21:34   6693s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.4 GB, peak:4.2 GB --1.42 [8]--
[09/08 13:21:34   6694s] ### global_route design signature (267): route=323324366 net_attr=1713326913
[09/08 13:21:34   6694s] #
[09/08 13:21:34   6694s] #Global routing statistics:
[09/08 13:21:34   6694s] #Cpu time = 00:00:08
[09/08 13:21:34   6694s] #Elapsed time = 00:00:04
[09/08 13:21:34   6694s] #Increased memory = 13.52 (MB)
[09/08 13:21:34   6694s] #Total memory = 2447.34 (MB)
[09/08 13:21:34   6694s] #Peak memory = 4324.43 (MB)
[09/08 13:21:34   6694s] #
[09/08 13:21:34   6694s] #Finished global routing on Mon Sep  8 13:21:34 2025
[09/08 13:21:34   6694s] #
[09/08 13:21:34   6694s] #
[09/08 13:21:34   6694s] ### Time Record (Global Routing) is uninstalled.
[09/08 13:21:34   6694s] ### Time Record (Data Preparation) is installed.
[09/08 13:21:34   6694s] ### Time Record (Data Preparation) is uninstalled.
[09/08 13:21:34   6695s] ### track-assign external-init starts on Mon Sep  8 13:21:34 2025 with memory = 2444.85 (MB), peak = 4324.43 (MB)
[09/08 13:21:34   6695s] ### Time Record (Track Assignment) is installed.
[09/08 13:21:35   6695s] ### Time Record (Track Assignment) is uninstalled.
[09/08 13:21:35   6695s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.33 [8]--
[09/08 13:21:35   6695s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2444.85 (MB), peak = 4324.43 (MB)
[09/08 13:21:35   6695s] ### track-assign engine-init starts on Mon Sep  8 13:21:35 2025 with memory = 2444.85 (MB), peak = 4324.43 (MB)
[09/08 13:21:35   6695s] ### Time Record (Track Assignment) is installed.
[09/08 13:21:35   6695s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.2 GB --1.13 [8]--
[09/08 13:21:35   6695s] ### track-assign core-engine starts on Mon Sep  8 13:21:35 2025 with memory = 2444.85 (MB), peak = 4324.43 (MB)
[09/08 13:21:35   6695s] #Start Track Assignment.
[09/08 13:21:37   6698s] #Done with 79 horizontal wires in 7 hboxes and 53 vertical wires in 7 hboxes.
[09/08 13:21:38   6700s] #Done with 9 horizontal wires in 7 hboxes and 8 vertical wires in 7 hboxes.
[09/08 13:21:38   6701s] #Complete Track Assignment.
[09/08 13:21:38   6701s] #Total number of nets with non-default rule or having extra spacing = 768
[09/08 13:21:38   6701s] #Total wire length = 2343474 um.
[09/08 13:21:38   6701s] #Total half perimeter of net bounding box = 1937735 um.
[09/08 13:21:38   6701s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 13:21:38   6701s] #Total wire length on LAYER Metal2 = 655498 um.
[09/08 13:21:38   6701s] #Total wire length on LAYER Metal3 = 932566 um.
[09/08 13:21:38   6701s] #Total wire length on LAYER Metal4 = 755410 um.
[09/08 13:21:38   6701s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:21:38   6701s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:21:38   6701s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:21:38   6701s] #Total number of vias = 286180
[09/08 13:21:38   6701s] #Up-Via Summary (total 286180):
[09/08 13:21:38   6701s] #           
[09/08 13:21:38   6701s] #-----------------------
[09/08 13:21:38   6701s] # Metal1         141564
[09/08 13:21:38   6701s] # Metal2         103926
[09/08 13:21:38   6701s] # Metal3          40690
[09/08 13:21:38   6701s] #-----------------------
[09/08 13:21:38   6701s] #                286180 
[09/08 13:21:38   6701s] #
[09/08 13:21:38   6701s] ### track_assign design signature (270): route=1277894934
[09/08 13:21:38   6701s] ### track-assign core-engine cpu:00:00:06, real:00:00:04, mem:2.5 GB, peak:4.2 GB --1.59 [8]--
[09/08 13:21:39   6701s] ### Time Record (Track Assignment) is uninstalled.
[09/08 13:21:39   6701s] #cpu time = 00:00:07, elapsed time = 00:00:04, memory = 2445.73 (MB), peak = 4324.43 (MB)
[09/08 13:21:39   6701s] #
[09/08 13:21:39   6701s] #number of short segments in preferred routing layers
[09/08 13:21:39   6701s] #	Metal2    Metal3    Metal4    Total 
[09/08 13:21:39   6701s] #	3         5         1         9         
[09/08 13:21:39   6701s] #
[09/08 13:21:39   6702s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 13:21:39   6702s] #Cpu time = 00:00:21
[09/08 13:21:39   6702s] #Elapsed time = 00:00:13
[09/08 13:21:39   6702s] #Increased memory = 222.27 (MB)
[09/08 13:21:39   6702s] #Total memory = 2446.67 (MB)
[09/08 13:21:39   6702s] #Peak memory = 4324.43 (MB)
[09/08 13:21:39   6702s] #Using multithreading with 8 threads.
[09/08 13:21:39   6702s] ### Time Record (Detail Routing) is installed.
[09/08 13:21:40   6703s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 13:21:45   6709s] #
[09/08 13:21:45   6709s] #Start Detail Routing..
[09/08 13:21:45   6709s] #start initial detail routing ...
[09/08 13:21:45   6709s] ### Design has 0 dirty nets, 1312 dirty-areas)
[09/08 13:21:50   6735s] # ECO: 1.2% of the total area was rechecked for DRC, and 6.5% required routing.
[09/08 13:21:50   6735s] #   number of violations = 374
[09/08 13:21:50   6735s] #
[09/08 13:21:50   6735s] #    By Layer and Type :
[09/08 13:21:50   6735s] #	         MetSpc    Short      Mar   Totals
[09/08 13:21:50   6735s] #	Metal1        5        0        0        5
[09/08 13:21:50   6735s] #	Metal2       88      123        0      211
[09/08 13:21:50   6735s] #	Metal3       15      101        3      119
[09/08 13:21:50   6735s] #	Metal4        2       37        0       39
[09/08 13:21:50   6735s] #	Totals      110      261        3      374
[09/08 13:21:50   6735s] #188 out of 52611 instances (0.4%) need to be verified(marked ipoed), dirty area = 0.1%.
[09/08 13:21:50   6735s] #0.0% of the total area is being checked for drcs
[09/08 13:21:50   6735s] #0.0% of the total area was checked
[09/08 13:21:50   6736s] #   number of violations = 374
[09/08 13:21:50   6736s] #
[09/08 13:21:50   6736s] #    By Layer and Type :
[09/08 13:21:50   6736s] #	         MetSpc    Short      Mar   Totals
[09/08 13:21:50   6736s] #	Metal1        5        0        0        5
[09/08 13:21:50   6736s] #	Metal2       88      123        0      211
[09/08 13:21:50   6736s] #	Metal3       15      101        3      119
[09/08 13:21:50   6736s] #	Metal4        2       37        0       39
[09/08 13:21:50   6736s] #	Totals      110      261        3      374
[09/08 13:21:50   6736s] #cpu time = 00:00:27, elapsed time = 00:00:05, memory = 2487.64 (MB), peak = 4324.43 (MB)
[09/08 13:21:50   6738s] #start 1st optimization iteration ...
[09/08 13:21:59   6756s] #   number of violations = 301
[09/08 13:21:59   6756s] #
[09/08 13:21:59   6756s] #    By Layer and Type :
[09/08 13:21:59   6756s] #	         MetSpc    Short      Mar   Totals
[09/08 13:21:59   6756s] #	Metal1        3        0        0        3
[09/08 13:21:59   6756s] #	Metal2       86       90        0      176
[09/08 13:21:59   6756s] #	Metal3        9       85        3       97
[09/08 13:21:59   6756s] #	Metal4        1       24        0       25
[09/08 13:21:59   6756s] #	Totals       99      199        3      301
[09/08 13:21:59   6756s] #    number of process antenna violations = 58
[09/08 13:21:59   6756s] #cpu time = 00:00:19, elapsed time = 00:00:09, memory = 2491.39 (MB), peak = 4324.43 (MB)
[09/08 13:21:59   6757s] #start 2nd optimization iteration ...
[09/08 13:22:07   6774s] #   number of violations = 316
[09/08 13:22:07   6774s] #
[09/08 13:22:07   6774s] #    By Layer and Type :
[09/08 13:22:07   6774s] #	         MetSpc    Short      Mar   Totals
[09/08 13:22:07   6774s] #	Metal1        3        0        0        3
[09/08 13:22:07   6774s] #	Metal2       86       81        0      167
[09/08 13:22:07   6774s] #	Metal3        9       89        4      102
[09/08 13:22:07   6774s] #	Metal4        3       41        0       44
[09/08 13:22:07   6774s] #	Totals      101      211        4      316
[09/08 13:22:07   6774s] #    number of process antenna violations = 58
[09/08 13:22:07   6774s] #cpu time = 00:00:17, elapsed time = 00:00:09, memory = 2492.38 (MB), peak = 4324.43 (MB)
[09/08 13:22:07   6774s] #start 3rd optimization iteration ...
[09/08 13:22:16   6805s] #   number of violations = 195
[09/08 13:22:16   6805s] #
[09/08 13:22:16   6805s] #    By Layer and Type :
[09/08 13:22:16   6805s] #	         MetSpc    Short   Totals
[09/08 13:22:16   6805s] #	Metal1        0        0        0
[09/08 13:22:16   6805s] #	Metal2        7       87       94
[09/08 13:22:16   6805s] #	Metal3        4       80       84
[09/08 13:22:16   6805s] #	Metal4        0       17       17
[09/08 13:22:16   6805s] #	Totals       11      184      195
[09/08 13:22:16   6805s] #    number of process antenna violations = 58
[09/08 13:22:16   6805s] #cpu time = 00:00:31, elapsed time = 00:00:09, memory = 2492.43 (MB), peak = 4324.43 (MB)
[09/08 13:22:17   6805s] #start 4th optimization iteration ...
[09/08 13:22:27   6828s] #   number of violations = 199
[09/08 13:22:27   6828s] #
[09/08 13:22:27   6828s] #    By Layer and Type :
[09/08 13:22:27   6828s] #	         MetSpc    Short   Totals
[09/08 13:22:27   6828s] #	Metal1        0        0        0
[09/08 13:22:27   6828s] #	Metal2        4       85       89
[09/08 13:22:27   6828s] #	Metal3        8       77       85
[09/08 13:22:27   6828s] #	Metal4        0       25       25
[09/08 13:22:27   6828s] #	Totals       12      187      199
[09/08 13:22:27   6828s] #    number of process antenna violations = 58
[09/08 13:22:27   6828s] #cpu time = 00:00:24, elapsed time = 00:00:10, memory = 2494.80 (MB), peak = 4324.43 (MB)
[09/08 13:22:27   6829s] #start 5th optimization iteration ...
[09/08 13:22:40   6856s] #   number of violations = 190
[09/08 13:22:40   6856s] #
[09/08 13:22:40   6856s] #    By Layer and Type :
[09/08 13:22:40   6856s] #	         MetSpc    Short   Totals
[09/08 13:22:40   6856s] #	Metal1        0        0        0
[09/08 13:22:40   6856s] #	Metal2        5       85       90
[09/08 13:22:40   6856s] #	Metal3        2       77       79
[09/08 13:22:40   6856s] #	Metal4        0       21       21
[09/08 13:22:40   6856s] #	Totals        7      183      190
[09/08 13:22:40   6856s] #    number of process antenna violations = 58
[09/08 13:22:40   6856s] #cpu time = 00:00:28, elapsed time = 00:00:13, memory = 2495.56 (MB), peak = 4324.43 (MB)
[09/08 13:22:40   6856s] #start 6th optimization iteration ...
[09/08 13:23:00   6896s] #   number of violations = 215
[09/08 13:23:00   6896s] #
[09/08 13:23:00   6896s] #    By Layer and Type :
[09/08 13:23:00   6896s] #	         MetSpc    Short      Mar   Totals
[09/08 13:23:00   6896s] #	Metal1        0        0        0        0
[09/08 13:23:00   6896s] #	Metal2        4       94        0       98
[09/08 13:23:00   6896s] #	Metal3        7       80        4       91
[09/08 13:23:00   6896s] #	Metal4        0       26        0       26
[09/08 13:23:00   6896s] #	Totals       11      200        4      215
[09/08 13:23:00   6896s] #    number of process antenna violations = 58
[09/08 13:23:00   6896s] #cpu time = 00:00:40, elapsed time = 00:00:21, memory = 2495.71 (MB), peak = 4324.43 (MB)
[09/08 13:23:01   6896s] #start 7th optimization iteration ...
[09/08 13:23:08   6914s] #   number of violations = 196
[09/08 13:23:08   6914s] #
[09/08 13:23:08   6914s] #    By Layer and Type :
[09/08 13:23:08   6914s] #	         MetSpc    Short   Totals
[09/08 13:23:08   6914s] #	Metal1        0        0        0
[09/08 13:23:08   6914s] #	Metal2        3       90       93
[09/08 13:23:08   6914s] #	Metal3        1       69       70
[09/08 13:23:08   6914s] #	Metal4        0       33       33
[09/08 13:23:08   6914s] #	Totals        4      192      196
[09/08 13:23:08   6914s] #    number of process antenna violations = 58
[09/08 13:23:08   6914s] #cpu time = 00:00:17, elapsed time = 00:00:08, memory = 2494.77 (MB), peak = 4324.43 (MB)
[09/08 13:23:08   6914s] #start 8th optimization iteration ...
[09/08 13:23:18   6934s] #   number of violations = 211
[09/08 13:23:18   6934s] #
[09/08 13:23:18   6934s] #    By Layer and Type :
[09/08 13:23:18   6934s] #	         MetSpc    Short      Mar   Totals
[09/08 13:23:18   6934s] #	Metal1        0        0        0        0
[09/08 13:23:18   6934s] #	Metal2        2       92        0       94
[09/08 13:23:18   6934s] #	Metal3        7       80        1       88
[09/08 13:23:18   6934s] #	Metal4        1       28        0       29
[09/08 13:23:18   6934s] #	Totals       10      200        1      211
[09/08 13:23:18   6934s] #    number of process antenna violations = 58
[09/08 13:23:18   6934s] #cpu time = 00:00:20, elapsed time = 00:00:10, memory = 2492.11 (MB), peak = 4324.43 (MB)
[09/08 13:23:18   6934s] #start 9th optimization iteration ...
[09/08 13:23:28   6952s] #   number of violations = 204
[09/08 13:23:28   6952s] #
[09/08 13:23:28   6952s] #    By Layer and Type :
[09/08 13:23:28   6952s] #	         MetSpc    Short   Totals
[09/08 13:23:28   6952s] #	Metal1        0        0        0
[09/08 13:23:28   6952s] #	Metal2        2       88       90
[09/08 13:23:28   6952s] #	Metal3        6       79       85
[09/08 13:23:28   6952s] #	Metal4        1       28       29
[09/08 13:23:28   6952s] #	Totals        9      195      204
[09/08 13:23:28   6952s] #    number of process antenna violations = 58
[09/08 13:23:28   6952s] #cpu time = 00:00:17, elapsed time = 00:00:09, memory = 2493.18 (MB), peak = 4324.43 (MB)
[09/08 13:23:28   6952s] #start 10th optimization iteration ...
[09/08 13:23:38   6972s] #   number of violations = 201
[09/08 13:23:38   6972s] #
[09/08 13:23:38   6972s] #    By Layer and Type :
[09/08 13:23:38   6972s] #	         MetSpc    Short      Mar   Totals
[09/08 13:23:38   6972s] #	Metal1        0        0        0        0
[09/08 13:23:38   6972s] #	Metal2        1       89        0       90
[09/08 13:23:38   6972s] #	Metal3        7       76        1       84
[09/08 13:23:38   6972s] #	Metal4        2       25        0       27
[09/08 13:23:38   6972s] #	Totals       10      190        1      201
[09/08 13:23:38   6972s] #    number of process antenna violations = 58
[09/08 13:23:38   6972s] #cpu time = 00:00:21, elapsed time = 00:00:10, memory = 2491.87 (MB), peak = 4324.43 (MB)
[09/08 13:23:38   6973s] #start 11th optimization iteration ...
[09/08 13:23:57   7011s] #   number of violations = 227
[09/08 13:23:57   7011s] #
[09/08 13:23:57   7011s] #    By Layer and Type :
[09/08 13:23:57   7011s] #	         MetSpc    Short      Mar   Totals
[09/08 13:23:57   7011s] #	Metal1        0        0        0        0
[09/08 13:23:57   7011s] #	Metal2        1       93        0       94
[09/08 13:23:57   7011s] #	Metal3        6       95        1      102
[09/08 13:23:57   7011s] #	Metal4        1       30        0       31
[09/08 13:23:57   7011s] #	Totals        8      218        1      227
[09/08 13:23:57   7011s] #    number of process antenna violations = 58
[09/08 13:23:57   7011s] #cpu time = 00:00:38, elapsed time = 00:00:19, memory = 2493.41 (MB), peak = 4324.43 (MB)
[09/08 13:23:57   7011s] #start 12th optimization iteration ...
[09/08 13:24:18   7049s] #   number of violations = 194
[09/08 13:24:18   7049s] #
[09/08 13:24:18   7049s] #    By Layer and Type :
[09/08 13:24:18   7049s] #	         MetSpc    Short      Mar   Totals
[09/08 13:24:18   7049s] #	Metal1        0        0        0        0
[09/08 13:24:18   7049s] #	Metal2        1       84        0       85
[09/08 13:24:18   7049s] #	Metal3        7       74        1       82
[09/08 13:24:18   7049s] #	Metal4        0       27        0       27
[09/08 13:24:18   7049s] #	Totals        8      185        1      194
[09/08 13:24:18   7049s] #    number of process antenna violations = 58
[09/08 13:24:18   7049s] #cpu time = 00:00:38, elapsed time = 00:00:21, memory = 2490.11 (MB), peak = 4324.43 (MB)
[09/08 13:24:18   7049s] #start 13th optimization iteration ...
[09/08 13:24:30   7072s] #   number of violations = 202
[09/08 13:24:30   7072s] #
[09/08 13:24:30   7072s] #    By Layer and Type :
[09/08 13:24:30   7072s] #	         MetSpc    Short      Mar   Totals
[09/08 13:24:30   7072s] #	Metal1        0        0        0        0
[09/08 13:24:30   7072s] #	Metal2        4       78        0       82
[09/08 13:24:30   7072s] #	Metal3        9       80        1       90
[09/08 13:24:30   7072s] #	Metal4        1       29        0       30
[09/08 13:24:30   7072s] #	Totals       14      187        1      202
[09/08 13:24:30   7072s] #    number of process antenna violations = 58
[09/08 13:24:30   7072s] #cpu time = 00:00:23, elapsed time = 00:00:12, memory = 2490.64 (MB), peak = 4324.43 (MB)
[09/08 13:24:30   7073s] #start 14th optimization iteration ...
[09/08 13:24:41   7093s] #   number of violations = 206
[09/08 13:24:41   7093s] #
[09/08 13:24:41   7093s] #    By Layer and Type :
[09/08 13:24:41   7093s] #	         MetSpc    Short      Mar   Totals
[09/08 13:24:41   7093s] #	Metal1        0        0        0        0
[09/08 13:24:41   7093s] #	Metal2        4       94        0       98
[09/08 13:24:41   7093s] #	Metal3        8       78        1       87
[09/08 13:24:41   7093s] #	Metal4        2       19        0       21
[09/08 13:24:41   7093s] #	Totals       14      191        1      206
[09/08 13:24:41   7093s] #    number of process antenna violations = 58
[09/08 13:24:41   7093s] #cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2489.05 (MB), peak = 4324.43 (MB)
[09/08 13:24:41   7093s] #start 15th optimization iteration ...
[09/08 13:24:49   7111s] #   number of violations = 214
[09/08 13:24:49   7111s] #
[09/08 13:24:49   7111s] #    By Layer and Type :
[09/08 13:24:49   7111s] #	         MetSpc    Short      Mar   Totals
[09/08 13:24:49   7111s] #	Metal1        0        0        0        0
[09/08 13:24:49   7111s] #	Metal2        2       90        0       92
[09/08 13:24:49   7111s] #	Metal3       10       85        3       98
[09/08 13:24:49   7111s] #	Metal4        2       22        0       24
[09/08 13:24:49   7111s] #	Totals       14      197        3      214
[09/08 13:24:49   7111s] #    number of process antenna violations = 58
[09/08 13:24:49   7111s] #cpu time = 00:00:18, elapsed time = 00:00:09, memory = 2491.86 (MB), peak = 4324.43 (MB)
[09/08 13:24:49   7111s] #start 16th optimization iteration ...
[09/08 13:25:09   7151s] #   number of violations = 199
[09/08 13:25:09   7151s] #
[09/08 13:25:09   7151s] #    By Layer and Type :
[09/08 13:25:09   7151s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:25:09   7151s] #	Metal1        0        0        0        0        0
[09/08 13:25:09   7151s] #	Metal2        2       83        0        1       86
[09/08 13:25:09   7151s] #	Metal3        6       85        3        0       94
[09/08 13:25:09   7151s] #	Metal4        1       18        0        0       19
[09/08 13:25:09   7151s] #	Totals        9      186        3        1      199
[09/08 13:25:09   7151s] #    number of process antenna violations = 58
[09/08 13:25:09   7151s] #cpu time = 00:00:39, elapsed time = 00:00:20, memory = 2493.32 (MB), peak = 4324.43 (MB)
[09/08 13:25:09   7151s] #start 17th optimization iteration ...
[09/08 13:25:24   7180s] #   number of violations = 182
[09/08 13:25:24   7180s] #
[09/08 13:25:24   7180s] #    By Layer and Type :
[09/08 13:25:24   7180s] #	         MetSpc    Short   Totals
[09/08 13:25:24   7180s] #	Metal1        0        0        0
[09/08 13:25:24   7180s] #	Metal2        3       88       91
[09/08 13:25:24   7180s] #	Metal3        4       65       69
[09/08 13:25:24   7180s] #	Metal4        3       19       22
[09/08 13:25:24   7180s] #	Totals       10      172      182
[09/08 13:25:24   7180s] #    number of process antenna violations = 58
[09/08 13:25:24   7180s] #cpu time = 00:00:30, elapsed time = 00:00:15, memory = 2487.80 (MB), peak = 4324.43 (MB)
[09/08 13:25:24   7181s] #start 18th optimization iteration ...
[09/08 13:25:50   7226s] #   number of violations = 208
[09/08 13:25:50   7226s] #
[09/08 13:25:50   7226s] #    By Layer and Type :
[09/08 13:25:50   7226s] #	         MetSpc    Short      Mar   Totals
[09/08 13:25:50   7226s] #	Metal1        0        0        0        0
[09/08 13:25:50   7226s] #	Metal2        2       85        0       87
[09/08 13:25:50   7226s] #	Metal3        8       77        2       87
[09/08 13:25:50   7226s] #	Metal4        3       31        0       34
[09/08 13:25:50   7226s] #	Totals       13      193        2      208
[09/08 13:25:50   7226s] #    number of process antenna violations = 58
[09/08 13:25:50   7226s] #cpu time = 00:00:45, elapsed time = 00:00:26, memory = 2489.46 (MB), peak = 4324.43 (MB)
[09/08 13:25:50   7226s] #start 19th optimization iteration ...
[09/08 13:26:01   7245s] #   number of violations = 198
[09/08 13:26:01   7245s] #
[09/08 13:26:01   7245s] #    By Layer and Type :
[09/08 13:26:01   7245s] #	         MetSpc    Short   Totals
[09/08 13:26:01   7245s] #	Metal1        0        0        0
[09/08 13:26:01   7245s] #	Metal2        1       75       76
[09/08 13:26:01   7245s] #	Metal3        7       76       83
[09/08 13:26:01   7245s] #	Metal4        1       38       39
[09/08 13:26:01   7245s] #	Totals        9      189      198
[09/08 13:26:01   7245s] #    number of process antenna violations = 58
[09/08 13:26:01   7245s] #cpu time = 00:00:19, elapsed time = 00:00:11, memory = 2487.69 (MB), peak = 4324.43 (MB)
[09/08 13:26:01   7245s] #start 20th optimization iteration ...
[09/08 13:26:14   7268s] #   number of violations = 196
[09/08 13:26:14   7268s] #
[09/08 13:26:14   7268s] #    By Layer and Type :
[09/08 13:26:14   7268s] #	         MetSpc    Short      Mar   Totals
[09/08 13:26:14   7268s] #	Metal1        0        0        0        0
[09/08 13:26:14   7268s] #	Metal2        2       90        0       92
[09/08 13:26:14   7268s] #	Metal3        5       71        2       78
[09/08 13:26:14   7268s] #	Metal4        2       24        0       26
[09/08 13:26:14   7268s] #	Totals        9      185        2      196
[09/08 13:26:14   7268s] #    number of process antenna violations = 58
[09/08 13:26:14   7268s] #cpu time = 00:00:23, elapsed time = 00:00:13, memory = 2487.99 (MB), peak = 4324.43 (MB)
[09/08 13:26:14   7268s] #start 21th optimization iteration ...
[09/08 13:26:31   7300s] #   number of violations = 182
[09/08 13:26:31   7300s] #
[09/08 13:26:31   7300s] #    By Layer and Type :
[09/08 13:26:31   7300s] #	         MetSpc    Short      Mar   Totals
[09/08 13:26:31   7300s] #	Metal1        0        0        0        0
[09/08 13:26:31   7300s] #	Metal2        2       73        0       75
[09/08 13:26:31   7300s] #	Metal3        5       74        2       81
[09/08 13:26:31   7300s] #	Metal4        0       26        0       26
[09/08 13:26:31   7300s] #	Totals        7      173        2      182
[09/08 13:26:31   7300s] #    number of process antenna violations = 58
[09/08 13:26:31   7300s] #cpu time = 00:00:32, elapsed time = 00:00:17, memory = 2489.58 (MB), peak = 4324.43 (MB)
[09/08 13:26:31   7300s] #start 22th optimization iteration ...
[09/08 13:26:44   7328s] #   number of violations = 201
[09/08 13:26:44   7328s] #
[09/08 13:26:44   7328s] #    By Layer and Type :
[09/08 13:26:44   7328s] #	         MetSpc    Short      Mar   Totals
[09/08 13:26:44   7328s] #	Metal1        0        0        0        0
[09/08 13:26:44   7328s] #	Metal2        1       80        0       81
[09/08 13:26:44   7328s] #	Metal3        6       91        3      100
[09/08 13:26:44   7328s] #	Metal4        1       19        0       20
[09/08 13:26:44   7328s] #	Totals        8      190        3      201
[09/08 13:26:44   7328s] #    number of process antenna violations = 58
[09/08 13:26:44   7328s] #cpu time = 00:00:27, elapsed time = 00:00:14, memory = 2487.81 (MB), peak = 4324.43 (MB)
[09/08 13:26:45   7328s] #start 23th optimization iteration ...
[09/08 13:27:04   7366s] #   number of violations = 208
[09/08 13:27:04   7366s] #
[09/08 13:27:04   7366s] #    By Layer and Type :
[09/08 13:27:04   7366s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:27:04   7366s] #	Metal1        0        0        0        0        0
[09/08 13:27:04   7366s] #	Metal2        5       92        0        1       98
[09/08 13:27:04   7366s] #	Metal3        3       79        1        0       83
[09/08 13:27:04   7366s] #	Metal4        1       26        0        0       27
[09/08 13:27:04   7366s] #	Totals        9      197        1        1      208
[09/08 13:27:04   7366s] #    number of process antenna violations = 58
[09/08 13:27:04   7366s] #cpu time = 00:00:38, elapsed time = 00:00:19, memory = 2489.09 (MB), peak = 4324.43 (MB)
[09/08 13:27:04   7366s] #start 24th optimization iteration ...
[09/08 13:27:29   7411s] #   number of violations = 198
[09/08 13:27:29   7411s] #
[09/08 13:27:29   7411s] #    By Layer and Type :
[09/08 13:27:29   7411s] #	         MetSpc    Short   Totals
[09/08 13:27:29   7411s] #	Metal1        0        0        0
[09/08 13:27:29   7411s] #	Metal2        3       85       88
[09/08 13:27:29   7411s] #	Metal3        7       80       87
[09/08 13:27:29   7411s] #	Metal4        2       21       23
[09/08 13:27:29   7411s] #	Totals       12      186      198
[09/08 13:27:29   7411s] #    number of process antenna violations = 58
[09/08 13:27:29   7411s] #cpu time = 00:00:45, elapsed time = 00:00:26, memory = 2489.18 (MB), peak = 4324.43 (MB)
[09/08 13:27:29   7411s] #start 25th optimization iteration ...
[09/08 13:27:40   7432s] #   number of violations = 206
[09/08 13:27:40   7432s] #
[09/08 13:27:40   7432s] #    By Layer and Type :
[09/08 13:27:40   7432s] #	         MetSpc    Short   Totals
[09/08 13:27:40   7432s] #	Metal1        0        0        0
[09/08 13:27:40   7432s] #	Metal2        3       89       92
[09/08 13:27:40   7432s] #	Metal3        7       72       79
[09/08 13:27:40   7432s] #	Metal4        1       34       35
[09/08 13:27:40   7432s] #	Totals       11      195      206
[09/08 13:27:40   7432s] #    number of process antenna violations = 58
[09/08 13:27:40   7432s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2491.72 (MB), peak = 4324.43 (MB)
[09/08 13:27:40   7432s] #start 26th optimization iteration ...
[09/08 13:27:56   7459s] #   number of violations = 219
[09/08 13:27:56   7459s] #
[09/08 13:27:56   7459s] #    By Layer and Type :
[09/08 13:27:56   7459s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:27:56   7459s] #	Metal1        0        0        0        0        0
[09/08 13:27:56   7459s] #	Metal2        2       89        0        1       92
[09/08 13:27:56   7459s] #	Metal3        7       86        4        0       97
[09/08 13:27:56   7459s] #	Metal4        2       28        0        0       30
[09/08 13:27:56   7459s] #	Totals       11      203        4        1      219
[09/08 13:27:56   7459s] #    number of process antenna violations = 58
[09/08 13:27:56   7459s] #cpu time = 00:00:27, elapsed time = 00:00:16, memory = 2491.41 (MB), peak = 4324.43 (MB)
[09/08 13:27:56   7459s] #start 27th optimization iteration ...
[09/08 13:28:08   7482s] #   number of violations = 208
[09/08 13:28:08   7482s] #
[09/08 13:28:08   7482s] #    By Layer and Type :
[09/08 13:28:08   7482s] #	         MetSpc    Short   Totals
[09/08 13:28:08   7482s] #	Metal1        0        0        0
[09/08 13:28:08   7482s] #	Metal2        2       92       94
[09/08 13:28:08   7482s] #	Metal3        4       85       89
[09/08 13:28:08   7482s] #	Metal4        1       24       25
[09/08 13:28:08   7482s] #	Totals        7      201      208
[09/08 13:28:08   7482s] #    number of process antenna violations = 58
[09/08 13:28:08   7482s] #cpu time = 00:00:23, elapsed time = 00:00:12, memory = 2489.30 (MB), peak = 4324.43 (MB)
[09/08 13:28:08   7482s] #start 28th optimization iteration ...
[09/08 13:28:26   7514s] #   number of violations = 210
[09/08 13:28:26   7514s] #
[09/08 13:28:26   7514s] #    By Layer and Type :
[09/08 13:28:26   7514s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:28:26   7514s] #	Metal1        0        0        0        0        0
[09/08 13:28:26   7514s] #	Metal2        1       82        0        1       84
[09/08 13:28:26   7514s] #	Metal3        2       88        1        0       91
[09/08 13:28:26   7514s] #	Metal4        1       34        0        0       35
[09/08 13:28:26   7514s] #	Totals        4      204        1        1      210
[09/08 13:28:26   7514s] #    number of process antenna violations = 58
[09/08 13:28:26   7514s] #cpu time = 00:00:32, elapsed time = 00:00:18, memory = 2494.22 (MB), peak = 4324.43 (MB)
[09/08 13:28:26   7514s] #start 29th optimization iteration ...
[09/08 13:28:46   7549s] #   number of violations = 226
[09/08 13:28:46   7549s] #
[09/08 13:28:46   7549s] #    By Layer and Type :
[09/08 13:28:46   7549s] #	         MetSpc    Short      Mar   Totals
[09/08 13:28:46   7549s] #	Metal1        0        0        0        0
[09/08 13:28:46   7549s] #	Metal2        3       84        0       87
[09/08 13:28:46   7549s] #	Metal3        6       91        2       99
[09/08 13:28:46   7549s] #	Metal4        1       39        0       40
[09/08 13:28:46   7549s] #	Totals       10      214        2      226
[09/08 13:28:46   7549s] #    number of process antenna violations = 58
[09/08 13:28:46   7549s] #cpu time = 00:00:35, elapsed time = 00:00:19, memory = 2494.41 (MB), peak = 4324.43 (MB)
[09/08 13:28:46   7549s] #start 30th optimization iteration ...
[09/08 13:29:10   7591s] #   number of violations = 197
[09/08 13:29:10   7591s] #
[09/08 13:29:10   7591s] #    By Layer and Type :
[09/08 13:29:10   7591s] #	         MetSpc    Short   Totals
[09/08 13:29:10   7591s] #	Metal1        0        0        0
[09/08 13:29:10   7591s] #	Metal2        1       83       84
[09/08 13:29:10   7591s] #	Metal3        4       84       88
[09/08 13:29:10   7591s] #	Metal4        0       25       25
[09/08 13:29:10   7591s] #	Totals        5      192      197
[09/08 13:29:10   7591s] #    number of process antenna violations = 58
[09/08 13:29:10   7591s] #cpu time = 00:00:42, elapsed time = 00:00:25, memory = 2493.34 (MB), peak = 4324.43 (MB)
[09/08 13:29:10   7591s] #start 31th optimization iteration ...
[09/08 13:29:28   7624s] #   number of violations = 197
[09/08 13:29:28   7624s] #
[09/08 13:29:28   7624s] #    By Layer and Type :
[09/08 13:29:28   7624s] #	         MetSpc    Short      Mar   Totals
[09/08 13:29:28   7624s] #	Metal1        0        0        0        0
[09/08 13:29:28   7624s] #	Metal2        1       89        0       90
[09/08 13:29:28   7624s] #	Metal3        4       76        1       81
[09/08 13:29:28   7624s] #	Metal4        0       26        0       26
[09/08 13:29:28   7624s] #	Totals        5      191        1      197
[09/08 13:29:28   7624s] #    number of process antenna violations = 58
[09/08 13:29:28   7624s] #cpu time = 00:00:32, elapsed time = 00:00:18, memory = 2491.23 (MB), peak = 4324.43 (MB)
[09/08 13:29:29   7624s] #start 32th optimization iteration ...
[09/08 13:29:42   7648s] #   number of violations = 203
[09/08 13:29:42   7648s] #
[09/08 13:29:42   7648s] #    By Layer and Type :
[09/08 13:29:42   7648s] #	         MetSpc    Short   Totals
[09/08 13:29:42   7648s] #	Metal1        0        0        0
[09/08 13:29:42   7648s] #	Metal2        2       87       89
[09/08 13:29:42   7648s] #	Metal3        5       85       90
[09/08 13:29:42   7648s] #	Metal4        1       23       24
[09/08 13:29:42   7648s] #	Totals        8      195      203
[09/08 13:29:42   7648s] #    number of process antenna violations = 58
[09/08 13:29:42   7648s] #cpu time = 00:00:24, elapsed time = 00:00:14, memory = 2490.02 (MB), peak = 4324.43 (MB)
[09/08 13:29:42   7649s] #start 33th optimization iteration ...
[09/08 13:30:02   7686s] #   number of violations = 216
[09/08 13:30:02   7686s] #
[09/08 13:30:02   7686s] #    By Layer and Type :
[09/08 13:30:02   7686s] #	         MetSpc    Short      Mar   Totals
[09/08 13:30:02   7686s] #	Metal1        0        0        0        0
[09/08 13:30:02   7686s] #	Metal2        1       94        0       95
[09/08 13:30:02   7686s] #	Metal3        3       95        1       99
[09/08 13:30:02   7686s] #	Metal4        0       22        0       22
[09/08 13:30:02   7686s] #	Totals        4      211        1      216
[09/08 13:30:02   7686s] #    number of process antenna violations = 58
[09/08 13:30:02   7686s] #cpu time = 00:00:37, elapsed time = 00:00:20, memory = 2491.72 (MB), peak = 4324.43 (MB)
[09/08 13:30:02   7686s] #start 34th optimization iteration ...
[09/08 13:30:22   7721s] #   number of violations = 209
[09/08 13:30:22   7721s] #
[09/08 13:30:22   7721s] #    By Layer and Type :
[09/08 13:30:22   7721s] #	         MetSpc    Short      Mar   Totals
[09/08 13:30:22   7721s] #	Metal1        0        0        0        0
[09/08 13:30:22   7721s] #	Metal2        2       85        0       87
[09/08 13:30:22   7721s] #	Metal3        7       89        2       98
[09/08 13:30:22   7721s] #	Metal4        1       23        0       24
[09/08 13:30:22   7721s] #	Totals       10      197        2      209
[09/08 13:30:22   7721s] #    number of process antenna violations = 58
[09/08 13:30:22   7721s] #cpu time = 00:00:35, elapsed time = 00:00:20, memory = 2492.39 (MB), peak = 4324.43 (MB)
[09/08 13:30:22   7721s] #start 35th optimization iteration ...
[09/08 13:30:44   7759s] #   number of violations = 219
[09/08 13:30:44   7759s] #
[09/08 13:30:44   7759s] #    By Layer and Type :
[09/08 13:30:44   7759s] #	         MetSpc    Short      Mar   Totals
[09/08 13:30:44   7759s] #	Metal1        0        0        0        0
[09/08 13:30:44   7759s] #	Metal2        2       81        0       83
[09/08 13:30:44   7759s] #	Metal3        7       97        1      105
[09/08 13:30:44   7759s] #	Metal4        3       28        0       31
[09/08 13:30:44   7759s] #	Totals       12      206        1      219
[09/08 13:30:44   7759s] #    number of process antenna violations = 58
[09/08 13:30:44   7759s] #cpu time = 00:00:37, elapsed time = 00:00:22, memory = 2490.09 (MB), peak = 4324.43 (MB)
[09/08 13:30:44   7759s] #start 36th optimization iteration ...
[09/08 13:31:17   7815s] #   number of violations = 196
[09/08 13:31:17   7815s] #
[09/08 13:31:17   7815s] #    By Layer and Type :
[09/08 13:31:17   7815s] #	         MetSpc    Short   Totals
[09/08 13:31:17   7815s] #	Metal1        0        0        0
[09/08 13:31:17   7815s] #	Metal2        2       83       85
[09/08 13:31:17   7815s] #	Metal3        2       84       86
[09/08 13:31:17   7815s] #	Metal4        1       24       25
[09/08 13:31:17   7815s] #	Totals        5      191      196
[09/08 13:31:17   7815s] #    number of process antenna violations = 58
[09/08 13:31:17   7815s] #cpu time = 00:00:56, elapsed time = 00:00:33, memory = 2489.93 (MB), peak = 4324.43 (MB)
[09/08 13:31:17   7815s] #start 37th optimization iteration ...
[09/08 13:31:38   7856s] #   number of violations = 215
[09/08 13:31:38   7856s] #
[09/08 13:31:38   7856s] #    By Layer and Type :
[09/08 13:31:38   7856s] #	         MetSpc    Short      Mar   Totals
[09/08 13:31:38   7856s] #	Metal1        0        0        0        0
[09/08 13:31:38   7856s] #	Metal2        2       84        0       86
[09/08 13:31:38   7856s] #	Metal3        5       96        1      102
[09/08 13:31:38   7856s] #	Metal4        1       26        0       27
[09/08 13:31:38   7856s] #	Totals        8      206        1      215
[09/08 13:31:38   7856s] #    number of process antenna violations = 58
[09/08 13:31:38   7856s] #cpu time = 00:00:41, elapsed time = 00:00:21, memory = 2494.93 (MB), peak = 4324.43 (MB)
[09/08 13:31:38   7856s] #start 38th optimization iteration ...
[09/08 13:32:08   7907s] #   number of violations = 196
[09/08 13:32:08   7907s] #
[09/08 13:32:08   7907s] #    By Layer and Type :
[09/08 13:32:08   7907s] #	         MetSpc    Short   Totals
[09/08 13:32:08   7907s] #	Metal1        0        0        0
[09/08 13:32:08   7907s] #	Metal2        0       86       86
[09/08 13:32:08   7907s] #	Metal3        1       83       84
[09/08 13:32:08   7907s] #	Metal4        0       26       26
[09/08 13:32:08   7907s] #	Totals        1      195      196
[09/08 13:32:08   7907s] #    number of process antenna violations = 58
[09/08 13:32:08   7907s] #cpu time = 00:00:51, elapsed time = 00:00:30, memory = 2494.38 (MB), peak = 4324.43 (MB)
[09/08 13:32:08   7907s] #start 39th optimization iteration ...
[09/08 13:32:37   7956s] #   number of violations = 210
[09/08 13:32:37   7956s] #
[09/08 13:32:37   7956s] #    By Layer and Type :
[09/08 13:32:37   7956s] #	         MetSpc    Short      Mar   Totals
[09/08 13:32:37   7956s] #	Metal1        0        0        0        0
[09/08 13:32:37   7956s] #	Metal2        2       76        0       78
[09/08 13:32:37   7956s] #	Metal3        8       93        1      102
[09/08 13:32:37   7956s] #	Metal4        0       30        0       30
[09/08 13:32:37   7956s] #	Totals       10      199        1      210
[09/08 13:32:37   7956s] #    number of process antenna violations = 58
[09/08 13:32:37   7956s] #cpu time = 00:00:48, elapsed time = 00:00:29, memory = 2492.22 (MB), peak = 4324.43 (MB)
[09/08 13:32:37   7956s] #start 40th optimization iteration ...
[09/08 13:33:11   8009s] #   number of violations = 199
[09/08 13:33:11   8009s] #
[09/08 13:33:11   8009s] #    By Layer and Type :
[09/08 13:33:11   8009s] #	         MetSpc    Short      Mar   Totals
[09/08 13:33:11   8009s] #	Metal1        0        0        0        0
[09/08 13:33:11   8009s] #	Metal2        2       79        0       81
[09/08 13:33:11   8009s] #	Metal3        5       85        2       92
[09/08 13:33:11   8009s] #	Metal4        0       26        0       26
[09/08 13:33:11   8009s] #	Totals        7      190        2      199
[09/08 13:33:11   8009s] #    number of process antenna violations = 58
[09/08 13:33:11   8009s] #cpu time = 00:00:53, elapsed time = 00:00:34, memory = 2491.21 (MB), peak = 4324.43 (MB)
[09/08 13:33:11   8009s] #start 41th optimization iteration ...
[09/08 13:33:31   8045s] #   number of violations = 199
[09/08 13:33:31   8045s] #
[09/08 13:33:31   8045s] #    By Layer and Type :
[09/08 13:33:31   8045s] #	         MetSpc    Short      Mar   Totals
[09/08 13:33:31   8045s] #	Metal1        0        0        0        0
[09/08 13:33:31   8045s] #	Metal2        2       79        0       81
[09/08 13:33:31   8045s] #	Metal3        5       85        2       92
[09/08 13:33:31   8045s] #	Metal4        0       26        0       26
[09/08 13:33:31   8045s] #	Totals        7      190        2      199
[09/08 13:33:31   8045s] #    number of process antenna violations = 58
[09/08 13:33:31   8045s] #cpu time = 00:00:36, elapsed time = 00:00:20, memory = 2492.40 (MB), peak = 4324.43 (MB)
[09/08 13:33:31   8045s] #start 42th optimization iteration ...
[09/08 13:34:01   8098s] #   number of violations = 199
[09/08 13:34:01   8098s] #
[09/08 13:34:01   8098s] #    By Layer and Type :
[09/08 13:34:01   8098s] #	         MetSpc    Short      Mar   Totals
[09/08 13:34:01   8098s] #	Metal1        0        0        0        0
[09/08 13:34:01   8098s] #	Metal2        2       79        0       81
[09/08 13:34:01   8098s] #	Metal3        5       85        2       92
[09/08 13:34:01   8098s] #	Metal4        0       26        0       26
[09/08 13:34:01   8098s] #	Totals        7      190        2      199
[09/08 13:34:01   8098s] #    number of process antenna violations = 58
[09/08 13:34:01   8098s] #cpu time = 00:00:53, elapsed time = 00:00:30, memory = 2491.95 (MB), peak = 4324.43 (MB)
[09/08 13:34:01   8098s] #start 43th optimization iteration ...
[09/08 13:34:15   8124s] #   number of violations = 199
[09/08 13:34:15   8124s] #
[09/08 13:34:15   8124s] #    By Layer and Type :
[09/08 13:34:15   8124s] #	         MetSpc    Short      Mar   Totals
[09/08 13:34:15   8124s] #	Metal1        0        0        0        0
[09/08 13:34:15   8124s] #	Metal2        2       79        0       81
[09/08 13:34:15   8124s] #	Metal3        5       85        2       92
[09/08 13:34:15   8124s] #	Metal4        0       26        0       26
[09/08 13:34:15   8124s] #	Totals        7      190        2      199
[09/08 13:34:15   8124s] #    number of process antenna violations = 58
[09/08 13:34:15   8124s] #cpu time = 00:00:26, elapsed time = 00:00:14, memory = 2491.60 (MB), peak = 4324.43 (MB)
[09/08 13:34:15   8124s] #start 44th optimization iteration ...
[09/08 13:34:33   8157s] #   number of violations = 199
[09/08 13:34:33   8157s] #
[09/08 13:34:33   8157s] #    By Layer and Type :
[09/08 13:34:33   8157s] #	         MetSpc    Short      Mar   Totals
[09/08 13:34:33   8157s] #	Metal1        0        0        0        0
[09/08 13:34:33   8157s] #	Metal2        2       79        0       81
[09/08 13:34:33   8157s] #	Metal3        5       85        2       92
[09/08 13:34:33   8157s] #	Metal4        0       26        0       26
[09/08 13:34:33   8157s] #	Totals        7      190        2      199
[09/08 13:34:33   8157s] #    number of process antenna violations = 58
[09/08 13:34:33   8157s] #cpu time = 00:00:33, elapsed time = 00:00:17, memory = 2490.98 (MB), peak = 4324.43 (MB)
[09/08 13:34:33   8157s] #start 45th optimization iteration ...
[09/08 13:34:55   8198s] #   number of violations = 199
[09/08 13:34:55   8198s] #
[09/08 13:34:55   8198s] #    By Layer and Type :
[09/08 13:34:55   8198s] #	         MetSpc    Short      Mar   Totals
[09/08 13:34:55   8198s] #	Metal1        0        0        0        0
[09/08 13:34:55   8198s] #	Metal2        2       79        0       81
[09/08 13:34:55   8198s] #	Metal3        5       85        2       92
[09/08 13:34:55   8198s] #	Metal4        0       26        0       26
[09/08 13:34:55   8198s] #	Totals        7      190        2      199
[09/08 13:34:55   8198s] #    number of process antenna violations = 58
[09/08 13:34:55   8198s] #cpu time = 00:00:41, elapsed time = 00:00:22, memory = 2492.70 (MB), peak = 4324.43 (MB)
[09/08 13:34:55   8198s] #start 46th optimization iteration ...
[09/08 13:35:12   8230s] #   number of violations = 199
[09/08 13:35:12   8230s] #
[09/08 13:35:12   8230s] #    By Layer and Type :
[09/08 13:35:12   8230s] #	         MetSpc    Short      Mar   Totals
[09/08 13:35:12   8230s] #	Metal1        0        0        0        0
[09/08 13:35:12   8230s] #	Metal2        2       79        0       81
[09/08 13:35:12   8230s] #	Metal3        5       85        2       92
[09/08 13:35:12   8230s] #	Metal4        0       26        0       26
[09/08 13:35:12   8230s] #	Totals        7      190        2      199
[09/08 13:35:12   8230s] #    number of process antenna violations = 58
[09/08 13:35:12   8230s] #cpu time = 00:00:33, elapsed time = 00:00:17, memory = 2492.23 (MB), peak = 4324.43 (MB)
[09/08 13:35:12   8231s] #start 47th optimization iteration ...
[09/08 13:35:31   8264s] #   number of violations = 200
[09/08 13:35:31   8264s] #
[09/08 13:35:31   8264s] #    By Layer and Type :
[09/08 13:35:31   8264s] #	         MetSpc    Short      Mar   Totals
[09/08 13:35:31   8264s] #	Metal1        0        0        0        0
[09/08 13:35:31   8264s] #	Metal2        1       80        0       81
[09/08 13:35:31   8264s] #	Metal3        4       83        2       89
[09/08 13:35:31   8264s] #	Metal4        0       30        0       30
[09/08 13:35:31   8264s] #	Totals        5      193        2      200
[09/08 13:35:31   8264s] #    number of process antenna violations = 58
[09/08 13:35:31   8264s] #cpu time = 00:00:33, elapsed time = 00:00:19, memory = 2492.75 (MB), peak = 4324.43 (MB)
[09/08 13:35:31   8264s] #start 48th optimization iteration ...
[09/08 13:36:03   8314s] #   number of violations = 200
[09/08 13:36:03   8314s] #
[09/08 13:36:03   8314s] #    By Layer and Type :
[09/08 13:36:03   8314s] #	         MetSpc    Short      Mar   Totals
[09/08 13:36:03   8314s] #	Metal1        0        0        0        0
[09/08 13:36:03   8314s] #	Metal2        1       80        0       81
[09/08 13:36:03   8314s] #	Metal3        4       83        2       89
[09/08 13:36:03   8314s] #	Metal4        0       30        0       30
[09/08 13:36:03   8314s] #	Totals        5      193        2      200
[09/08 13:36:03   8314s] #    number of process antenna violations = 58
[09/08 13:36:03   8314s] #cpu time = 00:00:50, elapsed time = 00:00:31, memory = 2493.39 (MB), peak = 4324.43 (MB)
[09/08 13:36:03   8314s] #start 49th optimization iteration ...
[09/08 13:36:18   8339s] #   number of violations = 200
[09/08 13:36:18   8339s] #
[09/08 13:36:18   8339s] #    By Layer and Type :
[09/08 13:36:18   8339s] #	         MetSpc    Short      Mar   Totals
[09/08 13:36:18   8339s] #	Metal1        0        0        0        0
[09/08 13:36:18   8339s] #	Metal2        1       80        0       81
[09/08 13:36:18   8339s] #	Metal3        4       83        2       89
[09/08 13:36:18   8339s] #	Metal4        0       30        0       30
[09/08 13:36:18   8339s] #	Totals        5      193        2      200
[09/08 13:36:18   8339s] #    number of process antenna violations = 58
[09/08 13:36:18   8340s] #cpu time = 00:00:25, elapsed time = 00:00:15, memory = 2492.00 (MB), peak = 4324.43 (MB)
[09/08 13:36:18   8340s] #start 50th optimization iteration ...
[09/08 13:36:34   8365s] #   number of violations = 200
[09/08 13:36:34   8365s] #
[09/08 13:36:34   8365s] #    By Layer and Type :
[09/08 13:36:34   8365s] #	         MetSpc    Short      Mar   Totals
[09/08 13:36:34   8365s] #	Metal1        0        0        0        0
[09/08 13:36:34   8365s] #	Metal2        1       80        0       81
[09/08 13:36:34   8365s] #	Metal3        4       83        2       89
[09/08 13:36:34   8365s] #	Metal4        0       30        0       30
[09/08 13:36:34   8365s] #	Totals        5      193        2      200
[09/08 13:36:34   8365s] #    number of process antenna violations = 58
[09/08 13:36:34   8365s] #cpu time = 00:00:25, elapsed time = 00:00:16, memory = 2491.46 (MB), peak = 4324.43 (MB)
[09/08 13:36:34   8366s] #Complete Detail Routing.
[09/08 13:36:34   8366s] #Total number of nets with non-default rule or having extra spacing = 768
[09/08 13:36:34   8366s] #Total wire length = 2343367 um.
[09/08 13:36:34   8366s] #Total half perimeter of net bounding box = 1937735 um.
[09/08 13:36:34   8366s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 13:36:34   8366s] #Total wire length on LAYER Metal2 = 654919 um.
[09/08 13:36:34   8366s] #Total wire length on LAYER Metal3 = 932684 um.
[09/08 13:36:34   8366s] #Total wire length on LAYER Metal4 = 755765 um.
[09/08 13:36:34   8366s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:36:34   8366s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:36:34   8366s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:36:34   8366s] #Total number of vias = 286869
[09/08 13:36:34   8366s] #Up-Via Summary (total 286869):
[09/08 13:36:34   8366s] #           
[09/08 13:36:34   8366s] #-----------------------
[09/08 13:36:34   8366s] # Metal1         141676
[09/08 13:36:34   8366s] # Metal2         104302
[09/08 13:36:34   8366s] # Metal3          40891
[09/08 13:36:34   8366s] #-----------------------
[09/08 13:36:34   8366s] #                286869 
[09/08 13:36:34   8366s] #
[09/08 13:36:34   8366s] #Total number of DRC violations = 200
[09/08 13:36:34   8366s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:36:34   8366s] #Total number of violations on LAYER Metal2 = 81
[09/08 13:36:34   8366s] #Total number of violations on LAYER Metal3 = 89
[09/08 13:36:34   8366s] #Total number of violations on LAYER Metal4 = 30
[09/08 13:36:34   8366s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:36:34   8366s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:36:34   8366s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:36:34   8366s] ### Time Record (Detail Routing) is uninstalled.
[09/08 13:36:34   8366s] #Cpu time = 00:27:44
[09/08 13:36:34   8366s] #Elapsed time = 00:14:55
[09/08 13:36:34   8366s] #Increased memory = 18.43 (MB)
[09/08 13:36:34   8366s] #Total memory = 2465.11 (MB)
[09/08 13:36:34   8366s] #Peak memory = 4324.43 (MB)
[09/08 13:36:34   8366s] ### Time Record (Antenna Fixing) is installed.
[09/08 13:36:34   8366s] #
[09/08 13:36:34   8366s] #start routing for process antenna violation fix ...
[09/08 13:36:35   8367s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 13:36:42   8376s] #
[09/08 13:36:42   8376s] #    By Layer and Type :
[09/08 13:36:42   8376s] #	         MetSpc    Short      Mar   Totals
[09/08 13:36:42   8376s] #	Metal1        0        0        0        0
[09/08 13:36:42   8376s] #	Metal2        1       80        0       81
[09/08 13:36:42   8376s] #	Metal3        4       83        2       89
[09/08 13:36:42   8376s] #	Metal4        0       30        0       30
[09/08 13:36:42   8376s] #	Totals        5      193        2      200
[09/08 13:36:42   8376s] #cpu time = 00:00:10, elapsed time = 00:00:07, memory = 2483.68 (MB), peak = 4324.43 (MB)
[09/08 13:36:42   8376s] #
[09/08 13:36:42   8376s] #Total number of nets with non-default rule or having extra spacing = 768
[09/08 13:36:42   8376s] #Total wire length = 2343367 um.
[09/08 13:36:42   8376s] #Total half perimeter of net bounding box = 1937735 um.
[09/08 13:36:42   8376s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 13:36:42   8376s] #Total wire length on LAYER Metal2 = 654919 um.
[09/08 13:36:42   8376s] #Total wire length on LAYER Metal3 = 932684 um.
[09/08 13:36:42   8376s] #Total wire length on LAYER Metal4 = 755765 um.
[09/08 13:36:42   8376s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:36:42   8376s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:36:42   8376s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:36:42   8376s] #Total number of vias = 286869
[09/08 13:36:42   8376s] #Up-Via Summary (total 286869):
[09/08 13:36:42   8376s] #           
[09/08 13:36:42   8376s] #-----------------------
[09/08 13:36:42   8376s] # Metal1         141676
[09/08 13:36:42   8376s] # Metal2         104302
[09/08 13:36:42   8376s] # Metal3          40891
[09/08 13:36:42   8376s] #-----------------------
[09/08 13:36:42   8376s] #                286869 
[09/08 13:36:42   8376s] #
[09/08 13:36:42   8376s] #Total number of DRC violations = 200
[09/08 13:36:42   8376s] #Total number of process antenna violations = 8
[09/08 13:36:42   8376s] #Total number of net violated process antenna rule = 8 ant fix stage
[09/08 13:36:42   8376s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:36:42   8376s] #Total number of violations on LAYER Metal2 = 81
[09/08 13:36:42   8376s] #Total number of violations on LAYER Metal3 = 89
[09/08 13:36:42   8376s] #Total number of violations on LAYER Metal4 = 30
[09/08 13:36:42   8376s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:36:42   8376s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:36:42   8376s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:36:42   8376s] #
[09/08 13:36:42   8377s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:36:42   8379s] #
[09/08 13:36:42   8379s] # start diode insertion for process antenna violation fix ...
[09/08 13:36:42   8379s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:36:42   8379s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2461.17 (MB), peak = 4324.43 (MB)
[09/08 13:36:42   8379s] #
[09/08 13:36:42   8379s] #Total number of nets with non-default rule or having extra spacing = 768
[09/08 13:36:42   8379s] #Total wire length = 2343367 um.
[09/08 13:36:42   8379s] #Total half perimeter of net bounding box = 1937735 um.
[09/08 13:36:42   8379s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 13:36:42   8379s] #Total wire length on LAYER Metal2 = 654919 um.
[09/08 13:36:42   8379s] #Total wire length on LAYER Metal3 = 932684 um.
[09/08 13:36:42   8379s] #Total wire length on LAYER Metal4 = 755765 um.
[09/08 13:36:42   8379s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:36:42   8379s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:36:42   8379s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:36:42   8379s] #Total number of vias = 286869
[09/08 13:36:42   8379s] #Up-Via Summary (total 286869):
[09/08 13:36:42   8379s] #           
[09/08 13:36:42   8379s] #-----------------------
[09/08 13:36:42   8379s] # Metal1         141676
[09/08 13:36:42   8379s] # Metal2         104302
[09/08 13:36:42   8379s] # Metal3          40891
[09/08 13:36:42   8379s] #-----------------------
[09/08 13:36:42   8379s] #                286869 
[09/08 13:36:42   8379s] #
[09/08 13:36:42   8379s] #Total number of DRC violations = 200
[09/08 13:36:42   8379s] #Total number of process antenna violations = 11
[09/08 13:36:42   8379s] #Total number of net violated process antenna rule = 8 
[09/08 13:36:42   8379s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:36:42   8379s] #Total number of violations on LAYER Metal2 = 81
[09/08 13:36:42   8379s] #Total number of violations on LAYER Metal3 = 89
[09/08 13:36:42   8379s] #Total number of violations on LAYER Metal4 = 30
[09/08 13:36:42   8379s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:36:42   8379s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:36:42   8379s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:36:42   8379s] #
[09/08 13:36:42   8379s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:36:42   8381s] #
[09/08 13:36:42   8381s] #Total number of nets with non-default rule or having extra spacing = 768
[09/08 13:36:42   8381s] #Total wire length = 2343367 um.
[09/08 13:36:42   8381s] #Total half perimeter of net bounding box = 1937735 um.
[09/08 13:36:42   8381s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 13:36:42   8381s] #Total wire length on LAYER Metal2 = 654919 um.
[09/08 13:36:42   8381s] #Total wire length on LAYER Metal3 = 932684 um.
[09/08 13:36:42   8381s] #Total wire length on LAYER Metal4 = 755765 um.
[09/08 13:36:42   8381s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:36:42   8381s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:36:42   8381s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:36:42   8381s] #Total number of vias = 286869
[09/08 13:36:42   8381s] #Up-Via Summary (total 286869):
[09/08 13:36:42   8381s] #           
[09/08 13:36:42   8381s] #-----------------------
[09/08 13:36:42   8381s] # Metal1         141676
[09/08 13:36:42   8381s] # Metal2         104302
[09/08 13:36:42   8381s] # Metal3          40891
[09/08 13:36:42   8381s] #-----------------------
[09/08 13:36:42   8381s] #                286869 
[09/08 13:36:42   8381s] #
[09/08 13:36:42   8381s] #Total number of DRC violations = 200
[09/08 13:36:42   8381s] #Total number of process antenna violations = 11
[09/08 13:36:42   8381s] #Total number of net violated process antenna rule = 8 
[09/08 13:36:42   8381s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:36:42   8381s] #Total number of violations on LAYER Metal2 = 81
[09/08 13:36:42   8381s] #Total number of violations on LAYER Metal3 = 89
[09/08 13:36:42   8381s] #Total number of violations on LAYER Metal4 = 30
[09/08 13:36:42   8381s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:36:42   8381s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:36:42   8381s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:36:42   8381s] #
[09/08 13:36:42   8381s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 13:36:42   8381s] #detailRoute Statistics:
[09/08 13:36:42   8381s] #Cpu time = 00:27:59
[09/08 13:36:42   8381s] #Elapsed time = 00:15:03
[09/08 13:36:42   8381s] #Increased memory = 12.80 (MB)
[09/08 13:36:42   8381s] #Total memory = 2459.47 (MB)
[09/08 13:36:42   8381s] #Peak memory = 4324.43 (MB)
[09/08 13:36:42   8381s] #Skip updating routing design signature in db-snapshot flow
[09/08 13:36:42   8381s] ### global_detail_route design signature (379): route=672341300 flt_obj=0 vio=1186253291 shield_wire=1
[09/08 13:36:42   8381s] ### Time Record (DB Export) is installed.
[09/08 13:36:43   8381s] ### export design design signature (380): route=672341300 flt_obj=0 vio=1186253291 swire=282492057 shield_wire=1 net_attr=1359554895 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1528012756 pin_access=1341894652
[09/08 13:36:43   8383s] ### Time Record (DB Export) is uninstalled.
[09/08 13:36:43   8383s] ### Time Record (Post Callback) is installed.
[09/08 13:36:44   8384s] ### Time Record (Post Callback) is uninstalled.
[09/08 13:36:44   8384s] #
[09/08 13:36:44   8384s] #globalDetailRoute statistics:
[09/08 13:36:44   8384s] #Cpu time = 00:28:26
[09/08 13:36:44   8384s] #Elapsed time = 00:15:19
[09/08 13:36:44   8384s] #Increased memory = -325.18 (MB)
[09/08 13:36:44   8384s] #Total memory = 1959.39 (MB)
[09/08 13:36:44   8384s] #Peak memory = 4324.43 (MB)
[09/08 13:36:44   8384s] #Number of warnings = 95
[09/08 13:36:44   8384s] #Total number of warnings = 280
[09/08 13:36:44   8384s] #Number of fails = 0
[09/08 13:36:44   8384s] #Total number of fails = 0
[09/08 13:36:44   8384s] #Complete globalDetailRoute on Mon Sep  8 13:36:44 2025
[09/08 13:36:44   8384s] #
[09/08 13:36:44   8384s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 13:36:44   8384s] ### 
[09/08 13:36:44   8384s] ###   Scalability Statistics
[09/08 13:36:44   8384s] ### 
[09/08 13:36:44   8384s] ### --------------------------------+----------------+----------------+----------------+
[09/08 13:36:44   8384s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/08 13:36:44   8384s] ### --------------------------------+----------------+----------------+----------------+
[09/08 13:36:44   8384s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 13:36:44   8384s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 13:36:44   8384s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/08 13:36:44   8384s] ###   DB Import                     |        00:00:03|        00:00:01|             2.6|
[09/08 13:36:44   8384s] ###   DB Export                     |        00:00:02|        00:00:01|             1.0|
[09/08 13:36:44   8384s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/08 13:36:44   8384s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/08 13:36:44   8384s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.2|
[09/08 13:36:44   8384s] ###   Global Routing                |        00:00:08|        00:00:04|             2.2|
[09/08 13:36:44   8384s] ###   Track Assignment              |        00:00:06|        00:00:04|             1.5|
[09/08 13:36:44   8384s] ###   Detail Routing                |        00:27:44|        00:14:55|             1.9|
[09/08 13:36:44   8384s] ###   Antenna Fixing                |        00:00:15|        00:00:08|             1.8|
[09/08 13:36:44   8384s] ###   Entire Command                |        00:28:26|        00:15:19|             1.9|
[09/08 13:36:44   8384s] ### --------------------------------+----------------+----------------+----------------+
[09/08 13:36:44   8384s] ### 
[09/08 13:36:44   8384s] **optDesign ... cpu = 0:32:06, real = 0:16:52, mem = 1932.5M, totSessionCpu=2:19:44 **
[09/08 13:36:44   8384s] 
[09/08 13:36:44   8384s] =============================================================================================
[09/08 13:36:44   8384s]  Step TAT Report for EcoRoute #2
[09/08 13:36:44   8384s] =============================================================================================
[09/08 13:36:44   8384s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:36:44   8384s] ---------------------------------------------------------------------------------------------
[09/08 13:36:44   8384s] [ GlobalRoute            ]      1   0:00:03.7  (   0.4 % )     0:00:03.7 /  0:00:08.3    2.2
[09/08 13:36:44   8384s] [ DetailRoute            ]      1   0:14:54.8  (  97.3 % )     0:14:54.8 /  0:27:43.8    1.9
[09/08 13:36:44   8384s] [ MISC                   ]          0:00:20.8  (   2.3 % )     0:00:20.8 /  0:00:34.1    1.6
[09/08 13:36:44   8384s] ---------------------------------------------------------------------------------------------
[09/08 13:36:44   8384s]  EcoRoute #2 TOTAL                  0:15:19.3  ( 100.0 % )     0:15:19.3 /  0:28:26.2    1.9
[09/08 13:36:44   8384s] ---------------------------------------------------------------------------------------------
[09/08 13:36:44   8384s] 
[09/08 13:36:44   8384s] -routeWithEco false                       # bool, default=false
[09/08 13:36:44   8384s] -routeSelectedNetOnly false               # bool, default=false
[09/08 13:36:44   8384s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 13:36:44   8384s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 13:36:44   8384s] New Signature Flow (restoreNanoRouteOptions) ....
[09/08 13:36:44   8384s] Extraction called for design 'croc_chip' of instances=52611 and nets=51285 using extraction engine 'postRoute' at effort level 'low' .
[09/08 13:36:44   8384s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 13:36:44   8384s] RC Extraction called in multi-corner(1) mode.
[09/08 13:36:44   8384s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 13:36:44   8384s] Type 'man IMPEXT-6197' for more detail.
[09/08 13:36:44   8384s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 13:36:44   8384s] * Layer Id             : 1 - M1
[09/08 13:36:44   8384s]       Thickness        : 0.4
[09/08 13:36:44   8384s]       Min Width        : 0.16
[09/08 13:36:44   8384s]       Layer Dielectric : 4.1
[09/08 13:36:44   8384s] * Layer Id             : 2 - M2
[09/08 13:36:44   8384s]       Thickness        : 0.45
[09/08 13:36:44   8384s]       Min Width        : 0.2
[09/08 13:36:44   8384s]       Layer Dielectric : 4.1
[09/08 13:36:44   8384s] * Layer Id             : 3 - M3
[09/08 13:36:44   8384s]       Thickness        : 0.45
[09/08 13:36:44   8384s]       Min Width        : 0.2
[09/08 13:36:44   8384s]       Layer Dielectric : 4.1
[09/08 13:36:44   8384s] * Layer Id             : 4 - M4
[09/08 13:36:44   8384s]       Thickness        : 0.45
[09/08 13:36:44   8384s]       Min Width        : 0.2
[09/08 13:36:44   8384s]       Layer Dielectric : 4.1
[09/08 13:36:44   8384s] * Layer Id             : 5 - M5
[09/08 13:36:44   8384s]       Thickness        : 0.45
[09/08 13:36:44   8384s]       Min Width        : 0.2
[09/08 13:36:44   8384s]       Layer Dielectric : 4.1
[09/08 13:36:44   8384s] * Layer Id             : 6 - M6
[09/08 13:36:44   8384s]       Thickness        : 2
[09/08 13:36:44   8384s]       Min Width        : 1.64
[09/08 13:36:44   8384s]       Layer Dielectric : 4.1
[09/08 13:36:44   8384s] * Layer Id             : 7 - M7
[09/08 13:36:44   8384s]       Thickness        : 3
[09/08 13:36:44   8384s]       Min Width        : 2
[09/08 13:36:44   8384s]       Layer Dielectric : 4.1
[09/08 13:36:44   8384s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 13:36:44   8384s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 13:36:44   8384s]       RC Corner Indexes            0   
[09/08 13:36:44   8384s] Capacitance Scaling Factor   : 1.00000 
[09/08 13:36:44   8384s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 13:36:44   8384s] Resistance Scaling Factor    : 1.00000 
[09/08 13:36:44   8384s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 13:36:44   8384s] Clock Res. Scaling Factor    : 1.00000 
[09/08 13:36:44   8384s] Shrink Factor                : 1.00000
[09/08 13:36:45   8385s] LayerId::1 widthSet size::1
[09/08 13:36:45   8385s] LayerId::2 widthSet size::3
[09/08 13:36:45   8385s] LayerId::3 widthSet size::3
[09/08 13:36:45   8385s] LayerId::4 widthSet size::3
[09/08 13:36:45   8385s] LayerId::5 widthSet size::3
[09/08 13:36:45   8385s] LayerId::6 widthSet size::1
[09/08 13:36:45   8385s] LayerId::7 widthSet size::1
[09/08 13:36:45   8385s] Initializing multi-corner resistance tables ...
[09/08 13:36:45   8385s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343332 ; uaWl: 1.000000 ; uaWlH: 0.322859 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 13:36:46   8386s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2984.8M)
[09/08 13:36:46   8386s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 13:36:47   8387s] Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 3024.8M)
[09/08 13:36:48   8387s] Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 3024.8M)
[09/08 13:36:50   8389s] Extracted 30.0003% (CPU Time= 0:00:04.8  MEM= 3028.8M)
[09/08 13:36:50   8390s] Extracted 40.0002% (CPU Time= 0:00:05.2  MEM= 3028.8M)
[09/08 13:36:51   8390s] Extracted 50.0003% (CPU Time= 0:00:05.8  MEM= 3028.8M)
[09/08 13:36:53   8393s] Extracted 60.0003% (CPU Time= 0:00:08.0  MEM= 3028.8M)
[09/08 13:36:53   8393s] Extracted 70.0002% (CPU Time= 0:00:08.4  MEM= 3028.8M)
[09/08 13:36:54   8394s] Extracted 80.0002% (CPU Time= 0:00:08.9  MEM= 3028.8M)
[09/08 13:36:55   8394s] Extracted 90.0003% (CPU Time= 0:00:09.9  MEM= 3028.8M)
[09/08 13:36:57   8397s] Extracted 100% (CPU Time= 0:00:12.1  MEM= 3028.8M)
[09/08 13:36:57   8397s] Number of Extracted Resistors     : 901355
[09/08 13:36:57   8397s] Number of Extracted Ground Cap.   : 924143
[09/08 13:36:57   8397s] Number of Extracted Coupling Cap. : 1992504
[09/08 13:36:57   8397s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3005.547M)
[09/08 13:36:57   8397s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 13:36:58   8398s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3005.5M)
[09/08 13:36:58   8398s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 13:36:58   8398s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45099 access done (mem: 3009.547M)
[09/08 13:36:58   8398s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3009.547M)
[09/08 13:36:58   8398s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3009.547M)
[09/08 13:36:58   8398s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 13:36:59   8399s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 3009.547M)
[09/08 13:36:59   8399s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=3009.547M)
[09/08 13:36:59   8399s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.4  Real Time: 0:00:15.0  MEM: 3009.547M)
[09/08 13:36:59   8399s] **optDesign ... cpu = 0:32:22, real = 0:17:07, mem = 1938.2M, totSessionCpu=2:20:00 **
[09/08 13:36:59   8399s] Starting delay calculation for Setup views
[09/08 13:36:59   8399s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 13:36:59   8399s] #################################################################################
[09/08 13:36:59   8399s] # Design Stage: PostRoute
[09/08 13:36:59   8399s] # Design Name: croc_chip
[09/08 13:36:59   8399s] # Design Mode: 130nm
[09/08 13:36:59   8399s] # Analysis Mode: MMMC OCV 
[09/08 13:36:59   8399s] # Parasitics Mode: SPEF/RCDB
[09/08 13:36:59   8399s] # Signoff Settings: SI On 
[09/08 13:36:59   8399s] #################################################################################
[09/08 13:36:59   8401s] Topological Sorting (REAL = 0:00:00.0, MEM = 3037.5M, InitMEM = 3030.7M)
[09/08 13:36:59   8402s] Setting infinite Tws ...
[09/08 13:36:59   8402s] First Iteration Infinite Tw... 
[09/08 13:36:59   8402s] Calculate early delays in OCV mode...
[09/08 13:36:59   8402s] Calculate late delays in OCV mode...
[09/08 13:36:59   8402s] Start delay calculation (fullDC) (8 T). (MEM=3037.55)
[09/08 13:37:00   8402s] LayerId::1 widthSet size::1
[09/08 13:37:00   8402s] LayerId::2 widthSet size::3
[09/08 13:37:00   8402s] LayerId::3 widthSet size::3
[09/08 13:37:00   8402s] LayerId::4 widthSet size::3
[09/08 13:37:00   8402s] LayerId::5 widthSet size::3
[09/08 13:37:00   8402s] LayerId::6 widthSet size::1
[09/08 13:37:00   8402s] LayerId::7 widthSet size::1
[09/08 13:37:00   8402s] Initializing multi-corner resistance tables ...
[09/08 13:37:00   8402s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343332 ; uaWl: 1.000000 ; uaWlH: 0.322859 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 13:37:01   8403s] End AAE Lib Interpolated Model. (MEM=3054.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:37:01   8403s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3054.574M)
[09/08 13:37:01   8403s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3054.6M)
[09/08 13:37:01   8403s] AAE_INFO: 8 threads acquired from CTE.
[09/08 13:37:03   8421s] Total number of fetched objects 49960
[09/08 13:37:03   8421s] AAE_INFO-618: Total number of nets in the design is 51285,  97.6 percent of the nets selected for SI analysis
[09/08 13:37:03   8422s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 13:37:03   8422s] End delay calculation. (MEM=3385.06 CPU=0:00:18.1 REAL=0:00:02.0)
[09/08 13:37:03   8422s] End delay calculation (fullDC). (MEM=3385.06 CPU=0:00:19.9 REAL=0:00:04.0)
[09/08 13:37:03   8422s] *** CDM Built up (cpu=0:00:22.2  real=0:00:04.0  mem= 3385.1M) ***
[09/08 13:37:04   8425s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3385.1M)
[09/08 13:37:04   8425s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 13:37:04   8425s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3385.1M)
[09/08 13:37:04   8425s] Starting SI iteration 2
[09/08 13:37:04   8426s] Calculate early delays in OCV mode...
[09/08 13:37:04   8426s] Calculate late delays in OCV mode...
[09/08 13:37:04   8426s] Start delay calculation (fullDC) (8 T). (MEM=3072.19)
[09/08 13:37:05   8426s] End AAE Lib Interpolated Model. (MEM=3072.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:37:06   8436s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 13:37:06   8436s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49960. 
[09/08 13:37:06   8436s] Total number of fetched objects 49960
[09/08 13:37:06   8436s] AAE_INFO-618: Total number of nets in the design is 51285,  20.5 percent of the nets selected for SI analysis
[09/08 13:37:06   8436s] End delay calculation. (MEM=3395.16 CPU=0:00:10.3 REAL=0:00:01.0)
[09/08 13:37:06   8436s] End delay calculation (fullDC). (MEM=3395.16 CPU=0:00:10.5 REAL=0:00:02.0)
[09/08 13:37:06   8436s] *** CDM Built up (cpu=0:00:10.5  real=0:00:02.0  mem= 3395.2M) ***
[09/08 13:37:07   8440s] *** Done Building Timing Graph (cpu=0:00:41.2 real=0:00:08.0 totSessionCpu=2:20:41 mem=3393.2M)
[09/08 13:37:07   8440s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3393.2M
[09/08 13:37:07   8440s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.034, MEM:3393.2M
[09/08 13:37:08   8442s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.541  | -0.566  |  1.668  | -3.541  |   N/A   |  6.811  | -0.018  |  0.144  |
|           TNS (ns):|-126.579 | -58.840 |  0.000  | -67.739 |   N/A   |  0.000  | -0.021  |  0.000  |
|    Violating Paths:|   428   |   393   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.146   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.962%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:33:05, real = 0:17:16, mem = 2228.2M, totSessionCpu=2:20:42 **
[09/08 13:37:08   8442s] Executing marking Critical Nets1
[09/08 13:37:08   8442s] Footprint sg13g2_xor2_1 has at least 2 pins...
[09/08 13:37:08   8442s] Footprint sg13g2_xnor2_1 has at least 3 pins...
[09/08 13:37:08   8442s] Footprint sg13g2_slgcp_1 has at least 4 pins...
[09/08 13:37:08   8442s] Footprint sg13g2_sdfbbp_1 has at least 5 pins...
[09/08 13:37:08   8442s] *** Number of Vt Cells Partition = 1
[09/08 13:37:08   8442s] Running postRoute recovery in postEcoRoute mode
[09/08 13:37:08   8442s] **optDesign ... cpu = 0:33:05, real = 0:17:16, mem = 2228.2M, totSessionCpu=2:20:43 **
[09/08 13:37:09   8444s]   Timing/DRV Snapshot: (TGT)
[09/08 13:37:09   8444s]      Weighted WNS: -0.314
[09/08 13:37:09   8444s]       All  PG WNS: -3.541
[09/08 13:37:09   8444s]       High PG WNS: -0.566
[09/08 13:37:09   8444s]       All  PG TNS: -126.577
[09/08 13:37:09   8444s]       High PG TNS: -58.838
[09/08 13:37:09   8444s]          Tran DRV: 0 (41)
[09/08 13:37:09   8444s]           Cap DRV: 128 (167)
[09/08 13:37:09   8444s]        Fanout DRV: 3 (182)
[09/08 13:37:09   8444s]            Glitch: 0 (0)
[09/08 13:37:09   8444s]    Category Slack: { [L, -3.541] [H, -0.018] [H, 0.144] [H, -0.566] }
[09/08 13:37:09   8444s] 
[09/08 13:37:09   8444s] Checking setup slack degradation ...
[09/08 13:37:09   8444s] 
[09/08 13:37:09   8444s] Recovery Manager:
[09/08 13:37:09   8444s]   Low  Effort WNS Jump: 0.000 (REF: -3.542, TGT: -3.541, Threshold: 0.354) - Skip
[09/08 13:37:09   8444s]   High Effort WNS Jump: 0.039 (REF: { -0.002, 0.000, -0.527 }, TGT: { -0.018, 0.000, -0.566 }, Threshold: 0.075) - Skip
[09/08 13:37:09   8444s]   Low  Effort TNS Jump: 13.056 (REF: -113.521, TGT: -126.577, Threshold: 50.000) - Skip
[09/08 13:37:09   8444s]   High Effort TNS Jump: 13.047 (REF: -45.791, TGT: -58.838, Threshold: 25.000) - Skip
[09/08 13:37:09   8444s] 
[09/08 13:37:09   8444s] Checking DRV degradation...
[09/08 13:37:09   8444s] 
[09/08 13:37:09   8444s] Recovery Manager:
[09/08 13:37:09   8444s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 13:37:09   8444s]      Cap DRV degradation : 0 (128 -> 128, Margin 20) - Skip
[09/08 13:37:09   8444s]   Fanout DRV degradation : 0 (3 -> 3, Margin 20) - Skip
[09/08 13:37:09   8444s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 13:37:09   8444s] 
[09/08 13:37:09   8444s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 13:37:09   8444s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=3102.68M, totSessionCpu=2:20:44).
[09/08 13:37:09   8444s] **optDesign ... cpu = 0:33:06, real = 0:17:17, mem = 2228.2M, totSessionCpu=2:20:44 **
[09/08 13:37:09   8444s] 
[09/08 13:37:09   8444s] Latch borrow mode reset to max_borrow
[09/08 13:37:09   8447s] Reported timing to dir ./timingReports
[09/08 13:37:09   8447s] **optDesign ... cpu = 0:33:10, real = 0:17:17, mem = 2230.0M, totSessionCpu=2:20:48 **
[09/08 13:37:09   8447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3070.2M
[09/08 13:37:09   8447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.034, MEM:3070.2M
[09/08 13:37:12   8451s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.541  | -0.566  |  1.668  | -3.541  |   N/A   |  6.811  | -0.018  |  0.144  |
|           TNS (ns):|-126.579 | -58.840 |  0.000  | -67.739 |   N/A   |  0.000  | -0.021  |  0.000  |
|    Violating Paths:|   428   |   393   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.146   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.962%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:33:13, real = 0:17:20, mem = 2233.5M, totSessionCpu=2:20:51 **
[09/08 13:37:12   8451s]  ReSet Options after AAE Based Opt flow 
[09/08 13:37:12   8451s] *** Finished optDesign ***
[09/08 13:37:12   8451s] Info: pop threads available for lower-level modules during optimization.
[09/08 13:37:12   8451s] Deleting Lib Analyzer.
[09/08 13:37:12   8451s] Info: Destroy the CCOpt slew target map.
[09/08 13:37:12   8451s] clean pInstBBox. size 0
[09/08 13:37:12   8451s] All LLGs are deleted
[09/08 13:37:12   8451s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3098.4M
[09/08 13:37:12   8451s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3098.4M
[09/08 13:37:12   8451s] 
[09/08 13:37:12   8451s] =============================================================================================
[09/08 13:37:12   8451s]  Final TAT Report for optDesign
[09/08 13:37:12   8451s] =============================================================================================
[09/08 13:37:12   8451s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:37:12   8451s] ---------------------------------------------------------------------------------------------
[09/08 13:37:12   8451s] [ WnsOpt                 ]      1   0:00:18.4  (   1.8 % )     0:00:21.5 /  0:01:07.7    3.2
[09/08 13:37:12   8451s] [ TnsOpt                 ]      1   0:00:09.4  (   0.9 % )     0:00:19.3 /  0:00:35.4    1.8
[09/08 13:37:12   8451s] [ DrvOpt                 ]      1   0:00:04.2  (   0.4 % )     0:00:04.2 /  0:00:05.9    1.4
[09/08 13:37:12   8451s] [ ClockDrv               ]      1   0:00:04.0  (   0.4 % )     0:00:04.0 /  0:00:05.3    1.3
[09/08 13:37:12   8451s] [ SkewClock              ]      3   0:00:13.0  (   1.2 % )     0:00:13.0 /  0:00:23.9    1.8
[09/08 13:37:12   8451s] [ ViewPruning            ]     10   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 13:37:12   8451s] [ CheckPlace             ]      1   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:01.1    2.9
[09/08 13:37:12   8451s] [ RefinePlace            ]      2   0:00:02.9  (   0.3 % )     0:00:02.9 /  0:00:04.5    1.6
[09/08 13:37:12   8451s] [ LayerAssignment        ]      2   0:00:02.3  (   0.2 % )     0:00:02.4 /  0:00:02.4    1.0
[09/08 13:37:12   8451s] [ EcoRoute               ]      1   0:15:19.3  (  88.5 % )     0:15:19.3 /  0:28:26.2    1.9
[09/08 13:37:12   8451s] [ ExtractRC              ]      2   0:00:29.9  (   2.9 % )     0:00:29.9 /  0:00:31.2    1.0
[09/08 13:37:12   8451s] [ TimingUpdate           ]     13   0:00:03.8  (   0.4 % )     0:00:20.2 /  0:01:42.6    5.1
[09/08 13:37:12   8451s] [ FullDelayCalc          ]      3   0:00:16.3  (   1.6 % )     0:00:16.4 /  0:01:24.5    5.2
[09/08 13:37:12   8451s] [ OptSummaryReport       ]      5   0:00:00.6  (   0.1 % )     0:00:05.6 /  0:00:10.5    1.9
[09/08 13:37:12   8451s] [ TimingReport           ]      5   0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:02.9    3.6
[09/08 13:37:12   8451s] [ DrvReport              ]      5   0:00:03.9  (   0.4 % )     0:00:03.9 /  0:00:06.3    1.6
[09/08 13:37:12   8451s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.6    2.7
[09/08 13:37:12   8451s] [ MISC                   ]          0:00:09.8  (   0.9 % )     0:00:09.8 /  0:00:20.1    2.1
[09/08 13:37:12   8451s] ---------------------------------------------------------------------------------------------
[09/08 13:37:12   8451s]  optDesign TOTAL                    0:17:19.2  ( 100.0 % )     0:17:19.2 /  0:33:12.8    1.9
[09/08 13:37:12   8451s] ---------------------------------------------------------------------------------------------
[09/08 13:37:12   8451s] 
[09/08 13:37:12   8451s] Deleting Cell Server ...
[09/08 13:47:53   8512s] <CMD> verify_drc -limit 0
[09/08 13:47:53   8512s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/08 13:47:53   8512s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/08 13:47:53   8512s]  *** Starting Verify DRC (MEM: 3098.4) ***
[09/08 13:47:53   8512s] 
[09/08 13:47:53   8512s] ### import design signature (381): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1341894652
[09/08 13:47:53   8512s]   VERIFY DRC ...... Starting Verification
[09/08 13:47:53   8512s]   VERIFY DRC ...... Initializing
[09/08 13:47:53   8512s]   VERIFY DRC ...... Deleting Existing Violations
[09/08 13:47:53   8512s]   VERIFY DRC ...... Creating Sub-Areas
[09/08 13:47:53   8512s]   VERIFY DRC ...... Using new threading
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 184.960 184.960} 1 of 100  Thread : 3
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {739.840 0.000 924.800 184.960} 5 of 100  Thread : 7
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {369.920 0.000 554.880 184.960} 3 of 100  Thread : 0
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100  Thread : 2
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 5
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100  Thread : 0
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100  Thread : 5
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100  Thread : 2
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100  Thread : 7
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 7
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100  Thread : 7
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 7
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 7
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 7
[09/08 13:47:53   8512s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 2
[09/08 13:47:53   8513s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 2
[09/08 13:47:53   8513s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 2
[09/08 13:47:53   8513s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 2
[09/08 13:47:53   8513s]  VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100  Thread : 7
[09/08 13:47:53   8513s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 2
[09/08 13:47:53   8513s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 2
[09/08 13:47:53   8513s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 3
[09/08 13:47:53   8513s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 6
[09/08 13:47:54   8514s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 3
[09/08 13:47:54   8514s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 3
[09/08 13:47:54   8514s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 6
[09/08 13:47:54   8514s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 3
[09/08 13:47:54   8515s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 6
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 4
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 6
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 4
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100  Thread : 4
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 4
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 4
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100  Thread : 6
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 6
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100  Thread : 4
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100  Thread : 6
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 6
[09/08 13:47:54   8516s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 4
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 4
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 4
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 4
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100  Thread : 4
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 1
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100  Thread : 4
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 1
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100  Thread : 6
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100  Thread : 6
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100  Thread : 6
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100  Thread : 6
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100  Thread : 6
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100  Thread : 6
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100  Thread : 6
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100  Thread : 6
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100  Thread : 6
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 1
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100  Thread : 4
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100  Thread : 3
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 5
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 1
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 4
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100  Thread : 0
[09/08 13:47:54   8517s]  VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100  Thread : 2
[09/08 13:47:54   8518s]  VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100  Thread : 7
[09/08 13:47:54   8518s]  VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100  Thread : 5
[09/08 13:47:54   8518s]  VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100  Thread : 7
[09/08 13:47:54   8518s]  VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100  Thread : 6
[09/08 13:47:54   8519s]  VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100  Thread : 4
[09/08 13:47:54   8519s]  VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100  Thread : 5
[09/08 13:47:54   8519s]  VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100  Thread : 0
[09/08 13:47:54   8520s]  VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100  Thread : 0
[09/08 13:47:54   8521s]  VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100  Thread : 3
[09/08 13:47:55   8521s]  VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100  Thread : 5
[09/08 13:47:55   8521s]  VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100  Thread : 2
[09/08 13:47:55   8522s]  VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100  Thread : 1
[09/08 13:47:55   8522s]  VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100  Thread : 7
[09/08 13:47:55   8522s]  VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100  Thread : 6
[09/08 13:47:55   8523s]  VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100  Thread : 4
[09/08 13:47:55   8523s]  VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100  Thread : 3
[09/08 13:47:55   8524s]  VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100  Thread : 2
[09/08 13:47:55   8525s]  VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100  Thread : 7
[09/08 13:47:55   8525s]  VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100  Thread : 2
[09/08 13:47:55   8525s]  VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100  Thread : 4
[09/08 13:47:55   8525s]  VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100  Thread : 3
[09/08 13:47:55   8525s]  VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100  Thread : 6
[09/08 13:47:56   8526s]  VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100  Thread : 1
[09/08 13:47:56   8527s]  VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100  Thread : 3
[09/08 13:47:56   8527s]  VERIFY DRC ...... Thread : 2 finished.
[09/08 13:47:56   8528s]  VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100  Thread : 7
[09/08 13:47:56   8528s]  VERIFY DRC ...... Thread : 7 finished.
[09/08 13:47:56   8528s]  VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100  Thread : 4
[09/08 13:47:56   8528s]  VERIFY DRC ...... Thread : 4 finished.
[09/08 13:47:56   8528s]  VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100  Thread : 6
[09/08 13:47:56   8528s]  VERIFY DRC ...... Thread : 6 finished.
[09/08 13:47:56   8528s]  VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100  Thread : 3
[09/08 13:47:56   8528s]  VERIFY DRC ...... Thread : 3 finished.
[09/08 13:47:56   8528s] 
[09/08 13:47:56   8528s]   Verification Complete : 4370 Viols.
[09/08 13:47:56   8528s] 
[09/08 13:47:56   8528s]  Violation Summary By Layer and Type:
[09/08 13:47:56   8528s] 
[09/08 13:47:56   8528s] 	         MetSpc    Short      Mar   Totals
[09/08 13:47:56   8528s] 	Metal1     4089        0        0     4089
[09/08 13:47:56   8528s] 	Metal2       92       80        0      172
[09/08 13:47:56   8528s] 	Metal3        6       79        2       87
[09/08 13:47:56   8528s] 	Metal4        0       22        0       22
[09/08 13:47:56   8528s] 	Totals     4187      181        2     4370
[09/08 13:47:56   8528s] 
[09/08 13:47:56   8528s]  *** End Verify DRC (CPU: 0:00:15.9  ELAPSED TIME: 3.00  MEM: 32.0M) ***
[09/08 13:47:56   8528s] 
[09/08 13:48:05   8529s] <CMD> optDesign -postroute -setup
[09/08 13:48:05   8529s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2229.1M, totSessionCpu=2:22:10 **
[09/08 13:48:05   8529s] **INFO: User settings:
[09/08 13:48:05   8529s] setNanoRouteMode -drouteAntennaFactor                           1
[09/08 13:48:05   8529s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[09/08 13:48:05   8529s] setNanoRouteMode -drouteStartIteration                          0
[09/08 13:48:05   8529s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/08 13:48:05   8529s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[09/08 13:48:05   8529s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 13:48:05   8529s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 13:48:05   8529s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 13:48:05   8529s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/08 13:48:05   8529s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 13:48:05   8529s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 13:48:05   8529s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 13:48:05   8529s] setNanoRouteMode -timingEngine                                  {}
[09/08 13:48:05   8529s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 13:48:05   8529s] setDesignMode -congEffort                                       high
[09/08 13:48:05   8529s] setDesignMode -flowEffort                                       standard
[09/08 13:48:05   8529s] setDesignMode -process                                          130
[09/08 13:48:05   8529s] setDesignMode -topRoutingLayer                                  Metal4
[09/08 13:48:05   8529s] setExtractRCMode -basic                                         true
[09/08 13:48:05   8529s] setExtractRCMode -coupled                                       true
[09/08 13:48:05   8529s] setExtractRCMode -coupling_c_th                                 0.4
[09/08 13:48:05   8529s] setExtractRCMode -defViaCap                                     true
[09/08 13:48:05   8529s] setExtractRCMode -engine                                        postRoute
[09/08 13:48:05   8529s] setExtractRCMode -extended                                      false
[09/08 13:48:05   8529s] setExtractRCMode -layerIndependent                              1
[09/08 13:48:05   8529s] setExtractRCMode -noCleanRCDB                                   true
[09/08 13:48:05   8529s] setExtractRCMode -nrNetInMemory                                 100000
[09/08 13:48:05   8529s] setExtractRCMode -relative_c_th                                 1
[09/08 13:48:05   8529s] setExtractRCMode -total_c_th                                    0
[09/08 13:48:05   8529s] setUsefulSkewMode -ecoRoute                                     false
[09/08 13:48:05   8529s] setDelayCalMode -enable_high_fanout                             true
[09/08 13:48:05   8529s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/08 13:48:05   8529s] setDelayCalMode -engine                                         aae
[09/08 13:48:05   8529s] setDelayCalMode -ignoreNetLoad                                  false
[09/08 13:48:05   8529s] setDelayCalMode -SIAware                                        true
[09/08 13:48:05   8529s] setOptMode -activeSetupViews                                    { func_view_wc }
[09/08 13:48:05   8529s] setOptMode -addInstancePrefix                                   ictc_postCTS_hold
[09/08 13:48:05   8529s] setOptMode -autoSetupViews                                      { func_view_wc}
[09/08 13:48:05   8529s] setOptMode -autoTDGRSetupViews                                  { func_view_wc}
[09/08 13:48:05   8529s] setOptMode -deleteInst                                          true
[09/08 13:48:05   8529s] setOptMode -drcMargin                                           0
[09/08 13:48:05   8529s] setOptMode -expExtremeCongestionAwareBuffering                  true
[09/08 13:48:05   8529s] setOptMode -fixCap                                              true
[09/08 13:48:05   8529s] setOptMode -fixDrc                                              true
[09/08 13:48:05   8529s] setOptMode -fixFanoutLoad                                       true
[09/08 13:48:05   8529s] setOptMode -fixTran                                             true
[09/08 13:48:05   8529s] setOptMode -optimizeFF                                          true
[09/08 13:48:05   8529s] setOptMode -preserveAllSequential                               false
[09/08 13:48:05   8529s] setOptMode -setupTargetSlack                                    0
[09/08 13:48:05   8529s] setSIMode -separate_delta_delay_on_data                         true
[09/08 13:48:05   8529s] setPlaceMode -place_opt_post_place_tcl                          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/08 13:48:05   8529s] setAnalysisMode -analysisType                                   onChipVariation
[09/08 13:48:05   8529s] setAnalysisMode -checkType                                      setup
[09/08 13:48:05   8529s] setAnalysisMode -clkSrcPath                                     true
[09/08 13:48:05   8529s] setAnalysisMode -clockGatingCheck                               true
[09/08 13:48:05   8529s] setAnalysisMode -clockPropagation                               sdcControl
[09/08 13:48:05   8529s] setAnalysisMode -cppr                                           both
[09/08 13:48:05   8529s] setAnalysisMode -enableMultipleDriveNet                         true
[09/08 13:48:05   8529s] setAnalysisMode -log                                            true
[09/08 13:48:05   8529s] setAnalysisMode -sequentialConstProp                            true
[09/08 13:48:05   8529s] setAnalysisMode -skew                                           true
[09/08 13:48:05   8529s] setAnalysisMode -timeBorrowing                                  true
[09/08 13:48:05   8529s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[09/08 13:48:05   8529s] setAnalysisMode -usefulSkew                                     true
[09/08 13:48:05   8529s] setAnalysisMode -useOutputPinCap                                true
[09/08 13:48:05   8529s] setAnalysisMode -warn                                           true
[09/08 13:48:05   8529s] 
[09/08 13:48:05   8529s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/08 13:48:05   8529s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/08 13:48:05   8530s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 13:48:05   8530s] Summary for sequential cells identification: 
[09/08 13:48:05   8530s]   Identified SBFF number: 3
[09/08 13:48:05   8530s]   Identified MBFF number: 0
[09/08 13:48:05   8530s]   Identified SB Latch number: 0
[09/08 13:48:05   8530s]   Identified MB Latch number: 0
[09/08 13:48:05   8530s]   Not identified SBFF number: 0
[09/08 13:48:05   8530s]   Not identified MBFF number: 0
[09/08 13:48:05   8530s]   Not identified SB Latch number: 0
[09/08 13:48:05   8530s]   Not identified MB Latch number: 0
[09/08 13:48:05   8530s]   Number of sequential cells which are not FFs: 7
[09/08 13:48:05   8530s]  Visiting view : func_view_wc
[09/08 13:48:05   8530s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/08 13:48:05   8530s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 13:48:05   8530s]  Visiting view : func_view_bc
[09/08 13:48:05   8530s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/08 13:48:05   8530s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 13:48:05   8530s]  Setting StdDelay to 38.40
[09/08 13:48:05   8530s] Creating Cell Server, finished. 
[09/08 13:48:05   8530s] 
[09/08 13:48:05   8530s] Need call spDPlaceInit before registerPrioInstLoc.
[09/08 13:48:05   8530s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:05   8530s] GigaOpt running with 8 threads.
[09/08 13:48:05   8530s] Info: 8 threads available for lower-level modules during optimization.
[09/08 13:48:05   8530s] OPERPROF: Starting DPlace-Init at level 1, MEM:3176.4M
[09/08 13:48:05   8530s] #spOpts: N=130 mergeVia=F 
[09/08 13:48:05   8530s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3176.4M
[09/08 13:48:05   8530s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3176.4M
[09/08 13:48:05   8530s] Core basic site is CoreSite
[09/08 13:48:05   8530s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:48:05   8530s] Fast DP-INIT is on for default
[09/08 13:48:05   8530s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/08 13:48:05   8530s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.165, REAL:0.047, MEM:3176.4M
[09/08 13:48:06   8530s] OPERPROF:     Starting CMU at level 3, MEM:3176.4M
[09/08 13:48:06   8530s] OPERPROF:     Finished CMU at level 3, CPU:0.014, REAL:0.009, MEM:3176.4M
[09/08 13:48:06   8530s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.225, REAL:0.103, MEM:3176.4M
[09/08 13:48:06   8530s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3176.4MB).
[09/08 13:48:06   8530s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.317, REAL:0.196, MEM:3176.4M
[09/08 13:48:06   8531s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:06   8531s] 
[09/08 13:48:06   8531s] Creating Lib Analyzer ...
[09/08 13:48:06   8531s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:06   8531s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 13:48:06   8531s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 13:48:06   8531s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 13:48:06   8531s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 13:48:06   8531s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 13:48:06   8531s] 
[09/08 13:48:06   8531s] {RT default_rc_corner 0 4 4 0}
[09/08 13:48:06   8531s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:22:11 mem=3180.4M
[09/08 13:48:06   8531s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:22:11 mem=3180.4M
[09/08 13:48:06   8531s] Creating Lib Analyzer, finished. 
[09/08 13:48:07   8534s] **optDesign ... cpu = 0:00:05, real = 0:00:02, mem = 2248.7M, totSessionCpu=2:22:15 **
[09/08 13:48:07   8534s] Existing Dirty Nets : 0
[09/08 13:48:07   8534s] New Signature Flow (optDesignCheckOptions) ....
[09/08 13:48:07   8534s] #Taking db snapshot
[09/08 13:48:07   8534s] #Taking db snapshot ... done
[09/08 13:48:07   8534s] OPERPROF: Starting checkPlace at level 1, MEM:3109.1M
[09/08 13:48:07   8534s] #spOpts: N=130 
[09/08 13:48:07   8534s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3109.1M
[09/08 13:48:07   8534s] Info: 133 insts are soft-fixed.
[09/08 13:48:07   8534s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:48:07   8534s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.041, MEM:3109.1M
[09/08 13:48:07   8534s] Begin checking placement ... (start mem=3109.1M, init mem=3109.1M)
[09/08 13:48:07   8535s] 
[09/08 13:48:07   8535s] Running CheckPlace using 8 threads!...
[09/08 13:48:07   8535s] 
[09/08 13:48:07   8535s] ...checkPlace MT is done!
[09/08 13:48:07   8535s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3109.1M
[09/08 13:48:07   8535s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.023, REAL:0.023, MEM:3109.1M
[09/08 13:48:07   8535s] Pre-route DRC Violation:	198
[09/08 13:48:07   8535s] *info: Placed = 52547          (Fixed = 8455)
[09/08 13:48:07   8535s] *info: Unplaced = 0           
[09/08 13:48:07   8536s] Placement Density:61.96%(659101/1063714)
[09/08 13:48:07   8536s] Placement Density (including fixed std cells):62.57%(676363/1080976)
[09/08 13:48:07   8536s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3109.1M
[09/08 13:48:07   8536s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.023, REAL:0.023, MEM:3109.1M
[09/08 13:48:07   8536s] Finished checkPlace (total: cpu=0:00:01.2, real=0:00:00.0; vio checks: cpu=0:00:01.0, real=0:00:00.0; mem=3109.1M)
[09/08 13:48:07   8536s] OPERPROF: Finished checkPlace at level 1, CPU:1.158, REAL:0.434, MEM:3109.1M
[09/08 13:48:07   8536s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[09/08 13:48:07   8536s] **INFO: It is recommended to fix the placement violations and reroute the design
[09/08 13:48:07   8536s] **INFO: Command refinePlace may be used to fix the placement violations
[09/08 13:48:07   8536s]  Initial DC engine is -> aae
[09/08 13:48:07   8536s]  
[09/08 13:48:07   8536s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/08 13:48:07   8536s]  
[09/08 13:48:07   8536s]  
[09/08 13:48:07   8536s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/08 13:48:07   8536s]  
[09/08 13:48:07   8536s] Reset EOS DB
[09/08 13:48:07   8536s] Ignoring AAE DB Resetting ...
[09/08 13:48:07   8536s]  Set Options for AAE Based Opt flow 
[09/08 13:48:07   8536s] *** optDesign -postRoute ***
[09/08 13:48:07   8536s] DRC Margin: user margin 0.0; extra margin 0
[09/08 13:48:07   8536s] Setup Target Slack: user slack 0
[09/08 13:48:07   8536s] Hold Target Slack: user slack 0
[09/08 13:48:07   8536s] All LLGs are deleted
[09/08 13:48:07   8536s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3109.1M
[09/08 13:48:07   8536s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3109.1M
[09/08 13:48:07   8536s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3109.1M
[09/08 13:48:07   8536s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3109.1M
[09/08 13:48:07   8536s] Fast DP-INIT is on for default
[09/08 13:48:07   8536s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.129, REAL:0.035, MEM:3101.8M
[09/08 13:48:08   8536s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.156, REAL:0.063, MEM:3101.8M
[09/08 13:48:08   8536s] Multi-VT timing optimization disabled based on library information.
[09/08 13:48:08   8536s] Deleting Cell Server ...
[09/08 13:48:08   8536s] Deleting Lib Analyzer.
[09/08 13:48:08   8536s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 13:48:08   8536s] Summary for sequential cells identification: 
[09/08 13:48:08   8536s]   Identified SBFF number: 3
[09/08 13:48:08   8536s]   Identified MBFF number: 0
[09/08 13:48:08   8536s]   Identified SB Latch number: 0
[09/08 13:48:08   8536s]   Identified MB Latch number: 0
[09/08 13:48:08   8536s]   Not identified SBFF number: 0
[09/08 13:48:08   8536s]   Not identified MBFF number: 0
[09/08 13:48:08   8536s]   Not identified SB Latch number: 0
[09/08 13:48:08   8536s]   Not identified MB Latch number: 0
[09/08 13:48:08   8536s]   Number of sequential cells which are not FFs: 7
[09/08 13:48:08   8536s]  Visiting view : func_view_wc
[09/08 13:48:08   8536s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/08 13:48:08   8536s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 13:48:08   8536s]  Visiting view : func_view_bc
[09/08 13:48:08   8536s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/08 13:48:08   8536s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 13:48:08   8536s]  Setting StdDelay to 38.40
[09/08 13:48:08   8536s] Creating Cell Server, finished. 
[09/08 13:48:08   8536s] 
[09/08 13:48:08   8536s] Deleting Cell Server ...
[09/08 13:48:08   8536s] ** INFO : this run is activating 'postRoute' automaton
[09/08 13:48:08   8536s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45099 access done (mem: 3101.848M)
[09/08 13:48:08   8536s] Extraction called for design 'croc_chip' of instances=52611 and nets=51285 using extraction engine 'postRoute' at effort level 'low' .
[09/08 13:48:08   8536s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 13:48:08   8536s] RC Extraction called in multi-corner(1) mode.
[09/08 13:48:08   8536s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 13:48:08   8536s] Type 'man IMPEXT-6197' for more detail.
[09/08 13:48:08   8536s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 13:48:08   8536s] * Layer Id             : 1 - M1
[09/08 13:48:08   8536s]       Thickness        : 0.4
[09/08 13:48:08   8536s]       Min Width        : 0.16
[09/08 13:48:08   8536s]       Layer Dielectric : 4.1
[09/08 13:48:08   8536s] * Layer Id             : 2 - M2
[09/08 13:48:08   8536s]       Thickness        : 0.45
[09/08 13:48:08   8536s]       Min Width        : 0.2
[09/08 13:48:08   8536s]       Layer Dielectric : 4.1
[09/08 13:48:08   8536s] * Layer Id             : 3 - M3
[09/08 13:48:08   8536s]       Thickness        : 0.45
[09/08 13:48:08   8536s]       Min Width        : 0.2
[09/08 13:48:08   8536s]       Layer Dielectric : 4.1
[09/08 13:48:08   8536s] * Layer Id             : 4 - M4
[09/08 13:48:08   8536s]       Thickness        : 0.45
[09/08 13:48:08   8536s]       Min Width        : 0.2
[09/08 13:48:08   8536s]       Layer Dielectric : 4.1
[09/08 13:48:08   8536s] * Layer Id             : 5 - M5
[09/08 13:48:08   8536s]       Thickness        : 0.45
[09/08 13:48:08   8536s]       Min Width        : 0.2
[09/08 13:48:08   8536s]       Layer Dielectric : 4.1
[09/08 13:48:08   8536s] * Layer Id             : 6 - M6
[09/08 13:48:08   8536s]       Thickness        : 2
[09/08 13:48:08   8536s]       Min Width        : 1.64
[09/08 13:48:08   8536s]       Layer Dielectric : 4.1
[09/08 13:48:08   8536s] * Layer Id             : 7 - M7
[09/08 13:48:08   8536s]       Thickness        : 3
[09/08 13:48:08   8536s]       Min Width        : 2
[09/08 13:48:08   8536s]       Layer Dielectric : 4.1
[09/08 13:48:08   8536s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 13:48:08   8536s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 13:48:08   8536s]       RC Corner Indexes            0   
[09/08 13:48:08   8536s] Capacitance Scaling Factor   : 1.00000 
[09/08 13:48:08   8536s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 13:48:08   8536s] Resistance Scaling Factor    : 1.00000 
[09/08 13:48:08   8536s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 13:48:08   8536s] Clock Res. Scaling Factor    : 1.00000 
[09/08 13:48:08   8536s] Shrink Factor                : 1.00000
[09/08 13:48:09   8537s] LayerId::1 widthSet size::1
[09/08 13:48:09   8537s] LayerId::2 widthSet size::3
[09/08 13:48:09   8537s] LayerId::3 widthSet size::3
[09/08 13:48:09   8537s] LayerId::4 widthSet size::3
[09/08 13:48:09   8537s] LayerId::5 widthSet size::3
[09/08 13:48:09   8537s] LayerId::6 widthSet size::1
[09/08 13:48:09   8537s] LayerId::7 widthSet size::1
[09/08 13:48:09   8537s] Initializing multi-corner resistance tables ...
[09/08 13:48:09   8537s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343332 ; uaWl: 1.000000 ; uaWlH: 0.322859 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 13:48:10   8538s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3101.8M)
[09/08 13:48:10   8538s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 13:48:11   8539s] Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 3157.8M)
[09/08 13:48:12   8540s] Extracted 20.0003% (CPU Time= 0:00:03.1  MEM= 3157.8M)
[09/08 13:48:14   8542s] Extracted 30.0003% (CPU Time= 0:00:05.3  MEM= 3161.8M)
[09/08 13:48:14   8543s] Extracted 40.0002% (CPU Time= 0:00:05.8  MEM= 3161.8M)
[09/08 13:48:15   8544s] Extracted 50.0003% (CPU Time= 0:00:06.6  MEM= 3161.8M)
[09/08 13:48:18   8546s] Extracted 60.0003% (CPU Time= 0:00:09.2  MEM= 3161.8M)
[09/08 13:48:18   8547s] Extracted 70.0002% (CPU Time= 0:00:09.7  MEM= 3161.8M)
[09/08 13:48:19   8547s] Extracted 80.0002% (CPU Time= 0:00:10.3  MEM= 3161.8M)
[09/08 13:48:20   8549s] Extracted 90.0003% (CPU Time= 0:00:11.6  MEM= 3161.8M)
[09/08 13:48:23   8551s] Extracted 100% (CPU Time= 0:00:14.2  MEM= 3161.8M)
[09/08 13:48:23   8552s] Number of Extracted Resistors     : 901355
[09/08 13:48:23   8552s] Number of Extracted Ground Cap.   : 924143
[09/08 13:48:23   8552s] Number of Extracted Coupling Cap. : 1992504
[09/08 13:48:23   8552s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3129.848M)
[09/08 13:48:23   8552s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 13:48:24   8552s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3129.8M)
[09/08 13:48:24   8552s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 13:48:24   8553s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45099 access done (mem: 3129.848M)
[09/08 13:48:24   8553s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3129.848M)
[09/08 13:48:24   8553s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3129.848M)
[09/08 13:48:24   8553s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 13:48:25   8554s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 3129.848M)
[09/08 13:48:25   8554s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=3129.848M)
[09/08 13:48:25   8554s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.7  Real Time: 0:00:17.0  MEM: 3129.848M)
[09/08 13:48:25   8554s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3074.688M)
[09/08 13:48:25   8554s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3074.7M)
[09/08 13:48:25   8554s] LayerId::1 widthSet size::1
[09/08 13:48:25   8554s] LayerId::2 widthSet size::3
[09/08 13:48:25   8554s] LayerId::3 widthSet size::3
[09/08 13:48:25   8554s] LayerId::4 widthSet size::3
[09/08 13:48:25   8554s] LayerId::5 widthSet size::3
[09/08 13:48:25   8554s] LayerId::6 widthSet size::1
[09/08 13:48:25   8554s] LayerId::7 widthSet size::1
[09/08 13:48:25   8554s] Initializing multi-corner resistance tables ...
[09/08 13:48:25   8554s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343332 ; uaWl: 1.000000 ; uaWlH: 0.322859 ; aWlH: 0.000000 ; Pmax: 0.858900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 13:48:27   8557s] Starting delay calculation for Hold views
[09/08 13:48:27   8558s] #################################################################################
[09/08 13:48:27   8558s] # Design Stage: PostRoute
[09/08 13:48:27   8558s] # Design Name: croc_chip
[09/08 13:48:27   8558s] # Design Mode: 130nm
[09/08 13:48:27   8558s] # Analysis Mode: MMMC OCV 
[09/08 13:48:27   8558s] # Parasitics Mode: SPEF/RCDB
[09/08 13:48:27   8558s] # Signoff Settings: SI Off 
[09/08 13:48:27   8558s] #################################################################################
[09/08 13:48:27   8558s] Topological Sorting (REAL = 0:00:00.0, MEM = 3075.5M, InitMEM = 3068.7M)
[09/08 13:48:27   8558s] Calculate late delays in OCV mode...
[09/08 13:48:27   8558s] Calculate early delays in OCV mode...
[09/08 13:48:27   8558s] Start delay calculation (fullDC) (8 T). (MEM=3075.49)
[09/08 13:48:27   8558s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/08 13:48:27   8558s] End AAE Lib Interpolated Model. (MEM=3100.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 13:48:28   8559s] Type 'man IMPESI-3194' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:28   8559s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 13:48:28   8559s] Type 'man IMPESI-3199' for more detail.
[09/08 13:48:29   8569s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
[09/08 13:48:29   8569s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49960. 
[09/08 13:48:29   8569s] Total number of fetched objects 49960
[09/08 13:48:29   8569s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 13:48:29   8569s] End delay calculation. (MEM=3431.12 CPU=0:00:09.8 REAL=0:00:01.0)
[09/08 13:48:29   8569s] End delay calculation (fullDC). (MEM=3431.12 CPU=0:00:11.2 REAL=0:00:02.0)
[09/08 13:48:29   8569s] *** CDM Built up (cpu=0:00:11.5  real=0:00:02.0  mem= 3431.1M) ***
[09/08 13:48:30   8572s] *** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:03.0 totSessionCpu=2:22:53 mem=3431.1M)
[09/08 13:48:30   8572s] Done building cte hold timing graph (HoldAware) cpu=0:00:17.4 real=0:00:04.0 totSessionCpu=2:22:53 mem=3431.1M ***
[09/08 13:48:31   8575s] Starting delay calculation for Setup views
[09/08 13:48:31   8575s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 13:48:31   8575s] #################################################################################
[09/08 13:48:31   8575s] # Design Stage: PostRoute
[09/08 13:48:31   8575s] # Design Name: croc_chip
[09/08 13:48:31   8575s] # Design Mode: 130nm
[09/08 13:48:31   8575s] # Analysis Mode: MMMC OCV 
[09/08 13:48:31   8575s] # Parasitics Mode: SPEF/RCDB
[09/08 13:48:31   8575s] # Signoff Settings: SI On 
[09/08 13:48:31   8575s] #################################################################################
[09/08 13:48:32   8576s] Topological Sorting (REAL = 0:00:01.0, MEM = 3436.5M, InitMEM = 3436.5M)
[09/08 13:48:32   8576s] Setting infinite Tws ...
[09/08 13:48:32   8576s] First Iteration Infinite Tw... 
[09/08 13:48:32   8576s] Calculate early delays in OCV mode...
[09/08 13:48:32   8576s] Calculate late delays in OCV mode...
[09/08 13:48:32   8576s] Start delay calculation (fullDC) (8 T). (MEM=3436.5)
[09/08 13:48:32   8576s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/08 13:48:32   8577s] End AAE Lib Interpolated Model. (MEM=3453.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 13:48:32   8578s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 13:48:35   8595s] Total number of fetched objects 49960
[09/08 13:48:35   8595s] AAE_INFO-618: Total number of nets in the design is 51285,  97.6 percent of the nets selected for SI analysis
[09/08 13:48:35   8596s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 13:48:35   8596s] End delay calculation. (MEM=3423 CPU=0:00:18.0 REAL=0:00:03.0)
[09/08 13:48:35   8596s] End delay calculation (fullDC). (MEM=3423 CPU=0:00:19.2 REAL=0:00:03.0)
[09/08 13:48:35   8596s] *** CDM Built up (cpu=0:00:20.2  real=0:00:04.0  mem= 3423.0M) ***
[09/08 13:48:36   8600s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3423.0M)
[09/08 13:48:36   8600s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 13:48:36   8600s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3423.0M)
[09/08 13:48:36   8600s] 
[09/08 13:48:36   8600s] Executing IPO callback for view pruning ..
[09/08 13:48:36   8600s] Starting SI iteration 2
[09/08 13:48:36   8600s] Calculate early delays in OCV mode...
[09/08 13:48:36   8600s] Calculate late delays in OCV mode...
[09/08 13:48:36   8600s] Start delay calculation (fullDC) (8 T). (MEM=3081.14)
[09/08 13:48:36   8601s] End AAE Lib Interpolated Model. (MEM=3081.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:48:38   8611s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 13:48:38   8611s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49960. 
[09/08 13:48:38   8611s] Total number of fetched objects 49960
[09/08 13:48:38   8611s] AAE_INFO-618: Total number of nets in the design is 51285,  20.5 percent of the nets selected for SI analysis
[09/08 13:48:38   8611s] End delay calculation. (MEM=3415.92 CPU=0:00:10.2 REAL=0:00:02.0)
[09/08 13:48:38   8611s] End delay calculation (fullDC). (MEM=3415.92 CPU=0:00:10.4 REAL=0:00:02.0)
[09/08 13:48:38   8611s] *** CDM Built up (cpu=0:00:10.4  real=0:00:02.0  mem= 3415.9M) ***
[09/08 13:48:39   8614s] *** Done Building Timing Graph (cpu=0:00:39.3 real=0:00:08.0 totSessionCpu=2:23:35 mem=3413.9M)
[09/08 13:48:39   8615s] End AAE Lib Interpolated Model. (MEM=3413.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:48:39   8615s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3413.9M
[09/08 13:48:39   8615s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.039, REAL:0.039, MEM:3413.9M
[09/08 13:48:40   8617s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.541  | -0.566  |  1.668  | -3.541  |   N/A   |  6.811  | -0.018  |  0.144  |
|           TNS (ns):|-126.579 | -58.840 |  0.000  | -67.739 |   N/A   |  0.000  | -0.021  |  0.000  |
|    Violating Paths:|   428   |   393   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.146   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.962%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:00:35, mem = 2277.6M, totSessionCpu=2:23:37 **
[09/08 13:48:40   8617s] Setting latch borrow mode to budget during optimization.
[09/08 13:48:41   8621s] Info: Done creating the CCOpt slew target map.
[09/08 13:48:41   8621s] Glitch fixing enabled
[09/08 13:48:41   8621s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/08 13:48:41   8621s] Running CCOpt-PRO on entire clock network
[09/08 13:48:41   8622s] Net route status summary:
[09/08 13:48:41   8622s]   Clock:       377 (unrouted=3, trialRouted=0, noStatus=0, routed=374, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 13:48:41   8622s]   Non-clock: 50908 (unrouted=6231, trialRouted=0, noStatus=0, routed=44677, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 13:48:41   8622s] Clock tree cells fixed by user: 1 out of 374 (0.267%)
[09/08 13:48:41   8622s] PRO...
[09/08 13:48:41   8622s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/08 13:48:41   8622s] Initializing clock structures...
[09/08 13:48:41   8622s]   Creating own balancer
[09/08 13:48:41   8622s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/08 13:48:41   8622s]   Removing CTS place status from clock tree and sinks.
[09/08 13:48:41   8622s] Removed CTS place status from 350 clock cells (out of 380 ) and 0 clock sinks (out of 0 ).
[09/08 13:48:41   8622s]   Initializing legalizer
[09/08 13:48:41   8622s]   Using cell based legalization.
[09/08 13:48:41   8622s] OPERPROF: Starting DPlace-Init at level 1, MEM:3089.5M
[09/08 13:48:41   8622s] #spOpts: N=130 mergeVia=F 
[09/08 13:48:41   8622s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3089.5M
[09/08 13:48:41   8622s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:48:41   8622s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.054, REAL:0.054, MEM:3089.5M
[09/08 13:48:41   8622s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3089.5MB).
[09/08 13:48:41   8622s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.113, MEM:3089.5M
[09/08 13:48:41   8622s] (I)       Load db... (mem=3089.5M)
[09/08 13:48:41   8622s] (I)       Read data from FE... (mem=3089.5M)
[09/08 13:48:41   8622s] (I)       Read nodes and places... (mem=3089.5M)
[09/08 13:48:41   8622s] (I)       Number of ignored instance 0
[09/08 13:48:41   8622s] (I)       Number of inbound cells 0
[09/08 13:48:41   8622s] (I)       numMoveCells=44440, numMacros=66  numPads=48  numMultiRowHeightInsts=0
[09/08 13:48:41   8622s] (I)       cell height: 3780, count: 44440
[09/08 13:48:41   8622s] (I)       Done Read nodes and places (cpu=0.073s, mem=3104.3M)
[09/08 13:48:41   8622s] (I)       Read rows... (mem=3104.3M)
[09/08 13:48:41   8622s] (I)       rowRegion is not equal to core box, resetting core box
[09/08 13:48:41   8622s] (I)       rowRegion : (348000, 348000) - (1492320, 1489560)
[09/08 13:48:41   8622s] (I)       coreBox   : (348000, 348000) - (1492320, 1492020)
[09/08 13:48:41   8622s] (I)       Done Read rows (cpu=0.000s, mem=3104.3M)
[09/08 13:48:41   8622s] (I)       Done Read data from FE (cpu=0.073s, mem=3104.3M)
[09/08 13:48:41   8622s] (I)       Done Load db (cpu=0.073s, mem=3104.3M)
[09/08 13:48:41   8622s] (I)       Constructing placeable region... (mem=3104.3M)
[09/08 13:48:41   8622s] (I)       Constructing bin map
[09/08 13:48:41   8622s] (I)       Initialize bin information with width=37800 height=37800
[09/08 13:48:41   8622s] (I)       Done constructing bin map
[09/08 13:48:41   8622s] (I)       Removing 147 blocked bin with high fixed inst density
[09/08 13:48:41   8622s] (I)       Compute region effective width... (mem=3104.3M)
[09/08 13:48:41   8622s] (I)       Done Compute region effective width (cpu=0.001s, mem=3104.3M)
[09/08 13:48:41   8622s] (I)       Done Constructing placeable region (cpu=0.018s, mem=3104.3M)
[09/08 13:48:41   8622s] Accumulated time to calculate placeable region: 0.00366
[09/08 13:48:41   8622s] Accumulated time to calculate placeable region: 0.00382
[09/08 13:48:41   8622s] Accumulated time to calculate placeable region: 0.00399
[09/08 13:48:41   8622s] Accumulated time to calculate placeable region: 0.00406
[09/08 13:48:41   8622s] Accumulated time to calculate placeable region: 0.0041
[09/08 13:48:41   8622s] Accumulated time to calculate placeable region: 0.00424
[09/08 13:48:41   8622s] Accumulated time to calculate placeable region: 0.00436
[09/08 13:48:41   8622s]   Reconstructing clock tree datastructures...
[09/08 13:48:41   8622s]     Validating CTS configuration...
[09/08 13:48:41   8622s]     Checking module port directions...
[09/08 13:48:41   8622s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/08 13:48:41   8622s]     Non-default CCOpt properties:
[09/08 13:48:41   8622s]     adjacent_rows_legal: true (default: false)
[09/08 13:48:41   8622s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/08 13:48:41   8622s]     buffer_cells is set for at least one object
[09/08 13:48:41   8622s]     cannot_merge_reason is set for at least one object
[09/08 13:48:41   8622s]     cell_density is set for at least one object
[09/08 13:48:41   8622s]     cell_halo_rows: 0 (default: 1)
[09/08 13:48:41   8622s]     cell_halo_sites: 0 (default: 4)
[09/08 13:48:41   8622s]     clock_nets_detailed_routed: 1 (default: false)
[09/08 13:48:41   8622s]     force_design_routing_status: 1 (default: auto)
[09/08 13:48:41   8622s]     original_names is set for at least one object
[09/08 13:48:41   8622s]     override_minimum_skew_target: 1 (default: false)
[09/08 13:48:41   8622s]     primary_delay_corner: delay_wc (default: )
[09/08 13:48:41   8622s]     route_type is set for at least one object
[09/08 13:48:41   8622s]     source_driver is set for at least one object
[09/08 13:48:41   8622s]     target_insertion_delay is set for at least one object
[09/08 13:48:41   8622s]     target_max_trans is set for at least one object
[09/08 13:48:41   8622s]     target_max_trans_sdc is set for at least one object
[09/08 13:48:41   8622s]     target_skew is set for at least one object
[09/08 13:48:41   8622s]     target_skew_wire is set for at least one object
[09/08 13:48:41   8622s]     Route type trimming info:
[09/08 13:48:41   8622s]       No route type modifications were made.
[09/08 13:48:41   8622s] (I)       Initializing Steiner engine. 
[09/08 13:48:42   8622s] End AAE Lib Interpolated Model. (MEM=3142.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:48:42   8622s]     Library trimming buffers in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/08 13:48:42   8622s]     Original list had 4 cells:
[09/08 13:48:42   8622s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 13:48:42   8622s]     Library trimming was not able to trim any cells:
[09/08 13:48:42   8622s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 13:48:42   8622s] Accumulated time to calculate placeable region: 0.00443
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 13:48:42   8622s]     Library trimming inverters in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/08 13:48:42   8622s]     Original list had 4 cells:
[09/08 13:48:42   8622s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 13:48:42   8622s]     Library trimming was not able to trim any cells:
[09/08 13:48:42   8622s]     sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 13:48:42   8622s] Accumulated time to calculate placeable region: 0.00461
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 13:48:42   8622s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[09/08 13:48:42   8622s] To increase the message display limit, refer to the product command reference manual.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 13:48:43   8624s]     Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
[09/08 13:48:43   8624s]     Non-default CCOpt properties:
[09/08 13:48:43   8624s]       cell_density: 1 (default: 0.75)
[09/08 13:48:43   8624s]       route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
[09/08 13:48:43   8624s]       route_type (trunk): clk_trunk (default: default)
[09/08 13:48:43   8624s]       route_type (top): default_route_type_nonleaf (default: default)
[09/08 13:48:43   8624s]       source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
[09/08 13:48:43   8624s]     For power domain auto-default:
[09/08 13:48:43   8624s]       Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 13:48:43   8624s]       Inverters:   sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 13:48:43   8624s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
[09/08 13:48:43   8624s]     Top Routing info:
[09/08 13:48:43   8624s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 13:48:43   8624s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 13:48:43   8624s]     Trunk Routing info:
[09/08 13:48:43   8624s]       Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 13:48:43   8624s]       Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 13:48:43   8624s]     Leaf Routing info:
[09/08 13:48:43   8624s]       Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 13:48:43   8624s]       Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 13:48:43   8624s]     For timing_corner delay_wc:setup, late and power domain auto-default:
[09/08 13:48:43   8624s]       Slew time target (leaf):    0.800ns
[09/08 13:48:43   8624s]       Slew time target (trunk):   0.800ns
[09/08 13:48:43   8624s]       Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
[09/08 13:48:43   8624s]       Buffer unit delay: 0.290ns
[09/08 13:48:43   8624s]       Buffer max distance: 5031.402um
[09/08 13:48:43   8624s]     Fastest wire driving cells and distances:
[09/08 13:48:43   8624s]       Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
[09/08 13:48:43   8624s]       Inverter  : {lib_cell:sg13g2_inv_8, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=2713.921um, saturatedSlew=0.544ns, speed=4205.022um per ns, cellArea=6.686um^2 per 1000um}
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     Logic Sizing Table:
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     --------------------------------------------------------------------------------
[09/08 13:48:43   8624s]     Cell              Instance count    Source         Eligible library cells
[09/08 13:48:43   8624s]     --------------------------------------------------------------------------------
[09/08 13:48:43   8624s]     sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
[09/08 13:48:43   8624s]     sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
[09/08 13:48:43   8624s]     --------------------------------------------------------------------------------
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8624s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8624s]     Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 13:48:43   8624s]     Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/08 13:48:43   8624s]     Clock tree clk_sys has 1 slew violation.
[09/08 13:48:43   8624s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
[09/08 13:48:43   8624s]       Sources:                     pin jtag_tck_i
[09/08 13:48:43   8624s]       Total number of sinks:       290
[09/08 13:48:43   8624s]       Delay constrained sinks:     289
[09/08 13:48:43   8624s]       Non-leaf sinks:              0
[09/08 13:48:43   8624s]       Ignore pins:                 0
[09/08 13:48:43   8624s]      Timing corner delay_wc:setup.late:
[09/08 13:48:43   8624s]       Skew target:                 0.150ns
[09/08 13:48:43   8624s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
[09/08 13:48:43   8624s]       Sources:                     pin jtag_tck_i
[09/08 13:48:43   8624s]       Total number of sinks:       290
[09/08 13:48:43   8624s]       Delay constrained sinks:     289
[09/08 13:48:43   8624s]       Non-leaf sinks:              0
[09/08 13:48:43   8624s]       Ignore pins:                 0
[09/08 13:48:43   8624s]      Timing corner delay_wc:setup.late:
[09/08 13:48:43   8624s]       Skew target:                 0.150ns
[09/08 13:48:43   8624s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
[09/08 13:48:43   8624s]       Sources:                     pin ref_clk_i
[09/08 13:48:43   8624s]       Total number of sinks:       1
[09/08 13:48:43   8624s]       Delay constrained sinks:     0
[09/08 13:48:43   8624s]       Non-leaf sinks:              0
[09/08 13:48:43   8624s]       Ignore pins:                 0
[09/08 13:48:43   8624s]      Timing corner delay_wc:setup.late:
[09/08 13:48:43   8624s]       Skew target:                 0.150ns
[09/08 13:48:43   8624s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
[09/08 13:48:43   8624s]       Sources:                     pin ref_clk_i
[09/08 13:48:43   8624s]       Total number of sinks:       1
[09/08 13:48:43   8624s]       Delay constrained sinks:     0
[09/08 13:48:43   8624s]       Non-leaf sinks:              0
[09/08 13:48:43   8624s]       Ignore pins:                 0
[09/08 13:48:43   8624s]      Timing corner delay_wc:setup.late:
[09/08 13:48:43   8624s]       Skew target:                 0.150ns
[09/08 13:48:43   8624s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
[09/08 13:48:43   8624s]       Sources:                     pin clk_i
[09/08 13:48:43   8624s]       Total number of sinks:       4983
[09/08 13:48:43   8624s]       Delay constrained sinks:     4982
[09/08 13:48:43   8624s]       Non-leaf sinks:              0
[09/08 13:48:43   8624s]       Ignore pins:                 0
[09/08 13:48:43   8624s]      Timing corner delay_wc:setup.late:
[09/08 13:48:43   8624s]       Skew target:                 0.150ns
[09/08 13:48:43   8624s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
[09/08 13:48:43   8624s]       Sources:                     pin clk_i
[09/08 13:48:43   8624s]       Total number of sinks:       4983
[09/08 13:48:43   8624s]       Delay constrained sinks:     4982
[09/08 13:48:43   8624s]       Non-leaf sinks:              0
[09/08 13:48:43   8624s]       Ignore pins:                 0
[09/08 13:48:43   8624s]      Timing corner delay_wc:setup.late:
[09/08 13:48:43   8624s]       Skew target:                 0.150ns
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     Clock Tree Violations Report
[09/08 13:48:43   8624s]     ============================
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[09/08 13:48:43   8624s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[09/08 13:48:43   8624s]     Consider reviewing your design and relaunching CCOpt.
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     Max Slew Violations
[09/08 13:48:43   8624s]     -------------------
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.230ns.
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 13:48:43   8624s]     Primary reporting skew groups are:
[09/08 13:48:43   8624s]     skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     Clock DAG stats initial state:
[09/08 13:48:43   8624s]       cell counts      : b=358, i=13, icg=0, nicg=0, l=3, total=374
[09/08 13:48:43   8624s]       cell areas       : b=4441.651um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33352.330um^2
[09/08 13:48:43   8624s]       hp wire lengths  : top=0.000um, trunk=11782.870um, leaf=30033.198um, total=41816.068um
[09/08 13:48:43   8624s]     Clock DAG library cell distribution initial state {count}:
[09/08 13:48:43   8624s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 230 sg13g2_buf_1: 1 
[09/08 13:48:43   8624s]        Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 13:48:43   8624s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 13:48:43   8624s] Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 13:48:43   8624s] Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] Layer information for route type clk_leaf_ccopt_autotrimmed:
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------------
[09/08 13:48:43   8624s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 13:48:43   8624s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 13:48:43   8624s]                                                                             to Layer
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------------
[09/08 13:48:43   8624s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 13:48:43   8624s] Metal2       Y            H          0.258         0.227         0.059          3
[09/08 13:48:43   8624s] Metal3       Y            V          0.258         0.206         0.053          3
[09/08 13:48:43   8624s] Metal4       Y            H          0.258         0.227         0.059          3
[09/08 13:48:43   8624s] Metal5       N            V          0.258         0.206         0.053          3
[09/08 13:48:43   8624s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 13:48:43   8624s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------------
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 13:48:43   8624s] Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] Layer information for route type clk_trunk:
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------------
[09/08 13:48:43   8624s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 13:48:43   8624s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 13:48:43   8624s]                                                                             to Layer
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------------
[09/08 13:48:43   8624s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 13:48:43   8624s] Metal2       N            H          0.172         0.214         0.037          5
[09/08 13:48:43   8624s] Metal3       Y            V          0.172         0.200         0.034          5
[09/08 13:48:43   8624s] Metal4       Y            H          0.172         0.214         0.037          5
[09/08 13:48:43   8624s] Metal5       Y            V          0.172         0.200         0.034          5
[09/08 13:48:43   8624s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 13:48:43   8624s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------------
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 13:48:43   8624s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] Layer information for route type default_route_type_nonleaf:
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] ------------------------------------------------------------------------
[09/08 13:48:43   8624s] Layer        Preferred    Route    Res.          Cap.          RC
[09/08 13:48:43   8624s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/08 13:48:43   8624s] ------------------------------------------------------------------------
[09/08 13:48:43   8624s] Metal1       N            V          0.844         0.235         0.198
[09/08 13:48:43   8624s] Metal2       N            H          0.515         0.266         0.137
[09/08 13:48:43   8624s] Metal3       Y            V          0.515         0.254         0.131
[09/08 13:48:43   8624s] Metal4       Y            H          0.515         0.266         0.137
[09/08 13:48:43   8624s] Metal5       N            V          0.515         0.254         0.131
[09/08 13:48:43   8624s] TopMetal1    N            H          0.013         0.320         0.004
[09/08 13:48:43   8624s] TopMetal2    N            V          0.007         0.307         0.002
[09/08 13:48:43   8624s] ------------------------------------------------------------------------
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] Via selection for estimated routes (rule default):
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------
[09/08 13:48:43   8624s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 13:48:43   8624s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------
[09/08 13:48:43   8624s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 13:48:43   8624s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 13:48:43   8624s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 13:48:43   8624s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 13:48:43   8624s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 13:48:43   8624s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] Via selection for estimated routes (rule ndr_2w2s):
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------
[09/08 13:48:43   8624s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 13:48:43   8624s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------
[09/08 13:48:43   8624s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 13:48:43   8624s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 13:48:43   8624s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 13:48:43   8624s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 13:48:43   8624s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 13:48:43   8624s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] Via selection for estimated routes (rule ndr_3w3s):
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------
[09/08 13:48:43   8624s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 13:48:43   8624s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------
[09/08 13:48:43   8624s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 13:48:43   8624s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 13:48:43   8624s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 13:48:43   8624s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 13:48:43   8624s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 13:48:43   8624s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 13:48:43   8624s] ------------------------------------------------------------------------------
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[09/08 13:48:43   8624s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     Ideal and dont_touch net fanout counts:
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     -----------------------------------------------------------
[09/08 13:48:43   8624s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[09/08 13:48:43   8624s]     -----------------------------------------------------------
[09/08 13:48:43   8624s]           1            10                      1
[09/08 13:48:43   8624s]          11           100                      0
[09/08 13:48:43   8624s]         101          1000                      0
[09/08 13:48:43   8624s]        1001         10000                      0
[09/08 13:48:43   8624s]       10001           +                        0
[09/08 13:48:43   8624s]     -----------------------------------------------------------
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     Top ideal and dont_touch nets by fanout:
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     --------------------------------------
[09/08 13:48:43   8624s]     Net name                     Fanout ()
[09/08 13:48:43   8624s]     --------------------------------------
[09/08 13:48:43   8624s]     i_croc_soc/i_croc/FE_RN_5        2
[09/08 13:48:43   8624s]     --------------------------------------
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     
[09/08 13:48:43   8624s]     No dont_touch hnets found in the clock tree
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s] 
[09/08 13:48:43   8624s]     Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.1)
[09/08 13:48:43   8625s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8625s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8625s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 13:48:43   8625s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 13:48:43   8625s] **WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
[09/08 13:48:43   8625s] To increase the message display limit, refer to the product command reference manual.
[09/08 13:48:43   8625s]     CCOpt configuration status: all checks passed.
[09/08 13:48:43   8625s]   Reconstructing clock tree datastructures done.
[09/08 13:48:43   8625s] Initializing clock structures done.
[09/08 13:48:43   8625s] PRO...
[09/08 13:48:43   8625s]   PRO active optimizations:
[09/08 13:48:43   8625s]    - DRV fixing with cell sizing
[09/08 13:48:43   8625s]   
[09/08 13:48:43   8625s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
[09/08 13:48:43   8625s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
[09/08 13:48:43   8625s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
[09/08 13:48:43   8625s]   Detected clock skew data from CTS
[09/08 13:48:43   8625s]   Clock DAG stats PRO initial state:
[09/08 13:48:43   8625s]     cell counts      : b=358, i=13, icg=0, nicg=0, l=3, total=374
[09/08 13:48:43   8625s]     cell areas       : b=4441.651um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33352.330um^2
[09/08 13:48:43   8625s]     cell capacitance : b=1.269pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.830pF
[09/08 13:48:43   8625s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 13:48:43   8625s]     wire capacitance : top=0.000pF, trunk=2.429pF, leaf=10.323pF, total=12.752pF
[09/08 13:48:43   8625s]     wire lengths     : top=0.000um, trunk=17611.150um, leaf=71716.280um, total=89327.430um
[09/08 13:48:43   8625s]     hp wire lengths  : top=0.000um, trunk=11782.870um, leaf=30033.198um, total=41816.068um
[09/08 13:48:43   8625s]   Clock DAG net violations PRO initial state:
[09/08 13:48:43   8625s]     Unfixable Transition : {count=1, worst=[1.728ns]} avg=1.728ns sd=0.000ns sum=1.728ns
[09/08 13:48:43   8625s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/08 13:48:43   8625s]     Trunk : target=0.500ns count=193 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {192 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 13:48:43   8625s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.037ns max=2.228ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 13:48:43   8625s]   Clock DAG library cell distribution PRO initial state {count}:
[09/08 13:48:43   8625s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 230 sg13g2_buf_1: 1 
[09/08 13:48:43   8625s]      Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 13:48:43   8625s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 13:48:43   8625s]   Primary reporting skew groups PRO initial state:
[09/08 13:48:43   8625s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 13:48:44   8625s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 13:48:44   8625s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_9__reg/CLK
[09/08 13:48:44   8625s]   Skew group summary PRO initial state:
[09/08 13:48:44   8625s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 13:48:44   8625s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 13:48:44   8625s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.891, avg=2.385, sd=0.251], skew [1.177 vs 0.150*], 38.7% {2.474, 2.624} (wid=0.254 ws=0.142) (gid=2.720 gs=1.158)
[09/08 13:48:44   8625s]   Recomputing CTS skew targets...
[09/08 13:48:44   8625s]   Resolving skew group constraints...
[09/08 13:48:44   8625s]     Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
[09/08 13:48:44   8625s]   Resolving skew group constraints done.
[09/08 13:48:44   8625s]   Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/08 13:48:44   8625s]   PRO Fixing DRVs...
[09/08 13:48:44   8625s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/08 13:48:44   8625s]     CCOpt-PRO: considered: 377, tested: 377, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[09/08 13:48:44   8625s]     
[09/08 13:48:44   8625s]     PRO Statistics: Fix DRVs (cell sizing):
[09/08 13:48:44   8625s]     =======================================
[09/08 13:48:44   8625s]     
[09/08 13:48:44   8625s]     Cell changes by Net Type:
[09/08 13:48:44   8625s]     
[09/08 13:48:44   8625s]     -------------------------------------------------------------------------------------------------
[09/08 13:48:44   8625s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/08 13:48:44   8625s]     -------------------------------------------------------------------------------------------------
[09/08 13:48:44   8625s]     top                0            0           0            0                    0                0
[09/08 13:48:44   8625s]     trunk              0            0           0            0                    0                0
[09/08 13:48:44   8625s]     leaf               0            0           0            0                    0                0
[09/08 13:48:44   8625s]     -------------------------------------------------------------------------------------------------
[09/08 13:48:44   8625s]     Total              0            0           0            0                    0                0
[09/08 13:48:44   8625s]     -------------------------------------------------------------------------------------------------
[09/08 13:48:44   8625s]     
[09/08 13:48:44   8625s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/08 13:48:44   8625s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/08 13:48:44   8625s]     
[09/08 13:48:44   8625s]     Clock DAG stats after 'PRO Fixing DRVs':
[09/08 13:48:44   8625s]       cell counts      : b=358, i=13, icg=0, nicg=0, l=3, total=374
[09/08 13:48:44   8625s]       cell areas       : b=4441.651um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33352.330um^2
[09/08 13:48:44   8625s]       cell capacitance : b=1.269pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.830pF
[09/08 13:48:44   8625s]       sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 13:48:44   8625s]       wire capacitance : top=0.000pF, trunk=2.429pF, leaf=10.323pF, total=12.752pF
[09/08 13:48:44   8625s]       wire lengths     : top=0.000um, trunk=17611.150um, leaf=71716.280um, total=89327.430um
[09/08 13:48:44   8625s]       hp wire lengths  : top=0.000um, trunk=11782.870um, leaf=30033.198um, total=41816.068um
[09/08 13:48:44   8625s]     Clock DAG net violations after 'PRO Fixing DRVs':
[09/08 13:48:44   8625s]       Unfixable Transition : {count=1, worst=[1.728ns]} avg=1.728ns sd=0.000ns sum=1.728ns
[09/08 13:48:44   8625s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[09/08 13:48:44   8625s]       Trunk : target=0.500ns count=193 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {192 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 13:48:44   8625s]       Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.037ns max=2.228ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 13:48:44   8625s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[09/08 13:48:44   8625s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 230 sg13g2_buf_1: 1 
[09/08 13:48:44   8625s]        Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 13:48:44   8625s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 13:48:44   8625s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[09/08 13:48:44   8625s]       skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 13:48:44   8625s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 13:48:44   8625s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_9__reg/CLK
[09/08 13:48:44   8625s]     Skew group summary after 'PRO Fixing DRVs':
[09/08 13:48:44   8625s]       skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 13:48:44   8625s]       skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 13:48:44   8625s]       skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.891, avg=2.385, sd=0.251], skew [1.177 vs 0.150*], 38.7% {2.474, 2.624} (wid=0.254 ws=0.142) (gid=2.720 gs=1.158)
[09/08 13:48:44   8625s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/08 13:48:44   8625s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/08 13:48:44   8625s] 
[09/08 13:48:44   8625s] Slew Diagnostics: After DRV fixing
[09/08 13:48:44   8625s] ==================================
[09/08 13:48:44   8625s] 
[09/08 13:48:44   8625s] Global Causes:
[09/08 13:48:44   8625s] 
[09/08 13:48:44   8625s] -------------------------------------
[09/08 13:48:44   8625s] Cause
[09/08 13:48:44   8625s] -------------------------------------
[09/08 13:48:44   8625s] DRV fixing with buffering is disabled
[09/08 13:48:44   8625s] -------------------------------------
[09/08 13:48:44   8625s] 
[09/08 13:48:44   8625s] Top 5 overslews:
[09/08 13:48:44   8625s] 
[09/08 13:48:44   8625s] -----------------------------------------------------------------
[09/08 13:48:44   8625s] Overslew    Causes                 Driving Pin
[09/08 13:48:44   8625s] -----------------------------------------------------------------
[09/08 13:48:44   8625s] 1.728ns     Clock inst is FIXED    i_croc_soc/i_croc/manual_cts/X
[09/08 13:48:44   8625s] -----------------------------------------------------------------
[09/08 13:48:44   8625s] 
[09/08 13:48:44   8625s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/08 13:48:44   8625s] 
[09/08 13:48:44   8625s] ---------------------------------
[09/08 13:48:44   8625s] Cause                  Occurences
[09/08 13:48:44   8625s] ---------------------------------
[09/08 13:48:44   8625s] Clock inst is FIXED        1
[09/08 13:48:44   8625s] ---------------------------------
[09/08 13:48:44   8625s] 
[09/08 13:48:44   8625s] Violation diagnostics counts from the 1 nodes that have violations:
[09/08 13:48:44   8625s] 
[09/08 13:48:44   8625s] ---------------------------------
[09/08 13:48:44   8625s] Cause                  Occurences
[09/08 13:48:44   8625s] ---------------------------------
[09/08 13:48:44   8625s] Clock inst is FIXED        1
[09/08 13:48:44   8625s] ---------------------------------
[09/08 13:48:44   8625s] 
[09/08 13:48:44   8625s]   Reconnecting optimized routes...
[09/08 13:48:44   8625s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/08 13:48:44   8625s]   Set dirty flag on 0 instances, 0 nets
[09/08 13:48:44   8625s]   Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 13:48:44   8625s] End AAE Lib Interpolated Model. (MEM=3475.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:48:44   8626s]   Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/08 13:48:44   8626s]   Clock DAG stats PRO final:
[09/08 13:48:44   8626s]     cell counts      : b=358, i=13, icg=0, nicg=0, l=3, total=374
[09/08 13:48:44   8626s]     cell areas       : b=4441.651um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33352.330um^2
[09/08 13:48:44   8626s]     cell capacitance : b=1.269pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.830pF
[09/08 13:48:44   8626s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 13:48:44   8626s]     wire capacitance : top=0.000pF, trunk=2.429pF, leaf=10.323pF, total=12.752pF
[09/08 13:48:44   8626s]     wire lengths     : top=0.000um, trunk=17611.150um, leaf=71716.280um, total=89327.430um
[09/08 13:48:44   8626s]     hp wire lengths  : top=0.000um, trunk=11782.870um, leaf=30033.198um, total=41816.068um
[09/08 13:48:44   8626s]   Clock DAG net violations PRO final:
[09/08 13:48:44   8626s]     Unfixable Transition : {count=1, worst=[1.728ns]} avg=1.728ns sd=0.000ns sum=1.728ns
[09/08 13:48:44   8626s]   Clock DAG primary half-corner transition distribution PRO final:
[09/08 13:48:44   8626s]     Trunk : target=0.500ns count=193 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {192 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 13:48:44   8626s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.037ns max=2.228ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 13:48:44   8626s]   Clock DAG library cell distribution PRO final {count}:
[09/08 13:48:44   8626s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 230 sg13g2_buf_1: 1 
[09/08 13:48:44   8626s]      Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 13:48:44   8626s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 13:48:44   8626s]   Primary reporting skew groups PRO final:
[09/08 13:48:44   8626s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 13:48:44   8626s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 13:48:44   8626s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_9__reg/CLK
[09/08 13:48:44   8626s]   Skew group summary PRO final:
[09/08 13:48:44   8626s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 13:48:44   8626s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 13:48:44   8626s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.891, avg=2.385, sd=0.251], skew [1.177 vs 0.150*], 38.7% {2.474, 2.624} (wid=0.254 ws=0.142) (gid=2.720 gs=1.158)
[09/08 13:48:44   8626s] PRO done.
[09/08 13:48:45   8626s] Restoring CTS place status for unmodified clock tree cells and sinks.
[09/08 13:48:45   8626s] numClockCells = 380, numClockCellsFixed = 0, numClockCellsRestored = 350, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/08 13:48:45   8626s] Net route status summary:
[09/08 13:48:45   8626s]   Clock:       377 (unrouted=3, trialRouted=0, noStatus=0, routed=374, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 13:48:45   8626s]   Non-clock: 50908 (unrouted=6231, trialRouted=0, noStatus=0, routed=44677, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 13:48:45   8626s] Updating delays...
[09/08 13:48:45   8627s] Updating delays done.
[09/08 13:48:45   8627s] PRO done. (took cpu=0:00:05.0 real=0:00:03.9)
[09/08 13:48:46   8630s] **INFO: Start fixing DRV (Mem = 3124.19M) ...
[09/08 13:48:46   8630s] Begin: GigaOpt DRV Optimization
[09/08 13:48:46   8630s] Glitch fixing enabled
[09/08 13:48:46   8630s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[09/08 13:48:46   8630s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 13:48:46   8630s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:48:46   8630s] *info: 48 skip_routing nets excluded.
[09/08 13:48:46   8630s] Info: 48 io nets excluded
[09/08 13:48:46   8630s] Info: 376 clock nets excluded from IPO operation.
[09/08 13:48:46   8630s] End AAE Lib Interpolated Model. (MEM=3124.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:48:46   8630s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:23:50.8/1:21:36.2 (1.8), mem = 3124.2M
[09/08 13:48:46   8630s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.7
[09/08 13:48:46   8630s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 13:48:46   8630s] ### Creating PhyDesignMc. totSessionCpu=2:23:51 mem=3124.2M
[09/08 13:48:46   8630s] OPERPROF: Starting DPlace-Init at level 1, MEM:3124.2M
[09/08 13:48:46   8630s] #spOpts: N=130 mergeVia=F 
[09/08 13:48:46   8630s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3124.2M
[09/08 13:48:46   8630s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:48:46   8630s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.041, MEM:3124.2M
[09/08 13:48:46   8630s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3124.2MB).
[09/08 13:48:46   8630s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.097, MEM:3124.2M
[09/08 13:48:46   8631s] TotalInstCnt at PhyDesignMc Initialization: 44,441
[09/08 13:48:46   8631s] ### Creating PhyDesignMc, finished. totSessionCpu=2:23:51 mem=3120.2M
[09/08 13:48:46   8631s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:46   8631s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:47   8631s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:47   8631s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:47   8631s] ### Creating LA Mngr. totSessionCpu=2:23:51 mem=3190.5M
[09/08 13:48:47   8631s] {RT default_rc_corner 0 4 4 0}
[09/08 13:48:47   8631s] ### Creating LA Mngr, finished. totSessionCpu=2:23:52 mem=3190.5M
[09/08 13:48:47   8632s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 13:48:47   8632s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:47   8632s] 
[09/08 13:48:47   8632s] Creating Lib Analyzer ...
[09/08 13:48:47   8632s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:47   8632s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 13:48:47   8632s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 13:48:47   8632s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 13:48:47   8632s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 13:48:47   8632s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 13:48:47   8632s] 
[09/08 13:48:47   8632s] {RT default_rc_corner 0 4 4 0}
[09/08 13:48:48   8632s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:23:53 mem=3190.5M
[09/08 13:48:48   8632s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:23:53 mem=3190.5M
[09/08 13:48:48   8632s] Creating Lib Analyzer, finished. 
[09/08 13:48:49   8634s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/08 13:48:49   8634s] **INFO: Disabling fanout fix in postRoute stage.
[09/08 13:48:49   8635s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 13:48:49   8635s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/08 13:48:49   8635s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 13:48:49   8635s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/08 13:48:49   8635s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 13:48:49   8635s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 13:48:50   8635s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 13:48:50   8635s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 13:48:50   8636s] |    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -3.54|  -126.55|       0|       0|       0|  61.96|          |         |
[09/08 13:48:50   8636s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 13:48:50   8636s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 13:48:50   8636s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 13:48:50   8636s] |    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -3.54|  -126.55|       0|       0|       0|  61.96| 0:00:00.0|  3647.9M|
[09/08 13:48:50   8636s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 13:48:50   8636s] 
[09/08 13:48:50   8636s] ###############################################################################
[09/08 13:48:50   8636s] #
[09/08 13:48:50   8636s] #  Large fanout net report:  
[09/08 13:48:50   8636s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/08 13:48:50   8636s] #     - current density: 61.96
[09/08 13:48:50   8636s] #
[09/08 13:48:50   8636s] #  List of high fanout nets:
[09/08 13:48:50   8636s] #
[09/08 13:48:50   8636s] ###############################################################################
[09/08 13:48:50   8636s] 
[09/08 13:48:50   8636s] 
[09/08 13:48:50   8636s] =======================================================================
[09/08 13:48:50   8636s]                 Reasons for remaining drv violations
[09/08 13:48:50   8636s] =======================================================================
[09/08 13:48:50   8636s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[09/08 13:48:50   8636s] 
[09/08 13:48:50   8636s] MultiBuffering failure reasons
[09/08 13:48:50   8636s] ------------------------------------------------
[09/08 13:48:50   8636s] *info:    13 net(s): Could not be fixed as the violating term's net is not routed.
[09/08 13:48:50   8636s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/08 13:48:50   8636s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/08 13:48:50   8636s] 
[09/08 13:48:50   8636s] 
[09/08 13:48:50   8636s] *** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=3647.9M) ***
[09/08 13:48:50   8636s] 
[09/08 13:48:50   8636s] Begin: glitch net info
[09/08 13:48:51   8636s] glitch slack range: number of glitch nets
[09/08 13:48:51   8636s] glitch slack < -0.32 : 0
[09/08 13:48:51   8636s] -0.32 < glitch slack < -0.28 : 0
[09/08 13:48:51   8636s] -0.28 < glitch slack < -0.24 : 0
[09/08 13:48:51   8636s] -0.24 < glitch slack < -0.2 : 0
[09/08 13:48:51   8636s] -0.2 < glitch slack < -0.16 : 0
[09/08 13:48:51   8636s] -0.16 < glitch slack < -0.12 : 0
[09/08 13:48:51   8636s] -0.12 < glitch slack < -0.08 : 0
[09/08 13:48:51   8636s] -0.08 < glitch slack < -0.04 : 0
[09/08 13:48:51   8636s] -0.04 < glitch slack : 0
[09/08 13:48:51   8636s] End: glitch net info
[09/08 13:48:51   8637s] TotalInstCnt at PhyDesignMc Destruction: 44,441
[09/08 13:48:51   8637s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.7
[09/08 13:48:51   8637s] *** DrvOpt [finish] : cpu/real = 0:00:06.3/0:00:04.6 (1.4), totSession cpu/real = 2:23:57.1/1:21:40.8 (1.8), mem = 3438.5M
[09/08 13:48:51   8637s] 
[09/08 13:48:51   8637s] =============================================================================================
[09/08 13:48:51   8637s]  Step TAT Report for DrvOpt #3
[09/08 13:48:51   8637s] =============================================================================================
[09/08 13:48:51   8637s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:48:51   8637s] ---------------------------------------------------------------------------------------------
[09/08 13:48:51   8637s] [ SlackTraversorInit     ]      1   0:00:00.3  (   6.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 13:48:51   8637s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:48:51   8637s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  12.8 % )     0:00:00.6 /  0:00:00.6    1.0
[09/08 13:48:51   8637s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:48:51   8637s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.4    1.1
[09/08 13:48:51   8637s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   9.3 % )     0:00:00.8 /  0:00:00.9    1.2
[09/08 13:48:51   8637s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.1    0.9
[09/08 13:48:51   8637s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/08 13:48:51   8637s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:48:51   8637s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[09/08 13:48:51   8637s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:48:51   8637s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.6
[09/08 13:48:51   8637s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    5.9
[09/08 13:48:51   8637s] [ AAESlewUpdate          ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.2    1.3
[09/08 13:48:51   8637s] [ DrvFindVioNets         ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.6    6.8
[09/08 13:48:51   8637s] [ DrvComputeSummary      ]      2   0:00:00.8  (  16.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/08 13:48:51   8637s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 13:48:51   8637s] [ MISC                   ]          0:00:01.9  (  38.2 % )     0:00:01.9 /  0:00:02.9    1.6
[09/08 13:48:51   8637s] ---------------------------------------------------------------------------------------------
[09/08 13:48:51   8637s]  DrvOpt #3 TOTAL                    0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:06.6    1.3
[09/08 13:48:51   8637s] ---------------------------------------------------------------------------------------------
[09/08 13:48:51   8637s] 
[09/08 13:48:51   8637s] drv optimizer changes nothing and skips refinePlace
[09/08 13:48:51   8637s] End: GigaOpt DRV Optimization
[09/08 13:48:51   8637s] **optDesign ... cpu = 0:01:47, real = 0:00:46, mem = 2395.5M, totSessionCpu=2:23:57 **
[09/08 13:48:51   8637s] *info:
[09/08 13:48:51   8637s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 3160.52M).
[09/08 13:48:51   8637s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3160.5M
[09/08 13:48:51   8637s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.073, REAL:0.074, MEM:3160.5M
[09/08 13:48:52   8639s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.08min mem=3160.5M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.544  | -0.566  |  1.670  | -3.544  |   N/A   |  6.811  | -0.018  |  0.145  |
|           TNS (ns):|-126.553 | -58.810 |  0.000  | -67.743 |   N/A   |  0.000  | -0.021  |  0.000  |
|    Violating Paths:|   428   |   393   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.146   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.962%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:49, real = 0:00:47, mem = 2383.8M, totSessionCpu=2:23:59 **
[09/08 13:48:52   8640s]   DRV Snapshot: (REF)
[09/08 13:48:52   8640s]          Tran DRV: 0 (41)
[09/08 13:48:52   8640s]           Cap DRV: 128 (167)
[09/08 13:48:52   8640s]        Fanout DRV: 3 (182)
[09/08 13:48:52   8640s]            Glitch: 0 (0)
[09/08 13:48:52   8640s] *** Timing NOT met, worst failing slack is -3.544
[09/08 13:48:52   8640s] *** Check timing (0:00:00.0)
[09/08 13:48:52   8640s] Deleting Lib Analyzer.
[09/08 13:48:52   8640s] Begin: GigaOpt Optimization in WNS mode
[09/08 13:48:52   8640s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[09/08 13:48:52   8640s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 13:48:52   8640s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:48:52   8640s] *info: 48 skip_routing nets excluded.
[09/08 13:48:52   8640s] Info: 48 io nets excluded
[09/08 13:48:53   8640s] Info: 376 clock nets excluded from IPO operation.
[09/08 13:48:53   8640s] End AAE Lib Interpolated Model. (MEM=3149.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:48:53   8640s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:24:00.7/1:21:42.8 (1.8), mem = 3149.9M
[09/08 13:48:53   8640s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.8
[09/08 13:48:53   8640s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 13:48:53   8640s] ### Creating PhyDesignMc. totSessionCpu=2:24:01 mem=3149.9M
[09/08 13:48:53   8640s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 13:48:53   8640s] OPERPROF: Starting DPlace-Init at level 1, MEM:3149.9M
[09/08 13:48:53   8640s] #spOpts: N=130 mergeVia=F 
[09/08 13:48:53   8640s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3149.9M
[09/08 13:48:53   8640s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:48:53   8640s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.036, REAL:0.039, MEM:3149.9M
[09/08 13:48:53   8640s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3149.9MB).
[09/08 13:48:53   8640s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.098, MEM:3149.9M
[09/08 13:48:53   8641s] TotalInstCnt at PhyDesignMc Initialization: 44,441
[09/08 13:48:53   8641s] ### Creating PhyDesignMc, finished. totSessionCpu=2:24:01 mem=3151.4M
[09/08 13:48:53   8641s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:54   8641s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:54   8641s] 
[09/08 13:48:54   8641s] Creating Lib Analyzer ...
[09/08 13:48:54   8641s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:48:54   8641s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 13:48:54   8641s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 13:48:54   8641s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 13:48:54   8641s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 13:48:54   8641s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 13:48:54   8641s] 
[09/08 13:48:54   8641s] {RT default_rc_corner 0 4 4 0}
[09/08 13:48:54   8642s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:24:02 mem=3151.4M
[09/08 13:48:54   8642s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:24:02 mem=3151.4M
[09/08 13:48:54   8642s] Creating Lib Analyzer, finished. 
[09/08 13:48:57   8644s] *info: 4 don't touch nets excluded
[09/08 13:48:57   8644s] *info: 48 io nets excluded
[09/08 13:48:57   8644s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:48:57   8644s] *info: 376 clock nets excluded
[09/08 13:48:57   8644s] *info: 2 special nets excluded.
[09/08 13:48:57   8644s] *info: 48 skip_routing nets excluded.
[09/08 13:48:57   8644s] *info: 32 multi-driver nets excluded.
[09/08 13:48:57   8644s] *info: 1357 no-driver nets excluded.
[09/08 13:48:59   8647s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.5
[09/08 13:48:59   8647s] PathGroup :  in2out  TargetSlack : 0 
[09/08 13:48:59   8647s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 13:48:59   8647s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 13:48:59   8647s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 13:48:59   8647s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 13:48:59   8647s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 13:49:00   8647s] ** GigaOpt Optimizer WNS Slack -3.544 TNS Slack -126.552 Density 61.96
[09/08 13:49:00   8647s] Optimizer WNS Pass 0
[09/08 13:49:00   8647s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.544 TNS -67.743; mem2reg* WNS -0.018 TNS -0.021; reg2mem* WNS 0.145 TNS 0.000; reg2reg* WNS -0.566 TNS -58.809; HEPG WNS -0.566 TNS -58.809; all paths WNS -3.544 TNS -126.552
[09/08 13:49:00   8647s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 13:49:00   8647s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 13:49:00   8647s] Active Path Group: mem2reg reg2mem reg2reg  
[09/08 13:49:00   8647s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:00   8647s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:49:00   8647s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:00   8647s] |  -0.566|   -3.544| -58.809| -126.552|    61.96%|   0:00:00.0| 3360.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:49:00   8647s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:49:05   8671s] Starting generalSmallTnsOpt
[09/08 13:49:05   8672s] Ending generalSmallTnsOpt End
[09/08 13:49:05   8672s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:09   8679s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC500_CTS_24 (sg13g2_buf_2)
[09/08 13:49:09   8679s] skewClock sized 0 and inserted 1 insts
[09/08 13:49:10   8681s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:10   8681s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:49:10   8681s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:10   8682s] |  -0.566|   -3.544| -61.565| -129.308|    61.99%|   0:00:10.0| 3758.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:49:10   8682s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:49:10   8682s] |  -0.566|   -3.544| -61.565| -129.308|    61.99%|   0:00:00.0| 3758.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:49:10   8682s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:49:10   8682s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:10   8682s] 
[09/08 13:49:10   8682s] *** Finish Core Optimize Step (cpu=0:00:34.4 real=0:00:10.0 mem=3758.3M) ***
[09/08 13:49:10   8682s] Active Path Group: mem2reg reg2mem  
[09/08 13:49:10   8682s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:10   8682s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:49:10   8682s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:10   8682s] |  -0.018|   -3.544|  -0.021| -129.308|    61.99%|   0:00:00.0| 3758.3M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:49:10   8682s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:49:11   8684s] |   0.000|   -3.544|   0.000| -129.308|    62.00%|   0:00:01.0| 3758.3M|func_view_wc|       NA| NA                                                 |
[09/08 13:49:11   8684s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:11   8684s] 
[09/08 13:49:11   8684s] *** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:01.0 mem=3758.3M) ***
[09/08 13:49:11   8684s] Active Path Group: in2out in2reg reg2out default 
[09/08 13:49:11   8684s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:11   8684s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:49:11   8684s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:11   8684s] |  -3.544|   -3.544| -67.743| -129.308|    62.00%|   0:00:00.0| 3758.3M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:49:11   8684s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:49:11   8684s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:49:11   8684s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:49:11   8684s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:49:11   8685s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:49:11   8685s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:49:11   8686s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:49:11   8686s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:49:11   8686s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:49:11   8686s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 13:49:11   8686s] Dumping Information for Job 55 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:49:11   8686s] Dumping Information for Job 56 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:49:11   8686s] Dumping Information for Job 73 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:49:11   8686s] Dumping Information for Job 74 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 13:49:12   8686s] Starting generalSmallTnsOpt
[09/08 13:49:12   8686s] Ending generalSmallTnsOpt End
[09/08 13:49:12   8686s] |  -3.544|   -3.544| -67.743| -129.308|    62.00%|   0:00:01.0| 3758.3M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:49:12   8686s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:12   8686s] 
[09/08 13:49:12   8686s] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:01.0 mem=3758.3M) ***
[09/08 13:49:12   8686s] 
[09/08 13:49:12   8686s] *** Finished Optimize Step Cumulative (cpu=0:00:39.1 real=0:00:12.0 mem=3758.3M) ***
[09/08 13:49:12   8686s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.544 TNS -67.743; mem2reg* WNS 0.004 TNS 0.000; reg2mem* WNS 0.145 TNS 0.000; reg2reg* WNS -0.566 TNS -61.565; HEPG WNS -0.566 TNS -61.565; all paths WNS -3.544 TNS -129.308
[09/08 13:49:12   8686s] ** GigaOpt Optimizer WNS Slack -3.544 TNS Slack -129.308 Density 62.00
[09/08 13:49:12   8686s] Update Timing Windows (Threshold 0.038) ...
[09/08 13:49:12   8687s] Re Calculate Delays on 17 Nets
[09/08 13:49:12   8687s] 
[09/08 13:49:12   8687s] *** Finish Post Route Setup Fixing (cpu=0:00:40.1 real=0:00:13.0 mem=3758.3M) ***
[09/08 13:49:12   8687s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.5
[09/08 13:49:12   8687s] TotalInstCnt at PhyDesignMc Destruction: 44,466
[09/08 13:49:12   8687s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.8
[09/08 13:49:12   8687s] *** SetupOpt [finish] : cpu/real = 0:00:47.0/0:00:19.4 (2.4), totSession cpu/real = 2:24:47.6/1:22:02.2 (1.8), mem = 3548.8M
[09/08 13:49:12   8687s] 
[09/08 13:49:12   8687s] =============================================================================================
[09/08 13:49:12   8687s]  Step TAT Report for WnsOpt #3
[09/08 13:49:12   8687s] =============================================================================================
[09/08 13:49:12   8687s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:49:12   8687s] ---------------------------------------------------------------------------------------------
[09/08 13:49:12   8687s] [ SkewClock              ]      1   0:00:04.0  (  20.6 % )     0:00:04.5 /  0:00:08.5    1.9
[09/08 13:49:12   8687s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    0.9
[09/08 13:49:12   8687s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    0.9
[09/08 13:49:12   8687s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:49:12   8687s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 13:49:12   8687s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.6    1.2
[09/08 13:49:12   8687s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:49:12   8687s] [ TransformInit          ]      1   0:00:03.7  (  19.2 % )     0:00:04.2 /  0:00:03.9    0.9
[09/08 13:49:12   8687s] [ SpefRCNetCheck         ]      1   0:00:01.7  (   8.6 % )     0:00:01.7 /  0:00:01.6    1.0
[09/08 13:49:12   8687s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.8    1.3
[09/08 13:49:12   8687s] [ OptSingleIteration     ]     19   0:00:00.0  (   0.2 % )     0:00:06.5 /  0:00:29.8    4.6
[09/08 13:49:12   8687s] [ OptGetWeight           ]     19   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    0.9
[09/08 13:49:12   8687s] [ OptEval                ]     19   0:00:04.5  (  23.2 % )     0:00:04.5 /  0:00:25.0    5.6
[09/08 13:49:12   8687s] [ OptCommit              ]     19   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 13:49:12   8687s] [ IncrTimingUpdate       ]     21   0:00:01.1  (   5.5 % )     0:00:01.1 /  0:00:04.1    3.9
[09/08 13:49:12   8687s] [ PostCommitDelayCalc    ]     21   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    2.3
[09/08 13:49:12   8687s] [ AAESlewUpdate          ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.4    1.6
[09/08 13:49:12   8687s] [ SetupOptGetWorkingSet  ]     52   0:00:00.9  (   4.5 % )     0:00:00.9 /  0:00:01.9    2.1
[09/08 13:49:12   8687s] [ SetupOptGetActiveNode  ]     52   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:49:12   8687s] [ SetupOptSlackGraph     ]     19   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    4.6
[09/08 13:49:12   8687s] [ MISC                   ]          0:00:01.2  (   6.0 % )     0:00:01.2 /  0:00:01.4    1.3
[09/08 13:49:12   8687s] ---------------------------------------------------------------------------------------------
[09/08 13:49:12   8687s]  WnsOpt #3 TOTAL                    0:00:19.4  ( 100.0 % )     0:00:19.4 /  0:00:47.0    2.4
[09/08 13:49:12   8687s] ---------------------------------------------------------------------------------------------
[09/08 13:49:12   8687s] 
[09/08 13:49:12   8687s] Running refinePlace -preserveRouting true -hardFence false
[09/08 13:49:12   8687s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3548.8M
[09/08 13:49:12   8687s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3548.8M
[09/08 13:49:12   8687s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3548.8M
[09/08 13:49:12   8687s] #spOpts: N=130 
[09/08 13:49:12   8687s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3548.8M
[09/08 13:49:12   8687s] Info: 134 insts are soft-fixed.
[09/08 13:49:12   8687s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:49:12   8687s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.075, REAL:0.075, MEM:3548.8M
[09/08 13:49:12   8687s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3548.8MB).
[09/08 13:49:12   8687s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.128, REAL:0.130, MEM:3548.8M
[09/08 13:49:12   8687s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.128, REAL:0.130, MEM:3548.8M
[09/08 13:49:12   8687s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.6
[09/08 13:49:12   8687s] OPERPROF:   Starting RefinePlace at level 2, MEM:3548.8M
[09/08 13:49:12   8687s] *** Starting refinePlace (2:24:48 mem=3548.8M) ***
[09/08 13:49:12   8687s] Total net bbox length = 1.834e+06 (9.153e+05 9.191e+05) (ext = 3.889e+04)
[09/08 13:49:12   8687s] Info: 134 insts are soft-fixed.
[09/08 13:49:12   8687s] 
[09/08 13:49:12   8687s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:49:12   8687s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:49:12   8687s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3548.8M
[09/08 13:49:12   8687s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3548.8M
[09/08 13:49:12   8687s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3548.8M
[09/08 13:49:12   8687s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3548.8M
[09/08 13:49:12   8687s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3548.8M
[09/08 13:49:12   8687s] Starting refinePlace ...
[09/08 13:49:12   8688s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 13:49:12   8688s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3548.8MB) @(2:24:48 - 2:24:48).
[09/08 13:49:12   8688s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:49:12   8688s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 13:49:13   8688s] 
[09/08 13:49:13   8688s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:49:14   8689s] Move report: legalization moves 7 insts, mean move: 4.55 um, max move: 15.18 um
[09/08 13:49:14   8689s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_RC_19638_0): (1220.16, 741.12) --> (1216.32, 729.78)
[09/08 13:49:14   8689s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=3548.8MB) @(2:24:48 - 2:24:50).
[09/08 13:49:14   8690s] Move report: Detail placement moves 7 insts, mean move: 4.55 um, max move: 15.18 um
[09/08 13:49:14   8690s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_RC_19638_0): (1220.16, 741.12) --> (1216.32, 729.78)
[09/08 13:49:14   8690s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3548.8MB
[09/08 13:49:14   8690s] Statistics of distance of Instance movement in refine placement:
[09/08 13:49:14   8690s]   maximum (X+Y) =        15.18 um
[09/08 13:49:14   8690s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_RC_19638_0) with max move: (1220.16, 741.12) -> (1216.32, 729.78)
[09/08 13:49:14   8690s]   mean    (X+Y) =         4.55 um
[09/08 13:49:14   8690s] Summary Report:
[09/08 13:49:14   8690s] Instances move: 7 (out of 44251 movable)
[09/08 13:49:14   8690s] Instances flipped: 0
[09/08 13:49:14   8690s] Mean displacement: 4.55 um
[09/08 13:49:14   8690s] Max displacement: 15.18 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_RC_19638_0) (1220.16, 741.12) -> (1216.32, 729.78)
[09/08 13:49:14   8690s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_1
[09/08 13:49:14   8690s] Total instances moved : 7
[09/08 13:49:14   8690s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.150, REAL:1.476, MEM:3548.8M
[09/08 13:49:14   8690s] Total net bbox length = 1.835e+06 (9.153e+05 9.192e+05) (ext = 3.889e+04)
[09/08 13:49:14   8690s] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 3548.8MB
[09/08 13:49:14   8690s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=3548.8MB) @(2:24:48 - 2:24:50).
[09/08 13:49:14   8690s] *** Finished refinePlace (2:24:50 mem=3548.8M) ***
[09/08 13:49:14   8690s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.6
[09/08 13:49:14   8690s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.310, REAL:1.638, MEM:3548.8M
[09/08 13:49:14   8690s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.725, REAL:1.828, MEM:3548.8M
[09/08 13:49:14   8690s] End: GigaOpt Optimization in WNS mode
[09/08 13:49:14   8690s] Skipping post route harden opt
[09/08 13:49:14   8690s] Deleting Lib Analyzer.
[09/08 13:49:14   8690s] Begin: GigaOpt Optimization in TNS mode
[09/08 13:49:14   8690s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 13:49:14   8690s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:49:14   8690s] *info: 48 skip_routing nets excluded.
[09/08 13:49:14   8690s] Info: 48 io nets excluded
[09/08 13:49:14   8690s] Info: 377 clock nets excluded from IPO operation.
[09/08 13:49:14   8690s] End AAE Lib Interpolated Model. (MEM=3173.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:49:14   8690s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:24:50.9/1:22:04.5 (1.8), mem = 3173.8M
[09/08 13:49:14   8690s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.9
[09/08 13:49:14   8690s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 13:49:14   8690s] ### Creating PhyDesignMc. totSessionCpu=2:24:51 mem=3173.8M
[09/08 13:49:14   8690s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 13:49:14   8690s] OPERPROF: Starting DPlace-Init at level 1, MEM:3173.8M
[09/08 13:49:14   8690s] #spOpts: N=130 
[09/08 13:49:14   8690s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3173.8M
[09/08 13:49:14   8690s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:49:15   8691s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.079, REAL:0.080, MEM:3173.8M
[09/08 13:49:15   8691s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3173.8MB).
[09/08 13:49:15   8691s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.154, REAL:0.155, MEM:3173.8M
[09/08 13:49:15   8691s] TotalInstCnt at PhyDesignMc Initialization: 44,467
[09/08 13:49:15   8691s] ### Creating PhyDesignMc, finished. totSessionCpu=2:24:51 mem=3173.8M
[09/08 13:49:15   8691s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:49:15   8692s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:49:15   8692s] 
[09/08 13:49:15   8692s] Creating Lib Analyzer ...
[09/08 13:49:15   8692s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 13:49:15   8692s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 13:49:15   8692s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 13:49:15   8692s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 13:49:15   8692s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 13:49:15   8692s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 13:49:15   8692s] 
[09/08 13:49:15   8692s] {RT default_rc_corner 0 4 4 0}
[09/08 13:49:16   8692s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:24:52 mem=3175.8M
[09/08 13:49:16   8692s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:24:52 mem=3175.8M
[09/08 13:49:16   8692s] Creating Lib Analyzer, finished. 
[09/08 13:49:18   8694s] *info: 4 don't touch nets excluded
[09/08 13:49:18   8694s] *info: 48 io nets excluded
[09/08 13:49:18   8694s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 13:49:18   8694s] *info: 377 clock nets excluded
[09/08 13:49:18   8694s] *info: 2 special nets excluded.
[09/08 13:49:18   8694s] *info: 48 skip_routing nets excluded.
[09/08 13:49:18   8694s] *info: 32 multi-driver nets excluded.
[09/08 13:49:18   8694s] *info: 1357 no-driver nets excluded.
[09/08 13:49:21   8697s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.6
[09/08 13:49:21   8697s] PathGroup :  in2out  TargetSlack : 0 
[09/08 13:49:21   8697s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 13:49:21   8697s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 13:49:21   8697s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 13:49:21   8697s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 13:49:21   8697s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 13:49:21   8697s] ** GigaOpt Optimizer WNS Slack -3.544 TNS Slack -129.308 Density 62.00
[09/08 13:49:21   8697s] Optimizer TNS Opt
[09/08 13:49:21   8697s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.544 TNS -67.743; mem2reg* WNS 0.004 TNS 0.000; reg2mem* WNS 0.145 TNS 0.000; reg2reg* WNS -0.566 TNS -61.565; HEPG WNS -0.566 TNS -61.565; all paths WNS -3.544 TNS -129.308
[09/08 13:49:21   8697s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 13:49:21   8697s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 13:49:21   8697s] Active Path Group: reg2reg  
[09/08 13:49:21   8697s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:21   8697s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:49:21   8697s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:21   8697s] |  -0.566|   -3.544| -61.565| -129.308|    62.00%|   0:00:00.0| 3385.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:49:21   8697s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:49:22   8700s] |  -0.566|   -3.544| -59.551| -127.294|    62.00%|   0:00:01.0| 3714.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 13:49:22   8700s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_10__reg/D           |
[09/08 13:49:22   8700s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:28   8710s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC503_CTS_2 (sg13g2_buf_2)
[09/08 13:49:28   8710s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC504_CTS_14 (sg13g2_buf_2)
[09/08 13:49:28   8710s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC505_CTS_14 (sg13g2_buf_2)
[09/08 13:49:28   8710s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC506_CTS_14 (sg13g2_buf_2)
[09/08 13:49:28   8710s] skewClock sized 0 and inserted 4 insts
[09/08 13:49:28   8711s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:28   8711s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:49:28   8711s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:28   8711s] |  -0.566|   -3.544| -55.511| -123.254|    62.00%|   0:00:06.0| 3758.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:49:28   8711s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_2__reg/D                        |
[09/08 13:49:29   8712s] |  -0.566|   -3.544| -55.402| -123.145|    62.00%|   0:00:01.0| 3758.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_un |
[09/08 13:49:29   8712s] |        |         |        |         |          |            |        |            |         | it_i_ls_fsm_cs_0__reg/D                            |
[09/08 13:49:29   8712s] |  -0.566|   -3.544| -54.922| -122.665|    62.00%|   0:00:00.0| 3758.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_un |
[09/08 13:49:29   8712s] |        |         |        |         |          |            |        |            |         | it_i_ls_fsm_cs_0__reg/D                            |
[09/08 13:49:29   8714s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:32   8719s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:32   8719s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:49:32   8719s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:33   8719s] |  -0.566|   -3.544| -54.798| -122.541|    62.00%|   0:00:04.0| 3758.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:49:33   8719s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_308__reg/D                               |
[09/08 13:49:33   8720s] |  -0.566|   -3.544| -53.982| -121.725|    62.00%|   0:00:00.0| 3758.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:49:33   8720s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_312__reg/D                               |
[09/08 13:49:33   8722s] |  -0.566|   -3.544| -53.976| -121.719|    62.00%|   0:00:00.0| 3758.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:49:33   8722s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_312__reg/D                               |
[09/08 13:49:34   8723s] |  -0.566|   -3.544| -53.968| -121.711|    62.00%|   0:00:01.0| 3758.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:49:34   8723s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_413__reg/D                               |
[09/08 13:49:34   8724s] |  -0.566|   -3.544| -53.947| -121.690|    62.00%|   0:00:00.0| 3758.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:49:34   8724s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_742__reg/D                               |
[09/08 13:49:34   8725s] |  -0.566|   -3.544| -53.914| -121.657|    62.01%|   0:00:00.0| 3758.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 13:49:34   8725s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_196__reg/D                               |
[09/08 13:49:34   8726s] |  -0.566|   -3.544| -53.913| -121.656|    62.01%|   0:00:00.0| 3758.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 13:49:34   8726s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 13:49:34   8726s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:34   8726s] 
[09/08 13:49:34   8726s] *** Finish Core Optimize Step (cpu=0:00:28.5 real=0:00:13.0 mem=3758.2M) ***
[09/08 13:49:34   8726s] Active Path Group: in2out in2reg reg2out default 
[09/08 13:49:35   8726s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:35   8726s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 13:49:35   8726s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:35   8726s] |  -3.544|   -3.544| -67.743| -121.656|    62.01%|   0:00:01.0| 3758.2M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:49:35   8726s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:49:35   8726s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:49:35   8726s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:49:35   8726s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:49:35   8726s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:49:35   8726s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 13:49:35   8726s] Dumping Information for Job 4 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
 
[09/08 13:49:35   8726s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
[09/08 13:49:35   8726s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
[09/08 13:49:35   8726s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
[09/08 13:49:35   8726s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
[09/08 13:49:35   8726s] Dumping Information for Job 19 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
 
[09/08 13:49:35   8726s] Dumping Information for Job 20 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
 
[09/08 13:49:35   8727s] |  -3.544|   -3.544| -67.743| -121.657|    62.01%|   0:00:00.0| 3758.2M|func_view_wc|  reg2out| gpio13_io                                          |
[09/08 13:49:35   8727s] |  -3.544|   -3.544| -67.743| -121.657|    62.01%|   0:00:00.0| 3758.2M|func_view_wc|  reg2out| gpio31_io                                          |
[09/08 13:49:35   8727s] |  -3.544|   -3.544| -67.743| -121.656|    62.01%|   0:00:00.0| 3758.2M|func_view_wc|  reg2out| status_o                                           |
[09/08 13:49:35   8727s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 13:49:35   8727s] 
[09/08 13:49:35   8727s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=3758.2M) ***
[09/08 13:49:35   8727s] 
[09/08 13:49:35   8727s] *** Finished Optimize Step Cumulative (cpu=0:00:30.0 real=0:00:14.0 mem=3758.2M) ***
[09/08 13:49:35   8727s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.544 TNS -67.743; mem2reg* WNS 0.004 TNS 0.000; reg2mem* WNS 0.145 TNS 0.000; reg2reg* WNS -0.566 TNS -53.913; HEPG WNS -0.566 TNS -53.913; all paths WNS -3.544 TNS -121.656
[09/08 13:49:35   8727s] ** GigaOpt Optimizer WNS Slack -3.544 TNS Slack -121.656 Density 62.01
[09/08 13:49:35   8727s] Update Timing Windows (Threshold 0.038) ...
[09/08 13:49:35   8727s] Re Calculate Delays on 19 Nets
[09/08 13:49:35   8728s] 
[09/08 13:49:35   8728s] *** Finish Post Route Setup Fixing (cpu=0:00:31.0 real=0:00:15.0 mem=3758.2M) ***
[09/08 13:49:35   8728s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.6
[09/08 13:49:35   8728s] TotalInstCnt at PhyDesignMc Destruction: 44,472
[09/08 13:49:35   8728s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.9
[09/08 13:49:35   8728s] *** SetupOpt [finish] : cpu/real = 0:00:37.6/0:00:20.9 (1.8), totSession cpu/real = 2:25:28.5/1:22:25.4 (1.8), mem = 3548.7M
[09/08 13:49:35   8728s] 
[09/08 13:49:35   8728s] =============================================================================================
[09/08 13:49:35   8728s]  Step TAT Report for TnsOpt #3
[09/08 13:49:35   8728s] =============================================================================================
[09/08 13:49:35   8728s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:49:35   8728s] ---------------------------------------------------------------------------------------------
[09/08 13:49:35   8728s] [ SkewClock              ]      2   0:00:08.8  (  41.9 % )     0:00:09.3 /  0:00:15.8    1.7
[09/08 13:49:35   8728s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 13:49:35   8728s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 13:49:35   8728s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:49:35   8728s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 13:49:35   8728s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.7    1.3
[09/08 13:49:35   8728s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:49:35   8728s] [ TransformInit          ]      1   0:00:03.6  (  17.4 % )     0:00:04.0 /  0:00:04.0    1.0
[09/08 13:49:35   8728s] [ SpefRCNetCheck         ]      1   0:00:01.1  (   5.3 % )     0:00:01.1 /  0:00:01.1    1.0
[09/08 13:49:35   8728s] [ OptSingleIteration     ]     76   0:00:00.1  (   0.6 % )     0:00:03.4 /  0:00:11.8    3.4
[09/08 13:49:35   8728s] [ OptGetWeight           ]     76   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    0.9
[09/08 13:49:35   8728s] [ OptEval                ]     76   0:00:01.4  (   6.5 % )     0:00:01.4 /  0:00:07.6    5.6
[09/08 13:49:35   8728s] [ OptCommit              ]     76   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/08 13:49:35   8728s] [ IncrTimingUpdate       ]    116   0:00:00.8  (   3.9 % )     0:00:00.8 /  0:00:02.6    3.1
[09/08 13:49:35   8728s] [ PostCommitDelayCalc    ]     78   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.6
[09/08 13:49:35   8728s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.8
[09/08 13:49:35   8728s] [ SetupOptGetWorkingSet  ]    123   0:00:01.2  (   5.6 % )     0:00:01.2 /  0:00:02.5    2.2
[09/08 13:49:35   8728s] [ SetupOptGetActiveNode  ]    123   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 13:49:35   8728s] [ SetupOptSlackGraph     ]     76   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.4    4.1
[09/08 13:49:35   8728s] [ MISC                   ]          0:00:01.6  (   7.5 % )     0:00:01.6 /  0:00:03.1    2.0
[09/08 13:49:35   8728s] ---------------------------------------------------------------------------------------------
[09/08 13:49:35   8728s]  TnsOpt #3 TOTAL                    0:00:20.9  ( 100.0 % )     0:00:20.9 /  0:00:37.6    1.8
[09/08 13:49:35   8728s] ---------------------------------------------------------------------------------------------
[09/08 13:49:35   8728s] 
[09/08 13:49:35   8728s] Running refinePlace -preserveRouting true -hardFence false
[09/08 13:49:35   8728s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3548.7M
[09/08 13:49:35   8728s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3548.7M
[09/08 13:49:35   8728s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3548.7M
[09/08 13:49:35   8728s] #spOpts: N=130 
[09/08 13:49:35   8728s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3548.7M
[09/08 13:49:35   8728s] Info: 138 insts are soft-fixed.
[09/08 13:49:35   8728s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 13:49:35   8728s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.073, REAL:0.074, MEM:3548.7M
[09/08 13:49:35   8728s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3548.7MB).
[09/08 13:49:35   8728s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.129, REAL:0.130, MEM:3548.7M
[09/08 13:49:35   8728s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.129, REAL:0.130, MEM:3548.7M
[09/08 13:49:35   8728s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.7
[09/08 13:49:35   8728s] OPERPROF:   Starting RefinePlace at level 2, MEM:3548.7M
[09/08 13:49:35   8728s] *** Starting refinePlace (2:25:29 mem=3548.7M) ***
[09/08 13:49:35   8728s] Total net bbox length = 1.835e+06 (9.154e+05 9.193e+05) (ext = 3.889e+04)
[09/08 13:49:36   8728s] Info: 138 insts are soft-fixed.
[09/08 13:49:36   8728s] 
[09/08 13:49:36   8728s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:49:36   8728s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:49:36   8728s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3548.7M
[09/08 13:49:36   8728s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3548.7M
[09/08 13:49:36   8728s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3548.7M
[09/08 13:49:36   8728s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3548.7M
[09/08 13:49:36   8728s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3548.7M
[09/08 13:49:36   8728s] Starting refinePlace ...
[09/08 13:49:36   8728s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 13:49:36   8728s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3548.7MB) @(2:25:29 - 2:25:29).
[09/08 13:49:36   8728s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:49:36   8728s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 13:49:36   8729s] 
[09/08 13:49:36   8729s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 13:49:37   8730s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:49:37   8730s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=3548.7MB) @(2:25:29 - 2:25:31).
[09/08 13:49:37   8730s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 13:49:37   8730s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3548.7MB
[09/08 13:49:37   8730s] Statistics of distance of Instance movement in refine placement:
[09/08 13:49:37   8730s]   maximum (X+Y) =         0.00 um
[09/08 13:49:37   8730s]   mean    (X+Y) =         0.00 um
[09/08 13:49:37   8730s] Summary Report:
[09/08 13:49:37   8730s] Instances move: 0 (out of 44260 movable)
[09/08 13:49:37   8730s] Instances flipped: 0
[09/08 13:49:37   8730s] Mean displacement: 0.00 um
[09/08 13:49:37   8730s] Max displacement: 0.00 um 
[09/08 13:49:37   8730s] Total instances moved : 0
[09/08 13:49:37   8730s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.937, REAL:1.286, MEM:3548.7M
[09/08 13:49:37   8730s] Total net bbox length = 1.835e+06 (9.154e+05 9.193e+05) (ext = 3.889e+04)
[09/08 13:49:37   8730s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3548.7MB
[09/08 13:49:37   8730s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=3548.7MB) @(2:25:29 - 2:25:31).
[09/08 13:49:37   8730s] *** Finished refinePlace (2:25:31 mem=3548.7M) ***
[09/08 13:49:37   8730s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.7
[09/08 13:49:37   8730s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.098, REAL:1.448, MEM:3548.7M
[09/08 13:49:37   8730s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.498, REAL:1.630, MEM:3548.7M
[09/08 13:49:37   8730s] End: GigaOpt Optimization in TNS mode
[09/08 13:49:37   8731s]   Timing Snapshot: (REF)
[09/08 13:49:37   8731s]      Weighted WNS: -0.308
[09/08 13:49:37   8731s]       All  PG WNS: -3.544
[09/08 13:49:37   8731s]       High PG WNS: -0.566
[09/08 13:49:37   8731s]       All  PG TNS: -121.651
[09/08 13:49:37   8731s]       High PG TNS: -53.908
[09/08 13:49:37   8731s]    Category Slack: { [L, -3.544] [H, 0.004] [H, 0.145] [H, -0.566] }
[09/08 13:49:37   8731s] 
[09/08 13:49:37   8731s] Running postRoute recovery in preEcoRoute mode
[09/08 13:49:37   8731s] **optDesign ... cpu = 0:03:22, real = 0:01:32, mem = 2442.9M, totSessionCpu=2:25:31 **
[09/08 13:49:38   8732s]   DRV Snapshot: (TGT)
[09/08 13:49:38   8732s]          Tran DRV: 0 (41)
[09/08 13:49:38   8732s]           Cap DRV: 128 (167)
[09/08 13:49:38   8732s]        Fanout DRV: 3 (182)
[09/08 13:49:38   8732s]            Glitch: 0 (0)
[09/08 13:49:38   8732s] Checking DRV degradation...
[09/08 13:49:38   8732s] 
[09/08 13:49:38   8732s] Recovery Manager:
[09/08 13:49:38   8732s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 13:49:38   8732s]      Cap DRV degradation : 0 (128 -> 128, Margin 10) - Skip
[09/08 13:49:38   8732s]   Fanout DRV degradation : 0 (3 -> 3, Margin 10) - Skip
[09/08 13:49:38   8732s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 13:49:38   8732s] 
[09/08 13:49:38   8732s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 13:49:38   8732s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3173.27M, totSessionCpu=2:25:33).
[09/08 13:49:38   8732s] **optDesign ... cpu = 0:03:23, real = 0:01:33, mem = 2441.5M, totSessionCpu=2:25:33 **
[09/08 13:49:38   8732s] 
[09/08 13:49:39   8733s]   DRV Snapshot: (REF)
[09/08 13:49:39   8733s]          Tran DRV: 0 (41)
[09/08 13:49:39   8733s]           Cap DRV: 128 (167)
[09/08 13:49:39   8733s]        Fanout DRV: 3 (182)
[09/08 13:49:39   8733s]            Glitch: 0 (0)
[09/08 13:49:39   8733s] Skipping post route harden opt
[09/08 13:49:39   8733s] ### Creating LA Mngr. totSessionCpu=2:25:34 mem=3173.3M
[09/08 13:49:39   8733s] ### Creating LA Mngr, finished. totSessionCpu=2:25:34 mem=3173.3M
[09/08 13:49:39   8734s] Default Rule : ""
[09/08 13:49:39   8734s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 13:49:39   8734s] Worst Slack : -0.566 ns
[09/08 13:49:39   8734s] 
[09/08 13:49:39   8734s] Start Layer Assignment ...
[09/08 13:49:39   8734s] WNS(-0.566ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 13:49:39   8734s] 
[09/08 13:49:39   8734s] Select 649 cadidates out of 51320.
[09/08 13:49:39   8734s] Total Assign Layers on 0 Nets (cpu 0:00:00.8).
[09/08 13:49:39   8734s] GigaOpt: setting up router preferences
[09/08 13:49:40   8734s] GigaOpt: 5 nets assigned router directives
[09/08 13:49:40   8734s] 
[09/08 13:49:40   8734s] Start Assign Priority Nets ...
[09/08 13:49:40   8734s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 13:49:40   8734s] Existing Priority Nets 0 (0.0%)
[09/08 13:49:40   8734s] Total Assign Priority Nets 1528 (3.0%)
[09/08 13:49:40   8735s] ### Creating LA Mngr. totSessionCpu=2:25:35 mem=3173.3M
[09/08 13:49:40   8735s] ### Creating LA Mngr, finished. totSessionCpu=2:25:35 mem=3173.3M
[09/08 13:49:40   8735s] Default Rule : ""
[09/08 13:49:40   8735s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 13:49:40   8735s] Worst Slack : -3.544 ns
[09/08 13:49:40   8735s] 
[09/08 13:49:40   8735s] Start Layer Assignment ...
[09/08 13:49:40   8735s] WNS(-3.544ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 13:49:40   8735s] 
[09/08 13:49:40   8735s] Select 766 cadidates out of 51320.
[09/08 13:49:41   8736s] Total Assign Layers on 0 Nets (cpu 0:00:01.0).
[09/08 13:49:41   8736s] GigaOpt: setting up router preferences
[09/08 13:49:41   8736s] GigaOpt: 0 nets assigned router directives
[09/08 13:49:41   8736s] 
[09/08 13:49:41   8736s] Start Assign Priority Nets ...
[09/08 13:49:41   8736s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 13:49:41   8736s] Existing Priority Nets 0 (0.0%)
[09/08 13:49:41   8736s] Total Assign Priority Nets 1528 (3.0%)
[09/08 13:49:41   8736s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3212.3M
[09/08 13:49:41   8736s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.072, MEM:3212.3M
[09/08 13:49:42   8738s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.544  | -0.566  |  1.670  | -3.544  |   N/A   |  6.811  |  0.004  |  0.145  |
|           TNS (ns):|-121.652 | -53.909 |  0.000  | -67.743 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   393   |   358   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.146   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.012%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:29, real = 0:01:37, mem = 2383.3M, totSessionCpu=2:25:38 **
[09/08 13:49:42   8738s] -routeWithEco false                       # bool, default=false
[09/08 13:49:42   8738s] -routeWithEco true                        # bool, default=false, user setting
[09/08 13:49:42   8738s] -routeSelectedNetOnly false               # bool, default=false
[09/08 13:49:42   8738s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 13:49:42   8738s] -routeWithTimingDriven false              # bool, default=false
[09/08 13:49:42   8738s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 13:49:42   8738s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/08 13:49:42   8738s] Existing Dirty Nets : 80
[09/08 13:49:42   8738s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/08 13:49:42   8738s] Reset Dirty Nets : 80
[09/08 13:49:42   8738s] 
[09/08 13:49:42   8738s] globalDetailRoute
[09/08 13:49:42   8738s] 
[09/08 13:49:42   8738s] ### Time Record (globalDetailRoute) is installed.
[09/08 13:49:42   8738s] #Start globalDetailRoute on Mon Sep  8 13:49:42 2025
[09/08 13:49:42   8738s] #
[09/08 13:49:42   8738s] ### Time Record (Pre Callback) is installed.
[09/08 13:49:42   8738s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3188.855M)
[09/08 13:49:42   8738s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 3188.855M)
[09/08 13:49:42   8738s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 90179 access done (mem: 3188.855M)
[09/08 13:49:42   8738s] ### Time Record (Pre Callback) is uninstalled.
[09/08 13:49:42   8738s] ### Time Record (DB Import) is installed.
[09/08 13:49:42   8738s] ### Time Record (Timing Data Generation) is installed.
[09/08 13:49:42   8738s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 13:49:43   8738s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 13:49:43   8738s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 13:49:43   8738s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 13:49:43   8738s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:49:43   8739s] ### Net info: total nets: 51320
[09/08 13:49:43   8739s] ### Net info: dirty nets: 0
[09/08 13:49:43   8739s] ### Net info: marked as disconnected nets: 0
[09/08 13:49:43   8740s] #num needed restored net=48
[09/08 13:49:43   8740s] #need_extraction net=48 (total=51320)
[09/08 13:49:43   8740s] ### Net info: fully routed nets: 45080
[09/08 13:49:43   8740s] ### Net info: trivial (< 2 pins) nets: 6234
[09/08 13:49:43   8740s] ### Net info: unrouted nets: 6
[09/08 13:49:43   8740s] ### Net info: re-extraction nets: 0
[09/08 13:49:43   8740s] ### Net info: ignored nets: 0
[09/08 13:49:43   8740s] ### Net info: skip routing nets: 48
[09/08 13:49:43   8740s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:49:43   8740s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:49:43   8740s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:49:43   8740s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:49:43   8740s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:49:43   8740s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/08 13:49:43   8741s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 13:49:43   8741s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:49:43   8741s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 13:49:44   8741s] #Processed 93 dirty instances, 97 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/08 13:49:44   8741s] #(72 insts marked dirty, reset pre-exisiting dirty flag on 73 insts, 154 nets marked need extraction)
[09/08 13:49:44   8741s] ### import design signature (382): route=1327528366 flt_obj=0 vio=1613637523 swire=282492057 shield_wire=1 net_attr=1278189005 dirty_area=540504901, del_dirty_area=0 cell=1297058440 placement=487338494 pin_access=1341894652
[09/08 13:49:44   8741s] ### Time Record (DB Import) is uninstalled.
[09/08 13:49:44   8741s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 13:49:44   8741s] #RTESIG:78da85d14d4f0321100660cffe8a09ed614d6c9de1633fae265ed534ea955061b5710503
[09/08 13:49:44   8741s] #       eca1ff5e52e3ad5b3891cc9361e665b57e7bd801e3b825dcfc204a4df0b8e3e54262835c
[09/08 13:49:44   8741s] #       c83b8eba945eefd9f56afdf4fc42bc07dae2e940334ec1e45b98938b905cce07ff71f3e7
[09/08 13:49:44   8741s] #       d4a080993907064dcab114ceb2b6b4fb67d9456fe2f1ac23a1148c664a0e9a7d08d302ea
[09/08 13:49:44   8741s] #       b08e241775a40881a5af2309d4a3d5e95d7f5aaded2158a7f9e59548a9ae245a4383280f
[09/08 13:49:44   8741s] #       64e3ad89b658e7e7ef252981f9e05d457590e37c71a9b6e555d321d54d8b7553e661a798
[09/08 13:49:44   8741s] #       2b41f452559bf54ad6bfac576dbdd140c01607bafa05d546ecf5
[09/08 13:49:44   8741s] #
[09/08 13:49:44   8741s] #Skip comparing routing design signature in db-snapshot flow
[09/08 13:49:44   8742s] ### Time Record (Data Preparation) is installed.
[09/08 13:49:44   8742s] #RTESIG:78da8dd14d4f0321100660cffe8a09eda126b6cef0b11f5713af6a1af54a50586d5cc100
[09/08 13:49:44   8742s] #       7be8bf97acf1d62d72229927c33bc36afd72b707c67147b8fd46949ae07ecfcb85c416b9
[09/08 13:49:44   8742s] #       90371c75293ddfb2cbd5fae1f1897807b4c3f9c0661883c9d730251721b99c0ffefdead7
[09/08 13:49:44   8742s] #       a95e0133530e0c3629c75238c99ad2ee8f6517bd89c7938e845230983139d8bc86302ea0
[09/08 13:49:44   8742s] #       16eb487251478a1058fa3c92403d589ddef487d5da1e82759a9f1f89946acb466ba817e5
[09/08 13:49:44   8742s] #       816cbc35d116ebfcf4b52425301fbcaba816729cce0e352f7b1ebd12ae6978b5598b5437
[09/08 13:49:44   8742s] #       0dd64d09feaf509d54d5669d92f5bfed54536fd413b0c540173fd1b8f9aa
[09/08 13:49:44   8742s] #
[09/08 13:49:44   8742s] ### Time Record (Data Preparation) is uninstalled.
[09/08 13:49:44   8742s] #Using multithreading with 8 threads.
[09/08 13:49:44   8742s] ### Time Record (Data Preparation) is installed.
[09/08 13:49:44   8742s] #Start routing data preparation on Mon Sep  8 13:49:44 2025
[09/08 13:49:44   8742s] #
[09/08 13:49:44   8742s] #Minimum voltage of a net in the design = 0.000.
[09/08 13:49:44   8742s] #Maximum voltage of a net in the design = 1.320.
[09/08 13:49:44   8742s] #Voltage range [0.000 - 1.320] has 51318 nets.
[09/08 13:49:44   8742s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 13:49:44   8742s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 13:49:44   8742s] ### Time Record (Cell Pin Access) is installed.
[09/08 13:49:44   8743s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 13:49:46   8744s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 13:49:46   8744s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 13:49:46   8744s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 13:49:46   8744s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 13:49:46   8744s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 13:49:46   8744s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 13:49:46   8744s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 13:49:46   8744s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 13:49:46   8744s] #Monitoring time of adding inner blkg by smac
[09/08 13:49:46   8744s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2326.88 (MB), peak = 4324.43 (MB)
[09/08 13:49:47   8745s] #Regenerating Ggrids automatically.
[09/08 13:49:47   8745s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/08 13:49:47   8745s] #Using automatically generated G-grids.
[09/08 13:49:47   8745s] #Done routing data preparation.
[09/08 13:49:47   8745s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2525.07 (MB), peak = 4324.43 (MB)
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 932.1850 1075.8850 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN18720_i_ibex_alu_operand_a_ex_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 1232.7550 743.1950 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN9722_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 1227.9550 743.1950 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN9722_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 883.3350 1154.9250 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN12113_2214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 605.6100 897.6000 ) on Metal1 for NET i_croc_soc/i_croc/i_dm_top_i_dm_top/FE_OFN2823_3356. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1237.4350 743.2750 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN18634_FE_OFN12494. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 1234.4450 742.9550 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN18634_FE_OFN12494. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1216.8050 731.4050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN18634_FE_OFN12494. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1183.2200 1018.9450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN5932_0479. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 1172.6750 837.3550 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_RN_9527_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 955.6850 920.6600 ) on Metal1 for NET i_croc_soc/i_croc/core_data_obi_req_68_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 882.3900 1154.6400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN3010_2214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 478.5050 1060.5400 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_PSN511_0653. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1066.7550 879.1050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN1161_3748. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1236.4750 739.2200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN9695_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1235.3200 739.2050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN9696_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1242.8700 887.0350 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN725_i_ibex_id_stage_i_controller_i_instr_i_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 1120.8650 1034.1300 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/_1554_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 845.3600 920.5650 ) on Metal1 for NET i_croc_soc/i_croc/FE_RN_80. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1152.9200 1185.2550 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_RN_2302_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 13:49:47   8745s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[09/08 13:49:47   8745s] #To increase the message display limit, refer to the product command reference manual.
[09/08 13:49:47   8746s] #
[09/08 13:49:47   8746s] #Connectivity extraction summary:
[09/08 13:49:47   8746s] #146 routed nets are extracted.
[09/08 13:49:47   8746s] #    134 (0.26%) extracted nets are partially routed.
[09/08 13:49:47   8746s] #44934 routed net(s) are imported.
[09/08 13:49:47   8746s] #6 (0.01%) nets are without wires.
[09/08 13:49:47   8746s] #6234 nets are fixed|skipped|trivial (not extracted).
[09/08 13:49:47   8746s] #Total number of nets = 51320.
[09/08 13:49:47   8746s] #
[09/08 13:49:47   8746s] #Start instance access analysis using 8 threads...
[09/08 13:49:47   8746s] ### Time Record (Instance Pin Access) is installed.
[09/08 13:49:48   8746s] #0 instance pins are hard to access
[09/08 13:49:48   8746s] #Instance access analysis statistics:
[09/08 13:49:48   8746s] #Cpu time = 00:00:01
[09/08 13:49:48   8746s] #Elapsed time = 00:00:01
[09/08 13:49:48   8746s] #Increased memory = 4.57 (MB)
[09/08 13:49:48   8746s] #Total memory = 2529.86 (MB)
[09/08 13:49:48   8746s] #Peak memory = 4324.43 (MB)
[09/08 13:49:48   8746s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 13:49:48   8747s] #Found 0 nets for post-route si or timing fixing.
[09/08 13:49:48   8747s] #
[09/08 13:49:48   8747s] #Finished routing data preparation on Mon Sep  8 13:49:48 2025
[09/08 13:49:48   8747s] #
[09/08 13:49:48   8747s] #Cpu time = 00:00:05
[09/08 13:49:48   8747s] #Elapsed time = 00:00:04
[09/08 13:49:48   8747s] #Increased memory = 209.79 (MB)
[09/08 13:49:48   8747s] #Total memory = 2529.86 (MB)
[09/08 13:49:48   8747s] #Peak memory = 4324.43 (MB)
[09/08 13:49:48   8747s] #
[09/08 13:49:48   8747s] ### Time Record (Data Preparation) is uninstalled.
[09/08 13:49:48   8747s] ### Time Record (Global Routing) is installed.
[09/08 13:49:48   8747s] #
[09/08 13:49:48   8747s] #Start global routing on Mon Sep  8 13:49:48 2025
[09/08 13:49:48   8747s] #
[09/08 13:49:48   8747s] #
[09/08 13:49:48   8747s] #Start global routing initialization on Mon Sep  8 13:49:48 2025
[09/08 13:49:48   8747s] #
[09/08 13:49:48   8747s] #Number of eco nets is 138
[09/08 13:49:48   8747s] #
[09/08 13:49:48   8747s] #Start global routing data preparation on Mon Sep  8 13:49:48 2025
[09/08 13:49:48   8747s] #
[09/08 13:49:49   8747s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  8 13:49:49 2025 with memory = 2529.86 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8747s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:49   8747s] #Start routing resource analysis on Mon Sep  8 13:49:49 2025
[09/08 13:49:49   8747s] #
[09/08 13:49:49   8747s] ### init_is_bin_blocked starts on Mon Sep  8 13:49:49 2025 with memory = 2529.86 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8747s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:49:49   8747s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  8 13:49:49 2025 with memory = 2532.40 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:2.5 GB, peak:4.2 GB --6.52 [8]--
[09/08 13:49:49   8749s] ### adjust_flow_cap starts on Mon Sep  8 13:49:49 2025 with memory = 2538.30 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.73 [8]--
[09/08 13:49:49   8749s] ### adjust_partial_route_blockage starts on Mon Sep  8 13:49:49 2025 with memory = 2538.92 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:49:49   8749s] ### set_via_blocked starts on Mon Sep  8 13:49:49 2025 with memory = 2538.92 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.84 [8]--
[09/08 13:49:49   8749s] ### copy_flow starts on Mon Sep  8 13:49:49 2025 with memory = 2538.91 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --2.09 [8]--
[09/08 13:49:49   8749s] #Routing resource analysis is done on Mon Sep  8 13:49:49 2025
[09/08 13:49:49   8749s] #
[09/08 13:49:49   8749s] ### report_flow_cap starts on Mon Sep  8 13:49:49 2025 with memory = 2533.74 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] #  Resource Analysis:
[09/08 13:49:49   8749s] #
[09/08 13:49:49   8749s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/08 13:49:49   8749s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/08 13:49:49   8749s] #  --------------------------------------------------------------
[09/08 13:49:49   8749s] #  Metal1         V        2501        1332       47961    65.19%
[09/08 13:49:49   8749s] #  Metal2         H        2854        1527       47961    33.22%
[09/08 13:49:49   8749s] #  Metal3         V        2499        1334       47961    33.04%
[09/08 13:49:49   8749s] #  Metal4         H        3104        1277       47961    33.34%
[09/08 13:49:49   8749s] #  --------------------------------------------------------------
[09/08 13:49:49   8749s] #  Total                  10959      33.38%      191844    41.20%
[09/08 13:49:49   8749s] #
[09/08 13:49:49   8749s] #  402 nets (0.78%) with 1 preferred extra spacing.
[09/08 13:49:49   8749s] #
[09/08 13:49:49   8749s] #
[09/08 13:49:49   8749s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.07 [8]--
[09/08 13:49:49   8749s] ### analyze_m2_tracks starts on Mon Sep  8 13:49:49 2025 with memory = 2533.63 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:49:49   8749s] ### report_initial_resource starts on Mon Sep  8 13:49:49 2025 with memory = 2533.63 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:49:49   8749s] ### mark_pg_pins_accessibility starts on Mon Sep  8 13:49:49 2025 with memory = 2533.63 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:49   8749s] ### set_net_region starts on Mon Sep  8 13:49:49 2025 with memory = 2533.63 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:49   8749s] #
[09/08 13:49:49   8749s] #Global routing data preparation is done on Mon Sep  8 13:49:49 2025
[09/08 13:49:49   8749s] #
[09/08 13:49:49   8749s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2533.63 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] #
[09/08 13:49:49   8749s] ### prepare_level starts on Mon Sep  8 13:49:49 2025 with memory = 2533.63 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### init level 1 starts on Mon Sep  8 13:49:49 2025 with memory = 2533.63 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:49   8749s] ### Level 1 hgrid = 219 X 219
[09/08 13:49:49   8749s] ### init level 2 starts on Mon Sep  8 13:49:49 2025 with memory = 2533.63 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.79 [8]--
[09/08 13:49:49   8749s] ### Level 2 hgrid = 55 X 55
[09/08 13:49:49   8749s] ### prepare_level_flow starts on Mon Sep  8 13:49:49 2025 with memory = 2534.32 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:49:49   8749s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.36 [8]--
[09/08 13:49:49   8749s] #
[09/08 13:49:49   8749s] #Global routing initialization is done on Mon Sep  8 13:49:49 2025
[09/08 13:49:49   8749s] #
[09/08 13:49:49   8749s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2534.32 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8749s] #
[09/08 13:49:49   8750s] #start global routing iteration 1...
[09/08 13:49:49   8750s] ### init_flow_edge starts on Mon Sep  8 13:49:49 2025 with memory = 2534.32 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8750s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.61 [8]--
[09/08 13:49:49   8750s] ### Uniform Hboxes (6x6)
[09/08 13:49:49   8750s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 13:49:49   8750s] ### measure_qor starts on Mon Sep  8 13:49:49 2025 with memory = 2536.81 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8750s] ### measure_congestion starts on Mon Sep  8 13:49:49 2025 with memory = 2536.81 (MB), peak = 4324.43 (MB)
[09/08 13:49:49   8750s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:49   8750s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --6.36 [8]--
[09/08 13:49:50   8750s] ### Uniform Hboxes (6x6)
[09/08 13:49:50   8750s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 13:49:50   8750s] ### measure_qor starts on Mon Sep  8 13:49:50 2025 with memory = 2536.81 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8750s] ### measure_congestion starts on Mon Sep  8 13:49:50 2025 with memory = 2536.81 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8750s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:50   8750s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --6.26 [8]--
[09/08 13:49:50   8751s] ### Uniform Hboxes (6x6)
[09/08 13:49:50   8751s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 13:49:50   8751s] ### measure_qor starts on Mon Sep  8 13:49:50 2025 with memory = 2536.81 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8751s] ### measure_congestion starts on Mon Sep  8 13:49:50 2025 with memory = 2536.81 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8751s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:50   8751s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --6.63 [8]--
[09/08 13:49:50   8751s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2536.12 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8751s] #
[09/08 13:49:50   8751s] #start global routing iteration 2...
[09/08 13:49:50   8751s] ### init_flow_edge starts on Mon Sep  8 13:49:50 2025 with memory = 2536.12 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8751s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.81 [8]--
[09/08 13:49:50   8751s] ### routing at level 2 (topmost level) iter 0
[09/08 13:49:50   8751s] ### measure_qor starts on Mon Sep  8 13:49:50 2025 with memory = 2536.35 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8751s] ### measure_congestion starts on Mon Sep  8 13:49:50 2025 with memory = 2536.35 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8751s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:49:50   8751s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --7.04 [8]--
[09/08 13:49:50   8751s] ### routing at level 2 (topmost level) iter 1
[09/08 13:49:50   8751s] ### measure_qor starts on Mon Sep  8 13:49:50 2025 with memory = 2536.35 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8751s] ### measure_congestion starts on Mon Sep  8 13:49:50 2025 with memory = 2536.35 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8751s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:49:50   8752s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --7.09 [8]--
[09/08 13:49:50   8752s] ### routing at level 2 (topmost level) iter 2
[09/08 13:49:50   8752s] ### measure_qor starts on Mon Sep  8 13:49:50 2025 with memory = 2536.35 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8752s] ### measure_congestion starts on Mon Sep  8 13:49:50 2025 with memory = 2536.35 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8752s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.98 [8]--
[09/08 13:49:50   8752s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --7.17 [8]--
[09/08 13:49:50   8752s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2536.35 (MB), peak = 4324.43 (MB)
[09/08 13:49:50   8752s] #
[09/08 13:49:51   8752s] #start global routing iteration 3...
[09/08 13:49:51   8752s] ### Uniform Hboxes (6x6)
[09/08 13:49:51   8752s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 13:49:51   8753s] ### measure_qor starts on Mon Sep  8 13:49:51 2025 with memory = 2547.66 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8753s] ### measure_congestion starts on Mon Sep  8 13:49:51 2025 with memory = 2547.66 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8753s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:51   8753s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --6.53 [8]--
[09/08 13:49:51   8753s] ### measure_congestion starts on Mon Sep  8 13:49:51 2025 with memory = 2547.66 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8753s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:51   8753s] ### Uniform Hboxes (6x6)
[09/08 13:49:51   8753s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 13:49:51   8753s] ### measure_qor starts on Mon Sep  8 13:49:51 2025 with memory = 2547.88 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8753s] ### measure_congestion starts on Mon Sep  8 13:49:51 2025 with memory = 2547.88 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8753s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:51   8753s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --6.44 [8]--
[09/08 13:49:51   8753s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2541.79 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8753s] #
[09/08 13:49:51   8753s] ### route_end starts on Mon Sep  8 13:49:51 2025 with memory = 2541.79 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] #
[09/08 13:49:51   8754s] #Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
[09/08 13:49:51   8754s] #Total number of routable nets = 45086.
[09/08 13:49:51   8754s] #Total number of nets in the design = 51320.
[09/08 13:49:51   8754s] #
[09/08 13:49:51   8754s] #144 routable nets have only global wires.
[09/08 13:49:51   8754s] #44942 routable nets have only detail routed wires.
[09/08 13:49:51   8754s] #28 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 13:49:51   8754s] #753 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 13:49:51   8754s] #
[09/08 13:49:51   8754s] #Routed nets constraints summary:
[09/08 13:49:51   8754s] #----------------------------------------------------------------------------
[09/08 13:49:51   8754s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/08 13:49:51   8754s] #----------------------------------------------------------------------------
[09/08 13:49:51   8754s] #      Default                 18            0              0             116  
[09/08 13:49:51   8754s] #     ndr_3w3s                  0            9              9               0  
[09/08 13:49:51   8754s] #     ndr_2w2s                  0            1              1               0  
[09/08 13:49:51   8754s] #----------------------------------------------------------------------------
[09/08 13:49:51   8754s] #        Total                 18           10             10             116  
[09/08 13:49:51   8754s] #----------------------------------------------------------------------------
[09/08 13:49:51   8754s] #
[09/08 13:49:51   8754s] #Routing constraints summary of the whole design:
[09/08 13:49:51   8754s] #----------------------------------------------------------------------------
[09/08 13:49:51   8754s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/08 13:49:51   8754s] #----------------------------------------------------------------------------
[09/08 13:49:51   8754s] #      Default                402            0              0           44305  
[09/08 13:49:51   8754s] #     ndr_3w3s                  0          196            196               0  
[09/08 13:49:51   8754s] #     ndr_2w2s                  0          183            183               0  
[09/08 13:49:51   8754s] #----------------------------------------------------------------------------
[09/08 13:49:51   8754s] #        Total                402          379            379           44305  
[09/08 13:49:51   8754s] #----------------------------------------------------------------------------
[09/08 13:49:51   8754s] #
[09/08 13:49:51   8754s] ### cal_base_flow starts on Mon Sep  8 13:49:51 2025 with memory = 2541.79 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] ### init_flow_edge starts on Mon Sep  8 13:49:51 2025 with memory = 2541.79 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.56 [8]--
[09/08 13:49:51   8754s] ### cal_flow starts on Mon Sep  8 13:49:51 2025 with memory = 2541.67 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:51   8754s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.13 [8]--
[09/08 13:49:51   8754s] ### report_overcon starts on Mon Sep  8 13:49:51 2025 with memory = 2541.67 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] #
[09/08 13:49:51   8754s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/08 13:49:51   8754s] #
[09/08 13:49:51   8754s] #                 OverCon       OverCon       OverCon       OverCon          
[09/08 13:49:51   8754s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[09/08 13:49:51   8754s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[09/08 13:49:51   8754s] #  ----------------------------------------------------------------------------------------
[09/08 13:49:51   8754s] #  Metal2       17(0.05%)      4(0.01%)      5(0.02%)      2(0.01%)   (0.09%)     0.45  
[09/08 13:49:51   8754s] #  Metal3        9(0.03%)      3(0.01%)      6(0.02%)      1(0.00%)   (0.06%)     0.46  
[09/08 13:49:51   8754s] #  Metal4        0(0.00%)      0(0.00%)      2(0.01%)      0(0.00%)   (0.01%)     0.29  
[09/08 13:49:51   8754s] #  ----------------------------------------------------------------------------------------
[09/08 13:49:51   8754s] #     Total     26(0.03%)      7(0.01%)     13(0.01%)      3(0.00%)   (0.05%)
[09/08 13:49:51   8754s] #
[09/08 13:49:51   8754s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[09/08 13:49:51   8754s] #  Overflow after GR: 0.03% H + 0.02% V
[09/08 13:49:51   8754s] #
[09/08 13:49:51   8754s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:51   8754s] ### cal_base_flow starts on Mon Sep  8 13:49:51 2025 with memory = 2541.67 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] ### init_flow_edge starts on Mon Sep  8 13:49:51 2025 with memory = 2541.67 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.55 [8]--
[09/08 13:49:51   8754s] ### cal_flow starts on Mon Sep  8 13:49:51 2025 with memory = 2541.66 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:51   8754s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.12 [8]--
[09/08 13:49:51   8754s] ### export_cong_map starts on Mon Sep  8 13:49:51 2025 with memory = 2541.66 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] ### PDZT_Export::export_cong_map starts on Mon Sep  8 13:49:51 2025 with memory = 2541.80 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.01 [8]--
[09/08 13:49:51   8754s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.77 [8]--
[09/08 13:49:51   8754s] ### import_cong_map starts on Mon Sep  8 13:49:51 2025 with memory = 2541.80 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:49:51   8754s] ### update starts on Mon Sep  8 13:49:51 2025 with memory = 2541.80 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] #Complete Global Routing.
[09/08 13:49:51   8754s] #Total number of nets with non-default rule or having extra spacing = 781
[09/08 13:49:51   8754s] #Total wire length = 2343645 um.
[09/08 13:49:51   8754s] #Total half perimeter of net bounding box = 1938770 um.
[09/08 13:49:51   8754s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 13:49:51   8754s] #Total wire length on LAYER Metal2 = 655015 um.
[09/08 13:49:51   8754s] #Total wire length on LAYER Metal3 = 932850 um.
[09/08 13:49:51   8754s] #Total wire length on LAYER Metal4 = 755780 um.
[09/08 13:49:51   8754s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:49:51   8754s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:49:51   8754s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:49:51   8754s] #Total number of vias = 286910
[09/08 13:49:51   8754s] #Up-Via Summary (total 286910):
[09/08 13:49:51   8754s] #           
[09/08 13:49:51   8754s] #-----------------------
[09/08 13:49:51   8754s] # Metal1         141695
[09/08 13:49:51   8754s] # Metal2         104317
[09/08 13:49:51   8754s] # Metal3          40898
[09/08 13:49:51   8754s] #-----------------------
[09/08 13:49:51   8754s] #                286910 
[09/08 13:49:51   8754s] #
[09/08 13:49:51   8754s] #Total number of involved priority nets 10
[09/08 13:49:51   8754s] #Maximum src to sink distance for priority net 90.0
[09/08 13:49:51   8754s] #Average of max src_to_sink distance for priority net 31.5
[09/08 13:49:51   8754s] #Average of ave src_to_sink distance for priority net 27.8
[09/08 13:49:51   8754s] ### update cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --3.48 [8]--
[09/08 13:49:51   8754s] ### report_overcon starts on Mon Sep  8 13:49:51 2025 with memory = 2545.52 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.00 [8]--
[09/08 13:49:51   8754s] ### report_overcon starts on Mon Sep  8 13:49:51 2025 with memory = 2545.52 (MB), peak = 4324.43 (MB)
[09/08 13:49:51   8754s] #Max overcon = 4 tracks.
[09/08 13:49:51   8754s] #Total overcon = 0.06%.
[09/08 13:49:51   8754s] #Worst layer Gcell overcon rate = 0.07%.
[09/08 13:49:51   8754s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --0.99 [8]--
[09/08 13:49:52   8754s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.5 GB, peak:4.2 GB --1.44 [8]--
[09/08 13:49:52   8754s] ### global_route design signature (385): route=1102740636 net_attr=1746138018
[09/08 13:49:52   8755s] #
[09/08 13:49:52   8755s] #Global routing statistics:
[09/08 13:49:52   8755s] #Cpu time = 00:00:08
[09/08 13:49:52   8755s] #Elapsed time = 00:00:03
[09/08 13:49:52   8755s] #Increased memory = 11.38 (MB)
[09/08 13:49:52   8755s] #Total memory = 2541.23 (MB)
[09/08 13:49:52   8755s] #Peak memory = 4324.43 (MB)
[09/08 13:49:52   8755s] #
[09/08 13:49:52   8755s] #Finished global routing on Mon Sep  8 13:49:52 2025
[09/08 13:49:52   8755s] #
[09/08 13:49:52   8755s] #
[09/08 13:49:52   8755s] ### Time Record (Global Routing) is uninstalled.
[09/08 13:49:52   8755s] ### Time Record (Data Preparation) is installed.
[09/08 13:49:52   8755s] ### Time Record (Data Preparation) is uninstalled.
[09/08 13:49:52   8756s] ### track-assign external-init starts on Mon Sep  8 13:49:52 2025 with memory = 2538.89 (MB), peak = 4324.43 (MB)
[09/08 13:49:52   8756s] ### Time Record (Track Assignment) is installed.
[09/08 13:49:53   8756s] ### Time Record (Track Assignment) is uninstalled.
[09/08 13:49:53   8756s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.31 [8]--
[09/08 13:49:53   8756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2538.89 (MB), peak = 4324.43 (MB)
[09/08 13:49:53   8756s] ### track-assign engine-init starts on Mon Sep  8 13:49:53 2025 with memory = 2538.89 (MB), peak = 4324.43 (MB)
[09/08 13:49:53   8756s] ### Time Record (Track Assignment) is installed.
[09/08 13:49:53   8756s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:4.2 GB --1.12 [8]--
[09/08 13:49:53   8756s] ### track-assign core-engine starts on Mon Sep  8 13:49:53 2025 with memory = 2538.89 (MB), peak = 4324.43 (MB)
[09/08 13:49:53   8756s] #Start Track Assignment.
[09/08 13:49:55   8759s] #Done with 30 horizontal wires in 7 hboxes and 27 vertical wires in 7 hboxes.
[09/08 13:49:56   8761s] #Done with 3 horizontal wires in 7 hboxes and 2 vertical wires in 7 hboxes.
[09/08 13:49:57   8762s] #Complete Track Assignment.
[09/08 13:49:57   8762s] #Total number of nets with non-default rule or having extra spacing = 781
[09/08 13:49:57   8762s] #Total wire length = 2343869 um.
[09/08 13:49:57   8762s] #Total half perimeter of net bounding box = 1938770 um.
[09/08 13:49:57   8762s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 13:49:57   8762s] #Total wire length on LAYER Metal2 = 655143 um.
[09/08 13:49:57   8762s] #Total wire length on LAYER Metal3 = 932898 um.
[09/08 13:49:57   8762s] #Total wire length on LAYER Metal4 = 755828 um.
[09/08 13:49:57   8762s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:49:57   8762s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:49:57   8762s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:49:57   8762s] #Total number of vias = 286910
[09/08 13:49:57   8762s] #Up-Via Summary (total 286910):
[09/08 13:49:57   8762s] #           
[09/08 13:49:57   8762s] #-----------------------
[09/08 13:49:57   8762s] # Metal1         141695
[09/08 13:49:57   8762s] # Metal2         104317
[09/08 13:49:57   8762s] # Metal3          40898
[09/08 13:49:57   8762s] #-----------------------
[09/08 13:49:57   8762s] #                286910 
[09/08 13:49:57   8762s] #
[09/08 13:49:57   8762s] ### track_assign design signature (388): route=2083134544
[09/08 13:49:57   8762s] ### track-assign core-engine cpu:00:00:06, real:00:00:04, mem:2.6 GB, peak:4.2 GB --1.57 [8]--
[09/08 13:49:57   8762s] ### Time Record (Track Assignment) is uninstalled.
[09/08 13:49:57   8763s] #cpu time = 00:00:07, elapsed time = 00:00:05, memory = 2538.04 (MB), peak = 4324.43 (MB)
[09/08 13:49:57   8763s] #
[09/08 13:49:57   8763s] #number of short segments in preferred routing layers
[09/08 13:49:57   8763s] #	Metal3    Metal4    Total 
[09/08 13:49:57   8763s] #	5         1         6         
[09/08 13:49:57   8763s] #
[09/08 13:49:58   8764s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 13:49:58   8764s] #Cpu time = 00:00:22
[09/08 13:49:58   8764s] #Elapsed time = 00:00:14
[09/08 13:49:58   8764s] #Increased memory = 218.84 (MB)
[09/08 13:49:58   8764s] #Total memory = 2538.91 (MB)
[09/08 13:49:58   8764s] #Peak memory = 4324.43 (MB)
[09/08 13:49:58   8764s] #Using multithreading with 8 threads.
[09/08 13:49:58   8764s] ### Time Record (Detail Routing) is installed.
[09/08 13:49:59   8765s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 13:50:05   8771s] #
[09/08 13:50:05   8771s] #Start Detail Routing..
[09/08 13:50:05   8771s] #start initial detail routing ...
[09/08 13:50:05   8772s] ### Design has 0 dirty nets, 416 dirty-areas)
[09/08 13:50:08   8786s] # ECO: 1.3% of the total area was rechecked for DRC, and 3.6% required routing.
[09/08 13:50:08   8787s] #   number of violations = 1603
[09/08 13:50:08   8787s] #
[09/08 13:50:08   8787s] #    By Layer and Type :
[09/08 13:50:08   8787s] #	         MetSpc    Short      Mar   Totals
[09/08 13:50:08   8787s] #	Metal1     1106        0        0     1106
[09/08 13:50:08   8787s] #	Metal2       96      156        0      252
[09/08 13:50:08   8787s] #	Metal3       20      155        3      178
[09/08 13:50:08   8787s] #	Metal4       10       57        0       67
[09/08 13:50:08   8787s] #	Totals     1232      368        3     1603
[09/08 13:50:08   8787s] #72 out of 52646 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/08 13:50:08   8787s] #0.0% of the total area is being checked for drcs
[09/08 13:50:08   8787s] #0.0% of the total area was checked
[09/08 13:50:08   8787s] #   number of violations = 1603
[09/08 13:50:08   8787s] #
[09/08 13:50:08   8787s] #    By Layer and Type :
[09/08 13:50:08   8787s] #	         MetSpc    Short      Mar   Totals
[09/08 13:50:08   8787s] #	Metal1     1106        0        0     1106
[09/08 13:50:08   8787s] #	Metal2       96      156        0      252
[09/08 13:50:08   8787s] #	Metal3       20      155        3      178
[09/08 13:50:08   8787s] #	Metal4       10       57        0       67
[09/08 13:50:08   8787s] #	Totals     1232      368        3     1603
[09/08 13:50:08   8787s] #cpu time = 00:00:16, elapsed time = 00:00:04, memory = 2576.62 (MB), peak = 4324.43 (MB)
[09/08 13:50:09   8789s] #start 1st optimization iteration ...
[09/08 13:50:21   8872s] #   number of violations = 299
[09/08 13:50:21   8872s] #
[09/08 13:50:21   8872s] #    By Layer and Type :
[09/08 13:50:21   8872s] #	         MetSpc    Short     Loop   Totals
[09/08 13:50:21   8872s] #	Metal1        3        0        0        3
[09/08 13:50:21   8872s] #	Metal2       84       74        3      161
[09/08 13:50:21   8872s] #	Metal3        3       94        0       97
[09/08 13:50:21   8872s] #	Metal4        6       32        0       38
[09/08 13:50:21   8872s] #	Totals       96      200        3      299
[09/08 13:50:21   8872s] #    number of process antenna violations = 58
[09/08 13:50:21   8872s] #cpu time = 00:01:23, elapsed time = 00:00:12, memory = 2594.23 (MB), peak = 4324.43 (MB)
[09/08 13:50:21   8872s] #start 2nd optimization iteration ...
[09/08 13:50:33   8894s] #   number of violations = 310
[09/08 13:50:33   8894s] #
[09/08 13:50:33   8894s] #    By Layer and Type :
[09/08 13:50:33   8894s] #	         MetSpc    Short      Mar   Totals
[09/08 13:50:33   8894s] #	Metal1        3        0        0        3
[09/08 13:50:33   8894s] #	Metal2       84       71        0      155
[09/08 13:50:33   8894s] #	Metal3        7      101        3      111
[09/08 13:50:33   8894s] #	Metal4        5       36        0       41
[09/08 13:50:33   8894s] #	Totals       99      208        3      310
[09/08 13:50:33   8894s] #    number of process antenna violations = 58
[09/08 13:50:33   8894s] #cpu time = 00:00:22, elapsed time = 00:00:12, memory = 2589.33 (MB), peak = 4324.43 (MB)
[09/08 13:50:33   8894s] #start 3rd optimization iteration ...
[09/08 13:50:41   8921s] #   number of violations = 209
[09/08 13:50:41   8921s] #
[09/08 13:50:41   8921s] #    By Layer and Type :
[09/08 13:50:41   8921s] #	         MetSpc    Short   Totals
[09/08 13:50:41   8921s] #	Metal1        4        0        4
[09/08 13:50:41   8921s] #	Metal2        7       81       88
[09/08 13:50:41   8921s] #	Metal3        4       87       91
[09/08 13:50:41   8921s] #	Metal4        2       24       26
[09/08 13:50:41   8921s] #	Totals       17      192      209
[09/08 13:50:41   8921s] #    number of process antenna violations = 58
[09/08 13:50:41   8921s] #cpu time = 00:00:27, elapsed time = 00:00:08, memory = 2590.82 (MB), peak = 4324.43 (MB)
[09/08 13:50:41   8921s] #start 4th optimization iteration ...
[09/08 13:50:55   8953s] #   number of violations = 230
[09/08 13:50:55   8953s] #
[09/08 13:50:55   8953s] #    By Layer and Type :
[09/08 13:50:55   8953s] #	         MetSpc    Short   CShort      Mar   Totals
[09/08 13:50:55   8953s] #	Metal1        4        0        0        0        4
[09/08 13:50:55   8953s] #	Metal2        3       86        1        0       90
[09/08 13:50:55   8953s] #	Metal3        7       93        0        2      102
[09/08 13:50:55   8953s] #	Metal4        2       32        0        0       34
[09/08 13:50:55   8953s] #	Totals       16      211        1        2      230
[09/08 13:50:55   8953s] #    number of process antenna violations = 58
[09/08 13:50:55   8953s] #cpu time = 00:00:31, elapsed time = 00:00:14, memory = 2591.04 (MB), peak = 4324.43 (MB)
[09/08 13:50:55   8953s] #start 5th optimization iteration ...
[09/08 13:51:09   8987s] #   number of violations = 203
[09/08 13:51:09   8987s] #
[09/08 13:51:09   8987s] #    By Layer and Type :
[09/08 13:51:09   8987s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:51:09   8987s] #	Metal1        0        0        0        0        0
[09/08 13:51:09   8987s] #	Metal2        2       84        0        1       87
[09/08 13:51:09   8987s] #	Metal3        7       70        1        0       78
[09/08 13:51:09   8987s] #	Metal4        3       35        0        0       38
[09/08 13:51:09   8987s] #	Totals       12      189        1        1      203
[09/08 13:51:09   8987s] #    number of process antenna violations = 58
[09/08 13:51:09   8987s] #cpu time = 00:00:34, elapsed time = 00:00:14, memory = 2590.27 (MB), peak = 4324.43 (MB)
[09/08 13:51:09   8987s] #start 6th optimization iteration ...
[09/08 13:51:38   9037s] #   number of violations = 212
[09/08 13:51:38   9037s] #
[09/08 13:51:38   9037s] #    By Layer and Type :
[09/08 13:51:38   9037s] #	         MetSpc    Short      Mar   Totals
[09/08 13:51:38   9037s] #	Metal1        0        0        0        0
[09/08 13:51:38   9037s] #	Metal2        2       82        0       84
[09/08 13:51:38   9037s] #	Metal3        5       85        1       91
[09/08 13:51:38   9037s] #	Metal4        3       34        0       37
[09/08 13:51:38   9037s] #	Totals       10      201        1      212
[09/08 13:51:38   9037s] #    number of process antenna violations = 58
[09/08 13:51:38   9038s] #cpu time = 00:00:50, elapsed time = 00:00:29, memory = 2588.14 (MB), peak = 4324.43 (MB)
[09/08 13:51:38   9038s] #start 7th optimization iteration ...
[09/08 13:51:49   9059s] #   number of violations = 220
[09/08 13:51:49   9059s] #
[09/08 13:51:49   9059s] #    By Layer and Type :
[09/08 13:51:49   9059s] #	         MetSpc    Short   CShort      Mar   Totals
[09/08 13:51:49   9059s] #	Metal1        0        0        0        0        0
[09/08 13:51:49   9059s] #	Metal2        2       74        1        0       77
[09/08 13:51:49   9059s] #	Metal3       10       81        0        2       93
[09/08 13:51:49   9059s] #	Metal4        4       46        0        0       50
[09/08 13:51:49   9059s] #	Totals       16      201        1        2      220
[09/08 13:51:49   9059s] #    number of process antenna violations = 58
[09/08 13:51:49   9059s] #cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2585.48 (MB), peak = 4324.43 (MB)
[09/08 13:51:49   9059s] #start 8th optimization iteration ...
[09/08 13:52:01   9085s] #   number of violations = 213
[09/08 13:52:01   9085s] #
[09/08 13:52:01   9085s] #    By Layer and Type :
[09/08 13:52:01   9085s] #	         MetSpc    Short      Mar   Totals
[09/08 13:52:01   9085s] #	Metal1        0        0        0        0
[09/08 13:52:01   9085s] #	Metal2        2       83        0       85
[09/08 13:52:01   9085s] #	Metal3        9       75        1       85
[09/08 13:52:01   9085s] #	Metal4        2       41        0       43
[09/08 13:52:01   9085s] #	Totals       13      199        1      213
[09/08 13:52:01   9085s] #    number of process antenna violations = 58
[09/08 13:52:01   9085s] #cpu time = 00:00:26, elapsed time = 00:00:12, memory = 2585.88 (MB), peak = 4324.43 (MB)
[09/08 13:52:01   9085s] #start 9th optimization iteration ...
[09/08 13:52:11   9104s] #   number of violations = 226
[09/08 13:52:11   9104s] #
[09/08 13:52:11   9104s] #    By Layer and Type :
[09/08 13:52:11   9104s] #	         MetSpc    Short      Mar   Totals
[09/08 13:52:11   9104s] #	Metal1        0        0        0        0
[09/08 13:52:11   9104s] #	Metal2        3       87        0       90
[09/08 13:52:11   9104s] #	Metal3        4       89        2       95
[09/08 13:52:11   9104s] #	Metal4        5       36        0       41
[09/08 13:52:11   9104s] #	Totals       12      212        2      226
[09/08 13:52:11   9104s] #    number of process antenna violations = 58
[09/08 13:52:11   9104s] #cpu time = 00:00:19, elapsed time = 00:00:10, memory = 2585.11 (MB), peak = 4324.43 (MB)
[09/08 13:52:11   9105s] #start 10th optimization iteration ...
[09/08 13:52:26   9132s] #   number of violations = 216
[09/08 13:52:26   9132s] #
[09/08 13:52:26   9132s] #    By Layer and Type :
[09/08 13:52:26   9132s] #	         MetSpc    Short      Mar   Totals
[09/08 13:52:26   9132s] #	Metal1        0        0        0        0
[09/08 13:52:26   9132s] #	Metal2        3       86        0       89
[09/08 13:52:26   9132s] #	Metal3        6       87        2       95
[09/08 13:52:26   9132s] #	Metal4        3       29        0       32
[09/08 13:52:26   9132s] #	Totals       12      202        2      216
[09/08 13:52:26   9132s] #    number of process antenna violations = 58
[09/08 13:52:26   9132s] #cpu time = 00:00:28, elapsed time = 00:00:15, memory = 2589.69 (MB), peak = 4324.43 (MB)
[09/08 13:52:26   9133s] #start 11th optimization iteration ...
[09/08 13:52:52   9180s] #   number of violations = 212
[09/08 13:52:52   9180s] #
[09/08 13:52:52   9180s] #    By Layer and Type :
[09/08 13:52:52   9180s] #	         MetSpc    Short      Mar   Totals
[09/08 13:52:52   9180s] #	Metal1        0        0        0        0
[09/08 13:52:52   9180s] #	Metal2        1       95        0       96
[09/08 13:52:52   9180s] #	Metal3        8       75        2       85
[09/08 13:52:52   9180s] #	Metal4        2       29        0       31
[09/08 13:52:52   9180s] #	Totals       11      199        2      212
[09/08 13:52:52   9180s] #    number of process antenna violations = 58
[09/08 13:52:52   9180s] #cpu time = 00:00:47, elapsed time = 00:00:26, memory = 2588.07 (MB), peak = 4324.43 (MB)
[09/08 13:52:52   9180s] #start 12th optimization iteration ...
[09/08 13:53:20   9231s] #   number of violations = 224
[09/08 13:53:20   9231s] #
[09/08 13:53:20   9231s] #    By Layer and Type :
[09/08 13:53:20   9231s] #	         MetSpc    Short      Mar   Totals
[09/08 13:53:20   9231s] #	Metal1        0        0        0        0
[09/08 13:53:20   9231s] #	Metal2        1       93        0       94
[09/08 13:53:20   9231s] #	Metal3       10       86        2       98
[09/08 13:53:20   9231s] #	Metal4        2       30        0       32
[09/08 13:53:20   9231s] #	Totals       13      209        2      224
[09/08 13:53:20   9231s] #    number of process antenna violations = 58
[09/08 13:53:20   9231s] #cpu time = 00:00:51, elapsed time = 00:00:28, memory = 2589.41 (MB), peak = 4324.43 (MB)
[09/08 13:53:20   9231s] #start 13th optimization iteration ...
[09/08 13:53:34   9259s] #   number of violations = 204
[09/08 13:53:34   9259s] #
[09/08 13:53:34   9259s] #    By Layer and Type :
[09/08 13:53:34   9259s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:53:34   9259s] #	Metal1        0        0        0        0        0
[09/08 13:53:34   9259s] #	Metal2        1       77        0        0       78
[09/08 13:53:34   9259s] #	Metal3        8       76        1        1       86
[09/08 13:53:34   9259s] #	Metal4        2       38        0        0       40
[09/08 13:53:34   9259s] #	Totals       11      191        1        1      204
[09/08 13:53:34   9259s] #    number of process antenna violations = 58
[09/08 13:53:34   9259s] #cpu time = 00:00:28, elapsed time = 00:00:14, memory = 2587.90 (MB), peak = 4324.43 (MB)
[09/08 13:53:34   9259s] #start 14th optimization iteration ...
[09/08 13:53:47   9287s] #   number of violations = 210
[09/08 13:53:47   9287s] #
[09/08 13:53:47   9287s] #    By Layer and Type :
[09/08 13:53:47   9287s] #	         MetSpc    Short   Totals
[09/08 13:53:47   9287s] #	Metal1        0        0        0
[09/08 13:53:47   9287s] #	Metal2        1       81       82
[09/08 13:53:47   9287s] #	Metal3       11       73       84
[09/08 13:53:47   9287s] #	Metal4        5       39       44
[09/08 13:53:47   9287s] #	Totals       17      193      210
[09/08 13:53:47   9287s] #    number of process antenna violations = 58
[09/08 13:53:47   9287s] #cpu time = 00:00:28, elapsed time = 00:00:13, memory = 2588.24 (MB), peak = 4324.43 (MB)
[09/08 13:53:47   9287s] #start 15th optimization iteration ...
[09/08 13:53:56   9306s] #   number of violations = 210
[09/08 13:53:56   9306s] #
[09/08 13:53:56   9306s] #    By Layer and Type :
[09/08 13:53:56   9306s] #	         MetSpc    Short   Totals
[09/08 13:53:56   9306s] #	Metal1        0        0        0
[09/08 13:53:56   9306s] #	Metal2        1       89       90
[09/08 13:53:56   9306s] #	Metal3        8       76       84
[09/08 13:53:56   9306s] #	Metal4        2       34       36
[09/08 13:53:56   9306s] #	Totals       11      199      210
[09/08 13:53:56   9306s] #    number of process antenna violations = 58
[09/08 13:53:56   9306s] #cpu time = 00:00:19, elapsed time = 00:00:10, memory = 2586.85 (MB), peak = 4324.43 (MB)
[09/08 13:53:56   9307s] #start 16th optimization iteration ...
[09/08 13:54:18   9350s] #   number of violations = 218
[09/08 13:54:18   9350s] #
[09/08 13:54:18   9350s] #    By Layer and Type :
[09/08 13:54:18   9350s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:54:18   9350s] #	Metal1        0        0        0        0        0
[09/08 13:54:18   9350s] #	Metal2        1       89        0        1       91
[09/08 13:54:18   9350s] #	Metal3        4       96        2        0      102
[09/08 13:54:18   9350s] #	Metal4        1       24        0        0       25
[09/08 13:54:18   9350s] #	Totals        6      209        2        1      218
[09/08 13:54:18   9350s] #    number of process antenna violations = 58
[09/08 13:54:18   9350s] #cpu time = 00:00:44, elapsed time = 00:00:21, memory = 2587.96 (MB), peak = 4324.43 (MB)
[09/08 13:54:18   9350s] #start 17th optimization iteration ...
[09/08 13:54:34   9380s] #   number of violations = 218
[09/08 13:54:34   9380s] #
[09/08 13:54:34   9380s] #    By Layer and Type :
[09/08 13:54:34   9380s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:54:34   9380s] #	Metal1        0        0        0        0        0
[09/08 13:54:34   9380s] #	Metal2        1       89        0        1       91
[09/08 13:54:34   9380s] #	Metal3        4       96        2        0      102
[09/08 13:54:34   9380s] #	Metal4        1       24        0        0       25
[09/08 13:54:34   9380s] #	Totals        6      209        2        1      218
[09/08 13:54:34   9380s] #    number of process antenna violations = 58
[09/08 13:54:34   9380s] #cpu time = 00:00:29, elapsed time = 00:00:16, memory = 2587.11 (MB), peak = 4324.43 (MB)
[09/08 13:54:34   9380s] #start 18th optimization iteration ...
[09/08 13:55:03   9428s] #   number of violations = 218
[09/08 13:55:03   9428s] #
[09/08 13:55:03   9428s] #    By Layer and Type :
[09/08 13:55:03   9428s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:55:03   9428s] #	Metal1        0        0        0        0        0
[09/08 13:55:03   9428s] #	Metal2        1       89        0        1       91
[09/08 13:55:03   9428s] #	Metal3        4       96        2        0      102
[09/08 13:55:03   9428s] #	Metal4        1       24        0        0       25
[09/08 13:55:03   9428s] #	Totals        6      209        2        1      218
[09/08 13:55:03   9428s] #    number of process antenna violations = 58
[09/08 13:55:03   9428s] #cpu time = 00:00:48, elapsed time = 00:00:28, memory = 2587.21 (MB), peak = 4324.43 (MB)
[09/08 13:55:03   9428s] #start 19th optimization iteration ...
[09/08 13:55:12   9449s] #   number of violations = 218
[09/08 13:55:12   9449s] #
[09/08 13:55:12   9449s] #    By Layer and Type :
[09/08 13:55:12   9449s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:55:12   9449s] #	Metal1        0        0        0        0        0
[09/08 13:55:12   9449s] #	Metal2        1       89        0        1       91
[09/08 13:55:12   9449s] #	Metal3        4       96        2        0      102
[09/08 13:55:12   9449s] #	Metal4        1       24        0        0       25
[09/08 13:55:12   9449s] #	Totals        6      209        2        1      218
[09/08 13:55:12   9449s] #    number of process antenna violations = 58
[09/08 13:55:12   9449s] #cpu time = 00:00:20, elapsed time = 00:00:10, memory = 2587.05 (MB), peak = 4324.43 (MB)
[09/08 13:55:12   9449s] #start 20th optimization iteration ...
[09/08 13:55:23   9471s] #   number of violations = 218
[09/08 13:55:23   9471s] #
[09/08 13:55:23   9471s] #    By Layer and Type :
[09/08 13:55:23   9471s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:55:23   9471s] #	Metal1        0        0        0        0        0
[09/08 13:55:23   9471s] #	Metal2        1       89        0        1       91
[09/08 13:55:23   9471s] #	Metal3        4       96        2        0      102
[09/08 13:55:23   9471s] #	Metal4        1       24        0        0       25
[09/08 13:55:23   9471s] #	Totals        6      209        2        1      218
[09/08 13:55:23   9471s] #    number of process antenna violations = 58
[09/08 13:55:23   9471s] #cpu time = 00:00:22, elapsed time = 00:00:11, memory = 2588.10 (MB), peak = 4324.43 (MB)
[09/08 13:55:23   9472s] #Complete Detail Routing.
[09/08 13:55:23   9472s] #Total number of nets with non-default rule or having extra spacing = 781
[09/08 13:55:23   9472s] #Total wire length = 2343557 um.
[09/08 13:55:23   9472s] #Total half perimeter of net bounding box = 1938770 um.
[09/08 13:55:23   9472s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 13:55:23   9472s] #Total wire length on LAYER Metal2 = 652863 um.
[09/08 13:55:23   9472s] #Total wire length on LAYER Metal3 = 934477 um.
[09/08 13:55:23   9472s] #Total wire length on LAYER Metal4 = 756218 um.
[09/08 13:55:23   9472s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:55:23   9472s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:55:23   9472s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:55:23   9472s] #Total number of vias = 288778
[09/08 13:55:23   9472s] #Up-Via Summary (total 288778):
[09/08 13:55:23   9472s] #           
[09/08 13:55:23   9472s] #-----------------------
[09/08 13:55:23   9472s] # Metal1         141769
[09/08 13:55:23   9472s] # Metal2         105789
[09/08 13:55:23   9472s] # Metal3          41220
[09/08 13:55:23   9472s] #-----------------------
[09/08 13:55:23   9472s] #                288778 
[09/08 13:55:23   9472s] #
[09/08 13:55:23   9472s] #Total number of DRC violations = 218
[09/08 13:55:23   9472s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:55:23   9472s] #Total number of violations on LAYER Metal2 = 91
[09/08 13:55:23   9472s] #Total number of violations on LAYER Metal3 = 102
[09/08 13:55:23   9472s] #Total number of violations on LAYER Metal4 = 25
[09/08 13:55:23   9472s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:55:23   9472s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:55:23   9472s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:55:23   9472s] ### Time Record (Detail Routing) is uninstalled.
[09/08 13:55:23   9472s] #Cpu time = 00:11:49
[09/08 13:55:23   9472s] #Elapsed time = 00:05:25
[09/08 13:55:23   9472s] #Increased memory = 22.86 (MB)
[09/08 13:55:23   9472s] #Total memory = 2561.77 (MB)
[09/08 13:55:23   9472s] #Peak memory = 4324.43 (MB)
[09/08 13:55:23   9472s] ### Time Record (Antenna Fixing) is installed.
[09/08 13:55:23   9473s] #
[09/08 13:55:23   9473s] #start routing for process antenna violation fix ...
[09/08 13:55:24   9473s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 13:55:31   9483s] #
[09/08 13:55:31   9483s] #    By Layer and Type :
[09/08 13:55:31   9483s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 13:55:31   9483s] #	Metal1        0        0        0        0        0
[09/08 13:55:31   9483s] #	Metal2        1       89        0        1       91
[09/08 13:55:31   9483s] #	Metal3        4       96        2        0      102
[09/08 13:55:31   9483s] #	Metal4        1       24        0        0       25
[09/08 13:55:31   9483s] #	Totals        6      209        2        1      218
[09/08 13:55:31   9483s] #cpu time = 00:00:11, elapsed time = 00:00:08, memory = 2579.27 (MB), peak = 4324.43 (MB)
[09/08 13:55:31   9483s] #
[09/08 13:55:31   9484s] #Total number of nets with non-default rule or having extra spacing = 781
[09/08 13:55:31   9484s] #Total wire length = 2343557 um.
[09/08 13:55:31   9484s] #Total half perimeter of net bounding box = 1938770 um.
[09/08 13:55:31   9484s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 13:55:31   9484s] #Total wire length on LAYER Metal2 = 652863 um.
[09/08 13:55:31   9484s] #Total wire length on LAYER Metal3 = 934474 um.
[09/08 13:55:31   9484s] #Total wire length on LAYER Metal4 = 756220 um.
[09/08 13:55:31   9484s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:55:31   9484s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:55:31   9484s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:55:31   9484s] #Total number of vias = 288784
[09/08 13:55:31   9484s] #Up-Via Summary (total 288784):
[09/08 13:55:31   9484s] #           
[09/08 13:55:31   9484s] #-----------------------
[09/08 13:55:31   9484s] # Metal1         141769
[09/08 13:55:31   9484s] # Metal2         105789
[09/08 13:55:31   9484s] # Metal3          41226
[09/08 13:55:31   9484s] #-----------------------
[09/08 13:55:31   9484s] #                288784 
[09/08 13:55:31   9484s] #
[09/08 13:55:31   9484s] #Total number of DRC violations = 218
[09/08 13:55:31   9484s] #Total number of process antenna violations = 7
[09/08 13:55:31   9484s] #Total number of net violated process antenna rule = 7 ant fix stage
[09/08 13:55:31   9484s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:55:31   9484s] #Total number of violations on LAYER Metal2 = 91
[09/08 13:55:31   9484s] #Total number of violations on LAYER Metal3 = 102
[09/08 13:55:31   9484s] #Total number of violations on LAYER Metal4 = 25
[09/08 13:55:31   9484s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:55:31   9484s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:55:31   9484s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:55:31   9484s] #
[09/08 13:55:31   9484s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:55:32   9486s] #
[09/08 13:55:32   9486s] # start diode insertion for process antenna violation fix ...
[09/08 13:55:32   9486s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:55:32   9486s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2556.13 (MB), peak = 4324.43 (MB)
[09/08 13:55:32   9486s] #
[09/08 13:55:32   9486s] #Total number of nets with non-default rule or having extra spacing = 781
[09/08 13:55:32   9486s] #Total wire length = 2343557 um.
[09/08 13:55:32   9486s] #Total half perimeter of net bounding box = 1938770 um.
[09/08 13:55:32   9486s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 13:55:32   9486s] #Total wire length on LAYER Metal2 = 652863 um.
[09/08 13:55:32   9486s] #Total wire length on LAYER Metal3 = 934474 um.
[09/08 13:55:32   9486s] #Total wire length on LAYER Metal4 = 756220 um.
[09/08 13:55:32   9486s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:55:32   9486s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:55:32   9486s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:55:32   9486s] #Total number of vias = 288784
[09/08 13:55:32   9486s] #Up-Via Summary (total 288784):
[09/08 13:55:32   9486s] #           
[09/08 13:55:32   9486s] #-----------------------
[09/08 13:55:32   9486s] # Metal1         141769
[09/08 13:55:32   9486s] # Metal2         105789
[09/08 13:55:32   9486s] # Metal3          41226
[09/08 13:55:32   9486s] #-----------------------
[09/08 13:55:32   9486s] #                288784 
[09/08 13:55:32   9486s] #
[09/08 13:55:32   9486s] #Total number of DRC violations = 218
[09/08 13:55:32   9486s] #Total number of process antenna violations = 10
[09/08 13:55:32   9486s] #Total number of net violated process antenna rule = 7 
[09/08 13:55:32   9486s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:55:32   9486s] #Total number of violations on LAYER Metal2 = 91
[09/08 13:55:32   9486s] #Total number of violations on LAYER Metal3 = 102
[09/08 13:55:32   9486s] #Total number of violations on LAYER Metal4 = 25
[09/08 13:55:32   9486s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:55:32   9486s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:55:32   9486s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:55:32   9486s] #
[09/08 13:55:32   9486s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 13:55:32   9488s] #
[09/08 13:55:32   9488s] #Total number of nets with non-default rule or having extra spacing = 781
[09/08 13:55:32   9488s] #Total wire length = 2343557 um.
[09/08 13:55:32   9488s] #Total half perimeter of net bounding box = 1938770 um.
[09/08 13:55:32   9488s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 13:55:32   9488s] #Total wire length on LAYER Metal2 = 652863 um.
[09/08 13:55:32   9488s] #Total wire length on LAYER Metal3 = 934474 um.
[09/08 13:55:32   9488s] #Total wire length on LAYER Metal4 = 756220 um.
[09/08 13:55:32   9488s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 13:55:32   9488s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 13:55:32   9488s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 13:55:32   9488s] #Total number of vias = 288784
[09/08 13:55:32   9488s] #Up-Via Summary (total 288784):
[09/08 13:55:32   9488s] #           
[09/08 13:55:32   9488s] #-----------------------
[09/08 13:55:32   9488s] # Metal1         141769
[09/08 13:55:32   9488s] # Metal2         105789
[09/08 13:55:32   9488s] # Metal3          41226
[09/08 13:55:32   9488s] #-----------------------
[09/08 13:55:32   9488s] #                288784 
[09/08 13:55:32   9488s] #
[09/08 13:55:32   9488s] #Total number of DRC violations = 218
[09/08 13:55:32   9488s] #Total number of process antenna violations = 10
[09/08 13:55:32   9488s] #Total number of net violated process antenna rule = 7 
[09/08 13:55:32   9488s] #Total number of violations on LAYER Metal1 = 0
[09/08 13:55:32   9488s] #Total number of violations on LAYER Metal2 = 91
[09/08 13:55:32   9488s] #Total number of violations on LAYER Metal3 = 102
[09/08 13:55:32   9488s] #Total number of violations on LAYER Metal4 = 25
[09/08 13:55:32   9488s] #Total number of violations on LAYER Metal5 = 0
[09/08 13:55:32   9488s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 13:55:32   9488s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 13:55:32   9488s] #
[09/08 13:55:32   9488s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 13:55:32   9488s] #detailRoute Statistics:
[09/08 13:55:32   9488s] #Cpu time = 00:12:05
[09/08 13:55:32   9488s] #Elapsed time = 00:05:34
[09/08 13:55:32   9488s] #Increased memory = 15.94 (MB)
[09/08 13:55:32   9488s] #Total memory = 2554.85 (MB)
[09/08 13:55:32   9488s] #Peak memory = 4324.43 (MB)
[09/08 13:55:32   9488s] #Skip updating routing design signature in db-snapshot flow
[09/08 13:55:32   9488s] ### global_detail_route design signature (437): route=779295067 flt_obj=0 vio=1402873801 shield_wire=1
[09/08 13:55:32   9488s] ### Time Record (DB Export) is installed.
[09/08 13:55:32   9489s] ### export design design signature (438): route=779295067 flt_obj=0 vio=1402873801 swire=282492057 shield_wire=1 net_attr=1146537237 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=487338494 pin_access=1341894652
[09/08 13:55:33   9491s] ### Time Record (DB Export) is uninstalled.
[09/08 13:55:33   9491s] ### Time Record (Post Callback) is installed.
[09/08 13:55:34   9491s] ### Time Record (Post Callback) is uninstalled.
[09/08 13:55:34   9491s] #
[09/08 13:55:34   9491s] #globalDetailRoute statistics:
[09/08 13:55:34   9491s] #Cpu time = 00:12:33
[09/08 13:55:34   9491s] #Elapsed time = 00:05:51
[09/08 13:55:34   9491s] #Increased memory = -322.27 (MB)
[09/08 13:55:34   9491s] #Total memory = 2061.02 (MB)
[09/08 13:55:34   9491s] #Peak memory = 4324.43 (MB)
[09/08 13:55:34   9491s] #Number of warnings = 95
[09/08 13:55:34   9491s] #Total number of warnings = 375
[09/08 13:55:34   9491s] #Number of fails = 0
[09/08 13:55:34   9491s] #Total number of fails = 0
[09/08 13:55:34   9491s] #Complete globalDetailRoute on Mon Sep  8 13:55:34 2025
[09/08 13:55:34   9491s] #
[09/08 13:55:34   9491s] ### import design signature (439): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1341894652
[09/08 13:55:34   9491s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 13:55:34   9491s] ### 
[09/08 13:55:34   9491s] ###   Scalability Statistics
[09/08 13:55:34   9491s] ### 
[09/08 13:55:34   9491s] ### --------------------------------+----------------+----------------+----------------+
[09/08 13:55:34   9491s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/08 13:55:34   9491s] ### --------------------------------+----------------+----------------+----------------+
[09/08 13:55:34   9491s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 13:55:34   9491s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 13:55:34   9491s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/08 13:55:34   9491s] ###   DB Import                     |        00:00:03|        00:00:01|             2.4|
[09/08 13:55:34   9491s] ###   DB Export                     |        00:00:02|        00:00:01|             2.3|
[09/08 13:55:34   9491s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/08 13:55:34   9491s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/08 13:55:34   9491s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.2|
[09/08 13:55:34   9491s] ###   Global Routing                |        00:00:08|        00:00:03|             2.3|
[09/08 13:55:34   9491s] ###   Track Assignment              |        00:00:07|        00:00:05|             1.5|
[09/08 13:55:34   9491s] ###   Detail Routing                |        00:11:49|        00:05:25|             2.2|
[09/08 13:55:34   9491s] ###   Antenna Fixing                |        00:00:16|        00:00:09|             1.8|
[09/08 13:55:34   9491s] ###   Entire Command                |        00:12:33|        00:05:52|             2.1|
[09/08 13:55:34   9491s] ### --------------------------------+----------------+----------------+----------------+
[09/08 13:55:34   9491s] ### 
[09/08 13:55:34   9491s] **optDesign ... cpu = 0:16:02, real = 0:07:29, mem = 2036.5M, totSessionCpu=2:38:12 **
[09/08 13:55:34   9491s] 
[09/08 13:55:34   9491s] =============================================================================================
[09/08 13:55:34   9491s]  Step TAT Report for EcoRoute #3
[09/08 13:55:34   9491s] =============================================================================================
[09/08 13:55:34   9491s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:55:34   9491s] ---------------------------------------------------------------------------------------------
[09/08 13:55:34   9491s] [ GlobalRoute            ]      1   0:00:03.4  (   1.0 % )     0:00:03.4 /  0:00:07.8    2.3
[09/08 13:55:34   9491s] [ DetailRoute            ]      1   0:05:25.1  (  92.4 % )     0:05:25.1 /  0:11:48.6    2.2
[09/08 13:55:34   9491s] [ MISC                   ]          0:00:23.2  (   6.6 % )     0:00:23.2 /  0:00:37.0    1.6
[09/08 13:55:34   9491s] ---------------------------------------------------------------------------------------------
[09/08 13:55:34   9491s]  EcoRoute #3 TOTAL                  0:05:51.7  ( 100.0 % )     0:05:51.7 /  0:12:33.5    2.1
[09/08 13:55:34   9491s] ---------------------------------------------------------------------------------------------
[09/08 13:55:34   9491s] 
[09/08 13:55:34   9491s] -routeWithEco false                       # bool, default=false
[09/08 13:55:34   9491s] -routeSelectedNetOnly false               # bool, default=false
[09/08 13:55:34   9491s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 13:55:34   9491s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 13:55:34   9491s] New Signature Flow (restoreNanoRouteOptions) ....
[09/08 13:55:34   9491s] Extraction called for design 'croc_chip' of instances=52646 and nets=51320 using extraction engine 'postRoute' at effort level 'low' .
[09/08 13:55:34   9491s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 13:55:34   9491s] RC Extraction called in multi-corner(1) mode.
[09/08 13:55:34   9491s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 13:55:34   9491s] Type 'man IMPEXT-6197' for more detail.
[09/08 13:55:34   9491s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 13:55:34   9491s] * Layer Id             : 1 - M1
[09/08 13:55:34   9491s]       Thickness        : 0.4
[09/08 13:55:34   9491s]       Min Width        : 0.16
[09/08 13:55:34   9491s]       Layer Dielectric : 4.1
[09/08 13:55:34   9491s] * Layer Id             : 2 - M2
[09/08 13:55:34   9491s]       Thickness        : 0.45
[09/08 13:55:34   9491s]       Min Width        : 0.2
[09/08 13:55:34   9491s]       Layer Dielectric : 4.1
[09/08 13:55:34   9491s] * Layer Id             : 3 - M3
[09/08 13:55:34   9491s]       Thickness        : 0.45
[09/08 13:55:34   9491s]       Min Width        : 0.2
[09/08 13:55:34   9491s]       Layer Dielectric : 4.1
[09/08 13:55:34   9491s] * Layer Id             : 4 - M4
[09/08 13:55:34   9491s]       Thickness        : 0.45
[09/08 13:55:34   9491s]       Min Width        : 0.2
[09/08 13:55:34   9491s]       Layer Dielectric : 4.1
[09/08 13:55:34   9491s] * Layer Id             : 5 - M5
[09/08 13:55:34   9491s]       Thickness        : 0.45
[09/08 13:55:34   9491s]       Min Width        : 0.2
[09/08 13:55:34   9491s]       Layer Dielectric : 4.1
[09/08 13:55:34   9491s] * Layer Id             : 6 - M6
[09/08 13:55:34   9491s]       Thickness        : 2
[09/08 13:55:34   9491s]       Min Width        : 1.64
[09/08 13:55:34   9491s]       Layer Dielectric : 4.1
[09/08 13:55:34   9491s] * Layer Id             : 7 - M7
[09/08 13:55:34   9491s]       Thickness        : 3
[09/08 13:55:34   9491s]       Min Width        : 2
[09/08 13:55:34   9491s]       Layer Dielectric : 4.1
[09/08 13:55:34   9491s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 13:55:34   9491s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 13:55:34   9491s]       RC Corner Indexes            0   
[09/08 13:55:34   9491s] Capacitance Scaling Factor   : 1.00000 
[09/08 13:55:34   9491s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 13:55:34   9491s] Resistance Scaling Factor    : 1.00000 
[09/08 13:55:34   9491s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 13:55:34   9491s] Clock Res. Scaling Factor    : 1.00000 
[09/08 13:55:34   9491s] Shrink Factor                : 1.00000
[09/08 13:55:35   9493s] LayerId::1 widthSet size::1
[09/08 13:55:35   9493s] LayerId::2 widthSet size::3
[09/08 13:55:35   9493s] LayerId::3 widthSet size::3
[09/08 13:55:35   9493s] LayerId::4 widthSet size::3
[09/08 13:55:35   9493s] LayerId::5 widthSet size::3
[09/08 13:55:35   9493s] LayerId::6 widthSet size::1
[09/08 13:55:35   9493s] LayerId::7 widthSet size::1
[09/08 13:55:35   9493s] Initializing multi-corner resistance tables ...
[09/08 13:55:35   9493s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343483 ; uaWl: 1.000000 ; uaWlH: 0.322984 ; aWlH: 0.000000 ; Pmax: 0.859000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 13:55:36   9494s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3159.9M)
[09/08 13:55:36   9494s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 13:55:37   9495s] Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 3199.9M)
[09/08 13:55:38   9496s] Extracted 20.0003% (CPU Time= 0:00:03.1  MEM= 3199.9M)
[09/08 13:55:40   9498s] Extracted 30.0002% (CPU Time= 0:00:05.0  MEM= 3203.9M)
[09/08 13:55:40   9498s] Extracted 40.0002% (CPU Time= 0:00:05.4  MEM= 3203.9M)
[09/08 13:55:41   9499s] Extracted 50.0003% (CPU Time= 0:00:06.0  MEM= 3203.9M)
[09/08 13:55:43   9501s] Extracted 60.0003% (CPU Time= 0:00:08.2  MEM= 3203.9M)
[09/08 13:55:43   9501s] Extracted 70.0003% (CPU Time= 0:00:08.6  MEM= 3203.9M)
[09/08 13:55:44   9502s] Extracted 80.0002% (CPU Time= 0:00:09.1  MEM= 3203.9M)
[09/08 13:55:45   9503s] Extracted 90.0002% (CPU Time= 0:00:10.1  MEM= 3203.9M)
[09/08 13:55:47   9505s] Extracted 100% (CPU Time= 0:00:12.6  MEM= 3203.9M)
[09/08 13:55:48   9506s] Number of Extracted Resistors     : 903168
[09/08 13:55:48   9506s] Number of Extracted Ground Cap.   : 925508
[09/08 13:55:48   9506s] Number of Extracted Coupling Cap. : 1997084
[09/08 13:55:48   9506s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3180.633M)
[09/08 13:55:48   9506s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 13:55:48   9506s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3180.6M)
[09/08 13:55:48   9506s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 13:55:49   9507s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45134 access done (mem: 3184.633M)
[09/08 13:55:49   9507s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3184.633M)
[09/08 13:55:49   9507s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3184.633M)
[09/08 13:55:49   9507s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 13:55:49   9507s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 3184.633M)
[09/08 13:55:49   9507s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3184.633M)
[09/08 13:55:49   9507s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.1  Real Time: 0:00:15.0  MEM: 3184.633M)
[09/08 13:55:49   9508s] **optDesign ... cpu = 0:16:18, real = 0:07:44, mem = 2036.8M, totSessionCpu=2:38:28 **
[09/08 13:55:49   9508s] Starting delay calculation for Setup views
[09/08 13:55:49   9508s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 13:55:50   9508s] #################################################################################
[09/08 13:55:50   9508s] # Design Stage: PostRoute
[09/08 13:55:50   9508s] # Design Name: croc_chip
[09/08 13:55:50   9508s] # Design Mode: 130nm
[09/08 13:55:50   9508s] # Analysis Mode: MMMC OCV 
[09/08 13:55:50   9508s] # Parasitics Mode: SPEF/RCDB
[09/08 13:55:50   9508s] # Signoff Settings: SI On 
[09/08 13:55:50   9508s] #################################################################################
[09/08 13:55:50   9510s] Topological Sorting (REAL = 0:00:00.0, MEM = 3211.6M, InitMEM = 3204.8M)
[09/08 13:55:50   9510s] Setting infinite Tws ...
[09/08 13:55:50   9510s] First Iteration Infinite Tw... 
[09/08 13:55:50   9510s] Calculate early delays in OCV mode...
[09/08 13:55:50   9510s] Calculate late delays in OCV mode...
[09/08 13:55:50   9510s] Start delay calculation (fullDC) (8 T). (MEM=3211.64)
[09/08 13:55:50   9510s] LayerId::1 widthSet size::1
[09/08 13:55:50   9510s] LayerId::2 widthSet size::3
[09/08 13:55:50   9510s] LayerId::3 widthSet size::3
[09/08 13:55:50   9510s] LayerId::4 widthSet size::3
[09/08 13:55:50   9510s] LayerId::5 widthSet size::3
[09/08 13:55:50   9510s] LayerId::6 widthSet size::1
[09/08 13:55:50   9510s] LayerId::7 widthSet size::1
[09/08 13:55:50   9510s] Initializing multi-corner resistance tables ...
[09/08 13:55:50   9511s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343483 ; uaWl: 1.000000 ; uaWlH: 0.322984 ; aWlH: 0.000000 ; Pmax: 0.859000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 13:55:51   9511s] End AAE Lib Interpolated Model. (MEM=3228.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:55:51   9511s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3228.668M)
[09/08 13:55:51   9511s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3228.7M)
[09/08 13:55:51   9511s] AAE_INFO: 8 threads acquired from CTE.
[09/08 13:55:54   9532s] Total number of fetched objects 49995
[09/08 13:55:54   9532s] AAE_INFO-618: Total number of nets in the design is 51320,  97.6 percent of the nets selected for SI analysis
[09/08 13:55:54   9532s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 13:55:54   9532s] End delay calculation. (MEM=3552.15 CPU=0:00:20.0 REAL=0:00:03.0)
[09/08 13:55:54   9532s] End delay calculation (fullDC). (MEM=3552.15 CPU=0:00:22.0 REAL=0:00:04.0)
[09/08 13:55:54   9532s] *** CDM Built up (cpu=0:00:24.4  real=0:00:04.0  mem= 3552.2M) ***
[09/08 13:55:55   9536s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3552.2M)
[09/08 13:55:55   9536s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 13:55:55   9536s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3552.2M)
[09/08 13:55:55   9536s] Starting SI iteration 2
[09/08 13:55:55   9537s] Calculate early delays in OCV mode...
[09/08 13:55:55   9537s] Calculate late delays in OCV mode...
[09/08 13:55:55   9537s] Start delay calculation (fullDC) (8 T). (MEM=3247.29)
[09/08 13:55:56   9537s] End AAE Lib Interpolated Model. (MEM=3247.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 13:55:57   9548s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 13:55:57   9548s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49995. 
[09/08 13:55:57   9548s] Total number of fetched objects 49995
[09/08 13:55:57   9548s] AAE_INFO-618: Total number of nets in the design is 51320,  20.8 percent of the nets selected for SI analysis
[09/08 13:55:57   9548s] End delay calculation. (MEM=3576.16 CPU=0:00:10.6 REAL=0:00:01.0)
[09/08 13:55:57   9548s] End delay calculation (fullDC). (MEM=3576.16 CPU=0:00:10.8 REAL=0:00:02.0)
[09/08 13:55:57   9548s] *** CDM Built up (cpu=0:00:10.8  real=0:00:02.0  mem= 3576.2M) ***
[09/08 13:55:58   9552s] *** Done Building Timing Graph (cpu=0:00:44.8 real=0:00:09.0 totSessionCpu=2:39:13 mem=3574.2M)
[09/08 13:55:58   9552s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3574.2M
[09/08 13:55:58   9552s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.041, REAL:0.041, MEM:3574.2M
[09/08 13:55:59   9554s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.541  | -0.575  |  1.667  | -3.541  |   N/A   |  6.811  | -0.014  |  0.185  |
|           TNS (ns):|-121.431 | -53.694 |  0.000  | -67.737 |   N/A   |  0.000  | -0.020  |  0.000  |
|    Violating Paths:|   390   |   355   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.146   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.012%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:17:05, real = 0:07:54, mem = 2330.6M, totSessionCpu=2:39:15 **
[09/08 13:55:59   9554s] Executing marking Critical Nets1
[09/08 13:55:59   9554s] Footprint sg13g2_xor2_1 has at least 2 pins...
[09/08 13:55:59   9554s] Footprint sg13g2_xnor2_1 has at least 3 pins...
[09/08 13:55:59   9554s] Footprint sg13g2_slgcp_1 has at least 4 pins...
[09/08 13:55:59   9554s] Footprint sg13g2_sdfbbp_1 has at least 5 pins...
[09/08 13:55:59   9554s] *** Number of Vt Cells Partition = 1
[09/08 13:55:59   9554s] Running postRoute recovery in postEcoRoute mode
[09/08 13:55:59   9554s] **optDesign ... cpu = 0:17:05, real = 0:07:54, mem = 2330.6M, totSessionCpu=2:39:15 **
[09/08 13:56:00   9556s]   Timing/DRV Snapshot: (TGT)
[09/08 13:56:00   9556s]      Weighted WNS: -0.316
[09/08 13:56:00   9556s]       All  PG WNS: -3.541
[09/08 13:56:00   9556s]       High PG WNS: -0.575
[09/08 13:56:00   9556s]       All  PG TNS: -121.430
[09/08 13:56:00   9556s]       High PG TNS: -53.694
[09/08 13:56:00   9556s]          Tran DRV: 0 (41)
[09/08 13:56:00   9556s]           Cap DRV: 128 (167)
[09/08 13:56:00   9556s]        Fanout DRV: 3 (182)
[09/08 13:56:00   9556s]            Glitch: 0 (0)
[09/08 13:56:00   9556s]    Category Slack: { [L, -3.541] [H, -0.015] [H, 0.185] [H, -0.575] }
[09/08 13:56:00   9556s] 
[09/08 13:56:00   9556s] Checking setup slack degradation ...
[09/08 13:56:00   9556s] 
[09/08 13:56:00   9556s] Recovery Manager:
[09/08 13:56:00   9556s]   Low  Effort WNS Jump: 0.000 (REF: -3.544, TGT: -3.541, Threshold: 0.354) - Skip
[09/08 13:56:00   9556s]   High Effort WNS Jump: 0.015 (REF: { 0.000, 0.000, -0.566 }, TGT: { -0.015, 0.000, -0.575 }, Threshold: 0.075) - Skip
[09/08 13:56:00   9556s]   Low  Effort TNS Jump: 0.000 (REF: -121.651, TGT: -121.430, Threshold: 50.000) - Skip
[09/08 13:56:00   9556s]   High Effort TNS Jump: 0.000 (REF: -53.908, TGT: -53.694, Threshold: 25.000) - Skip
[09/08 13:56:00   9556s] 
[09/08 13:56:00   9556s] Checking DRV degradation...
[09/08 13:56:00   9556s] 
[09/08 13:56:00   9556s] Recovery Manager:
[09/08 13:56:00   9556s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 13:56:00   9556s]      Cap DRV degradation : 0 (128 -> 128, Margin 20) - Skip
[09/08 13:56:00   9556s]   Fanout DRV degradation : 0 (3 -> 3, Margin 20) - Skip
[09/08 13:56:00   9556s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 13:56:00   9556s] 
[09/08 13:56:00   9556s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 13:56:00   9556s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3277.68M, totSessionCpu=2:39:16).
[09/08 13:56:00   9556s] **optDesign ... cpu = 0:17:06, real = 0:07:55, mem = 2331.1M, totSessionCpu=2:39:16 **
[09/08 13:56:00   9556s] 
[09/08 13:56:00   9556s] Latch borrow mode reset to max_borrow
[09/08 13:56:01   9559s] Reported timing to dir ./timingReports
[09/08 13:56:01   9559s] **optDesign ... cpu = 0:17:10, real = 0:07:56, mem = 2333.7M, totSessionCpu=2:39:20 **
[09/08 13:56:01   9559s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3247.2M
[09/08 13:56:01   9559s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.034, MEM:3247.2M
[09/08 13:56:04   9563s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.541  | -0.575  |  1.667  | -3.541  |   N/A   |  6.811  | -0.014  |  0.185  |
|           TNS (ns):|-121.431 | -53.694 |  0.000  | -67.737 |   N/A   |  0.000  | -0.020  |  0.000  |
|    Violating Paths:|   390   |   355   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.146   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.012%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:17:14, real = 0:07:59, mem = 2337.2M, totSessionCpu=2:39:24 **
[09/08 13:56:04   9563s]  ReSet Options after AAE Based Opt flow 
[09/08 13:56:04   9563s] *** Finished optDesign ***
[09/08 13:56:04   9563s] Info: pop threads available for lower-level modules during optimization.
[09/08 13:56:04   9563s] Deleting Lib Analyzer.
[09/08 13:56:04   9563s] Info: Destroy the CCOpt slew target map.
[09/08 13:56:04   9563s] clean pInstBBox. size 0
[09/08 13:56:04   9563s] All LLGs are deleted
[09/08 13:56:04   9563s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3275.4M
[09/08 13:56:04   9563s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3275.4M
[09/08 13:56:04   9563s] 
[09/08 13:56:04   9563s] =============================================================================================
[09/08 13:56:04   9563s]  Final TAT Report for optDesign
[09/08 13:56:04   9563s] =============================================================================================
[09/08 13:56:04   9563s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 13:56:04   9563s] ---------------------------------------------------------------------------------------------
[09/08 13:56:04   9563s] [ WnsOpt                 ]      1   0:00:14.9  (   3.1 % )     0:00:19.4 /  0:00:47.0    2.4
[09/08 13:56:04   9563s] [ TnsOpt                 ]      1   0:00:11.6  (   2.4 % )     0:00:20.9 /  0:00:37.6    1.8
[09/08 13:56:04   9563s] [ DrvOpt                 ]      1   0:00:04.9  (   1.0 % )     0:00:04.9 /  0:00:06.6    1.3
[09/08 13:56:04   9563s] [ ClockDrv               ]      1   0:00:04.1  (   0.9 % )     0:00:04.1 /  0:00:05.5    1.3
[09/08 13:56:04   9563s] [ SkewClock              ]      3   0:00:13.8  (   2.9 % )     0:00:13.8 /  0:00:24.3    1.8
[09/08 13:56:04   9563s] [ ViewPruning            ]     10   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[09/08 13:56:04   9563s] [ CheckPlace             ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:01.2    2.7
[09/08 13:56:04   9563s] [ RefinePlace            ]      2   0:00:03.5  (   0.7 % )     0:00:03.5 /  0:00:05.2    1.5
[09/08 13:56:04   9563s] [ LayerAssignment        ]      2   0:00:02.5  (   0.5 % )     0:00:02.6 /  0:00:02.6    1.0
[09/08 13:56:04   9563s] [ EcoRoute               ]      1   0:05:51.7  (  73.5 % )     0:05:51.7 /  0:12:33.5    2.1
[09/08 13:56:04   9563s] [ ExtractRC              ]      2   0:00:32.8  (   6.9 % )     0:00:32.8 /  0:00:34.3    1.0
[09/08 13:56:04   9563s] [ TimingUpdate           ]     13   0:00:04.1  (   0.9 % )     0:00:21.2 /  0:01:47.3    5.1
[09/08 13:56:04   9563s] [ FullDelayCalc          ]      3   0:00:17.1  (   3.6 % )     0:00:17.1 /  0:01:27.7    5.1
[09/08 13:56:04   9563s] [ OptSummaryReport       ]      5   0:00:00.7  (   0.1 % )     0:00:06.5 /  0:00:11.5    1.8
[09/08 13:56:04   9563s] [ TimingReport           ]      5   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:03.0    3.2
[09/08 13:56:04   9563s] [ DrvReport              ]      5   0:00:04.6  (   1.0 % )     0:00:04.6 /  0:00:07.0    1.5
[09/08 13:56:04   9563s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.7    2.7
[09/08 13:56:04   9563s] [ MISC                   ]          0:00:10.5  (   2.2 % )     0:00:10.5 /  0:00:21.4    2.0
[09/08 13:56:04   9563s] ---------------------------------------------------------------------------------------------
[09/08 13:56:04   9563s]  optDesign TOTAL                    0:07:58.5  ( 100.0 % )     0:07:58.5 /  0:17:13.4    2.2
[09/08 13:56:04   9563s] ---------------------------------------------------------------------------------------------
[09/08 13:56:04   9563s] 
[09/08 13:56:04   9563s] Deleting Cell Server ...
[09/08 19:01:04  11354s] <CMD> report_timing -path_group reg2reg -path_type full_clock
[09/08 19:02:27  11365s] <CMD> ecoChangeCell -Inst i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_RC_20409_0 -Cell sg13g2_inv_16
[09/08 19:02:27  11365s] **ERROR: (IMPOPT-3580):	Cell 'sg13g2_inv_16' is marked as dont_use. ecoChangeCell command will skip this cell.
Type 'man IMPOPT-3580' for more detail.
[09/08 19:02:27  11365s] 
[09/08 19:02:46  11367s] <CMD> set_dont_use sg13g2_buf_16 false
[09/08 19:02:46  11367s] <CMD> set_dont_use sg13g2_inv_16 false
[09/08 19:02:56  11368s] <CMD> optDesign -postroute -setup
[09/08 19:02:56  11368s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2407.4M, totSessionCpu=3:09:29 **
[09/08 19:02:56  11368s] **INFO: User settings:
[09/08 19:02:56  11368s] setNanoRouteMode -drouteAntennaFactor                           1
[09/08 19:02:56  11368s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[09/08 19:02:56  11368s] setNanoRouteMode -drouteStartIteration                          0
[09/08 19:02:56  11368s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/08 19:02:56  11368s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[09/08 19:02:56  11368s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 19:02:56  11368s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 19:02:56  11368s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 19:02:56  11368s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/08 19:02:56  11368s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 19:02:56  11368s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 19:02:56  11368s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 19:02:56  11368s] setNanoRouteMode -timingEngine                                  {}
[09/08 19:02:56  11368s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 19:02:56  11368s] setDesignMode -congEffort                                       high
[09/08 19:02:56  11368s] setDesignMode -flowEffort                                       standard
[09/08 19:02:56  11368s] setDesignMode -process                                          130
[09/08 19:02:56  11368s] setDesignMode -topRoutingLayer                                  Metal4
[09/08 19:02:56  11368s] setExtractRCMode -basic                                         true
[09/08 19:02:56  11368s] setExtractRCMode -coupled                                       true
[09/08 19:02:56  11368s] setExtractRCMode -coupling_c_th                                 0.4
[09/08 19:02:56  11368s] setExtractRCMode -defViaCap                                     true
[09/08 19:02:56  11368s] setExtractRCMode -engine                                        postRoute
[09/08 19:02:56  11368s] setExtractRCMode -extended                                      false
[09/08 19:02:56  11368s] setExtractRCMode -layerIndependent                              1
[09/08 19:02:56  11368s] setExtractRCMode -noCleanRCDB                                   true
[09/08 19:02:56  11368s] setExtractRCMode -nrNetInMemory                                 100000
[09/08 19:02:56  11368s] setExtractRCMode -relative_c_th                                 1
[09/08 19:02:56  11368s] setExtractRCMode -total_c_th                                    0
[09/08 19:02:56  11368s] setUsefulSkewMode -ecoRoute                                     false
[09/08 19:02:56  11368s] setDelayCalMode -enable_high_fanout                             true
[09/08 19:02:56  11368s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/08 19:02:56  11368s] setDelayCalMode -engine                                         aae
[09/08 19:02:56  11368s] setDelayCalMode -ignoreNetLoad                                  false
[09/08 19:02:56  11368s] setDelayCalMode -SIAware                                        true
[09/08 19:02:56  11368s] setOptMode -activeSetupViews                                    { func_view_wc }
[09/08 19:02:56  11368s] setOptMode -addInstancePrefix                                   ictc_postCTS_hold
[09/08 19:02:56  11368s] setOptMode -autoSetupViews                                      { func_view_wc}
[09/08 19:02:56  11368s] setOptMode -autoTDGRSetupViews                                  { func_view_wc}
[09/08 19:02:56  11368s] setOptMode -deleteInst                                          true
[09/08 19:02:56  11368s] setOptMode -drcMargin                                           0
[09/08 19:02:56  11368s] setOptMode -expExtremeCongestionAwareBuffering                  true
[09/08 19:02:56  11368s] setOptMode -fixCap                                              true
[09/08 19:02:56  11368s] setOptMode -fixDrc                                              true
[09/08 19:02:56  11368s] setOptMode -fixFanoutLoad                                       true
[09/08 19:02:56  11368s] setOptMode -fixTran                                             true
[09/08 19:02:56  11368s] setOptMode -optimizeFF                                          true
[09/08 19:02:56  11368s] setOptMode -preserveAllSequential                               false
[09/08 19:02:56  11368s] setOptMode -setupTargetSlack                                    0
[09/08 19:02:56  11368s] setSIMode -separate_delta_delay_on_data                         true
[09/08 19:02:56  11368s] setPlaceMode -place_opt_post_place_tcl                          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/08 19:02:56  11368s] setAnalysisMode -analysisType                                   onChipVariation
[09/08 19:02:56  11368s] setAnalysisMode -checkType                                      setup
[09/08 19:02:56  11368s] setAnalysisMode -clkSrcPath                                     true
[09/08 19:02:56  11368s] setAnalysisMode -clockGatingCheck                               true
[09/08 19:02:56  11368s] setAnalysisMode -clockPropagation                               sdcControl
[09/08 19:02:56  11368s] setAnalysisMode -cppr                                           both
[09/08 19:02:56  11368s] setAnalysisMode -enableMultipleDriveNet                         true
[09/08 19:02:56  11368s] setAnalysisMode -log                                            true
[09/08 19:02:56  11368s] setAnalysisMode -sequentialConstProp                            true
[09/08 19:02:56  11368s] setAnalysisMode -skew                                           true
[09/08 19:02:56  11368s] setAnalysisMode -timeBorrowing                                  true
[09/08 19:02:56  11368s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[09/08 19:02:56  11368s] setAnalysisMode -usefulSkew                                     true
[09/08 19:02:56  11368s] setAnalysisMode -useOutputPinCap                                true
[09/08 19:02:56  11368s] setAnalysisMode -warn                                           true
[09/08 19:02:56  11368s] 
[09/08 19:02:56  11368s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/08 19:02:56  11368s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/08 19:02:56  11368s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 19:02:56  11368s] Summary for sequential cells identification: 
[09/08 19:02:56  11368s]   Identified SBFF number: 3
[09/08 19:02:56  11368s]   Identified MBFF number: 0
[09/08 19:02:56  11368s]   Identified SB Latch number: 0
[09/08 19:02:56  11368s]   Identified MB Latch number: 0
[09/08 19:02:56  11368s]   Not identified SBFF number: 0
[09/08 19:02:56  11368s]   Not identified MBFF number: 0
[09/08 19:02:56  11368s]   Not identified SB Latch number: 0
[09/08 19:02:56  11368s]   Not identified MB Latch number: 0
[09/08 19:02:56  11368s]   Number of sequential cells which are not FFs: 7
[09/08 19:02:56  11368s]  Visiting view : func_view_wc
[09/08 19:02:56  11368s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/08 19:02:56  11368s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 19:02:56  11368s]  Visiting view : func_view_bc
[09/08 19:02:56  11368s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/08 19:02:56  11368s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 19:02:56  11368s]  Setting StdDelay to 37.70
[09/08 19:02:56  11368s] Creating Cell Server, finished. 
[09/08 19:02:56  11368s] 
[09/08 19:02:56  11368s] Need call spDPlaceInit before registerPrioInstLoc.
[09/08 19:02:56  11368s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:02:56  11368s] GigaOpt running with 8 threads.
[09/08 19:02:56  11368s] Info: 8 threads available for lower-level modules during optimization.
[09/08 19:02:56  11368s] OPERPROF: Starting DPlace-Init at level 1, MEM:3250.3M
[09/08 19:02:56  11368s] #spOpts: N=130 mergeVia=F 
[09/08 19:02:56  11368s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3250.3M
[09/08 19:02:56  11368s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3250.3M
[09/08 19:02:56  11368s] Core basic site is CoreSite
[09/08 19:02:56  11368s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:02:56  11369s] Fast DP-INIT is on for default
[09/08 19:02:56  11369s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/08 19:02:56  11369s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.129, REAL:0.040, MEM:3274.3M
[09/08 19:02:56  11369s] OPERPROF:     Starting CMU at level 3, MEM:3274.3M
[09/08 19:02:56  11369s] OPERPROF:     Finished CMU at level 3, CPU:0.012, REAL:0.009, MEM:3274.3M
[09/08 19:02:56  11369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.088, MEM:3274.3M
[09/08 19:02:56  11369s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3274.3MB).
[09/08 19:02:56  11369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.261, REAL:0.170, MEM:3274.3M
[09/08 19:02:56  11369s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:02:56  11369s] 
[09/08 19:02:56  11369s] Creating Lib Analyzer ...
[09/08 19:02:56  11369s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:02:56  11369s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:02:56  11369s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:02:56  11369s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:02:56  11369s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:02:56  11369s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:02:56  11369s] 
[09/08 19:02:56  11369s] {RT default_rc_corner 0 4 4 0}
[09/08 19:02:56  11369s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:09:30 mem=3278.4M
[09/08 19:02:56  11369s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:09:30 mem=3278.4M
[09/08 19:02:56  11369s] Creating Lib Analyzer, finished. 
[09/08 19:02:57  11372s] **optDesign ... cpu = 0:00:04, real = 0:00:01, mem = 2415.4M, totSessionCpu=3:09:33 **
[09/08 19:02:57  11372s] Existing Dirty Nets : 0
[09/08 19:02:57  11372s] New Signature Flow (optDesignCheckOptions) ....
[09/08 19:02:57  11372s] #Taking db snapshot
[09/08 19:02:57  11373s] #Taking db snapshot ... done
[09/08 19:02:57  11373s] OPERPROF: Starting checkPlace at level 1, MEM:3246.4M
[09/08 19:02:57  11373s] #spOpts: N=130 
[09/08 19:02:57  11373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3246.4M
[09/08 19:02:57  11373s] Info: 138 insts are soft-fixed.
[09/08 19:02:57  11373s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:02:57  11373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.034, MEM:3246.4M
[09/08 19:02:57  11373s] Begin checking placement ... (start mem=3246.4M, init mem=3246.4M)
[09/08 19:02:57  11373s] 
[09/08 19:02:57  11373s] Running CheckPlace using 8 threads!...
[09/08 19:02:58  11374s] 
[09/08 19:02:58  11374s] ...checkPlace MT is done!
[09/08 19:02:58  11374s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3278.4M
[09/08 19:02:58  11374s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.025, REAL:0.026, MEM:3278.4M
[09/08 19:02:58  11374s] Pre-route DRC Violation:	198
[09/08 19:02:58  11374s] *info: Placed = 52582          (Fixed = 8460)
[09/08 19:02:58  11374s] *info: Unplaced = 0           
[09/08 19:02:58  11374s] Placement Density:62.01%(659632/1063714)
[09/08 19:02:58  11374s] Placement Density (including fixed std cells):62.62%(676895/1080976)
[09/08 19:02:58  11374s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3278.4M
[09/08 19:02:58  11374s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.017, REAL:0.017, MEM:3278.4M
[09/08 19:02:58  11374s] Finished checkPlace (total: cpu=0:00:01.1, real=0:00:01.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=3278.4M)
[09/08 19:02:58  11374s] OPERPROF: Finished checkPlace at level 1, CPU:1.038, REAL:0.370, MEM:3278.4M
[09/08 19:02:58  11374s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[09/08 19:02:58  11374s] **INFO: It is recommended to fix the placement violations and reroute the design
[09/08 19:02:58  11374s] **INFO: Command refinePlace may be used to fix the placement violations
[09/08 19:02:58  11374s]  Initial DC engine is -> aae
[09/08 19:02:58  11374s]  
[09/08 19:02:58  11374s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/08 19:02:58  11374s]  
[09/08 19:02:58  11374s]  
[09/08 19:02:58  11374s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/08 19:02:58  11374s]  
[09/08 19:02:58  11374s] Reset EOS DB
[09/08 19:02:58  11374s] Ignoring AAE DB Resetting ...
[09/08 19:02:58  11374s]  Set Options for AAE Based Opt flow 
[09/08 19:02:58  11374s] *** optDesign -postRoute ***
[09/08 19:02:58  11374s] DRC Margin: user margin 0.0; extra margin 0
[09/08 19:02:58  11374s] Setup Target Slack: user slack 0
[09/08 19:02:58  11374s] Hold Target Slack: user slack 0
[09/08 19:02:58  11374s] All LLGs are deleted
[09/08 19:02:58  11374s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3278.4M
[09/08 19:02:58  11374s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3278.4M
[09/08 19:02:58  11374s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3278.4M
[09/08 19:02:58  11374s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3278.4M
[09/08 19:02:58  11374s] Fast DP-INIT is on for default
[09/08 19:02:58  11374s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.144, REAL:0.041, MEM:3278.4M
[09/08 19:02:58  11374s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.178, REAL:0.076, MEM:3278.4M
[09/08 19:02:58  11374s] Multi-VT timing optimization disabled based on library information.
[09/08 19:02:58  11374s] Deleting Cell Server ...
[09/08 19:02:58  11374s] Deleting Lib Analyzer.
[09/08 19:02:58  11374s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 19:02:58  11374s] Summary for sequential cells identification: 
[09/08 19:02:58  11374s]   Identified SBFF number: 3
[09/08 19:02:58  11374s]   Identified MBFF number: 0
[09/08 19:02:58  11374s]   Identified SB Latch number: 0
[09/08 19:02:58  11374s]   Identified MB Latch number: 0
[09/08 19:02:58  11374s]   Not identified SBFF number: 0
[09/08 19:02:58  11374s]   Not identified MBFF number: 0
[09/08 19:02:58  11374s]   Not identified SB Latch number: 0
[09/08 19:02:58  11374s]   Not identified MB Latch number: 0
[09/08 19:02:58  11374s]   Number of sequential cells which are not FFs: 7
[09/08 19:02:58  11374s]  Visiting view : func_view_wc
[09/08 19:02:58  11374s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/08 19:02:58  11374s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 19:02:58  11374s]  Visiting view : func_view_bc
[09/08 19:02:58  11374s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/08 19:02:58  11374s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 19:02:58  11374s]  Setting StdDelay to 37.70
[09/08 19:02:58  11374s] Creating Cell Server, finished. 
[09/08 19:02:58  11374s] 
[09/08 19:02:58  11374s] Deleting Cell Server ...
[09/08 19:02:58  11374s] ** INFO : this run is activating 'postRoute' automaton
[09/08 19:02:58  11374s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45134 access done (mem: 3278.363M)
[09/08 19:02:58  11374s] Extraction called for design 'croc_chip' of instances=52646 and nets=51320 using extraction engine 'postRoute' at effort level 'low' .
[09/08 19:02:58  11374s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 19:02:58  11374s] RC Extraction called in multi-corner(1) mode.
[09/08 19:02:58  11374s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 19:02:58  11374s] Type 'man IMPEXT-6197' for more detail.
[09/08 19:02:58  11374s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 19:02:58  11374s] * Layer Id             : 1 - M1
[09/08 19:02:58  11374s]       Thickness        : 0.4
[09/08 19:02:58  11374s]       Min Width        : 0.16
[09/08 19:02:58  11374s]       Layer Dielectric : 4.1
[09/08 19:02:58  11374s] * Layer Id             : 2 - M2
[09/08 19:02:58  11374s]       Thickness        : 0.45
[09/08 19:02:58  11374s]       Min Width        : 0.2
[09/08 19:02:58  11374s]       Layer Dielectric : 4.1
[09/08 19:02:58  11374s] * Layer Id             : 3 - M3
[09/08 19:02:58  11374s]       Thickness        : 0.45
[09/08 19:02:58  11374s]       Min Width        : 0.2
[09/08 19:02:58  11374s]       Layer Dielectric : 4.1
[09/08 19:02:58  11374s] * Layer Id             : 4 - M4
[09/08 19:02:58  11374s]       Thickness        : 0.45
[09/08 19:02:58  11374s]       Min Width        : 0.2
[09/08 19:02:58  11374s]       Layer Dielectric : 4.1
[09/08 19:02:58  11374s] * Layer Id             : 5 - M5
[09/08 19:02:58  11374s]       Thickness        : 0.45
[09/08 19:02:58  11374s]       Min Width        : 0.2
[09/08 19:02:58  11374s]       Layer Dielectric : 4.1
[09/08 19:02:58  11374s] * Layer Id             : 6 - M6
[09/08 19:02:58  11374s]       Thickness        : 2
[09/08 19:02:58  11374s]       Min Width        : 1.64
[09/08 19:02:58  11374s]       Layer Dielectric : 4.1
[09/08 19:02:58  11374s] * Layer Id             : 7 - M7
[09/08 19:02:58  11374s]       Thickness        : 3
[09/08 19:02:58  11374s]       Min Width        : 2
[09/08 19:02:58  11374s]       Layer Dielectric : 4.1
[09/08 19:02:58  11374s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 19:02:58  11374s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 19:02:58  11374s]       RC Corner Indexes            0   
[09/08 19:02:58  11374s] Capacitance Scaling Factor   : 1.00000 
[09/08 19:02:58  11374s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 19:02:58  11374s] Resistance Scaling Factor    : 1.00000 
[09/08 19:02:58  11374s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 19:02:58  11374s] Clock Res. Scaling Factor    : 1.00000 
[09/08 19:02:58  11374s] Shrink Factor                : 1.00000
[09/08 19:03:00  11376s] LayerId::1 widthSet size::1
[09/08 19:03:00  11376s] LayerId::2 widthSet size::3
[09/08 19:03:00  11376s] LayerId::3 widthSet size::3
[09/08 19:03:00  11376s] LayerId::4 widthSet size::3
[09/08 19:03:00  11376s] LayerId::5 widthSet size::3
[09/08 19:03:00  11376s] LayerId::6 widthSet size::1
[09/08 19:03:00  11376s] LayerId::7 widthSet size::1
[09/08 19:03:00  11376s] Initializing multi-corner resistance tables ...
[09/08 19:03:00  11376s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343483 ; uaWl: 1.000000 ; uaWlH: 0.322984 ; aWlH: 0.000000 ; Pmax: 0.859000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:03:01  11377s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3278.4M)
[09/08 19:03:01  11377s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 19:03:02  11378s] Extracted 10.0003% (CPU Time= 0:00:02.8  MEM= 3334.4M)
[09/08 19:03:03  11379s] Extracted 20.0003% (CPU Time= 0:00:03.4  MEM= 3334.4M)
[09/08 19:03:05  11381s] Extracted 30.0002% (CPU Time= 0:00:05.6  MEM= 3338.4M)
[09/08 19:03:05  11382s] Extracted 40.0002% (CPU Time= 0:00:06.0  MEM= 3338.4M)
[09/08 19:03:06  11382s] Extracted 50.0003% (CPU Time= 0:00:06.7  MEM= 3338.4M)
[09/08 19:03:08  11385s] Extracted 60.0003% (CPU Time= 0:00:09.0  MEM= 3338.4M)
[09/08 19:03:09  11385s] Extracted 70.0003% (CPU Time= 0:00:09.5  MEM= 3338.4M)
[09/08 19:03:09  11386s] Extracted 80.0002% (CPU Time= 0:00:10.1  MEM= 3338.4M)
[09/08 19:03:11  11387s] Extracted 90.0002% (CPU Time= 0:00:11.2  MEM= 3338.4M)
[09/08 19:03:13  11389s] Extracted 100% (CPU Time= 0:00:13.9  MEM= 3338.4M)
[09/08 19:03:14  11390s] Number of Extracted Resistors     : 903168
[09/08 19:03:14  11390s] Number of Extracted Ground Cap.   : 925508
[09/08 19:03:14  11390s] Number of Extracted Coupling Cap. : 1997084
[09/08 19:03:14  11390s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3306.363M)
[09/08 19:03:14  11390s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 19:03:14  11390s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3306.4M)
[09/08 19:03:14  11390s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 19:03:15  11391s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45134 access done (mem: 3306.363M)
[09/08 19:03:15  11391s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3306.363M)
[09/08 19:03:15  11391s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3306.363M)
[09/08 19:03:15  11391s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 19:03:15  11392s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 3306.363M)
[09/08 19:03:15  11392s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3306.363M)
[09/08 19:03:15  11392s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.8  Real Time: 0:00:17.0  MEM: 3306.363M)
[09/08 19:03:15  11392s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3251.203M)
[09/08 19:03:15  11392s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3251.2M)
[09/08 19:03:16  11392s] LayerId::1 widthSet size::1
[09/08 19:03:16  11392s] LayerId::2 widthSet size::3
[09/08 19:03:16  11392s] LayerId::3 widthSet size::3
[09/08 19:03:16  11392s] LayerId::4 widthSet size::3
[09/08 19:03:16  11392s] LayerId::5 widthSet size::3
[09/08 19:03:16  11392s] LayerId::6 widthSet size::1
[09/08 19:03:16  11392s] LayerId::7 widthSet size::1
[09/08 19:03:16  11392s] Initializing multi-corner resistance tables ...
[09/08 19:03:16  11393s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343483 ; uaWl: 1.000000 ; uaWlH: 0.322984 ; aWlH: 0.000000 ; Pmax: 0.859000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:03:17  11395s] Starting delay calculation for Hold views
[09/08 19:03:17  11396s] #################################################################################
[09/08 19:03:17  11396s] # Design Stage: PostRoute
[09/08 19:03:17  11396s] # Design Name: croc_chip
[09/08 19:03:17  11396s] # Design Mode: 130nm
[09/08 19:03:17  11396s] # Analysis Mode: MMMC OCV 
[09/08 19:03:17  11396s] # Parasitics Mode: SPEF/RCDB
[09/08 19:03:17  11396s] # Signoff Settings: SI Off 
[09/08 19:03:17  11396s] #################################################################################
[09/08 19:03:17  11396s] Topological Sorting (REAL = 0:00:00.0, MEM = 3252.0M, InitMEM = 3245.2M)
[09/08 19:03:17  11396s] Calculate late delays in OCV mode...
[09/08 19:03:17  11396s] Calculate early delays in OCV mode...
[09/08 19:03:17  11396s] Start delay calculation (fullDC) (8 T). (MEM=3252.01)
[09/08 19:03:17  11396s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/08 19:03:18  11396s] End AAE Lib Interpolated Model. (MEM=3277.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:03:18  11397s] Type 'man IMPESI-3194' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:18  11397s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:03:18  11397s] Type 'man IMPESI-3199' for more detail.
[09/08 19:03:20  11408s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
[09/08 19:03:20  11408s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49995. 
[09/08 19:03:20  11408s] Total number of fetched objects 49995
[09/08 19:03:20  11408s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 19:03:20  11408s] End delay calculation. (MEM=3607.64 CPU=0:00:10.6 REAL=0:00:02.0)
[09/08 19:03:20  11408s] End delay calculation (fullDC). (MEM=3607.64 CPU=0:00:12.1 REAL=0:00:03.0)
[09/08 19:03:20  11408s] *** CDM Built up (cpu=0:00:12.5  real=0:00:03.0  mem= 3607.6M) ***
[09/08 19:03:21  11412s] *** Done Building Timing Graph (cpu=0:00:16.2 real=0:00:04.0 totSessionCpu=3:10:12 mem=3607.6M)
[09/08 19:03:21  11412s] Done building cte hold timing graph (HoldAware) cpu=0:00:18.5 real=0:00:05.0 totSessionCpu=3:10:12 mem=3607.6M ***
[09/08 19:03:22  11415s] Starting delay calculation for Setup views
[09/08 19:03:22  11415s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 19:03:22  11415s] #################################################################################
[09/08 19:03:22  11415s] # Design Stage: PostRoute
[09/08 19:03:22  11415s] # Design Name: croc_chip
[09/08 19:03:22  11415s] # Design Mode: 130nm
[09/08 19:03:22  11415s] # Analysis Mode: MMMC OCV 
[09/08 19:03:22  11415s] # Parasitics Mode: SPEF/RCDB
[09/08 19:03:22  11415s] # Signoff Settings: SI On 
[09/08 19:03:22  11415s] #################################################################################
[09/08 19:03:22  11416s] Topological Sorting (REAL = 0:00:00.0, MEM = 3613.0M, InitMEM = 3613.0M)
[09/08 19:03:23  11416s] Setting infinite Tws ...
[09/08 19:03:23  11416s] First Iteration Infinite Tw... 
[09/08 19:03:23  11416s] Calculate early delays in OCV mode...
[09/08 19:03:23  11416s] Calculate late delays in OCV mode...
[09/08 19:03:23  11416s] Start delay calculation (fullDC) (8 T). (MEM=3613.02)
[09/08 19:03:23  11416s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/08 19:03:23  11417s] End AAE Lib Interpolated Model. (MEM=3630.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio12_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 19:03:23  11418s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 19:03:26  11436s] Total number of fetched objects 49995
[09/08 19:03:26  11436s] AAE_INFO-618: Total number of nets in the design is 51320,  97.6 percent of the nets selected for SI analysis
[09/08 19:03:26  11436s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 19:03:26  11436s] End delay calculation. (MEM=3599.52 CPU=0:00:18.3 REAL=0:00:03.0)
[09/08 19:03:26  11436s] End delay calculation (fullDC). (MEM=3599.52 CPU=0:00:19.6 REAL=0:00:03.0)
[09/08 19:03:26  11436s] *** CDM Built up (cpu=0:00:20.7  real=0:00:04.0  mem= 3599.5M) ***
[09/08 19:03:27  11441s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3599.5M)
[09/08 19:03:27  11441s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 19:03:27  11441s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3599.5M)
[09/08 19:03:27  11441s] 
[09/08 19:03:27  11441s] Executing IPO callback for view pruning ..
[09/08 19:03:27  11441s] Starting SI iteration 2
[09/08 19:03:27  11441s] Calculate early delays in OCV mode...
[09/08 19:03:27  11441s] Calculate late delays in OCV mode...
[09/08 19:03:27  11441s] Start delay calculation (fullDC) (8 T). (MEM=3243.65)
[09/08 19:03:27  11442s] End AAE Lib Interpolated Model. (MEM=3243.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:03:29  11453s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 19:03:29  11453s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49995. 
[09/08 19:03:29  11453s] Total number of fetched objects 49995
[09/08 19:03:29  11453s] AAE_INFO-618: Total number of nets in the design is 51320,  20.8 percent of the nets selected for SI analysis
[09/08 19:03:29  11453s] End delay calculation. (MEM=3560.71 CPU=0:00:11.4 REAL=0:00:01.0)
[09/08 19:03:29  11453s] End delay calculation (fullDC). (MEM=3560.71 CPU=0:00:11.6 REAL=0:00:02.0)
[09/08 19:03:29  11453s] *** CDM Built up (cpu=0:00:11.6  real=0:00:02.0  mem= 3560.7M) ***
[09/08 19:03:30  11457s] *** Done Building Timing Graph (cpu=0:00:42.1 real=0:00:08.0 totSessionCpu=3:10:58 mem=3558.7M)
[09/08 19:03:30  11457s] End AAE Lib Interpolated Model. (MEM=3558.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:03:30  11457s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3558.7M
[09/08 19:03:30  11457s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.047, MEM:3558.7M
[09/08 19:03:31  11459s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.541  | -0.575  |  1.667  | -3.541  |   N/A   |  6.811  | -0.014  |  0.185  |
|           TNS (ns):|-121.431 | -53.694 |  0.000  | -67.737 |   N/A   |  0.000  | -0.020  |  0.000  |
|    Violating Paths:|   390   |   355   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.146   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.012%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:31, real = 0:00:35, mem = 2441.6M, totSessionCpu=3:11:00 **
[09/08 19:03:31  11460s] Setting latch borrow mode to budget during optimization.
[09/08 19:03:33  11466s] Info: Done creating the CCOpt slew target map.
[09/08 19:03:33  11466s] Glitch fixing enabled
[09/08 19:03:33  11466s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/08 19:03:33  11466s] Running CCOpt-PRO on entire clock network
[09/08 19:03:33  11466s] Net route status summary:
[09/08 19:03:33  11466s]   Clock:       382 (unrouted=3, trialRouted=0, noStatus=0, routed=379, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:03:33  11466s]   Non-clock: 50938 (unrouted=6231, trialRouted=0, noStatus=0, routed=44707, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:03:33  11466s] Clock tree cells fixed by user: 1 out of 379 (0.264%)
[09/08 19:03:33  11466s] PRO...
[09/08 19:03:33  11466s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/08 19:03:33  11466s] Initializing clock structures...
[09/08 19:03:33  11466s]   Creating own balancer
[09/08 19:03:33  11466s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/08 19:03:33  11466s]   Removing CTS place status from clock tree and sinks.
[09/08 19:03:33  11466s] Removed CTS place status from 355 clock cells (out of 385 ) and 0 clock sinks (out of 0 ).
[09/08 19:03:33  11466s]   Initializing legalizer
[09/08 19:03:33  11466s]   Using cell based legalization.
[09/08 19:03:33  11466s] OPERPROF: Starting DPlace-Init at level 1, MEM:3252.3M
[09/08 19:03:33  11466s] #spOpts: N=130 mergeVia=F 
[09/08 19:03:33  11466s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3252.3M
[09/08 19:03:33  11466s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:03:33  11466s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.046, MEM:3252.3M
[09/08 19:03:33  11466s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3252.3MB).
[09/08 19:03:33  11466s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.098, MEM:3252.3M
[09/08 19:03:33  11466s] (I)       Load db... (mem=3252.3M)
[09/08 19:03:33  11466s] (I)       Read data from FE... (mem=3252.3M)
[09/08 19:03:33  11466s] (I)       Read nodes and places... (mem=3252.3M)
[09/08 19:03:33  11466s] (I)       Number of ignored instance 0
[09/08 19:03:33  11466s] (I)       Number of inbound cells 0
[09/08 19:03:33  11466s] (I)       numMoveCells=44475, numMacros=66  numPads=48  numMultiRowHeightInsts=0
[09/08 19:03:33  11466s] (I)       cell height: 3780, count: 44475
[09/08 19:03:33  11466s] (I)       Done Read nodes and places (cpu=0.076s, mem=3267.1M)
[09/08 19:03:33  11466s] (I)       Read rows... (mem=3267.1M)
[09/08 19:03:33  11466s] (I)       rowRegion is not equal to core box, resetting core box
[09/08 19:03:33  11466s] (I)       rowRegion : (348000, 348000) - (1492320, 1489560)
[09/08 19:03:33  11466s] (I)       coreBox   : (348000, 348000) - (1492320, 1492020)
[09/08 19:03:33  11466s] (I)       Done Read rows (cpu=0.000s, mem=3267.1M)
[09/08 19:03:33  11466s] (I)       Done Read data from FE (cpu=0.076s, mem=3267.1M)
[09/08 19:03:33  11466s] (I)       Done Load db (cpu=0.076s, mem=3267.1M)
[09/08 19:03:33  11466s] (I)       Constructing placeable region... (mem=3267.1M)
[09/08 19:03:33  11466s] (I)       Constructing bin map
[09/08 19:03:33  11466s] (I)       Initialize bin information with width=37800 height=37800
[09/08 19:03:33  11466s] (I)       Done constructing bin map
[09/08 19:03:33  11466s] (I)       Removing 147 blocked bin with high fixed inst density
[09/08 19:03:33  11466s] (I)       Compute region effective width... (mem=3267.1M)
[09/08 19:03:33  11466s] (I)       Done Compute region effective width (cpu=0.002s, mem=3267.1M)
[09/08 19:03:33  11466s] (I)       Done Constructing placeable region (cpu=0.018s, mem=3267.1M)
[09/08 19:03:33  11466s] Accumulated time to calculate placeable region: 0.00502
[09/08 19:03:33  11466s] Accumulated time to calculate placeable region: 0.00519
[09/08 19:03:33  11466s] Accumulated time to calculate placeable region: 0.00537
[09/08 19:03:33  11466s] Accumulated time to calculate placeable region: 0.00547
[09/08 19:03:33  11466s] Accumulated time to calculate placeable region: 0.00552
[09/08 19:03:33  11466s] Accumulated time to calculate placeable region: 0.00573
[09/08 19:03:33  11466s] Accumulated time to calculate placeable region: 0.00581
[09/08 19:03:33  11466s]   Reconstructing clock tree datastructures...
[09/08 19:03:33  11466s]     Validating CTS configuration...
[09/08 19:03:33  11466s]     Checking module port directions...
[09/08 19:03:33  11466s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/08 19:03:33  11466s]     Non-default CCOpt properties:
[09/08 19:03:33  11466s]     adjacent_rows_legal: true (default: false)
[09/08 19:03:33  11466s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/08 19:03:33  11466s]     buffer_cells is set for at least one object
[09/08 19:03:33  11466s]     cannot_merge_reason is set for at least one object
[09/08 19:03:33  11466s]     cell_density is set for at least one object
[09/08 19:03:33  11466s]     cell_halo_rows: 0 (default: 1)
[09/08 19:03:33  11466s]     cell_halo_sites: 0 (default: 4)
[09/08 19:03:33  11466s]     clock_nets_detailed_routed: 1 (default: false)
[09/08 19:03:33  11466s]     force_design_routing_status: 1 (default: auto)
[09/08 19:03:33  11466s]     original_names is set for at least one object
[09/08 19:03:33  11466s]     override_minimum_skew_target: 1 (default: false)
[09/08 19:03:33  11466s]     primary_delay_corner: delay_wc (default: )
[09/08 19:03:33  11466s]     route_type is set for at least one object
[09/08 19:03:33  11466s]     source_driver is set for at least one object
[09/08 19:03:33  11466s]     target_insertion_delay is set for at least one object
[09/08 19:03:33  11466s]     target_max_trans is set for at least one object
[09/08 19:03:33  11466s]     target_max_trans_sdc is set for at least one object
[09/08 19:03:33  11466s]     target_skew is set for at least one object
[09/08 19:03:33  11466s]     target_skew_wire is set for at least one object
[09/08 19:03:33  11466s]     Route type trimming info:
[09/08 19:03:33  11466s]       No route type modifications were made.
[09/08 19:03:33  11466s] (I)       Initializing Steiner engine. 
[09/08 19:03:34  11467s] End AAE Lib Interpolated Model. (MEM=3305.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:03:34  11467s]     Library trimming buffers in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/08 19:03:34  11467s]     Original list had 4 cells:
[09/08 19:03:34  11467s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 19:03:34  11467s]     Library trimming was not able to trim any cells:
[09/08 19:03:34  11467s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 19:03:34  11467s] Accumulated time to calculate placeable region: 0.00606
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 19:03:34  11467s]     Library trimming inverters in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 5 cells
[09/08 19:03:34  11467s]     Original list had 5 cells:
[09/08 19:03:34  11467s]     sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 19:03:34  11467s]     Library trimming was not able to trim any cells:
[09/08 19:03:34  11467s]     sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 19:03:34  11467s] Accumulated time to calculate placeable region: 0.00624
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
[09/08 19:03:34  11467s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[09/08 19:03:34  11467s] To increase the message display limit, refer to the product command reference manual.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 19:03:36  11469s]     Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
[09/08 19:03:36  11469s]     Non-default CCOpt properties:
[09/08 19:03:36  11469s]       cell_density: 1 (default: 0.75)
[09/08 19:03:36  11469s]       route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
[09/08 19:03:36  11469s]       route_type (trunk): clk_trunk (default: default)
[09/08 19:03:36  11469s]       route_type (top): default_route_type_nonleaf (default: default)
[09/08 19:03:36  11469s]       source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
[09/08 19:03:36  11469s]     For power domain auto-default:
[09/08 19:03:36  11469s]       Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 19:03:36  11469s]       Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 19:03:36  11469s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
[09/08 19:03:36  11469s]     Top Routing info:
[09/08 19:03:36  11469s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 19:03:36  11469s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 19:03:36  11469s]     Trunk Routing info:
[09/08 19:03:36  11469s]       Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 19:03:36  11469s]       Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 19:03:36  11469s]     Leaf Routing info:
[09/08 19:03:36  11469s]       Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 19:03:36  11469s]       Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 19:03:36  11469s]     For timing_corner delay_wc:setup, late and power domain auto-default:
[09/08 19:03:36  11469s]       Slew time target (leaf):    0.800ns
[09/08 19:03:36  11469s]       Slew time target (trunk):   0.800ns
[09/08 19:03:36  11469s]       Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
[09/08 19:03:36  11469s]       Buffer unit delay: 0.290ns
[09/08 19:03:36  11469s]       Buffer max distance: 5031.402um
[09/08 19:03:36  11469s]     Fastest wire driving cells and distances:
[09/08 19:03:36  11469s]       Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
[09/08 19:03:36  11469s]       Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=1840.977um, saturatedSlew=0.228ns, speed=7116.262um per ns, cellArea=18.726um^2 per 1000um}
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     Logic Sizing Table:
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     --------------------------------------------------------------------------------
[09/08 19:03:36  11469s]     Cell              Instance count    Source         Eligible library cells
[09/08 19:03:36  11469s]     --------------------------------------------------------------------------------
[09/08 19:03:36  11469s]     sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
[09/08 19:03:36  11469s]     sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
[09/08 19:03:36  11469s]     --------------------------------------------------------------------------------
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s]     Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 19:03:36  11469s]     Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/08 19:03:36  11469s]     Clock tree clk_sys has 1 slew violation.
[09/08 19:03:36  11469s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
[09/08 19:03:36  11469s]       Sources:                     pin jtag_tck_i
[09/08 19:03:36  11469s]       Total number of sinks:       290
[09/08 19:03:36  11469s]       Delay constrained sinks:     289
[09/08 19:03:36  11469s]       Non-leaf sinks:              0
[09/08 19:03:36  11469s]       Ignore pins:                 0
[09/08 19:03:36  11469s]      Timing corner delay_wc:setup.late:
[09/08 19:03:36  11469s]       Skew target:                 0.150ns
[09/08 19:03:36  11469s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
[09/08 19:03:36  11469s]       Sources:                     pin jtag_tck_i
[09/08 19:03:36  11469s]       Total number of sinks:       290
[09/08 19:03:36  11469s]       Delay constrained sinks:     289
[09/08 19:03:36  11469s]       Non-leaf sinks:              0
[09/08 19:03:36  11469s]       Ignore pins:                 0
[09/08 19:03:36  11469s]      Timing corner delay_wc:setup.late:
[09/08 19:03:36  11469s]       Skew target:                 0.150ns
[09/08 19:03:36  11469s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
[09/08 19:03:36  11469s]       Sources:                     pin ref_clk_i
[09/08 19:03:36  11469s]       Total number of sinks:       1
[09/08 19:03:36  11469s]       Delay constrained sinks:     0
[09/08 19:03:36  11469s]       Non-leaf sinks:              0
[09/08 19:03:36  11469s]       Ignore pins:                 0
[09/08 19:03:36  11469s]      Timing corner delay_wc:setup.late:
[09/08 19:03:36  11469s]       Skew target:                 0.150ns
[09/08 19:03:36  11469s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
[09/08 19:03:36  11469s]       Sources:                     pin ref_clk_i
[09/08 19:03:36  11469s]       Total number of sinks:       1
[09/08 19:03:36  11469s]       Delay constrained sinks:     0
[09/08 19:03:36  11469s]       Non-leaf sinks:              0
[09/08 19:03:36  11469s]       Ignore pins:                 0
[09/08 19:03:36  11469s]      Timing corner delay_wc:setup.late:
[09/08 19:03:36  11469s]       Skew target:                 0.150ns
[09/08 19:03:36  11469s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
[09/08 19:03:36  11469s]       Sources:                     pin clk_i
[09/08 19:03:36  11469s]       Total number of sinks:       4983
[09/08 19:03:36  11469s]       Delay constrained sinks:     4982
[09/08 19:03:36  11469s]       Non-leaf sinks:              0
[09/08 19:03:36  11469s]       Ignore pins:                 0
[09/08 19:03:36  11469s]      Timing corner delay_wc:setup.late:
[09/08 19:03:36  11469s]       Skew target:                 0.150ns
[09/08 19:03:36  11469s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
[09/08 19:03:36  11469s]       Sources:                     pin clk_i
[09/08 19:03:36  11469s]       Total number of sinks:       4983
[09/08 19:03:36  11469s]       Delay constrained sinks:     4982
[09/08 19:03:36  11469s]       Non-leaf sinks:              0
[09/08 19:03:36  11469s]       Ignore pins:                 0
[09/08 19:03:36  11469s]      Timing corner delay_wc:setup.late:
[09/08 19:03:36  11469s]       Skew target:                 0.150ns
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     Clock Tree Violations Report
[09/08 19:03:36  11469s]     ============================
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[09/08 19:03:36  11469s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[09/08 19:03:36  11469s]     Consider reviewing your design and relaunching CCOpt.
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     Max Slew Violations
[09/08 19:03:36  11469s]     -------------------
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.230ns.
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:03:36  11469s]     Primary reporting skew groups are:
[09/08 19:03:36  11469s]     skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     Clock DAG stats initial state:
[09/08 19:03:36  11469s]       cell counts      : b=363, i=13, icg=0, nicg=0, l=3, total=379
[09/08 19:03:36  11469s]       cell areas       : b=4487.011um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33397.690um^2
[09/08 19:03:36  11469s]       hp wire lengths  : top=0.000um, trunk=11928.250um, leaf=29968.938um, total=41897.188um
[09/08 19:03:36  11469s]     Clock DAG library cell distribution initial state {count}:
[09/08 19:03:36  11469s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 235 sg13g2_buf_1: 1 
[09/08 19:03:36  11469s]        Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:03:36  11469s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:03:36  11469s] Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 19:03:36  11469s] Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] Layer information for route type clk_leaf_ccopt_autotrimmed:
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------------
[09/08 19:03:36  11469s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 19:03:36  11469s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 19:03:36  11469s]                                                                             to Layer
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------------
[09/08 19:03:36  11469s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 19:03:36  11469s] Metal2       Y            H          0.258         0.227         0.059          3
[09/08 19:03:36  11469s] Metal3       Y            V          0.258         0.206         0.053          3
[09/08 19:03:36  11469s] Metal4       Y            H          0.258         0.227         0.059          3
[09/08 19:03:36  11469s] Metal5       N            V          0.258         0.206         0.053          3
[09/08 19:03:36  11469s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 19:03:36  11469s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------------
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 19:03:36  11469s] Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] Layer information for route type clk_trunk:
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------------
[09/08 19:03:36  11469s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 19:03:36  11469s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 19:03:36  11469s]                                                                             to Layer
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------------
[09/08 19:03:36  11469s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 19:03:36  11469s] Metal2       N            H          0.172         0.214         0.037          5
[09/08 19:03:36  11469s] Metal3       Y            V          0.172         0.200         0.034          5
[09/08 19:03:36  11469s] Metal4       Y            H          0.172         0.214         0.037          5
[09/08 19:03:36  11469s] Metal5       Y            V          0.172         0.200         0.034          5
[09/08 19:03:36  11469s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 19:03:36  11469s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------------
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 19:03:36  11469s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] Layer information for route type default_route_type_nonleaf:
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] ------------------------------------------------------------------------
[09/08 19:03:36  11469s] Layer        Preferred    Route    Res.          Cap.          RC
[09/08 19:03:36  11469s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/08 19:03:36  11469s] ------------------------------------------------------------------------
[09/08 19:03:36  11469s] Metal1       N            V          0.844         0.235         0.198
[09/08 19:03:36  11469s] Metal2       N            H          0.515         0.266         0.137
[09/08 19:03:36  11469s] Metal3       Y            V          0.515         0.254         0.131
[09/08 19:03:36  11469s] Metal4       Y            H          0.515         0.266         0.137
[09/08 19:03:36  11469s] Metal5       N            V          0.515         0.254         0.131
[09/08 19:03:36  11469s] TopMetal1    N            H          0.013         0.320         0.004
[09/08 19:03:36  11469s] TopMetal2    N            V          0.007         0.307         0.002
[09/08 19:03:36  11469s] ------------------------------------------------------------------------
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] Via selection for estimated routes (rule default):
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------
[09/08 19:03:36  11469s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 19:03:36  11469s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------
[09/08 19:03:36  11469s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 19:03:36  11469s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 19:03:36  11469s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 19:03:36  11469s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 19:03:36  11469s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 19:03:36  11469s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] Via selection for estimated routes (rule ndr_2w2s):
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------
[09/08 19:03:36  11469s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 19:03:36  11469s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------
[09/08 19:03:36  11469s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 19:03:36  11469s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 19:03:36  11469s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 19:03:36  11469s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 19:03:36  11469s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 19:03:36  11469s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] Via selection for estimated routes (rule ndr_3w3s):
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------
[09/08 19:03:36  11469s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 19:03:36  11469s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------
[09/08 19:03:36  11469s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 19:03:36  11469s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 19:03:36  11469s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 19:03:36  11469s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 19:03:36  11469s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 19:03:36  11469s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 19:03:36  11469s] ------------------------------------------------------------------------------
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     Ideal and dont_touch net fanout counts:
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     -----------------------------------------------------------
[09/08 19:03:36  11469s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[09/08 19:03:36  11469s]     -----------------------------------------------------------
[09/08 19:03:36  11469s]           1            10                      1
[09/08 19:03:36  11469s]          11           100                      0
[09/08 19:03:36  11469s]         101          1000                      0
[09/08 19:03:36  11469s]        1001         10000                      0
[09/08 19:03:36  11469s]       10001           +                        0
[09/08 19:03:36  11469s]     -----------------------------------------------------------
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     Top ideal and dont_touch nets by fanout:
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     --------------------------------------
[09/08 19:03:36  11469s]     Net name                     Fanout ()
[09/08 19:03:36  11469s]     --------------------------------------
[09/08 19:03:36  11469s]     i_croc_soc/i_croc/FE_RN_5        2
[09/08 19:03:36  11469s]     --------------------------------------
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     
[09/08 19:03:36  11469s]     No dont_touch hnets found in the clock tree
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s] 
[09/08 19:03:36  11469s]     Validating CTS configuration done. (took cpu=0:00:03.1 real=0:00:02.8)
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:03:36  11469s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:03:36  11469s] **WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
[09/08 19:03:36  11469s] To increase the message display limit, refer to the product command reference manual.
[09/08 19:03:36  11469s]     CCOpt configuration status: all checks passed.
[09/08 19:03:36  11469s]   Reconstructing clock tree datastructures done.
[09/08 19:03:36  11469s] Initializing clock structures done.
[09/08 19:03:36  11469s] PRO...
[09/08 19:03:36  11469s]   PRO active optimizations:
[09/08 19:03:36  11469s]    - DRV fixing with cell sizing
[09/08 19:03:36  11469s]   
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
[09/08 19:03:36  11469s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
[09/08 19:03:36  11469s]   Detected clock skew data from CTS
[09/08 19:03:36  11469s]   Clock DAG stats PRO initial state:
[09/08 19:03:36  11469s]     cell counts      : b=363, i=13, icg=0, nicg=0, l=3, total=379
[09/08 19:03:36  11469s]     cell areas       : b=4487.011um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33397.690um^2
[09/08 19:03:36  11469s]     cell capacitance : b=1.281pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.843pF
[09/08 19:03:36  11469s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 19:03:36  11469s]     wire capacitance : top=0.000pF, trunk=2.456pF, leaf=10.313pF, total=12.769pF
[09/08 19:03:36  11469s]     wire lengths     : top=0.000um, trunk=17781.590um, leaf=71657.935um, total=89439.525um
[09/08 19:03:36  11469s]     hp wire lengths  : top=0.000um, trunk=11928.250um, leaf=29968.938um, total=41897.188um
[09/08 19:03:36  11469s]   Clock DAG net violations PRO initial state:
[09/08 19:03:36  11469s]     Unfixable Transition : {count=1, worst=[1.728ns]} avg=1.728ns sd=0.000ns sum=1.728ns
[09/08 19:03:36  11469s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/08 19:03:36  11469s]     Trunk : target=0.500ns count=198 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {197 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 19:03:36  11469s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.186ns min=0.034ns max=2.228ns {74 <= 0.300ns, 2 <= 0.400ns, 79 <= 0.450ns, 26 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 19:03:36  11469s]   Clock DAG library cell distribution PRO initial state {count}:
[09/08 19:03:36  11469s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 235 sg13g2_buf_1: 1 
[09/08 19:03:36  11469s]      Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:03:36  11469s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:03:36  11469s]   Primary reporting skew groups PRO initial state:
[09/08 19:03:36  11469s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 19:03:36  11470s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 19:03:36  11470s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_11__reg/CLK
[09/08 19:03:36  11470s]   Skew group summary PRO initial state:
[09/08 19:03:36  11470s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 19:03:36  11470s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 19:03:36  11470s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.890, avg=2.388, sd=0.251], skew [1.177 vs 0.150*], 38.7% {2.405, 2.554} (wid=0.254 ws=0.142) (gid=2.720 gs=1.158)
[09/08 19:03:36  11470s]   Recomputing CTS skew targets...
[09/08 19:03:36  11470s]   Resolving skew group constraints...
[09/08 19:03:36  11470s]     Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
[09/08 19:03:36  11470s]   Resolving skew group constraints done.
[09/08 19:03:36  11470s]   Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/08 19:03:36  11470s]   PRO Fixing DRVs...
[09/08 19:03:36  11470s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/08 19:03:37  11470s]     CCOpt-PRO: considered: 382, tested: 382, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[09/08 19:03:37  11470s]     
[09/08 19:03:37  11470s]     PRO Statistics: Fix DRVs (cell sizing):
[09/08 19:03:37  11470s]     =======================================
[09/08 19:03:37  11470s]     
[09/08 19:03:37  11470s]     Cell changes by Net Type:
[09/08 19:03:37  11470s]     
[09/08 19:03:37  11470s]     -------------------------------------------------------------------------------------------------
[09/08 19:03:37  11470s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/08 19:03:37  11470s]     -------------------------------------------------------------------------------------------------
[09/08 19:03:37  11470s]     top                0            0           0            0                    0                0
[09/08 19:03:37  11470s]     trunk              0            0           0            0                    0                0
[09/08 19:03:37  11470s]     leaf               0            0           0            0                    0                0
[09/08 19:03:37  11470s]     -------------------------------------------------------------------------------------------------
[09/08 19:03:37  11470s]     Total              0            0           0            0                    0                0
[09/08 19:03:37  11470s]     -------------------------------------------------------------------------------------------------
[09/08 19:03:37  11470s]     
[09/08 19:03:37  11470s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/08 19:03:37  11470s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/08 19:03:37  11470s]     
[09/08 19:03:37  11470s]     Clock DAG stats after 'PRO Fixing DRVs':
[09/08 19:03:37  11470s]       cell counts      : b=363, i=13, icg=0, nicg=0, l=3, total=379
[09/08 19:03:37  11470s]       cell areas       : b=4487.011um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33397.690um^2
[09/08 19:03:37  11470s]       cell capacitance : b=1.281pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.843pF
[09/08 19:03:37  11470s]       sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 19:03:37  11470s]       wire capacitance : top=0.000pF, trunk=2.456pF, leaf=10.313pF, total=12.769pF
[09/08 19:03:37  11470s]       wire lengths     : top=0.000um, trunk=17781.590um, leaf=71657.935um, total=89439.525um
[09/08 19:03:37  11470s]       hp wire lengths  : top=0.000um, trunk=11928.250um, leaf=29968.938um, total=41897.188um
[09/08 19:03:37  11470s]     Clock DAG net violations after 'PRO Fixing DRVs':
[09/08 19:03:37  11470s]       Unfixable Transition : {count=1, worst=[1.728ns]} avg=1.728ns sd=0.000ns sum=1.728ns
[09/08 19:03:37  11470s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[09/08 19:03:37  11470s]       Trunk : target=0.500ns count=198 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {197 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 19:03:37  11470s]       Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.186ns min=0.034ns max=2.228ns {74 <= 0.300ns, 2 <= 0.400ns, 79 <= 0.450ns, 26 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 19:03:37  11470s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[09/08 19:03:37  11470s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 235 sg13g2_buf_1: 1 
[09/08 19:03:37  11470s]        Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:03:37  11470s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:03:37  11470s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[09/08 19:03:37  11470s]       skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 19:03:37  11470s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 19:03:37  11470s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_11__reg/CLK
[09/08 19:03:37  11470s]     Skew group summary after 'PRO Fixing DRVs':
[09/08 19:03:37  11470s]       skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 19:03:37  11470s]       skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 19:03:37  11470s]       skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.890, avg=2.388, sd=0.251], skew [1.177 vs 0.150*], 38.7% {2.405, 2.554} (wid=0.254 ws=0.142) (gid=2.720 gs=1.158)
[09/08 19:03:37  11470s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/08 19:03:37  11470s]   PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/08 19:03:37  11470s] 
[09/08 19:03:37  11470s] Slew Diagnostics: After DRV fixing
[09/08 19:03:37  11470s] ==================================
[09/08 19:03:37  11470s] 
[09/08 19:03:37  11470s] Global Causes:
[09/08 19:03:37  11470s] 
[09/08 19:03:37  11470s] -------------------------------------
[09/08 19:03:37  11470s] Cause
[09/08 19:03:37  11470s] -------------------------------------
[09/08 19:03:37  11470s] DRV fixing with buffering is disabled
[09/08 19:03:37  11470s] -------------------------------------
[09/08 19:03:37  11470s] 
[09/08 19:03:37  11470s] Top 5 overslews:
[09/08 19:03:37  11470s] 
[09/08 19:03:37  11470s] -----------------------------------------------------------------
[09/08 19:03:37  11470s] Overslew    Causes                 Driving Pin
[09/08 19:03:37  11470s] -----------------------------------------------------------------
[09/08 19:03:37  11470s] 1.728ns     Clock inst is FIXED    i_croc_soc/i_croc/manual_cts/X
[09/08 19:03:37  11470s] -----------------------------------------------------------------
[09/08 19:03:37  11470s] 
[09/08 19:03:37  11470s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/08 19:03:37  11470s] 
[09/08 19:03:37  11470s] ---------------------------------
[09/08 19:03:37  11470s] Cause                  Occurences
[09/08 19:03:37  11470s] ---------------------------------
[09/08 19:03:37  11470s] Clock inst is FIXED        1
[09/08 19:03:37  11470s] ---------------------------------
[09/08 19:03:37  11470s] 
[09/08 19:03:37  11470s] Violation diagnostics counts from the 1 nodes that have violations:
[09/08 19:03:37  11470s] 
[09/08 19:03:37  11470s] ---------------------------------
[09/08 19:03:37  11470s] Cause                  Occurences
[09/08 19:03:37  11470s] ---------------------------------
[09/08 19:03:37  11470s] Clock inst is FIXED        1
[09/08 19:03:37  11470s] ---------------------------------
[09/08 19:03:37  11470s] 
[09/08 19:03:37  11470s]   Reconnecting optimized routes...
[09/08 19:03:37  11470s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/08 19:03:37  11470s]   Set dirty flag on 0 instances, 0 nets
[09/08 19:03:37  11470s]   Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 19:03:37  11470s] End AAE Lib Interpolated Model. (MEM=3638.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:03:37  11471s]   Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/08 19:03:37  11471s]   Clock DAG stats PRO final:
[09/08 19:03:37  11471s]     cell counts      : b=363, i=13, icg=0, nicg=0, l=3, total=379
[09/08 19:03:37  11471s]     cell areas       : b=4487.011um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33397.690um^2
[09/08 19:03:37  11471s]     cell capacitance : b=1.281pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.843pF
[09/08 19:03:37  11471s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 19:03:37  11471s]     wire capacitance : top=0.000pF, trunk=2.456pF, leaf=10.313pF, total=12.769pF
[09/08 19:03:37  11471s]     wire lengths     : top=0.000um, trunk=17781.590um, leaf=71657.935um, total=89439.525um
[09/08 19:03:37  11471s]     hp wire lengths  : top=0.000um, trunk=11928.250um, leaf=29968.938um, total=41897.188um
[09/08 19:03:37  11471s]   Clock DAG net violations PRO final:
[09/08 19:03:37  11471s]     Unfixable Transition : {count=1, worst=[1.728ns]} avg=1.728ns sd=0.000ns sum=1.728ns
[09/08 19:03:37  11471s]   Clock DAG primary half-corner transition distribution PRO final:
[09/08 19:03:37  11471s]     Trunk : target=0.500ns count=198 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {197 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 19:03:37  11471s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.186ns min=0.034ns max=2.228ns {74 <= 0.300ns, 2 <= 0.400ns, 79 <= 0.450ns, 26 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 19:03:37  11471s]   Clock DAG library cell distribution PRO final {count}:
[09/08 19:03:37  11471s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 235 sg13g2_buf_1: 1 
[09/08 19:03:37  11471s]      Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:03:37  11471s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:03:37  11471s]   Primary reporting skew groups PRO final:
[09/08 19:03:37  11471s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 19:03:37  11471s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 19:03:37  11471s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_11__reg/CLK
[09/08 19:03:37  11471s]   Skew group summary PRO final:
[09/08 19:03:37  11471s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 19:03:37  11471s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 19:03:37  11471s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.890, avg=2.388, sd=0.251], skew [1.177 vs 0.150*], 38.7% {2.405, 2.554} (wid=0.254 ws=0.142) (gid=2.720 gs=1.158)
[09/08 19:03:37  11471s] PRO done.
[09/08 19:03:37  11471s] Restoring CTS place status for unmodified clock tree cells and sinks.
[09/08 19:03:37  11471s] numClockCells = 385, numClockCellsFixed = 0, numClockCellsRestored = 355, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/08 19:03:37  11471s] Net route status summary:
[09/08 19:03:37  11471s]   Clock:       382 (unrouted=3, trialRouted=0, noStatus=0, routed=379, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:03:37  11471s]   Non-clock: 50938 (unrouted=6231, trialRouted=0, noStatus=0, routed=44707, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:03:37  11471s] Updating delays...
[09/08 19:03:37  11472s] Updating delays done.
[09/08 19:03:37  11472s] PRO done. (took cpu=0:00:05.6 real=0:00:04.5)
[09/08 19:03:38  11475s] **INFO: Start fixing DRV (Mem = 3288.99M) ...
[09/08 19:03:38  11475s] Begin: GigaOpt DRV Optimization
[09/08 19:03:38  11475s] Glitch fixing enabled
[09/08 19:03:38  11475s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[09/08 19:03:39  11475s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 19:03:39  11475s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:03:39  11475s] *info: 48 skip_routing nets excluded.
[09/08 19:03:39  11475s] Info: 48 io nets excluded
[09/08 19:03:39  11475s] Info: 381 clock nets excluded from IPO operation.
[09/08 19:03:39  11475s] End AAE Lib Interpolated Model. (MEM=3288.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:03:39  11475s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:11:15.8/6:36:28.9 (0.5), mem = 3289.0M
[09/08 19:03:39  11475s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.10
[09/08 19:03:39  11475s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 19:03:39  11475s] ### Creating PhyDesignMc. totSessionCpu=3:11:16 mem=3289.0M
[09/08 19:03:39  11475s] OPERPROF: Starting DPlace-Init at level 1, MEM:3289.0M
[09/08 19:03:39  11475s] #spOpts: N=130 mergeVia=F 
[09/08 19:03:39  11475s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3289.0M
[09/08 19:03:39  11475s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:03:39  11475s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.042, REAL:0.043, MEM:3289.0M
[09/08 19:03:39  11475s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3289.0MB).
[09/08 19:03:39  11475s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.099, MEM:3289.0M
[09/08 19:03:39  11476s] TotalInstCnt at PhyDesignMc Initialization: 44,476
[09/08 19:03:39  11476s] ### Creating PhyDesignMc, finished. totSessionCpu=3:11:16 mem=3285.0M
[09/08 19:03:39  11476s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:03:39  11476s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:03:39  11476s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:03:39  11476s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:03:39  11476s] ### Creating LA Mngr. totSessionCpu=3:11:16 mem=3355.3M
[09/08 19:03:39  11476s] {RT default_rc_corner 0 4 4 0}
[09/08 19:03:40  11476s] ### Creating LA Mngr, finished. totSessionCpu=3:11:17 mem=3355.3M
[09/08 19:03:40  11477s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 19:03:40  11477s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:03:40  11477s] 
[09/08 19:03:40  11477s] Creating Lib Analyzer ...
[09/08 19:03:40  11477s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:03:40  11477s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:03:40  11477s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:03:40  11477s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:03:40  11477s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:03:40  11477s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:03:40  11477s] 
[09/08 19:03:40  11477s] {RT default_rc_corner 0 4 4 0}
[09/08 19:03:41  11477s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:11:18 mem=3355.3M
[09/08 19:03:41  11477s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:11:18 mem=3355.3M
[09/08 19:03:41  11477s] Creating Lib Analyzer, finished. 
[09/08 19:03:42  11480s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/08 19:03:42  11480s] **INFO: Disabling fanout fix in postRoute stage.
[09/08 19:03:43  11480s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:03:43  11480s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/08 19:03:43  11480s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:03:43  11480s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/08 19:03:43  11480s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:03:43  11480s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 19:03:43  11481s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 19:03:43  11481s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 19:03:43  11481s] |    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -3.54|  -121.41|       0|       0|       0|  62.01|          |         |
[09/08 19:03:43  11482s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 19:03:43  11482s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 19:03:43  11482s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 19:03:44  11482s] |    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -3.54|  -121.41|       0|       0|       0|  62.01| 0:00:00.0|  3812.7M|
[09/08 19:03:44  11482s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:03:44  11482s] 
[09/08 19:03:44  11482s] ###############################################################################
[09/08 19:03:44  11482s] #
[09/08 19:03:44  11482s] #  Large fanout net report:  
[09/08 19:03:44  11482s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/08 19:03:44  11482s] #     - current density: 62.01
[09/08 19:03:44  11482s] #
[09/08 19:03:44  11482s] #  List of high fanout nets:
[09/08 19:03:44  11482s] #
[09/08 19:03:44  11482s] ###############################################################################
[09/08 19:03:44  11482s] 
[09/08 19:03:44  11482s] 
[09/08 19:03:44  11482s] =======================================================================
[09/08 19:03:44  11482s]                 Reasons for remaining drv violations
[09/08 19:03:44  11482s] =======================================================================
[09/08 19:03:44  11482s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[09/08 19:03:44  11482s] 
[09/08 19:03:44  11482s] MultiBuffering failure reasons
[09/08 19:03:44  11482s] ------------------------------------------------
[09/08 19:03:44  11482s] *info:    13 net(s): Could not be fixed as the violating term's net is not routed.
[09/08 19:03:44  11482s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/08 19:03:44  11482s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/08 19:03:44  11482s] 
[09/08 19:03:44  11482s] 
[09/08 19:03:44  11482s] *** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=3812.7M) ***
[09/08 19:03:44  11482s] 
[09/08 19:03:44  11482s] Begin: glitch net info
[09/08 19:03:44  11482s] glitch slack range: number of glitch nets
[09/08 19:03:44  11482s] glitch slack < -0.32 : 0
[09/08 19:03:44  11482s] -0.32 < glitch slack < -0.28 : 0
[09/08 19:03:44  11482s] -0.28 < glitch slack < -0.24 : 0
[09/08 19:03:44  11482s] -0.24 < glitch slack < -0.2 : 0
[09/08 19:03:44  11482s] -0.2 < glitch slack < -0.16 : 0
[09/08 19:03:44  11482s] -0.16 < glitch slack < -0.12 : 0
[09/08 19:03:44  11482s] -0.12 < glitch slack < -0.08 : 0
[09/08 19:03:44  11482s] -0.08 < glitch slack < -0.04 : 0
[09/08 19:03:44  11482s] -0.04 < glitch slack : 0
[09/08 19:03:44  11482s] End: glitch net info
[09/08 19:03:44  11482s] TotalInstCnt at PhyDesignMc Destruction: 44,476
[09/08 19:03:44  11482s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.10
[09/08 19:03:44  11482s] *** DrvOpt [finish] : cpu/real = 0:00:07.0/0:00:05.0 (1.4), totSession cpu/real = 3:11:22.7/6:36:34.0 (0.5), mem = 3603.3M
[09/08 19:03:44  11482s] 
[09/08 19:03:44  11482s] =============================================================================================
[09/08 19:03:44  11482s]  Step TAT Report for DrvOpt #4
[09/08 19:03:44  11482s] =============================================================================================
[09/08 19:03:44  11482s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:03:44  11482s] ---------------------------------------------------------------------------------------------
[09/08 19:03:44  11482s] [ SlackTraversorInit     ]      1   0:00:00.4  (   8.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 19:03:44  11482s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:03:44  11482s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  13.6 % )     0:00:00.7 /  0:00:00.7    1.0
[09/08 19:03:44  11482s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:03:44  11482s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   6.8 % )     0:00:00.4 /  0:00:00.4    1.1
[09/08 19:03:44  11482s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   9.4 % )     0:00:00.9 /  0:00:01.0    1.1
[09/08 19:03:44  11482s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 19:03:44  11482s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[09/08 19:03:44  11482s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:03:44  11482s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[09/08 19:03:44  11482s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:03:44  11482s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    3.1
[09/08 19:03:44  11482s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.6
[09/08 19:03:44  11482s] [ AAESlewUpdate          ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.3    1.4
[09/08 19:03:44  11482s] [ DrvFindVioNets         ]      2   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.6    6.8
[09/08 19:03:44  11482s] [ DrvComputeSummary      ]      2   0:00:00.7  (  13.7 % )     0:00:00.7 /  0:00:00.7    1.0
[09/08 19:03:44  11482s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 19:03:44  11482s] [ MISC                   ]          0:00:02.0  (  38.1 % )     0:00:02.0 /  0:00:03.2    1.6
[09/08 19:03:44  11482s] ---------------------------------------------------------------------------------------------
[09/08 19:03:44  11482s]  DrvOpt #4 TOTAL                    0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:07.3    1.4
[09/08 19:03:44  11482s] ---------------------------------------------------------------------------------------------
[09/08 19:03:44  11482s] 
[09/08 19:03:44  11482s] drv optimizer changes nothing and skips refinePlace
[09/08 19:03:44  11482s] End: GigaOpt DRV Optimization
[09/08 19:03:44  11482s] **optDesign ... cpu = 0:01:54, real = 0:00:48, mem = 2550.0M, totSessionCpu=3:11:23 **
[09/08 19:03:44  11482s] *info:
[09/08 19:03:44  11482s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 3325.32M).
[09/08 19:03:44  11482s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3325.3M
[09/08 19:03:44  11482s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.048, REAL:0.048, MEM:3325.3M
[09/08 19:03:45  11484s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.10min mem=3325.3M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.544  | -0.575  |  1.670  | -3.544  |   N/A   |  6.811  | -0.014  |  0.185  |
|           TNS (ns):|-121.410 | -53.675 |  0.000  | -67.735 |   N/A   |  0.000  | -0.020  |  0.000  |
|    Violating Paths:|   390   |   355   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.146   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.012%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:56, real = 0:00:49, mem = 2538.1M, totSessionCpu=3:11:25 **
[09/08 19:03:45  11485s]   DRV Snapshot: (REF)
[09/08 19:03:45  11485s]          Tran DRV: 0 (41)
[09/08 19:03:45  11485s]           Cap DRV: 128 (167)
[09/08 19:03:45  11485s]        Fanout DRV: 3 (182)
[09/08 19:03:45  11485s]            Glitch: 0 (0)
[09/08 19:03:45  11485s] *** Timing NOT met, worst failing slack is -3.544
[09/08 19:03:45  11485s] *** Check timing (0:00:00.0)
[09/08 19:03:45  11485s] Deleting Lib Analyzer.
[09/08 19:03:45  11485s] Begin: GigaOpt Optimization in WNS mode
[09/08 19:03:45  11485s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[09/08 19:03:46  11486s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 19:03:46  11486s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:03:46  11486s] *info: 48 skip_routing nets excluded.
[09/08 19:03:46  11486s] Info: 48 io nets excluded
[09/08 19:03:46  11486s] Info: 381 clock nets excluded from IPO operation.
[09/08 19:03:46  11486s] End AAE Lib Interpolated Model. (MEM=3313.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:03:46  11486s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:11:26.3/6:36:35.9 (0.5), mem = 3313.7M
[09/08 19:03:46  11486s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.11
[09/08 19:03:46  11486s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 19:03:46  11486s] ### Creating PhyDesignMc. totSessionCpu=3:11:26 mem=3313.7M
[09/08 19:03:46  11486s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 19:03:46  11486s] OPERPROF: Starting DPlace-Init at level 1, MEM:3313.7M
[09/08 19:03:46  11486s] #spOpts: N=130 mergeVia=F 
[09/08 19:03:46  11486s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3313.7M
[09/08 19:03:46  11486s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:03:46  11486s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:3313.7M
[09/08 19:03:46  11486s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3313.7MB).
[09/08 19:03:46  11486s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.107, REAL:0.108, MEM:3313.7M
[09/08 19:03:46  11486s] TotalInstCnt at PhyDesignMc Initialization: 44,476
[09/08 19:03:46  11486s] ### Creating PhyDesignMc, finished. totSessionCpu=3:11:27 mem=3315.2M
[09/08 19:03:46  11486s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:03:47  11487s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:03:47  11487s] 
[09/08 19:03:47  11487s] Creating Lib Analyzer ...
[09/08 19:03:47  11487s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:03:47  11487s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:03:47  11487s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:03:47  11487s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:03:47  11487s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:03:47  11487s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:03:47  11487s] 
[09/08 19:03:47  11487s] {RT default_rc_corner 0 4 4 0}
[09/08 19:03:47  11487s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:11:28 mem=3315.2M
[09/08 19:03:47  11487s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:11:28 mem=3315.2M
[09/08 19:03:47  11487s] Creating Lib Analyzer, finished. 
[09/08 19:03:50  11490s] *info: 4 don't touch nets excluded
[09/08 19:03:50  11490s] *info: 48 io nets excluded
[09/08 19:03:50  11490s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:03:50  11490s] *info: 381 clock nets excluded
[09/08 19:03:50  11490s] *info: 2 special nets excluded.
[09/08 19:03:50  11490s] *info: 48 skip_routing nets excluded.
[09/08 19:03:50  11490s] *info: 32 multi-driver nets excluded.
[09/08 19:03:50  11490s] *info: 1357 no-driver nets excluded.
[09/08 19:03:53  11493s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.7
[09/08 19:03:53  11493s] PathGroup :  in2out  TargetSlack : 0 
[09/08 19:03:53  11493s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 19:03:53  11493s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 19:03:53  11493s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 19:03:53  11493s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 19:03:53  11493s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 19:03:53  11493s] ** GigaOpt Optimizer WNS Slack -3.544 TNS Slack -121.409 Density 62.01
[09/08 19:03:53  11493s] Optimizer WNS Pass 0
[09/08 19:03:53  11493s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.544 TNS -67.735; mem2reg* WNS -0.014 TNS -0.020; reg2mem* WNS 0.185 TNS 0.000; reg2reg* WNS -0.575 TNS -53.675; HEPG WNS -0.575 TNS -53.675; all paths WNS -3.544 TNS -121.409
[09/08 19:03:53  11494s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 19:03:54  11494s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 19:03:54  11494s] Active Path Group: mem2reg reg2mem reg2reg  
[09/08 19:03:54  11494s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:03:54  11494s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:03:54  11494s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:03:54  11494s] |  -0.575|   -3.544| -53.675| -121.409|    62.01%|   0:00:00.0| 3524.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:03:54  11494s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:03:56  11506s] |  -0.559|   -3.544| -47.974| -115.709|    62.02%|   0:00:02.0| 3869.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:03:56  11506s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:03:57  11514s] |  -0.557|   -3.544| -44.980| -112.715|    62.03%|   0:00:01.0| 3869.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:03:57  11514s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:03:58  11518s] |  -0.542|   -3.544| -45.388| -113.122|    62.03%|   0:00:01.0| 3869.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:03:58  11518s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:03:59  11525s] |  -0.540|   -3.544| -45.344| -113.079|    62.04%|   0:00:01.0| 3871.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:03:59  11525s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:04:02  11541s] |  -0.544|   -3.544| -44.208| -111.943|    62.06%|   0:00:03.0| 3912.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:04:02  11541s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:04:04  11546s] Starting generalSmallTnsOpt
[09/08 19:04:09  11558s] |  -0.565|   -3.544| -46.041| -113.776|    62.06%|   0:00:07.0| 3912.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:04:09  11558s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[09/08 19:04:15  11570s] Ending generalSmallTnsOpt End
[09/08 19:04:15  11570s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:17  11573s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:17  11573s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:04:17  11573s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:18  11576s] |  -0.582|   -3.544| -47.117| -114.852|    62.07%|   0:00:09.0| 3916.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:04:18  11576s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:04:18  11577s] |  -0.582|   -3.544| -47.117| -114.852|    62.07%|   0:00:00.0| 3916.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:04:18  11577s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:04:18  11577s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:18  11577s] 
[09/08 19:04:18  11577s] *** Finish Core Optimize Step (cpu=0:01:23 real=0:00:24.0 mem=3916.1M) ***
[09/08 19:04:18  11577s] Active Path Group: mem2reg reg2mem  
[09/08 19:04:19  11577s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:19  11577s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:04:19  11577s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:19  11577s] |  -0.014|   -3.544|  -0.018| -114.852|    62.07%|   0:00:01.0| 3916.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:04:19  11577s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
[09/08 19:04:19  11578s] |   0.000|   -3.544|   0.000| -114.852|    62.07%|   0:00:00.0| 3916.1M|func_view_wc|       NA| NA                                                 |
[09/08 19:04:19  11578s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:19  11578s] 
[09/08 19:04:19  11578s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=3916.1M) ***
[09/08 19:04:19  11578s] Active Path Group: in2out in2reg reg2out default 
[09/08 19:04:19  11579s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:19  11579s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:04:19  11579s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:19  11579s] |  -3.544|   -3.544| -67.735| -114.852|    62.07%|   0:00:00.0| 3916.1M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:04:19  11579s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:19  11579s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:19  11579s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:19  11579s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:19  11579s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:19  11579s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11580s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11580s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11580s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11580s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11580s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11580s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11580s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11580s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11581s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11581s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11582s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11582s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11582s] Dumping Information for Job 21 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:04:20  11582s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3722_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:20  11582s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3722_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:04:21  11584s] Dumping Information for Job 16 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3722_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3722_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:04:21  11586s] Starting generalSmallTnsOpt
[09/08 19:04:21  11586s] Ending generalSmallTnsOpt End
[09/08 19:04:21  11586s] |  -3.512|   -3.512| -67.703| -114.820|    62.07%|   0:00:02.0| 3916.1M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:04:21  11586s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:21  11586s] 
[09/08 19:04:21  11586s] *** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:02.0 mem=3916.1M) ***
[09/08 19:04:21  11586s] 
[09/08 19:04:21  11586s] *** Finished Optimize Step Cumulative (cpu=0:01:32 real=0:00:27.0 mem=3916.1M) ***
[09/08 19:04:21  11586s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.512 TNS -67.703; mem2reg* WNS 0.002 TNS 0.000; reg2mem* WNS 0.211 TNS 0.000; reg2reg* WNS -0.582 TNS -47.117; HEPG WNS -0.582 TNS -47.117; all paths WNS -3.512 TNS -114.820
[09/08 19:04:21  11586s] ** GigaOpt Optimizer WNS Slack -3.512 TNS Slack -114.820 Density 62.07
[09/08 19:04:21  11586s] Update Timing Windows (Threshold 0.038) ...
[09/08 19:04:21  11586s] Re Calculate Delays on 84 Nets
[09/08 19:04:22  11587s] 
[09/08 19:04:22  11587s] *** Finish Post Route Setup Fixing (cpu=0:01:34 real=0:00:29.0 mem=3916.1M) ***
[09/08 19:04:22  11587s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.7
[09/08 19:04:22  11587s] TotalInstCnt at PhyDesignMc Destruction: 44,499
[09/08 19:04:22  11587s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.11
[09/08 19:04:22  11587s] *** SetupOpt [finish] : cpu/real = 0:01:41.3/0:00:35.8 (2.8), totSession cpu/real = 3:13:07.6/6:37:11.8 (0.5), mem = 3706.6M
[09/08 19:04:22  11587s] 
[09/08 19:04:22  11587s] =============================================================================================
[09/08 19:04:22  11587s]  Step TAT Report for WnsOpt #4
[09/08 19:04:22  11587s] =============================================================================================
[09/08 19:04:22  11587s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:04:22  11587s] ---------------------------------------------------------------------------------------------
[09/08 19:04:22  11587s] [ SkewClock              ]      1   0:00:01.6  (   4.5 % )     0:00:01.7 /  0:00:02.7    1.6
[09/08 19:04:22  11587s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 19:04:22  11587s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 19:04:22  11587s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:04:22  11587s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.1
[09/08 19:04:22  11587s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.7    1.3
[09/08 19:04:22  11587s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:04:22  11587s] [ TransformInit          ]      1   0:00:04.1  (  11.3 % )     0:00:04.4 /  0:00:04.4    1.0
[09/08 19:04:22  11587s] [ SpefRCNetCheck         ]      1   0:00:01.7  (   4.9 % )     0:00:01.7 /  0:00:01.7    1.0
[09/08 19:04:22  11587s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:11.5 /  0:00:23.8    2.1
[09/08 19:04:22  11587s] [ OptSingleIteration     ]     43   0:00:00.3  (   0.9 % )     0:00:25.3 /  0:01:28.9    3.5
[09/08 19:04:22  11587s] [ OptGetWeight           ]     43   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 19:04:22  11587s] [ OptEval                ]     43   0:00:18.4  (  51.3 % )     0:00:18.4 /  0:01:06.3    3.6
[09/08 19:04:22  11587s] [ OptCommit              ]     43   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.8    1.6
[09/08 19:04:22  11587s] [ IncrTimingUpdate       ]     49   0:00:03.8  (  10.7 % )     0:00:03.8 /  0:00:16.8    4.4
[09/08 19:04:22  11587s] [ PostCommitDelayCalc    ]     44   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:01.0    3.1
[09/08 19:04:22  11587s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.4 % )     0:00:00.3 /  0:00:00.6    2.4
[09/08 19:04:22  11587s] [ SetupOptGetWorkingSet  ]    100   0:00:01.7  (   4.7 % )     0:00:01.7 /  0:00:03.5    2.1
[09/08 19:04:22  11587s] [ SetupOptGetActiveNode  ]    100   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[09/08 19:04:22  11587s] [ SetupOptSlackGraph     ]     43   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.3    3.9
[09/08 19:04:22  11587s] [ MISC                   ]          0:00:01.2  (   3.3 % )     0:00:01.2 /  0:00:01.5    1.3
[09/08 19:04:22  11587s] ---------------------------------------------------------------------------------------------
[09/08 19:04:22  11587s]  WnsOpt #4 TOTAL                    0:00:35.8  ( 100.0 % )     0:00:35.8 /  0:01:41.3    2.8
[09/08 19:04:22  11587s] ---------------------------------------------------------------------------------------------
[09/08 19:04:22  11587s] 
[09/08 19:04:22  11587s] Running refinePlace -preserveRouting true -hardFence false
[09/08 19:04:22  11587s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3706.6M
[09/08 19:04:22  11587s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3706.6M
[09/08 19:04:22  11587s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3706.6M
[09/08 19:04:22  11587s] #spOpts: N=130 
[09/08 19:04:22  11587s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3706.6M
[09/08 19:04:22  11587s] Info: 138 insts are soft-fixed.
[09/08 19:04:22  11587s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:04:22  11587s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.064, REAL:0.064, MEM:3706.6M
[09/08 19:04:22  11587s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3706.6MB).
[09/08 19:04:22  11587s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.115, REAL:0.115, MEM:3706.6M
[09/08 19:04:22  11587s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.115, REAL:0.116, MEM:3706.6M
[09/08 19:04:22  11587s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.8
[09/08 19:04:22  11587s] OPERPROF:   Starting RefinePlace at level 2, MEM:3706.6M
[09/08 19:04:22  11587s] *** Starting refinePlace (3:13:08 mem=3706.6M) ***
[09/08 19:04:22  11587s] Total net bbox length = 1.836e+06 (9.163e+05 9.194e+05) (ext = 3.889e+04)
[09/08 19:04:22  11587s] Info: 138 insts are soft-fixed.
[09/08 19:04:22  11587s] 
[09/08 19:04:22  11587s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:04:22  11587s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:04:22  11587s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3706.6M
[09/08 19:04:22  11587s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3706.6M
[09/08 19:04:22  11587s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3706.6M
[09/08 19:04:22  11587s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3706.6M
[09/08 19:04:22  11587s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3706.6M
[09/08 19:04:22  11587s] Starting refinePlace ...
[09/08 19:04:22  11587s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 19:04:22  11587s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3706.6MB) @(3:13:08 - 3:13:08).
[09/08 19:04:22  11587s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:04:22  11588s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 19:04:22  11588s] 
[09/08 19:04:22  11588s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:04:23  11589s] Move report: legalization moves 28 insts, mean move: 3.31 um, max move: 7.62 um
[09/08 19:04:23  11589s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_PSC443_FE_RN_42): (898.08, 1013.28) --> (894.24, 1009.50)
[09/08 19:04:23  11589s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=3706.6MB) @(3:13:08 - 3:13:10).
[09/08 19:04:23  11589s] Move report: Detail placement moves 28 insts, mean move: 3.31 um, max move: 7.62 um
[09/08 19:04:23  11589s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_PSC443_FE_RN_42): (898.08, 1013.28) --> (894.24, 1009.50)
[09/08 19:04:23  11589s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3706.6MB
[09/08 19:04:23  11589s] Statistics of distance of Instance movement in refine placement:
[09/08 19:04:23  11589s]   maximum (X+Y) =         7.62 um
[09/08 19:04:23  11589s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_PSC443_FE_RN_42) with max move: (898.08, 1013.28) -> (894.24, 1009.5)
[09/08 19:04:23  11589s]   mean    (X+Y) =         3.31 um
[09/08 19:04:23  11589s] Summary Report:
[09/08 19:04:23  11589s] Instances move: 28 (out of 44283 movable)
[09/08 19:04:23  11589s] Instances flipped: 0
[09/08 19:04:23  11589s] Mean displacement: 3.31 um
[09/08 19:04:23  11589s] Max displacement: 7.62 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_PSC443_FE_RN_42) (898.08, 1013.28) -> (894.24, 1009.5)
[09/08 19:04:23  11589s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[09/08 19:04:23  11589s] Total instances moved : 28
[09/08 19:04:23  11589s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.866, REAL:1.209, MEM:3706.6M
[09/08 19:04:23  11589s] Total net bbox length = 1.836e+06 (9.163e+05 9.194e+05) (ext = 3.889e+04)
[09/08 19:04:23  11589s] Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3706.6MB
[09/08 19:04:23  11589s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:01.0, mem=3706.6MB) @(3:13:08 - 3:13:10).
[09/08 19:04:23  11589s] *** Finished refinePlace (3:13:10 mem=3706.6M) ***
[09/08 19:04:23  11589s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.8
[09/08 19:04:23  11589s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.004, REAL:1.349, MEM:3706.6M
[09/08 19:04:23  11589s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.364, REAL:1.513, MEM:3706.6M
[09/08 19:04:23  11589s] End: GigaOpt Optimization in WNS mode
[09/08 19:04:23  11590s] Skipping post route harden opt
[09/08 19:04:23  11590s] Deleting Lib Analyzer.
[09/08 19:04:23  11590s] Begin: GigaOpt Optimization in TNS mode
[09/08 19:04:23  11590s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 19:04:23  11590s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:04:23  11590s] *info: 48 skip_routing nets excluded.
[09/08 19:04:23  11590s] Info: 48 io nets excluded
[09/08 19:04:24  11590s] Info: 381 clock nets excluded from IPO operation.
[09/08 19:04:24  11590s] End AAE Lib Interpolated Model. (MEM=3330.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:04:24  11590s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:13:10.4/6:37:13.7 (0.5), mem = 3330.6M
[09/08 19:04:24  11590s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.12
[09/08 19:04:24  11590s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 19:04:24  11590s] ### Creating PhyDesignMc. totSessionCpu=3:13:10 mem=3330.6M
[09/08 19:04:24  11590s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 19:04:24  11590s] OPERPROF: Starting DPlace-Init at level 1, MEM:3330.6M
[09/08 19:04:24  11590s] #spOpts: N=130 
[09/08 19:04:24  11590s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3330.6M
[09/08 19:04:24  11590s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:04:24  11590s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.066, REAL:0.066, MEM:3330.6M
[09/08 19:04:24  11590s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3330.6MB).
[09/08 19:04:24  11590s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.128, REAL:0.130, MEM:3330.6M
[09/08 19:04:24  11590s] TotalInstCnt at PhyDesignMc Initialization: 44,499
[09/08 19:04:24  11590s] ### Creating PhyDesignMc, finished. totSessionCpu=3:13:11 mem=3330.6M
[09/08 19:04:24  11590s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:04:24  11591s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:04:24  11591s] 
[09/08 19:04:24  11591s] Creating Lib Analyzer ...
[09/08 19:04:24  11591s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:04:24  11591s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:04:24  11591s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:04:24  11591s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:04:24  11591s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:04:24  11591s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:04:24  11591s] 
[09/08 19:04:24  11591s] {RT default_rc_corner 0 4 4 0}
[09/08 19:04:25  11591s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:13:12 mem=3334.6M
[09/08 19:04:25  11591s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:13:12 mem=3334.6M
[09/08 19:04:25  11591s] Creating Lib Analyzer, finished. 
[09/08 19:04:27  11594s] *info: 4 don't touch nets excluded
[09/08 19:04:27  11594s] *info: 48 io nets excluded
[09/08 19:04:27  11594s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:04:27  11594s] *info: 381 clock nets excluded
[09/08 19:04:27  11594s] *info: 2 special nets excluded.
[09/08 19:04:27  11594s] *info: 48 skip_routing nets excluded.
[09/08 19:04:27  11594s] *info: 32 multi-driver nets excluded.
[09/08 19:04:27  11594s] *info: 1358 no-driver nets excluded.
[09/08 19:04:30  11596s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.8
[09/08 19:04:30  11596s] PathGroup :  in2out  TargetSlack : 0 
[09/08 19:04:30  11596s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 19:04:30  11596s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 19:04:30  11596s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 19:04:30  11596s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 19:04:30  11596s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 19:04:30  11596s] ** GigaOpt Optimizer WNS Slack -3.512 TNS Slack -114.893 Density 62.07
[09/08 19:04:30  11596s] Optimizer TNS Opt
[09/08 19:04:30  11596s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.512 TNS -67.703; mem2reg* WNS 0.002 TNS 0.000; reg2mem* WNS 0.211 TNS 0.000; reg2reg* WNS -0.582 TNS -47.190; HEPG WNS -0.582 TNS -47.190; all paths WNS -3.512 TNS -114.893
[09/08 19:04:30  11597s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 19:04:30  11597s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 19:04:30  11597s] Active Path Group: reg2reg  
[09/08 19:04:30  11597s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:30  11597s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:04:30  11597s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:30  11597s] |  -0.582|   -3.512| -47.190| -114.893|    62.07%|   0:00:00.0| 3544.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:04:30  11597s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:04:31  11599s] |  -0.553|   -3.512| -45.552| -113.255|    62.07%|   0:00:01.0| 3873.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:04:31  11599s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:04:31  11600s] |  -0.553|   -3.512| -45.480| -113.182|    62.07%|   0:00:00.0| 3873.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:04:31  11600s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_4__reg/D                        |
[09/08 19:04:31  11600s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:35  11607s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:35  11607s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:04:35  11607s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:36  11608s] |  -0.553|   -3.512| -45.480| -113.182|    62.07%|   0:00:05.0| 3917.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:04:36  11608s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_26__reg/D                       |
[09/08 19:04:36  11609s] |  -0.553|   -3.512| -45.201| -112.903|    62.07%|   0:00:00.0| 3917.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:04:36  11609s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_1020__reg/D                              |
[09/08 19:04:36  11609s] |  -0.553|   -3.512| -45.074| -112.777|    62.07%|   0:00:00.0| 3917.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 19:04:36  11609s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1914__reg/D                          |
[09/08 19:04:36  11610s] |  -0.553|   -3.512| -44.328| -112.031|    62.08%|   0:00:00.0| 3917.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 19:04:36  11610s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1914__reg/D                          |
[09/08 19:04:37  11610s] |  -0.553|   -3.512| -44.223| -111.925|    62.08%|   0:00:01.0| 3917.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:04:37  11610s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_268__reg/D                               |
[09/08 19:04:37  11610s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:40  11617s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:40  11617s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:04:40  11617s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:41  11617s] |  -0.553|   -3.512| -44.144| -111.847|    62.08%|   0:00:04.0| 3917.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 19:04:41  11617s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_2__reg/D            |
[09/08 19:04:41  11618s] |  -0.553|   -3.512| -43.844| -111.547|    62.08%|   0:00:00.0| 3917.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:04:41  11618s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_495__reg/D                               |
[09/08 19:04:41  11619s] |  -0.553|   -3.512| -43.795| -111.497|    62.08%|   0:00:00.0| 3917.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:04:41  11619s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_568__reg/D                               |
[09/08 19:04:41  11620s] |  -0.553|   -3.512| -43.779| -111.481|    62.08%|   0:00:00.0| 3917.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:04:41  11620s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_782__reg/D                               |
[09/08 19:04:42  11621s] |  -0.553|   -3.512| -43.779| -111.481|    62.08%|   0:00:01.0| 3917.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:04:42  11621s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:04:42  11621s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:42  11621s] 
[09/08 19:04:42  11621s] *** Finish Core Optimize Step (cpu=0:00:24.1 real=0:00:12.0 mem=3917.0M) ***
[09/08 19:04:42  11621s] Active Path Group: in2out in2reg reg2out default 
[09/08 19:04:42  11621s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:42  11621s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:04:42  11621s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:42  11621s] |  -3.512|   -3.512| -67.703| -111.481|    62.08%|   0:00:00.0| 3917.0M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:04:42  11622s] |  -3.512|   -3.512| -67.702| -111.481|    62.08%|   0:00:00.0| 3917.0M|func_view_wc|  reg2out| gpio13_io                                          |
[09/08 19:04:42  11622s] |  -3.512|   -3.512| -67.702| -111.481|    62.08%|   0:00:00.0| 3917.0M|func_view_wc|  reg2out| gpio31_io                                          |
[09/08 19:04:42  11622s] |  -3.512|   -3.512| -67.703| -111.481|    62.08%|   0:00:00.0| 3917.0M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:04:42  11622s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:04:42  11622s] 
[09/08 19:04:42  11622s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:00.0 mem=3917.0M) ***
[09/08 19:04:42  11622s] 
[09/08 19:04:42  11622s] *** Finished Optimize Step Cumulative (cpu=0:00:25.6 real=0:00:12.0 mem=3917.0M) ***
[09/08 19:04:42  11622s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.512 TNS -67.703; mem2reg* WNS 0.002 TNS 0.000; reg2mem* WNS 0.211 TNS 0.000; reg2reg* WNS -0.553 TNS -43.779; HEPG WNS -0.553 TNS -43.779; all paths WNS -3.512 TNS -111.481
[09/08 19:04:42  11622s] ** GigaOpt Optimizer WNS Slack -3.512 TNS Slack -111.481 Density 62.08
[09/08 19:04:42  11622s] Update Timing Windows (Threshold 0.038) ...
[09/08 19:04:42  11622s] Re Calculate Delays on 44 Nets
[09/08 19:04:43  11623s] 
[09/08 19:04:43  11623s] *** Finish Post Route Setup Fixing (cpu=0:00:26.5 real=0:00:13.0 mem=3917.0M) ***
[09/08 19:04:43  11623s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.8
[09/08 19:04:43  11623s] TotalInstCnt at PhyDesignMc Destruction: 44,496
[09/08 19:04:43  11623s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.12
[09/08 19:04:43  11623s] *** SetupOpt [finish] : cpu/real = 0:00:33.0/0:00:19.1 (1.7), totSession cpu/real = 3:13:43.4/6:37:32.8 (0.5), mem = 3707.6M
[09/08 19:04:43  11623s] 
[09/08 19:04:43  11623s] =============================================================================================
[09/08 19:04:43  11623s]  Step TAT Report for TnsOpt #4
[09/08 19:04:43  11623s] =============================================================================================
[09/08 19:04:43  11623s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:04:43  11623s] ---------------------------------------------------------------------------------------------
[09/08 19:04:43  11623s] [ SkewClock              ]      2   0:00:07.7  (  40.1 % )     0:00:07.9 /  0:00:13.8    1.8
[09/08 19:04:43  11623s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:04:43  11623s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 19:04:43  11623s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:04:43  11623s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 19:04:43  11623s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   2.6 % )     0:00:00.5 /  0:00:00.6    1.3
[09/08 19:04:43  11623s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:04:43  11623s] [ TransformInit          ]      1   0:00:03.5  (  18.5 % )     0:00:03.9 /  0:00:03.9    1.0
[09/08 19:04:43  11623s] [ SpefRCNetCheck         ]      1   0:00:01.2  (   6.3 % )     0:00:01.2 /  0:00:01.2    1.0
[09/08 19:04:43  11623s] [ OptSingleIteration     ]     75   0:00:00.1  (   0.7 % )     0:00:03.3 /  0:00:09.9    3.0
[09/08 19:04:43  11623s] [ OptGetWeight           ]     75   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.1
[09/08 19:04:43  11623s] [ OptEval                ]     75   0:00:01.2  (   6.4 % )     0:00:01.2 /  0:00:05.4    4.5
[09/08 19:04:43  11623s] [ OptCommit              ]     75   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[09/08 19:04:43  11623s] [ IncrTimingUpdate       ]    116   0:00:00.6  (   2.9 % )     0:00:00.6 /  0:00:01.8    3.2
[09/08 19:04:43  11623s] [ PostCommitDelayCalc    ]     76   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.3    3.0
[09/08 19:04:43  11623s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.8
[09/08 19:04:43  11623s] [ SetupOptGetWorkingSet  ]    127   0:00:01.1  (   5.7 % )     0:00:01.1 /  0:00:02.2    2.0
[09/08 19:04:43  11623s] [ SetupOptGetActiveNode  ]    127   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:04:43  11623s] [ SetupOptSlackGraph     ]     75   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.4    4.5
[09/08 19:04:43  11623s] [ MISC                   ]          0:00:01.4  (   7.4 % )     0:00:01.4 /  0:00:02.6    1.8
[09/08 19:04:43  11623s] ---------------------------------------------------------------------------------------------
[09/08 19:04:43  11623s]  TnsOpt #4 TOTAL                    0:00:19.1  ( 100.0 % )     0:00:19.1 /  0:00:33.0    1.7
[09/08 19:04:43  11623s] ---------------------------------------------------------------------------------------------
[09/08 19:04:43  11623s] 
[09/08 19:04:43  11623s] Running refinePlace -preserveRouting true -hardFence false
[09/08 19:04:43  11623s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3707.6M
[09/08 19:04:43  11623s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3707.6M
[09/08 19:04:43  11623s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3707.6M
[09/08 19:04:43  11623s] #spOpts: N=130 
[09/08 19:04:43  11623s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3707.6M
[09/08 19:04:43  11623s] Info: 138 insts are soft-fixed.
[09/08 19:04:43  11623s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:04:43  11623s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.065, REAL:0.065, MEM:3707.6M
[09/08 19:04:43  11623s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3707.6MB).
[09/08 19:04:43  11623s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.118, REAL:0.118, MEM:3707.6M
[09/08 19:04:43  11623s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.118, REAL:0.118, MEM:3707.6M
[09/08 19:04:43  11623s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.9
[09/08 19:04:43  11623s] OPERPROF:   Starting RefinePlace at level 2, MEM:3707.6M
[09/08 19:04:43  11623s] *** Starting refinePlace (3:13:44 mem=3707.6M) ***
[09/08 19:04:43  11623s] Total net bbox length = 1.836e+06 (9.163e+05 9.194e+05) (ext = 3.889e+04)
[09/08 19:04:43  11623s] Info: 138 insts are soft-fixed.
[09/08 19:04:43  11623s] 
[09/08 19:04:43  11623s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:04:43  11623s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:04:43  11623s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3707.6M
[09/08 19:04:43  11623s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3707.6M
[09/08 19:04:43  11623s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3707.6M
[09/08 19:04:43  11623s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3707.6M
[09/08 19:04:43  11623s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3707.6M
[09/08 19:04:43  11623s] Starting refinePlace ...
[09/08 19:04:43  11623s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 19:04:43  11623s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3707.6MB) @(3:13:44 - 3:13:44).
[09/08 19:04:43  11623s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:04:43  11623s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 19:04:43  11623s] 
[09/08 19:04:43  11623s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:04:44  11625s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:04:44  11625s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=3707.6MB) @(3:13:44 - 3:13:45).
[09/08 19:04:44  11625s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:04:44  11625s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3707.6MB
[09/08 19:04:44  11625s] Statistics of distance of Instance movement in refine placement:
[09/08 19:04:44  11625s]   maximum (X+Y) =         0.00 um
[09/08 19:04:44  11625s]   mean    (X+Y) =         0.00 um
[09/08 19:04:44  11625s] Summary Report:
[09/08 19:04:44  11625s] Instances move: 0 (out of 44280 movable)
[09/08 19:04:44  11625s] Instances flipped: 0
[09/08 19:04:44  11625s] Mean displacement: 0.00 um
[09/08 19:04:44  11625s] Max displacement: 0.00 um 
[09/08 19:04:44  11625s] Total instances moved : 0
[09/08 19:04:44  11625s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.865, REAL:1.237, MEM:3707.6M
[09/08 19:04:44  11625s] Total net bbox length = 1.836e+06 (9.163e+05 9.194e+05) (ext = 3.889e+04)
[09/08 19:04:44  11625s] Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3707.6MB
[09/08 19:04:44  11625s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:01.0, mem=3707.6MB) @(3:13:44 - 3:13:45).
[09/08 19:04:44  11625s] *** Finished refinePlace (3:13:46 mem=3707.6M) ***
[09/08 19:04:44  11625s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.9
[09/08 19:04:44  11625s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.003, REAL:1.376, MEM:3707.6M
[09/08 19:04:44  11625s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.350, REAL:1.542, MEM:3707.6M
[09/08 19:04:44  11625s] End: GigaOpt Optimization in TNS mode
[09/08 19:04:44  11626s]   Timing Snapshot: (REF)
[09/08 19:04:44  11626s]      Weighted WNS: -0.303
[09/08 19:04:44  11626s]       All  PG WNS: -3.512
[09/08 19:04:44  11626s]       High PG WNS: -0.553
[09/08 19:04:44  11626s]       All  PG TNS: -111.490
[09/08 19:04:44  11626s]       High PG TNS: -43.788
[09/08 19:04:44  11626s]    Category Slack: { [L, -3.512] [H, 0.002] [H, 0.211] [H, -0.553] }
[09/08 19:04:44  11626s] 
[09/08 19:04:45  11626s] Running postRoute recovery in preEcoRoute mode
[09/08 19:04:45  11626s] **optDesign ... cpu = 0:04:17, real = 0:01:49, mem = 2565.2M, totSessionCpu=3:13:46 **
[09/08 19:04:45  11627s]   DRV Snapshot: (TGT)
[09/08 19:04:45  11627s]          Tran DRV: 0 (41)
[09/08 19:04:45  11627s]           Cap DRV: 128 (167)
[09/08 19:04:45  11627s]        Fanout DRV: 3 (182)
[09/08 19:04:45  11627s]            Glitch: 0 (0)
[09/08 19:04:45  11627s] Checking DRV degradation...
[09/08 19:04:45  11627s] 
[09/08 19:04:45  11627s] Recovery Manager:
[09/08 19:04:45  11627s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 19:04:45  11627s]      Cap DRV degradation : 0 (128 -> 128, Margin 10) - Skip
[09/08 19:04:45  11627s]   Fanout DRV degradation : 0 (3 -> 3, Margin 10) - Skip
[09/08 19:04:45  11627s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 19:04:45  11627s] 
[09/08 19:04:45  11627s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 19:04:45  11627s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=3332.08M, totSessionCpu=3:13:47).
[09/08 19:04:45  11627s] **optDesign ... cpu = 0:04:19, real = 0:01:49, mem = 2564.4M, totSessionCpu=3:13:47 **
[09/08 19:04:45  11627s] 
[09/08 19:04:46  11628s]   DRV Snapshot: (REF)
[09/08 19:04:46  11628s]          Tran DRV: 0 (41)
[09/08 19:04:46  11628s]           Cap DRV: 128 (167)
[09/08 19:04:46  11628s]        Fanout DRV: 3 (182)
[09/08 19:04:46  11628s]            Glitch: 0 (0)
[09/08 19:04:46  11628s] Skipping post route harden opt
[09/08 19:04:46  11628s] ### Creating LA Mngr. totSessionCpu=3:13:49 mem=3332.1M
[09/08 19:04:46  11628s] ### Creating LA Mngr, finished. totSessionCpu=3:13:49 mem=3332.1M
[09/08 19:04:46  11628s] Default Rule : ""
[09/08 19:04:46  11628s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 19:04:46  11628s] Worst Slack : -0.553 ns
[09/08 19:04:46  11628s] 
[09/08 19:04:46  11628s] Start Layer Assignment ...
[09/08 19:04:46  11628s] WNS(-0.553ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 19:04:46  11628s] 
[09/08 19:04:46  11628s] Select 628 cadidates out of 51341.
[09/08 19:04:46  11629s] Total Assign Layers on 0 Nets (cpu 0:00:00.8).
[09/08 19:04:47  11629s] GigaOpt: setting up router preferences
[09/08 19:04:47  11629s] GigaOpt: 15 nets assigned router directives
[09/08 19:04:47  11629s] 
[09/08 19:04:47  11629s] Start Assign Priority Nets ...
[09/08 19:04:47  11629s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 19:04:47  11629s] Existing Priority Nets 0 (0.0%)
[09/08 19:04:47  11629s] Total Assign Priority Nets 1528 (3.0%)
[09/08 19:04:47  11629s] ### Creating LA Mngr. totSessionCpu=3:13:50 mem=3332.1M
[09/08 19:04:47  11629s] ### Creating LA Mngr, finished. totSessionCpu=3:13:50 mem=3332.1M
[09/08 19:04:47  11629s] Default Rule : ""
[09/08 19:04:47  11629s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 19:04:47  11630s] Worst Slack : -3.512 ns
[09/08 19:04:47  11630s] 
[09/08 19:04:47  11630s] Start Layer Assignment ...
[09/08 19:04:47  11630s] WNS(-3.512ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 19:04:47  11630s] 
[09/08 19:04:47  11630s] Select 745 cadidates out of 51341.
[09/08 19:04:48  11630s] Total Assign Layers on 0 Nets (cpu 0:00:00.8).
[09/08 19:04:48  11630s] GigaOpt: setting up router preferences
[09/08 19:04:48  11630s] GigaOpt: 5 nets assigned router directives
[09/08 19:04:48  11630s] 
[09/08 19:04:48  11630s] Start Assign Priority Nets ...
[09/08 19:04:48  11630s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 19:04:48  11630s] Existing Priority Nets 0 (0.0%)
[09/08 19:04:48  11630s] Total Assign Priority Nets 1528 (3.0%)
[09/08 19:04:48  11630s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3371.1M
[09/08 19:04:48  11630s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.069, REAL:0.069, MEM:3371.1M
[09/08 19:04:49  11632s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.512  | -0.553  |  1.670  | -3.512  |   N/A   |  6.811  |  0.002  |  0.211  |
|           TNS (ns):|-111.490 | -43.788 |  0.000  | -67.703 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   345   |   310   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.146   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.085%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:24, real = 0:01:53, mem = 2510.3M, totSessionCpu=3:13:52 **
[09/08 19:04:49  11632s] -routeWithEco false                       # bool, default=false
[09/08 19:04:49  11632s] -routeWithEco true                        # bool, default=false, user setting
[09/08 19:04:49  11632s] -routeSelectedNetOnly false               # bool, default=false
[09/08 19:04:49  11632s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 19:04:49  11632s] -routeWithTimingDriven false              # bool, default=false
[09/08 19:04:49  11632s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 19:04:49  11632s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/08 19:04:49  11632s] Existing Dirty Nets : 69
[09/08 19:04:49  11632s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/08 19:04:49  11632s] Reset Dirty Nets : 69
[09/08 19:04:49  11632s] 
[09/08 19:04:49  11632s] globalDetailRoute
[09/08 19:04:49  11632s] 
[09/08 19:04:49  11632s] ### Time Record (globalDetailRoute) is installed.
[09/08 19:04:49  11632s] #Start globalDetailRoute on Mon Sep  8 19:04:49 2025
[09/08 19:04:49  11632s] #
[09/08 19:04:49  11632s] ### Time Record (Pre Callback) is installed.
[09/08 19:04:49  11632s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3348.664M)
[09/08 19:04:49  11632s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 3348.664M)
[09/08 19:04:49  11632s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 90555 access done (mem: 3348.664M)
[09/08 19:04:49  11632s] ### Time Record (Pre Callback) is uninstalled.
[09/08 19:04:49  11632s] ### Time Record (DB Import) is installed.
[09/08 19:04:49  11632s] ### Time Record (Timing Data Generation) is installed.
[09/08 19:04:49  11632s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:04:49  11633s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 19:04:49  11633s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:04:49  11633s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 19:04:49  11633s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:04:49  11633s] ### Net info: total nets: 51341
[09/08 19:04:49  11633s] ### Net info: dirty nets: 0
[09/08 19:04:49  11633s] ### Net info: marked as disconnected nets: 0
[09/08 19:04:50  11634s] #num needed restored net=48
[09/08 19:04:50  11634s] #need_extraction net=48 (total=51341)
[09/08 19:04:50  11634s] ### Net info: fully routed nets: 45102
[09/08 19:04:50  11634s] ### Net info: trivial (< 2 pins) nets: 6235
[09/08 19:04:50  11634s] ### Net info: unrouted nets: 4
[09/08 19:04:50  11634s] ### Net info: re-extraction nets: 0
[09/08 19:04:50  11634s] ### Net info: ignored nets: 0
[09/08 19:04:50  11634s] ### Net info: skip routing nets: 48
[09/08 19:04:50  11634s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:04:50  11634s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:04:50  11634s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:04:50  11634s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:04:50  11634s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:04:50  11634s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:04:50  11635s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 19:04:50  11635s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:04:50  11635s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 19:04:50  11635s] #Processed 198 dirty instances, 104 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/08 19:04:50  11635s] #(129 insts marked dirty, reset pre-exisiting dirty flag on 130 insts, 286 nets marked need extraction)
[09/08 19:04:50  11635s] ### import design signature (440): route=1271696094 flt_obj=0 vio=1622242933 swire=282492057 shield_wire=1 net_attr=1604983582 dirty_area=363962562, del_dirty_area=0 cell=1297058440 placement=1392588229 pin_access=1341894652
[09/08 19:04:50  11635s] ### Time Record (DB Import) is uninstalled.
[09/08 19:04:50  11635s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 19:04:50  11636s] #RTESIG:78da85d14d4f0321100660cffe8a09ed614d6c9de1633fae265ed534ea955061b5710503
[09/08 19:04:50  11636s] #       eca1ff5e52e3ad5b3891cc9361e665b57e7bd801e3b825dcfc204a4df0b8e3e54262835c
[09/08 19:04:50  11636s] #       c83b8eba945eefd9f56afdf4fc42bc07dae2e940334ec1e45b98938b905cce07ff71f3e7
[09/08 19:04:50  11636s] #       d4a080993907064dcab114ceb2b6b4fb67d9456fe2f1ac23a1148c664a0e9a7d08d302ea
[09/08 19:04:50  11636s] #       b08e241775a40881a5af2309d4a3d5e95d7f5aaded2158a7f9e59548a9ae245a4383280f
[09/08 19:04:50  11636s] #       64e3ad89b658e7e7ef252981f9e05d457590e37c71a9b6e555d321d54d8b7553e661a798
[09/08 19:04:50  11636s] #       2b41f452559bf54ad6bfac576dbdd140c01607bafa05d546ecf5
[09/08 19:04:50  11636s] #
[09/08 19:04:50  11636s] #Skip comparing routing design signature in db-snapshot flow
[09/08 19:04:50  11636s] ### Time Record (Data Preparation) is installed.
[09/08 19:04:50  11636s] #RTESIG:78da8dd14d4f0321100660cffe8a09eda126b6cef0b11f5713af6a1af54a50586d5cc100
[09/08 19:04:50  11636s] #       7be8bf97acf1d62d72229927c33bc36afd72b707c67147b8fd46949ae07ecfcb85c416b9
[09/08 19:04:50  11636s] #       90371c75293ddfb2cbd5fae1f1897807b4c3f9c0661883c9d730251721b99c0ffefdead7
[09/08 19:04:50  11636s] #       a95e0133530e0c3629c75238c99ad2ee8f6517bd89c7938e845230983139d8bc86302ea0
[09/08 19:04:50  11636s] #       16eb487251478a1058fa3c92403d589ddef487d5da1e82759a9f1f89946acb466ba817e5
[09/08 19:04:50  11636s] #       816cbc35d116ebfcf4b52425301fbcaba816729cce0e352f7b1ebd12ae6978b5598b5437
[09/08 19:04:50  11636s] #       0dd64d09feaf509d54d5669d92f5bfed54536fd413b0c540173fd1b8f9aa
[09/08 19:04:50  11636s] #
[09/08 19:04:50  11636s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:04:51  11636s] #Using multithreading with 8 threads.
[09/08 19:04:51  11636s] ### Time Record (Data Preparation) is installed.
[09/08 19:04:51  11636s] #Start routing data preparation on Mon Sep  8 19:04:51 2025
[09/08 19:04:51  11636s] #
[09/08 19:04:51  11636s] #Minimum voltage of a net in the design = 0.000.
[09/08 19:04:51  11636s] #Maximum voltage of a net in the design = 1.320.
[09/08 19:04:51  11636s] #Voltage range [0.000 - 1.320] has 51339 nets.
[09/08 19:04:51  11636s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 19:04:51  11636s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 19:04:51  11636s] ### Time Record (Cell Pin Access) is installed.
[09/08 19:04:51  11636s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 19:04:52  11637s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 19:04:52  11637s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 19:04:52  11637s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 19:04:52  11637s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 19:04:52  11637s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 19:04:52  11637s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 19:04:52  11637s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 19:04:52  11637s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 19:04:52  11637s] #Monitoring time of adding inner blkg by smac
[09/08 19:04:52  11637s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2458.74 (MB), peak = 4324.43 (MB)
[09/08 19:04:53  11639s] #Regenerating Ggrids automatically.
[09/08 19:04:53  11639s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/08 19:04:53  11639s] #Using automatically generated G-grids.
[09/08 19:04:53  11639s] #Done routing data preparation.
[09/08 19:04:53  11639s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2656.49 (MB), peak = 4324.43 (MB)
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 1465.6050 1302.7850 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 911.5450 1018.7150 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN21795_FE_OCPN6498_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 909.5750 1018.7150 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN21795_FE_OCPN6498_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 896.3100 1018.9300 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN21795_FE_OCPN6498_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1336.7600 1022.8600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1331.0000 1022.8100 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1349.9700 977.3750 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN6162_FE_OFN4643_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1373.3000 1192.8250 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN11580_FE_OCPN5250_FE_OFN2364_2801. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 1344.1950 1022.8650 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_RN_7829_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1347.5350 1257.0700 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN11585_FE_OCPN5294_FE_OFN2290_2890. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 873.3300 1117.2200 ) on Metal2 for NET i_croc_soc/i_croc/FE_PSBN3665_core_instr_obi_req_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 1393.9100 863.7900 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN12098_1896. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1174.1000 1064.3050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN13298_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1193.1450 1381.7250 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/FE_OFN10365_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1072.8250 902.0050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN6572_0705. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1101.6050 1007.6150 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_RN_6269_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1093.4850 1007.8250 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_RN_6269_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1088.7750 988.6050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_RN_6269_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1194.0900 1381.4400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/FE_OFN10367_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1399.6750 864.2350 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_RN_10684_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:04:53  11639s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[09/08 19:04:53  11639s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:04:54  11639s] #
[09/08 19:04:54  11639s] #Connectivity extraction summary:
[09/08 19:04:54  11639s] #279 routed nets are extracted.
[09/08 19:04:54  11639s] #    240 (0.47%) extracted nets are partially routed.
[09/08 19:04:54  11639s] #44823 routed net(s) are imported.
[09/08 19:04:54  11639s] #4 (0.01%) nets are without wires.
[09/08 19:04:54  11639s] #6235 nets are fixed|skipped|trivial (not extracted).
[09/08 19:04:54  11639s] #Total number of nets = 51341.
[09/08 19:04:54  11639s] #
[09/08 19:04:54  11640s] #Start instance access analysis using 8 threads...
[09/08 19:04:54  11640s] ### Time Record (Instance Pin Access) is installed.
[09/08 19:04:54  11640s] #0 instance pins are hard to access
[09/08 19:04:54  11640s] #Instance access analysis statistics:
[09/08 19:04:54  11640s] #Cpu time = 00:00:01
[09/08 19:04:54  11640s] #Elapsed time = 00:00:01
[09/08 19:04:54  11640s] #Increased memory = 3.86 (MB)
[09/08 19:04:54  11640s] #Total memory = 2660.57 (MB)
[09/08 19:04:54  11640s] #Peak memory = 4324.43 (MB)
[09/08 19:04:54  11640s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 19:04:55  11640s] #Found 0 nets for post-route si or timing fixing.
[09/08 19:04:55  11640s] #
[09/08 19:04:55  11640s] #Finished routing data preparation on Mon Sep  8 19:04:55 2025
[09/08 19:04:55  11640s] #
[09/08 19:04:55  11640s] #Cpu time = 00:00:05
[09/08 19:04:55  11640s] #Elapsed time = 00:00:04
[09/08 19:04:55  11640s] #Increased memory = 208.02 (MB)
[09/08 19:04:55  11640s] #Total memory = 2660.57 (MB)
[09/08 19:04:55  11640s] #Peak memory = 4324.43 (MB)
[09/08 19:04:55  11640s] #
[09/08 19:04:55  11640s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:04:55  11640s] ### Time Record (Global Routing) is installed.
[09/08 19:04:55  11640s] #
[09/08 19:04:55  11640s] #Start global routing on Mon Sep  8 19:04:55 2025
[09/08 19:04:55  11640s] #
[09/08 19:04:55  11640s] #
[09/08 19:04:55  11640s] #Start global routing initialization on Mon Sep  8 19:04:55 2025
[09/08 19:04:55  11640s] #
[09/08 19:04:55  11640s] #Number of eco nets is 247
[09/08 19:04:55  11641s] #
[09/08 19:04:55  11641s] #Start global routing data preparation on Mon Sep  8 19:04:55 2025
[09/08 19:04:55  11641s] #
[09/08 19:04:55  11641s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  8 19:04:55 2025 with memory = 2660.57 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11641s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:55  11641s] #Start routing resource analysis on Mon Sep  8 19:04:55 2025
[09/08 19:04:55  11641s] #
[09/08 19:04:55  11641s] ### init_is_bin_blocked starts on Mon Sep  8 19:04:55 2025 with memory = 2660.57 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11641s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:04:55  11641s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  8 19:04:55 2025 with memory = 2662.97 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:2.6 GB, peak:4.2 GB --6.62 [8]--
[09/08 19:04:55  11643s] ### adjust_flow_cap starts on Mon Sep  8 19:04:55 2025 with memory = 2669.45 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.62 [8]--
[09/08 19:04:55  11643s] ### adjust_partial_route_blockage starts on Mon Sep  8 19:04:55 2025 with memory = 2670.13 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:04:55  11643s] ### set_via_blocked starts on Mon Sep  8 19:04:55 2025 with memory = 2670.13 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.62 [8]--
[09/08 19:04:55  11643s] ### copy_flow starts on Mon Sep  8 19:04:55 2025 with memory = 2670.11 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.93 [8]--
[09/08 19:04:55  11643s] #Routing resource analysis is done on Mon Sep  8 19:04:55 2025
[09/08 19:04:55  11643s] #
[09/08 19:04:55  11643s] ### report_flow_cap starts on Mon Sep  8 19:04:55 2025 with memory = 2664.93 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] #  Resource Analysis:
[09/08 19:04:55  11643s] #
[09/08 19:04:55  11643s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/08 19:04:55  11643s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/08 19:04:55  11643s] #  --------------------------------------------------------------
[09/08 19:04:55  11643s] #  Metal1         V        2501        1332       47961    65.19%
[09/08 19:04:55  11643s] #  Metal2         H        2854        1527       47961    33.22%
[09/08 19:04:55  11643s] #  Metal3         V        2499        1334       47961    33.04%
[09/08 19:04:55  11643s] #  Metal4         H        3104        1277       47961    33.34%
[09/08 19:04:55  11643s] #  --------------------------------------------------------------
[09/08 19:04:55  11643s] #  Total                  10959      33.38%      191844    41.20%
[09/08 19:04:55  11643s] #
[09/08 19:04:55  11643s] #  421 nets (0.82%) with 1 preferred extra spacing.
[09/08 19:04:55  11643s] #
[09/08 19:04:55  11643s] #
[09/08 19:04:55  11643s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.06 [8]--
[09/08 19:04:55  11643s] ### analyze_m2_tracks starts on Mon Sep  8 19:04:55 2025 with memory = 2664.83 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:04:55  11643s] ### report_initial_resource starts on Mon Sep  8 19:04:55 2025 with memory = 2664.83 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:04:55  11643s] ### mark_pg_pins_accessibility starts on Mon Sep  8 19:04:55 2025 with memory = 2664.83 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:55  11643s] ### set_net_region starts on Mon Sep  8 19:04:55 2025 with memory = 2664.83 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:55  11643s] #
[09/08 19:04:55  11643s] #Global routing data preparation is done on Mon Sep  8 19:04:55 2025
[09/08 19:04:55  11643s] #
[09/08 19:04:55  11643s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2664.83 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] #
[09/08 19:04:55  11643s] ### prepare_level starts on Mon Sep  8 19:04:55 2025 with memory = 2664.83 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### init level 1 starts on Mon Sep  8 19:04:55 2025 with memory = 2664.83 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:55  11643s] ### Level 1 hgrid = 219 X 219
[09/08 19:04:55  11643s] ### init level 2 starts on Mon Sep  8 19:04:55 2025 with memory = 2664.83 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.72 [8]--
[09/08 19:04:55  11643s] ### Level 2 hgrid = 55 X 55
[09/08 19:04:55  11643s] ### prepare_level_flow starts on Mon Sep  8 19:04:55 2025 with memory = 2665.54 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:04:55  11643s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.36 [8]--
[09/08 19:04:55  11643s] #
[09/08 19:04:55  11643s] #Global routing initialization is done on Mon Sep  8 19:04:55 2025
[09/08 19:04:55  11643s] #
[09/08 19:04:55  11643s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2665.54 (MB), peak = 4324.43 (MB)
[09/08 19:04:55  11643s] #
[09/08 19:04:56  11643s] #start global routing iteration 1...
[09/08 19:04:56  11644s] ### init_flow_edge starts on Mon Sep  8 19:04:56 2025 with memory = 2665.54 (MB), peak = 4324.43 (MB)
[09/08 19:04:56  11644s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.58 [8]--
[09/08 19:04:56  11644s] ### Uniform Hboxes (6x6)
[09/08 19:04:56  11644s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 19:04:56  11644s] ### measure_qor starts on Mon Sep  8 19:04:56 2025 with memory = 2667.84 (MB), peak = 4324.43 (MB)
[09/08 19:04:56  11644s] ### measure_congestion starts on Mon Sep  8 19:04:56 2025 with memory = 2667.84 (MB), peak = 4324.43 (MB)
[09/08 19:04:56  11644s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:56  11644s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --6.69 [8]--
[09/08 19:04:56  11644s] ### Uniform Hboxes (6x6)
[09/08 19:04:56  11644s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 19:04:56  11644s] ### measure_qor starts on Mon Sep  8 19:04:56 2025 with memory = 2667.84 (MB), peak = 4324.43 (MB)
[09/08 19:04:56  11644s] ### measure_congestion starts on Mon Sep  8 19:04:56 2025 with memory = 2667.84 (MB), peak = 4324.43 (MB)
[09/08 19:04:56  11644s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:56  11644s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --6.62 [8]--
[09/08 19:04:56  11644s] ### Uniform Hboxes (6x6)
[09/08 19:04:56  11644s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 19:04:56  11644s] ### measure_qor starts on Mon Sep  8 19:04:56 2025 with memory = 2667.84 (MB), peak = 4324.43 (MB)
[09/08 19:04:56  11644s] ### measure_congestion starts on Mon Sep  8 19:04:56 2025 with memory = 2667.84 (MB), peak = 4324.43 (MB)
[09/08 19:04:56  11644s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:56  11645s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --6.46 [8]--
[09/08 19:04:56  11645s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2667.10 (MB), peak = 4324.43 (MB)
[09/08 19:04:56  11645s] #
[09/08 19:04:56  11645s] #start global routing iteration 2...
[09/08 19:04:56  11645s] ### init_flow_edge starts on Mon Sep  8 19:04:56 2025 with memory = 2667.10 (MB), peak = 4324.43 (MB)
[09/08 19:04:56  11645s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.87 [8]--
[09/08 19:04:56  11645s] ### routing at level 2 (topmost level) iter 0
[09/08 19:04:57  11645s] ### measure_qor starts on Mon Sep  8 19:04:57 2025 with memory = 2667.28 (MB), peak = 4324.43 (MB)
[09/08 19:04:57  11645s] ### measure_congestion starts on Mon Sep  8 19:04:57 2025 with memory = 2667.28 (MB), peak = 4324.43 (MB)
[09/08 19:04:57  11645s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:04:57  11645s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --5.84 [8]--
[09/08 19:04:57  11645s] ### routing at level 2 (topmost level) iter 1
[09/08 19:04:57  11645s] ### measure_qor starts on Mon Sep  8 19:04:57 2025 with memory = 2667.28 (MB), peak = 4324.43 (MB)
[09/08 19:04:57  11645s] ### measure_congestion starts on Mon Sep  8 19:04:57 2025 with memory = 2667.28 (MB), peak = 4324.43 (MB)
[09/08 19:04:57  11645s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:04:57  11645s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --6.08 [8]--
[09/08 19:04:57  11645s] ### routing at level 2 (topmost level) iter 2
[09/08 19:04:57  11646s] ### measure_qor starts on Mon Sep  8 19:04:57 2025 with memory = 2667.28 (MB), peak = 4324.43 (MB)
[09/08 19:04:57  11646s] ### measure_congestion starts on Mon Sep  8 19:04:57 2025 with memory = 2667.28 (MB), peak = 4324.43 (MB)
[09/08 19:04:57  11646s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:04:57  11646s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --7.10 [8]--
[09/08 19:04:57  11646s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2667.28 (MB), peak = 4324.43 (MB)
[09/08 19:04:57  11646s] #
[09/08 19:04:57  11646s] #start global routing iteration 3...
[09/08 19:04:57  11646s] ### Uniform Hboxes (6x6)
[09/08 19:04:57  11646s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 19:04:57  11646s] ### measure_qor starts on Mon Sep  8 19:04:57 2025 with memory = 2679.68 (MB), peak = 4324.43 (MB)
[09/08 19:04:57  11646s] ### measure_congestion starts on Mon Sep  8 19:04:57 2025 with memory = 2679.68 (MB), peak = 4324.43 (MB)
[09/08 19:04:57  11646s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:57  11647s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --5.89 [8]--
[09/08 19:04:57  11647s] ### measure_congestion starts on Mon Sep  8 19:04:57 2025 with memory = 2679.68 (MB), peak = 4324.43 (MB)
[09/08 19:04:57  11647s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:57  11647s] ### Uniform Hboxes (6x6)
[09/08 19:04:57  11647s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 19:04:58  11647s] ### measure_qor starts on Mon Sep  8 19:04:58 2025 with memory = 2679.90 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] ### measure_congestion starts on Mon Sep  8 19:04:58 2025 with memory = 2679.90 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:58  11647s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --6.25 [8]--
[09/08 19:04:58  11647s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2675.36 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] #
[09/08 19:04:58  11647s] ### route_end starts on Mon Sep  8 19:04:58 2025 with memory = 2675.36 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] #
[09/08 19:04:58  11647s] #Total number of trivial nets (e.g. < 2 pins) = 6235 (skipped).
[09/08 19:04:58  11647s] #Total number of routable nets = 45106.
[09/08 19:04:58  11647s] #Total number of nets in the design = 51341.
[09/08 19:04:58  11647s] #
[09/08 19:04:58  11647s] #251 routable nets have only global wires.
[09/08 19:04:58  11647s] #44855 routable nets have only detail routed wires.
[09/08 19:04:58  11647s] #34 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 19:04:58  11647s] #766 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 19:04:58  11647s] #
[09/08 19:04:58  11647s] #Routed nets constraints summary:
[09/08 19:04:58  11647s] #----------------------------------------------------------------------------
[09/08 19:04:58  11647s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/08 19:04:58  11647s] #----------------------------------------------------------------------------
[09/08 19:04:58  11647s] #      Default                 33            0              0             217  
[09/08 19:04:58  11647s] #     ndr_3w3s                  0            0              0               0  
[09/08 19:04:58  11647s] #     ndr_2w2s                  0            1              1               0  
[09/08 19:04:58  11647s] #----------------------------------------------------------------------------
[09/08 19:04:58  11647s] #        Total                 33            1              1             217  
[09/08 19:04:58  11647s] #----------------------------------------------------------------------------
[09/08 19:04:58  11647s] #
[09/08 19:04:58  11647s] #Routing constraints summary of the whole design:
[09/08 19:04:58  11647s] #----------------------------------------------------------------------------
[09/08 19:04:58  11647s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/08 19:04:58  11647s] #----------------------------------------------------------------------------
[09/08 19:04:58  11647s] #      Default                421            0              0           44306  
[09/08 19:04:58  11647s] #     ndr_3w3s                  0          196            196               0  
[09/08 19:04:58  11647s] #     ndr_2w2s                  0          183            183               0  
[09/08 19:04:58  11647s] #----------------------------------------------------------------------------
[09/08 19:04:58  11647s] #        Total                421          379            379           44306  
[09/08 19:04:58  11647s] #----------------------------------------------------------------------------
[09/08 19:04:58  11647s] #
[09/08 19:04:58  11647s] ### cal_base_flow starts on Mon Sep  8 19:04:58 2025 with memory = 2675.36 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] ### init_flow_edge starts on Mon Sep  8 19:04:58 2025 with memory = 2675.36 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.20 [8]--
[09/08 19:04:58  11647s] ### cal_flow starts on Mon Sep  8 19:04:58 2025 with memory = 2675.64 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:58  11647s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.06 [8]--
[09/08 19:04:58  11647s] ### report_overcon starts on Mon Sep  8 19:04:58 2025 with memory = 2675.64 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] #
[09/08 19:04:58  11647s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/08 19:04:58  11647s] #
[09/08 19:04:58  11647s] #                 OverCon       OverCon          
[09/08 19:04:58  11647s] #                  #Gcell        #Gcell    %Gcell
[09/08 19:04:58  11647s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[09/08 19:04:58  11647s] #  ------------------------------------------------------------
[09/08 19:04:58  11647s] #  Metal2       16(0.05%)      3(0.01%)   (0.06%)     0.45  
[09/08 19:04:58  11647s] #  Metal3       12(0.04%)      0(0.00%)   (0.04%)     0.46  
[09/08 19:04:58  11647s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.29  
[09/08 19:04:58  11647s] #  ------------------------------------------------------------
[09/08 19:04:58  11647s] #     Total     28(0.03%)      3(0.00%)   (0.03%)
[09/08 19:04:58  11647s] #
[09/08 19:04:58  11647s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[09/08 19:04:58  11647s] #  Overflow after GR: 0.02% H + 0.01% V
[09/08 19:04:58  11647s] #
[09/08 19:04:58  11647s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:58  11647s] ### cal_base_flow starts on Mon Sep  8 19:04:58 2025 with memory = 2675.64 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] ### init_flow_edge starts on Mon Sep  8 19:04:58 2025 with memory = 2675.64 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.46 [8]--
[09/08 19:04:58  11647s] ### cal_flow starts on Mon Sep  8 19:04:58 2025 with memory = 2675.62 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:58  11647s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.09 [8]--
[09/08 19:04:58  11647s] ### export_cong_map starts on Mon Sep  8 19:04:58 2025 with memory = 2675.62 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] ### PDZT_Export::export_cong_map starts on Mon Sep  8 19:04:58 2025 with memory = 2675.77 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.01 [8]--
[09/08 19:04:58  11647s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.50 [8]--
[09/08 19:04:58  11647s] ### import_cong_map starts on Mon Sep  8 19:04:58 2025 with memory = 2675.77 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:04:58  11647s] ### update starts on Mon Sep  8 19:04:58 2025 with memory = 2675.77 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11647s] #Complete Global Routing.
[09/08 19:04:58  11648s] #Total number of nets with non-default rule or having extra spacing = 800
[09/08 19:04:58  11648s] #Total wire length = 2343797 um.
[09/08 19:04:58  11648s] #Total half perimeter of net bounding box = 1939929 um.
[09/08 19:04:58  11648s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:04:58  11648s] #Total wire length on LAYER Metal2 = 652891 um.
[09/08 19:04:58  11648s] #Total wire length on LAYER Metal3 = 934607 um.
[09/08 19:04:58  11648s] #Total wire length on LAYER Metal4 = 756299 um.
[09/08 19:04:58  11648s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 19:04:58  11648s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:04:58  11648s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:04:58  11648s] #Total number of vias = 288742
[09/08 19:04:58  11648s] #Up-Via Summary (total 288742):
[09/08 19:04:58  11648s] #           
[09/08 19:04:58  11648s] #-----------------------
[09/08 19:04:58  11648s] # Metal1         141719
[09/08 19:04:58  11648s] # Metal2         105792
[09/08 19:04:58  11648s] # Metal3          41231
[09/08 19:04:58  11648s] #-----------------------
[09/08 19:04:58  11648s] #                288742 
[09/08 19:04:58  11648s] #
[09/08 19:04:58  11648s] #Total number of involved priority nets 1
[09/08 19:04:58  11648s] #Maximum src to sink distance for priority net 113.2
[09/08 19:04:58  11648s] #Average of max src_to_sink distance for priority net 113.2
[09/08 19:04:58  11648s] #Average of ave src_to_sink distance for priority net 73.8
[09/08 19:04:58  11648s] ### update cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --3.33 [8]--
[09/08 19:04:58  11648s] ### report_overcon starts on Mon Sep  8 19:04:58 2025 with memory = 2679.05 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11648s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:04:58  11648s] ### report_overcon starts on Mon Sep  8 19:04:58 2025 with memory = 2679.05 (MB), peak = 4324.43 (MB)
[09/08 19:04:58  11648s] #Max overcon = 2 tracks.
[09/08 19:04:58  11648s] #Total overcon = 0.03%.
[09/08 19:04:58  11648s] #Worst layer Gcell overcon rate = 0.04%.
[09/08 19:04:58  11648s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:04:58  11648s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:4.2 GB --1.48 [8]--
[09/08 19:04:58  11648s] ### global_route design signature (443): route=671516348 net_attr=1712827055
[09/08 19:04:58  11648s] #
[09/08 19:04:58  11648s] #Global routing statistics:
[09/08 19:04:58  11648s] #Cpu time = 00:00:08
[09/08 19:04:58  11648s] #Elapsed time = 00:00:04
[09/08 19:04:58  11648s] #Increased memory = 14.06 (MB)
[09/08 19:04:58  11648s] #Total memory = 2674.62 (MB)
[09/08 19:04:58  11648s] #Peak memory = 4324.43 (MB)
[09/08 19:04:58  11648s] #
[09/08 19:04:58  11648s] #Finished global routing on Mon Sep  8 19:04:58 2025
[09/08 19:04:58  11648s] #
[09/08 19:04:58  11648s] #
[09/08 19:04:58  11648s] ### Time Record (Global Routing) is uninstalled.
[09/08 19:04:58  11648s] ### Time Record (Data Preparation) is installed.
[09/08 19:04:58  11649s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:04:59  11649s] ### track-assign external-init starts on Mon Sep  8 19:04:59 2025 with memory = 2672.16 (MB), peak = 4324.43 (MB)
[09/08 19:04:59  11649s] ### Time Record (Track Assignment) is installed.
[09/08 19:04:59  11650s] ### Time Record (Track Assignment) is uninstalled.
[09/08 19:04:59  11650s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.35 [8]--
[09/08 19:04:59  11650s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2672.16 (MB), peak = 4324.43 (MB)
[09/08 19:04:59  11650s] ### track-assign engine-init starts on Mon Sep  8 19:04:59 2025 with memory = 2672.16 (MB), peak = 4324.43 (MB)
[09/08 19:04:59  11650s] ### Time Record (Track Assignment) is installed.
[09/08 19:04:59  11650s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:4.2 GB --1.11 [8]--
[09/08 19:04:59  11650s] ### track-assign core-engine starts on Mon Sep  8 19:04:59 2025 with memory = 2672.16 (MB), peak = 4324.43 (MB)
[09/08 19:04:59  11650s] #Start Track Assignment.
[09/08 19:05:01  11652s] #Done with 39 horizontal wires in 7 hboxes and 27 vertical wires in 7 hboxes.
[09/08 19:05:02  11654s] #Done with 2 horizontal wires in 7 hboxes and 2 vertical wires in 7 hboxes.
[09/08 19:05:03  11655s] #Complete Track Assignment.
[09/08 19:05:03  11655s] #Total number of nets with non-default rule or having extra spacing = 800
[09/08 19:05:03  11655s] #Total wire length = 2344258 um.
[09/08 19:05:03  11655s] #Total half perimeter of net bounding box = 1939929 um.
[09/08 19:05:03  11655s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:05:03  11655s] #Total wire length on LAYER Metal2 = 653228 um.
[09/08 19:05:03  11655s] #Total wire length on LAYER Metal3 = 934689 um.
[09/08 19:05:03  11655s] #Total wire length on LAYER Metal4 = 756342 um.
[09/08 19:05:03  11655s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 19:05:03  11655s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:05:03  11655s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:05:03  11655s] #Total number of vias = 288742
[09/08 19:05:03  11655s] #Up-Via Summary (total 288742):
[09/08 19:05:03  11655s] #           
[09/08 19:05:03  11655s] #-----------------------
[09/08 19:05:03  11655s] # Metal1         141719
[09/08 19:05:03  11655s] # Metal2         105792
[09/08 19:05:03  11655s] # Metal3          41231
[09/08 19:05:03  11655s] #-----------------------
[09/08 19:05:03  11655s] #                288742 
[09/08 19:05:03  11655s] #
[09/08 19:05:03  11655s] ### track_assign design signature (446): route=1563221368
[09/08 19:05:03  11655s] ### track-assign core-engine cpu:00:00:05, real:00:00:04, mem:2.7 GB, peak:4.2 GB --1.43 [8]--
[09/08 19:05:03  11655s] ### Time Record (Track Assignment) is uninstalled.
[09/08 19:05:03  11656s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2669.51 (MB), peak = 4324.43 (MB)
[09/08 19:05:03  11656s] #
[09/08 19:05:03  11656s] #number of short segments in preferred routing layers
[09/08 19:05:03  11656s] #	
[09/08 19:05:03  11656s] #	
[09/08 19:05:03  11656s] #
[09/08 19:05:04  11656s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 19:05:04  11656s] #Cpu time = 00:00:21
[09/08 19:05:04  11656s] #Elapsed time = 00:00:13
[09/08 19:05:04  11656s] #Increased memory = 218.05 (MB)
[09/08 19:05:04  11656s] #Total memory = 2670.60 (MB)
[09/08 19:05:04  11656s] #Peak memory = 4324.43 (MB)
[09/08 19:05:04  11656s] #Using multithreading with 8 threads.
[09/08 19:05:04  11656s] ### Time Record (Detail Routing) is installed.
[09/08 19:05:04  11657s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 19:05:10  11663s] #
[09/08 19:05:10  11663s] #Start Detail Routing..
[09/08 19:05:10  11663s] #start initial detail routing ...
[09/08 19:05:10  11663s] ### Design has 0 dirty nets, 796 dirty-areas)
[09/08 19:05:13  11681s] # ECO: 1.6% of the total area was rechecked for DRC, and 5.2% required routing.
[09/08 19:05:13  11682s] #   number of violations = 246
[09/08 19:05:13  11682s] #
[09/08 19:05:13  11682s] #    By Layer and Type :
[09/08 19:05:13  11682s] #	         MetSpc    Short   CShort      Mar   AdjCut   Totals
[09/08 19:05:13  11682s] #	Metal1        2        0        1        0        0        3
[09/08 19:05:13  11682s] #	Metal2        5      106        0        0        1      112
[09/08 19:05:13  11682s] #	Metal3        5       98        0        2        0      105
[09/08 19:05:13  11682s] #	Metal4        2       24        0        0        0       26
[09/08 19:05:13  11682s] #	Totals       14      228        1        2        1      246
[09/08 19:05:13  11682s] #129 out of 52666 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.1%.
[09/08 19:05:13  11682s] #0.0% of the total area is being checked for drcs
[09/08 19:05:13  11682s] #0.0% of the total area was checked
[09/08 19:05:13  11682s] #   number of violations = 246
[09/08 19:05:13  11682s] #
[09/08 19:05:13  11682s] #    By Layer and Type :
[09/08 19:05:13  11682s] #	         MetSpc    Short   CShort      Mar   AdjCut   Totals
[09/08 19:05:13  11682s] #	Metal1        2        0        1        0        0        3
[09/08 19:05:13  11682s] #	Metal2        5      106        0        0        1      112
[09/08 19:05:13  11682s] #	Metal3        5       98        0        2        0      105
[09/08 19:05:13  11682s] #	Metal4        2       24        0        0        0       26
[09/08 19:05:13  11682s] #	Totals       14      228        1        2        1      246
[09/08 19:05:13  11682s] #cpu time = 00:00:19, elapsed time = 00:00:03, memory = 2712.27 (MB), peak = 4324.43 (MB)
[09/08 19:05:13  11684s] #start 1st optimization iteration ...
[09/08 19:05:22  11702s] #   number of violations = 205
[09/08 19:05:22  11702s] #
[09/08 19:05:22  11702s] #    By Layer and Type :
[09/08 19:05:22  11702s] #	         MetSpc    Short      Mar   Totals
[09/08 19:05:22  11702s] #	Metal1        0        0        0        0
[09/08 19:05:22  11702s] #	Metal2        6       80        0       86
[09/08 19:05:22  11702s] #	Metal3        6       82        1       89
[09/08 19:05:22  11702s] #	Metal4        1       29        0       30
[09/08 19:05:22  11702s] #	Totals       13      191        1      205
[09/08 19:05:22  11702s] #    number of process antenna violations = 54
[09/08 19:05:22  11702s] #cpu time = 00:00:18, elapsed time = 00:00:09, memory = 2713.84 (MB), peak = 4324.43 (MB)
[09/08 19:05:22  11703s] #start 2nd optimization iteration ...
[09/08 19:05:32  11722s] #   number of violations = 219
[09/08 19:05:32  11722s] #
[09/08 19:05:32  11722s] #    By Layer and Type :
[09/08 19:05:32  11722s] #	         MetSpc    Short      Mar   Totals
[09/08 19:05:32  11722s] #	Metal1        0        0        0        0
[09/08 19:05:32  11722s] #	Metal2        4       85        0       89
[09/08 19:05:32  11722s] #	Metal3        7       83        1       91
[09/08 19:05:32  11722s] #	Metal4        1       38        0       39
[09/08 19:05:32  11722s] #	Totals       12      206        1      219
[09/08 19:05:32  11722s] #    number of process antenna violations = 54
[09/08 19:05:32  11722s] #cpu time = 00:00:20, elapsed time = 00:00:10, memory = 2714.50 (MB), peak = 4324.43 (MB)
[09/08 19:05:32  11722s] #start 3rd optimization iteration ...
[09/08 19:05:41  11740s] #   number of violations = 227
[09/08 19:05:41  11740s] #
[09/08 19:05:41  11740s] #    By Layer and Type :
[09/08 19:05:41  11740s] #	         MetSpc    Short      Mar   Totals
[09/08 19:05:41  11740s] #	Metal1        0        0        0        0
[09/08 19:05:41  11740s] #	Metal2        3       98        0      101
[09/08 19:05:41  11740s] #	Metal3        8       88        2       98
[09/08 19:05:41  11740s] #	Metal4        1       27        0       28
[09/08 19:05:41  11740s] #	Totals       12      213        2      227
[09/08 19:05:41  11740s] #    number of process antenna violations = 54
[09/08 19:05:41  11740s] #cpu time = 00:00:17, elapsed time = 00:00:09, memory = 2717.28 (MB), peak = 4324.43 (MB)
[09/08 19:05:41  11740s] #start 4th optimization iteration ...
[09/08 19:05:54  11766s] #   number of violations = 220
[09/08 19:05:54  11766s] #
[09/08 19:05:54  11766s] #    By Layer and Type :
[09/08 19:05:54  11766s] #	         MetSpc    Short   Totals
[09/08 19:05:54  11766s] #	Metal1        0        0        0
[09/08 19:05:54  11766s] #	Metal2        2       94       96
[09/08 19:05:54  11766s] #	Metal3        4       85       89
[09/08 19:05:54  11766s] #	Metal4        0       35       35
[09/08 19:05:54  11766s] #	Totals        6      214      220
[09/08 19:05:54  11766s] #    number of process antenna violations = 54
[09/08 19:05:54  11766s] #cpu time = 00:00:26, elapsed time = 00:00:12, memory = 2719.81 (MB), peak = 4324.43 (MB)
[09/08 19:05:54  11766s] #start 5th optimization iteration ...
[09/08 19:06:11  11802s] #   number of violations = 216
[09/08 19:06:11  11802s] #
[09/08 19:06:11  11802s] #    By Layer and Type :
[09/08 19:06:11  11802s] #	         MetSpc    Short   Totals
[09/08 19:06:11  11802s] #	Metal1        0        0        0
[09/08 19:06:11  11802s] #	Metal2        3       95       98
[09/08 19:06:11  11802s] #	Metal3        3       82       85
[09/08 19:06:11  11802s] #	Metal4        0       33       33
[09/08 19:06:11  11802s] #	Totals        6      210      216
[09/08 19:06:11  11802s] #    number of process antenna violations = 54
[09/08 19:06:11  11802s] #cpu time = 00:00:35, elapsed time = 00:00:18, memory = 2715.36 (MB), peak = 4324.43 (MB)
[09/08 19:06:11  11802s] #start 6th optimization iteration ...
[09/08 19:06:39  11847s] #   number of violations = 219
[09/08 19:06:39  11847s] #
[09/08 19:06:39  11847s] #    By Layer and Type :
[09/08 19:06:39  11847s] #	         MetSpc    Short      Mar   Totals
[09/08 19:06:39  11847s] #	Metal1        0        0        0        0
[09/08 19:06:39  11847s] #	Metal2        2       95        0       97
[09/08 19:06:39  11847s] #	Metal3        5       81        1       87
[09/08 19:06:39  11847s] #	Metal4        0       35        0       35
[09/08 19:06:39  11847s] #	Totals        7      211        1      219
[09/08 19:06:39  11847s] #    number of process antenna violations = 54
[09/08 19:06:39  11847s] #cpu time = 00:00:45, elapsed time = 00:00:28, memory = 2715.37 (MB), peak = 4324.43 (MB)
[09/08 19:06:39  11847s] #start 7th optimization iteration ...
[09/08 19:06:49  11866s] #   number of violations = 226
[09/08 19:06:49  11866s] #
[09/08 19:06:49  11866s] #    By Layer and Type :
[09/08 19:06:49  11866s] #	         MetSpc    Short   Totals
[09/08 19:06:49  11866s] #	Metal1        0        0        0
[09/08 19:06:49  11866s] #	Metal2        3       96       99
[09/08 19:06:49  11866s] #	Metal3        3       90       93
[09/08 19:06:49  11866s] #	Metal4        0       34       34
[09/08 19:06:49  11866s] #	Totals        6      220      226
[09/08 19:06:49  11866s] #    number of process antenna violations = 54
[09/08 19:06:49  11866s] #cpu time = 00:00:18, elapsed time = 00:00:09, memory = 2714.64 (MB), peak = 4324.43 (MB)
[09/08 19:06:49  11866s] #start 8th optimization iteration ...
[09/08 19:07:00  11889s] #   number of violations = 219
[09/08 19:07:00  11889s] #
[09/08 19:07:00  11889s] #    By Layer and Type :
[09/08 19:07:00  11889s] #	         MetSpc    Short   Totals
[09/08 19:07:00  11889s] #	Metal1        0        0        0
[09/08 19:07:00  11889s] #	Metal2        2       94       96
[09/08 19:07:00  11889s] #	Metal3        6       88       94
[09/08 19:07:00  11889s] #	Metal4        0       29       29
[09/08 19:07:00  11889s] #	Totals        8      211      219
[09/08 19:07:00  11889s] #    number of process antenna violations = 54
[09/08 19:07:00  11889s] #cpu time = 00:00:23, elapsed time = 00:00:11, memory = 2716.43 (MB), peak = 4324.43 (MB)
[09/08 19:07:00  11889s] #start 9th optimization iteration ...
[09/08 19:07:09  11908s] #   number of violations = 223
[09/08 19:07:09  11908s] #
[09/08 19:07:09  11908s] #    By Layer and Type :
[09/08 19:07:09  11908s] #	         MetSpc    Short   Totals
[09/08 19:07:09  11908s] #	Metal1        0        0        0
[09/08 19:07:09  11908s] #	Metal2        4      100      104
[09/08 19:07:09  11908s] #	Metal3        5       90       95
[09/08 19:07:09  11908s] #	Metal4        2       22       24
[09/08 19:07:09  11908s] #	Totals       11      212      223
[09/08 19:07:09  11908s] #    number of process antenna violations = 54
[09/08 19:07:09  11908s] #cpu time = 00:00:19, elapsed time = 00:00:09, memory = 2714.59 (MB), peak = 4324.43 (MB)
[09/08 19:07:09  11908s] #start 10th optimization iteration ...
[09/08 19:07:24  11934s] #   number of violations = 233
[09/08 19:07:24  11934s] #
[09/08 19:07:24  11934s] #    By Layer and Type :
[09/08 19:07:24  11934s] #	         MetSpc    Short      Mar   Totals
[09/08 19:07:24  11934s] #	Metal1        0        0        0        0
[09/08 19:07:24  11934s] #	Metal2        3       97        0      100
[09/08 19:07:24  11934s] #	Metal3        2      106        1      109
[09/08 19:07:24  11934s] #	Metal4        1       23        0       24
[09/08 19:07:24  11934s] #	Totals        6      226        1      233
[09/08 19:07:24  11934s] #    number of process antenna violations = 54
[09/08 19:07:24  11934s] #cpu time = 00:00:26, elapsed time = 00:00:15, memory = 2714.38 (MB), peak = 4324.43 (MB)
[09/08 19:07:24  11935s] #start 11th optimization iteration ...
[09/08 19:07:44  11973s] #   number of violations = 225
[09/08 19:07:44  11973s] #
[09/08 19:07:44  11973s] #    By Layer and Type :
[09/08 19:07:44  11973s] #	         MetSpc    Short   Totals
[09/08 19:07:44  11973s] #	Metal1        0        0        0
[09/08 19:07:44  11973s] #	Metal2        1       98       99
[09/08 19:07:44  11973s] #	Metal3        3       93       96
[09/08 19:07:44  11973s] #	Metal4        0       30       30
[09/08 19:07:44  11973s] #	Totals        4      221      225
[09/08 19:07:44  11973s] #    number of process antenna violations = 54
[09/08 19:07:44  11973s] #cpu time = 00:00:39, elapsed time = 00:00:21, memory = 2716.47 (MB), peak = 4324.43 (MB)
[09/08 19:07:44  11973s] #start 12th optimization iteration ...
[09/08 19:08:10  12016s] #   number of violations = 223
[09/08 19:08:10  12016s] #
[09/08 19:08:10  12016s] #    By Layer and Type :
[09/08 19:08:10  12016s] #	         MetSpc    Short      Mar   AdjCut   Totals
[09/08 19:08:10  12016s] #	Metal1        0        0        0        0        0
[09/08 19:08:10  12016s] #	Metal2        1       97        0        1       99
[09/08 19:08:10  12016s] #	Metal3        2       88        1        0       91
[09/08 19:08:10  12016s] #	Metal4        1       32        0        0       33
[09/08 19:08:10  12016s] #	Totals        4      217        1        1      223
[09/08 19:08:10  12016s] #    number of process antenna violations = 54
[09/08 19:08:10  12016s] #cpu time = 00:00:43, elapsed time = 00:00:26, memory = 2717.95 (MB), peak = 4324.43 (MB)
[09/08 19:08:10  12016s] #start 13th optimization iteration ...
[09/08 19:08:22  12040s] #   number of violations = 220
[09/08 19:08:22  12040s] #
[09/08 19:08:22  12040s] #    By Layer and Type :
[09/08 19:08:22  12040s] #	         MetSpc    Short   AdjCut   Totals
[09/08 19:08:22  12040s] #	Metal1        0        0        0        0
[09/08 19:08:22  12040s] #	Metal2        2       94        1       97
[09/08 19:08:22  12040s] #	Metal3        6       85        0       91
[09/08 19:08:22  12040s] #	Metal4        0       32        0       32
[09/08 19:08:22  12040s] #	Totals        8      211        1      220
[09/08 19:08:22  12040s] #    number of process antenna violations = 54
[09/08 19:08:22  12040s] #cpu time = 00:00:24, elapsed time = 00:00:12, memory = 2714.86 (MB), peak = 4324.43 (MB)
[09/08 19:08:22  12041s] #start 14th optimization iteration ...
[09/08 19:08:32  12061s] #   number of violations = 207
[09/08 19:08:32  12061s] #
[09/08 19:08:32  12061s] #    By Layer and Type :
[09/08 19:08:32  12061s] #	         MetSpc    Short   Totals
[09/08 19:08:32  12061s] #	Metal1        0        0        0
[09/08 19:08:32  12061s] #	Metal2        2       94       96
[09/08 19:08:32  12061s] #	Metal3        4       84       88
[09/08 19:08:32  12061s] #	Metal4        2       21       23
[09/08 19:08:32  12061s] #	Totals        8      199      207
[09/08 19:08:32  12061s] #    number of process antenna violations = 54
[09/08 19:08:32  12061s] #cpu time = 00:00:21, elapsed time = 00:00:10, memory = 2715.30 (MB), peak = 4324.43 (MB)
[09/08 19:08:32  12061s] #start 15th optimization iteration ...
[09/08 19:08:42  12081s] #   number of violations = 215
[09/08 19:08:42  12081s] #
[09/08 19:08:42  12081s] #    By Layer and Type :
[09/08 19:08:42  12081s] #	         MetSpc    Short      Mar   Totals
[09/08 19:08:42  12081s] #	Metal1        0        0        0        0
[09/08 19:08:42  12081s] #	Metal2        4       95        0       99
[09/08 19:08:42  12081s] #	Metal3        4       93        1       98
[09/08 19:08:42  12081s] #	Metal4        0       18        0       18
[09/08 19:08:42  12081s] #	Totals        8      206        1      215
[09/08 19:08:42  12081s] #    number of process antenna violations = 54
[09/08 19:08:42  12081s] #cpu time = 00:00:20, elapsed time = 00:00:09, memory = 2715.16 (MB), peak = 4324.43 (MB)
[09/08 19:08:42  12081s] #start 16th optimization iteration ...
[09/08 19:09:02  12120s] #   number of violations = 201
[09/08 19:09:02  12120s] #
[09/08 19:09:02  12120s] #    By Layer and Type :
[09/08 19:09:02  12120s] #	         MetSpc    Short      Mar   Totals
[09/08 19:09:02  12120s] #	Metal1        0        0        0        0
[09/08 19:09:02  12120s] #	Metal2        2       86        0       88
[09/08 19:09:02  12120s] #	Metal3        4       83        1       88
[09/08 19:09:02  12120s] #	Metal4        1       24        0       25
[09/08 19:09:02  12120s] #	Totals        7      193        1      201
[09/08 19:09:02  12120s] #    number of process antenna violations = 54
[09/08 19:09:02  12120s] #cpu time = 00:00:38, elapsed time = 00:00:20, memory = 2717.02 (MB), peak = 4324.43 (MB)
[09/08 19:09:02  12120s] #start 17th optimization iteration ...
[09/08 19:09:20  12154s] #   number of violations = 204
[09/08 19:09:20  12154s] #
[09/08 19:09:20  12154s] #    By Layer and Type :
[09/08 19:09:20  12154s] #	         MetSpc    Short      Mar   Totals
[09/08 19:09:20  12154s] #	Metal1        0        0        0        0
[09/08 19:09:20  12154s] #	Metal2        3       91        0       94
[09/08 19:09:20  12154s] #	Metal3        4       80        2       86
[09/08 19:09:20  12154s] #	Metal4        2       22        0       24
[09/08 19:09:20  12154s] #	Totals        9      193        2      204
[09/08 19:09:20  12154s] #    number of process antenna violations = 54
[09/08 19:09:20  12154s] #cpu time = 00:00:34, elapsed time = 00:00:18, memory = 2716.96 (MB), peak = 4324.43 (MB)
[09/08 19:09:20  12155s] #start 18th optimization iteration ...
[09/08 19:09:49  12205s] #   number of violations = 212
[09/08 19:09:49  12205s] #
[09/08 19:09:49  12205s] #    By Layer and Type :
[09/08 19:09:49  12205s] #	         MetSpc    Short   CShort      Mar   Totals
[09/08 19:09:49  12205s] #	Metal1        0        0        0        0        0
[09/08 19:09:49  12205s] #	Metal2        2       77        0        0       79
[09/08 19:09:49  12205s] #	Metal3        4       94        1        2      101
[09/08 19:09:49  12205s] #	Metal4        1       31        0        0       32
[09/08 19:09:49  12205s] #	Totals        7      202        1        2      212
[09/08 19:09:49  12205s] #    number of process antenna violations = 54
[09/08 19:09:49  12205s] #cpu time = 00:00:51, elapsed time = 00:00:29, memory = 2720.89 (MB), peak = 4324.43 (MB)
[09/08 19:09:49  12206s] #start 19th optimization iteration ...
[09/08 19:10:01  12227s] #   number of violations = 216
[09/08 19:10:01  12227s] #
[09/08 19:10:01  12227s] #    By Layer and Type :
[09/08 19:10:01  12227s] #	         MetSpc    Short   Totals
[09/08 19:10:01  12227s] #	Metal1        0        0        0
[09/08 19:10:01  12227s] #	Metal2        1       87       88
[09/08 19:10:01  12227s] #	Metal3        9       83       92
[09/08 19:10:01  12227s] #	Metal4        2       34       36
[09/08 19:10:01  12227s] #	Totals       12      204      216
[09/08 19:10:01  12227s] #    number of process antenna violations = 54
[09/08 19:10:01  12227s] #cpu time = 00:00:22, elapsed time = 00:00:12, memory = 2713.91 (MB), peak = 4324.43 (MB)
[09/08 19:10:01  12228s] #start 20th optimization iteration ...
[09/08 19:10:12  12250s] #   number of violations = 230
[09/08 19:10:12  12250s] #
[09/08 19:10:12  12250s] #    By Layer and Type :
[09/08 19:10:12  12250s] #	         MetSpc    Short      Mar   Totals
[09/08 19:10:12  12250s] #	Metal1        0        0        0        0
[09/08 19:10:12  12250s] #	Metal2        2       89        0       91
[09/08 19:10:12  12250s] #	Metal3        5      102        1      108
[09/08 19:10:12  12250s] #	Metal4        0       31        0       31
[09/08 19:10:12  12250s] #	Totals        7      222        1      230
[09/08 19:10:12  12250s] #    number of process antenna violations = 54
[09/08 19:10:12  12250s] #cpu time = 00:00:22, elapsed time = 00:00:11, memory = 2712.79 (MB), peak = 4324.43 (MB)
[09/08 19:10:12  12250s] #start 21th optimization iteration ...
[09/08 19:10:31  12285s] #   number of violations = 235
[09/08 19:10:31  12285s] #
[09/08 19:10:31  12285s] #    By Layer and Type :
[09/08 19:10:31  12285s] #	         MetSpc    Short      Mar   Totals
[09/08 19:10:31  12285s] #	Metal1        0        0        0        0
[09/08 19:10:31  12285s] #	Metal2        1       91        0       92
[09/08 19:10:31  12285s] #	Metal3        7      106        1      114
[09/08 19:10:31  12285s] #	Metal4        2       27        0       29
[09/08 19:10:31  12285s] #	Totals       10      224        1      235
[09/08 19:10:31  12285s] #    number of process antenna violations = 54
[09/08 19:10:31  12285s] #cpu time = 00:00:35, elapsed time = 00:00:19, memory = 2714.40 (MB), peak = 4324.43 (MB)
[09/08 19:10:31  12285s] #start 22th optimization iteration ...
[09/08 19:10:45  12313s] #   number of violations = 236
[09/08 19:10:45  12313s] #
[09/08 19:10:45  12313s] #    By Layer and Type :
[09/08 19:10:45  12313s] #	         MetSpc    Short      Mar   Totals
[09/08 19:10:45  12313s] #	Metal1        0        0        0        0
[09/08 19:10:45  12313s] #	Metal2        5       93        0       98
[09/08 19:10:45  12313s] #	Metal3        9       95        1      105
[09/08 19:10:45  12313s] #	Metal4        2       31        0       33
[09/08 19:10:45  12313s] #	Totals       16      219        1      236
[09/08 19:10:45  12313s] #    number of process antenna violations = 54
[09/08 19:10:45  12313s] #cpu time = 00:00:28, elapsed time = 00:00:14, memory = 2715.06 (MB), peak = 4324.43 (MB)
[09/08 19:10:45  12313s] #start 23th optimization iteration ...
[09/08 19:11:12  12361s] #   number of violations = 216
[09/08 19:11:12  12361s] #
[09/08 19:11:12  12361s] #    By Layer and Type :
[09/08 19:11:12  12361s] #	         MetSpc    Short      Mar   Totals
[09/08 19:11:12  12361s] #	Metal1        0        0        0        0
[09/08 19:11:12  12361s] #	Metal2        2       99        0      101
[09/08 19:11:12  12361s] #	Metal3        5       83        1       89
[09/08 19:11:12  12361s] #	Metal4        1       25        0       26
[09/08 19:11:12  12361s] #	Totals        8      207        1      216
[09/08 19:11:12  12361s] #    number of process antenna violations = 54
[09/08 19:11:12  12361s] #cpu time = 00:00:48, elapsed time = 00:00:28, memory = 2715.25 (MB), peak = 4324.43 (MB)
[09/08 19:11:13  12362s] #start 24th optimization iteration ...
[09/08 19:11:33  12400s] #   number of violations = 235
[09/08 19:11:33  12400s] #
[09/08 19:11:33  12400s] #    By Layer and Type :
[09/08 19:11:33  12400s] #	         MetSpc    Short   Totals
[09/08 19:11:33  12400s] #	Metal1        0        0        0
[09/08 19:11:33  12400s] #	Metal2        3       97      100
[09/08 19:11:33  12400s] #	Metal3        7      105      112
[09/08 19:11:33  12400s] #	Metal4        1       22       23
[09/08 19:11:33  12400s] #	Totals       11      224      235
[09/08 19:11:33  12400s] #    number of process antenna violations = 54
[09/08 19:11:33  12400s] #cpu time = 00:00:38, elapsed time = 00:00:20, memory = 2716.64 (MB), peak = 4324.43 (MB)
[09/08 19:11:33  12400s] #start 25th optimization iteration ...
[09/08 19:11:44  12421s] #   number of violations = 256
[09/08 19:11:44  12421s] #
[09/08 19:11:44  12421s] #    By Layer and Type :
[09/08 19:11:44  12421s] #	         MetSpc    Short      Mar   Totals
[09/08 19:11:44  12421s] #	Metal1        0        0        0        0
[09/08 19:11:44  12421s] #	Metal2        1      119        0      120
[09/08 19:11:44  12421s] #	Metal3        4      106        2      112
[09/08 19:11:44  12421s] #	Metal4        1       23        0       24
[09/08 19:11:44  12421s] #	Totals        6      248        2      256
[09/08 19:11:44  12421s] #    number of process antenna violations = 54
[09/08 19:11:44  12421s] #cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2718.48 (MB), peak = 4324.43 (MB)
[09/08 19:11:44  12421s] #start 26th optimization iteration ...
[09/08 19:11:58  12448s] #   number of violations = 224
[09/08 19:11:58  12448s] #
[09/08 19:11:58  12448s] #    By Layer and Type :
[09/08 19:11:58  12448s] #	         MetSpc    Short   Totals
[09/08 19:11:58  12448s] #	Metal1        0        0        0
[09/08 19:11:58  12448s] #	Metal2        2       94       96
[09/08 19:11:58  12448s] #	Metal3        2       93       95
[09/08 19:11:58  12448s] #	Metal4        2       31       33
[09/08 19:11:58  12448s] #	Totals        6      218      224
[09/08 19:11:58  12448s] #    number of process antenna violations = 54
[09/08 19:11:58  12448s] #cpu time = 00:00:27, elapsed time = 00:00:14, memory = 2717.80 (MB), peak = 4324.43 (MB)
[09/08 19:11:58  12449s] #start 27th optimization iteration ...
[09/08 19:12:12  12473s] #   number of violations = 227
[09/08 19:12:12  12473s] #
[09/08 19:12:12  12473s] #    By Layer and Type :
[09/08 19:12:12  12473s] #	         MetSpc    Short      Mar   Totals
[09/08 19:12:12  12473s] #	Metal1        0        0        0        0
[09/08 19:12:12  12473s] #	Metal2        2       97        0       99
[09/08 19:12:12  12473s] #	Metal3        5       95        1      101
[09/08 19:12:12  12473s] #	Metal4        0       27        0       27
[09/08 19:12:12  12473s] #	Totals        7      219        1      227
[09/08 19:12:12  12473s] #    number of process antenna violations = 54
[09/08 19:12:13  12473s] #cpu time = 00:00:25, elapsed time = 00:00:15, memory = 2717.83 (MB), peak = 4324.43 (MB)
[09/08 19:12:13  12474s] #start 28th optimization iteration ...
[09/08 19:12:31  12507s] #   number of violations = 249
[09/08 19:12:31  12507s] #
[09/08 19:12:31  12507s] #    By Layer and Type :
[09/08 19:12:31  12507s] #	         MetSpc    Short      Mar   Totals
[09/08 19:12:31  12507s] #	Metal1        0        0        0        0
[09/08 19:12:31  12507s] #	Metal2        4      104        0      108
[09/08 19:12:31  12507s] #	Metal3        5      109        1      115
[09/08 19:12:31  12507s] #	Metal4        0       26        0       26
[09/08 19:12:31  12507s] #	Totals        9      239        1      249
[09/08 19:12:31  12507s] #    number of process antenna violations = 54
[09/08 19:12:31  12507s] #cpu time = 00:00:33, elapsed time = 00:00:19, memory = 2716.63 (MB), peak = 4324.43 (MB)
[09/08 19:12:31  12507s] #start 29th optimization iteration ...
[09/08 19:12:49  12537s] #   number of violations = 238
[09/08 19:12:49  12537s] #
[09/08 19:12:49  12537s] #    By Layer and Type :
[09/08 19:12:49  12537s] #	         MetSpc    Short   CShort      Mar   Totals
[09/08 19:12:49  12537s] #	Metal1        0        0        0        0        0
[09/08 19:12:49  12537s] #	Metal2        3       95        1        0       99
[09/08 19:12:49  12537s] #	Metal3        3       95        0        1       99
[09/08 19:12:49  12537s] #	Metal4        0       40        0        0       40
[09/08 19:12:49  12537s] #	Totals        6      230        1        1      238
[09/08 19:12:49  12537s] #    number of process antenna violations = 54
[09/08 19:12:49  12537s] #cpu time = 00:00:30, elapsed time = 00:00:17, memory = 2718.42 (MB), peak = 4324.43 (MB)
[09/08 19:12:49  12537s] #start 30th optimization iteration ...
[09/08 19:13:15  12584s] #   number of violations = 225
[09/08 19:13:15  12584s] #
[09/08 19:13:15  12584s] #    By Layer and Type :
[09/08 19:13:15  12584s] #	         MetSpc    Short   Totals
[09/08 19:13:15  12584s] #	Metal1        0        0        0
[09/08 19:13:15  12584s] #	Metal2        2       88       90
[09/08 19:13:15  12584s] #	Metal3        4      100      104
[09/08 19:13:15  12584s] #	Metal4        2       29       31
[09/08 19:13:15  12584s] #	Totals        8      217      225
[09/08 19:13:15  12584s] #    number of process antenna violations = 54
[09/08 19:13:15  12584s] #cpu time = 00:00:47, elapsed time = 00:00:26, memory = 2715.62 (MB), peak = 4324.43 (MB)
[09/08 19:13:15  12584s] #start 31th optimization iteration ...
[09/08 19:13:35  12621s] #   number of violations = 229
[09/08 19:13:35  12621s] #
[09/08 19:13:35  12621s] #    By Layer and Type :
[09/08 19:13:35  12621s] #	         MetSpc    Short      Mar   Totals
[09/08 19:13:35  12621s] #	Metal1        0        0        0        0
[09/08 19:13:35  12621s] #	Metal2        1       94        0       95
[09/08 19:13:35  12621s] #	Metal3        7       97        2      106
[09/08 19:13:35  12621s] #	Metal4        1       27        0       28
[09/08 19:13:35  12621s] #	Totals        9      218        2      229
[09/08 19:13:35  12621s] #    number of process antenna violations = 54
[09/08 19:13:35  12621s] #cpu time = 00:00:37, elapsed time = 00:00:20, memory = 2714.43 (MB), peak = 4324.43 (MB)
[09/08 19:13:35  12621s] #start 32th optimization iteration ...
[09/08 19:13:52  12651s] #   number of violations = 232
[09/08 19:13:52  12651s] #
[09/08 19:13:52  12651s] #    By Layer and Type :
[09/08 19:13:52  12651s] #	         MetSpc    Short   Totals
[09/08 19:13:52  12651s] #	Metal1        0        0        0
[09/08 19:13:52  12651s] #	Metal2        1       91       92
[09/08 19:13:52  12651s] #	Metal3        8      101      109
[09/08 19:13:52  12651s] #	Metal4        3       28       31
[09/08 19:13:52  12651s] #	Totals       12      220      232
[09/08 19:13:52  12651s] #    number of process antenna violations = 54
[09/08 19:13:52  12651s] #cpu time = 00:00:30, elapsed time = 00:00:17, memory = 2714.42 (MB), peak = 4324.43 (MB)
[09/08 19:13:52  12651s] #start 33th optimization iteration ...
[09/08 19:14:15  12692s] #   number of violations = 223
[09/08 19:14:15  12692s] #
[09/08 19:14:15  12692s] #    By Layer and Type :
[09/08 19:14:15  12692s] #	         MetSpc    Short      Mar   Totals
[09/08 19:14:15  12692s] #	Metal1        0        0        0        0
[09/08 19:14:15  12692s] #	Metal2        1       85        0       86
[09/08 19:14:15  12692s] #	Metal3        8       95        2      105
[09/08 19:14:15  12692s] #	Metal4        2       30        0       32
[09/08 19:14:15  12692s] #	Totals       11      210        2      223
[09/08 19:14:15  12692s] #    number of process antenna violations = 54
[09/08 19:14:15  12692s] #cpu time = 00:00:41, elapsed time = 00:00:23, memory = 2716.13 (MB), peak = 4324.43 (MB)
[09/08 19:14:15  12692s] #start 34th optimization iteration ...
[09/08 19:14:30  12721s] #   number of violations = 214
[09/08 19:14:30  12721s] #
[09/08 19:14:30  12721s] #    By Layer and Type :
[09/08 19:14:30  12721s] #	         MetSpc    Short   Totals
[09/08 19:14:30  12721s] #	Metal1        0        0        0
[09/08 19:14:30  12721s] #	Metal2        2       82       84
[09/08 19:14:30  12721s] #	Metal3       10       92      102
[09/08 19:14:30  12721s] #	Metal4        1       27       28
[09/08 19:14:30  12721s] #	Totals       13      201      214
[09/08 19:14:30  12721s] #    number of process antenna violations = 54
[09/08 19:14:30  12721s] #cpu time = 00:00:29, elapsed time = 00:00:15, memory = 2717.32 (MB), peak = 4324.43 (MB)
[09/08 19:14:30  12721s] #start 35th optimization iteration ...
[09/08 19:14:53  12759s] #   number of violations = 233
[09/08 19:14:53  12759s] #
[09/08 19:14:53  12759s] #    By Layer and Type :
[09/08 19:14:53  12759s] #	         MetSpc    Short   Totals
[09/08 19:14:53  12759s] #	Metal1        0        0        0
[09/08 19:14:53  12759s] #	Metal2        1       94       95
[09/08 19:14:53  12759s] #	Metal3        3      101      104
[09/08 19:14:53  12759s] #	Metal4        1       33       34
[09/08 19:14:53  12759s] #	Totals        5      228      233
[09/08 19:14:53  12759s] #    number of process antenna violations = 54
[09/08 19:14:53  12759s] #cpu time = 00:00:38, elapsed time = 00:00:23, memory = 2718.11 (MB), peak = 4324.43 (MB)
[09/08 19:14:53  12760s] #start 36th optimization iteration ...
[09/08 19:15:31  12820s] #   number of violations = 211
[09/08 19:15:31  12820s] #
[09/08 19:15:31  12820s] #    By Layer and Type :
[09/08 19:15:31  12820s] #	         MetSpc    Short   CShort      Mar   Totals
[09/08 19:15:31  12820s] #	Metal1        0        0        0        0        0
[09/08 19:15:31  12820s] #	Metal2        1       89        1        0       91
[09/08 19:15:31  12820s] #	Metal3        8       79        0        1       88
[09/08 19:15:31  12820s] #	Metal4        2       30        0        0       32
[09/08 19:15:31  12820s] #	Totals       11      198        1        1      211
[09/08 19:15:31  12820s] #    number of process antenna violations = 54
[09/08 19:15:31  12820s] #cpu time = 00:01:01, elapsed time = 00:00:38, memory = 2716.43 (MB), peak = 4324.43 (MB)
[09/08 19:15:31  12820s] #start 37th optimization iteration ...
[09/08 19:15:57  12866s] #   number of violations = 214
[09/08 19:15:57  12866s] #
[09/08 19:15:57  12866s] #    By Layer and Type :
[09/08 19:15:57  12866s] #	         MetSpc    Short      Mar   Totals
[09/08 19:15:57  12866s] #	Metal1        0        0        0        0
[09/08 19:15:57  12866s] #	Metal2        3       87        0       90
[09/08 19:15:57  12866s] #	Metal3        7       90        1       98
[09/08 19:15:57  12866s] #	Metal4        1       25        0       26
[09/08 19:15:57  12866s] #	Totals       11      202        1      214
[09/08 19:15:57  12866s] #    number of process antenna violations = 54
[09/08 19:15:57  12866s] #cpu time = 00:00:45, elapsed time = 00:00:26, memory = 2718.33 (MB), peak = 4324.43 (MB)
[09/08 19:15:57  12866s] #start 38th optimization iteration ...
[09/08 19:16:26  12919s] #   number of violations = 223
[09/08 19:16:26  12919s] #
[09/08 19:16:26  12919s] #    By Layer and Type :
[09/08 19:16:26  12919s] #	         MetSpc    Short   AdjCut   Totals
[09/08 19:16:26  12919s] #	Metal1        0        0        0        0
[09/08 19:16:26  12919s] #	Metal2        1       89        1       91
[09/08 19:16:26  12919s] #	Metal3        6       93        0       99
[09/08 19:16:26  12919s] #	Metal4        1       32        0       33
[09/08 19:16:26  12919s] #	Totals        8      214        1      223
[09/08 19:16:26  12919s] #    number of process antenna violations = 54
[09/08 19:16:26  12919s] #cpu time = 00:00:53, elapsed time = 00:00:29, memory = 2716.68 (MB), peak = 4324.43 (MB)
[09/08 19:16:26  12919s] #start 39th optimization iteration ...
[09/08 19:17:01  12974s] #   number of violations = 208
[09/08 19:17:01  12974s] #
[09/08 19:17:01  12974s] #    By Layer and Type :
[09/08 19:17:01  12974s] #	         MetSpc    Short   Totals
[09/08 19:17:01  12974s] #	Metal1        0        0        0
[09/08 19:17:01  12974s] #	Metal2        1       96       97
[09/08 19:17:01  12974s] #	Metal3        3       80       83
[09/08 19:17:01  12974s] #	Metal4        0       28       28
[09/08 19:17:01  12974s] #	Totals        4      204      208
[09/08 19:17:01  12974s] #    number of process antenna violations = 54
[09/08 19:17:01  12975s] #cpu time = 00:00:55, elapsed time = 00:00:35, memory = 2716.80 (MB), peak = 4324.43 (MB)
[09/08 19:17:01  12975s] #start 40th optimization iteration ...
[09/08 19:17:29  13023s] #   number of violations = 212
[09/08 19:17:29  13023s] #
[09/08 19:17:29  13023s] #    By Layer and Type :
[09/08 19:17:29  13023s] #	         MetSpc    Short   Totals
[09/08 19:17:29  13023s] #	Metal1        0        0        0
[09/08 19:17:29  13023s] #	Metal2        2       86       88
[09/08 19:17:29  13023s] #	Metal3        1       96       97
[09/08 19:17:29  13023s] #	Metal4        0       27       27
[09/08 19:17:29  13023s] #	Totals        3      209      212
[09/08 19:17:29  13023s] #    number of process antenna violations = 54
[09/08 19:17:29  13023s] #cpu time = 00:00:48, elapsed time = 00:00:28, memory = 2714.94 (MB), peak = 4324.43 (MB)
[09/08 19:17:29  13023s] #start 41th optimization iteration ...
[09/08 19:17:50  13062s] #   number of violations = 212
[09/08 19:17:50  13062s] #
[09/08 19:17:50  13062s] #    By Layer and Type :
[09/08 19:17:50  13062s] #	         MetSpc    Short   Totals
[09/08 19:17:50  13062s] #	Metal1        0        0        0
[09/08 19:17:50  13062s] #	Metal2        2       86       88
[09/08 19:17:50  13062s] #	Metal3        1       96       97
[09/08 19:17:50  13062s] #	Metal4        0       27       27
[09/08 19:17:50  13062s] #	Totals        3      209      212
[09/08 19:17:50  13062s] #    number of process antenna violations = 54
[09/08 19:17:50  13062s] #cpu time = 00:00:39, elapsed time = 00:00:20, memory = 2715.77 (MB), peak = 4324.43 (MB)
[09/08 19:17:50  13062s] #start 42th optimization iteration ...
[09/08 19:18:20  13116s] #   number of violations = 212
[09/08 19:18:20  13116s] #
[09/08 19:18:20  13116s] #    By Layer and Type :
[09/08 19:18:20  13116s] #	         MetSpc    Short   Totals
[09/08 19:18:20  13116s] #	Metal1        0        0        0
[09/08 19:18:20  13116s] #	Metal2        2       86       88
[09/08 19:18:20  13116s] #	Metal3        1       96       97
[09/08 19:18:20  13116s] #	Metal4        0       27       27
[09/08 19:18:20  13116s] #	Totals        3      209      212
[09/08 19:18:20  13116s] #    number of process antenna violations = 54
[09/08 19:18:20  13116s] #cpu time = 00:00:54, elapsed time = 00:00:31, memory = 2719.29 (MB), peak = 4324.43 (MB)
[09/08 19:18:20  13117s] #start 43th optimization iteration ...
[09/08 19:18:35  13144s] #   number of violations = 212
[09/08 19:18:35  13144s] #
[09/08 19:18:35  13144s] #    By Layer and Type :
[09/08 19:18:35  13144s] #	         MetSpc    Short   Totals
[09/08 19:18:35  13144s] #	Metal1        0        0        0
[09/08 19:18:35  13144s] #	Metal2        2       86       88
[09/08 19:18:35  13144s] #	Metal3        1       96       97
[09/08 19:18:35  13144s] #	Metal4        0       27       27
[09/08 19:18:35  13144s] #	Totals        3      209      212
[09/08 19:18:35  13144s] #    number of process antenna violations = 54
[09/08 19:18:35  13144s] #cpu time = 00:00:28, elapsed time = 00:00:14, memory = 2715.60 (MB), peak = 4324.43 (MB)
[09/08 19:18:35  13145s] #start 44th optimization iteration ...
[09/08 19:18:53  13180s] #   number of violations = 212
[09/08 19:18:53  13180s] #
[09/08 19:18:53  13180s] #    By Layer and Type :
[09/08 19:18:53  13180s] #	         MetSpc    Short   Totals
[09/08 19:18:53  13180s] #	Metal1        0        0        0
[09/08 19:18:53  13180s] #	Metal2        2       86       88
[09/08 19:18:53  13180s] #	Metal3        1       96       97
[09/08 19:18:53  13180s] #	Metal4        0       27       27
[09/08 19:18:53  13180s] #	Totals        3      209      212
[09/08 19:18:53  13180s] #    number of process antenna violations = 54
[09/08 19:18:53  13180s] #cpu time = 00:00:35, elapsed time = 00:00:19, memory = 2717.44 (MB), peak = 4324.43 (MB)
[09/08 19:18:53  13180s] #start 45th optimization iteration ...
[09/08 19:19:14  13219s] #   number of violations = 212
[09/08 19:19:14  13219s] #
[09/08 19:19:14  13219s] #    By Layer and Type :
[09/08 19:19:14  13219s] #	         MetSpc    Short   Totals
[09/08 19:19:14  13219s] #	Metal1        0        0        0
[09/08 19:19:14  13219s] #	Metal2        2       86       88
[09/08 19:19:14  13219s] #	Metal3        1       96       97
[09/08 19:19:14  13219s] #	Metal4        0       27       27
[09/08 19:19:14  13219s] #	Totals        3      209      212
[09/08 19:19:14  13219s] #    number of process antenna violations = 54
[09/08 19:19:14  13219s] #cpu time = 00:00:40, elapsed time = 00:00:21, memory = 2718.19 (MB), peak = 4324.43 (MB)
[09/08 19:19:14  13219s] #start 46th optimization iteration ...
[09/08 19:19:33  13257s] #   number of violations = 212
[09/08 19:19:33  13257s] #
[09/08 19:19:33  13257s] #    By Layer and Type :
[09/08 19:19:33  13257s] #	         MetSpc    Short   Totals
[09/08 19:19:33  13257s] #	Metal1        0        0        0
[09/08 19:19:33  13257s] #	Metal2        2       86       88
[09/08 19:19:33  13257s] #	Metal3        1       96       97
[09/08 19:19:33  13257s] #	Metal4        0       27       27
[09/08 19:19:33  13257s] #	Totals        3      209      212
[09/08 19:19:33  13257s] #    number of process antenna violations = 54
[09/08 19:19:33  13257s] #cpu time = 00:00:38, elapsed time = 00:00:19, memory = 2717.62 (MB), peak = 4324.43 (MB)
[09/08 19:19:33  13257s] #start 47th optimization iteration ...
[09/08 19:19:55  13295s] #   number of violations = 212
[09/08 19:19:55  13295s] #
[09/08 19:19:55  13295s] #    By Layer and Type :
[09/08 19:19:55  13295s] #	         MetSpc    Short   Totals
[09/08 19:19:55  13295s] #	Metal1        0        0        0
[09/08 19:19:55  13295s] #	Metal2        2       86       88
[09/08 19:19:55  13295s] #	Metal3        1       96       97
[09/08 19:19:55  13295s] #	Metal4        0       27       27
[09/08 19:19:55  13295s] #	Totals        3      209      212
[09/08 19:19:55  13295s] #    number of process antenna violations = 54
[09/08 19:19:55  13295s] #cpu time = 00:00:38, elapsed time = 00:00:21, memory = 2717.57 (MB), peak = 4324.43 (MB)
[09/08 19:19:55  13295s] #start 48th optimization iteration ...
[09/08 19:20:24  13345s] #   number of violations = 212
[09/08 19:20:24  13345s] #
[09/08 19:20:24  13345s] #    By Layer and Type :
[09/08 19:20:24  13345s] #	         MetSpc    Short   Totals
[09/08 19:20:24  13345s] #	Metal1        0        0        0
[09/08 19:20:24  13345s] #	Metal2        2       86       88
[09/08 19:20:24  13345s] #	Metal3        1       96       97
[09/08 19:20:24  13345s] #	Metal4        0       27       27
[09/08 19:20:24  13345s] #	Totals        3      209      212
[09/08 19:20:24  13345s] #    number of process antenna violations = 54
[09/08 19:20:24  13345s] #cpu time = 00:00:50, elapsed time = 00:00:29, memory = 2719.02 (MB), peak = 4324.43 (MB)
[09/08 19:20:24  13345s] #start 49th optimization iteration ...
[09/08 19:20:39  13371s] #   number of violations = 212
[09/08 19:20:39  13371s] #
[09/08 19:20:39  13371s] #    By Layer and Type :
[09/08 19:20:39  13371s] #	         MetSpc    Short   Totals
[09/08 19:20:39  13371s] #	Metal1        0        0        0
[09/08 19:20:39  13371s] #	Metal2        2       86       88
[09/08 19:20:39  13371s] #	Metal3        1       96       97
[09/08 19:20:39  13371s] #	Metal4        0       27       27
[09/08 19:20:39  13371s] #	Totals        3      209      212
[09/08 19:20:39  13371s] #    number of process antenna violations = 54
[09/08 19:20:39  13371s] #cpu time = 00:00:26, elapsed time = 00:00:15, memory = 2714.71 (MB), peak = 4324.43 (MB)
[09/08 19:20:39  13371s] #start 50th optimization iteration ...
[09/08 19:20:54  13396s] #   number of violations = 212
[09/08 19:20:54  13396s] #
[09/08 19:20:54  13396s] #    By Layer and Type :
[09/08 19:20:54  13396s] #	         MetSpc    Short   Totals
[09/08 19:20:54  13396s] #	Metal1        0        0        0
[09/08 19:20:54  13396s] #	Metal2        2       86       88
[09/08 19:20:54  13396s] #	Metal3        1       96       97
[09/08 19:20:54  13396s] #	Metal4        0       27       27
[09/08 19:20:54  13396s] #	Totals        3      209      212
[09/08 19:20:54  13396s] #    number of process antenna violations = 54
[09/08 19:20:54  13396s] #cpu time = 00:00:25, elapsed time = 00:00:15, memory = 2714.91 (MB), peak = 4324.43 (MB)
[09/08 19:20:54  13397s] #Complete Detail Routing.
[09/08 19:20:54  13397s] #Total number of nets with non-default rule or having extra spacing = 800
[09/08 19:20:54  13397s] #Total wire length = 2344297 um.
[09/08 19:20:54  13397s] #Total half perimeter of net bounding box = 1939929 um.
[09/08 19:20:54  13397s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:20:54  13397s] #Total wire length on LAYER Metal2 = 652858 um.
[09/08 19:20:54  13397s] #Total wire length on LAYER Metal3 = 934867 um.
[09/08 19:20:54  13397s] #Total wire length on LAYER Metal4 = 756573 um.
[09/08 19:20:54  13397s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 19:20:54  13397s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:20:54  13397s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:20:54  13397s] #Total number of vias = 289017
[09/08 19:20:54  13397s] #Up-Via Summary (total 289017):
[09/08 19:20:54  13397s] #           
[09/08 19:20:54  13397s] #-----------------------
[09/08 19:20:54  13397s] # Metal1         141765
[09/08 19:20:54  13397s] # Metal2         105943
[09/08 19:20:54  13397s] # Metal3          41309
[09/08 19:20:54  13397s] #-----------------------
[09/08 19:20:54  13397s] #                289017 
[09/08 19:20:54  13397s] #
[09/08 19:20:54  13397s] #Total number of DRC violations = 212
[09/08 19:20:54  13397s] #Total number of violations on LAYER Metal1 = 0
[09/08 19:20:54  13397s] #Total number of violations on LAYER Metal2 = 88
[09/08 19:20:54  13397s] #Total number of violations on LAYER Metal3 = 97
[09/08 19:20:54  13397s] #Total number of violations on LAYER Metal4 = 27
[09/08 19:20:54  13397s] #Total number of violations on LAYER Metal5 = 0
[09/08 19:20:54  13397s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 19:20:54  13397s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 19:20:54  13397s] ### Time Record (Detail Routing) is uninstalled.
[09/08 19:20:54  13397s] #Cpu time = 00:29:01
[09/08 19:20:54  13397s] #Elapsed time = 00:15:50
[09/08 19:20:54  13397s] #Increased memory = 17.62 (MB)
[09/08 19:20:54  13397s] #Total memory = 2688.23 (MB)
[09/08 19:20:54  13397s] #Peak memory = 4324.43 (MB)
[09/08 19:20:54  13397s] ### Time Record (Antenna Fixing) is installed.
[09/08 19:20:54  13397s] #
[09/08 19:20:54  13397s] #start routing for process antenna violation fix ...
[09/08 19:20:55  13398s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 19:21:02  13407s] #
[09/08 19:21:02  13407s] #    By Layer and Type :
[09/08 19:21:02  13407s] #	         MetSpc    Short   Totals
[09/08 19:21:02  13407s] #	Metal1        0        0        0
[09/08 19:21:02  13407s] #	Metal2        2       86       88
[09/08 19:21:02  13407s] #	Metal3        1       96       97
[09/08 19:21:02  13407s] #	Metal4        0       27       27
[09/08 19:21:02  13407s] #	Totals        3      209      212
[09/08 19:21:02  13407s] #cpu time = 00:00:10, elapsed time = 00:00:08, memory = 2705.34 (MB), peak = 4324.43 (MB)
[09/08 19:21:02  13407s] #
[09/08 19:21:02  13407s] #Total number of nets with non-default rule or having extra spacing = 800
[09/08 19:21:02  13407s] #Total wire length = 2344297 um.
[09/08 19:21:02  13407s] #Total half perimeter of net bounding box = 1939929 um.
[09/08 19:21:02  13407s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:21:02  13407s] #Total wire length on LAYER Metal2 = 652858 um.
[09/08 19:21:02  13407s] #Total wire length on LAYER Metal3 = 934867 um.
[09/08 19:21:02  13407s] #Total wire length on LAYER Metal4 = 756573 um.
[09/08 19:21:02  13407s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 19:21:02  13407s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:21:02  13407s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:21:02  13407s] #Total number of vias = 289017
[09/08 19:21:02  13407s] #Up-Via Summary (total 289017):
[09/08 19:21:02  13407s] #           
[09/08 19:21:02  13407s] #-----------------------
[09/08 19:21:02  13407s] # Metal1         141765
[09/08 19:21:02  13407s] # Metal2         105943
[09/08 19:21:02  13407s] # Metal3          41309
[09/08 19:21:02  13407s] #-----------------------
[09/08 19:21:02  13407s] #                289017 
[09/08 19:21:02  13407s] #
[09/08 19:21:02  13408s] #Total number of DRC violations = 212
[09/08 19:21:02  13408s] #Total number of process antenna violations = 7
[09/08 19:21:02  13408s] #Total number of net violated process antenna rule = 7 ant fix stage
[09/08 19:21:02  13408s] #Total number of violations on LAYER Metal1 = 0
[09/08 19:21:02  13408s] #Total number of violations on LAYER Metal2 = 88
[09/08 19:21:02  13408s] #Total number of violations on LAYER Metal3 = 97
[09/08 19:21:02  13408s] #Total number of violations on LAYER Metal4 = 27
[09/08 19:21:02  13408s] #Total number of violations on LAYER Metal5 = 0
[09/08 19:21:02  13408s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 19:21:02  13408s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 19:21:02  13408s] #
[09/08 19:21:02  13408s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:21:02  13410s] #
[09/08 19:21:02  13410s] # start diode insertion for process antenna violation fix ...
[09/08 19:21:02  13410s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:21:02  13410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2682.87 (MB), peak = 4324.43 (MB)
[09/08 19:21:02  13410s] #
[09/08 19:21:02  13410s] #Total number of nets with non-default rule or having extra spacing = 800
[09/08 19:21:02  13410s] #Total wire length = 2344297 um.
[09/08 19:21:02  13410s] #Total half perimeter of net bounding box = 1939929 um.
[09/08 19:21:02  13410s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:21:02  13410s] #Total wire length on LAYER Metal2 = 652858 um.
[09/08 19:21:02  13410s] #Total wire length on LAYER Metal3 = 934867 um.
[09/08 19:21:02  13410s] #Total wire length on LAYER Metal4 = 756573 um.
[09/08 19:21:02  13410s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 19:21:02  13410s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:21:02  13410s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:21:02  13410s] #Total number of vias = 289017
[09/08 19:21:02  13410s] #Up-Via Summary (total 289017):
[09/08 19:21:02  13410s] #           
[09/08 19:21:02  13410s] #-----------------------
[09/08 19:21:02  13410s] # Metal1         141765
[09/08 19:21:02  13410s] # Metal2         105943
[09/08 19:21:02  13410s] # Metal3          41309
[09/08 19:21:02  13410s] #-----------------------
[09/08 19:21:02  13410s] #                289017 
[09/08 19:21:02  13410s] #
[09/08 19:21:02  13410s] #Total number of DRC violations = 212
[09/08 19:21:02  13410s] #Total number of process antenna violations = 10
[09/08 19:21:02  13410s] #Total number of net violated process antenna rule = 7 
[09/08 19:21:02  13410s] #Total number of violations on LAYER Metal1 = 0
[09/08 19:21:02  13410s] #Total number of violations on LAYER Metal2 = 88
[09/08 19:21:02  13410s] #Total number of violations on LAYER Metal3 = 97
[09/08 19:21:02  13410s] #Total number of violations on LAYER Metal4 = 27
[09/08 19:21:02  13410s] #Total number of violations on LAYER Metal5 = 0
[09/08 19:21:02  13410s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 19:21:02  13410s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 19:21:02  13410s] #
[09/08 19:21:02  13410s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:21:03  13412s] #
[09/08 19:21:03  13412s] #Total number of nets with non-default rule or having extra spacing = 800
[09/08 19:21:03  13412s] #Total wire length = 2344297 um.
[09/08 19:21:03  13412s] #Total half perimeter of net bounding box = 1939929 um.
[09/08 19:21:03  13412s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:21:03  13412s] #Total wire length on LAYER Metal2 = 652858 um.
[09/08 19:21:03  13412s] #Total wire length on LAYER Metal3 = 934867 um.
[09/08 19:21:03  13412s] #Total wire length on LAYER Metal4 = 756573 um.
[09/08 19:21:03  13412s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 19:21:03  13412s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:21:03  13412s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:21:03  13412s] #Total number of vias = 289017
[09/08 19:21:03  13412s] #Up-Via Summary (total 289017):
[09/08 19:21:03  13412s] #           
[09/08 19:21:03  13412s] #-----------------------
[09/08 19:21:03  13412s] # Metal1         141765
[09/08 19:21:03  13412s] # Metal2         105943
[09/08 19:21:03  13412s] # Metal3          41309
[09/08 19:21:03  13412s] #-----------------------
[09/08 19:21:03  13412s] #                289017 
[09/08 19:21:03  13412s] #
[09/08 19:21:03  13412s] #Total number of DRC violations = 212
[09/08 19:21:03  13412s] #Total number of process antenna violations = 10
[09/08 19:21:03  13412s] #Total number of net violated process antenna rule = 7 
[09/08 19:21:03  13412s] #Total number of violations on LAYER Metal1 = 0
[09/08 19:21:03  13412s] #Total number of violations on LAYER Metal2 = 88
[09/08 19:21:03  13412s] #Total number of violations on LAYER Metal3 = 97
[09/08 19:21:03  13412s] #Total number of violations on LAYER Metal4 = 27
[09/08 19:21:03  13412s] #Total number of violations on LAYER Metal5 = 0
[09/08 19:21:03  13412s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 19:21:03  13412s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 19:21:03  13412s] #
[09/08 19:21:03  13412s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 19:21:03  13412s] #detailRoute Statistics:
[09/08 19:21:03  13412s] #Cpu time = 00:29:16
[09/08 19:21:03  13412s] #Elapsed time = 00:15:59
[09/08 19:21:03  13412s] #Increased memory = 11.21 (MB)
[09/08 19:21:03  13412s] #Total memory = 2681.81 (MB)
[09/08 19:21:03  13412s] #Peak memory = 4324.43 (MB)
[09/08 19:21:03  13412s] #Skip updating routing design signature in db-snapshot flow
[09/08 19:21:03  13412s] ### global_detail_route design signature (555): route=300787823 flt_obj=0 vio=1902088041 shield_wire=1
[09/08 19:21:03  13412s] ### Time Record (DB Export) is installed.
[09/08 19:21:03  13413s] ### export design design signature (556): route=300787823 flt_obj=0 vio=1902088041 swire=282492057 shield_wire=1 net_attr=2129089839 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1392588229 pin_access=1341894652
[09/08 19:21:04  13415s] ### Time Record (DB Export) is uninstalled.
[09/08 19:21:04  13415s] ### Time Record (Post Callback) is installed.
[09/08 19:21:04  13415s] ### Time Record (Post Callback) is uninstalled.
[09/08 19:21:04  13415s] #
[09/08 19:21:04  13415s] #globalDetailRoute statistics:
[09/08 19:21:04  13415s] #Cpu time = 00:29:43
[09/08 19:21:04  13415s] #Elapsed time = 00:16:15
[09/08 19:21:04  13415s] #Increased memory = -316.04 (MB)
[09/08 19:21:04  13415s] #Total memory = 2194.28 (MB)
[09/08 19:21:04  13415s] #Peak memory = 4324.43 (MB)
[09/08 19:21:04  13415s] #Number of warnings = 95
[09/08 19:21:04  13415s] #Total number of warnings = 470
[09/08 19:21:04  13415s] #Number of fails = 0
[09/08 19:21:04  13415s] #Total number of fails = 0
[09/08 19:21:04  13415s] #Complete globalDetailRoute on Mon Sep  8 19:21:04 2025
[09/08 19:21:04  13415s] #
[09/08 19:21:04  13415s] ### import design signature (557): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1341894652
[09/08 19:21:04  13415s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 19:21:04  13415s] ### 
[09/08 19:21:04  13415s] ###   Scalability Statistics
[09/08 19:21:04  13415s] ### 
[09/08 19:21:04  13415s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:21:04  13415s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/08 19:21:04  13415s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:21:04  13415s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 19:21:04  13415s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 19:21:04  13415s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/08 19:21:04  13415s] ###   DB Import                     |        00:00:03|        00:00:01|             2.4|
[09/08 19:21:04  13415s] ###   DB Export                     |        00:00:02|        00:00:01|             1.0|
[09/08 19:21:04  13415s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/08 19:21:04  13415s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/08 19:21:04  13415s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.2|
[09/08 19:21:04  13415s] ###   Global Routing                |        00:00:08|        00:00:04|             2.3|
[09/08 19:21:04  13415s] ###   Track Assignment              |        00:00:06|        00:00:04|             1.4|
[09/08 19:21:04  13415s] ###   Detail Routing                |        00:29:01|        00:15:50|             1.8|
[09/08 19:21:04  13415s] ###   Antenna Fixing                |        00:00:15|        00:00:09|             1.8|
[09/08 19:21:04  13415s] ###   Entire Command                |        00:29:43|        00:16:16|             1.8|
[09/08 19:21:04  13415s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:21:04  13415s] ### 
[09/08 19:21:04  13415s] **optDesign ... cpu = 0:34:07, real = 0:18:08, mem = 2167.1M, totSessionCpu=3:43:36 **
[09/08 19:21:04  13415s] 
[09/08 19:21:04  13415s] =============================================================================================
[09/08 19:21:04  13415s]  Step TAT Report for EcoRoute #4
[09/08 19:21:04  13415s] =============================================================================================
[09/08 19:21:04  13415s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:21:04  13415s] ---------------------------------------------------------------------------------------------
[09/08 19:21:04  13415s] [ GlobalRoute            ]      1   0:00:03.6  (   0.4 % )     0:00:03.6 /  0:00:08.0    2.3
[09/08 19:21:04  13415s] [ DetailRoute            ]      1   0:15:50.2  (  97.4 % )     0:15:50.2 /  0:29:00.8    1.8
[09/08 19:21:04  13415s] [ MISC                   ]          0:00:21.9  (   2.2 % )     0:00:21.9 /  0:00:34.5    1.6
[09/08 19:21:04  13415s] ---------------------------------------------------------------------------------------------
[09/08 19:21:04  13415s]  EcoRoute #4 TOTAL                  0:16:15.7  ( 100.0 % )     0:16:15.7 /  0:29:43.2    1.8
[09/08 19:21:04  13415s] ---------------------------------------------------------------------------------------------
[09/08 19:21:04  13415s] 
[09/08 19:21:04  13415s] -routeWithEco false                       # bool, default=false
[09/08 19:21:04  13415s] -routeSelectedNetOnly false               # bool, default=false
[09/08 19:21:04  13415s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 19:21:04  13415s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 19:21:04  13415s] New Signature Flow (restoreNanoRouteOptions) ....
[09/08 19:21:04  13415s] Extraction called for design 'croc_chip' of instances=52666 and nets=51341 using extraction engine 'postRoute' at effort level 'low' .
[09/08 19:21:04  13415s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 19:21:04  13415s] RC Extraction called in multi-corner(1) mode.
[09/08 19:21:04  13415s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 19:21:04  13415s] Type 'man IMPEXT-6197' for more detail.
[09/08 19:21:05  13415s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 19:21:05  13415s] * Layer Id             : 1 - M1
[09/08 19:21:05  13415s]       Thickness        : 0.4
[09/08 19:21:05  13415s]       Min Width        : 0.16
[09/08 19:21:05  13415s]       Layer Dielectric : 4.1
[09/08 19:21:05  13415s] * Layer Id             : 2 - M2
[09/08 19:21:05  13415s]       Thickness        : 0.45
[09/08 19:21:05  13415s]       Min Width        : 0.2
[09/08 19:21:05  13415s]       Layer Dielectric : 4.1
[09/08 19:21:05  13415s] * Layer Id             : 3 - M3
[09/08 19:21:05  13415s]       Thickness        : 0.45
[09/08 19:21:05  13415s]       Min Width        : 0.2
[09/08 19:21:05  13415s]       Layer Dielectric : 4.1
[09/08 19:21:05  13415s] * Layer Id             : 4 - M4
[09/08 19:21:05  13415s]       Thickness        : 0.45
[09/08 19:21:05  13415s]       Min Width        : 0.2
[09/08 19:21:05  13415s]       Layer Dielectric : 4.1
[09/08 19:21:05  13415s] * Layer Id             : 5 - M5
[09/08 19:21:05  13415s]       Thickness        : 0.45
[09/08 19:21:05  13415s]       Min Width        : 0.2
[09/08 19:21:05  13415s]       Layer Dielectric : 4.1
[09/08 19:21:05  13415s] * Layer Id             : 6 - M6
[09/08 19:21:05  13415s]       Thickness        : 2
[09/08 19:21:05  13415s]       Min Width        : 1.64
[09/08 19:21:05  13415s]       Layer Dielectric : 4.1
[09/08 19:21:05  13415s] * Layer Id             : 7 - M7
[09/08 19:21:05  13415s]       Thickness        : 3
[09/08 19:21:05  13415s]       Min Width        : 2
[09/08 19:21:05  13415s]       Layer Dielectric : 4.1
[09/08 19:21:05  13415s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 19:21:05  13415s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 19:21:05  13415s]       RC Corner Indexes            0   
[09/08 19:21:05  13415s] Capacitance Scaling Factor   : 1.00000 
[09/08 19:21:05  13415s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 19:21:05  13415s] Resistance Scaling Factor    : 1.00000 
[09/08 19:21:05  13415s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 19:21:05  13415s] Clock Res. Scaling Factor    : 1.00000 
[09/08 19:21:05  13415s] Shrink Factor                : 1.00000
[09/08 19:21:06  13417s] LayerId::1 widthSet size::1
[09/08 19:21:06  13417s] LayerId::2 widthSet size::3
[09/08 19:21:06  13417s] LayerId::3 widthSet size::3
[09/08 19:21:06  13417s] LayerId::4 widthSet size::3
[09/08 19:21:06  13417s] LayerId::5 widthSet size::3
[09/08 19:21:06  13417s] LayerId::6 widthSet size::1
[09/08 19:21:06  13417s] LayerId::7 widthSet size::1
[09/08 19:21:06  13417s] Initializing multi-corner resistance tables ...
[09/08 19:21:06  13417s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343416 ; uaWl: 1.000000 ; uaWlH: 0.323029 ; aWlH: 0.000000 ; Pmax: 0.859000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:21:07  13418s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3262.6M)
[09/08 19:21:07  13418s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 19:21:08  13419s] Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 3302.6M)
[09/08 19:21:09  13420s] Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 3302.6M)
[09/08 19:21:11  13422s] Extracted 30.0003% (CPU Time= 0:00:04.9  MEM= 3306.6M)
[09/08 19:21:11  13422s] Extracted 40.0003% (CPU Time= 0:00:05.2  MEM= 3306.6M)
[09/08 19:21:12  13423s] Extracted 50.0003% (CPU Time= 0:00:05.9  MEM= 3306.6M)
[09/08 19:21:14  13425s] Extracted 60.0003% (CPU Time= 0:00:08.0  MEM= 3306.6M)
[09/08 19:21:14  13425s] Extracted 70.0003% (CPU Time= 0:00:08.4  MEM= 3306.6M)
[09/08 19:21:15  13426s] Extracted 80.0003% (CPU Time= 0:00:09.0  MEM= 3306.6M)
[09/08 19:21:16  13427s] Extracted 90.0003% (CPU Time= 0:00:10.0  MEM= 3306.6M)
[09/08 19:21:18  13429s] Extracted 100% (CPU Time= 0:00:12.2  MEM= 3306.6M)
[09/08 19:21:19  13429s] Number of Extracted Resistors     : 903704
[09/08 19:21:19  13429s] Number of Extracted Ground Cap.   : 926062
[09/08 19:21:19  13429s] Number of Extracted Coupling Cap. : 1998688
[09/08 19:21:19  13429s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3290.574M)
[09/08 19:21:19  13429s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 19:21:19  13430s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3290.6M)
[09/08 19:21:19  13430s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 19:21:19  13431s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45154 access done (mem: 3287.312M)
[09/08 19:21:19  13431s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3287.312M)
[09/08 19:21:19  13431s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3287.312M)
[09/08 19:21:19  13431s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 19:21:20  13431s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 3287.312M)
[09/08 19:21:20  13431s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=3287.312M)
[09/08 19:21:20  13431s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.1  Real Time: 0:00:16.0  MEM: 3287.312M)
[09/08 19:21:20  13431s] **optDesign ... cpu = 0:34:23, real = 0:18:24, mem = 2168.1M, totSessionCpu=3:43:52 **
[09/08 19:21:20  13431s] Starting delay calculation for Setup views
[09/08 19:21:20  13432s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 19:21:20  13432s] #################################################################################
[09/08 19:21:20  13432s] # Design Stage: PostRoute
[09/08 19:21:20  13432s] # Design Name: croc_chip
[09/08 19:21:20  13432s] # Design Mode: 130nm
[09/08 19:21:20  13432s] # Analysis Mode: MMMC OCV 
[09/08 19:21:20  13432s] # Parasitics Mode: SPEF/RCDB
[09/08 19:21:20  13432s] # Signoff Settings: SI On 
[09/08 19:21:20  13432s] #################################################################################
[09/08 19:21:20  13434s] Topological Sorting (REAL = 0:00:00.0, MEM = 3318.3M, InitMEM = 3311.5M)
[09/08 19:21:21  13434s] Setting infinite Tws ...
[09/08 19:21:21  13434s] First Iteration Infinite Tw... 
[09/08 19:21:21  13434s] Calculate early delays in OCV mode...
[09/08 19:21:21  13434s] Calculate late delays in OCV mode...
[09/08 19:21:21  13434s] Start delay calculation (fullDC) (8 T). (MEM=3318.33)
[09/08 19:21:21  13434s] LayerId::1 widthSet size::1
[09/08 19:21:21  13434s] LayerId::2 widthSet size::3
[09/08 19:21:21  13434s] LayerId::3 widthSet size::3
[09/08 19:21:21  13434s] LayerId::4 widthSet size::3
[09/08 19:21:21  13434s] LayerId::5 widthSet size::3
[09/08 19:21:21  13434s] LayerId::6 widthSet size::1
[09/08 19:21:21  13434s] LayerId::7 widthSet size::1
[09/08 19:21:21  13434s] Initializing multi-corner resistance tables ...
[09/08 19:21:21  13434s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343416 ; uaWl: 1.000000 ; uaWlH: 0.323029 ; aWlH: 0.000000 ; Pmax: 0.859000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:21:22  13435s] End AAE Lib Interpolated Model. (MEM=3335.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:21:22  13435s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3335.355M)
[09/08 19:21:22  13435s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3335.4M)
[09/08 19:21:22  13435s] AAE_INFO: 8 threads acquired from CTE.
[09/08 19:21:25  13454s] Total number of fetched objects 50015
[09/08 19:21:25  13454s] AAE_INFO-618: Total number of nets in the design is 51341,  97.6 percent of the nets selected for SI analysis
[09/08 19:21:25  13455s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 19:21:25  13455s] End delay calculation. (MEM=3684.92 CPU=0:00:18.6 REAL=0:00:03.0)
[09/08 19:21:25  13455s] End delay calculation (fullDC). (MEM=3684.92 CPU=0:00:20.8 REAL=0:00:04.0)
[09/08 19:21:25  13455s] *** CDM Built up (cpu=0:00:23.0  real=0:00:05.0  mem= 3684.9M) ***
[09/08 19:21:26  13459s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3684.9M)
[09/08 19:21:26  13459s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 19:21:26  13459s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3684.9M)
[09/08 19:21:26  13459s] Starting SI iteration 2
[09/08 19:21:26  13459s] Calculate early delays in OCV mode...
[09/08 19:21:26  13459s] Calculate late delays in OCV mode...
[09/08 19:21:26  13459s] Start delay calculation (fullDC) (8 T). (MEM=3354.05)
[09/08 19:21:26  13460s] End AAE Lib Interpolated Model. (MEM=3354.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:21:28  13470s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 19:21:28  13470s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50015. 
[09/08 19:21:28  13470s] Total number of fetched objects 50015
[09/08 19:21:28  13470s] AAE_INFO-618: Total number of nets in the design is 51341,  19.8 percent of the nets selected for SI analysis
[09/08 19:21:28  13470s] End delay calculation. (MEM=3682.93 CPU=0:00:10.5 REAL=0:00:02.0)
[09/08 19:21:28  13470s] End delay calculation (fullDC). (MEM=3682.93 CPU=0:00:10.7 REAL=0:00:02.0)
[09/08 19:21:28  13470s] *** CDM Built up (cpu=0:00:10.7  real=0:00:02.0  mem= 3682.9M) ***
[09/08 19:21:29  13475s] *** Done Building Timing Graph (cpu=0:00:43.4 real=0:00:09.0 totSessionCpu=3:44:35 mem=3680.9M)
[09/08 19:21:29  13475s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3680.9M
[09/08 19:21:29  13475s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:3680.9M
[09/08 19:21:30  13477s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.500  | -0.589  |  1.667  | -3.500  |   N/A   |  6.811  |  0.009  |  0.127  |
|           TNS (ns):|-122.603 | -54.908 |  0.000  | -67.694 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   428   |   393   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.085%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:35:08, real = 0:18:34, mem = 2467.7M, totSessionCpu=3:44:37 **
[09/08 19:21:30  13477s] Executing marking Critical Nets1
[09/08 19:21:30  13477s] Footprint sg13g2_xor2_1 has at least 2 pins...
[09/08 19:21:30  13477s] Footprint sg13g2_xnor2_1 has at least 3 pins...
[09/08 19:21:30  13477s] Footprint sg13g2_slgcp_1 has at least 4 pins...
[09/08 19:21:30  13477s] Footprint sg13g2_sdfbbp_1 has at least 5 pins...
[09/08 19:21:30  13477s] *** Number of Vt Cells Partition = 1
[09/08 19:21:30  13477s] Running postRoute recovery in postEcoRoute mode
[09/08 19:21:30  13477s] **optDesign ... cpu = 0:35:08, real = 0:18:34, mem = 2467.7M, totSessionCpu=3:44:37 **
[09/08 19:21:30  13478s]   Timing/DRV Snapshot: (TGT)
[09/08 19:21:30  13478s]      Weighted WNS: -0.314
[09/08 19:21:30  13478s]       All  PG WNS: -3.500
[09/08 19:21:30  13478s]       High PG WNS: -0.589
[09/08 19:21:30  13478s]       All  PG TNS: -122.602
[09/08 19:21:30  13478s]       High PG TNS: -54.908
[09/08 19:21:30  13478s]          Tran DRV: 0 (41)
[09/08 19:21:30  13478s]           Cap DRV: 128 (167)
[09/08 19:21:30  13478s]        Fanout DRV: 3 (182)
[09/08 19:21:30  13478s]            Glitch: 0 (0)
[09/08 19:21:30  13478s]    Category Slack: { [L, -3.500] [H, 0.009] [H, 0.127] [H, -0.589] }
[09/08 19:21:30  13478s] 
[09/08 19:21:30  13478s] Checking setup slack degradation ...
[09/08 19:21:30  13478s] 
[09/08 19:21:30  13478s] Recovery Manager:
[09/08 19:21:30  13478s]   Low  Effort WNS Jump: 0.000 (REF: -3.512, TGT: -3.500, Threshold: 0.351) - Skip
[09/08 19:21:30  13478s]   High Effort WNS Jump: 0.036 (REF: { 0.000, 0.000, -0.553 }, TGT: { 0.000, 0.000, -0.589 }, Threshold: 0.075) - Skip
[09/08 19:21:30  13478s]   Low  Effort TNS Jump: 11.112 (REF: -111.490, TGT: -122.602, Threshold: 50.000) - Skip
[09/08 19:21:30  13478s]   High Effort TNS Jump: 11.120 (REF: -43.788, TGT: -54.908, Threshold: 25.000) - Skip
[09/08 19:21:30  13478s] 
[09/08 19:21:30  13478s] Checking DRV degradation...
[09/08 19:21:30  13478s] 
[09/08 19:21:30  13478s] Recovery Manager:
[09/08 19:21:30  13478s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 19:21:30  13478s]      Cap DRV degradation : 0 (128 -> 128, Margin 20) - Skip
[09/08 19:21:30  13478s]   Fanout DRV degradation : 0 (3 -> 3, Margin 20) - Skip
[09/08 19:21:30  13478s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 19:21:30  13478s] 
[09/08 19:21:30  13478s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 19:21:30  13478s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=3383.45M, totSessionCpu=3:44:39).
[09/08 19:21:30  13478s] **optDesign ... cpu = 0:35:10, real = 0:18:34, mem = 2467.2M, totSessionCpu=3:44:39 **
[09/08 19:21:30  13478s] 
[09/08 19:21:31  13478s] Latch borrow mode reset to max_borrow
[09/08 19:21:31  13482s] Reported timing to dir ./timingReports
[09/08 19:21:31  13482s] **optDesign ... cpu = 0:35:13, real = 0:18:35, mem = 2468.7M, totSessionCpu=3:44:42 **
[09/08 19:21:31  13482s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3352.9M
[09/08 19:21:31  13482s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.035, REAL:0.036, MEM:3352.9M
[09/08 19:21:34  13485s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.500  | -0.589  |  1.667  | -3.500  |   N/A   |  6.811  |  0.009  |  0.127  |
|           TNS (ns):|-122.603 | -54.908 |  0.000  | -67.694 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   428   |   393   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.085%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:35:17, real = 0:18:38, mem = 2471.9M, totSessionCpu=3:44:46 **
[09/08 19:21:34  13486s]  ReSet Options after AAE Based Opt flow 
[09/08 19:21:34  13486s] *** Finished optDesign ***
[09/08 19:21:34  13486s] Info: pop threads available for lower-level modules during optimization.
[09/08 19:21:34  13486s] Deleting Lib Analyzer.
[09/08 19:21:34  13486s] Info: Destroy the CCOpt slew target map.
[09/08 19:21:34  13486s] clean pInstBBox. size 0
[09/08 19:21:34  13486s] All LLGs are deleted
[09/08 19:21:34  13486s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3381.1M
[09/08 19:21:34  13486s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3381.1M
[09/08 19:21:34  13486s] 
[09/08 19:21:34  13486s] =============================================================================================
[09/08 19:21:34  13486s]  Final TAT Report for optDesign
[09/08 19:21:34  13486s] =============================================================================================
[09/08 19:21:34  13486s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:21:34  13486s] ---------------------------------------------------------------------------------------------
[09/08 19:21:34  13486s] [ WnsOpt                 ]      1   0:00:34.1  (   3.1 % )     0:00:35.8 /  0:01:41.3    2.8
[09/08 19:21:34  13486s] [ TnsOpt                 ]      1   0:00:11.2  (   1.0 % )     0:00:19.1 /  0:00:33.0    1.7
[09/08 19:21:34  13486s] [ DrvOpt                 ]      1   0:00:05.4  (   0.5 % )     0:00:05.4 /  0:00:07.3    1.4
[09/08 19:21:34  13486s] [ ClockDrv               ]      1   0:00:04.7  (   0.4 % )     0:00:04.7 /  0:00:06.0    1.3
[09/08 19:21:34  13486s] [ SkewClock              ]      3   0:00:09.6  (   0.9 % )     0:00:09.6 /  0:00:16.5    1.7
[09/08 19:21:34  13486s] [ ViewPruning            ]     10   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[09/08 19:21:34  13486s] [ CheckPlace             ]      1   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:01.1    2.8
[09/08 19:21:34  13486s] [ RefinePlace            ]      2   0:00:03.1  (   0.3 % )     0:00:03.1 /  0:00:04.7    1.5
[09/08 19:21:34  13486s] [ LayerAssignment        ]      2   0:00:02.1  (   0.2 % )     0:00:02.2 /  0:00:02.2    1.0
[09/08 19:21:34  13486s] [ EcoRoute               ]      1   0:16:15.7  (  87.2 % )     0:16:15.7 /  0:29:43.2    1.8
[09/08 19:21:34  13486s] [ ExtractRC              ]      2   0:00:32.8  (   2.9 % )     0:00:32.8 /  0:00:34.4    1.0
[09/08 19:21:34  13486s] [ TimingUpdate           ]     13   0:00:04.6  (   0.4 % )     0:00:22.7 /  0:01:51.3    4.9
[09/08 19:21:34  13486s] [ FullDelayCalc          ]      3   0:00:18.1  (   1.6 % )     0:00:18.2 /  0:01:29.7    4.9
[09/08 19:21:34  13486s] [ OptSummaryReport       ]      5   0:00:00.7  (   0.1 % )     0:00:06.2 /  0:00:11.5    1.9
[09/08 19:21:34  13486s] [ TimingReport           ]      5   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:03.3    3.5
[09/08 19:21:34  13486s] [ DrvReport              ]      5   0:00:04.2  (   0.4 % )     0:00:04.2 /  0:00:06.8    1.6
[09/08 19:21:34  13486s] [ GenerateReports        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.7    2.8
[09/08 19:21:34  13486s] [ MISC                   ]          0:00:10.4  (   0.9 % )     0:00:10.4 /  0:00:21.2    2.0
[09/08 19:21:34  13486s] ---------------------------------------------------------------------------------------------
[09/08 19:21:34  13486s]  optDesign TOTAL                    0:18:38.4  ( 100.0 % )     0:18:38.4 /  0:35:17.2    1.9
[09/08 19:21:34  13486s] ---------------------------------------------------------------------------------------------
[09/08 19:21:34  13486s] 
[09/08 19:21:34  13486s] Deleting Cell Server ...
[09/08 19:32:23  13549s] <CMD> setLayerPreference node_layer -isVisible 0
[09/08 19:32:25  13549s] <CMD> setLayerPreference allM5 -isVisible 1
[09/08 19:32:25  13549s] <CMD> setLayerPreference allM2Cont -isVisible 0
[09/08 19:32:25  13549s] <CMD> setLayerPreference allM3Cont -isVisible 0
[09/08 19:32:25  13549s] <CMD> setLayerPreference allM4Cont -isVisible 0
[09/08 19:32:25  13549s] <CMD> setLayerPreference allM5Cont -isVisible 0
[09/08 19:32:25  13549s] <CMD> setLayerPreference allM6Cont -isVisible 0
[09/08 19:32:25  13549s] <CMD> setLayerPreference allM7Cont -isVisible 0
[09/08 19:32:25  13549s] <CMD> setLayerPreference allM8Cont -isVisible 0
[09/08 19:32:26  13549s] <CMD> zoomBox -2.91100 -4.42300 1793.60300 1772.24000
[09/08 19:32:26  13549s] <CMD> zoomBox 418.56200 271.65100 1215.68600 1059.96700
[09/08 19:32:27  13550s] <CMD> zoomBox 548.28200 356.62000 1037.81600 840.74500
[09/08 19:32:27  13550s] <CMD> zoomBox 632.81700 410.19400 933.45200 707.50700
[09/08 19:32:28  13550s] <CMD> zoomBox 670.15100 433.85400 887.36100 648.66400
[09/08 19:32:28  13550s] <CMD> zoomBox 609.07200 395.14600 962.76400 744.93000
[09/08 19:32:28  13550s] <CMD> zoomBox 548.27800 356.61800 1037.81800 840.74900
[09/08 19:32:29  13550s] <CMD> zoomBox 509.61700 332.11700 1085.54700 901.68300
[09/08 19:32:30  13550s] <CMD> zoomBox 347.67200 229.48500 1285.47900 1156.92900
[09/08 19:32:31  13551s] <CMD> zoomBox 186.47800 127.32900 1484.48200 1410.99000
[09/08 19:33:51  13559s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/08 19:34:00  13559s] <CMD> optDesign -postroute
[09/08 19:34:00  13559s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2451.2M, totSessionCpu=3:46:00 **
[09/08 19:34:00  13559s] **INFO: User settings:
[09/08 19:34:00  13559s] setNanoRouteMode -drouteAntennaFactor                           1
[09/08 19:34:00  13559s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[09/08 19:34:00  13559s] setNanoRouteMode -drouteStartIteration                          0
[09/08 19:34:00  13559s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/08 19:34:00  13559s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[09/08 19:34:00  13559s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 19:34:00  13559s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 19:34:00  13559s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 19:34:00  13559s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/08 19:34:00  13559s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 19:34:00  13559s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 19:34:00  13559s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 19:34:00  13559s] setNanoRouteMode -timingEngine                                  {}
[09/08 19:34:00  13559s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 19:34:00  13559s] setDesignMode -congEffort                                       high
[09/08 19:34:00  13559s] setDesignMode -flowEffort                                       standard
[09/08 19:34:00  13559s] setDesignMode -process                                          130
[09/08 19:34:00  13559s] setDesignMode -topRoutingLayer                                  Metal5
[09/08 19:34:00  13559s] setExtractRCMode -basic                                         true
[09/08 19:34:00  13559s] setExtractRCMode -coupled                                       true
[09/08 19:34:00  13559s] setExtractRCMode -coupling_c_th                                 0.4
[09/08 19:34:00  13559s] setExtractRCMode -defViaCap                                     true
[09/08 19:34:00  13559s] setExtractRCMode -engine                                        postRoute
[09/08 19:34:00  13559s] setExtractRCMode -extended                                      false
[09/08 19:34:00  13559s] setExtractRCMode -layerIndependent                              1
[09/08 19:34:00  13559s] setExtractRCMode -noCleanRCDB                                   true
[09/08 19:34:00  13559s] setExtractRCMode -nrNetInMemory                                 100000
[09/08 19:34:00  13559s] setExtractRCMode -relative_c_th                                 1
[09/08 19:34:00  13559s] setExtractRCMode -total_c_th                                    0
[09/08 19:34:00  13559s] setUsefulSkewMode -ecoRoute                                     false
[09/08 19:34:00  13559s] setDelayCalMode -enable_high_fanout                             true
[09/08 19:34:00  13559s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/08 19:34:00  13559s] setDelayCalMode -engine                                         aae
[09/08 19:34:00  13559s] setDelayCalMode -ignoreNetLoad                                  false
[09/08 19:34:00  13559s] setDelayCalMode -SIAware                                        true
[09/08 19:34:00  13559s] setOptMode -activeSetupViews                                    { func_view_wc }
[09/08 19:34:00  13559s] setOptMode -addInstancePrefix                                   ictc_postCTS_hold
[09/08 19:34:00  13559s] setOptMode -autoSetupViews                                      { func_view_wc}
[09/08 19:34:00  13559s] setOptMode -autoTDGRSetupViews                                  { func_view_wc}
[09/08 19:34:00  13559s] setOptMode -deleteInst                                          true
[09/08 19:34:00  13559s] setOptMode -drcMargin                                           0
[09/08 19:34:00  13559s] setOptMode -expExtremeCongestionAwareBuffering                  true
[09/08 19:34:00  13559s] setOptMode -fixCap                                              true
[09/08 19:34:00  13559s] setOptMode -fixDrc                                              true
[09/08 19:34:00  13559s] setOptMode -fixFanoutLoad                                       true
[09/08 19:34:00  13559s] setOptMode -fixTran                                             true
[09/08 19:34:00  13559s] setOptMode -optimizeFF                                          true
[09/08 19:34:00  13559s] setOptMode -preserveAllSequential                               false
[09/08 19:34:00  13559s] setOptMode -setupTargetSlack                                    0
[09/08 19:34:00  13559s] setSIMode -separate_delta_delay_on_data                         true
[09/08 19:34:00  13559s] setPlaceMode -place_opt_post_place_tcl                          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/08 19:34:00  13559s] setAnalysisMode -analysisType                                   onChipVariation
[09/08 19:34:00  13559s] setAnalysisMode -checkType                                      setup
[09/08 19:34:00  13559s] setAnalysisMode -clkSrcPath                                     true
[09/08 19:34:00  13559s] setAnalysisMode -clockGatingCheck                               true
[09/08 19:34:00  13559s] setAnalysisMode -clockPropagation                               sdcControl
[09/08 19:34:00  13559s] setAnalysisMode -cppr                                           both
[09/08 19:34:00  13559s] setAnalysisMode -enableMultipleDriveNet                         true
[09/08 19:34:00  13559s] setAnalysisMode -log                                            true
[09/08 19:34:00  13559s] setAnalysisMode -sequentialConstProp                            true
[09/08 19:34:00  13559s] setAnalysisMode -skew                                           true
[09/08 19:34:00  13559s] setAnalysisMode -timeBorrowing                                  true
[09/08 19:34:00  13559s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[09/08 19:34:00  13559s] setAnalysisMode -usefulSkew                                     true
[09/08 19:34:00  13559s] setAnalysisMode -useOutputPinCap                                true
[09/08 19:34:00  13559s] setAnalysisMode -warn                                           true
[09/08 19:34:00  13559s] 
[09/08 19:34:00  13559s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/08 19:34:00  13559s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/08 19:34:01  13560s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 19:34:01  13560s] Summary for sequential cells identification: 
[09/08 19:34:01  13560s]   Identified SBFF number: 3
[09/08 19:34:01  13560s]   Identified MBFF number: 0
[09/08 19:34:01  13560s]   Identified SB Latch number: 0
[09/08 19:34:01  13560s]   Identified MB Latch number: 0
[09/08 19:34:01  13560s]   Not identified SBFF number: 0
[09/08 19:34:01  13560s]   Not identified MBFF number: 0
[09/08 19:34:01  13560s]   Not identified SB Latch number: 0
[09/08 19:34:01  13560s]   Not identified MB Latch number: 0
[09/08 19:34:01  13560s]   Number of sequential cells which are not FFs: 7
[09/08 19:34:01  13560s]  Visiting view : func_view_wc
[09/08 19:34:01  13560s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/08 19:34:01  13560s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 19:34:01  13560s]  Visiting view : func_view_bc
[09/08 19:34:01  13560s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/08 19:34:01  13560s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 19:34:01  13560s]  Setting StdDelay to 37.70
[09/08 19:34:01  13560s] Creating Cell Server, finished. 
[09/08 19:34:01  13560s] 
[09/08 19:34:01  13560s] Need call spDPlaceInit before registerPrioInstLoc.
[09/08 19:34:01  13560s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:01  13560s] GigaOpt running with 8 threads.
[09/08 19:34:01  13560s] Info: 8 threads available for lower-level modules during optimization.
[09/08 19:34:01  13560s] OPERPROF: Starting DPlace-Init at level 1, MEM:3377.1M
[09/08 19:34:01  13560s] #spOpts: N=130 mergeVia=F 
[09/08 19:34:01  13560s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3377.1M
[09/08 19:34:01  13560s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3377.1M
[09/08 19:34:01  13560s] Core basic site is CoreSite
[09/08 19:34:01  13560s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:34:01  13560s] Fast DP-INIT is on for default
[09/08 19:34:01  13560s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/08 19:34:01  13560s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.128, REAL:0.042, MEM:3378.6M
[09/08 19:34:01  13560s] OPERPROF:     Starting CMU at level 3, MEM:3378.6M
[09/08 19:34:01  13560s] OPERPROF:     Finished CMU at level 3, CPU:0.011, REAL:0.008, MEM:3378.6M
[09/08 19:34:01  13560s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.175, REAL:0.086, MEM:3378.6M
[09/08 19:34:01  13560s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3378.6MB).
[09/08 19:34:01  13560s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.257, REAL:0.169, MEM:3378.6M
[09/08 19:34:01  13561s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:01  13561s] 
[09/08 19:34:01  13561s] Creating Lib Analyzer ...
[09/08 19:34:01  13561s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:01  13561s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:34:01  13561s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:34:01  13561s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:34:01  13561s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:34:01  13561s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:34:01  13561s] 
[09/08 19:34:01  13561s] {RT default_rc_corner 0 5 5 0}
[09/08 19:34:01  13561s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:46:01 mem=3382.6M
[09/08 19:34:01  13561s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:46:01 mem=3382.6M
[09/08 19:34:01  13561s] Creating Lib Analyzer, finished. 
[09/08 19:34:02  13564s] **optDesign ... cpu = 0:00:05, real = 0:00:02, mem = 2472.9M, totSessionCpu=3:46:05 **
[09/08 19:34:02  13564s] Existing Dirty Nets : 0
[09/08 19:34:02  13564s] New Signature Flow (optDesignCheckOptions) ....
[09/08 19:34:02  13564s] #Taking db snapshot
[09/08 19:34:02  13564s] #Taking db snapshot ... done
[09/08 19:34:02  13564s] OPERPROF: Starting checkPlace at level 1, MEM:3350.6M
[09/08 19:34:02  13564s] #spOpts: N=130 
[09/08 19:34:02  13564s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3350.6M
[09/08 19:34:02  13564s] Info: 138 insts are soft-fixed.
[09/08 19:34:02  13564s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:34:02  13564s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.046, MEM:3350.6M
[09/08 19:34:02  13564s] Begin checking placement ... (start mem=3350.6M, init mem=3350.6M)
[09/08 19:34:02  13565s] 
[09/08 19:34:02  13565s] Running CheckPlace using 8 threads!...
[09/08 19:34:03  13565s] 
[09/08 19:34:03  13565s] ...checkPlace MT is done!
[09/08 19:34:03  13565s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3382.6M
[09/08 19:34:03  13565s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.033, REAL:0.033, MEM:3382.6M
[09/08 19:34:03  13565s] Pre-route DRC Violation:	197
[09/08 19:34:03  13565s] *info: Placed = 52602          (Fixed = 8460)
[09/08 19:34:03  13565s] *info: Unplaced = 0           
[09/08 19:34:03  13565s] Placement Density:62.08%(660405/1063714)
[09/08 19:34:03  13565s] Placement Density (including fixed std cells):62.69%(677668/1080976)
[09/08 19:34:03  13565s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3382.6M
[09/08 19:34:03  13565s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.024, REAL:0.025, MEM:3382.6M
[09/08 19:34:03  13565s] Finished checkPlace (total: cpu=0:00:01.1, real=0:00:01.0; vio checks: cpu=0:00:00.9, real=0:00:01.0; mem=3382.6M)
[09/08 19:34:03  13565s] OPERPROF: Finished checkPlace at level 1, CPU:1.052, REAL:0.400, MEM:3382.6M
[09/08 19:34:03  13565s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[09/08 19:34:03  13565s] **INFO: It is recommended to fix the placement violations and reroute the design
[09/08 19:34:03  13565s] **INFO: Command refinePlace may be used to fix the placement violations
[09/08 19:34:03  13565s]  Initial DC engine is -> aae
[09/08 19:34:03  13565s]  
[09/08 19:34:03  13565s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/08 19:34:03  13565s]  
[09/08 19:34:03  13565s]  
[09/08 19:34:03  13565s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/08 19:34:03  13565s]  
[09/08 19:34:03  13565s] Reset EOS DB
[09/08 19:34:03  13565s] Ignoring AAE DB Resetting ...
[09/08 19:34:03  13565s]  Set Options for AAE Based Opt flow 
[09/08 19:34:03  13565s] *** optDesign -postRoute ***
[09/08 19:34:03  13565s] DRC Margin: user margin 0.0; extra margin 0
[09/08 19:34:03  13565s] Setup Target Slack: user slack 0
[09/08 19:34:03  13565s] Hold Target Slack: user slack 0
[09/08 19:34:03  13565s] All LLGs are deleted
[09/08 19:34:03  13565s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3382.6M
[09/08 19:34:03  13565s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3382.6M
[09/08 19:34:03  13566s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3382.6M
[09/08 19:34:03  13566s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3382.6M
[09/08 19:34:03  13566s] Fast DP-INIT is on for default
[09/08 19:34:03  13566s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.108, REAL:0.031, MEM:3382.6M
[09/08 19:34:03  13566s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.133, REAL:0.056, MEM:3382.6M
[09/08 19:34:03  13566s] Multi-VT timing optimization disabled based on library information.
[09/08 19:34:03  13566s] Deleting Cell Server ...
[09/08 19:34:03  13566s] Deleting Lib Analyzer.
[09/08 19:34:03  13566s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 19:34:03  13566s] Summary for sequential cells identification: 
[09/08 19:34:03  13566s]   Identified SBFF number: 3
[09/08 19:34:03  13566s]   Identified MBFF number: 0
[09/08 19:34:03  13566s]   Identified SB Latch number: 0
[09/08 19:34:03  13566s]   Identified MB Latch number: 0
[09/08 19:34:03  13566s]   Not identified SBFF number: 0
[09/08 19:34:03  13566s]   Not identified MBFF number: 0
[09/08 19:34:03  13566s]   Not identified SB Latch number: 0
[09/08 19:34:03  13566s]   Not identified MB Latch number: 0
[09/08 19:34:03  13566s]   Number of sequential cells which are not FFs: 7
[09/08 19:34:03  13566s]  Visiting view : func_view_wc
[09/08 19:34:03  13566s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/08 19:34:03  13566s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 19:34:03  13566s]  Visiting view : func_view_bc
[09/08 19:34:03  13566s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/08 19:34:03  13566s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 19:34:03  13566s]  Setting StdDelay to 37.70
[09/08 19:34:03  13566s] Creating Cell Server, finished. 
[09/08 19:34:03  13566s] 
[09/08 19:34:03  13566s] Deleting Cell Server ...
[09/08 19:34:03  13566s] ** INFO : this run is activating 'postRoute' automaton
[09/08 19:34:03  13566s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45154 access done (mem: 3382.613M)
[09/08 19:34:03  13566s] Extraction called for design 'croc_chip' of instances=52666 and nets=51341 using extraction engine 'postRoute' at effort level 'low' .
[09/08 19:34:03  13566s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 19:34:03  13566s] RC Extraction called in multi-corner(1) mode.
[09/08 19:34:03  13566s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 19:34:03  13566s] Type 'man IMPEXT-6197' for more detail.
[09/08 19:34:03  13566s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 19:34:03  13566s] * Layer Id             : 1 - M1
[09/08 19:34:03  13566s]       Thickness        : 0.4
[09/08 19:34:03  13566s]       Min Width        : 0.16
[09/08 19:34:03  13566s]       Layer Dielectric : 4.1
[09/08 19:34:03  13566s] * Layer Id             : 2 - M2
[09/08 19:34:03  13566s]       Thickness        : 0.45
[09/08 19:34:03  13566s]       Min Width        : 0.2
[09/08 19:34:03  13566s]       Layer Dielectric : 4.1
[09/08 19:34:03  13566s] * Layer Id             : 3 - M3
[09/08 19:34:03  13566s]       Thickness        : 0.45
[09/08 19:34:03  13566s]       Min Width        : 0.2
[09/08 19:34:03  13566s]       Layer Dielectric : 4.1
[09/08 19:34:03  13566s] * Layer Id             : 4 - M4
[09/08 19:34:03  13566s]       Thickness        : 0.45
[09/08 19:34:03  13566s]       Min Width        : 0.2
[09/08 19:34:03  13566s]       Layer Dielectric : 4.1
[09/08 19:34:03  13566s] * Layer Id             : 5 - M5
[09/08 19:34:03  13566s]       Thickness        : 0.45
[09/08 19:34:03  13566s]       Min Width        : 0.2
[09/08 19:34:03  13566s]       Layer Dielectric : 4.1
[09/08 19:34:03  13566s] * Layer Id             : 6 - M6
[09/08 19:34:03  13566s]       Thickness        : 2
[09/08 19:34:03  13566s]       Min Width        : 1.64
[09/08 19:34:03  13566s]       Layer Dielectric : 4.1
[09/08 19:34:03  13566s] * Layer Id             : 7 - M7
[09/08 19:34:03  13566s]       Thickness        : 3
[09/08 19:34:03  13566s]       Min Width        : 2
[09/08 19:34:03  13566s]       Layer Dielectric : 4.1
[09/08 19:34:03  13566s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 19:34:03  13566s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 19:34:03  13566s]       RC Corner Indexes            0   
[09/08 19:34:03  13566s] Capacitance Scaling Factor   : 1.00000 
[09/08 19:34:03  13566s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 19:34:03  13566s] Resistance Scaling Factor    : 1.00000 
[09/08 19:34:03  13566s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 19:34:03  13566s] Clock Res. Scaling Factor    : 1.00000 
[09/08 19:34:03  13566s] Shrink Factor                : 1.00000
[09/08 19:34:04  13567s] LayerId::1 widthSet size::1
[09/08 19:34:04  13567s] LayerId::2 widthSet size::3
[09/08 19:34:04  13567s] LayerId::3 widthSet size::3
[09/08 19:34:04  13567s] LayerId::4 widthSet size::3
[09/08 19:34:04  13567s] LayerId::5 widthSet size::3
[09/08 19:34:04  13567s] LayerId::6 widthSet size::1
[09/08 19:34:04  13567s] LayerId::7 widthSet size::1
[09/08 19:34:04  13567s] Initializing multi-corner resistance tables ...
[09/08 19:34:04  13567s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343416 ; uaWl: 1.000000 ; uaWlH: 0.323029 ; aWlH: 0.000000 ; Pmax: 0.859000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:34:05  13568s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3382.6M)
[09/08 19:34:05  13568s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 19:34:06  13569s] Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 3438.6M)
[09/08 19:34:07  13570s] Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 3438.6M)
[09/08 19:34:09  13572s] Extracted 30.0003% (CPU Time= 0:00:04.9  MEM= 3442.6M)
[09/08 19:34:09  13572s] Extracted 40.0003% (CPU Time= 0:00:05.3  MEM= 3442.6M)
[09/08 19:34:10  13573s] Extracted 50.0003% (CPU Time= 0:00:06.1  MEM= 3442.6M)
[09/08 19:34:12  13575s] Extracted 60.0003% (CPU Time= 0:00:08.3  MEM= 3442.6M)
[09/08 19:34:13  13576s] Extracted 70.0003% (CPU Time= 0:00:08.8  MEM= 3442.6M)
[09/08 19:34:13  13576s] Extracted 80.0003% (CPU Time= 0:00:09.3  MEM= 3442.6M)
[09/08 19:34:14  13577s] Extracted 90.0003% (CPU Time= 0:00:10.3  MEM= 3442.6M)
[09/08 19:34:16  13579s] Extracted 100% (CPU Time= 0:00:12.5  MEM= 3442.6M)
[09/08 19:34:17  13580s] Number of Extracted Resistors     : 903704
[09/08 19:34:17  13580s] Number of Extracted Ground Cap.   : 926062
[09/08 19:34:17  13580s] Number of Extracted Coupling Cap. : 1998688
[09/08 19:34:17  13580s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3410.613M)
[09/08 19:34:17  13580s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 19:34:17  13580s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3410.6M)
[09/08 19:34:17  13580s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 19:34:18  13581s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45154 access done (mem: 3410.613M)
[09/08 19:34:18  13581s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3410.613M)
[09/08 19:34:18  13581s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3410.613M)
[09/08 19:34:18  13581s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 19:34:18  13582s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 3410.613M)
[09/08 19:34:18  13582s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3410.613M)
[09/08 19:34:18  13582s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.9  Real Time: 0:00:15.0  MEM: 3410.613M)
[09/08 19:34:19  13582s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3355.453M)
[09/08 19:34:19  13582s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3355.5M)
[09/08 19:34:19  13582s] LayerId::1 widthSet size::1
[09/08 19:34:19  13582s] LayerId::2 widthSet size::3
[09/08 19:34:19  13582s] LayerId::3 widthSet size::3
[09/08 19:34:19  13582s] LayerId::4 widthSet size::3
[09/08 19:34:19  13582s] LayerId::5 widthSet size::3
[09/08 19:34:19  13582s] LayerId::6 widthSet size::1
[09/08 19:34:19  13582s] LayerId::7 widthSet size::1
[09/08 19:34:19  13582s] Initializing multi-corner resistance tables ...
[09/08 19:34:19  13582s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343416 ; uaWl: 1.000000 ; uaWlH: 0.323029 ; aWlH: 0.000000 ; Pmax: 0.859000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:34:20  13586s] Starting delay calculation for Hold views
[09/08 19:34:20  13586s] #################################################################################
[09/08 19:34:20  13586s] # Design Stage: PostRoute
[09/08 19:34:20  13586s] # Design Name: croc_chip
[09/08 19:34:20  13586s] # Design Mode: 130nm
[09/08 19:34:20  13586s] # Analysis Mode: MMMC OCV 
[09/08 19:34:20  13586s] # Parasitics Mode: SPEF/RCDB
[09/08 19:34:20  13586s] # Signoff Settings: SI Off 
[09/08 19:34:20  13586s] #################################################################################
[09/08 19:34:20  13586s] Topological Sorting (REAL = 0:00:00.0, MEM = 3349.5M, InitMEM = 3349.5M)
[09/08 19:34:21  13586s] Calculate late delays in OCV mode...
[09/08 19:34:21  13586s] Calculate early delays in OCV mode...
[09/08 19:34:21  13586s] Start delay calculation (fullDC) (8 T). (MEM=3349.45)
[09/08 19:34:21  13586s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/08 19:34:21  13586s] End AAE Lib Interpolated Model. (MEM=3374.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:34:21  13587s] Type 'man IMPESI-3194' for more detail.
[09/08 19:34:21  13587s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:34:21  13587s] Type 'man IMPESI-3199' for more detail.
[09/08 19:34:22  13596s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
[09/08 19:34:22  13596s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 50015. 
[09/08 19:34:22  13596s] Total number of fetched objects 50015
[09/08 19:34:22  13596s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 19:34:22  13596s] End delay calculation. (MEM=3724.16 CPU=0:00:09.2 REAL=0:00:01.0)
[09/08 19:34:22  13596s] End delay calculation (fullDC). (MEM=3724.16 CPU=0:00:10.5 REAL=0:00:01.0)
[09/08 19:34:22  13596s] *** CDM Built up (cpu=0:00:10.8  real=0:00:02.0  mem= 3724.2M) ***
[09/08 19:34:23  13600s] *** Done Building Timing Graph (cpu=0:00:14.1 real=0:00:03.0 totSessionCpu=3:46:40 mem=3724.2M)
[09/08 19:34:23  13600s] Done building cte hold timing graph (HoldAware) cpu=0:00:16.5 real=0:00:03.0 totSessionCpu=3:46:40 mem=3724.2M ***
[09/08 19:34:25  13603s] Starting delay calculation for Setup views
[09/08 19:34:25  13603s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 19:34:25  13603s] #################################################################################
[09/08 19:34:25  13603s] # Design Stage: PostRoute
[09/08 19:34:25  13603s] # Design Name: croc_chip
[09/08 19:34:25  13603s] # Design Mode: 130nm
[09/08 19:34:25  13603s] # Analysis Mode: MMMC OCV 
[09/08 19:34:25  13603s] # Parasitics Mode: SPEF/RCDB
[09/08 19:34:25  13603s] # Signoff Settings: SI On 
[09/08 19:34:25  13603s] #################################################################################
[09/08 19:34:25  13604s] Topological Sorting (REAL = 0:00:00.0, MEM = 3729.5M, InitMEM = 3729.5M)
[09/08 19:34:25  13604s] Setting infinite Tws ...
[09/08 19:34:25  13604s] First Iteration Infinite Tw... 
[09/08 19:34:25  13604s] Calculate early delays in OCV mode...
[09/08 19:34:25  13604s] Calculate late delays in OCV mode...
[09/08 19:34:25  13604s] Start delay calculation (fullDC) (8 T). (MEM=3729.54)
[09/08 19:34:25  13604s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/08 19:34:26  13604s] End AAE Lib Interpolated Model. (MEM=3746.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 19:34:26  13605s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 19:34:28  13623s] Total number of fetched objects 50015
[09/08 19:34:28  13623s] AAE_INFO-618: Total number of nets in the design is 51341,  97.6 percent of the nets selected for SI analysis
[09/08 19:34:28  13624s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 19:34:28  13624s] End delay calculation. (MEM=3716.04 CPU=0:00:18.3 REAL=0:00:02.0)
[09/08 19:34:28  13624s] End delay calculation (fullDC). (MEM=3716.04 CPU=0:00:19.6 REAL=0:00:03.0)
[09/08 19:34:28  13624s] *** CDM Built up (cpu=0:00:20.6  real=0:00:03.0  mem= 3716.0M) ***
[09/08 19:34:29  13627s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3716.0M)
[09/08 19:34:29  13627s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 19:34:29  13628s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3716.0M)
[09/08 19:34:29  13628s] 
[09/08 19:34:29  13628s] Executing IPO callback for view pruning ..
[09/08 19:34:29  13628s] Starting SI iteration 2
[09/08 19:34:30  13628s] Calculate early delays in OCV mode...
[09/08 19:34:30  13628s] Calculate late delays in OCV mode...
[09/08 19:34:30  13628s] Start delay calculation (fullDC) (8 T). (MEM=3351.18)
[09/08 19:34:30  13628s] End AAE Lib Interpolated Model. (MEM=3351.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:34:31  13639s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 19:34:31  13639s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50015. 
[09/08 19:34:31  13639s] Total number of fetched objects 50015
[09/08 19:34:31  13639s] AAE_INFO-618: Total number of nets in the design is 51341,  19.8 percent of the nets selected for SI analysis
[09/08 19:34:32  13639s] End delay calculation. (MEM=3674.14 CPU=0:00:10.6 REAL=0:00:02.0)
[09/08 19:34:32  13639s] End delay calculation (fullDC). (MEM=3674.14 CPU=0:00:10.8 REAL=0:00:02.0)
[09/08 19:34:32  13639s] *** CDM Built up (cpu=0:00:10.9  real=0:00:02.0  mem= 3674.1M) ***
[09/08 19:34:32  13642s] *** Done Building Timing Graph (cpu=0:00:39.6 real=0:00:07.0 totSessionCpu=3:47:23 mem=3672.1M)
[09/08 19:34:32  13642s] End AAE Lib Interpolated Model. (MEM=3672.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:34:32  13642s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3672.1M
[09/08 19:34:32  13643s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.039, REAL:0.040, MEM:3672.1M
[09/08 19:34:33  13644s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.500  | -0.589  |  1.667  | -3.500  |   N/A   |  6.811  |  0.009  |  0.127  |
|           TNS (ns):|-122.603 | -54.908 |  0.000  | -67.694 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   428   |   393   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.085%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:25, real = 0:00:33, mem = 2505.6M, totSessionCpu=3:47:25 **
[09/08 19:34:33  13644s] Setting latch borrow mode to budget during optimization.
[09/08 19:34:34  13649s] Info: Done creating the CCOpt slew target map.
[09/08 19:34:34  13649s] Glitch fixing enabled
[09/08 19:34:34  13649s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/08 19:34:34  13649s] Running CCOpt-PRO on entire clock network
[09/08 19:34:35  13649s] Net route status summary:
[09/08 19:34:35  13649s]   Clock:       382 (unrouted=3, trialRouted=0, noStatus=0, routed=379, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:34:35  13649s]   Non-clock: 50959 (unrouted=6232, trialRouted=0, noStatus=0, routed=44727, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6187, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:34:35  13649s] Clock tree cells fixed by user: 1 out of 379 (0.264%)
[09/08 19:34:35  13649s] PRO...
[09/08 19:34:35  13649s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/08 19:34:35  13649s] Initializing clock structures...
[09/08 19:34:35  13649s]   Creating own balancer
[09/08 19:34:35  13649s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/08 19:34:35  13650s]   Removing CTS place status from clock tree and sinks.
[09/08 19:34:35  13650s] Removed CTS place status from 355 clock cells (out of 385 ) and 0 clock sinks (out of 0 ).
[09/08 19:34:35  13650s]   Initializing legalizer
[09/08 19:34:35  13650s]   Using cell based legalization.
[09/08 19:34:35  13650s] OPERPROF: Starting DPlace-Init at level 1, MEM:3360.7M
[09/08 19:34:35  13650s] #spOpts: N=130 mergeVia=F 
[09/08 19:34:35  13650s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3360.7M
[09/08 19:34:35  13650s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:34:35  13650s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.066, MEM:3360.7M
[09/08 19:34:35  13650s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3360.7MB).
[09/08 19:34:35  13650s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.145, REAL:0.146, MEM:3360.7M
[09/08 19:34:35  13650s] (I)       Load db... (mem=3360.7M)
[09/08 19:34:35  13650s] (I)       Read data from FE... (mem=3360.7M)
[09/08 19:34:35  13650s] (I)       Read nodes and places... (mem=3360.7M)
[09/08 19:34:35  13650s] (I)       Number of ignored instance 0
[09/08 19:34:35  13650s] (I)       Number of inbound cells 0
[09/08 19:34:35  13650s] (I)       numMoveCells=44495, numMacros=66  numPads=48  numMultiRowHeightInsts=0
[09/08 19:34:35  13650s] (I)       cell height: 3780, count: 44495
[09/08 19:34:35  13650s] (I)       Done Read nodes and places (cpu=0.082s, mem=3375.6M)
[09/08 19:34:35  13650s] (I)       Read rows... (mem=3375.6M)
[09/08 19:34:35  13650s] (I)       rowRegion is not equal to core box, resetting core box
[09/08 19:34:35  13650s] (I)       rowRegion : (348000, 348000) - (1492320, 1489560)
[09/08 19:34:35  13650s] (I)       coreBox   : (348000, 348000) - (1492320, 1492020)
[09/08 19:34:35  13650s] (I)       Done Read rows (cpu=0.000s, mem=3375.6M)
[09/08 19:34:35  13650s] (I)       Done Read data from FE (cpu=0.082s, mem=3375.6M)
[09/08 19:34:35  13650s] (I)       Done Load db (cpu=0.082s, mem=3375.6M)
[09/08 19:34:35  13650s] (I)       Constructing placeable region... (mem=3375.6M)
[09/08 19:34:35  13650s] (I)       Constructing bin map
[09/08 19:34:35  13650s] (I)       Initialize bin information with width=37800 height=37800
[09/08 19:34:35  13650s] (I)       Done constructing bin map
[09/08 19:34:35  13650s] (I)       Removing 147 blocked bin with high fixed inst density
[09/08 19:34:35  13650s] (I)       Compute region effective width... (mem=3375.6M)
[09/08 19:34:35  13650s] (I)       Done Compute region effective width (cpu=0.002s, mem=3375.6M)
[09/08 19:34:35  13650s] (I)       Done Constructing placeable region (cpu=0.019s, mem=3375.6M)
[09/08 19:34:35  13650s] Accumulated time to calculate placeable region: 0.00657
[09/08 19:34:35  13650s] Accumulated time to calculate placeable region: 0.0067
[09/08 19:34:35  13650s] Accumulated time to calculate placeable region: 0.00686
[09/08 19:34:35  13650s] Accumulated time to calculate placeable region: 0.00697
[09/08 19:34:35  13650s] Accumulated time to calculate placeable region: 0.00702
[09/08 19:34:35  13650s] Accumulated time to calculate placeable region: 0.00723
[09/08 19:34:35  13650s] Accumulated time to calculate placeable region: 0.00732
[09/08 19:34:35  13650s]   Reconstructing clock tree datastructures...
[09/08 19:34:35  13650s]     Validating CTS configuration...
[09/08 19:34:35  13650s]     Checking module port directions...
[09/08 19:34:35  13650s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/08 19:34:35  13650s]     Non-default CCOpt properties:
[09/08 19:34:35  13650s]     adjacent_rows_legal: true (default: false)
[09/08 19:34:35  13650s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/08 19:34:35  13650s]     buffer_cells is set for at least one object
[09/08 19:34:35  13650s]     cannot_merge_reason is set for at least one object
[09/08 19:34:35  13650s]     cell_density is set for at least one object
[09/08 19:34:35  13650s]     cell_halo_rows: 0 (default: 1)
[09/08 19:34:35  13650s]     cell_halo_sites: 0 (default: 4)
[09/08 19:34:35  13650s]     clock_nets_detailed_routed: 1 (default: false)
[09/08 19:34:35  13650s]     force_design_routing_status: 1 (default: auto)
[09/08 19:34:35  13650s]     original_names is set for at least one object
[09/08 19:34:35  13650s]     override_minimum_skew_target: 1 (default: false)
[09/08 19:34:35  13650s]     primary_delay_corner: delay_wc (default: )
[09/08 19:34:35  13650s]     route_type is set for at least one object
[09/08 19:34:35  13650s]     source_driver is set for at least one object
[09/08 19:34:35  13650s]     target_insertion_delay is set for at least one object
[09/08 19:34:35  13650s]     target_max_trans is set for at least one object
[09/08 19:34:35  13650s]     target_max_trans_sdc is set for at least one object
[09/08 19:34:35  13650s]     target_skew is set for at least one object
[09/08 19:34:35  13650s]     target_skew_wire is set for at least one object
[09/08 19:34:35  13650s]     Route type trimming info:
[09/08 19:34:35  13650s]       No route type modifications were made.
[09/08 19:34:35  13650s] (I)       Initializing Steiner engine. 
[09/08 19:34:35  13650s] End AAE Lib Interpolated Model. (MEM=3413.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:34:35  13650s]     Library trimming buffers in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/08 19:34:35  13650s]     Original list had 4 cells:
[09/08 19:34:35  13650s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 19:34:35  13650s]     Library trimming was not able to trim any cells:
[09/08 19:34:35  13650s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 19:34:35  13650s] Accumulated time to calculate placeable region: 0.00769
[09/08 19:34:35  13650s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 19:34:35  13650s]     Library trimming inverters in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 5 cells
[09/08 19:34:35  13650s]     Original list had 5 cells:
[09/08 19:34:35  13650s]     sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 19:34:35  13650s]     Library trimming was not able to trim any cells:
[09/08 19:34:35  13650s]     sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 19:34:35  13650s] Accumulated time to calculate placeable region: 0.00793
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 19:34:38  13652s]     Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
[09/08 19:34:38  13652s]     Non-default CCOpt properties:
[09/08 19:34:38  13652s]       cell_density: 1 (default: 0.75)
[09/08 19:34:38  13652s]       route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
[09/08 19:34:38  13652s]       route_type (trunk): clk_trunk (default: default)
[09/08 19:34:38  13652s]       route_type (top): default_route_type_nonleaf (default: default)
[09/08 19:34:38  13652s]       source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
[09/08 19:34:38  13652s]     For power domain auto-default:
[09/08 19:34:38  13652s]       Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 19:34:38  13652s]       Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 19:34:38  13652s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
[09/08 19:34:38  13652s]     Top Routing info:
[09/08 19:34:38  13652s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 19:34:38  13652s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 19:34:38  13652s]     Trunk Routing info:
[09/08 19:34:38  13652s]       Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 19:34:38  13652s]       Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 19:34:38  13652s]     Leaf Routing info:
[09/08 19:34:38  13652s]       Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 19:34:38  13652s]       Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 19:34:38  13652s]     For timing_corner delay_wc:setup, late and power domain auto-default:
[09/08 19:34:38  13652s]       Slew time target (leaf):    0.800ns
[09/08 19:34:38  13652s]       Slew time target (trunk):   0.800ns
[09/08 19:34:38  13652s]       Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
[09/08 19:34:38  13652s]       Buffer unit delay: 0.290ns
[09/08 19:34:38  13652s]       Buffer max distance: 5031.402um
[09/08 19:34:38  13652s]     Fastest wire driving cells and distances:
[09/08 19:34:38  13652s]       Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
[09/08 19:34:38  13652s]       Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=1840.977um, saturatedSlew=0.228ns, speed=7116.262um per ns, cellArea=18.726um^2 per 1000um}
[09/08 19:34:38  13652s]     
[09/08 19:34:38  13652s]     
[09/08 19:34:38  13652s]     Logic Sizing Table:
[09/08 19:34:38  13652s]     
[09/08 19:34:38  13652s]     --------------------------------------------------------------------------------
[09/08 19:34:38  13652s]     Cell              Instance count    Source         Eligible library cells
[09/08 19:34:38  13652s]     --------------------------------------------------------------------------------
[09/08 19:34:38  13652s]     sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
[09/08 19:34:38  13652s]     sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
[09/08 19:34:38  13652s]     --------------------------------------------------------------------------------
[09/08 19:34:38  13652s]     
[09/08 19:34:38  13652s]     
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13652s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13652s]     Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 19:34:38  13653s]     Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
[09/08 19:34:38  13653s]     Clock tree clk_sys has 1 slew violation.
[09/08 19:34:38  13653s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
[09/08 19:34:38  13653s]       Sources:                     pin jtag_tck_i
[09/08 19:34:38  13653s]       Total number of sinks:       290
[09/08 19:34:38  13653s]       Delay constrained sinks:     289
[09/08 19:34:38  13653s]       Non-leaf sinks:              0
[09/08 19:34:38  13653s]       Ignore pins:                 0
[09/08 19:34:38  13653s]      Timing corner delay_wc:setup.late:
[09/08 19:34:38  13653s]       Skew target:                 0.150ns
[09/08 19:34:38  13653s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
[09/08 19:34:38  13653s]       Sources:                     pin jtag_tck_i
[09/08 19:34:38  13653s]       Total number of sinks:       290
[09/08 19:34:38  13653s]       Delay constrained sinks:     289
[09/08 19:34:38  13653s]       Non-leaf sinks:              0
[09/08 19:34:38  13653s]       Ignore pins:                 0
[09/08 19:34:38  13653s]      Timing corner delay_wc:setup.late:
[09/08 19:34:38  13653s]       Skew target:                 0.150ns
[09/08 19:34:38  13653s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
[09/08 19:34:38  13653s]       Sources:                     pin ref_clk_i
[09/08 19:34:38  13653s]       Total number of sinks:       1
[09/08 19:34:38  13653s]       Delay constrained sinks:     0
[09/08 19:34:38  13653s]       Non-leaf sinks:              0
[09/08 19:34:38  13653s]       Ignore pins:                 0
[09/08 19:34:38  13653s]      Timing corner delay_wc:setup.late:
[09/08 19:34:38  13653s]       Skew target:                 0.150ns
[09/08 19:34:38  13653s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
[09/08 19:34:38  13653s]       Sources:                     pin ref_clk_i
[09/08 19:34:38  13653s]       Total number of sinks:       1
[09/08 19:34:38  13653s]       Delay constrained sinks:     0
[09/08 19:34:38  13653s]       Non-leaf sinks:              0
[09/08 19:34:38  13653s]       Ignore pins:                 0
[09/08 19:34:38  13653s]      Timing corner delay_wc:setup.late:
[09/08 19:34:38  13653s]       Skew target:                 0.150ns
[09/08 19:34:38  13653s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
[09/08 19:34:38  13653s]       Sources:                     pin clk_i
[09/08 19:34:38  13653s]       Total number of sinks:       4983
[09/08 19:34:38  13653s]       Delay constrained sinks:     4982
[09/08 19:34:38  13653s]       Non-leaf sinks:              0
[09/08 19:34:38  13653s]       Ignore pins:                 0
[09/08 19:34:38  13653s]      Timing corner delay_wc:setup.late:
[09/08 19:34:38  13653s]       Skew target:                 0.150ns
[09/08 19:34:38  13653s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
[09/08 19:34:38  13653s]       Sources:                     pin clk_i
[09/08 19:34:38  13653s]       Total number of sinks:       4983
[09/08 19:34:38  13653s]       Delay constrained sinks:     4982
[09/08 19:34:38  13653s]       Non-leaf sinks:              0
[09/08 19:34:38  13653s]       Ignore pins:                 0
[09/08 19:34:38  13653s]      Timing corner delay_wc:setup.late:
[09/08 19:34:38  13653s]       Skew target:                 0.150ns
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     Clock Tree Violations Report
[09/08 19:34:38  13653s]     ============================
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[09/08 19:34:38  13653s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[09/08 19:34:38  13653s]     Consider reviewing your design and relaunching CCOpt.
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     Max Slew Violations
[09/08 19:34:38  13653s]     -------------------
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.233ns.
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:34:38  13653s]     Primary reporting skew groups are:
[09/08 19:34:38  13653s]     skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     Clock DAG stats initial state:
[09/08 19:34:38  13653s]       cell counts      : b=363, i=13, icg=0, nicg=0, l=3, total=379
[09/08 19:34:38  13653s]       cell areas       : b=4487.011um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33397.690um^2
[09/08 19:34:38  13653s]       hp wire lengths  : top=0.000um, trunk=11928.250um, leaf=29968.938um, total=41897.188um
[09/08 19:34:38  13653s]     Clock DAG library cell distribution initial state {count}:
[09/08 19:34:38  13653s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 235 sg13g2_buf_1: 1 
[09/08 19:34:38  13653s]        Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:34:38  13653s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:34:38  13653s] Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 19:34:38  13653s] Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] Layer information for route type clk_leaf_ccopt_autotrimmed:
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------------
[09/08 19:34:38  13653s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 19:34:38  13653s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 19:34:38  13653s]                                                                             to Layer
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------------
[09/08 19:34:38  13653s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 19:34:38  13653s] Metal2       Y            H          0.258         0.227         0.059          3
[09/08 19:34:38  13653s] Metal3       Y            V          0.258         0.206         0.053          3
[09/08 19:34:38  13653s] Metal4       Y            H          0.258         0.227         0.059          3
[09/08 19:34:38  13653s] Metal5       N            V          0.258         0.206         0.053          3
[09/08 19:34:38  13653s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 19:34:38  13653s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------------
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 19:34:38  13653s] Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] Layer information for route type clk_trunk:
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------------
[09/08 19:34:38  13653s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 19:34:38  13653s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 19:34:38  13653s]                                                                             to Layer
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------------
[09/08 19:34:38  13653s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 19:34:38  13653s] Metal2       N            H          0.172         0.214         0.037          5
[09/08 19:34:38  13653s] Metal3       Y            V          0.172         0.200         0.034          5
[09/08 19:34:38  13653s] Metal4       Y            H          0.172         0.214         0.037          5
[09/08 19:34:38  13653s] Metal5       Y            V          0.172         0.200         0.034          5
[09/08 19:34:38  13653s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 19:34:38  13653s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------------
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 19:34:38  13653s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] Layer information for route type default_route_type_nonleaf:
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] ------------------------------------------------------------------------
[09/08 19:34:38  13653s] Layer        Preferred    Route    Res.          Cap.          RC
[09/08 19:34:38  13653s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/08 19:34:38  13653s] ------------------------------------------------------------------------
[09/08 19:34:38  13653s] Metal1       N            V          0.844         0.235         0.198
[09/08 19:34:38  13653s] Metal2       N            H          0.515         0.266         0.137
[09/08 19:34:38  13653s] Metal3       Y            V          0.515         0.254         0.131
[09/08 19:34:38  13653s] Metal4       Y            H          0.515         0.266         0.137
[09/08 19:34:38  13653s] Metal5       N            V          0.515         0.254         0.131
[09/08 19:34:38  13653s] TopMetal1    N            H          0.013         0.320         0.004
[09/08 19:34:38  13653s] TopMetal2    N            V          0.007         0.307         0.002
[09/08 19:34:38  13653s] ------------------------------------------------------------------------
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] Via selection for estimated routes (rule default):
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------
[09/08 19:34:38  13653s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 19:34:38  13653s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------
[09/08 19:34:38  13653s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 19:34:38  13653s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 19:34:38  13653s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 19:34:38  13653s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 19:34:38  13653s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 19:34:38  13653s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] Via selection for estimated routes (rule ndr_2w2s):
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------
[09/08 19:34:38  13653s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 19:34:38  13653s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------
[09/08 19:34:38  13653s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 19:34:38  13653s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 19:34:38  13653s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 19:34:38  13653s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 19:34:38  13653s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 19:34:38  13653s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] Via selection for estimated routes (rule ndr_3w3s):
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------
[09/08 19:34:38  13653s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 19:34:38  13653s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------
[09/08 19:34:38  13653s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 19:34:38  13653s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 19:34:38  13653s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 19:34:38  13653s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 19:34:38  13653s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 19:34:38  13653s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 19:34:38  13653s] ------------------------------------------------------------------------------
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     Ideal and dont_touch net fanout counts:
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     -----------------------------------------------------------
[09/08 19:34:38  13653s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[09/08 19:34:38  13653s]     -----------------------------------------------------------
[09/08 19:34:38  13653s]           1            10                      1
[09/08 19:34:38  13653s]          11           100                      0
[09/08 19:34:38  13653s]         101          1000                      0
[09/08 19:34:38  13653s]        1001         10000                      0
[09/08 19:34:38  13653s]       10001           +                        0
[09/08 19:34:38  13653s]     -----------------------------------------------------------
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     Top ideal and dont_touch nets by fanout:
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     --------------------------------------
[09/08 19:34:38  13653s]     Net name                     Fanout ()
[09/08 19:34:38  13653s]     --------------------------------------
[09/08 19:34:38  13653s]     i_croc_soc/i_croc/FE_RN_5        2
[09/08 19:34:38  13653s]     --------------------------------------
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     
[09/08 19:34:38  13653s]     No dont_touch hnets found in the clock tree
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s] 
[09/08 19:34:38  13653s]     Validating CTS configuration done. (took cpu=0:00:03.2 real=0:00:02.7)
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13653s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:34:38  13653s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:34:38  13653s] **WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
[09/08 19:34:38  13653s] To increase the message display limit, refer to the product command reference manual.
[09/08 19:34:38  13653s]     CCOpt configuration status: all checks passed.
[09/08 19:34:38  13653s]   Reconstructing clock tree datastructures done.
[09/08 19:34:38  13653s] Initializing clock structures done.
[09/08 19:34:38  13653s] PRO...
[09/08 19:34:38  13653s]   PRO active optimizations:
[09/08 19:34:38  13653s]    - DRV fixing with cell sizing
[09/08 19:34:38  13653s]   
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
[09/08 19:34:38  13653s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
[09/08 19:34:38  13653s]   Detected clock skew data from CTS
[09/08 19:34:38  13653s]   Clock DAG stats PRO initial state:
[09/08 19:34:38  13653s]     cell counts      : b=363, i=13, icg=0, nicg=0, l=3, total=379
[09/08 19:34:38  13653s]     cell areas       : b=4487.011um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33397.690um^2
[09/08 19:34:38  13653s]     cell capacitance : b=1.281pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.843pF
[09/08 19:34:38  13653s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 19:34:38  13653s]     wire capacitance : top=0.000pF, trunk=2.456pF, leaf=10.314pF, total=12.770pF
[09/08 19:34:38  13653s]     wire lengths     : top=0.000um, trunk=17781.590um, leaf=71658.685um, total=89440.275um
[09/08 19:34:38  13653s]     hp wire lengths  : top=0.000um, trunk=11928.250um, leaf=29968.938um, total=41897.188um
[09/08 19:34:38  13653s]   Clock DAG net violations PRO initial state:
[09/08 19:34:38  13653s]     Unfixable Transition : {count=1, worst=[1.730ns]} avg=1.730ns sd=0.000ns sum=1.730ns
[09/08 19:34:38  13653s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/08 19:34:38  13653s]     Trunk : target=0.500ns count=198 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {197 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 19:34:38  13653s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.186ns min=0.034ns max=2.230ns {74 <= 0.300ns, 2 <= 0.400ns, 79 <= 0.450ns, 26 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 19:34:38  13653s]   Clock DAG library cell distribution PRO initial state {count}:
[09/08 19:34:38  13653s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 235 sg13g2_buf_1: 1 
[09/08 19:34:38  13653s]      Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:34:38  13653s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:34:38  13653s]   Primary reporting skew groups PRO initial state:
[09/08 19:34:38  13653s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 19:34:38  13653s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 19:34:38  13653s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_11__reg/CLK
[09/08 19:34:38  13653s]   Skew group summary PRO initial state:
[09/08 19:34:38  13653s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 19:34:38  13653s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 19:34:38  13653s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.711, max=2.890, avg=2.388, sd=0.251], skew [1.179 vs 0.150*], 38.7% {2.405, 2.554} (wid=0.254 ws=0.142) (gid=2.720 gs=1.160)
[09/08 19:34:38  13653s]   Recomputing CTS skew targets...
[09/08 19:34:38  13653s]   Resolving skew group constraints...
[09/08 19:34:38  13654s]     Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
[09/08 19:34:38  13654s]   Resolving skew group constraints done.
[09/08 19:34:38  13654s]   Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/08 19:34:38  13654s]   PRO Fixing DRVs...
[09/08 19:34:38  13654s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/08 19:34:38  13654s]     CCOpt-PRO: considered: 382, tested: 382, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[09/08 19:34:38  13654s]     
[09/08 19:34:38  13654s]     PRO Statistics: Fix DRVs (cell sizing):
[09/08 19:34:38  13654s]     =======================================
[09/08 19:34:38  13654s]     
[09/08 19:34:38  13654s]     Cell changes by Net Type:
[09/08 19:34:38  13654s]     
[09/08 19:34:38  13654s]     -------------------------------------------------------------------------------------------------
[09/08 19:34:38  13654s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/08 19:34:38  13654s]     -------------------------------------------------------------------------------------------------
[09/08 19:34:38  13654s]     top                0            0           0            0                    0                0
[09/08 19:34:38  13654s]     trunk              0            0           0            0                    0                0
[09/08 19:34:38  13654s]     leaf               0            0           0            0                    0                0
[09/08 19:34:38  13654s]     -------------------------------------------------------------------------------------------------
[09/08 19:34:38  13654s]     Total              0            0           0            0                    0                0
[09/08 19:34:38  13654s]     -------------------------------------------------------------------------------------------------
[09/08 19:34:38  13654s]     
[09/08 19:34:38  13654s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/08 19:34:38  13654s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/08 19:34:38  13654s]     
[09/08 19:34:38  13654s]     Clock DAG stats after 'PRO Fixing DRVs':
[09/08 19:34:38  13654s]       cell counts      : b=363, i=13, icg=0, nicg=0, l=3, total=379
[09/08 19:34:38  13654s]       cell areas       : b=4487.011um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33397.690um^2
[09/08 19:34:38  13654s]       cell capacitance : b=1.281pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.843pF
[09/08 19:34:38  13654s]       sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 19:34:38  13654s]       wire capacitance : top=0.000pF, trunk=2.456pF, leaf=10.314pF, total=12.770pF
[09/08 19:34:38  13654s]       wire lengths     : top=0.000um, trunk=17781.590um, leaf=71658.685um, total=89440.275um
[09/08 19:34:38  13654s]       hp wire lengths  : top=0.000um, trunk=11928.250um, leaf=29968.938um, total=41897.188um
[09/08 19:34:38  13654s]     Clock DAG net violations after 'PRO Fixing DRVs':
[09/08 19:34:38  13654s]       Unfixable Transition : {count=1, worst=[1.730ns]} avg=1.730ns sd=0.000ns sum=1.730ns
[09/08 19:34:38  13654s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[09/08 19:34:38  13654s]       Trunk : target=0.500ns count=198 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {197 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 19:34:38  13654s]       Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.186ns min=0.034ns max=2.230ns {74 <= 0.300ns, 2 <= 0.400ns, 79 <= 0.450ns, 26 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 19:34:38  13654s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[09/08 19:34:38  13654s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 235 sg13g2_buf_1: 1 
[09/08 19:34:38  13654s]        Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:34:38  13654s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:34:38  13654s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[09/08 19:34:38  13654s]       skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 19:34:38  13654s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 19:34:38  13654s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_11__reg/CLK
[09/08 19:34:38  13654s]     Skew group summary after 'PRO Fixing DRVs':
[09/08 19:34:38  13654s]       skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 19:34:38  13654s]       skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 19:34:38  13654s]       skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.711, max=2.890, avg=2.388, sd=0.251], skew [1.179 vs 0.150*], 38.7% {2.405, 2.554} (wid=0.254 ws=0.142) (gid=2.720 gs=1.160)
[09/08 19:34:38  13654s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/08 19:34:38  13654s]   PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/08 19:34:38  13654s] 
[09/08 19:34:38  13654s] Slew Diagnostics: After DRV fixing
[09/08 19:34:38  13654s] ==================================
[09/08 19:34:38  13654s] 
[09/08 19:34:38  13654s] Global Causes:
[09/08 19:34:38  13654s] 
[09/08 19:34:38  13654s] -------------------------------------
[09/08 19:34:38  13654s] Cause
[09/08 19:34:38  13654s] -------------------------------------
[09/08 19:34:38  13654s] DRV fixing with buffering is disabled
[09/08 19:34:38  13654s] -------------------------------------
[09/08 19:34:38  13654s] 
[09/08 19:34:38  13654s] Top 5 overslews:
[09/08 19:34:38  13654s] 
[09/08 19:34:38  13654s] -----------------------------------------------------------------
[09/08 19:34:38  13654s] Overslew    Causes                 Driving Pin
[09/08 19:34:38  13654s] -----------------------------------------------------------------
[09/08 19:34:38  13654s] 1.730ns     Clock inst is FIXED    i_croc_soc/i_croc/manual_cts/X
[09/08 19:34:38  13654s] -----------------------------------------------------------------
[09/08 19:34:38  13654s] 
[09/08 19:34:38  13654s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/08 19:34:38  13654s] 
[09/08 19:34:38  13654s] ---------------------------------
[09/08 19:34:38  13654s] Cause                  Occurences
[09/08 19:34:38  13654s] ---------------------------------
[09/08 19:34:38  13654s] Clock inst is FIXED        1
[09/08 19:34:38  13654s] ---------------------------------
[09/08 19:34:38  13654s] 
[09/08 19:34:38  13654s] Violation diagnostics counts from the 1 nodes that have violations:
[09/08 19:34:38  13654s] 
[09/08 19:34:38  13654s] ---------------------------------
[09/08 19:34:38  13654s] Cause                  Occurences
[09/08 19:34:38  13654s] ---------------------------------
[09/08 19:34:38  13654s] Clock inst is FIXED        1
[09/08 19:34:38  13654s] ---------------------------------
[09/08 19:34:38  13654s] 
[09/08 19:34:38  13654s]   Reconnecting optimized routes...
[09/08 19:34:38  13654s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/08 19:34:38  13654s]   Set dirty flag on 0 instances, 0 nets
[09/08 19:34:38  13654s]   Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 19:34:38  13654s] End AAE Lib Interpolated Model. (MEM=3747.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:34:39  13654s]   Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/08 19:34:39  13654s]   Clock DAG stats PRO final:
[09/08 19:34:39  13654s]     cell counts      : b=363, i=13, icg=0, nicg=0, l=3, total=379
[09/08 19:34:39  13654s]     cell areas       : b=4487.011um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33397.690um^2
[09/08 19:34:39  13654s]     cell capacitance : b=1.281pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.843pF
[09/08 19:34:39  13654s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 19:34:39  13654s]     wire capacitance : top=0.000pF, trunk=2.456pF, leaf=10.314pF, total=12.770pF
[09/08 19:34:39  13654s]     wire lengths     : top=0.000um, trunk=17781.590um, leaf=71658.685um, total=89440.275um
[09/08 19:34:39  13654s]     hp wire lengths  : top=0.000um, trunk=11928.250um, leaf=29968.938um, total=41897.188um
[09/08 19:34:39  13654s]   Clock DAG net violations PRO final:
[09/08 19:34:39  13654s]     Unfixable Transition : {count=1, worst=[1.730ns]} avg=1.730ns sd=0.000ns sum=1.730ns
[09/08 19:34:39  13654s]   Clock DAG primary half-corner transition distribution PRO final:
[09/08 19:34:39  13654s]     Trunk : target=0.500ns count=198 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {197 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 19:34:39  13654s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.186ns min=0.034ns max=2.230ns {74 <= 0.300ns, 2 <= 0.400ns, 79 <= 0.450ns, 26 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 19:34:39  13654s]   Clock DAG library cell distribution PRO final {count}:
[09/08 19:34:39  13654s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 235 sg13g2_buf_1: 1 
[09/08 19:34:39  13654s]      Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:34:39  13654s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:34:39  13654s]   Primary reporting skew groups PRO final:
[09/08 19:34:39  13654s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 19:34:39  13654s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 19:34:39  13654s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_11__reg/CLK
[09/08 19:34:39  13654s]   Skew group summary PRO final:
[09/08 19:34:39  13654s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 19:34:39  13654s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 19:34:39  13655s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.711, max=2.890, avg=2.388, sd=0.251], skew [1.179 vs 0.150*], 38.7% {2.405, 2.554} (wid=0.254 ws=0.142) (gid=2.720 gs=1.160)
[09/08 19:34:39  13655s] PRO done.
[09/08 19:34:39  13655s] Restoring CTS place status for unmodified clock tree cells and sinks.
[09/08 19:34:39  13655s] numClockCells = 385, numClockCellsFixed = 0, numClockCellsRestored = 355, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/08 19:34:39  13655s] Net route status summary:
[09/08 19:34:39  13655s]   Clock:       382 (unrouted=3, trialRouted=0, noStatus=0, routed=379, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:34:39  13655s]   Non-clock: 50959 (unrouted=6232, trialRouted=0, noStatus=0, routed=44727, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6187, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:34:39  13655s] Updating delays...
[09/08 19:34:39  13655s] Updating delays done.
[09/08 19:34:39  13655s] PRO done. (took cpu=0:00:05.8 real=0:00:04.6)
[09/08 19:34:40  13658s] **INFO: Start fixing DRV (Mem = 3397.42M) ...
[09/08 19:34:40  13658s] Begin: GigaOpt DRV Optimization
[09/08 19:34:40  13658s] Glitch fixing enabled
[09/08 19:34:40  13658s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[09/08 19:34:40  13659s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 19:34:40  13659s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:34:40  13659s] *info: 48 skip_routing nets excluded.
[09/08 19:34:40  13659s] Info: 48 io nets excluded
[09/08 19:34:41  13659s] Info: 381 clock nets excluded from IPO operation.
[09/08 19:34:41  13659s] End AAE Lib Interpolated Model. (MEM=3397.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:34:41  13659s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:47:39.3/7:07:30.7 (0.5), mem = 3397.4M
[09/08 19:34:41  13659s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.13
[09/08 19:34:41  13659s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 19:34:41  13659s] ### Creating PhyDesignMc. totSessionCpu=3:47:39 mem=3397.4M
[09/08 19:34:41  13659s] OPERPROF: Starting DPlace-Init at level 1, MEM:3397.4M
[09/08 19:34:41  13659s] #spOpts: N=130 mergeVia=F 
[09/08 19:34:41  13659s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3397.4M
[09/08 19:34:41  13659s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:34:41  13659s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.056, MEM:3397.4M
[09/08 19:34:41  13659s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3397.4MB).
[09/08 19:34:41  13659s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.136, REAL:0.137, MEM:3397.4M
[09/08 19:34:41  13659s] TotalInstCnt at PhyDesignMc Initialization: 44,496
[09/08 19:34:41  13659s] ### Creating PhyDesignMc, finished. totSessionCpu=3:47:40 mem=3393.4M
[09/08 19:34:41  13659s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:41  13659s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:41  13659s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:41  13659s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:41  13659s] ### Creating LA Mngr. totSessionCpu=3:47:40 mem=3477.8M
[09/08 19:34:41  13659s] {RT default_rc_corner 0 5 5 0}
[09/08 19:34:41  13660s] ### Creating LA Mngr, finished. totSessionCpu=3:47:40 mem=3477.8M
[09/08 19:34:42  13660s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 19:34:42  13660s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:42  13660s] 
[09/08 19:34:42  13660s] Creating Lib Analyzer ...
[09/08 19:34:42  13660s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:42  13660s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:34:42  13660s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:34:42  13660s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:34:42  13660s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:34:42  13660s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:34:42  13660s] 
[09/08 19:34:42  13660s] {RT default_rc_corner 0 5 5 0}
[09/08 19:34:42  13661s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:47:41 mem=3477.8M
[09/08 19:34:42  13661s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:47:41 mem=3477.8M
[09/08 19:34:42  13661s] Creating Lib Analyzer, finished. 
[09/08 19:34:43  13663s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/08 19:34:43  13663s] **INFO: Disabling fanout fix in postRoute stage.
[09/08 19:34:44  13663s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:34:44  13663s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/08 19:34:44  13663s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:34:44  13663s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/08 19:34:44  13663s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:34:44  13663s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 19:34:44  13664s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 19:34:44  13664s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 19:34:45  13665s] |    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -3.50|  -122.58|       0|       0|       0|  62.08|          |         |
[09/08 19:34:45  13665s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 19:34:45  13665s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 19:34:45  13665s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 19:34:45  13665s] |    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -3.50|  -122.58|       0|       0|       0|  62.08| 0:00:00.0|  3935.2M|
[09/08 19:34:45  13665s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:34:45  13665s] 
[09/08 19:34:45  13665s] ###############################################################################
[09/08 19:34:45  13665s] #
[09/08 19:34:45  13665s] #  Large fanout net report:  
[09/08 19:34:45  13665s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/08 19:34:45  13665s] #     - current density: 62.08
[09/08 19:34:45  13665s] #
[09/08 19:34:45  13665s] #  List of high fanout nets:
[09/08 19:34:45  13665s] #
[09/08 19:34:45  13665s] ###############################################################################
[09/08 19:34:45  13665s] 
[09/08 19:34:45  13665s] 
[09/08 19:34:45  13665s] =======================================================================
[09/08 19:34:45  13665s]                 Reasons for remaining drv violations
[09/08 19:34:45  13665s] =======================================================================
[09/08 19:34:45  13665s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[09/08 19:34:45  13665s] 
[09/08 19:34:45  13665s] MultiBuffering failure reasons
[09/08 19:34:45  13665s] ------------------------------------------------
[09/08 19:34:45  13665s] *info:    13 net(s): Could not be fixed as the violating term's net is not routed.
[09/08 19:34:45  13665s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/08 19:34:45  13665s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/08 19:34:45  13665s] 
[09/08 19:34:45  13665s] 
[09/08 19:34:45  13665s] *** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=3935.2M) ***
[09/08 19:34:45  13665s] 
[09/08 19:34:45  13665s] Begin: glitch net info
[09/08 19:34:45  13665s] glitch slack range: number of glitch nets
[09/08 19:34:45  13665s] glitch slack < -0.32 : 0
[09/08 19:34:45  13665s] -0.32 < glitch slack < -0.28 : 0
[09/08 19:34:45  13665s] -0.28 < glitch slack < -0.24 : 0
[09/08 19:34:45  13665s] -0.24 < glitch slack < -0.2 : 0
[09/08 19:34:45  13665s] -0.2 < glitch slack < -0.16 : 0
[09/08 19:34:45  13665s] -0.16 < glitch slack < -0.12 : 0
[09/08 19:34:45  13665s] -0.12 < glitch slack < -0.08 : 0
[09/08 19:34:45  13665s] -0.08 < glitch slack < -0.04 : 0
[09/08 19:34:45  13665s] -0.04 < glitch slack : 0
[09/08 19:34:45  13665s] End: glitch net info
[09/08 19:34:45  13665s] TotalInstCnt at PhyDesignMc Destruction: 44,496
[09/08 19:34:45  13665s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.13
[09/08 19:34:45  13665s] *** DrvOpt [finish] : cpu/real = 0:00:06.5/0:00:04.7 (1.4), totSession cpu/real = 3:47:45.8/7:07:35.4 (0.5), mem = 3725.8M
[09/08 19:34:45  13665s] 
[09/08 19:34:45  13665s] =============================================================================================
[09/08 19:34:45  13665s]  Step TAT Report for DrvOpt #5
[09/08 19:34:45  13665s] =============================================================================================
[09/08 19:34:45  13665s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:34:45  13665s] ---------------------------------------------------------------------------------------------
[09/08 19:34:45  13665s] [ SlackTraversorInit     ]      1   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:34:45  13665s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:34:45  13665s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  12.9 % )     0:00:00.7 /  0:00:00.6    1.0
[09/08 19:34:45  13665s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:34:45  13665s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   7.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 19:34:45  13665s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   7.9 % )     0:00:00.7 /  0:00:00.9    1.2
[09/08 19:34:45  13665s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.1
[09/08 19:34:45  13665s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[09/08 19:34:45  13665s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:34:45  13665s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.6
[09/08 19:34:45  13665s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:34:45  13665s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.9
[09/08 19:34:45  13665s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   10.2
[09/08 19:34:45  13665s] [ AAESlewUpdate          ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.1
[09/08 19:34:45  13665s] [ DrvFindVioNets         ]      2   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.6    6.9
[09/08 19:34:45  13665s] [ DrvComputeSummary      ]      2   0:00:00.9  (  16.7 % )     0:00:00.9 /  0:00:00.9    1.0
[09/08 19:34:45  13665s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 19:34:45  13665s] [ MISC                   ]          0:00:01.9  (  37.7 % )     0:00:01.9 /  0:00:03.1    1.6
[09/08 19:34:45  13665s] ---------------------------------------------------------------------------------------------
[09/08 19:34:45  13665s]  DrvOpt #5 TOTAL                    0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:06.9    1.4
[09/08 19:34:45  13665s] ---------------------------------------------------------------------------------------------
[09/08 19:34:45  13665s] 
[09/08 19:34:45  13665s] drv optimizer changes nothing and skips refinePlace
[09/08 19:34:45  13665s] End: GigaOpt DRV Optimization
[09/08 19:34:45  13665s] **optDesign ... cpu = 0:01:46, real = 0:00:45, mem = 2627.2M, totSessionCpu=3:47:46 **
[09/08 19:34:45  13665s] *info:
[09/08 19:34:45  13665s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 3441.81M).
[09/08 19:34:45  13665s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3441.8M
[09/08 19:34:45  13665s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.059, REAL:0.060, MEM:3441.8M
[09/08 19:34:46  13667s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.08min mem=3441.8M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.502  | -0.589  |  1.670  | -3.502  |   N/A   |  6.811  |  0.009  |  0.127  |
|           TNS (ns):|-122.583 | -54.890 |  0.000  | -67.692 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   428   |   393   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.085%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:48, real = 0:00:46, mem = 2615.4M, totSessionCpu=3:47:48 **
[09/08 19:34:47  13668s]   DRV Snapshot: (REF)
[09/08 19:34:47  13668s]          Tran DRV: 0 (41)
[09/08 19:34:47  13668s]           Cap DRV: 128 (167)
[09/08 19:34:47  13668s]        Fanout DRV: 3 (182)
[09/08 19:34:47  13668s]            Glitch: 0 (0)
[09/08 19:34:47  13668s] *** Timing NOT met, worst failing slack is -3.502
[09/08 19:34:47  13668s] *** Check timing (0:00:00.0)
[09/08 19:34:47  13668s] Deleting Lib Analyzer.
[09/08 19:34:47  13668s] Begin: GigaOpt Optimization in WNS mode
[09/08 19:34:47  13668s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[09/08 19:34:47  13668s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 19:34:47  13668s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:34:47  13668s] *info: 48 skip_routing nets excluded.
[09/08 19:34:47  13668s] Info: 48 io nets excluded
[09/08 19:34:47  13669s] Info: 381 clock nets excluded from IPO operation.
[09/08 19:34:47  13669s] End AAE Lib Interpolated Model. (MEM=3430.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:34:47  13669s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:47:49.1/7:07:37.0 (0.5), mem = 3430.2M
[09/08 19:34:47  13669s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.14
[09/08 19:34:47  13669s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 19:34:47  13669s] ### Creating PhyDesignMc. totSessionCpu=3:47:49 mem=3430.2M
[09/08 19:34:47  13669s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 19:34:47  13669s] OPERPROF: Starting DPlace-Init at level 1, MEM:3430.2M
[09/08 19:34:47  13669s] #spOpts: N=130 mergeVia=F 
[09/08 19:34:47  13669s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3430.2M
[09/08 19:34:47  13669s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:34:47  13669s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.036, REAL:0.037, MEM:3430.2M
[09/08 19:34:47  13669s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3430.2MB).
[09/08 19:34:47  13669s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.090, MEM:3430.2M
[09/08 19:34:47  13669s] TotalInstCnt at PhyDesignMc Initialization: 44,496
[09/08 19:34:47  13669s] ### Creating PhyDesignMc, finished. totSessionCpu=3:47:49 mem=3431.7M
[09/08 19:34:47  13669s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:48  13669s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:48  13669s] 
[09/08 19:34:48  13669s] Creating Lib Analyzer ...
[09/08 19:34:48  13669s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:34:48  13669s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:34:48  13669s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:34:48  13669s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:34:48  13669s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:34:48  13669s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:34:48  13669s] 
[09/08 19:34:48  13669s] {RT default_rc_corner 0 5 5 0}
[09/08 19:34:48  13670s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:47:50 mem=3431.7M
[09/08 19:34:48  13670s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:47:50 mem=3431.7M
[09/08 19:34:48  13670s] Creating Lib Analyzer, finished. 
[09/08 19:34:50  13672s] *info: 4 don't touch nets excluded
[09/08 19:34:50  13672s] *info: 48 io nets excluded
[09/08 19:34:50  13672s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:34:50  13672s] *info: 381 clock nets excluded
[09/08 19:34:50  13672s] *info: 2 special nets excluded.
[09/08 19:34:50  13672s] *info: 48 skip_routing nets excluded.
[09/08 19:34:50  13672s] *info: 32 multi-driver nets excluded.
[09/08 19:34:50  13672s] *info: 1358 no-driver nets excluded.
[09/08 19:34:53  13675s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.9
[09/08 19:34:53  13675s] PathGroup :  in2out  TargetSlack : 0 
[09/08 19:34:53  13675s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 19:34:53  13675s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 19:34:53  13675s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 19:34:53  13675s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 19:34:53  13675s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 19:34:53  13675s] ** GigaOpt Optimizer WNS Slack -3.502 TNS Slack -122.582 Density 62.08
[09/08 19:34:53  13675s] Optimizer WNS Pass 0
[09/08 19:34:53  13675s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.502 TNS -67.692; mem2reg* WNS 0.009 TNS 0.000; reg2mem* WNS 0.127 TNS 0.000; reg2reg* WNS -0.589 TNS -54.890; HEPG WNS -0.589 TNS -54.890; all paths WNS -3.502 TNS -122.582
[09/08 19:34:53  13675s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 19:34:53  13675s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 19:34:53  13675s] Active Path Group: mem2reg reg2mem reg2reg  
[09/08 19:34:53  13675s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:34:53  13675s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:34:53  13675s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:34:53  13675s] |  -0.589|   -3.502| -54.890| -122.582|    62.08%|   0:00:00.0| 3641.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:34:53  13675s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:34:59  13704s] |  -0.566|   -3.502| -60.953| -128.646|    62.10%|   0:00:06.0| 3990.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:34:59  13704s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:34:59  13704s] Starting generalSmallTnsOpt
[09/08 19:35:00  13705s] Ending generalSmallTnsOpt End
[09/08 19:35:00  13705s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:02  13708s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:02  13708s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:35:02  13708s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:02  13709s] |  -0.566|   -3.502| -60.953| -128.646|    62.10%|   0:00:03.0| 4032.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:35:02  13709s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:35:02  13709s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:02  13709s] 
[09/08 19:35:02  13709s] *** Finish Core Optimize Step (cpu=0:00:33.4 real=0:00:09.0 mem=4032.8M) ***
[09/08 19:35:02  13709s] Active Path Group: in2out in2reg reg2out default 
[09/08 19:35:02  13709s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:02  13709s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:35:02  13709s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:02  13709s] |  -3.502|   -3.502| -67.692| -128.646|    62.10%|   0:00:00.0| 4032.8M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:35:02  13709s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3725_n. Using RIP based failure criteria instead. 
[09/08 19:35:02  13709s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3725_n. Using RIP based failure criteria instead. 
[09/08 19:35:02  13709s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3723_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:02  13709s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3723_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:03  13710s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3723_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:03  13710s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3723_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:03  13711s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3725_n. Using RIP based failure criteria instead. 
[09/08 19:35:03  13711s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3725_n. Using RIP based failure criteria instead. 
[09/08 19:35:03  13711s] Dumping Information for Job 62 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3725_n. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3725_n. Using RIP based failure criteria instead. 
 
[09/08 19:35:03  13711s] Dumping Information for Job 67 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3723_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3723_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:35:03  13711s] Dumping Information for Job 82 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3725_n. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3725_n. Using RIP based failure criteria instead. 
 
[09/08 19:35:03  13711s] Dumping Information for Job 87 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3723_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3723_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:35:03  13711s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:03  13711s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:03  13711s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:03  13711s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:03  13711s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:03  13711s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:03  13712s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:03  13712s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:35:03  13713s] Dumping Information for Job 9 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:35:03  13713s] Dumping Information for Job 11 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:35:03  13713s] Dumping Information for Job 12 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:35:03  13713s] Dumping Information for Job 14 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:35:03  13713s] Starting generalSmallTnsOpt
[09/08 19:35:03  13713s] Ending generalSmallTnsOpt End
[09/08 19:35:04  13713s] |  -3.500|   -3.500| -67.690| -128.644|    62.10%|   0:00:02.0| 4032.8M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:35:04  13713s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:04  13713s] 
[09/08 19:35:04  13713s] *** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:02.0 mem=4032.8M) ***
[09/08 19:35:04  13713s] 
[09/08 19:35:04  13713s] *** Finished Optimize Step Cumulative (cpu=0:00:37.6 real=0:00:11.0 mem=4032.8M) ***
[09/08 19:35:04  13713s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.500 TNS -67.690; mem2reg* WNS 0.012 TNS 0.000; reg2mem* WNS 0.136 TNS 0.000; reg2reg* WNS -0.566 TNS -60.953; HEPG WNS -0.566 TNS -60.953; all paths WNS -3.500 TNS -128.644
[09/08 19:35:04  13713s] ** GigaOpt Optimizer WNS Slack -3.500 TNS Slack -128.644 Density 62.10
[09/08 19:35:04  13713s] Update Timing Windows (Threshold 0.038) ...
[09/08 19:35:04  13713s] Re Calculate Delays on 30 Nets
[09/08 19:35:04  13713s] 
[09/08 19:35:04  13713s] *** Finish Post Route Setup Fixing (cpu=0:00:38.6 real=0:00:11.0 mem=4032.8M) ***
[09/08 19:35:04  13713s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.9
[09/08 19:35:04  13714s] TotalInstCnt at PhyDesignMc Destruction: 44,509
[09/08 19:35:04  13714s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.14
[09/08 19:35:04  13714s] *** SetupOpt [finish] : cpu/real = 0:00:45.0/0:00:17.0 (2.6), totSession cpu/real = 3:48:34.1/7:07:54.0 (0.5), mem = 3823.4M
[09/08 19:35:04  13714s] 
[09/08 19:35:04  13714s] =============================================================================================
[09/08 19:35:04  13714s]  Step TAT Report for WnsOpt #5
[09/08 19:35:04  13714s] =============================================================================================
[09/08 19:35:04  13714s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:35:04  13714s] ---------------------------------------------------------------------------------------------
[09/08 19:35:04  13714s] [ SkewClock              ]      1   0:00:01.9  (  11.1 % )     0:00:02.0 /  0:00:03.1    1.6
[09/08 19:35:04  13714s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:35:04  13714s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:35:04  13714s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:35:04  13714s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:35:04  13714s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.5    1.4
[09/08 19:35:04  13714s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:35:04  13714s] [ TransformInit          ]      1   0:00:03.5  (  20.4 % )     0:00:03.8 /  0:00:03.8    1.0
[09/08 19:35:04  13714s] [ SpefRCNetCheck         ]      1   0:00:01.4  (   8.3 % )     0:00:01.4 /  0:00:01.4    1.0
[09/08 19:35:04  13714s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.8    1.2
[09/08 19:35:04  13714s] [ OptSingleIteration     ]     22   0:00:00.0  (   0.2 % )     0:00:07.8 /  0:00:34.0    4.4
[09/08 19:35:04  13714s] [ OptGetWeight           ]     22   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 19:35:04  13714s] [ OptEval                ]     22   0:00:05.0  (  29.2 % )     0:00:05.0 /  0:00:26.8    5.4
[09/08 19:35:04  13714s] [ OptCommit              ]     22   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[09/08 19:35:04  13714s] [ IncrTimingUpdate       ]     20   0:00:01.2  (   7.3 % )     0:00:01.2 /  0:00:04.8    3.9
[09/08 19:35:04  13714s] [ PostCommitDelayCalc    ]     23   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    2.9
[09/08 19:35:04  13714s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.6 % )     0:00:00.2 /  0:00:00.4    2.1
[09/08 19:35:04  13714s] [ SetupOptGetWorkingSet  ]     60   0:00:01.1  (   6.5 % )     0:00:01.1 /  0:00:02.1    1.9
[09/08 19:35:04  13714s] [ SetupOptGetActiveNode  ]     60   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:35:04  13714s] [ SetupOptSlackGraph     ]     22   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.4
[09/08 19:35:04  13714s] [ MISC                   ]          0:00:00.9  (   5.2 % )     0:00:00.9 /  0:00:01.2    1.3
[09/08 19:35:04  13714s] ---------------------------------------------------------------------------------------------
[09/08 19:35:04  13714s]  WnsOpt #5 TOTAL                    0:00:17.0  ( 100.0 % )     0:00:17.0 /  0:00:45.0    2.6
[09/08 19:35:04  13714s] ---------------------------------------------------------------------------------------------
[09/08 19:35:04  13714s] 
[09/08 19:35:04  13714s] Running refinePlace -preserveRouting true -hardFence false
[09/08 19:35:04  13714s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3823.4M
[09/08 19:35:04  13714s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3823.4M
[09/08 19:35:04  13714s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3823.4M
[09/08 19:35:04  13714s] #spOpts: N=130 
[09/08 19:35:04  13714s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3823.4M
[09/08 19:35:04  13714s] Info: 138 insts are soft-fixed.
[09/08 19:35:04  13714s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:35:04  13714s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.075, REAL:0.076, MEM:3823.4M
[09/08 19:35:04  13714s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3823.4MB).
[09/08 19:35:04  13714s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.126, REAL:0.127, MEM:3823.4M
[09/08 19:35:04  13714s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.126, REAL:0.127, MEM:3823.4M
[09/08 19:35:04  13714s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.10
[09/08 19:35:04  13714s] OPERPROF:   Starting RefinePlace at level 2, MEM:3823.4M
[09/08 19:35:04  13714s] *** Starting refinePlace (3:48:34 mem=3823.4M) ***
[09/08 19:35:04  13714s] Total net bbox length = 1.836e+06 (9.164e+05 9.194e+05) (ext = 3.889e+04)
[09/08 19:35:04  13714s] Info: 138 insts are soft-fixed.
[09/08 19:35:04  13714s] 
[09/08 19:35:04  13714s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:35:04  13714s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:35:04  13714s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3823.4M
[09/08 19:35:04  13714s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3823.4M
[09/08 19:35:04  13714s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3823.4M
[09/08 19:35:04  13714s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3823.4M
[09/08 19:35:04  13714s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3823.4M
[09/08 19:35:04  13714s] Starting refinePlace ...
[09/08 19:35:04  13714s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 19:35:04  13714s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3823.4MB) @(3:48:34 - 3:48:34).
[09/08 19:35:04  13714s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:35:04  13714s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 19:35:04  13714s] 
[09/08 19:35:04  13714s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:35:05  13716s] Move report: legalization moves 30 insts, mean move: 4.18 um, max move: 11.04 um
[09/08 19:35:05  13716s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_14490_0): (1159.20, 805.38) --> (1170.24, 805.38)
[09/08 19:35:05  13716s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=3823.4MB) @(3:48:34 - 3:48:36).
[09/08 19:35:05  13716s] Move report: Detail placement moves 30 insts, mean move: 4.18 um, max move: 11.04 um
[09/08 19:35:05  13716s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_14490_0): (1159.20, 805.38) --> (1170.24, 805.38)
[09/08 19:35:05  13716s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3823.4MB
[09/08 19:35:05  13716s] Statistics of distance of Instance movement in refine placement:
[09/08 19:35:05  13716s]   maximum (X+Y) =        11.04 um
[09/08 19:35:05  13716s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_14490_0) with max move: (1159.2, 805.38) -> (1170.24, 805.38)
[09/08 19:35:05  13716s]   mean    (X+Y) =         4.18 um
[09/08 19:35:05  13716s] Summary Report:
[09/08 19:35:05  13716s] Instances move: 30 (out of 44293 movable)
[09/08 19:35:05  13716s] Instances flipped: 0
[09/08 19:35:05  13716s] Mean displacement: 4.18 um
[09/08 19:35:05  13716s] Max displacement: 11.04 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_14490_0) (1159.2, 805.38) -> (1170.24, 805.38)
[09/08 19:35:05  13716s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[09/08 19:35:05  13716s] Total instances moved : 30
[09/08 19:35:05  13716s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.869, REAL:1.221, MEM:3823.4M
[09/08 19:35:05  13716s] Total net bbox length = 1.836e+06 (9.164e+05 9.194e+05) (ext = 3.889e+04)
[09/08 19:35:05  13716s] Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3823.4MB
[09/08 19:35:05  13716s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:01.0, mem=3823.4MB) @(3:48:34 - 3:48:36).
[09/08 19:35:05  13716s] *** Finished refinePlace (3:48:36 mem=3823.4M) ***
[09/08 19:35:05  13716s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.10
[09/08 19:35:05  13716s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.005, REAL:1.359, MEM:3823.4M
[09/08 19:35:05  13716s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.427, REAL:1.542, MEM:3823.4M
[09/08 19:35:05  13716s] End: GigaOpt Optimization in WNS mode
[09/08 19:35:05  13716s] Skipping post route harden opt
[09/08 19:35:05  13716s] Deleting Lib Analyzer.
[09/08 19:35:06  13716s] Begin: GigaOpt Optimization in TNS mode
[09/08 19:35:06  13716s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 19:35:06  13716s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:35:06  13716s] *info: 48 skip_routing nets excluded.
[09/08 19:35:06  13716s] Info: 48 io nets excluded
[09/08 19:35:06  13716s] Info: 381 clock nets excluded from IPO operation.
[09/08 19:35:06  13716s] End AAE Lib Interpolated Model. (MEM=3448.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:35:06  13716s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:48:36.9/7:07:55.9 (0.5), mem = 3448.4M
[09/08 19:35:06  13716s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.15
[09/08 19:35:06  13716s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 19:35:06  13716s] ### Creating PhyDesignMc. totSessionCpu=3:48:37 mem=3448.4M
[09/08 19:35:06  13716s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 19:35:06  13716s] OPERPROF: Starting DPlace-Init at level 1, MEM:3448.4M
[09/08 19:35:06  13716s] #spOpts: N=130 
[09/08 19:35:06  13716s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3448.4M
[09/08 19:35:06  13716s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:35:06  13716s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.053, MEM:3448.4M
[09/08 19:35:06  13716s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3448.4MB).
[09/08 19:35:06  13716s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.105, REAL:0.106, MEM:3448.4M
[09/08 19:35:06  13717s] TotalInstCnt at PhyDesignMc Initialization: 44,509
[09/08 19:35:06  13717s] ### Creating PhyDesignMc, finished. totSessionCpu=3:48:37 mem=3448.4M
[09/08 19:35:06  13717s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:35:07  13717s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:35:07  13717s] 
[09/08 19:35:07  13717s] Creating Lib Analyzer ...
[09/08 19:35:07  13717s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:35:07  13717s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:35:07  13717s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:35:07  13717s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:35:07  13717s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:35:07  13717s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:35:07  13717s] 
[09/08 19:35:07  13717s] {RT default_rc_corner 0 5 5 0}
[09/08 19:35:07  13718s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:48:38 mem=3450.4M
[09/08 19:35:07  13718s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:48:38 mem=3450.4M
[09/08 19:35:07  13718s] Creating Lib Analyzer, finished. 
[09/08 19:35:09  13720s] *info: 4 don't touch nets excluded
[09/08 19:35:09  13720s] *info: 48 io nets excluded
[09/08 19:35:09  13720s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:35:09  13720s] *info: 381 clock nets excluded
[09/08 19:35:09  13720s] *info: 2 special nets excluded.
[09/08 19:35:09  13720s] *info: 48 skip_routing nets excluded.
[09/08 19:35:09  13720s] *info: 32 multi-driver nets excluded.
[09/08 19:35:09  13720s] *info: 1358 no-driver nets excluded.
[09/08 19:35:11  13722s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.10
[09/08 19:35:11  13722s] PathGroup :  in2out  TargetSlack : 0 
[09/08 19:35:11  13722s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 19:35:11  13722s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 19:35:11  13722s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 19:35:11  13722s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 19:35:11  13722s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 19:35:12  13722s] ** GigaOpt Optimizer WNS Slack -3.500 TNS Slack -128.644 Density 62.10
[09/08 19:35:12  13722s] Optimizer TNS Opt
[09/08 19:35:12  13722s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.500 TNS -67.690; mem2reg* WNS 0.012 TNS 0.000; reg2mem* WNS 0.136 TNS 0.000; reg2reg* WNS -0.566 TNS -60.953; HEPG WNS -0.566 TNS -60.953; all paths WNS -3.500 TNS -128.644
[09/08 19:35:12  13723s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 19:35:12  13723s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 19:35:12  13723s] Active Path Group: reg2reg  
[09/08 19:35:12  13723s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:12  13723s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:35:12  13723s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:12  13723s] |  -0.566|   -3.500| -60.953| -128.644|    62.10%|   0:00:00.0| 3659.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:35:12  13723s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:35:13  13725s] |  -0.566|   -3.500| -60.993| -128.683|    62.10%|   0:00:01.0| 3999.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:35:13  13725s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_27__reg/D                       |
[09/08 19:35:13  13725s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:18  13733s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC542_CTS_9 (sg13g2_buf_2)
[09/08 19:35:18  13733s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC543_CTS_9 (sg13g2_buf_2)
[09/08 19:35:18  13733s] skewClock sized 0 and inserted 2 insts
[09/08 19:35:18  13734s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:18  13734s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:35:18  13734s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:18  13734s] |  -0.566|   -3.500| -60.183| -127.873|    62.10%|   0:00:05.0| 4051.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:35:18  13734s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_22__reg/D                       |
[09/08 19:35:18  13735s] |  -0.566|   -3.500| -60.132| -127.822|    62.10%|   0:00:00.0| 4051.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:35:18  13735s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_683__reg/D                               |
[09/08 19:35:19  13737s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:23  13745s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:23  13745s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:35:23  13745s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:23  13745s] |  -0.566|   -3.500| -60.132| -127.822|    62.10%|   0:00:05.0| 4051.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 19:35:23  13745s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_32__reg/D           |
[09/08 19:35:24  13746s] |  -0.566|   -3.500| -60.109| -127.799|    62.10%|   0:00:01.0| 4051.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:35:24  13746s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_111__reg/D                               |
[09/08 19:35:24  13747s] |  -0.566|   -3.500| -59.821| -127.511|    62.11%|   0:00:00.0| 4053.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:35:24  13747s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_1002__reg/D                              |
[09/08 19:35:24  13748s] |  -0.566|   -3.500| -59.748| -127.438|    62.11%|   0:00:00.0| 4053.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:35:24  13748s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_701__reg/D                               |
[09/08 19:35:24  13748s] |  -0.566|   -3.500| -59.748| -127.438|    62.11%|   0:00:00.0| 4053.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:35:24  13748s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:35:24  13748s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:24  13748s] 
[09/08 19:35:24  13748s] *** Finish Core Optimize Step (cpu=0:00:25.4 real=0:00:12.0 mem=4053.9M) ***
[09/08 19:35:24  13748s] Active Path Group: in2out in2reg reg2out default 
[09/08 19:35:24  13748s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:24  13748s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:35:24  13748s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:24  13748s] |  -3.500|   -3.500| -67.690| -127.438|    62.11%|   0:00:00.0| 4053.9M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:35:24  13748s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 19:35:24  13748s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 19:35:24  13748s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 19:35:24  13748s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 19:35:24  13748s] Dumping Information for Job 4 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
 
[09/08 19:35:25  13749s] |  -3.500|   -3.500| -67.690| -127.438|    62.11%|   0:00:01.0| 4053.9M|func_view_wc|  reg2out| gpio13_io                                          |
[09/08 19:35:25  13749s] |  -3.500|   -3.500| -67.690| -127.438|    62.11%|   0:00:00.0| 4053.9M|func_view_wc|  reg2out| gpio31_io                                          |
[09/08 19:35:25  13749s] |  -3.500|   -3.500| -67.690| -127.438|    62.11%|   0:00:00.0| 4053.9M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:35:25  13749s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:35:25  13749s] 
[09/08 19:35:25  13749s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=4053.9M) ***
[09/08 19:35:25  13749s] 
[09/08 19:35:25  13749s] *** Finished Optimize Step Cumulative (cpu=0:00:26.7 real=0:00:13.0 mem=4053.9M) ***
[09/08 19:35:25  13749s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.500 TNS -67.690; mem2reg* WNS 0.012 TNS 0.000; reg2mem* WNS 0.136 TNS 0.000; reg2reg* WNS -0.566 TNS -59.748; HEPG WNS -0.566 TNS -59.748; all paths WNS -3.500 TNS -127.438
[09/08 19:35:25  13749s] ** GigaOpt Optimizer WNS Slack -3.500 TNS Slack -127.438 Density 62.11
[09/08 19:35:25  13749s] Update Timing Windows (Threshold 0.038) ...
[09/08 19:35:25  13749s] Re Calculate Delays on 26 Nets
[09/08 19:35:25  13750s] 
[09/08 19:35:25  13750s] *** Finish Post Route Setup Fixing (cpu=0:00:27.6 real=0:00:14.0 mem=4053.9M) ***
[09/08 19:35:25  13750s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.10
[09/08 19:35:25  13750s] TotalInstCnt at PhyDesignMc Destruction: 44,508
[09/08 19:35:25  13750s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.15
[09/08 19:35:25  13750s] *** SetupOpt [finish] : cpu/real = 0:00:33.7/0:00:19.2 (1.7), totSession cpu/real = 3:49:10.5/7:08:15.2 (0.5), mem = 3844.5M
[09/08 19:35:25  13750s] 
[09/08 19:35:25  13750s] =============================================================================================
[09/08 19:35:25  13750s]  Step TAT Report for TnsOpt #5
[09/08 19:35:25  13750s] =============================================================================================
[09/08 19:35:25  13750s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:35:25  13750s] ---------------------------------------------------------------------------------------------
[09/08 19:35:25  13750s] [ SkewClock              ]      2   0:00:08.8  (  45.9 % )     0:00:09.3 /  0:00:17.0    1.8
[09/08 19:35:25  13750s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:35:25  13750s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:35:25  13750s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:35:25  13750s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.1
[09/08 19:35:25  13750s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.6    1.4
[09/08 19:35:25  13750s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:35:25  13750s] [ TransformInit          ]      1   0:00:03.4  (  17.4 % )     0:00:03.7 /  0:00:03.7    1.0
[09/08 19:35:25  13750s] [ SpefRCNetCheck         ]      1   0:00:01.0  (   5.4 % )     0:00:01.0 /  0:00:01.0    1.0
[09/08 19:35:25  13750s] [ OptSingleIteration     ]     70   0:00:00.1  (   0.5 % )     0:00:02.6 /  0:00:07.7    2.9
[09/08 19:35:25  13750s] [ OptGetWeight           ]     70   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.4    1.0
[09/08 19:35:25  13750s] [ OptEval                ]     70   0:00:01.1  (   5.6 % )     0:00:01.1 /  0:00:04.8    4.5
[09/08 19:35:25  13750s] [ OptCommit              ]     70   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:35:25  13750s] [ IncrTimingUpdate       ]    110   0:00:00.6  (   3.1 % )     0:00:00.6 /  0:00:01.8    3.1
[09/08 19:35:25  13750s] [ PostCommitDelayCalc    ]     72   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    3.3
[09/08 19:35:25  13750s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.6 % )     0:00:00.2 /  0:00:00.4    2.0
[09/08 19:35:25  13750s] [ SetupOptGetWorkingSet  ]    104   0:00:00.9  (   4.6 % )     0:00:00.9 /  0:00:01.8    2.1
[09/08 19:35:25  13750s] [ SetupOptGetActiveNode  ]    104   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:35:25  13750s] [ SetupOptSlackGraph     ]     70   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.3    3.6
[09/08 19:35:25  13750s] [ MISC                   ]          0:00:01.4  (   7.1 % )     0:00:01.4 /  0:00:02.6    1.9
[09/08 19:35:25  13750s] ---------------------------------------------------------------------------------------------
[09/08 19:35:25  13750s]  TnsOpt #5 TOTAL                    0:00:19.2  ( 100.0 % )     0:00:19.2 /  0:00:33.7    1.7
[09/08 19:35:25  13750s] ---------------------------------------------------------------------------------------------
[09/08 19:35:25  13750s] 
[09/08 19:35:25  13750s] Running refinePlace -preserveRouting true -hardFence false
[09/08 19:35:25  13750s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3844.5M
[09/08 19:35:25  13750s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3844.5M
[09/08 19:35:25  13750s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3844.5M
[09/08 19:35:25  13750s] #spOpts: N=130 
[09/08 19:35:25  13750s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3844.5M
[09/08 19:35:25  13750s] Info: 140 insts are soft-fixed.
[09/08 19:35:25  13750s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:35:25  13750s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.068, REAL:0.069, MEM:3844.5M
[09/08 19:35:25  13750s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3844.5MB).
[09/08 19:35:25  13750s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.128, REAL:0.128, MEM:3844.5M
[09/08 19:35:25  13750s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.128, REAL:0.129, MEM:3844.5M
[09/08 19:35:25  13750s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.11
[09/08 19:35:25  13750s] OPERPROF:   Starting RefinePlace at level 2, MEM:3844.5M
[09/08 19:35:25  13750s] *** Starting refinePlace (3:49:11 mem=3844.5M) ***
[09/08 19:35:25  13750s] Total net bbox length = 1.836e+06 (9.164e+05 9.195e+05) (ext = 3.889e+04)
[09/08 19:35:25  13750s] Info: 140 insts are soft-fixed.
[09/08 19:35:25  13750s] 
[09/08 19:35:25  13750s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:35:25  13750s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:35:25  13750s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3844.5M
[09/08 19:35:25  13750s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.004, REAL:0.004, MEM:3844.5M
[09/08 19:35:25  13750s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3844.5M
[09/08 19:35:25  13750s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3844.5M
[09/08 19:35:25  13750s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3844.5M
[09/08 19:35:25  13750s] Starting refinePlace ...
[09/08 19:35:25  13750s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 19:35:25  13750s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3844.5MB) @(3:49:11 - 3:49:11).
[09/08 19:35:25  13750s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:35:25  13750s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 19:35:26  13751s] 
[09/08 19:35:26  13751s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:35:27  13752s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:35:27  13752s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=3844.5MB) @(3:49:11 - 3:49:13).
[09/08 19:35:27  13752s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:35:27  13752s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3844.5MB
[09/08 19:35:27  13752s] Statistics of distance of Instance movement in refine placement:
[09/08 19:35:27  13752s]   maximum (X+Y) =         0.00 um
[09/08 19:35:27  13752s]   mean    (X+Y) =         0.00 um
[09/08 19:35:27  13752s] Summary Report:
[09/08 19:35:27  13752s] Instances move: 0 (out of 44294 movable)
[09/08 19:35:27  13752s] Instances flipped: 0
[09/08 19:35:27  13752s] Mean displacement: 0.00 um
[09/08 19:35:27  13752s] Max displacement: 0.00 um 
[09/08 19:35:27  13752s] Total instances moved : 0
[09/08 19:35:27  13752s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.855, REAL:1.210, MEM:3844.5M
[09/08 19:35:27  13752s] Total net bbox length = 1.836e+06 (9.164e+05 9.195e+05) (ext = 3.889e+04)
[09/08 19:35:27  13752s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3844.5MB
[09/08 19:35:27  13752s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=3844.5MB) @(3:49:11 - 3:49:13).
[09/08 19:35:27  13752s] *** Finished refinePlace (3:49:13 mem=3844.5M) ***
[09/08 19:35:27  13752s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.11
[09/08 19:35:27  13752s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.006, REAL:1.363, MEM:3844.5M
[09/08 19:35:27  13752s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.388, REAL:1.540, MEM:3844.5M
[09/08 19:35:27  13752s] End: GigaOpt Optimization in TNS mode
[09/08 19:35:27  13753s]   Timing Snapshot: (REF)
[09/08 19:35:27  13753s]      Weighted WNS: -0.307
[09/08 19:35:27  13753s]       All  PG WNS: -3.500
[09/08 19:35:27  13753s]       High PG WNS: -0.566
[09/08 19:35:27  13753s]       All  PG TNS: -127.438
[09/08 19:35:27  13753s]       High PG TNS: -59.748
[09/08 19:35:27  13753s]    Category Slack: { [L, -3.500] [H, 0.012] [H, 0.136] [H, -0.566] }
[09/08 19:35:27  13753s] 
[09/08 19:35:27  13753s] Running postRoute recovery in preEcoRoute mode
[09/08 19:35:27  13753s] **optDesign ... cpu = 0:03:13, real = 0:01:27, mem = 2669.4M, totSessionCpu=3:49:13 **
[09/08 19:35:28  13754s]   DRV Snapshot: (TGT)
[09/08 19:35:28  13754s]          Tran DRV: 0 (41)
[09/08 19:35:28  13754s]           Cap DRV: 128 (167)
[09/08 19:35:28  13754s]        Fanout DRV: 3 (182)
[09/08 19:35:28  13754s]            Glitch: 0 (0)
[09/08 19:35:28  13754s] Checking DRV degradation...
[09/08 19:35:28  13754s] 
[09/08 19:35:28  13754s] Recovery Manager:
[09/08 19:35:28  13754s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 19:35:28  13754s]      Cap DRV degradation : 0 (128 -> 128, Margin 10) - Skip
[09/08 19:35:28  13754s]   Fanout DRV degradation : 0 (3 -> 3, Margin 10) - Skip
[09/08 19:35:28  13754s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 19:35:28  13754s] 
[09/08 19:35:28  13754s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 19:35:28  13754s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3469.00M, totSessionCpu=3:49:14).
[09/08 19:35:28  13754s] **optDesign ... cpu = 0:03:15, real = 0:01:28, mem = 2668.0M, totSessionCpu=3:49:14 **
[09/08 19:35:28  13754s] 
[09/08 19:35:28  13755s]   DRV Snapshot: (REF)
[09/08 19:35:28  13755s]          Tran DRV: 0 (41)
[09/08 19:35:28  13755s]           Cap DRV: 128 (167)
[09/08 19:35:28  13755s]        Fanout DRV: 3 (182)
[09/08 19:35:28  13755s]            Glitch: 0 (0)
[09/08 19:35:28  13755s] Skipping post route harden opt
[09/08 19:35:28  13755s] ### Creating LA Mngr. totSessionCpu=3:49:16 mem=3469.0M
[09/08 19:35:28  13755s] ### Creating LA Mngr, finished. totSessionCpu=3:49:16 mem=3469.0M
[09/08 19:35:28  13756s] Default Rule : ""
[09/08 19:35:28  13756s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 19:35:29  13756s] Worst Slack : -0.566 ns
[09/08 19:35:29  13756s] 
[09/08 19:35:29  13756s] Start Layer Assignment ...
[09/08 19:35:29  13756s] WNS(-0.566ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 19:35:29  13756s] 
[09/08 19:35:29  13756s] Select 658 cadidates out of 51355.
[09/08 19:35:30  13757s] Total Assign Layers on 0 Nets (cpu 0:00:02.1).
[09/08 19:35:30  13757s] GigaOpt: setting up router preferences
[09/08 19:35:30  13758s] GigaOpt: 5 nets assigned router directives
[09/08 19:35:30  13758s] 
[09/08 19:35:30  13758s] Start Assign Priority Nets ...
[09/08 19:35:30  13758s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 19:35:31  13758s] Existing Priority Nets 0 (0.0%)
[09/08 19:35:31  13758s] Total Assign Priority Nets 1529 (3.0%)
[09/08 19:35:31  13758s] ### Creating LA Mngr. totSessionCpu=3:49:18 mem=3513.1M
[09/08 19:35:31  13758s] ### Creating LA Mngr, finished. totSessionCpu=3:49:18 mem=3513.1M
[09/08 19:35:31  13758s] Default Rule : ""
[09/08 19:35:31  13758s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 19:35:31  13758s] Worst Slack : -3.500 ns
[09/08 19:35:31  13758s] 
[09/08 19:35:31  13758s] Start Layer Assignment ...
[09/08 19:35:31  13758s] WNS(-3.500ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 19:35:31  13758s] 
[09/08 19:35:31  13758s] Select 775 cadidates out of 51355.
[09/08 19:35:33  13760s] Total Assign Layers on 2 Nets (cpu 0:00:02.4).
[09/08 19:35:33  13760s] GigaOpt: setting up router preferences
[09/08 19:35:33  13760s] GigaOpt: 1 nets assigned router directives
[09/08 19:35:33  13760s] 
[09/08 19:35:33  13760s] Start Assign Priority Nets ...
[09/08 19:35:33  13760s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 19:35:33  13760s] Existing Priority Nets 0 (0.0%)
[09/08 19:35:33  13760s] Total Assign Priority Nets 1529 (3.0%)
[09/08 19:35:33  13760s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3550.6M
[09/08 19:35:33  13760s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.063, REAL:0.063, MEM:3550.6M
[09/08 19:35:34  13762s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.500  | -0.566  |  1.670  | -3.500  |   N/A   |  6.811  |  0.012  |  0.136  |
|           TNS (ns):|-127.438 | -59.748 |  0.000  | -67.690 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   446   |   411   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.108%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:23, real = 0:01:34, mem = 2600.8M, totSessionCpu=3:49:23 **
[09/08 19:35:34  13762s] -routeWithEco false                       # bool, default=false
[09/08 19:35:34  13762s] -routeWithEco true                        # bool, default=false, user setting
[09/08 19:35:34  13762s] -routeSelectedNetOnly false               # bool, default=false
[09/08 19:35:34  13762s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 19:35:34  13762s] -routeWithTimingDriven false              # bool, default=false
[09/08 19:35:34  13762s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 19:35:34  13762s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/08 19:35:34  13762s] Existing Dirty Nets : 56
[09/08 19:35:34  13762s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/08 19:35:34  13762s] Reset Dirty Nets : 56
[09/08 19:35:34  13762s] 
[09/08 19:35:34  13762s] globalDetailRoute
[09/08 19:35:34  13762s] 
[09/08 19:35:34  13762s] ### Time Record (globalDetailRoute) is installed.
[09/08 19:35:34  13762s] #Start globalDetailRoute on Mon Sep  8 19:35:34 2025
[09/08 19:35:34  13762s] #
[09/08 19:35:34  13762s] ### Time Record (Pre Callback) is installed.
[09/08 19:35:34  13762s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3483.559M)
[09/08 19:35:34  13762s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 3483.559M)
[09/08 19:35:34  13762s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 90263 access done (mem: 3483.559M)
[09/08 19:35:34  13763s] ### Time Record (Pre Callback) is uninstalled.
[09/08 19:35:34  13763s] ### Time Record (DB Import) is installed.
[09/08 19:35:34  13763s] ### Time Record (Timing Data Generation) is installed.
[09/08 19:35:34  13763s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:35:35  13763s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 19:35:35  13763s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:35:35  13763s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 19:35:35  13763s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:35:35  13763s] ### Net info: total nets: 51355
[09/08 19:35:35  13763s] ### Net info: dirty nets: 0
[09/08 19:35:35  13763s] ### Net info: marked as disconnected nets: 0
[09/08 19:35:35  13765s] #num needed restored net=48
[09/08 19:35:35  13765s] #need_extraction net=48 (total=51355)
[09/08 19:35:35  13765s] ### Net info: fully routed nets: 45116
[09/08 19:35:35  13765s] ### Net info: trivial (< 2 pins) nets: 6235
[09/08 19:35:35  13765s] ### Net info: unrouted nets: 4
[09/08 19:35:35  13765s] ### Net info: re-extraction nets: 0
[09/08 19:35:35  13765s] ### Net info: ignored nets: 0
[09/08 19:35:35  13765s] ### Net info: skip routing nets: 48
[09/08 19:35:35  13765s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:35:35  13765s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:35:35  13765s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:35:35  13765s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:35:35  13765s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:35:35  13765s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:35:35  13765s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 19:35:35  13765s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:35:35  13765s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 19:35:36  13766s] #Processed 133 dirty instances, 78 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/08 19:35:36  13766s] #(82 insts marked dirty, reset pre-exisiting dirty flag on 84 insts, 166 nets marked need extraction)
[09/08 19:35:36  13766s] ### import design signature (558): route=1239139372 flt_obj=0 vio=1665737198 swire=282492057 shield_wire=1 net_attr=1687378207 dirty_area=2131608104, del_dirty_area=0 cell=1297058440 placement=1328925396 pin_access=1341894652
[09/08 19:35:36  13766s] ### Time Record (DB Import) is uninstalled.
[09/08 19:35:36  13766s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 19:35:36  13766s] #RTESIG:78da85d14d4f0321100660cffe8a09ed614d6c9de1633fae265ed534ea955061b5710503
[09/08 19:35:36  13766s] #       eca1ff5e52e3ad5b3891cc9361e665b57e7bd801e3b825dcfc204a4df0b8e3e54262835c
[09/08 19:35:36  13766s] #       c83b8eba945eefd9f56afdf4fc42bc07dae2e940334ec1e45b98938b905cce07ff71f3e7
[09/08 19:35:36  13766s] #       d4a080993907064dcab114ceb2b6b4fb67d9456fe2f1ac23a1148c664a0e9a7d08d302ea
[09/08 19:35:36  13766s] #       b08e241775a40881a5af2309d4a3d5e95d7f5aaded2158a7f9e59548a9ae245a4383280f
[09/08 19:35:36  13766s] #       64e3ad89b658e7e7ef252981f9e05d457590e37c71a9b6e555d321d54d8b7553e661a798
[09/08 19:35:36  13766s] #       2b41f452559bf54ad6bfac576dbdd140c01607bafa05d546ecf5
[09/08 19:35:36  13766s] #
[09/08 19:35:36  13766s] #Skip comparing routing design signature in db-snapshot flow
[09/08 19:35:36  13766s] ### Time Record (Data Preparation) is installed.
[09/08 19:35:36  13766s] #RTESIG:78da8dd14d4f0321100660cffe8a09eda126b6cef0b11f5713af6a1af54a50586d5cc100
[09/08 19:35:36  13766s] #       7be8bf97acf1d62d72229927c33bc36afd72b707c67147b8fd46949ae07ecfcb85c416b9
[09/08 19:35:36  13766s] #       90371c75293ddfb2cbd5fae1f1897807b4c3f9c0661883c9d730251721b99c0ffefdead7
[09/08 19:35:36  13766s] #       a95e0133530e0c3629c75238c99ad2ee8f6517bd89c7938e845230983139d8bc86302ea0
[09/08 19:35:36  13766s] #       16eb487251478a1058fa3c92403d589ddef487d5da1e82759a9f1f89946acb466ba817e5
[09/08 19:35:36  13766s] #       816cbc35d116ebfcf4b52425301fbcaba816729cce0e352f7b1ebd12ae6978b5598b5437
[09/08 19:35:36  13766s] #       0dd64d09feaf509d54d5669d92f5bfed54536fd413b0c540173fd1b8f9aa
[09/08 19:35:36  13766s] #
[09/08 19:35:36  13766s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:35:36  13766s] #Using multithreading with 8 threads.
[09/08 19:35:36  13766s] ### Time Record (Data Preparation) is installed.
[09/08 19:35:36  13766s] #Start routing data preparation on Mon Sep  8 19:35:36 2025
[09/08 19:35:36  13766s] #
[09/08 19:35:36  13766s] #Minimum voltage of a net in the design = 0.000.
[09/08 19:35:36  13766s] #Maximum voltage of a net in the design = 1.320.
[09/08 19:35:36  13766s] #Voltage range [0.000 - 1.320] has 51353 nets.
[09/08 19:35:36  13766s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 19:35:36  13766s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 19:35:36  13767s] ### Time Record (Cell Pin Access) is installed.
[09/08 19:35:36  13767s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 19:35:37  13768s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 19:35:37  13768s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 19:35:37  13768s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 19:35:37  13768s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 19:35:37  13768s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 19:35:37  13768s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 19:35:37  13768s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 19:35:37  13768s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 19:35:37  13768s] #Monitoring time of adding inner blkg by smac
[09/08 19:35:37  13768s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2544.82 (MB), peak = 4324.43 (MB)
[09/08 19:35:38  13769s] #Regenerating Ggrids automatically.
[09/08 19:35:38  13769s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/08 19:35:38  13769s] #Using automatically generated G-grids.
[09/08 19:35:39  13769s] #Done routing data preparation.
[09/08 19:35:39  13769s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2743.00 (MB), peak = 4324.43 (MB)
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1308.2650 1139.9000 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN5252_FE_OFN2369_2981. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1158.7350 799.4700 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_65_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1436.6600 845.0650 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN5304_FE_OFN2373_3003. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1407.8300 799.5800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN11802_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1007.0850 916.8450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN9529_FE_OFN1703_1903. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1409.7650 799.4450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN7660_FE_OFN1187_1021. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1406.8750 799.4450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN7660_FE_OFN1187_1021. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1094.3250 879.2200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/_0752_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1142.9050 970.0450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN4748_0562. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 859.8550 1071.8900 ) on Metal1 for NET i_croc_soc/i_croc/FE_PSBN3738_core_instr_obi_req_68. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1126.7600 992.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/_1026_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1433.7200 844.9400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN12094_FE_OCPN5326_FE_OFN4633_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1098.5400 886.7550 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN6329_FE_OFN605_0369. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 844.4550 920.5650 ) on Metal1 for NET i_croc_soc/i_croc/FE_RN_80. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 856.9350 916.9950 ) on Metal1 for NET i_croc_soc/i_croc/FE_RN_80. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 376.5150 1105.9050 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN9345_0535. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1349.2050 776.9000 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN12050_FE_RN_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 895.2050 984.9350 ) on Metal1 for NET i_croc_soc/i_croc/core_data_obi_req_64_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 456.9950 1075.6650 ) on Metal1 for NET i_croc_soc/i_croc/i_timer/FE_OFN18565_FE_OCPN6874_FE_OFN2924_0535. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 708.9950 1211.8850 ) on Metal1 for NET i_croc_soc/i_croc/i_uart/FE_OFN11863_02870. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:35:39  13769s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[09/08 19:35:39  13769s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:35:39  13770s] #
[09/08 19:35:39  13770s] #Connectivity extraction summary:
[09/08 19:35:39  13770s] #160 routed nets are extracted.
[09/08 19:35:39  13770s] #    140 (0.27%) extracted nets are partially routed.
[09/08 19:35:39  13770s] #44956 routed net(s) are imported.
[09/08 19:35:39  13770s] #4 (0.01%) nets are without wires.
[09/08 19:35:39  13770s] #6235 nets are fixed|skipped|trivial (not extracted).
[09/08 19:35:39  13770s] #Total number of nets = 51355.
[09/08 19:35:39  13770s] #
[09/08 19:35:39  13770s] #Start instance access analysis using 8 threads...
[09/08 19:35:39  13770s] ### Time Record (Instance Pin Access) is installed.
[09/08 19:35:40  13770s] #0 instance pins are hard to access
[09/08 19:35:40  13770s] #Instance access analysis statistics:
[09/08 19:35:40  13770s] #Cpu time = 00:00:01
[09/08 19:35:40  13770s] #Elapsed time = 00:00:01
[09/08 19:35:40  13770s] #Increased memory = 4.33 (MB)
[09/08 19:35:40  13770s] #Total memory = 2747.55 (MB)
[09/08 19:35:40  13770s] #Peak memory = 4324.43 (MB)
[09/08 19:35:40  13770s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 19:35:40  13771s] #Found 0 nets for post-route si or timing fixing.
[09/08 19:35:40  13771s] #
[09/08 19:35:40  13771s] #Finished routing data preparation on Mon Sep  8 19:35:40 2025
[09/08 19:35:40  13771s] #
[09/08 19:35:40  13771s] #Cpu time = 00:00:05
[09/08 19:35:40  13771s] #Elapsed time = 00:00:04
[09/08 19:35:40  13771s] #Increased memory = 209.59 (MB)
[09/08 19:35:40  13771s] #Total memory = 2747.55 (MB)
[09/08 19:35:40  13771s] #Peak memory = 4324.43 (MB)
[09/08 19:35:40  13771s] #
[09/08 19:35:40  13771s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:35:40  13771s] ### Time Record (Global Routing) is installed.
[09/08 19:35:40  13771s] #
[09/08 19:35:40  13771s] #Start global routing on Mon Sep  8 19:35:40 2025
[09/08 19:35:40  13771s] #
[09/08 19:35:40  13771s] #
[09/08 19:35:40  13771s] #Start global routing initialization on Mon Sep  8 19:35:40 2025
[09/08 19:35:40  13771s] #
[09/08 19:35:40  13771s] #Number of eco nets is 142
[09/08 19:35:40  13771s] #
[09/08 19:35:40  13771s] #Start global routing data preparation on Mon Sep  8 19:35:40 2025
[09/08 19:35:40  13771s] #
[09/08 19:35:40  13771s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  8 19:35:40 2025 with memory = 2747.77 (MB), peak = 4324.43 (MB)
[09/08 19:35:40  13771s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:40  13771s] #Start routing resource analysis on Mon Sep  8 19:35:40 2025
[09/08 19:35:40  13771s] #
[09/08 19:35:40  13771s] ### init_is_bin_blocked starts on Mon Sep  8 19:35:40 2025 with memory = 2747.77 (MB), peak = 4324.43 (MB)
[09/08 19:35:40  13771s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:35:40  13771s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  8 19:35:40 2025 with memory = 2751.73 (MB), peak = 4324.43 (MB)
[09/08 19:35:40  13773s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:2.7 GB, peak:4.2 GB --6.76 [8]--
[09/08 19:35:40  13773s] ### adjust_flow_cap starts on Mon Sep  8 19:35:40 2025 with memory = 2758.57 (MB), peak = 4324.43 (MB)
[09/08 19:35:40  13773s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.95 [8]--
[09/08 19:35:40  13773s] ### adjust_partial_route_blockage starts on Mon Sep  8 19:35:40 2025 with memory = 2759.16 (MB), peak = 4324.43 (MB)
[09/08 19:35:40  13773s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.21 [8]--
[09/08 19:35:40  13773s] ### set_via_blocked starts on Mon Sep  8 19:35:40 2025 with memory = 2759.16 (MB), peak = 4324.43 (MB)
[09/08 19:35:40  13773s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --2.10 [8]--
[09/08 19:35:40  13773s] ### copy_flow starts on Mon Sep  8 19:35:40 2025 with memory = 2759.62 (MB), peak = 4324.43 (MB)
[09/08 19:35:40  13773s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --2.59 [8]--
[09/08 19:35:40  13773s] #Routing resource analysis is done on Mon Sep  8 19:35:40 2025
[09/08 19:35:40  13773s] #
[09/08 19:35:40  13773s] ### report_flow_cap starts on Mon Sep  8 19:35:40 2025 with memory = 2754.50 (MB), peak = 4324.43 (MB)
[09/08 19:35:40  13773s] #  Resource Analysis:
[09/08 19:35:40  13773s] #
[09/08 19:35:40  13773s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/08 19:35:40  13773s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/08 19:35:40  13773s] #  --------------------------------------------------------------
[09/08 19:35:40  13773s] #  Metal1         V        2515        1318       65536    64.99%
[09/08 19:35:40  13773s] #  Metal2         H        2873        1508       65536    33.29%
[09/08 19:35:40  13773s] #  Metal3         V        2513        1320       65536    32.91%
[09/08 19:35:40  13773s] #  Metal4         H        3122        1259       65536    32.99%
[09/08 19:35:40  13773s] #  Metal5         V        2732        1101       65536    27.42%
[09/08 19:35:40  13773s] #  --------------------------------------------------------------
[09/08 19:35:40  13773s] #  Total                  13755      32.14%      327680    38.32%
[09/08 19:35:40  13773s] #
[09/08 19:35:40  13773s] #  423 nets (0.82%) with 1 preferred extra spacing.
[09/08 19:35:40  13773s] #
[09/08 19:35:40  13773s] #
[09/08 19:35:40  13773s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.08 [8]--
[09/08 19:35:40  13773s] ### analyze_m2_tracks starts on Mon Sep  8 19:35:40 2025 with memory = 2754.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:40  13773s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.98 [8]--
[09/08 19:35:40  13773s] ### report_initial_resource starts on Mon Sep  8 19:35:40 2025 with memory = 2754.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:40  13773s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:35:40  13773s] ### mark_pg_pins_accessibility starts on Mon Sep  8 19:35:40 2025 with memory = 2754.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:40  13773s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:40  13773s] ### set_net_region starts on Mon Sep  8 19:35:40 2025 with memory = 2754.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13773s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:41  13773s] #
[09/08 19:35:41  13773s] #Global routing data preparation is done on Mon Sep  8 19:35:41 2025
[09/08 19:35:41  13773s] #
[09/08 19:35:41  13773s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2754.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13773s] #
[09/08 19:35:41  13773s] ### prepare_level starts on Mon Sep  8 19:35:41 2025 with memory = 2754.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13773s] ### init level 1 starts on Mon Sep  8 19:35:41 2025 with memory = 2754.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13773s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:41  13773s] ### Level 1 hgrid = 256 X 256
[09/08 19:35:41  13773s] ### init level 2 starts on Mon Sep  8 19:35:41 2025 with memory = 2754.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13773s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.96 [8]--
[09/08 19:35:41  13773s] ### Level 2 hgrid = 64 X 64
[09/08 19:35:41  13773s] ### prepare_level_flow starts on Mon Sep  8 19:35:41 2025 with memory = 2754.95 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13773s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:35:41  13773s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.46 [8]--
[09/08 19:35:41  13773s] #
[09/08 19:35:41  13773s] #Global routing initialization is done on Mon Sep  8 19:35:41 2025
[09/08 19:35:41  13773s] #
[09/08 19:35:41  13773s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2754.95 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13773s] #
[09/08 19:35:41  13774s] #start global routing iteration 1...
[09/08 19:35:41  13774s] ### init_flow_edge starts on Mon Sep  8 19:35:41 2025 with memory = 2754.95 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13774s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.62 [8]--
[09/08 19:35:41  13774s] ### Uniform Hboxes (7x7)
[09/08 19:35:41  13774s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 19:35:41  13774s] ### measure_qor starts on Mon Sep  8 19:35:41 2025 with memory = 2758.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13774s] ### measure_congestion starts on Mon Sep  8 19:35:41 2025 with memory = 2758.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13774s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:41  13774s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --5.38 [8]--
[09/08 19:35:41  13774s] ### Uniform Hboxes (7x7)
[09/08 19:35:41  13774s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 19:35:41  13774s] ### measure_qor starts on Mon Sep  8 19:35:41 2025 with memory = 2758.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13774s] ### measure_congestion starts on Mon Sep  8 19:35:41 2025 with memory = 2758.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13774s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:41  13775s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --4.90 [8]--
[09/08 19:35:41  13775s] ### Uniform Hboxes (7x7)
[09/08 19:35:41  13775s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 19:35:41  13775s] ### measure_qor starts on Mon Sep  8 19:35:41 2025 with memory = 2758.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13775s] ### measure_congestion starts on Mon Sep  8 19:35:41 2025 with memory = 2758.29 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13775s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:41  13775s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --6.35 [8]--
[09/08 19:35:41  13775s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2757.02 (MB), peak = 4324.43 (MB)
[09/08 19:35:41  13775s] #
[09/08 19:35:41  13775s] #start global routing iteration 2...
[09/08 19:35:42  13775s] ### init_flow_edge starts on Mon Sep  8 19:35:42 2025 with memory = 2757.02 (MB), peak = 4324.43 (MB)
[09/08 19:35:42  13775s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --2.25 [8]--
[09/08 19:35:42  13775s] ### routing at level 2 (topmost level) iter 0
[09/08 19:35:42  13775s] ### measure_qor starts on Mon Sep  8 19:35:42 2025 with memory = 2757.17 (MB), peak = 4324.43 (MB)
[09/08 19:35:42  13775s] ### measure_congestion starts on Mon Sep  8 19:35:42 2025 with memory = 2757.17 (MB), peak = 4324.43 (MB)
[09/08 19:35:42  13775s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:35:42  13775s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --6.99 [8]--
[09/08 19:35:42  13775s] ### routing at level 2 (topmost level) iter 1
[09/08 19:35:42  13775s] ### measure_qor starts on Mon Sep  8 19:35:42 2025 with memory = 2757.17 (MB), peak = 4324.43 (MB)
[09/08 19:35:42  13775s] ### measure_congestion starts on Mon Sep  8 19:35:42 2025 with memory = 2757.17 (MB), peak = 4324.43 (MB)
[09/08 19:35:42  13775s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:35:42  13776s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --7.07 [8]--
[09/08 19:35:42  13776s] ### routing at level 2 (topmost level) iter 2
[09/08 19:35:42  13776s] ### measure_qor starts on Mon Sep  8 19:35:42 2025 with memory = 2757.17 (MB), peak = 4324.43 (MB)
[09/08 19:35:42  13776s] ### measure_congestion starts on Mon Sep  8 19:35:42 2025 with memory = 2757.17 (MB), peak = 4324.43 (MB)
[09/08 19:35:42  13776s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:35:42  13776s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --6.96 [8]--
[09/08 19:35:42  13776s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2756.93 (MB), peak = 4324.43 (MB)
[09/08 19:35:42  13776s] #
[09/08 19:35:42  13776s] #start global routing iteration 3...
[09/08 19:35:42  13776s] ### Uniform Hboxes (7x7)
[09/08 19:35:42  13776s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 19:35:42  13777s] ### measure_qor starts on Mon Sep  8 19:35:42 2025 with memory = 2771.43 (MB), peak = 4324.43 (MB)
[09/08 19:35:42  13777s] ### measure_congestion starts on Mon Sep  8 19:35:42 2025 with memory = 2771.43 (MB), peak = 4324.43 (MB)
[09/08 19:35:42  13777s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:42  13777s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --6.15 [8]--
[09/08 19:35:42  13777s] ### measure_congestion starts on Mon Sep  8 19:35:42 2025 with memory = 2771.43 (MB), peak = 4324.43 (MB)
[09/08 19:35:42  13777s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:42  13777s] ### Uniform Hboxes (7x7)
[09/08 19:35:42  13777s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 19:35:43  13777s] ### measure_qor starts on Mon Sep  8 19:35:43 2025 with memory = 2771.65 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] ### measure_congestion starts on Mon Sep  8 19:35:43 2025 with memory = 2771.65 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:43  13777s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --6.25 [8]--
[09/08 19:35:43  13777s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2765.77 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] #
[09/08 19:35:43  13777s] ### route_end starts on Mon Sep  8 19:35:43 2025 with memory = 2765.77 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] #
[09/08 19:35:43  13777s] #Total number of trivial nets (e.g. < 2 pins) = 6235 (skipped).
[09/08 19:35:43  13777s] #Total number of routable nets = 45120.
[09/08 19:35:43  13777s] #Total number of nets in the design = 51355.
[09/08 19:35:43  13777s] #
[09/08 19:35:43  13777s] #144 routable nets have only global wires.
[09/08 19:35:43  13777s] #44976 routable nets have only detail routed wires.
[09/08 19:35:43  13777s] #17 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 19:35:43  13777s] #789 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 19:35:43  13777s] #
[09/08 19:35:43  13777s] #Routed nets constraints summary:
[09/08 19:35:43  13777s] #----------------------------------------------------------------------------
[09/08 19:35:43  13777s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/08 19:35:43  13777s] #----------------------------------------------------------------------------
[09/08 19:35:43  13777s] #      Default                 13            0              0             127  
[09/08 19:35:43  13777s] #     ndr_3w3s                  0            4              4               0  
[09/08 19:35:43  13777s] #     ndr_2w2s                  0            0              0               0  
[09/08 19:35:43  13777s] #----------------------------------------------------------------------------
[09/08 19:35:43  13777s] #        Total                 13            4              4             127  
[09/08 19:35:43  13777s] #----------------------------------------------------------------------------
[09/08 19:35:43  13777s] #
[09/08 19:35:43  13777s] #Routing constraints summary of the whole design:
[09/08 19:35:43  13777s] #----------------------------------------------------------------------------------------------
[09/08 19:35:43  13777s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
[09/08 19:35:43  13777s] #----------------------------------------------------------------------------------------------
[09/08 19:35:43  13777s] #      Default                423            2                 2              0           44314  
[09/08 19:35:43  13777s] #     ndr_3w3s                  0          198                 0            198               0  
[09/08 19:35:43  13777s] #     ndr_2w2s                  0          183                 0            183               0  
[09/08 19:35:43  13777s] #----------------------------------------------------------------------------------------------
[09/08 19:35:43  13777s] #        Total                423          383                 2            381           44314  
[09/08 19:35:43  13777s] #----------------------------------------------------------------------------------------------
[09/08 19:35:43  13777s] #
[09/08 19:35:43  13777s] ### cal_base_flow starts on Mon Sep  8 19:35:43 2025 with memory = 2765.77 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] ### init_flow_edge starts on Mon Sep  8 19:35:43 2025 with memory = 2765.77 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.79 [8]--
[09/08 19:35:43  13777s] ### cal_flow starts on Mon Sep  8 19:35:43 2025 with memory = 2766.14 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:43  13777s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.22 [8]--
[09/08 19:35:43  13777s] ### report_overcon starts on Mon Sep  8 19:35:43 2025 with memory = 2766.14 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] #
[09/08 19:35:43  13777s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/08 19:35:43  13777s] #
[09/08 19:35:43  13777s] #                 OverCon       OverCon          
[09/08 19:35:43  13777s] #                  #Gcell        #Gcell    %Gcell
[09/08 19:35:43  13777s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[09/08 19:35:43  13777s] #  ------------------------------------------------------------
[09/08 19:35:43  13777s] #  Metal2       10(0.02%)      6(0.01%)   (0.04%)     0.43  
[09/08 19:35:43  13777s] #  Metal3        0(0.00%)      1(0.00%)   (0.00%)     0.45  
[09/08 19:35:43  13777s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.28  
[09/08 19:35:43  13777s] #  Metal5        0(0.00%)      0(0.00%)   (0.00%)     0.13  
[09/08 19:35:43  13777s] #  ------------------------------------------------------------
[09/08 19:35:43  13777s] #     Total     10(0.01%)      7(0.00%)   (0.01%)
[09/08 19:35:43  13777s] #
[09/08 19:35:43  13777s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[09/08 19:35:43  13777s] #  Overflow after GR: 0.01% H + 0.00% V
[09/08 19:35:43  13777s] #
[09/08 19:35:43  13777s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:43  13777s] ### cal_base_flow starts on Mon Sep  8 19:35:43 2025 with memory = 2766.14 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] ### init_flow_edge starts on Mon Sep  8 19:35:43 2025 with memory = 2766.14 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.77 [8]--
[09/08 19:35:43  13777s] ### cal_flow starts on Mon Sep  8 19:35:43 2025 with memory = 2766.12 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:43  13777s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.18 [8]--
[09/08 19:35:43  13777s] ### export_cong_map starts on Mon Sep  8 19:35:43 2025 with memory = 2766.12 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] ### PDZT_Export::export_cong_map starts on Mon Sep  8 19:35:43 2025 with memory = 2767.12 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.01 [8]--
[09/08 19:35:43  13777s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --2.30 [8]--
[09/08 19:35:43  13777s] ### import_cong_map starts on Mon Sep  8 19:35:43 2025 with memory = 2767.12 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:43  13777s] ### update starts on Mon Sep  8 19:35:43 2025 with memory = 2767.12 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13777s] #Complete Global Routing.
[09/08 19:35:43  13778s] #Total number of nets with non-default rule or having extra spacing = 804
[09/08 19:35:43  13778s] #Total wire length = 2344465 um.
[09/08 19:35:43  13778s] #Total half perimeter of net bounding box = 1940125 um.
[09/08 19:35:43  13778s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:35:43  13778s] #Total wire length on LAYER Metal2 = 652922 um.
[09/08 19:35:43  13778s] #Total wire length on LAYER Metal3 = 934941 um.
[09/08 19:35:43  13778s] #Total wire length on LAYER Metal4 = 756586 um.
[09/08 19:35:43  13778s] #Total wire length on LAYER Metal5 = 14 um.
[09/08 19:35:43  13778s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:35:43  13778s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:35:43  13778s] #Total number of vias = 289011
[09/08 19:35:43  13778s] #Up-Via Summary (total 289011):
[09/08 19:35:43  13778s] #           
[09/08 19:35:43  13778s] #-----------------------
[09/08 19:35:43  13778s] # Metal1         141745
[09/08 19:35:43  13778s] # Metal2         105950
[09/08 19:35:43  13778s] # Metal3          41312
[09/08 19:35:43  13778s] # Metal4              4
[09/08 19:35:43  13778s] #-----------------------
[09/08 19:35:43  13778s] #                289011 
[09/08 19:35:43  13778s] #
[09/08 19:35:43  13778s] #Total number of involved priority nets 4
[09/08 19:35:43  13778s] #Maximum src to sink distance for priority net 40.3
[09/08 19:35:43  13778s] #Average of max src_to_sink distance for priority net 23.7
[09/08 19:35:43  13778s] #Average of ave src_to_sink distance for priority net 23.7
[09/08 19:35:43  13778s] ### update cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --3.33 [8]--
[09/08 19:35:43  13778s] ### report_overcon starts on Mon Sep  8 19:35:43 2025 with memory = 2770.84 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13778s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:35:43  13778s] ### report_overcon starts on Mon Sep  8 19:35:43 2025 with memory = 2770.84 (MB), peak = 4324.43 (MB)
[09/08 19:35:43  13778s] #Max overcon = 3 tracks.
[09/08 19:35:43  13778s] #Total overcon = 0.01%.
[09/08 19:35:43  13778s] #Worst layer Gcell overcon rate = 0.00%.
[09/08 19:35:43  13778s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:35:43  13778s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.7 GB, peak:4.2 GB --1.42 [8]--
[09/08 19:35:43  13778s] ### global_route design signature (561): route=274389157 net_attr=1985581696
[09/08 19:35:43  13778s] #
[09/08 19:35:43  13778s] #Global routing statistics:
[09/08 19:35:43  13778s] #Cpu time = 00:00:08
[09/08 19:35:43  13778s] #Elapsed time = 00:00:03
[09/08 19:35:43  13778s] #Increased memory = 18.25 (MB)
[09/08 19:35:43  13778s] #Total memory = 2765.80 (MB)
[09/08 19:35:43  13778s] #Peak memory = 4324.43 (MB)
[09/08 19:35:43  13778s] #
[09/08 19:35:43  13778s] #Finished global routing on Mon Sep  8 19:35:43 2025
[09/08 19:35:43  13778s] #
[09/08 19:35:43  13778s] #
[09/08 19:35:43  13778s] ### Time Record (Global Routing) is uninstalled.
[09/08 19:35:43  13778s] ### Time Record (Data Preparation) is installed.
[09/08 19:35:43  13779s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:35:44  13779s] ### track-assign external-init starts on Mon Sep  8 19:35:44 2025 with memory = 2759.06 (MB), peak = 4324.43 (MB)
[09/08 19:35:44  13779s] ### Time Record (Track Assignment) is installed.
[09/08 19:35:44  13780s] ### Time Record (Track Assignment) is uninstalled.
[09/08 19:35:44  13780s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.38 [8]--
[09/08 19:35:44  13780s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2759.06 (MB), peak = 4324.43 (MB)
[09/08 19:35:44  13780s] ### track-assign engine-init starts on Mon Sep  8 19:35:44 2025 with memory = 2759.06 (MB), peak = 4324.43 (MB)
[09/08 19:35:44  13780s] ### Time Record (Track Assignment) is installed.
[09/08 19:35:44  13780s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.13 [8]--
[09/08 19:35:44  13780s] ### track-assign core-engine starts on Mon Sep  8 19:35:44 2025 with memory = 2759.06 (MB), peak = 4324.43 (MB)
[09/08 19:35:44  13780s] #Start Track Assignment.
[09/08 19:35:46  13782s] #Done with 36 horizontal wires in 8 hboxes and 20 vertical wires in 8 hboxes.
[09/08 19:35:47  13784s] #Done with 10 horizontal wires in 8 hboxes and 1 vertical wires in 8 hboxes.
[09/08 19:35:48  13785s] #Complete Track Assignment.
[09/08 19:35:48  13785s] #Total number of nets with non-default rule or having extra spacing = 804
[09/08 19:35:48  13785s] #Total wire length = 2344765 um.
[09/08 19:35:48  13785s] #Total half perimeter of net bounding box = 1940125 um.
[09/08 19:35:48  13785s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:35:48  13785s] #Total wire length on LAYER Metal2 = 653174 um.
[09/08 19:35:48  13785s] #Total wire length on LAYER Metal3 = 934971 um.
[09/08 19:35:48  13785s] #Total wire length on LAYER Metal4 = 756607 um.
[09/08 19:35:48  13785s] #Total wire length on LAYER Metal5 = 13 um.
[09/08 19:35:48  13785s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:35:48  13785s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:35:48  13785s] #Total number of vias = 289011
[09/08 19:35:48  13785s] #Up-Via Summary (total 289011):
[09/08 19:35:48  13785s] #           
[09/08 19:35:48  13785s] #-----------------------
[09/08 19:35:48  13785s] # Metal1         141745
[09/08 19:35:48  13785s] # Metal2         105950
[09/08 19:35:48  13785s] # Metal3          41312
[09/08 19:35:48  13785s] # Metal4              4
[09/08 19:35:48  13785s] #-----------------------
[09/08 19:35:48  13785s] #                289011 
[09/08 19:35:48  13785s] #
[09/08 19:35:48  13785s] ### track_assign design signature (564): route=305808277
[09/08 19:35:48  13785s] ### track-assign core-engine cpu:00:00:05, real:00:00:03, mem:2.9 GB, peak:4.2 GB --1.57 [8]--
[09/08 19:35:48  13785s] ### Time Record (Track Assignment) is uninstalled.
[09/08 19:35:48  13785s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2759.61 (MB), peak = 4324.43 (MB)
[09/08 19:35:48  13785s] #
[09/08 19:35:48  13785s] #number of short segments in preferred routing layers
[09/08 19:35:48  13785s] #	Metal3    Metal5    Total 
[09/08 19:35:48  13785s] #	1         1         2         
[09/08 19:35:48  13785s] #
[09/08 19:35:48  13786s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 19:35:48  13786s] #Cpu time = 00:00:20
[09/08 19:35:48  13786s] #Elapsed time = 00:00:13
[09/08 19:35:48  13786s] #Increased memory = 222.52 (MB)
[09/08 19:35:48  13786s] #Total memory = 2760.48 (MB)
[09/08 19:35:48  13786s] #Peak memory = 4324.43 (MB)
[09/08 19:35:48  13786s] #Using multithreading with 8 threads.
[09/08 19:35:49  13786s] ### Time Record (Detail Routing) is installed.
[09/08 19:35:49  13787s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 19:35:57  13795s] #
[09/08 19:35:57  13795s] #Start Detail Routing..
[09/08 19:35:57  13795s] #start initial detail routing ...
[09/08 19:35:57  13796s] ### Design has 0 dirty nets, 560 dirty-areas)
[09/08 19:35:59  13805s] # ECO: 0.9% of the total area was rechecked for DRC, and 2.3% required routing.
[09/08 19:35:59  13805s] #   number of violations = 229
[09/08 19:35:59  13805s] #
[09/08 19:35:59  13805s] #    By Layer and Type :
[09/08 19:35:59  13805s] #	         MetSpc    Short      Mar   Totals
[09/08 19:35:59  13805s] #	Metal1        2        0        0        2
[09/08 19:35:59  13805s] #	Metal2        5       96        1      102
[09/08 19:35:59  13805s] #	Metal3        1       96        0       97
[09/08 19:35:59  13805s] #	Metal4        1       27        0       28
[09/08 19:35:59  13805s] #	Totals        9      219        1      229
[09/08 19:35:59  13805s] #82 out of 52680 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/08 19:35:59  13805s] #0.0% of the total area is being checked for drcs
[09/08 19:35:59  13806s] #0.0% of the total area was checked
[09/08 19:35:59  13806s] #   number of violations = 229
[09/08 19:35:59  13806s] #
[09/08 19:35:59  13806s] #    By Layer and Type :
[09/08 19:35:59  13806s] #	         MetSpc    Short      Mar   Totals
[09/08 19:35:59  13806s] #	Metal1        2        0        0        2
[09/08 19:35:59  13806s] #	Metal2        5       96        1      102
[09/08 19:35:59  13806s] #	Metal3        1       96        0       97
[09/08 19:35:59  13806s] #	Metal4        1       27        0       28
[09/08 19:35:59  13806s] #	Totals        9      219        1      229
[09/08 19:35:59  13806s] #cpu time = 00:00:10, elapsed time = 00:00:02, memory = 2805.21 (MB), peak = 4324.43 (MB)
[09/08 19:35:59  13808s] #start 1st optimization iteration ...
[09/08 19:36:01  13812s] #   number of violations = 11
[09/08 19:36:01  13812s] #
[09/08 19:36:01  13812s] #    By Layer and Type :
[09/08 19:36:01  13812s] #	         MetSpc    Short      Mar   Totals
[09/08 19:36:01  13812s] #	Metal1        1        0        0        1
[09/08 19:36:01  13812s] #	Metal2        1        0        1        2
[09/08 19:36:01  13812s] #	Metal3        0        6        0        6
[09/08 19:36:01  13812s] #	Metal4        0        0        0        0
[09/08 19:36:01  13812s] #	Metal5        0        2        0        2
[09/08 19:36:01  13812s] #	Totals        2        8        1       11
[09/08 19:36:01  13812s] #    number of process antenna violations = 54
[09/08 19:36:01  13812s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2808.62 (MB), peak = 4324.43 (MB)
[09/08 19:36:01  13813s] #start 2nd optimization iteration ...
[09/08 19:36:01  13813s] #   number of violations = 7
[09/08 19:36:01  13813s] #
[09/08 19:36:01  13813s] #    By Layer and Type :
[09/08 19:36:01  13813s] #	         MetSpc    Short      Mar   Totals
[09/08 19:36:01  13813s] #	Metal1        1        0        0        1
[09/08 19:36:01  13813s] #	Metal2        0        0        1        1
[09/08 19:36:01  13813s] #	Metal3        0        4        0        4
[09/08 19:36:01  13813s] #	Metal4        0        0        0        0
[09/08 19:36:01  13813s] #	Metal5        0        1        0        1
[09/08 19:36:01  13813s] #	Totals        1        5        1        7
[09/08 19:36:01  13813s] #    number of process antenna violations = 86
[09/08 19:36:01  13813s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2807.80 (MB), peak = 4324.43 (MB)
[09/08 19:36:01  13813s] #start 3rd optimization iteration ...
[09/08 19:36:02  13814s] #   number of violations = 1
[09/08 19:36:02  13814s] #
[09/08 19:36:02  13814s] #    By Layer and Type :
[09/08 19:36:02  13814s] #	          Short   Totals
[09/08 19:36:02  13814s] #	Metal1        0        0
[09/08 19:36:02  13814s] #	Metal2        0        0
[09/08 19:36:02  13814s] #	Metal3        0        0
[09/08 19:36:02  13814s] #	Metal4        0        0
[09/08 19:36:02  13814s] #	Metal5        1        1
[09/08 19:36:02  13814s] #	Totals        1        1
[09/08 19:36:02  13814s] #    number of process antenna violations = 86
[09/08 19:36:02  13814s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2806.77 (MB), peak = 4324.43 (MB)
[09/08 19:36:02  13814s] #start 4th optimization iteration ...
[09/08 19:36:02  13815s] #   number of violations = 1
[09/08 19:36:02  13815s] #
[09/08 19:36:02  13815s] #    By Layer and Type :
[09/08 19:36:02  13815s] #	          Short   Totals
[09/08 19:36:02  13815s] #	Metal1        0        0
[09/08 19:36:02  13815s] #	Metal2        0        0
[09/08 19:36:02  13815s] #	Metal3        0        0
[09/08 19:36:02  13815s] #	Metal4        0        0
[09/08 19:36:02  13815s] #	Metal5        1        1
[09/08 19:36:02  13815s] #	Totals        1        1
[09/08 19:36:02  13815s] #    number of process antenna violations = 86
[09/08 19:36:02  13815s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2808.93 (MB), peak = 4324.43 (MB)
[09/08 19:36:02  13816s] #start 5th optimization iteration ...
[09/08 19:36:02  13816s] #   number of violations = 1
[09/08 19:36:02  13816s] #
[09/08 19:36:02  13816s] #    By Layer and Type :
[09/08 19:36:02  13816s] #	          Short   Totals
[09/08 19:36:02  13816s] #	Metal1        0        0
[09/08 19:36:02  13816s] #	Metal2        0        0
[09/08 19:36:02  13816s] #	Metal3        0        0
[09/08 19:36:02  13816s] #	Metal4        0        0
[09/08 19:36:02  13816s] #	Metal5        1        1
[09/08 19:36:02  13816s] #	Totals        1        1
[09/08 19:36:02  13816s] #    number of process antenna violations = 86
[09/08 19:36:02  13816s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2810.15 (MB), peak = 4324.43 (MB)
[09/08 19:36:02  13817s] #start 6th optimization iteration ...
[09/08 19:36:02  13818s] #   number of violations = 1
[09/08 19:36:02  13818s] #
[09/08 19:36:02  13818s] #    By Layer and Type :
[09/08 19:36:02  13818s] #	          Short   Totals
[09/08 19:36:02  13818s] #	Metal1        0        0
[09/08 19:36:02  13818s] #	Metal2        0        0
[09/08 19:36:02  13818s] #	Metal3        0        0
[09/08 19:36:02  13818s] #	Metal4        0        0
[09/08 19:36:02  13818s] #	Metal5        1        1
[09/08 19:36:02  13818s] #	Totals        1        1
[09/08 19:36:02  13818s] #    number of process antenna violations = 86
[09/08 19:36:02  13818s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2812.41 (MB), peak = 4324.43 (MB)
[09/08 19:36:02  13818s] #start 7th optimization iteration ...
[09/08 19:36:02  13818s] #   number of violations = 1
[09/08 19:36:02  13818s] #
[09/08 19:36:02  13818s] #    By Layer and Type :
[09/08 19:36:02  13818s] #	          Short   Totals
[09/08 19:36:02  13818s] #	Metal1        0        0
[09/08 19:36:02  13818s] #	Metal2        0        0
[09/08 19:36:02  13818s] #	Metal3        0        0
[09/08 19:36:02  13818s] #	Metal4        0        0
[09/08 19:36:02  13818s] #	Metal5        1        1
[09/08 19:36:02  13818s] #	Totals        1        1
[09/08 19:36:02  13818s] #    number of process antenna violations = 86
[09/08 19:36:02  13818s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2810.66 (MB), peak = 4324.43 (MB)
[09/08 19:36:03  13818s] #start 8th optimization iteration ...
[09/08 19:36:03  13819s] #   number of violations = 1
[09/08 19:36:03  13819s] #
[09/08 19:36:03  13819s] #    By Layer and Type :
[09/08 19:36:03  13819s] #	          Short   Totals
[09/08 19:36:03  13819s] #	Metal1        0        0
[09/08 19:36:03  13819s] #	Metal2        0        0
[09/08 19:36:03  13819s] #	Metal3        0        0
[09/08 19:36:03  13819s] #	Metal4        0        0
[09/08 19:36:03  13819s] #	Metal5        1        1
[09/08 19:36:03  13819s] #	Totals        1        1
[09/08 19:36:03  13819s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2810.39 (MB), peak = 4324.43 (MB)
[09/08 19:36:03  13819s] #start 9th optimization iteration ...
[09/08 19:36:03  13819s] #   number of violations = 1
[09/08 19:36:03  13819s] #
[09/08 19:36:03  13819s] #    By Layer and Type :
[09/08 19:36:03  13819s] #	          Short   Totals
[09/08 19:36:03  13819s] #	Metal1        0        0
[09/08 19:36:03  13819s] #	Metal2        0        0
[09/08 19:36:03  13819s] #	Metal3        0        0
[09/08 19:36:03  13819s] #	Metal4        0        0
[09/08 19:36:03  13819s] #	Metal5        1        1
[09/08 19:36:03  13819s] #	Totals        1        1
[09/08 19:36:03  13819s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2810.55 (MB), peak = 4324.43 (MB)
[09/08 19:36:03  13820s] #start 10th optimization iteration ...
[09/08 19:36:03  13820s] #   number of violations = 1
[09/08 19:36:03  13820s] #
[09/08 19:36:03  13820s] #    By Layer and Type :
[09/08 19:36:03  13820s] #	          Short   Totals
[09/08 19:36:03  13820s] #	Metal1        0        0
[09/08 19:36:03  13820s] #	Metal2        0        0
[09/08 19:36:03  13820s] #	Metal3        0        0
[09/08 19:36:03  13820s] #	Metal4        0        0
[09/08 19:36:03  13820s] #	Metal5        1        1
[09/08 19:36:03  13820s] #	Totals        1        1
[09/08 19:36:03  13820s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2810.36 (MB), peak = 4324.43 (MB)
[09/08 19:36:03  13820s] #start 11th optimization iteration ...
[09/08 19:36:03  13821s] #   number of violations = 1
[09/08 19:36:03  13821s] #
[09/08 19:36:03  13821s] #    By Layer and Type :
[09/08 19:36:03  13821s] #	          Short   Totals
[09/08 19:36:03  13821s] #	Metal1        0        0
[09/08 19:36:03  13821s] #	Metal2        0        0
[09/08 19:36:03  13821s] #	Metal3        0        0
[09/08 19:36:03  13821s] #	Metal4        0        0
[09/08 19:36:03  13821s] #	Metal5        1        1
[09/08 19:36:03  13821s] #	Totals        1        1
[09/08 19:36:03  13821s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2810.07 (MB), peak = 4324.43 (MB)
[09/08 19:36:03  13821s] #start 12th optimization iteration ...
[09/08 19:36:03  13821s] #   number of violations = 1
[09/08 19:36:03  13821s] #
[09/08 19:36:03  13821s] #    By Layer and Type :
[09/08 19:36:03  13821s] #	          Short   Totals
[09/08 19:36:03  13821s] #	Metal1        0        0
[09/08 19:36:03  13821s] #	Metal2        0        0
[09/08 19:36:03  13821s] #	Metal3        0        0
[09/08 19:36:03  13821s] #	Metal4        0        0
[09/08 19:36:03  13821s] #	Metal5        1        1
[09/08 19:36:03  13821s] #	Totals        1        1
[09/08 19:36:03  13821s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2809.83 (MB), peak = 4324.43 (MB)
[09/08 19:36:03  13822s] #start 13th optimization iteration ...
[09/08 19:36:03  13822s] #   number of violations = 1
[09/08 19:36:03  13822s] #
[09/08 19:36:03  13822s] #    By Layer and Type :
[09/08 19:36:03  13822s] #	          Short   Totals
[09/08 19:36:03  13822s] #	Metal1        0        0
[09/08 19:36:03  13822s] #	Metal2        0        0
[09/08 19:36:03  13822s] #	Metal3        0        0
[09/08 19:36:03  13822s] #	Metal4        0        0
[09/08 19:36:03  13822s] #	Metal5        1        1
[09/08 19:36:03  13822s] #	Totals        1        1
[09/08 19:36:03  13822s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2809.86 (MB), peak = 4324.43 (MB)
[09/08 19:36:04  13822s] #start 14th optimization iteration ...
[09/08 19:36:04  13823s] #   number of violations = 1
[09/08 19:36:04  13823s] #
[09/08 19:36:04  13823s] #    By Layer and Type :
[09/08 19:36:04  13823s] #	          Short   Totals
[09/08 19:36:04  13823s] #	Metal1        0        0
[09/08 19:36:04  13823s] #	Metal2        0        0
[09/08 19:36:04  13823s] #	Metal3        0        0
[09/08 19:36:04  13823s] #	Metal4        0        0
[09/08 19:36:04  13823s] #	Metal5        1        1
[09/08 19:36:04  13823s] #	Totals        1        1
[09/08 19:36:04  13823s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2809.30 (MB), peak = 4324.43 (MB)
[09/08 19:36:04  13823s] #start 15th optimization iteration ...
[09/08 19:36:04  13823s] #   number of violations = 1
[09/08 19:36:04  13823s] #
[09/08 19:36:04  13823s] #    By Layer and Type :
[09/08 19:36:04  13823s] #	          Short   Totals
[09/08 19:36:04  13823s] #	Metal1        0        0
[09/08 19:36:04  13823s] #	Metal2        0        0
[09/08 19:36:04  13823s] #	Metal3        0        0
[09/08 19:36:04  13823s] #	Metal4        0        0
[09/08 19:36:04  13823s] #	Metal5        1        1
[09/08 19:36:04  13823s] #	Totals        1        1
[09/08 19:36:04  13823s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2809.15 (MB), peak = 4324.43 (MB)
[09/08 19:36:04  13824s] #start 16th optimization iteration ...
[09/08 19:36:04  13824s] #   number of violations = 1
[09/08 19:36:04  13824s] #
[09/08 19:36:04  13824s] #    By Layer and Type :
[09/08 19:36:04  13824s] #	          Short   Totals
[09/08 19:36:04  13824s] #	Metal1        0        0
[09/08 19:36:04  13824s] #	Metal2        0        0
[09/08 19:36:04  13824s] #	Metal3        0        0
[09/08 19:36:04  13824s] #	Metal4        0        0
[09/08 19:36:04  13824s] #	Metal5        1        1
[09/08 19:36:04  13824s] #	Totals        1        1
[09/08 19:36:04  13824s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2808.82 (MB), peak = 4324.43 (MB)
[09/08 19:36:04  13825s] #Complete Detail Routing.
[09/08 19:36:04  13825s] #Total number of nets with non-default rule or having extra spacing = 804
[09/08 19:36:04  13825s] #Total wire length = 2344817 um.
[09/08 19:36:04  13825s] #Total half perimeter of net bounding box = 1940125 um.
[09/08 19:36:04  13825s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:36:04  13825s] #Total wire length on LAYER Metal2 = 652497 um.
[09/08 19:36:04  13825s] #Total wire length on LAYER Metal3 = 934362 um.
[09/08 19:36:04  13825s] #Total wire length on LAYER Metal4 = 756488 um.
[09/08 19:36:04  13825s] #Total wire length on LAYER Metal5 = 1470 um.
[09/08 19:36:04  13825s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:36:04  13825s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:36:04  13825s] #Total number of vias = 289211
[09/08 19:36:04  13825s] #Up-Via Summary (total 289211):
[09/08 19:36:04  13825s] #           
[09/08 19:36:04  13825s] #-----------------------
[09/08 19:36:04  13825s] # Metal1         141787
[09/08 19:36:04  13825s] # Metal2         105884
[09/08 19:36:04  13825s] # Metal3          41287
[09/08 19:36:04  13825s] # Metal4            253
[09/08 19:36:04  13825s] #-----------------------
[09/08 19:36:04  13825s] #                289211 
[09/08 19:36:04  13825s] #
[09/08 19:36:04  13825s] #Total number of DRC violations = 1
[09/08 19:36:04  13825s] #Total number of violations on LAYER Metal1 = 0
[09/08 19:36:04  13825s] #Total number of violations on LAYER Metal2 = 0
[09/08 19:36:04  13825s] #Total number of violations on LAYER Metal3 = 0
[09/08 19:36:04  13825s] #Total number of violations on LAYER Metal4 = 0
[09/08 19:36:04  13825s] #Total number of violations on LAYER Metal5 = 1
[09/08 19:36:04  13825s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 19:36:04  13825s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 19:36:04  13825s] ### Time Record (Detail Routing) is uninstalled.
[09/08 19:36:04  13825s] #Cpu time = 00:00:39
[09/08 19:36:04  13825s] #Elapsed time = 00:00:16
[09/08 19:36:04  13825s] #Increased memory = 16.20 (MB)
[09/08 19:36:04  13825s] #Total memory = 2776.68 (MB)
[09/08 19:36:04  13825s] #Peak memory = 4324.43 (MB)
[09/08 19:36:04  13825s] ### Time Record (Antenna Fixing) is installed.
[09/08 19:36:04  13825s] #
[09/08 19:36:04  13825s] #start routing for process antenna violation fix ...
[09/08 19:36:05  13826s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 19:36:14  13838s] #
[09/08 19:36:14  13838s] #    By Layer and Type :
[09/08 19:36:14  13838s] #	          Short   Totals
[09/08 19:36:14  13838s] #	Metal1        0        0
[09/08 19:36:14  13838s] #	Metal2        0        0
[09/08 19:36:14  13838s] #	Metal3        0        0
[09/08 19:36:14  13838s] #	Metal4        0        0
[09/08 19:36:14  13838s] #	Metal5        1        1
[09/08 19:36:14  13838s] #	Totals        1        1
[09/08 19:36:14  13838s] #cpu time = 00:00:13, elapsed time = 00:00:10, memory = 2800.58 (MB), peak = 4324.43 (MB)
[09/08 19:36:14  13838s] #
[09/08 19:36:14  13839s] #Total number of nets with non-default rule or having extra spacing = 804
[09/08 19:36:14  13839s] #Total wire length = 2344846 um.
[09/08 19:36:14  13839s] #Total half perimeter of net bounding box = 1940125 um.
[09/08 19:36:14  13839s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:36:14  13839s] #Total wire length on LAYER Metal2 = 652488 um.
[09/08 19:36:14  13839s] #Total wire length on LAYER Metal3 = 934188 um.
[09/08 19:36:14  13839s] #Total wire length on LAYER Metal4 = 756494 um.
[09/08 19:36:14  13839s] #Total wire length on LAYER Metal5 = 1676 um.
[09/08 19:36:14  13839s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:36:14  13839s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:36:14  13839s] #Total number of vias = 289347
[09/08 19:36:14  13839s] #Up-Via Summary (total 289347):
[09/08 19:36:14  13839s] #           
[09/08 19:36:14  13839s] #-----------------------
[09/08 19:36:14  13839s] # Metal1         141787
[09/08 19:36:14  13839s] # Metal2         105886
[09/08 19:36:14  13839s] # Metal3          41315
[09/08 19:36:14  13839s] # Metal4            359
[09/08 19:36:14  13839s] #-----------------------
[09/08 19:36:14  13839s] #                289347 
[09/08 19:36:14  13839s] #
[09/08 19:36:14  13839s] #Total number of DRC violations = 1
[09/08 19:36:14  13839s] #Total number of process antenna violations = 8
[09/08 19:36:14  13839s] #Total number of net violated process antenna rule = 8 ant fix stage
[09/08 19:36:14  13839s] #Total number of violations on LAYER Metal1 = 0
[09/08 19:36:14  13839s] #Total number of violations on LAYER Metal2 = 0
[09/08 19:36:14  13839s] #Total number of violations on LAYER Metal3 = 0
[09/08 19:36:14  13839s] #Total number of violations on LAYER Metal4 = 0
[09/08 19:36:14  13839s] #Total number of violations on LAYER Metal5 = 1
[09/08 19:36:14  13839s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 19:36:14  13839s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 19:36:14  13839s] #
[09/08 19:36:14  13839s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:36:14  13841s] #
[09/08 19:36:14  13841s] # start diode insertion for process antenna violation fix ...
[09/08 19:36:14  13841s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:36:14  13841s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2776.39 (MB), peak = 4324.43 (MB)
[09/08 19:36:14  13841s] #
[09/08 19:36:14  13841s] #Total number of nets with non-default rule or having extra spacing = 804
[09/08 19:36:14  13841s] #Total wire length = 2344846 um.
[09/08 19:36:14  13841s] #Total half perimeter of net bounding box = 1940125 um.
[09/08 19:36:14  13841s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:36:14  13841s] #Total wire length on LAYER Metal2 = 652488 um.
[09/08 19:36:14  13841s] #Total wire length on LAYER Metal3 = 934188 um.
[09/08 19:36:14  13841s] #Total wire length on LAYER Metal4 = 756494 um.
[09/08 19:36:14  13841s] #Total wire length on LAYER Metal5 = 1676 um.
[09/08 19:36:14  13841s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:36:14  13841s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:36:14  13841s] #Total number of vias = 289347
[09/08 19:36:14  13841s] #Up-Via Summary (total 289347):
[09/08 19:36:14  13841s] #           
[09/08 19:36:14  13841s] #-----------------------
[09/08 19:36:14  13841s] # Metal1         141787
[09/08 19:36:14  13841s] # Metal2         105886
[09/08 19:36:14  13841s] # Metal3          41315
[09/08 19:36:14  13841s] # Metal4            359
[09/08 19:36:14  13841s] #-----------------------
[09/08 19:36:14  13841s] #                289347 
[09/08 19:36:14  13841s] #
[09/08 19:36:14  13841s] #Total number of DRC violations = 1
[09/08 19:36:14  13841s] #Total number of process antenna violations = 24
[09/08 19:36:14  13841s] #Total number of net violated process antenna rule = 8 
[09/08 19:36:14  13841s] #Total number of violations on LAYER Metal1 = 0
[09/08 19:36:14  13841s] #Total number of violations on LAYER Metal2 = 0
[09/08 19:36:14  13841s] #Total number of violations on LAYER Metal3 = 0
[09/08 19:36:14  13841s] #Total number of violations on LAYER Metal4 = 0
[09/08 19:36:14  13841s] #Total number of violations on LAYER Metal5 = 1
[09/08 19:36:14  13841s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 19:36:14  13841s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 19:36:14  13841s] #
[09/08 19:36:14  13841s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:36:15  13843s] #
[09/08 19:36:15  13843s] #Total number of nets with non-default rule or having extra spacing = 804
[09/08 19:36:15  13843s] #Total wire length = 2344846 um.
[09/08 19:36:15  13843s] #Total half perimeter of net bounding box = 1940125 um.
[09/08 19:36:15  13843s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:36:15  13843s] #Total wire length on LAYER Metal2 = 652488 um.
[09/08 19:36:15  13843s] #Total wire length on LAYER Metal3 = 934188 um.
[09/08 19:36:15  13843s] #Total wire length on LAYER Metal4 = 756494 um.
[09/08 19:36:15  13843s] #Total wire length on LAYER Metal5 = 1676 um.
[09/08 19:36:15  13843s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:36:15  13843s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:36:15  13843s] #Total number of vias = 289347
[09/08 19:36:15  13843s] #Up-Via Summary (total 289347):
[09/08 19:36:15  13843s] #           
[09/08 19:36:15  13843s] #-----------------------
[09/08 19:36:15  13843s] # Metal1         141787
[09/08 19:36:15  13843s] # Metal2         105886
[09/08 19:36:15  13843s] # Metal3          41315
[09/08 19:36:15  13843s] # Metal4            359
[09/08 19:36:15  13843s] #-----------------------
[09/08 19:36:15  13843s] #                289347 
[09/08 19:36:15  13843s] #
[09/08 19:36:15  13843s] #Total number of DRC violations = 1
[09/08 19:36:15  13843s] #Total number of process antenna violations = 24
[09/08 19:36:15  13843s] #Total number of net violated process antenna rule = 8 
[09/08 19:36:15  13843s] #Total number of violations on LAYER Metal1 = 0
[09/08 19:36:15  13843s] #Total number of violations on LAYER Metal2 = 0
[09/08 19:36:15  13843s] #Total number of violations on LAYER Metal3 = 0
[09/08 19:36:15  13843s] #Total number of violations on LAYER Metal4 = 0
[09/08 19:36:15  13843s] #Total number of violations on LAYER Metal5 = 1
[09/08 19:36:15  13843s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 19:36:15  13843s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 19:36:15  13843s] #
[09/08 19:36:15  13843s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 19:36:15  13843s] #detailRoute Statistics:
[09/08 19:36:15  13843s] #Cpu time = 00:00:57
[09/08 19:36:15  13843s] #Elapsed time = 00:00:26
[09/08 19:36:15  13843s] #Increased memory = 12.57 (MB)
[09/08 19:36:15  13843s] #Total memory = 2773.05 (MB)
[09/08 19:36:15  13843s] #Peak memory = 4324.43 (MB)
[09/08 19:36:15  13843s] #Skip updating routing design signature in db-snapshot flow
[09/08 19:36:15  13843s] ### global_detail_route design signature (605): route=1481488341 flt_obj=0 vio=1199975450 shield_wire=1
[09/08 19:36:15  13844s] ### Time Record (DB Export) is installed.
[09/08 19:36:15  13844s] ### export design design signature (606): route=1481488341 flt_obj=0 vio=1199975450 swire=282492057 shield_wire=1 net_attr=1995993124 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1328925396 pin_access=1341894652
[09/08 19:36:16  13846s] ### Time Record (DB Export) is uninstalled.
[09/08 19:36:16  13846s] ### Time Record (Post Callback) is installed.
[09/08 19:36:16  13846s] ### Time Record (Post Callback) is uninstalled.
[09/08 19:36:16  13846s] #
[09/08 19:36:16  13846s] #globalDetailRoute statistics:
[09/08 19:36:16  13846s] #Cpu time = 00:01:24
[09/08 19:36:16  13846s] #Elapsed time = 00:00:42
[09/08 19:36:16  13846s] #Increased memory = -319.16 (MB)
[09/08 19:36:16  13846s] #Total memory = 2281.61 (MB)
[09/08 19:36:16  13846s] #Peak memory = 4324.43 (MB)
[09/08 19:36:16  13846s] #Number of warnings = 95
[09/08 19:36:16  13846s] #Total number of warnings = 565
[09/08 19:36:16  13846s] #Number of fails = 0
[09/08 19:36:16  13846s] #Total number of fails = 0
[09/08 19:36:16  13846s] #Complete globalDetailRoute on Mon Sep  8 19:36:16 2025
[09/08 19:36:16  13846s] #
[09/08 19:36:16  13846s] ### import design signature (607): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1341894652
[09/08 19:36:16  13846s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 19:36:16  13846s] ### 
[09/08 19:36:16  13846s] ###   Scalability Statistics
[09/08 19:36:16  13846s] ### 
[09/08 19:36:16  13846s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:36:16  13846s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/08 19:36:16  13846s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:36:16  13846s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 19:36:16  13846s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 19:36:16  13846s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/08 19:36:16  13846s] ###   DB Import                     |        00:00:03|        00:00:01|             2.4|
[09/08 19:36:16  13846s] ###   DB Export                     |        00:00:02|        00:00:01|             1.0|
[09/08 19:36:16  13846s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/08 19:36:16  13846s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/08 19:36:16  13846s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.2|
[09/08 19:36:16  13846s] ###   Global Routing                |        00:00:08|        00:00:03|             2.3|
[09/08 19:36:16  13846s] ###   Track Assignment              |        00:00:06|        00:00:04|             1.5|
[09/08 19:36:16  13846s] ###   Detail Routing                |        00:00:39|        00:00:16|             2.5|
[09/08 19:36:16  13846s] ###   Antenna Fixing                |        00:00:18|        00:00:11|             1.7|
[09/08 19:36:16  13846s] ###   Entire Command                |        00:01:24|        00:00:42|             2.0|
[09/08 19:36:16  13846s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:36:16  13846s] ### 
[09/08 19:36:16  13846s] **optDesign ... cpu = 0:04:47, real = 0:02:16, mem = 2264.0M, totSessionCpu=3:50:47 **
[09/08 19:36:16  13846s] 
[09/08 19:36:16  13846s] =============================================================================================
[09/08 19:36:16  13846s]  Step TAT Report for EcoRoute #5
[09/08 19:36:16  13846s] =============================================================================================
[09/08 19:36:16  13846s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:36:16  13846s] ---------------------------------------------------------------------------------------------
[09/08 19:36:16  13846s] [ GlobalRoute            ]      1   0:00:03.4  (   8.0 % )     0:00:03.4 /  0:00:07.7    2.3
[09/08 19:36:16  13846s] [ DetailRoute            ]      1   0:00:15.6  (  37.0 % )     0:00:15.6 /  0:00:38.9    2.5
[09/08 19:36:16  13846s] [ MISC                   ]          0:00:23.2  (  55.0 % )     0:00:23.2 /  0:00:37.3    1.6
[09/08 19:36:16  13846s] ---------------------------------------------------------------------------------------------
[09/08 19:36:16  13846s]  EcoRoute #5 TOTAL                  0:00:42.2  ( 100.0 % )     0:00:42.2 /  0:01:23.9    2.0
[09/08 19:36:16  13846s] ---------------------------------------------------------------------------------------------
[09/08 19:36:16  13846s] 
[09/08 19:36:16  13846s] -routeWithEco false                       # bool, default=false
[09/08 19:36:16  13846s] -routeSelectedNetOnly false               # bool, default=false
[09/08 19:36:16  13846s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 19:36:16  13846s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 19:36:16  13846s] New Signature Flow (restoreNanoRouteOptions) ....
[09/08 19:36:16  13846s] Extraction called for design 'croc_chip' of instances=52680 and nets=51355 using extraction engine 'postRoute' at effort level 'low' .
[09/08 19:36:16  13846s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 19:36:16  13846s] RC Extraction called in multi-corner(1) mode.
[09/08 19:36:16  13846s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 19:36:16  13846s] Type 'man IMPEXT-6197' for more detail.
[09/08 19:36:16  13846s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 19:36:16  13846s] * Layer Id             : 1 - M1
[09/08 19:36:16  13846s]       Thickness        : 0.4
[09/08 19:36:16  13846s]       Min Width        : 0.16
[09/08 19:36:16  13846s]       Layer Dielectric : 4.1
[09/08 19:36:16  13846s] * Layer Id             : 2 - M2
[09/08 19:36:16  13846s]       Thickness        : 0.45
[09/08 19:36:16  13846s]       Min Width        : 0.2
[09/08 19:36:16  13846s]       Layer Dielectric : 4.1
[09/08 19:36:16  13846s] * Layer Id             : 3 - M3
[09/08 19:36:16  13846s]       Thickness        : 0.45
[09/08 19:36:16  13846s]       Min Width        : 0.2
[09/08 19:36:16  13846s]       Layer Dielectric : 4.1
[09/08 19:36:16  13846s] * Layer Id             : 4 - M4
[09/08 19:36:16  13846s]       Thickness        : 0.45
[09/08 19:36:16  13846s]       Min Width        : 0.2
[09/08 19:36:16  13846s]       Layer Dielectric : 4.1
[09/08 19:36:16  13846s] * Layer Id             : 5 - M5
[09/08 19:36:16  13846s]       Thickness        : 0.45
[09/08 19:36:16  13846s]       Min Width        : 0.2
[09/08 19:36:16  13846s]       Layer Dielectric : 4.1
[09/08 19:36:16  13846s] * Layer Id             : 6 - M6
[09/08 19:36:16  13846s]       Thickness        : 2
[09/08 19:36:16  13846s]       Min Width        : 1.64
[09/08 19:36:16  13846s]       Layer Dielectric : 4.1
[09/08 19:36:16  13846s] * Layer Id             : 7 - M7
[09/08 19:36:16  13846s]       Thickness        : 3
[09/08 19:36:16  13846s]       Min Width        : 2
[09/08 19:36:16  13846s]       Layer Dielectric : 4.1
[09/08 19:36:16  13846s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d -maxResLength 200  -basic
[09/08 19:36:16  13846s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 19:36:16  13846s]       RC Corner Indexes            0   
[09/08 19:36:16  13846s] Capacitance Scaling Factor   : 1.00000 
[09/08 19:36:16  13846s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 19:36:16  13846s] Resistance Scaling Factor    : 1.00000 
[09/08 19:36:16  13846s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 19:36:16  13846s] Clock Res. Scaling Factor    : 1.00000 
[09/08 19:36:16  13846s] Shrink Factor                : 1.00000
[09/08 19:36:18  13848s] LayerId::1 widthSet size::1
[09/08 19:36:18  13848s] LayerId::2 widthSet size::3
[09/08 19:36:18  13848s] LayerId::3 widthSet size::3
[09/08 19:36:18  13848s] LayerId::4 widthSet size::3
[09/08 19:36:18  13848s] LayerId::5 widthSet size::3
[09/08 19:36:18  13848s] LayerId::6 widthSet size::1
[09/08 19:36:18  13848s] LayerId::7 widthSet size::1
[09/08 19:36:18  13848s] Initializing multi-corner resistance tables ...
[09/08 19:36:18  13848s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343176 ; uaWl: 0.999797 ; uaWlH: 0.323579 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:36:19  13849s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3369.1M)
[09/08 19:36:19  13849s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for storing RC.
[09/08 19:36:20  13850s] Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 3409.1M)
[09/08 19:36:20  13851s] Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 3409.1M)
[09/08 19:36:23  13853s] Extracted 30.0003% (CPU Time= 0:00:05.6  MEM= 3413.1M)
[09/08 19:36:23  13853s] Extracted 40.0003% (CPU Time= 0:00:06.1  MEM= 3413.1M)
[09/08 19:36:24  13854s] Extracted 50.0003% (CPU Time= 0:00:06.8  MEM= 3413.1M)
[09/08 19:36:27  13857s] Extracted 60.0002% (CPU Time= 0:00:09.5  MEM= 3413.1M)
[09/08 19:36:27  13857s] Extracted 70.0002% (CPU Time= 0:00:10.0  MEM= 3413.1M)
[09/08 19:36:28  13858s] Extracted 80.0003% (CPU Time= 0:00:10.6  MEM= 3413.1M)
[09/08 19:36:29  13859s] Extracted 90.0003% (CPU Time= 0:00:11.9  MEM= 3413.1M)
[09/08 19:36:32  13862s] Extracted 100% (CPU Time= 0:00:15.0  MEM= 3413.1M)
[09/08 19:36:33  13863s] Number of Extracted Resistors     : 904096
[09/08 19:36:33  13863s] Number of Extracted Ground Cap.   : 926391
[09/08 19:36:33  13863s] Number of Extracted Coupling Cap. : 1999760
[09/08 19:36:33  13863s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3397.082M)
[09/08 19:36:33  13863s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 19:36:33  13863s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3397.1M)
[09/08 19:36:33  13863s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb_Filter.rcdb.d' for storing RC.
[09/08 19:36:34  13864s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45168 access done (mem: 3401.082M)
[09/08 19:36:34  13864s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3401.082M)
[09/08 19:36:34  13864s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3401.082M)
[09/08 19:36:34  13864s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 19:36:34  13865s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 0 access done (mem: 3393.820M)
[09/08 19:36:34  13865s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3393.820M)
[09/08 19:36:34  13865s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.6  Real Time: 0:00:18.0  MEM: 3393.820M)
[09/08 19:36:34  13865s] **optDesign ... cpu = 0:05:06, real = 0:02:34, mem = 2265.8M, totSessionCpu=3:51:05 **
[09/08 19:36:34  13865s] Starting delay calculation for Setup views
[09/08 19:36:35  13865s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 19:36:35  13865s] #################################################################################
[09/08 19:36:35  13865s] # Design Stage: PostRoute
[09/08 19:36:35  13865s] # Design Name: croc_chip
[09/08 19:36:35  13865s] # Design Mode: 130nm
[09/08 19:36:35  13865s] # Analysis Mode: MMMC OCV 
[09/08 19:36:35  13865s] # Parasitics Mode: SPEF/RCDB
[09/08 19:36:35  13865s] # Signoff Settings: SI On 
[09/08 19:36:35  13865s] #################################################################################
[09/08 19:36:35  13867s] Topological Sorting (REAL = 0:00:00.0, MEM = 3418.8M, InitMEM = 3412.0M)
[09/08 19:36:35  13868s] Setting infinite Tws ...
[09/08 19:36:35  13868s] First Iteration Infinite Tw... 
[09/08 19:36:35  13868s] Calculate early delays in OCV mode...
[09/08 19:36:35  13868s] Calculate late delays in OCV mode...
[09/08 19:36:35  13868s] Start delay calculation (fullDC) (8 T). (MEM=3418.83)
[09/08 19:36:35  13868s] LayerId::1 widthSet size::1
[09/08 19:36:35  13868s] LayerId::2 widthSet size::3
[09/08 19:36:35  13868s] LayerId::3 widthSet size::3
[09/08 19:36:35  13868s] LayerId::4 widthSet size::3
[09/08 19:36:35  13868s] LayerId::5 widthSet size::3
[09/08 19:36:35  13868s] LayerId::6 widthSet size::1
[09/08 19:36:35  13868s] LayerId::7 widthSet size::1
[09/08 19:36:35  13868s] Initializing multi-corner resistance tables ...
[09/08 19:36:36  13868s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343176 ; uaWl: 0.999797 ; uaWlH: 0.323579 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:36:36  13869s] End AAE Lib Interpolated Model. (MEM=3435.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:36:36  13869s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d' for reading (mem: 3435.855M)
[09/08 19:36:36  13869s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3435.9M)
[09/08 19:36:36  13869s] AAE_INFO: 8 threads acquired from CTE.
[09/08 19:36:39  13888s] Total number of fetched objects 50029
[09/08 19:36:39  13888s] AAE_INFO-618: Total number of nets in the design is 51355,  97.6 percent of the nets selected for SI analysis
[09/08 19:36:39  13889s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 19:36:39  13889s] End delay calculation. (MEM=3785.42 CPU=0:00:19.1 REAL=0:00:02.0)
[09/08 19:36:39  13889s] End delay calculation (fullDC). (MEM=3785.42 CPU=0:00:20.9 REAL=0:00:04.0)
[09/08 19:36:39  13889s] *** CDM Built up (cpu=0:00:23.4  real=0:00:04.0  mem= 3785.4M) ***
[09/08 19:36:40  13893s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3785.4M)
[09/08 19:36:40  13893s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 19:36:40  13893s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3785.4M)
[09/08 19:36:40  13893s] Starting SI iteration 2
[09/08 19:36:41  13894s] Calculate early delays in OCV mode...
[09/08 19:36:41  13894s] Calculate late delays in OCV mode...
[09/08 19:36:41  13894s] Start delay calculation (fullDC) (8 T). (MEM=3457.55)
[09/08 19:36:41  13894s] End AAE Lib Interpolated Model. (MEM=3457.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:36:42  13904s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 19:36:42  13904s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50029. 
[09/08 19:36:42  13904s] Total number of fetched objects 50029
[09/08 19:36:42  13904s] AAE_INFO-618: Total number of nets in the design is 51355,  19.8 percent of the nets selected for SI analysis
[09/08 19:36:42  13904s] End delay calculation. (MEM=3780.52 CPU=0:00:10.3 REAL=0:00:01.0)
[09/08 19:36:42  13904s] End delay calculation (fullDC). (MEM=3780.52 CPU=0:00:10.4 REAL=0:00:01.0)
[09/08 19:36:42  13904s] *** CDM Built up (cpu=0:00:10.5  real=0:00:01.0  mem= 3780.5M) ***
[09/08 19:36:43  13909s] *** Done Building Timing Graph (cpu=0:00:43.6 real=0:00:09.0 totSessionCpu=3:51:49 mem=3778.5M)
[09/08 19:36:43  13909s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3778.5M
[09/08 19:36:43  13909s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.036, REAL:0.037, MEM:3778.5M
[09/08 19:36:44  13911s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.508  | -0.590  |  1.679  | -3.508  |   N/A   |  6.811  |  0.055  |  0.198  |
|           TNS (ns):|-129.287 | -61.027 |  0.000  | -68.261 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   453   |   418   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.108%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:05:51, real = 0:02:44, mem = 2558.7M, totSessionCpu=3:51:51 **
[09/08 19:36:44  13911s] Executing marking Critical Nets1
[09/08 19:36:44  13911s] Footprint sg13g2_xor2_1 has at least 2 pins...
[09/08 19:36:44  13911s] Footprint sg13g2_xnor2_1 has at least 3 pins...
[09/08 19:36:44  13911s] Footprint sg13g2_slgcp_1 has at least 4 pins...
[09/08 19:36:44  13911s] Footprint sg13g2_sdfbbp_1 has at least 5 pins...
[09/08 19:36:44  13911s] *** Number of Vt Cells Partition = 1
[09/08 19:36:44  13911s] Running postRoute recovery in postEcoRoute mode
[09/08 19:36:44  13911s] **optDesign ... cpu = 0:05:51, real = 0:02:44, mem = 2558.7M, totSessionCpu=3:51:51 **
[09/08 19:36:45  13912s]   Timing/DRV Snapshot: (TGT)
[09/08 19:36:45  13912s]      Weighted WNS: -0.315
[09/08 19:36:45  13912s]       All  PG WNS: -3.508
[09/08 19:36:45  13912s]       High PG WNS: -0.590
[09/08 19:36:45  13912s]       All  PG TNS: -129.287
[09/08 19:36:45  13912s]       High PG TNS: -61.026
[09/08 19:36:45  13912s]          Tran DRV: 0 (41)
[09/08 19:36:45  13912s]           Cap DRV: 128 (167)
[09/08 19:36:45  13912s]        Fanout DRV: 3 (182)
[09/08 19:36:45  13912s]            Glitch: 0 (0)
[09/08 19:36:45  13912s]    Category Slack: { [L, -3.508] [H, 0.055] [H, 0.198] [H, -0.590] }
[09/08 19:36:45  13912s] 
[09/08 19:36:45  13912s] Checking setup slack degradation ...
[09/08 19:36:45  13912s] 
[09/08 19:36:45  13912s] Recovery Manager:
[09/08 19:36:45  13912s]   Low  Effort WNS Jump: 0.008 (REF: -3.500, TGT: -3.508, Threshold: 0.350) - Skip
[09/08 19:36:45  13912s]   High Effort WNS Jump: 0.024 (REF: { 0.000, 0.000, -0.566 }, TGT: { 0.000, 0.000, -0.590 }, Threshold: 0.075) - Skip
[09/08 19:36:45  13912s]   Low  Effort TNS Jump: 1.849 (REF: -127.438, TGT: -129.287, Threshold: 50.000) - Skip
[09/08 19:36:45  13912s]   High Effort TNS Jump: 1.278 (REF: -59.748, TGT: -61.026, Threshold: 25.000) - Skip
[09/08 19:36:45  13912s] 
[09/08 19:36:45  13912s] Checking DRV degradation...
[09/08 19:36:45  13912s] 
[09/08 19:36:45  13912s] Recovery Manager:
[09/08 19:36:45  13912s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 19:36:45  13912s]      Cap DRV degradation : 0 (128 -> 128, Margin 20) - Skip
[09/08 19:36:45  13912s]   Fanout DRV degradation : 0 (3 -> 3, Margin 20) - Skip
[09/08 19:36:45  13912s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 19:36:45  13912s] 
[09/08 19:36:45  13912s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 19:36:45  13912s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3489.04M, totSessionCpu=3:51:53).
[09/08 19:36:45  13912s] **optDesign ... cpu = 0:05:53, real = 0:02:45, mem = 2558.8M, totSessionCpu=3:51:53 **
[09/08 19:36:45  13912s] 
[09/08 19:36:45  13912s] Latch borrow mode reset to max_borrow
[09/08 19:36:46  13916s] Reported timing to dir ./timingReports
[09/08 19:36:46  13916s] **optDesign ... cpu = 0:05:57, real = 0:02:46, mem = 2559.5M, totSessionCpu=3:51:57 **
[09/08 19:36:46  13916s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3458.5M
[09/08 19:36:46  13916s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.034, MEM:3458.5M
[09/08 19:36:49  13920s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.508  | -0.590  |  1.679  | -3.508  |   N/A   |  6.811  |  0.055  |  0.198  |
|           TNS (ns):|-129.287 | -61.027 |  0.000  | -68.261 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   453   |   418   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.108%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:01, real = 0:02:49, mem = 2562.6M, totSessionCpu=3:52:01 **
[09/08 19:36:49  13920s]  ReSet Options after AAE Based Opt flow 
[09/08 19:36:49  13920s] *** Finished optDesign ***
[09/08 19:36:49  13920s] Info: pop threads available for lower-level modules during optimization.
[09/08 19:36:49  13920s] Deleting Lib Analyzer.
[09/08 19:36:49  13920s] Info: Destroy the CCOpt slew target map.
[09/08 19:36:49  13920s] clean pInstBBox. size 0
[09/08 19:36:49  13921s] All LLGs are deleted
[09/08 19:36:49  13921s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3490.7M
[09/08 19:36:49  13921s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:3490.7M
[09/08 19:36:49  13921s] 
[09/08 19:36:49  13921s] =============================================================================================
[09/08 19:36:49  13921s]  Final TAT Report for optDesign
[09/08 19:36:49  13921s] =============================================================================================
[09/08 19:36:49  13921s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:36:49  13921s] ---------------------------------------------------------------------------------------------
[09/08 19:36:49  13921s] [ WnsOpt                 ]      1   0:00:15.0  (   8.9 % )     0:00:17.0 /  0:00:45.0    2.6
[09/08 19:36:49  13921s] [ TnsOpt                 ]      1   0:00:10.0  (   5.9 % )     0:00:19.2 /  0:00:33.7    1.7
[09/08 19:36:49  13921s] [ DrvOpt                 ]      1   0:00:05.1  (   3.0 % )     0:00:05.1 /  0:00:06.9    1.4
[09/08 19:36:49  13921s] [ ClockDrv               ]      1   0:00:04.8  (   2.9 % )     0:00:04.8 /  0:00:06.2    1.3
[09/08 19:36:49  13921s] [ SkewClock              ]      3   0:00:11.3  (   6.7 % )     0:00:11.3 /  0:00:20.1    1.8
[09/08 19:36:49  13921s] [ ViewPruning            ]     10   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 19:36:49  13921s] [ CheckPlace             ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:01.1    2.6
[09/08 19:36:49  13921s] [ RefinePlace            ]      2   0:00:03.1  (   1.8 % )     0:00:03.1 /  0:00:04.8    1.6
[09/08 19:36:49  13921s] [ LayerAssignment        ]      2   0:00:05.1  (   3.0 % )     0:00:05.2 /  0:00:05.1    1.0
[09/08 19:36:49  13921s] [ EcoRoute               ]      1   0:00:42.2  (  25.1 % )     0:00:42.2 /  0:01:23.9    2.0
[09/08 19:36:49  13921s] [ ExtractRC              ]      2   0:00:33.7  (  20.0 % )     0:00:33.7 /  0:00:35.0    1.0
[09/08 19:36:49  13921s] [ TimingUpdate           ]     13   0:00:04.2  (   2.5 % )     0:00:21.4 /  0:01:46.2    5.0
[09/08 19:36:49  13921s] [ FullDelayCalc          ]      3   0:00:17.1  (  10.2 % )     0:00:17.2 /  0:01:26.6    5.0
[09/08 19:36:49  13921s] [ OptSummaryReport       ]      5   0:00:00.6  (   0.4 % )     0:00:06.3 /  0:00:11.7    1.9
[09/08 19:36:49  13921s] [ TimingReport           ]      5   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:03.2    3.4
[09/08 19:36:49  13921s] [ DrvReport              ]      5   0:00:04.4  (   2.6 % )     0:00:04.4 /  0:00:07.2    1.6
[09/08 19:36:49  13921s] [ GenerateReports        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.7    2.8
[09/08 19:36:49  13921s] [ MISC                   ]          0:00:10.1  (   6.0 % )     0:00:10.1 /  0:00:20.9    2.1
[09/08 19:36:49  13921s] ---------------------------------------------------------------------------------------------
[09/08 19:36:49  13921s]  optDesign TOTAL                    0:02:48.5  ( 100.0 % )     0:02:48.5 /  0:06:00.5    2.1
[09/08 19:36:49  13921s] ---------------------------------------------------------------------------------------------
[09/08 19:36:49  13921s] 
[09/08 19:36:49  13921s] Deleting Cell Server ...
[09/08 19:36:49  13921s] <CMD> zoomBox 454.89700 390.21300 1252.03500 1178.54300
[09/08 19:38:21  13930s] <CMD> routeDesign -globalDetail
[09/08 19:38:21  13930s] #% Begin routeDesign (date=09/08 19:38:21, mem=2541.4M)
[09/08 19:38:21  13930s] ### Time Record (routeDesign) is installed.
[09/08 19:38:21  13930s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2541.39 (MB), peak = 4324.43 (MB)
[09/08 19:38:21  13930s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/08 19:38:21  13930s] **INFO: User settings:
[09/08 19:38:21  13930s] setNanoRouteMode -drouteAntennaFactor                           1
[09/08 19:38:21  13930s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[09/08 19:38:21  13930s] setNanoRouteMode -drouteStartIteration                          0
[09/08 19:38:21  13930s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/08 19:38:21  13930s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/08 19:38:21  13930s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 19:38:21  13930s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 19:38:21  13930s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 19:38:21  13930s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/08 19:38:21  13930s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 19:38:21  13930s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 19:38:21  13930s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 19:38:21  13930s] setNanoRouteMode -timingEngine                                  {}
[09/08 19:38:21  13930s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 19:38:21  13930s] setDesignMode -congEffort                                       high
[09/08 19:38:21  13930s] setDesignMode -flowEffort                                       standard
[09/08 19:38:21  13930s] setDesignMode -process                                          130
[09/08 19:38:21  13930s] setDesignMode -topRoutingLayer                                  Metal5
[09/08 19:38:21  13930s] setExtractRCMode -basic                                         true
[09/08 19:38:21  13930s] setExtractRCMode -coupled                                       true
[09/08 19:38:21  13930s] setExtractRCMode -coupling_c_th                                 0.4
[09/08 19:38:21  13930s] setExtractRCMode -defViaCap                                     true
[09/08 19:38:21  13930s] setExtractRCMode -engine                                        postRoute
[09/08 19:38:21  13930s] setExtractRCMode -extended                                      false
[09/08 19:38:21  13930s] setExtractRCMode -layerIndependent                              1
[09/08 19:38:21  13930s] setExtractRCMode -noCleanRCDB                                   true
[09/08 19:38:21  13930s] setExtractRCMode -nrNetInMemory                                 100000
[09/08 19:38:21  13930s] setExtractRCMode -relative_c_th                                 1
[09/08 19:38:21  13930s] setExtractRCMode -total_c_th                                    0
[09/08 19:38:21  13930s] setDelayCalMode -enable_high_fanout                             true
[09/08 19:38:21  13930s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/08 19:38:21  13930s] setDelayCalMode -engine                                         aae
[09/08 19:38:21  13930s] setDelayCalMode -ignoreNetLoad                                  false
[09/08 19:38:21  13930s] setDelayCalMode -SIAware                                        true
[09/08 19:38:21  13930s] setSIMode -separate_delta_delay_on_data                         true
[09/08 19:38:21  13930s] 
[09/08 19:38:21  13930s] #default_rc_corner has no qx tech file defined
[09/08 19:38:21  13930s] #No active RC corner or QRC tech file is missing.
[09/08 19:38:21  13930s] #**INFO: setDesignMode -flowEffort standard
[09/08 19:38:21  13930s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/08 19:38:21  13930s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/08 19:38:21  13930s] OPERPROF: Starting checkPlace at level 1, MEM:3486.7M
[09/08 19:38:21  13930s] #spOpts: N=130 
[09/08 19:38:21  13930s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3486.7M
[09/08 19:38:21  13930s] Info: 140 insts are soft-fixed.
[09/08 19:38:21  13930s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3486.7M
[09/08 19:38:21  13930s] Core basic site is CoreSite
[09/08 19:38:21  13930s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/08 19:38:21  13930s] SiteArray: use 3,092,480 bytes
[09/08 19:38:21  13930s] SiteArray: current memory after site array memory allocation 3488.2M
[09/08 19:38:21  13930s] SiteArray: FP blocked sites are writable
[09/08 19:38:21  13930s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.134, REAL:0.037, MEM:3488.2M
[09/08 19:38:21  13930s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.143, REAL:0.046, MEM:3488.2M
[09/08 19:38:21  13930s] Begin checking placement ... (start mem=3486.7M, init mem=3488.2M)
[09/08 19:38:21  13930s] 
[09/08 19:38:21  13930s] Running CheckPlace using 8 threads!...
[09/08 19:38:22  13931s] 
[09/08 19:38:22  13931s] ...checkPlace MT is done!
[09/08 19:38:22  13931s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3488.2M
[09/08 19:38:22  13931s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.018, REAL:0.018, MEM:3488.2M
[09/08 19:38:22  13931s] *info: Placed = 52616          (Fixed = 8462)
[09/08 19:38:22  13931s] *info: Unplaced = 0           
[09/08 19:38:22  13931s] Placement Density:62.11%(660656/1063714)
[09/08 19:38:22  13931s] Placement Density (including fixed std cells):62.71%(677918/1080976)
[09/08 19:38:22  13931s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3488.2M
[09/08 19:38:22  13931s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.018, REAL:0.018, MEM:3488.2M
[09/08 19:38:22  13931s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:01.0; mem=3488.2M)
[09/08 19:38:22  13931s] OPERPROF: Finished checkPlace at level 1, CPU:0.786, REAL:0.335, MEM:3488.2M
[09/08 19:38:22  13931s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[09/08 19:38:22  13931s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/08 19:38:22  13931s] 
[09/08 19:38:22  13931s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/08 19:38:22  13931s] *** Changed status on (0) nets in Clock.
[09/08 19:38:22  13931s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3488.2M) ***
[09/08 19:38:22  13931s] % Begin globalDetailRoute (date=09/08 19:38:22, mem=2543.5M)
[09/08 19:38:22  13931s] 
[09/08 19:38:22  13931s] globalDetailRoute
[09/08 19:38:22  13931s] 
[09/08 19:38:22  13931s] ### Time Record (globalDetailRoute) is installed.
[09/08 19:38:22  13931s] #Start globalDetailRoute on Mon Sep  8 19:38:22 2025
[09/08 19:38:22  13931s] #
[09/08 19:38:22  13931s] ### Time Record (Pre Callback) is installed.
[09/08 19:38:22  13931s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_B98GMT.rcdb.d': 45168 access done (mem: 3536.191M)
[09/08 19:38:22  13931s] ### Time Record (Pre Callback) is uninstalled.
[09/08 19:38:22  13931s] ### Time Record (DB Import) is installed.
[09/08 19:38:22  13931s] ### Time Record (Timing Data Generation) is installed.
[09/08 19:38:22  13931s] #Warning: design is detail-routed. Trial route is skipped!
[09/08 19:38:22  13931s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 19:38:22  13931s] LayerId::1 widthSet size::1
[09/08 19:38:22  13931s] LayerId::2 widthSet size::3
[09/08 19:38:22  13931s] LayerId::3 widthSet size::3
[09/08 19:38:22  13931s] LayerId::4 widthSet size::3
[09/08 19:38:22  13931s] LayerId::5 widthSet size::3
[09/08 19:38:22  13931s] LayerId::6 widthSet size::1
[09/08 19:38:22  13931s] LayerId::7 widthSet size::1
[09/08 19:38:22  13931s] Initializing multi-corner resistance tables ...
[09/08 19:38:22  13932s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343176 ; uaWl: 0.999797 ; uaWlH: 0.323579 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:38:23  13932s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 19:38:23  13932s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:38:23  13932s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 19:38:23  13932s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:38:23  13933s] ### Net info: total nets: 51355
[09/08 19:38:23  13933s] ### Net info: dirty nets: 0
[09/08 19:38:23  13933s] ### Net info: marked as disconnected nets: 0
[09/08 19:38:23  13934s] #num needed restored net=48
[09/08 19:38:23  13934s] #need_extraction net=48 (total=51355)
[09/08 19:38:24  13934s] ### Net info: fully routed nets: 45120
[09/08 19:38:24  13934s] ### Net info: trivial (< 2 pins) nets: 6235
[09/08 19:38:24  13934s] ### Net info: unrouted nets: 0
[09/08 19:38:24  13934s] ### Net info: re-extraction nets: 0
[09/08 19:38:24  13934s] ### Net info: ignored nets: 0
[09/08 19:38:24  13934s] ### Net info: skip routing nets: 48
[09/08 19:38:24  13934s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:38:24  13934s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:38:24  13934s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:38:24  13934s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:38:24  13934s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:38:24  13934s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:38:24  13935s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 19:38:24  13935s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:38:24  13935s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 19:38:24  13935s] #Start reading timing information from file .timing_file_77270.tif.gz ...
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance ictc_postCTS_setupFE_OCPC21192_FE_OFN18517_soc_status_o in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC1126_core_instr_obi_req_71 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC24239_core_data_obi_req_64 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC23951_0176 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC23841_FE_RN_1357_0 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC23795_FE_RN_7848_0 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_setupFE_OCPC21848_core_instr_obi_req_68 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_setupFE_OCPC21041_FE_OFN2390_core_data_obi_req_71 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/ictc_postCTS_setupFE_OFC17808_all_sbr_obi_rsp_91 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/ictc_preCTS_FE_OFC9014_all_sbr_obi_rsp_101 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/ictc_preCTS_FE_OCPC6927_2358 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC17881_gen_512x32xBx1_rdata64_26 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC16634_gen_512x32xBx1_rdata64_32 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_postCTS_setupFE_OFC16591_gen_512x32xBx1_rdata64_33 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_OCPC24231_i_ibex_id_stage_i_controller_i_load_err_i in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_OCPC994_FE_OFN12263_FE_OCPN6483_n in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_OCPC951_FE_RN_7734_0 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_RC_20958_0 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_OCPC23662_core_data_obi_rsp_1 in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (NRDB-193) 
[09/08 19:38:24  13935s] #Cannot find instance i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_OFC22835_FE_OCPN5808_i_ibex_id_stage_i_controller_i_store_err_i in db referenced by timing file .timing_file_77270.tif.gz. 
[09/08 19:38:24  13935s] #WARNING (NRDB-192) 
[09/08 19:38:24  13935s] #Cannot find port A in db referenced by timing file .timing_file_77270.tif.gz
[09/08 19:38:24  13935s] #WARNING (EMS-27) Message (NRDB-193) has exceeded the current message display limit of 20.
[09/08 19:38:24  13935s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:38:24  13935s] #WARNING (EMS-27) Message (NRDB-192) has exceeded the current message display limit of 20.
[09/08 19:38:24  13935s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:38:24  13935s] #
[09/08 19:38:24  13935s] # 50 instances referenced by timing file .timing_file_77270.tif.gz are missing in db.
[09/08 19:38:24  13935s] #Read in timing information for 48 ports, 43986 instances from timing file .timing_file_77270.tif.gz.
[09/08 19:38:24  13935s] ### import design signature (608): route=1586090133 flt_obj=0 vio=1390714669 swire=282492057 shield_wire=1 net_attr=1428939787 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1328925396 pin_access=1341894652
[09/08 19:38:24  13936s] ### Time Record (DB Import) is uninstalled.
[09/08 19:38:24  13936s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 19:38:24  13936s] #RTESIG:78da85d14d4f0321100660cffe8a09ed614d6ce57397bd9a7855d3a8574285fd885b6880
[09/08 19:38:24  13936s] #       3df4df4b6abc6d174e24f3649879d96cbf5e0e8028de13bc3b63cc1581d703cd17c27698
[09/08 19:38:24  13936s] #       32fe44b1caa5cf6774bfd9bebd7f102a81ecf1f540d54d5ea74798a30d106d4aa3eb1ffe
[09/08 19:38:24  13936s] #       1c6b256430ba647b1b16896805203d278fa08a29e4c222abf38bff2cd9e074b82c3ac284
[09/08 19:38:24  13936s] #       8014660bd5d1fb69d970caa0d3535c45826040f1e74218569d51f15b0d4629337a63155d
[09/08 19:38:24  13936s] #       1f96084a010d633f949c6872ec25d4b23c48d2cee860b2b56e3edd921c90f3ceaeaaa6c6
[09/08 19:38:24  13936s] #       c5841a49caa6cdc35f632c2c20052f3693a22e7f89cc71dd6e74f70b9489d713
[09/08 19:38:24  13936s] #
[09/08 19:38:24  13936s] ### Time Record (Data Preparation) is installed.
[09/08 19:38:24  13936s] #RTESIG:78da8dd14d4fc420100660cffe8a09bb879ab82b9f2dbd9a7855b351af04857ec40a06e8
[09/08 19:38:24  13936s] #       61ffbda4c65bb7c889649ecc0c2fbbfddbc30910c547820fdf187345e0f144f385b003a6
[09/08 19:38:24  13936s] #       8cdf51ac72e9f51e5deff64fcf2f844a2047bc1ca8bac9eb740b73b401a24d6974fdcdaf
[09/08 19:38:24  13936s] #       63ad840c46976c6fc32a11ad00a4e7e4115431855c5865759ef8c7920d4e87f3aa234c08
[09/08 19:38:24  13936s] #       4861b650bd7b3fad1b4e19747a8a9b48100c287e9e09c3aa332a7ea8c12865466faca2db
[09/08 19:38:24  13936s] #       cb124129a061ec8792134d8ebd845a961749da191d4cb6d6cd5f972407e4bcb39b6a8972
[09/08 19:38:24  13936s] #       797e617053e362948d2465d336ff1b28052f3693a22eff9dccb95e6e74f503fc8fe3c8
[09/08 19:38:24  13936s] #
[09/08 19:38:24  13936s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:38:25  13936s] #Using multithreading with 8 threads.
[09/08 19:38:25  13936s] ### Time Record (Data Preparation) is installed.
[09/08 19:38:25  13936s] #Start routing data preparation on Mon Sep  8 19:38:25 2025
[09/08 19:38:25  13936s] #
[09/08 19:38:25  13936s] #Minimum voltage of a net in the design = 0.000.
[09/08 19:38:25  13936s] #Maximum voltage of a net in the design = 1.320.
[09/08 19:38:25  13936s] #Voltage range [0.000 - 1.320] has 51353 nets.
[09/08 19:38:25  13936s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 19:38:25  13936s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 19:38:25  13936s] ### Time Record (Cell Pin Access) is installed.
[09/08 19:38:25  13936s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 19:38:26  13938s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 19:38:26  13938s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 19:38:26  13938s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 19:38:26  13938s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 19:38:26  13938s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 19:38:26  13938s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 19:38:26  13938s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 19:38:26  13938s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 19:38:26  13938s] #Monitoring time of adding inner blkg by smac
[09/08 19:38:26  13938s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2542.12 (MB), peak = 4324.43 (MB)
[09/08 19:38:27  13939s] #Regenerating Ggrids automatically.
[09/08 19:38:27  13939s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/08 19:38:27  13939s] #Using automatically generated G-grids.
[09/08 19:38:28  13939s] #Done routing data preparation.
[09/08 19:38:28  13939s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2740.09 (MB), peak = 4324.43 (MB)
[09/08 19:38:28  13940s] #Start instance access analysis using 8 threads...
[09/08 19:38:28  13940s] ### Time Record (Instance Pin Access) is installed.
[09/08 19:38:29  13940s] #0 instance pins are hard to access
[09/08 19:38:29  13940s] #Instance access analysis statistics:
[09/08 19:38:29  13940s] #Cpu time = 00:00:01
[09/08 19:38:29  13940s] #Elapsed time = 00:00:01
[09/08 19:38:29  13940s] #Increased memory = 4.41 (MB)
[09/08 19:38:29  13940s] #Total memory = 2744.50 (MB)
[09/08 19:38:29  13940s] #Peak memory = 4324.43 (MB)
[09/08 19:38:29  13940s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 19:38:29  13940s] #WARNING (NRGR-8) Clock net clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk_i bottom preferred routing layer as 1.
[09/08 19:38:29  13940s] #WARNING (NRGR-8) Clock net jtag_tck_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net jtag_tck_i bottom preferred routing layer as 1.
[09/08 19:38:29  13940s] #WARNING (NRGR-8) Clock net ref_clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net ref_clk_i bottom preferred routing layer as 1.
[09/08 19:38:29  13941s] #
[09/08 19:38:29  13941s] #Finished routing data preparation on Mon Sep  8 19:38:29 2025
[09/08 19:38:29  13941s] #
[09/08 19:38:29  13941s] #Cpu time = 00:00:05
[09/08 19:38:29  13941s] #Elapsed time = 00:00:04
[09/08 19:38:29  13941s] #Increased memory = 211.15 (MB)
[09/08 19:38:29  13941s] #Total memory = 2744.50 (MB)
[09/08 19:38:29  13941s] #Peak memory = 4324.43 (MB)
[09/08 19:38:29  13941s] #
[09/08 19:38:29  13941s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:38:29  13941s] ### Time Record (Global Routing) is installed.
[09/08 19:38:29  13941s] #
[09/08 19:38:29  13941s] #Start global routing on Mon Sep  8 19:38:29 2025
[09/08 19:38:29  13941s] #
[09/08 19:38:29  13941s] #
[09/08 19:38:29  13941s] #Start global routing initialization on Mon Sep  8 19:38:29 2025
[09/08 19:38:29  13941s] #
[09/08 19:38:29  13941s] #WARNING (NRGR-22) Design is already detail routed.
[09/08 19:38:29  13941s] ### Time Record (Global Routing) is uninstalled.
[09/08 19:38:29  13941s] ### Time Record (Data Preparation) is installed.
[09/08 19:38:29  13941s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:38:30  13941s] ### track-assign external-init starts on Mon Sep  8 19:38:30 2025 with memory = 2744.50 (MB), peak = 4324.43 (MB)
[09/08 19:38:30  13941s] ### Time Record (Track Assignment) is installed.
[09/08 19:38:30  13942s] ### Time Record (Track Assignment) is uninstalled.
[09/08 19:38:30  13942s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:4.2 GB --1.30 [8]--
[09/08 19:38:30  13943s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 19:38:30  13943s] #Cpu time = 00:00:07
[09/08 19:38:30  13943s] #Elapsed time = 00:00:06
[09/08 19:38:30  13943s] #Increased memory = 211.15 (MB)
[09/08 19:38:30  13943s] #Total memory = 2744.50 (MB)
[09/08 19:38:30  13943s] #Peak memory = 4324.43 (MB)
[09/08 19:38:30  13943s] #Using multithreading with 8 threads.
[09/08 19:38:31  13943s] ### Time Record (Detail Routing) is installed.
[09/08 19:38:31  13944s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 19:38:39  13952s] #
[09/08 19:38:39  13952s] #Start Detail Routing..
[09/08 19:38:39  13952s] #start initial detail routing ...
[09/08 19:38:39  13952s] ### Design has 0 dirty nets, has valid drcs
[09/08 19:38:39  13953s] #   number of violations = 1
[09/08 19:38:39  13953s] #
[09/08 19:38:39  13953s] #    By Layer and Type :
[09/08 19:38:39  13953s] #	          Short   Totals
[09/08 19:38:39  13953s] #	Metal1        0        0
[09/08 19:38:39  13953s] #	Metal2        0        0
[09/08 19:38:39  13953s] #	Metal3        0        0
[09/08 19:38:39  13953s] #	Metal4        0        0
[09/08 19:38:39  13953s] #	Metal5        1        1
[09/08 19:38:39  13953s] #	Totals        1        1
[09/08 19:38:39  13953s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2781.09 (MB), peak = 4324.43 (MB)
[09/08 19:38:40  13956s] #start 1st optimization iteration ...
[09/08 19:38:40  13956s] #   number of violations = 1
[09/08 19:38:40  13956s] #
[09/08 19:38:40  13956s] #    By Layer and Type :
[09/08 19:38:40  13956s] #	          Short   Totals
[09/08 19:38:40  13956s] #	Metal1        0        0
[09/08 19:38:40  13956s] #	Metal2        0        0
[09/08 19:38:40  13956s] #	Metal3        0        0
[09/08 19:38:40  13956s] #	Metal4        0        0
[09/08 19:38:40  13956s] #	Metal5        1        1
[09/08 19:38:40  13956s] #	Totals        1        1
[09/08 19:38:40  13956s] #    number of process antenna violations = 61
[09/08 19:38:40  13956s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2792.58 (MB), peak = 4324.43 (MB)
[09/08 19:38:40  13957s] #start 2nd optimization iteration ...
[09/08 19:38:40  13958s] #   number of violations = 1
[09/08 19:38:40  13958s] #
[09/08 19:38:40  13958s] #    By Layer and Type :
[09/08 19:38:40  13958s] #	          Short   Totals
[09/08 19:38:40  13958s] #	Metal1        0        0
[09/08 19:38:40  13958s] #	Metal2        0        0
[09/08 19:38:40  13958s] #	Metal3        0        0
[09/08 19:38:40  13958s] #	Metal4        0        0
[09/08 19:38:40  13958s] #	Metal5        1        1
[09/08 19:38:40  13958s] #	Totals        1        1
[09/08 19:38:40  13958s] #    number of process antenna violations = 61
[09/08 19:38:40  13958s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2794.05 (MB), peak = 4324.43 (MB)
[09/08 19:38:40  13958s] #start 3rd optimization iteration ...
[09/08 19:38:40  13959s] #   number of violations = 1
[09/08 19:38:40  13959s] #
[09/08 19:38:40  13959s] #    By Layer and Type :
[09/08 19:38:40  13959s] #	          Short   Totals
[09/08 19:38:40  13959s] #	Metal1        0        0
[09/08 19:38:40  13959s] #	Metal2        0        0
[09/08 19:38:40  13959s] #	Metal3        0        0
[09/08 19:38:40  13959s] #	Metal4        0        0
[09/08 19:38:40  13959s] #	Metal5        1        1
[09/08 19:38:40  13959s] #	Totals        1        1
[09/08 19:38:40  13959s] #    number of process antenna violations = 61
[09/08 19:38:40  13959s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2797.34 (MB), peak = 4324.43 (MB)
[09/08 19:38:40  13959s] #start 4th optimization iteration ...
[09/08 19:38:41  13959s] #   number of violations = 1
[09/08 19:38:41  13959s] #
[09/08 19:38:41  13959s] #    By Layer and Type :
[09/08 19:38:41  13959s] #	          Short   Totals
[09/08 19:38:41  13959s] #	Metal1        0        0
[09/08 19:38:41  13959s] #	Metal2        0        0
[09/08 19:38:41  13959s] #	Metal3        0        0
[09/08 19:38:41  13959s] #	Metal4        0        0
[09/08 19:38:41  13959s] #	Metal5        1        1
[09/08 19:38:41  13959s] #	Totals        1        1
[09/08 19:38:41  13959s] #    number of process antenna violations = 61
[09/08 19:38:41  13959s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2796.35 (MB), peak = 4324.43 (MB)
[09/08 19:38:41  13960s] #start 5th optimization iteration ...
[09/08 19:38:41  13960s] #   number of violations = 1
[09/08 19:38:41  13960s] #
[09/08 19:38:41  13960s] #    By Layer and Type :
[09/08 19:38:41  13960s] #	          Short   Totals
[09/08 19:38:41  13960s] #	Metal1        0        0
[09/08 19:38:41  13960s] #	Metal2        0        0
[09/08 19:38:41  13960s] #	Metal3        0        0
[09/08 19:38:41  13960s] #	Metal4        0        0
[09/08 19:38:41  13960s] #	Metal5        1        1
[09/08 19:38:41  13960s] #	Totals        1        1
[09/08 19:38:41  13960s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2796.57 (MB), peak = 4324.43 (MB)
[09/08 19:38:41  13960s] #start 6th optimization iteration ...
[09/08 19:38:41  13961s] #   number of violations = 1
[09/08 19:38:41  13961s] #
[09/08 19:38:41  13961s] #    By Layer and Type :
[09/08 19:38:41  13961s] #	          Short   Totals
[09/08 19:38:41  13961s] #	Metal1        0        0
[09/08 19:38:41  13961s] #	Metal2        0        0
[09/08 19:38:41  13961s] #	Metal3        0        0
[09/08 19:38:41  13961s] #	Metal4        0        0
[09/08 19:38:41  13961s] #	Metal5        1        1
[09/08 19:38:41  13961s] #	Totals        1        1
[09/08 19:38:41  13961s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2796.59 (MB), peak = 4324.43 (MB)
[09/08 19:38:41  13961s] #start 7th optimization iteration ...
[09/08 19:38:41  13961s] #   number of violations = 1
[09/08 19:38:41  13961s] #
[09/08 19:38:41  13961s] #    By Layer and Type :
[09/08 19:38:41  13961s] #	          Short   Totals
[09/08 19:38:41  13961s] #	Metal1        0        0
[09/08 19:38:41  13961s] #	Metal2        0        0
[09/08 19:38:41  13961s] #	Metal3        0        0
[09/08 19:38:41  13961s] #	Metal4        0        0
[09/08 19:38:41  13961s] #	Metal5        1        1
[09/08 19:38:41  13961s] #	Totals        1        1
[09/08 19:38:41  13961s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2796.95 (MB), peak = 4324.43 (MB)
[09/08 19:38:41  13961s] #start 8th optimization iteration ...
[09/08 19:38:41  13962s] #   number of violations = 1
[09/08 19:38:41  13962s] #
[09/08 19:38:41  13962s] #    By Layer and Type :
[09/08 19:38:41  13962s] #	          Short   Totals
[09/08 19:38:41  13962s] #	Metal1        0        0
[09/08 19:38:41  13962s] #	Metal2        0        0
[09/08 19:38:41  13962s] #	Metal3        0        0
[09/08 19:38:41  13962s] #	Metal4        0        0
[09/08 19:38:41  13962s] #	Metal5        1        1
[09/08 19:38:41  13962s] #	Totals        1        1
[09/08 19:38:41  13962s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2796.21 (MB), peak = 4324.43 (MB)
[09/08 19:38:41  13962s] #start 9th optimization iteration ...
[09/08 19:38:41  13963s] #   number of violations = 1
[09/08 19:38:41  13963s] #
[09/08 19:38:41  13963s] #    By Layer and Type :
[09/08 19:38:41  13963s] #	          Short   Totals
[09/08 19:38:41  13963s] #	Metal1        0        0
[09/08 19:38:41  13963s] #	Metal2        0        0
[09/08 19:38:41  13963s] #	Metal3        0        0
[09/08 19:38:41  13963s] #	Metal4        0        0
[09/08 19:38:41  13963s] #	Metal5        1        1
[09/08 19:38:41  13963s] #	Totals        1        1
[09/08 19:38:41  13963s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2796.71 (MB), peak = 4324.43 (MB)
[09/08 19:38:41  13963s] #start 10th optimization iteration ...
[09/08 19:38:42  13963s] #   number of violations = 1
[09/08 19:38:42  13963s] #
[09/08 19:38:42  13963s] #    By Layer and Type :
[09/08 19:38:42  13963s] #	          Short   Totals
[09/08 19:38:42  13963s] #	Metal1        0        0
[09/08 19:38:42  13963s] #	Metal2        0        0
[09/08 19:38:42  13963s] #	Metal3        0        0
[09/08 19:38:42  13963s] #	Metal4        0        0
[09/08 19:38:42  13963s] #	Metal5        1        1
[09/08 19:38:42  13963s] #	Totals        1        1
[09/08 19:38:42  13963s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2796.43 (MB), peak = 4324.43 (MB)
[09/08 19:38:42  13963s] #start 11th optimization iteration ...
[09/08 19:38:42  13964s] #   number of violations = 0
[09/08 19:38:42  13964s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2796.25 (MB), peak = 4324.43 (MB)
[09/08 19:38:42  13965s] #Complete Detail Routing.
[09/08 19:38:42  13965s] #Total number of nets with non-default rule or having extra spacing = 804
[09/08 19:38:42  13965s] #Total wire length = 2344837 um.
[09/08 19:38:42  13965s] #Total half perimeter of net bounding box = 1940125 um.
[09/08 19:38:42  13965s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:38:42  13965s] #Total wire length on LAYER Metal2 = 652500 um.
[09/08 19:38:42  13965s] #Total wire length on LAYER Metal3 = 934184 um.
[09/08 19:38:42  13965s] #Total wire length on LAYER Metal4 = 756492 um.
[09/08 19:38:42  13965s] #Total wire length on LAYER Metal5 = 1662 um.
[09/08 19:38:42  13965s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:38:42  13965s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:38:42  13965s] #Total number of vias = 289335
[09/08 19:38:42  13965s] #Up-Via Summary (total 289335):
[09/08 19:38:42  13965s] #           
[09/08 19:38:42  13965s] #-----------------------
[09/08 19:38:42  13965s] # Metal1         141787
[09/08 19:38:42  13965s] # Metal2         105884
[09/08 19:38:42  13965s] # Metal3          41309
[09/08 19:38:42  13965s] # Metal4            355
[09/08 19:38:42  13965s] #-----------------------
[09/08 19:38:42  13965s] #                289335 
[09/08 19:38:42  13965s] #
[09/08 19:38:42  13965s] #Total number of DRC violations = 0
[09/08 19:38:42  13965s] ### Time Record (Detail Routing) is uninstalled.
[09/08 19:38:42  13965s] #Cpu time = 00:00:22
[09/08 19:38:42  13965s] #Elapsed time = 00:00:12
[09/08 19:38:42  13965s] #Increased memory = 24.12 (MB)
[09/08 19:38:42  13965s] #Total memory = 2768.62 (MB)
[09/08 19:38:42  13965s] #Peak memory = 4324.43 (MB)
[09/08 19:38:42  13965s] ### Time Record (Antenna Fixing) is installed.
[09/08 19:38:42  13965s] #
[09/08 19:38:42  13965s] #start routing for process antenna violation fix ...
[09/08 19:38:42  13966s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 19:38:51  13976s] #cpu time = 00:00:11, elapsed time = 00:00:09, memory = 2794.25 (MB), peak = 4324.43 (MB)
[09/08 19:38:51  13976s] #
[09/08 19:38:51  13977s] #Total number of nets with non-default rule or having extra spacing = 804
[09/08 19:38:51  13977s] #Total wire length = 2344857 um.
[09/08 19:38:51  13977s] #Total half perimeter of net bounding box = 1940125 um.
[09/08 19:38:51  13977s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:38:51  13977s] #Total wire length on LAYER Metal2 = 652500 um.
[09/08 19:38:51  13977s] #Total wire length on LAYER Metal3 = 934184 um.
[09/08 19:38:51  13977s] #Total wire length on LAYER Metal4 = 756486 um.
[09/08 19:38:51  13977s] #Total wire length on LAYER Metal5 = 1688 um.
[09/08 19:38:51  13977s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:38:51  13977s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:38:51  13977s] #Total number of vias = 289355
[09/08 19:38:51  13977s] #Up-Via Summary (total 289355):
[09/08 19:38:51  13977s] #           
[09/08 19:38:51  13977s] #-----------------------
[09/08 19:38:51  13977s] # Metal1         141787
[09/08 19:38:51  13977s] # Metal2         105884
[09/08 19:38:51  13977s] # Metal3          41309
[09/08 19:38:51  13977s] # Metal4            375
[09/08 19:38:51  13977s] #-----------------------
[09/08 19:38:51  13977s] #                289355 
[09/08 19:38:51  13977s] #
[09/08 19:38:51  13977s] #Total number of DRC violations = 0
[09/08 19:38:51  13977s] #Total number of process antenna violations = 6
[09/08 19:38:51  13977s] #Total number of net violated process antenna rule = 6 ant fix stage
[09/08 19:38:51  13977s] #
[09/08 19:38:51  13977s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:38:52  13979s] #
[09/08 19:38:52  13979s] # start diode insertion for process antenna violation fix ...
[09/08 19:38:52  13979s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:38:52  13979s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2768.62 (MB), peak = 4324.43 (MB)
[09/08 19:38:52  13979s] #
[09/08 19:38:52  13979s] #Total number of nets with non-default rule or having extra spacing = 804
[09/08 19:38:52  13979s] #Total wire length = 2344857 um.
[09/08 19:38:52  13979s] #Total half perimeter of net bounding box = 1940125 um.
[09/08 19:38:52  13979s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:38:52  13979s] #Total wire length on LAYER Metal2 = 652500 um.
[09/08 19:38:52  13979s] #Total wire length on LAYER Metal3 = 934184 um.
[09/08 19:38:52  13979s] #Total wire length on LAYER Metal4 = 756486 um.
[09/08 19:38:52  13979s] #Total wire length on LAYER Metal5 = 1688 um.
[09/08 19:38:52  13979s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:38:52  13979s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:38:52  13979s] #Total number of vias = 289355
[09/08 19:38:52  13979s] #Up-Via Summary (total 289355):
[09/08 19:38:52  13979s] #           
[09/08 19:38:52  13979s] #-----------------------
[09/08 19:38:52  13979s] # Metal1         141787
[09/08 19:38:52  13979s] # Metal2         105884
[09/08 19:38:52  13979s] # Metal3          41309
[09/08 19:38:52  13979s] # Metal4            375
[09/08 19:38:52  13979s] #-----------------------
[09/08 19:38:52  13979s] #                289355 
[09/08 19:38:52  13979s] #
[09/08 19:38:52  13979s] #Total number of DRC violations = 0
[09/08 19:38:52  13979s] #Total number of process antenna violations = 10
[09/08 19:38:52  13979s] #Total number of net violated process antenna rule = 6 
[09/08 19:38:52  13979s] #
[09/08 19:38:52  13979s] #
[09/08 19:38:52  13979s] #start delete and reroute for process antenna violation fix ...
[09/08 19:39:34  14031s] #cpu time = 00:00:51, elapsed time = 00:00:42, memory = 2775.79 (MB), peak = 4324.43 (MB)
[09/08 19:39:34  14031s] #Total number of nets with non-default rule or having extra spacing = 804
[09/08 19:39:34  14031s] #Total wire length = 2344857 um.
[09/08 19:39:34  14031s] #Total half perimeter of net bounding box = 1940125 um.
[09/08 19:39:34  14031s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:39:34  14031s] #Total wire length on LAYER Metal2 = 652500 um.
[09/08 19:39:34  14031s] #Total wire length on LAYER Metal3 = 934184 um.
[09/08 19:39:34  14031s] #Total wire length on LAYER Metal4 = 756486 um.
[09/08 19:39:34  14031s] #Total wire length on LAYER Metal5 = 1688 um.
[09/08 19:39:34  14031s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:39:34  14031s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:39:34  14031s] #Total number of vias = 289355
[09/08 19:39:34  14031s] #Up-Via Summary (total 289355):
[09/08 19:39:34  14031s] #           
[09/08 19:39:34  14031s] #-----------------------
[09/08 19:39:34  14031s] # Metal1         141787
[09/08 19:39:34  14031s] # Metal2         105884
[09/08 19:39:34  14031s] # Metal3          41309
[09/08 19:39:34  14031s] # Metal4            375
[09/08 19:39:34  14031s] #-----------------------
[09/08 19:39:34  14031s] #                289355 
[09/08 19:39:34  14031s] #
[09/08 19:39:34  14031s] #Total number of DRC violations = 0
[09/08 19:39:34  14031s] #Total number of process antenna violations = 6
[09/08 19:39:34  14031s] #Total number of net violated process antenna rule = 6 ant fix stage
[09/08 19:39:34  14031s] #
[09/08 19:39:34  14031s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:39:34  14033s] #
[09/08 19:39:34  14033s] #Total number of nets with non-default rule or having extra spacing = 804
[09/08 19:39:34  14033s] #Total wire length = 2344857 um.
[09/08 19:39:34  14033s] #Total half perimeter of net bounding box = 1940125 um.
[09/08 19:39:34  14033s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:39:34  14033s] #Total wire length on LAYER Metal2 = 652500 um.
[09/08 19:39:34  14033s] #Total wire length on LAYER Metal3 = 934184 um.
[09/08 19:39:34  14033s] #Total wire length on LAYER Metal4 = 756486 um.
[09/08 19:39:34  14033s] #Total wire length on LAYER Metal5 = 1688 um.
[09/08 19:39:34  14033s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:39:34  14033s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:39:34  14033s] #Total number of vias = 289355
[09/08 19:39:34  14033s] #Up-Via Summary (total 289355):
[09/08 19:39:34  14033s] #           
[09/08 19:39:34  14033s] #-----------------------
[09/08 19:39:34  14033s] # Metal1         141787
[09/08 19:39:34  14033s] # Metal2         105884
[09/08 19:39:34  14033s] # Metal3          41309
[09/08 19:39:34  14033s] # Metal4            375
[09/08 19:39:34  14033s] #-----------------------
[09/08 19:39:34  14033s] #                289355 
[09/08 19:39:34  14033s] #
[09/08 19:39:34  14033s] #Total number of DRC violations = 0
[09/08 19:39:34  14033s] #Total number of process antenna violations = 10
[09/08 19:39:34  14033s] #Total number of net violated process antenna rule = 6 
[09/08 19:39:34  14033s] #
[09/08 19:39:34  14033s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 19:39:34  14033s] #detailRoute Statistics:
[09/08 19:39:34  14033s] #Cpu time = 00:01:30
[09/08 19:39:34  14033s] #Elapsed time = 00:01:04
[09/08 19:39:34  14033s] #Increased memory = 27.94 (MB)
[09/08 19:39:34  14033s] #Total memory = 2772.44 (MB)
[09/08 19:39:34  14033s] #Peak memory = 4324.43 (MB)
[09/08 19:39:34  14033s] ### global_detail_route design signature (654): route=1401232642 flt_obj=0 vio=1168655923 shield_wire=1
[09/08 19:39:35  14033s] ### Time Record (DB Export) is installed.
[09/08 19:39:35  14033s] ### export design design signature (655): route=1401232642 flt_obj=0 vio=1168655923 swire=282492057 shield_wire=1 net_attr=1738405888 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1328925396 pin_access=1341894652
[09/08 19:39:36  14035s] ### Time Record (DB Export) is uninstalled.
[09/08 19:39:36  14035s] ### Time Record (Post Callback) is installed.
[09/08 19:39:36  14036s] ### Time Record (Post Callback) is uninstalled.
[09/08 19:39:36  14036s] #
[09/08 19:39:36  14036s] #globalDetailRoute statistics:
[09/08 19:39:36  14036s] #Cpu time = 00:01:45
[09/08 19:39:36  14036s] #Elapsed time = 00:01:14
[09/08 19:39:36  14036s] #Increased memory = -235.68 (MB)
[09/08 19:39:36  14036s] #Total memory = 2307.83 (MB)
[09/08 19:39:36  14036s] #Peak memory = 4324.43 (MB)
[09/08 19:39:36  14036s] #Number of warnings = 120
[09/08 19:39:36  14036s] #Total number of warnings = 687
[09/08 19:39:36  14036s] #Number of fails = 0
[09/08 19:39:36  14036s] #Total number of fails = 0
[09/08 19:39:36  14036s] #Complete globalDetailRoute on Mon Sep  8 19:39:36 2025
[09/08 19:39:36  14036s] #
[09/08 19:39:36  14036s] ### import design signature (656): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1341894652
[09/08 19:39:36  14036s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 19:39:36  14036s] % End globalDetailRoute (date=09/08 19:39:36, total cpu=0:01:45, real=0:01:14, peak res=2847.1M, current mem=2283.7M)
[09/08 19:39:36  14036s] #Default setup view is reset to func_view_wc.
[09/08 19:39:36  14036s] #Default setup view is reset to func_view_wc.
[09/08 19:39:36  14036s] #routeDesign: cpu time = 00:01:46, elapsed time = 00:01:15, memory = 2250.41 (MB), peak = 4324.43 (MB)
[09/08 19:39:36  14036s] 
[09/08 19:39:36  14036s] *** Summary of all messages that are not suppressed in this session:
[09/08 19:39:36  14036s] Severity  ID               Count  Summary                                  
[09/08 19:39:36  14036s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/08 19:39:36  14036s] *** Message Summary: 1 warning(s), 0 error(s)
[09/08 19:39:36  14036s] 
[09/08 19:39:36  14036s] ### Time Record (routeDesign) is uninstalled.
[09/08 19:39:36  14036s] ### 
[09/08 19:39:36  14036s] ###   Scalability Statistics
[09/08 19:39:36  14036s] ### 
[09/08 19:39:36  14036s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:39:36  14036s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/08 19:39:36  14036s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:39:36  14036s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 19:39:36  14036s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 19:39:36  14036s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/08 19:39:36  14036s] ###   DB Import                     |        00:00:05|        00:00:03|             1.7|
[09/08 19:39:36  14036s] ###   DB Export                     |        00:00:02|        00:00:01|             2.1|
[09/08 19:39:36  14036s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/08 19:39:36  14036s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/08 19:39:36  14036s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.2|
[09/08 19:39:36  14036s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/08 19:39:36  14036s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/08 19:39:36  14036s] ###   Detail Routing                |        00:00:22|        00:00:11|             1.9|
[09/08 19:39:36  14036s] ###   Antenna Fixing                |        00:01:08|        00:00:53|             1.3|
[09/08 19:39:36  14036s] ###   Entire Command                |        00:01:46|        00:01:15|             1.4|
[09/08 19:39:36  14036s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:39:36  14036s] ### 
[09/08 19:39:36  14036s] #% End routeDesign (date=09/08 19:39:36, total cpu=0:01:46, real=0:01:15, peak res=2847.1M, current mem=2250.4M)
[09/08 19:39:46  14037s] <CMD> verify_drc -limit 0
[09/08 19:39:46  14037s] **WARN: (IMPVFG-1209):	The value of -limit setting is too large or not positive; changed into maximum integer 2147483647 automatically.
[09/08 19:39:46  14037s] #-limit 2147483646                       # int, default=2147483646, user setting
[09/08 19:39:46  14037s]  *** Starting Verify DRC (MEM: 3250.6) ***
[09/08 19:39:46  14037s] 
[09/08 19:39:46  14037s]   VERIFY DRC ...... Starting Verification
[09/08 19:39:46  14037s]   VERIFY DRC ...... Initializing
[09/08 19:39:46  14037s]   VERIFY DRC ...... Deleting Existing Violations
[09/08 19:39:46  14037s]   VERIFY DRC ...... Creating Sub-Areas
[09/08 19:39:46  14037s]   VERIFY DRC ...... Using new threading
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {0.000 369.920 184.960 554.880} 21 of 100  Thread : 5
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {1479.680 0.000 1664.640 184.960} 9 of 100  Thread : 2
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {184.960 0.000 369.920 184.960} 2 of 100  Thread : 0
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {1294.720 0.000 1479.680 184.960} 8 of 100  Thread : 2
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {554.880 0.000 739.840 184.960} 4 of 100  Thread : 5
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {1664.640 0.000 1840.320 184.960} 10 of 100  Thread : 0
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {0.000 554.880 184.960 739.840} 31 of 100  Thread : 2
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {0.000 739.840 184.960 924.800} 41 of 100  Thread : 2
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {0.000 184.960 184.960 369.920} 11 of 100  Thread : 0
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {1479.680 369.920 1664.640 554.880} 29 of 100  Thread : 7
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {1479.680 184.960 1664.640 369.920} 19 of 100  Thread : 7
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {1664.640 184.960 1840.320 369.920} 20 of 100  Thread : 7
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {1664.640 369.920 1840.320 554.880} 30 of 100  Thread : 7
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {0.000 924.800 184.960 1109.760} 51 of 100  Thread : 7
[09/08 19:39:46  14037s]  VERIFY DRC ...... Sub-Area: {0.000 1109.760 184.960 1294.720} 61 of 100  Thread : 7
[09/08 19:39:46  14038s]  VERIFY DRC ...... Sub-Area: {1479.680 739.840 1664.640 924.800} 49 of 100  Thread : 0
[09/08 19:39:46  14038s]  VERIFY DRC ...... Sub-Area: {1479.680 554.880 1664.640 739.840} 39 of 100  Thread : 0
[09/08 19:39:46  14038s]  VERIFY DRC ...... Sub-Area: {1664.640 554.880 1840.320 739.840} 40 of 100  Thread : 0
[09/08 19:39:46  14038s]  VERIFY DRC ...... Sub-Area: {1664.640 739.840 1840.320 924.800} 50 of 100  Thread : 0
[09/08 19:39:46  14038s]  VERIFY DRC ...... Sub-Area: {184.960 1109.760 369.920 1294.720} 62 of 100  Thread : 7
[09/08 19:39:46  14038s]  VERIFY DRC ...... Sub-Area: {1479.680 924.800 1664.640 1109.760} 59 of 100  Thread : 0
[09/08 19:39:46  14038s]  VERIFY DRC ...... Sub-Area: {1664.640 924.800 1840.320 1109.760} 60 of 100  Thread : 0
[09/08 19:39:46  14038s]  VERIFY DRC ...... Sub-Area: {1109.760 369.920 1294.720 554.880} 27 of 100  Thread : 3
[09/08 19:39:46  14039s]  VERIFY DRC ...... Sub-Area: {1109.760 184.960 1294.720 369.920} 17 of 100  Thread : 3
[09/08 19:39:46  14039s]  VERIFY DRC ...... Sub-Area: {1294.720 184.960 1479.680 369.920} 18 of 100  Thread : 3
[09/08 19:39:46  14039s]  VERIFY DRC ...... Sub-Area: {739.840 369.920 924.800 554.880} 25 of 100  Thread : 6
[09/08 19:39:47  14039s]  VERIFY DRC ...... Sub-Area: {1294.720 369.920 1479.680 554.880} 28 of 100  Thread : 3
[09/08 19:39:47  14039s]  VERIFY DRC ...... Sub-Area: {739.840 184.960 924.800 369.920} 15 of 100  Thread : 6
[09/08 19:39:47  14040s]  VERIFY DRC ...... Sub-Area: {924.800 184.960 1109.760 369.920} 16 of 100  Thread : 6
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {369.920 739.840 554.880 924.800} 43 of 100  Thread : 4
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {924.800 369.920 1109.760 554.880} 26 of 100  Thread : 6
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {1479.680 1109.760 1664.640 1294.720} 69 of 100  Thread : 6
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {1664.640 1109.760 1840.320 1294.720} 70 of 100  Thread : 6
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {0.000 1294.720 184.960 1479.680} 71 of 100  Thread : 6
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {184.960 739.840 369.920 924.800} 42 of 100  Thread : 4
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {0.000 1479.680 184.960 1664.640} 81 of 100  Thread : 4
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {184.960 1479.680 369.920 1664.640} 82 of 100  Thread : 4
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {1479.680 1294.720 1664.640 1479.680} 79 of 100  Thread : 6
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {1664.640 1294.720 1840.320 1479.680} 80 of 100  Thread : 6
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {369.920 369.920 554.880 554.880} 23 of 100  Thread : 1
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {184.960 184.960 369.920 369.920} 12 of 100  Thread : 1
[09/08 19:39:47  14041s]  VERIFY DRC ...... Sub-Area: {369.920 1479.680 554.880 1664.640} 83 of 100  Thread : 4
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {739.840 1479.680 924.800 1664.640} 85 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {739.840 739.840 924.800 924.800} 45 of 100  Thread : 5
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {554.880 1479.680 739.840 1664.640} 84 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {1109.760 1109.760 1294.720 1294.720} 67 of 100  Thread : 3
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {369.920 184.960 554.880 369.920} 13 of 100  Thread : 1
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {184.960 554.880 369.920 739.840} 32 of 100  Thread : 4
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {924.800 1479.680 1109.760 1664.640} 86 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {1109.760 1479.680 1294.720 1664.640} 87 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {1294.720 1479.680 1479.680 1664.640} 88 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {1479.680 1479.680 1664.640 1664.640} 89 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {1664.640 1479.680 1840.320 1664.640} 90 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {0.000 1664.640 184.960 1840.020} 91 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {184.960 1664.640 369.920 1840.020} 92 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {369.920 1664.640 554.880 1840.020} 93 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {554.880 1664.640 739.840 1840.020} 94 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {739.840 1664.640 924.800 1840.020} 95 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {924.800 1664.640 1109.760 1840.020} 96 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {1109.760 1664.640 1294.720 1840.020} 97 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {1294.720 1664.640 1479.680 1840.020} 98 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {1479.680 1664.640 1664.640 1840.020} 99 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {1664.640 1664.640 1840.320 1840.020} 100 of 100  Thread : 6
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {184.960 369.920 369.920 554.880} 22 of 100  Thread : 4
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {554.880 184.960 739.840 369.920} 14 of 100  Thread : 1
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {1109.760 739.840 1294.720 924.800} 47 of 100  Thread : 2
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {739.840 1109.760 924.800 1294.720} 65 of 100  Thread : 0
[09/08 19:39:47  14042s]  VERIFY DRC ...... Sub-Area: {369.920 1109.760 554.880 1294.720} 63 of 100  Thread : 7
[09/08 19:39:47  14043s]  VERIFY DRC ...... Sub-Area: {554.880 554.880 739.840 739.840} 34 of 100  Thread : 5
[09/08 19:39:47  14043s]  VERIFY DRC ...... Sub-Area: {184.960 1294.720 369.920 1479.680} 72 of 100  Thread : 4
[09/08 19:39:47  14043s]  VERIFY DRC ...... Sub-Area: {184.960 924.800 369.920 1109.760} 52 of 100  Thread : 7
[09/08 19:39:47  14043s]  VERIFY DRC ...... Sub-Area: {554.880 369.920 739.840 554.880} 24 of 100  Thread : 5
[09/08 19:39:47  14044s]  VERIFY DRC ...... Sub-Area: {1294.720 554.880 1479.680 739.840} 38 of 100  Thread : 1
[09/08 19:39:47  14044s]  VERIFY DRC ...... Sub-Area: {924.800 554.880 1109.760 739.840} 36 of 100  Thread : 2
[09/08 19:39:47  14045s]  VERIFY DRC ...... Sub-Area: {739.840 554.880 924.800 739.840} 35 of 100  Thread : 2
[09/08 19:39:47  14045s]  VERIFY DRC ...... Sub-Area: {1294.720 1109.760 1479.680 1294.720} 68 of 100  Thread : 3
[09/08 19:39:47  14045s]  VERIFY DRC ...... Sub-Area: {369.920 554.880 554.880 739.840} 33 of 100  Thread : 5
[09/08 19:39:47  14046s]  VERIFY DRC ...... Sub-Area: {739.840 1294.720 924.800 1479.680} 75 of 100  Thread : 6
[09/08 19:39:47  14046s]  VERIFY DRC ...... Sub-Area: {739.840 924.800 924.800 1109.760} 55 of 100  Thread : 0
[09/08 19:39:48  14047s]  VERIFY DRC ...... Sub-Area: {369.920 924.800 554.880 1109.760} 53 of 100  Thread : 7
[09/08 19:39:48  14047s]  VERIFY DRC ...... Sub-Area: {369.920 1294.720 554.880 1479.680} 73 of 100  Thread : 4
[09/08 19:39:48  14047s]  VERIFY DRC ...... Sub-Area: {1294.720 739.840 1479.680 924.800} 48 of 100  Thread : 1
[09/08 19:39:48  14048s]  VERIFY DRC ...... Sub-Area: {1109.760 1294.720 1294.720 1479.680} 77 of 100  Thread : 3
[09/08 19:39:48  14049s]  VERIFY DRC ...... Sub-Area: {554.880 739.840 739.840 924.800} 44 of 100  Thread : 7
[09/08 19:39:48  14049s]  VERIFY DRC ...... Sub-Area: {924.800 739.840 1109.760 924.800} 46 of 100  Thread : 0
[09/08 19:39:48  14050s]  VERIFY DRC ...... Sub-Area: {1294.720 924.800 1479.680 1109.760} 58 of 100  Thread : 1
[09/08 19:39:48  14050s]  VERIFY DRC ...... Sub-Area: {924.800 1109.760 1109.760 1294.720} 66 of 100  Thread : 3
[09/08 19:39:48  14050s]  VERIFY DRC ...... Sub-Area: {554.880 1109.760 739.840 1294.720} 64 of 100  Thread : 4
[09/08 19:39:48  14050s]  VERIFY DRC ...... Sub-Area: {1109.760 554.880 1294.720 739.840} 37 of 100  Thread : 0
[09/08 19:39:48  14051s]  VERIFY DRC ...... Sub-Area: {1294.720 1294.720 1479.680 1479.680} 78 of 100  Thread : 6
[09/08 19:39:49  14052s]  VERIFY DRC ...... Sub-Area: {924.800 924.800 1109.760 1109.760} 56 of 100  Thread : 3
[09/08 19:39:49  14052s]  VERIFY DRC ...... Thread : 5 finished.
[09/08 19:39:49  14052s]  VERIFY DRC ...... Sub-Area: {554.880 1294.720 739.840 1479.680} 74 of 100  Thread : 2
[09/08 19:39:49  14052s]  VERIFY DRC ...... Thread : 2 finished.
[09/08 19:39:49  14052s]  VERIFY DRC ...... Sub-Area: {554.880 924.800 739.840 1109.760} 54 of 100  Thread : 4
[09/08 19:39:49  14052s]  VERIFY DRC ...... Thread : 4 finished.
[09/08 19:39:49  14052s]  VERIFY DRC ...... Sub-Area: {924.800 1294.720 1109.760 1479.680} 76 of 100  Thread : 7
[09/08 19:39:49  14052s]  VERIFY DRC ...... Thread : 7 finished.
[09/08 19:39:49  14053s]  VERIFY DRC ...... Sub-Area: {1109.760 924.800 1294.720 1109.760} 57 of 100  Thread : 3
[09/08 19:39:49  14053s]  VERIFY DRC ...... Thread : 3 finished.
[09/08 19:39:49  14053s] 
[09/08 19:39:49  14053s]   Verification Complete : 4099 Viols.
[09/08 19:39:49  14053s] 
[09/08 19:39:49  14053s]  Violation Summary By Layer and Type:
[09/08 19:39:49  14053s] 
[09/08 19:39:49  14053s] 	         MetSpc   Totals
[09/08 19:39:49  14053s] 	Metal1     4099     4099
[09/08 19:39:49  14053s] 	Totals     4099     4099
[09/08 19:39:49  14053s] 
[09/08 19:39:49  14053s]  *** End Verify DRC (CPU: 0:00:15.3  ELAPSED TIME: 3.00  MEM: 32.0M) ***
[09/08 19:39:49  14053s] 
[09/08 19:40:40  14058s] <CMD> verify_connectivity -type regular
[09/08 19:40:40  14058s] VERIFY_CONNECTIVITY use new engine.
[09/08 19:40:40  14058s] 
[09/08 19:40:40  14058s] ******** Start: VERIFY CONNECTIVITY ********
[09/08 19:40:40  14058s] Start Time: Mon Sep  8 19:40:40 2025
[09/08 19:40:40  14058s] 
[09/08 19:40:40  14058s] Design Name: croc_chip
[09/08 19:40:40  14058s] Database Units: 1000
[09/08 19:40:40  14058s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[09/08 19:40:40  14058s] Error Limit = 1000; Warning Limit = 50
[09/08 19:40:40  14058s] Check specified nets
[09/08 19:40:40  14058s] Use 8 pthreads
[09/08 19:40:40  14060s] 
[09/08 19:40:40  14060s] Begin Summary 
[09/08 19:40:40  14060s]   Found no problems or warnings.
[09/08 19:40:40  14060s] End Summary
[09/08 19:40:40  14060s] 
[09/08 19:40:40  14060s] End Time: Mon Sep  8 19:40:40 2025
[09/08 19:40:40  14060s] Time Elapsed: 0:00:00.0
[09/08 19:40:40  14060s] 
[09/08 19:40:40  14060s] ******** End: VERIFY CONNECTIVITY ********
[09/08 19:40:40  14060s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/08 19:40:40  14060s]   (CPU Time: 0:00:02.6  MEM: 0.000M)
[09/08 19:40:40  14060s] 
[09/08 19:41:01  14063s] <CMD> timeDesign -postroute -slackReports
[09/08 19:41:01  14063s]  Reset EOS DB
[09/08 19:41:01  14063s] Ignoring AAE DB Resetting ...
[09/08 19:41:01  14063s] Extraction called for design 'croc_chip' of instances=52680 and nets=51355 using extraction engine 'postRoute' at effort level 'low' .
[09/08 19:41:01  14063s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 19:41:01  14063s] RC Extraction called in multi-corner(1) mode.
[09/08 19:41:01  14063s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 19:41:01  14063s] Type 'man IMPEXT-6197' for more detail.
[09/08 19:41:01  14063s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 19:41:01  14063s] * Layer Id             : 1 - M1
[09/08 19:41:01  14063s]       Thickness        : 0.4
[09/08 19:41:01  14063s]       Min Width        : 0.16
[09/08 19:41:01  14063s]       Layer Dielectric : 4.1
[09/08 19:41:01  14063s] * Layer Id             : 2 - M2
[09/08 19:41:01  14063s]       Thickness        : 0.45
[09/08 19:41:01  14063s]       Min Width        : 0.2
[09/08 19:41:01  14063s]       Layer Dielectric : 4.1
[09/08 19:41:01  14063s] * Layer Id             : 3 - M3
[09/08 19:41:01  14063s]       Thickness        : 0.45
[09/08 19:41:01  14063s]       Min Width        : 0.2
[09/08 19:41:01  14063s]       Layer Dielectric : 4.1
[09/08 19:41:01  14063s] * Layer Id             : 4 - M4
[09/08 19:41:01  14063s]       Thickness        : 0.45
[09/08 19:41:01  14063s]       Min Width        : 0.2
[09/08 19:41:01  14063s]       Layer Dielectric : 4.1
[09/08 19:41:01  14063s] * Layer Id             : 5 - M5
[09/08 19:41:01  14063s]       Thickness        : 0.45
[09/08 19:41:01  14063s]       Min Width        : 0.2
[09/08 19:41:01  14063s]       Layer Dielectric : 4.1
[09/08 19:41:01  14063s] * Layer Id             : 6 - M6
[09/08 19:41:01  14063s]       Thickness        : 2
[09/08 19:41:01  14063s]       Min Width        : 1.64
[09/08 19:41:01  14063s]       Layer Dielectric : 4.1
[09/08 19:41:01  14063s] * Layer Id             : 7 - M7
[09/08 19:41:01  14063s]       Thickness        : 3
[09/08 19:41:01  14063s]       Min Width        : 2
[09/08 19:41:01  14063s]       Layer Dielectric : 4.1
[09/08 19:41:01  14063s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d -maxResLength 200  -basic
[09/08 19:41:01  14063s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 19:41:01  14063s]       RC Corner Indexes            0   
[09/08 19:41:01  14063s] Capacitance Scaling Factor   : 1.00000 
[09/08 19:41:01  14063s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 19:41:01  14063s] Resistance Scaling Factor    : 1.00000 
[09/08 19:41:01  14063s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 19:41:01  14063s] Clock Res. Scaling Factor    : 1.00000 
[09/08 19:41:01  14063s] Shrink Factor                : 1.00000
[09/08 19:41:02  14064s] LayerId::1 widthSet size::1
[09/08 19:41:02  14064s] LayerId::2 widthSet size::3
[09/08 19:41:02  14064s] LayerId::3 widthSet size::3
[09/08 19:41:02  14064s] LayerId::4 widthSet size::3
[09/08 19:41:02  14064s] LayerId::5 widthSet size::3
[09/08 19:41:02  14064s] LayerId::6 widthSet size::1
[09/08 19:41:02  14064s] LayerId::7 widthSet size::1
[09/08 19:41:02  14064s] Initializing multi-corner resistance tables ...
[09/08 19:41:02  14064s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343174 ; uaWl: 0.999797 ; uaWlH: 0.323572 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:41:03  14065s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3322.6M)
[09/08 19:41:03  14065s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for storing RC.
[09/08 19:41:04  14066s] Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 3362.6M)
[09/08 19:41:05  14067s] Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 3362.6M)
[09/08 19:41:07  14069s] Extracted 30.0002% (CPU Time= 0:00:05.2  MEM= 3366.6M)
[09/08 19:41:08  14069s] Extracted 40.0002% (CPU Time= 0:00:05.6  MEM= 3366.6M)
[09/08 19:41:08  14070s] Extracted 50.0003% (CPU Time= 0:00:06.4  MEM= 3366.6M)
[09/08 19:41:11  14073s] Extracted 60.0003% (CPU Time= 0:00:08.8  MEM= 3366.6M)
[09/08 19:41:11  14073s] Extracted 70.0003% (CPU Time= 0:00:09.2  MEM= 3366.6M)
[09/08 19:41:12  14073s] Extracted 80.0003% (CPU Time= 0:00:09.7  MEM= 3366.6M)
[09/08 19:41:13  14075s] Extracted 90.0003% (CPU Time= 0:00:10.8  MEM= 3366.6M)
[09/08 19:41:15  14077s] Extracted 100% (CPU Time= 0:00:13.4  MEM= 3366.6M)
[09/08 19:41:16  14078s] Number of Extracted Resistors     : 904102
[09/08 19:41:16  14078s] Number of Extracted Ground Cap.   : 926400
[09/08 19:41:16  14078s] Number of Extracted Coupling Cap. : 1999696
[09/08 19:41:16  14078s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3350.586M)
[09/08 19:41:16  14078s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 19:41:16  14078s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3350.6M)
[09/08 19:41:16  14078s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb_Filter.rcdb.d' for storing RC.
[09/08 19:41:17  14079s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45168 access done (mem: 3354.586M)
[09/08 19:41:17  14079s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3354.586M)
[09/08 19:41:17  14079s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3354.586M)
[09/08 19:41:17  14079s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 19:41:17  14080s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 3354.586M)
[09/08 19:41:17  14080s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3354.586M)
[09/08 19:41:17  14080s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.9  Real Time: 0:00:16.0  MEM: 3354.586M)
[09/08 19:41:17  14080s] Starting delay calculation for Setup views
[09/08 19:41:17  14080s] AAE DB initialization (MEM=3367.66 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/08 19:41:17  14080s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 19:41:17  14080s] #################################################################################
[09/08 19:41:17  14080s] # Design Stage: PostRoute
[09/08 19:41:17  14080s] # Design Name: croc_chip
[09/08 19:41:17  14080s] # Design Mode: 130nm
[09/08 19:41:17  14080s] # Analysis Mode: MMMC OCV 
[09/08 19:41:17  14080s] # Parasitics Mode: SPEF/RCDB
[09/08 19:41:17  14080s] # Signoff Settings: SI On 
[09/08 19:41:17  14080s] #################################################################################
[09/08 19:41:18  14082s] Topological Sorting (REAL = 0:00:00.0, MEM = 3412.1M, InitMEM = 3405.3M)
[09/08 19:41:18  14082s] Setting infinite Tws ...
[09/08 19:41:18  14082s] First Iteration Infinite Tw... 
[09/08 19:41:18  14082s] Calculate early delays in OCV mode...
[09/08 19:41:18  14083s] Calculate late delays in OCV mode...
[09/08 19:41:18  14083s] Start delay calculation (fullDC) (8 T). (MEM=3431.17)
[09/08 19:41:18  14083s] LayerId::1 widthSet size::1
[09/08 19:41:18  14083s] LayerId::2 widthSet size::3
[09/08 19:41:18  14083s] LayerId::3 widthSet size::3
[09/08 19:41:18  14083s] LayerId::4 widthSet size::3
[09/08 19:41:18  14083s] LayerId::5 widthSet size::3
[09/08 19:41:18  14083s] LayerId::6 widthSet size::1
[09/08 19:41:18  14083s] LayerId::7 widthSet size::1
[09/08 19:41:18  14083s] Initializing multi-corner resistance tables ...
[09/08 19:41:19  14083s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343174 ; uaWl: 0.999797 ; uaWlH: 0.323572 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:41:19  14084s] Start AAE Lib Loading. (MEM=3448.2)
[09/08 19:41:20  14084s] End AAE Lib Loading. (MEM=3457.74 CPU=0:00:00.1 Real=0:00:01.0)
[09/08 19:41:20  14084s] End AAE Lib Interpolated Model. (MEM=3457.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:41:20  14084s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3457.738M)
[09/08 19:41:20  14084s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3457.7M)
[09/08 19:41:20  14084s] AAE_INFO: 8 threads acquired from CTE.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 19:41:20  14085s] Type 'man IMPESI-3194' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 19:41:20  14085s] Type 'man IMPESI-3199' for more detail.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/08 19:41:20  14085s] To increase the message display limit, refer to the product command reference manual.
[09/08 19:41:20  14085s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/08 19:41:20  14085s] To increase the message display limit, refer to the product command reference manual.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 19:41:20  14085s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[09/08 19:41:20  14085s] To increase the message display limit, refer to the product command reference manual.
[09/08 19:41:22  14104s] Total number of fetched objects 50029
[09/08 19:41:22  14104s] AAE_INFO-618: Total number of nets in the design is 51355,  97.6 percent of the nets selected for SI analysis
[09/08 19:41:22  14104s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 19:41:22  14104s] End delay calculation. (MEM=3947.61 CPU=0:00:19.2 REAL=0:00:02.0)
[09/08 19:41:23  14104s] End delay calculation (fullDC). (MEM=3947.61 CPU=0:00:21.7 REAL=0:00:05.0)
[09/08 19:41:23  14104s] *** CDM Built up (cpu=0:00:24.3  real=0:00:06.0  mem= 3947.6M) ***
[09/08 19:41:24  14108s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3883.6M)
[09/08 19:41:24  14108s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 19:41:24  14109s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3883.6M)
[09/08 19:41:24  14109s] Starting SI iteration 2
[09/08 19:41:24  14109s] Calculate early delays in OCV mode...
[09/08 19:41:24  14109s] Calculate late delays in OCV mode...
[09/08 19:41:24  14109s] Start delay calculation (fullDC) (8 T). (MEM=3551.75)
[09/08 19:41:24  14109s] End AAE Lib Interpolated Model. (MEM=3551.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:41:26  14120s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 19:41:26  14120s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50029. 
[09/08 19:41:26  14120s] Total number of fetched objects 50029
[09/08 19:41:26  14120s] AAE_INFO-618: Total number of nets in the design is 51355,  19.8 percent of the nets selected for SI analysis
[09/08 19:41:26  14120s] End delay calculation. (MEM=3874.71 CPU=0:00:11.0 REAL=0:00:02.0)
[09/08 19:41:26  14120s] End delay calculation (fullDC). (MEM=3874.71 CPU=0:00:11.2 REAL=0:00:02.0)
[09/08 19:41:26  14120s] *** CDM Built up (cpu=0:00:11.2  real=0:00:02.0  mem= 3874.7M) ***
[09/08 19:41:26  14122s] *** Done Building Timing Graph (cpu=0:00:42.6 real=0:00:09.0 totSessionCpu=3:55:23 mem=3872.7M)
[09/08 19:41:26  14122s] All LLGs are deleted
[09/08 19:41:26  14122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3549.7M
[09/08 19:41:26  14122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3549.7M
[09/08 19:41:26  14122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3549.7M
[09/08 19:41:26  14122s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3549.7M
[09/08 19:41:26  14122s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3581.7M
[09/08 19:41:26  14123s] Process 60003 wires and vias for routing blockage analysis
[09/08 19:41:26  14123s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.227, REAL:0.031, MEM:3581.7M
[09/08 19:41:26  14123s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.380, REAL:0.071, MEM:3581.7M
[09/08 19:41:27  14123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.407, REAL:0.098, MEM:3581.7M
[09/08 19:41:27  14123s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3581.7M
[09/08 19:41:27  14123s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3581.7M
[09/08 19:41:28  14125s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.510  | -0.590  |  1.680  | -3.510  |   N/A   |  6.811  |  0.048  |  0.207  |
|           TNS (ns):|-129.359 | -61.029 |  0.000  | -68.331 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   453   |   418   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.108%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/08 19:41:28  14125s] Total CPU time: 62.6 sec
[09/08 19:41:28  14125s] Total Real time: 27.0 sec
[09/08 19:41:28  14125s] Total Memory Usage: 3580.667969 Mbytes
[09/08 19:41:28  14125s] Info: pop threads available for lower-level modules during optimization.
[09/08 19:41:28  14125s] Reset AAE Options
[09/08 19:41:28  14125s] 
[09/08 19:41:28  14125s] =============================================================================================
[09/08 19:41:28  14125s]  Final TAT Report for timeDesign
[09/08 19:41:28  14125s] =============================================================================================
[09/08 19:41:28  14125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:41:28  14125s] ---------------------------------------------------------------------------------------------
[09/08 19:41:28  14125s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:41:28  14125s] [ ExtractRC              ]      1   0:00:16.1  (  59.7 % )     0:00:16.1 /  0:00:16.9    1.1
[09/08 19:41:28  14125s] [ TimingUpdate           ]      2   0:00:00.4  (   1.4 % )     0:00:09.2 /  0:00:42.6    4.6
[09/08 19:41:28  14125s] [ FullDelayCalc          ]      1   0:00:08.8  (  32.9 % )     0:00:08.8 /  0:00:40.8    4.6
[09/08 19:41:28  14125s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.7 % )     0:00:01.5 /  0:00:03.0    1.9
[09/08 19:41:28  14125s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.7    3.4
[09/08 19:41:28  14125s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.8 /  0:00:01.5    1.8
[09/08 19:41:28  14125s] [ GenerateReports        ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:41:28  14125s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:41:28  14125s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 19:41:28  14125s] [ GenerateDrvReportData  ]      1   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:01.2    2.1
[09/08 19:41:28  14125s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.7    3.4
[09/08 19:41:28  14125s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[09/08 19:41:28  14125s] ---------------------------------------------------------------------------------------------
[09/08 19:41:28  14125s]  timeDesign TOTAL                   0:00:26.9  ( 100.0 % )     0:00:26.9 /  0:01:02.6    2.3
[09/08 19:41:28  14125s] ---------------------------------------------------------------------------------------------
[09/08 19:41:28  14125s] 
[09/08 19:41:47  14127s] <CMD> optDesign -postroute -setup
[09/08 19:41:47  14127s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2592.4M, totSessionCpu=3:55:28 **
[09/08 19:41:47  14127s] **INFO: User settings:
[09/08 19:41:47  14127s] setNanoRouteMode -drouteAntennaFactor                           1
[09/08 19:41:47  14127s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[09/08 19:41:47  14127s] setNanoRouteMode -drouteStartIteration                          0
[09/08 19:41:47  14127s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/08 19:41:47  14127s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/08 19:41:47  14127s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 19:41:47  14127s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 19:41:47  14127s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 19:41:47  14127s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/08 19:41:47  14127s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 19:41:47  14127s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 19:41:47  14127s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 19:41:47  14127s] setNanoRouteMode -timingEngine                                  {}
[09/08 19:41:47  14127s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 19:41:47  14127s] setDesignMode -congEffort                                       high
[09/08 19:41:47  14127s] setDesignMode -flowEffort                                       standard
[09/08 19:41:47  14127s] setDesignMode -process                                          130
[09/08 19:41:47  14127s] setDesignMode -topRoutingLayer                                  Metal5
[09/08 19:41:47  14127s] setExtractRCMode -basic                                         true
[09/08 19:41:47  14127s] setExtractRCMode -coupled                                       true
[09/08 19:41:47  14127s] setExtractRCMode -coupling_c_th                                 0.4
[09/08 19:41:47  14127s] setExtractRCMode -defViaCap                                     true
[09/08 19:41:47  14127s] setExtractRCMode -engine                                        postRoute
[09/08 19:41:47  14127s] setExtractRCMode -extended                                      false
[09/08 19:41:47  14127s] setExtractRCMode -layerIndependent                              1
[09/08 19:41:47  14127s] setExtractRCMode -noCleanRCDB                                   true
[09/08 19:41:47  14127s] setExtractRCMode -nrNetInMemory                                 100000
[09/08 19:41:47  14127s] setExtractRCMode -relative_c_th                                 1
[09/08 19:41:47  14127s] setExtractRCMode -total_c_th                                    0
[09/08 19:41:47  14127s] setUsefulSkewMode -ecoRoute                                     false
[09/08 19:41:47  14127s] setDelayCalMode -enable_high_fanout                             true
[09/08 19:41:47  14127s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/08 19:41:47  14127s] setDelayCalMode -engine                                         aae
[09/08 19:41:47  14127s] setDelayCalMode -ignoreNetLoad                                  false
[09/08 19:41:47  14127s] setDelayCalMode -SIAware                                        true
[09/08 19:41:47  14127s] setOptMode -activeSetupViews                                    { func_view_wc }
[09/08 19:41:47  14127s] setOptMode -addInstancePrefix                                   ictc_postCTS_hold
[09/08 19:41:47  14127s] setOptMode -autoSetupViews                                      { func_view_wc}
[09/08 19:41:47  14127s] setOptMode -autoTDGRSetupViews                                  { func_view_wc}
[09/08 19:41:47  14127s] setOptMode -deleteInst                                          true
[09/08 19:41:47  14127s] setOptMode -drcMargin                                           0
[09/08 19:41:47  14127s] setOptMode -expExtremeCongestionAwareBuffering                  true
[09/08 19:41:47  14127s] setOptMode -fixCap                                              true
[09/08 19:41:47  14127s] setOptMode -fixDrc                                              true
[09/08 19:41:47  14127s] setOptMode -fixFanoutLoad                                       true
[09/08 19:41:47  14127s] setOptMode -fixTran                                             true
[09/08 19:41:47  14127s] setOptMode -optimizeFF                                          true
[09/08 19:41:47  14127s] setOptMode -preserveAllSequential                               false
[09/08 19:41:47  14127s] setOptMode -setupTargetSlack                                    0
[09/08 19:41:47  14127s] setSIMode -separate_delta_delay_on_data                         true
[09/08 19:41:47  14127s] setPlaceMode -place_opt_post_place_tcl                          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/08 19:41:47  14127s] setAnalysisMode -analysisType                                   onChipVariation
[09/08 19:41:47  14127s] setAnalysisMode -checkType                                      setup
[09/08 19:41:47  14127s] setAnalysisMode -clkSrcPath                                     true
[09/08 19:41:47  14127s] setAnalysisMode -clockGatingCheck                               true
[09/08 19:41:47  14127s] setAnalysisMode -clockPropagation                               sdcControl
[09/08 19:41:47  14127s] setAnalysisMode -cppr                                           both
[09/08 19:41:47  14127s] setAnalysisMode -enableMultipleDriveNet                         true
[09/08 19:41:47  14127s] setAnalysisMode -log                                            true
[09/08 19:41:47  14127s] setAnalysisMode -sequentialConstProp                            true
[09/08 19:41:47  14127s] setAnalysisMode -skew                                           true
[09/08 19:41:47  14127s] setAnalysisMode -timeBorrowing                                  true
[09/08 19:41:47  14127s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[09/08 19:41:47  14127s] setAnalysisMode -usefulSkew                                     true
[09/08 19:41:47  14127s] setAnalysisMode -useOutputPinCap                                true
[09/08 19:41:47  14127s] setAnalysisMode -warn                                           true
[09/08 19:41:47  14127s] 
[09/08 19:41:47  14127s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/08 19:41:47  14127s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/08 19:41:47  14127s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 19:41:47  14127s] Summary for sequential cells identification: 
[09/08 19:41:47  14127s]   Identified SBFF number: 3
[09/08 19:41:47  14127s]   Identified MBFF number: 0
[09/08 19:41:47  14127s]   Identified SB Latch number: 0
[09/08 19:41:47  14127s]   Identified MB Latch number: 0
[09/08 19:41:47  14127s]   Not identified SBFF number: 0
[09/08 19:41:47  14127s]   Not identified MBFF number: 0
[09/08 19:41:47  14127s]   Not identified SB Latch number: 0
[09/08 19:41:47  14127s]   Not identified MB Latch number: 0
[09/08 19:41:47  14127s]   Number of sequential cells which are not FFs: 7
[09/08 19:41:47  14127s]  Visiting view : func_view_wc
[09/08 19:41:47  14127s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/08 19:41:47  14127s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 19:41:47  14127s]  Visiting view : func_view_bc
[09/08 19:41:47  14127s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/08 19:41:47  14127s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 19:41:47  14127s]  Setting StdDelay to 37.70
[09/08 19:41:47  14127s] Creating Cell Server, finished. 
[09/08 19:41:47  14127s] 
[09/08 19:41:47  14127s] Need call spDPlaceInit before registerPrioInstLoc.
[09/08 19:41:47  14127s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:41:47  14127s] GigaOpt running with 8 threads.
[09/08 19:41:47  14127s] Info: 8 threads available for lower-level modules during optimization.
[09/08 19:41:47  14127s] OPERPROF: Starting DPlace-Init at level 1, MEM:3582.7M
[09/08 19:41:47  14127s] #spOpts: N=130 mergeVia=F 
[09/08 19:41:47  14127s] All LLGs are deleted
[09/08 19:41:47  14127s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3582.7M
[09/08 19:41:47  14127s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3582.7M
[09/08 19:41:47  14127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3582.7M
[09/08 19:41:47  14127s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3582.7M
[09/08 19:41:47  14127s] Core basic site is CoreSite
[09/08 19:41:47  14127s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:41:47  14127s] Fast DP-INIT is on for default
[09/08 19:41:47  14128s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/08 19:41:47  14128s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.138, REAL:0.038, MEM:3584.1M
[09/08 19:41:47  14128s] OPERPROF:     Starting CMU at level 3, MEM:3584.1M
[09/08 19:41:47  14128s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:3584.1M
[09/08 19:41:47  14128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.177, REAL:0.075, MEM:3584.1M
[09/08 19:41:47  14128s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3584.1MB).
[09/08 19:41:47  14128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.245, REAL:0.144, MEM:3584.1M
[09/08 19:41:47  14128s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:41:47  14128s] 
[09/08 19:41:47  14128s] Creating Lib Analyzer ...
[09/08 19:41:47  14128s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:41:47  14128s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:41:47  14128s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:41:47  14128s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:41:47  14128s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:41:47  14128s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:41:47  14128s] 
[09/08 19:41:47  14128s] {RT default_rc_corner 0 5 5 0}
[09/08 19:41:48  14128s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:55:29 mem=3588.2M
[09/08 19:41:48  14128s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:55:29 mem=3588.2M
[09/08 19:41:48  14128s] Creating Lib Analyzer, finished. 
[09/08 19:41:48  14131s] **optDesign ... cpu = 0:00:04, real = 0:00:01, mem = 2605.4M, totSessionCpu=3:55:32 **
[09/08 19:41:49  14131s] Existing Dirty Nets : 0
[09/08 19:41:49  14131s] New Signature Flow (optDesignCheckOptions) ....
[09/08 19:41:49  14131s] #Taking db snapshot
[09/08 19:41:49  14131s] #Taking db snapshot ... done
[09/08 19:41:49  14131s] OPERPROF: Starting checkPlace at level 1, MEM:3516.2M
[09/08 19:41:49  14131s] #spOpts: N=130 
[09/08 19:41:49  14132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3516.2M
[09/08 19:41:49  14132s] Info: 140 insts are soft-fixed.
[09/08 19:41:49  14132s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:41:49  14132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.042, MEM:3516.2M
[09/08 19:41:49  14132s] Begin checking placement ... (start mem=3516.2M, init mem=3516.2M)
[09/08 19:41:49  14132s] 
[09/08 19:41:49  14132s] Running CheckPlace using 8 threads!...
[09/08 19:41:49  14133s] 
[09/08 19:41:49  14133s] ...checkPlace MT is done!
[09/08 19:41:49  14133s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3516.2M
[09/08 19:41:49  14133s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.018, REAL:0.018, MEM:3516.2M
[09/08 19:41:49  14133s] Pre-route DRC Violation:	198
[09/08 19:41:49  14133s] *info: Placed = 52616          (Fixed = 8462)
[09/08 19:41:49  14133s] *info: Unplaced = 0           
[09/08 19:41:49  14133s] Placement Density:62.11%(660656/1063714)
[09/08 19:41:49  14133s] Placement Density (including fixed std cells):62.71%(677918/1080976)
[09/08 19:41:49  14133s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3516.2M
[09/08 19:41:49  14133s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.018, REAL:0.018, MEM:3516.2M
[09/08 19:41:49  14133s] Finished checkPlace (total: cpu=0:00:01.1, real=0:00:00.0; vio checks: cpu=0:00:01.0, real=0:00:00.0; mem=3516.2M)
[09/08 19:41:49  14133s] OPERPROF: Finished checkPlace at level 1, CPU:1.077, REAL:0.424, MEM:3516.2M
[09/08 19:41:49  14133s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[09/08 19:41:49  14133s] **INFO: It is recommended to fix the placement violations and reroute the design
[09/08 19:41:49  14133s] **INFO: Command refinePlace may be used to fix the placement violations
[09/08 19:41:49  14133s]  Initial DC engine is -> aae
[09/08 19:41:49  14133s]  
[09/08 19:41:49  14133s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/08 19:41:49  14133s]  
[09/08 19:41:49  14133s]  
[09/08 19:41:49  14133s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/08 19:41:49  14133s]  
[09/08 19:41:49  14133s] Reset EOS DB
[09/08 19:41:49  14133s] Ignoring AAE DB Resetting ...
[09/08 19:41:49  14133s]  Set Options for AAE Based Opt flow 
[09/08 19:41:49  14133s] *** optDesign -postRoute ***
[09/08 19:41:49  14133s] DRC Margin: user margin 0.0; extra margin 0
[09/08 19:41:49  14133s] Setup Target Slack: user slack 0
[09/08 19:41:49  14133s] Hold Target Slack: user slack 0
[09/08 19:41:49  14133s] All LLGs are deleted
[09/08 19:41:49  14133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3516.2M
[09/08 19:41:49  14133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3516.2M
[09/08 19:41:49  14133s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3516.2M
[09/08 19:41:49  14133s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3516.2M
[09/08 19:41:49  14133s] Fast DP-INIT is on for default
[09/08 19:41:49  14133s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.117, REAL:0.036, MEM:3516.2M
[09/08 19:41:49  14133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.142, REAL:0.061, MEM:3516.2M
[09/08 19:41:49  14133s] Multi-VT timing optimization disabled based on library information.
[09/08 19:41:49  14133s] Deleting Cell Server ...
[09/08 19:41:49  14133s] Deleting Lib Analyzer.
[09/08 19:41:49  14133s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 19:41:49  14133s] Summary for sequential cells identification: 
[09/08 19:41:49  14133s]   Identified SBFF number: 3
[09/08 19:41:49  14133s]   Identified MBFF number: 0
[09/08 19:41:49  14133s]   Identified SB Latch number: 0
[09/08 19:41:49  14133s]   Identified MB Latch number: 0
[09/08 19:41:49  14133s]   Not identified SBFF number: 0
[09/08 19:41:49  14133s]   Not identified MBFF number: 0
[09/08 19:41:49  14133s]   Not identified SB Latch number: 0
[09/08 19:41:49  14133s]   Not identified MB Latch number: 0
[09/08 19:41:49  14133s]   Number of sequential cells which are not FFs: 7
[09/08 19:41:49  14133s]  Visiting view : func_view_wc
[09/08 19:41:49  14133s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/08 19:41:49  14133s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 19:41:49  14133s]  Visiting view : func_view_bc
[09/08 19:41:49  14133s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/08 19:41:49  14133s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 19:41:49  14133s]  Setting StdDelay to 37.70
[09/08 19:41:49  14133s] Creating Cell Server, finished. 
[09/08 19:41:49  14133s] 
[09/08 19:41:49  14133s] Deleting Cell Server ...
[09/08 19:41:49  14133s] ** INFO : this run is activating 'postRoute' automaton
[09/08 19:41:49  14133s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45168 access done (mem: 3516.160M)
[09/08 19:41:49  14133s] Extraction called for design 'croc_chip' of instances=52680 and nets=51355 using extraction engine 'postRoute' at effort level 'low' .
[09/08 19:41:49  14133s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 19:41:49  14133s] RC Extraction called in multi-corner(1) mode.
[09/08 19:41:49  14133s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 19:41:49  14133s] Type 'man IMPEXT-6197' for more detail.
[09/08 19:41:50  14133s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 19:41:50  14133s] * Layer Id             : 1 - M1
[09/08 19:41:50  14133s]       Thickness        : 0.4
[09/08 19:41:50  14133s]       Min Width        : 0.16
[09/08 19:41:50  14133s]       Layer Dielectric : 4.1
[09/08 19:41:50  14133s] * Layer Id             : 2 - M2
[09/08 19:41:50  14133s]       Thickness        : 0.45
[09/08 19:41:50  14133s]       Min Width        : 0.2
[09/08 19:41:50  14133s]       Layer Dielectric : 4.1
[09/08 19:41:50  14133s] * Layer Id             : 3 - M3
[09/08 19:41:50  14133s]       Thickness        : 0.45
[09/08 19:41:50  14133s]       Min Width        : 0.2
[09/08 19:41:50  14133s]       Layer Dielectric : 4.1
[09/08 19:41:50  14133s] * Layer Id             : 4 - M4
[09/08 19:41:50  14133s]       Thickness        : 0.45
[09/08 19:41:50  14133s]       Min Width        : 0.2
[09/08 19:41:50  14133s]       Layer Dielectric : 4.1
[09/08 19:41:50  14133s] * Layer Id             : 5 - M5
[09/08 19:41:50  14133s]       Thickness        : 0.45
[09/08 19:41:50  14133s]       Min Width        : 0.2
[09/08 19:41:50  14133s]       Layer Dielectric : 4.1
[09/08 19:41:50  14133s] * Layer Id             : 6 - M6
[09/08 19:41:50  14133s]       Thickness        : 2
[09/08 19:41:50  14133s]       Min Width        : 1.64
[09/08 19:41:50  14133s]       Layer Dielectric : 4.1
[09/08 19:41:50  14133s] * Layer Id             : 7 - M7
[09/08 19:41:50  14133s]       Thickness        : 3
[09/08 19:41:50  14133s]       Min Width        : 2
[09/08 19:41:50  14133s]       Layer Dielectric : 4.1
[09/08 19:41:50  14133s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d -maxResLength 200  -basic
[09/08 19:41:50  14133s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 19:41:50  14133s]       RC Corner Indexes            0   
[09/08 19:41:50  14133s] Capacitance Scaling Factor   : 1.00000 
[09/08 19:41:50  14133s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 19:41:50  14133s] Resistance Scaling Factor    : 1.00000 
[09/08 19:41:50  14133s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 19:41:50  14133s] Clock Res. Scaling Factor    : 1.00000 
[09/08 19:41:50  14133s] Shrink Factor                : 1.00000
[09/08 19:41:51  14135s] LayerId::1 widthSet size::1
[09/08 19:41:51  14135s] LayerId::2 widthSet size::3
[09/08 19:41:51  14135s] LayerId::3 widthSet size::3
[09/08 19:41:51  14135s] LayerId::4 widthSet size::3
[09/08 19:41:51  14135s] LayerId::5 widthSet size::3
[09/08 19:41:51  14135s] LayerId::6 widthSet size::1
[09/08 19:41:51  14135s] LayerId::7 widthSet size::1
[09/08 19:41:51  14135s] Initializing multi-corner resistance tables ...
[09/08 19:41:51  14135s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343174 ; uaWl: 0.999797 ; uaWlH: 0.323572 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:41:52  14136s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3516.2M)
[09/08 19:41:53  14136s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for storing RC.
[09/08 19:41:54  14137s] Extracted 10.0002% (CPU Time= 0:00:03.0  MEM= 3572.2M)
[09/08 19:41:55  14138s] Extracted 20.0002% (CPU Time= 0:00:03.8  MEM= 3572.2M)
[09/08 19:41:57  14141s] Extracted 30.0002% (CPU Time= 0:00:06.2  MEM= 3576.2M)
[09/08 19:41:57  14141s] Extracted 40.0002% (CPU Time= 0:00:06.7  MEM= 3576.2M)
[09/08 19:41:58  14142s] Extracted 50.0003% (CPU Time= 0:00:07.5  MEM= 3576.2M)
[09/08 19:42:01  14145s] Extracted 60.0003% (CPU Time= 0:00:10.3  MEM= 3576.2M)
[09/08 19:42:02  14145s] Extracted 70.0003% (CPU Time= 0:00:10.8  MEM= 3576.2M)
[09/08 19:42:02  14146s] Extracted 80.0003% (CPU Time= 0:00:11.4  MEM= 3576.2M)
[09/08 19:42:03  14147s] Extracted 90.0003% (CPU Time= 0:00:12.5  MEM= 3576.2M)
[09/08 19:42:06  14150s] Extracted 100% (CPU Time= 0:00:15.6  MEM= 3576.2M)
[09/08 19:42:07  14151s] Number of Extracted Resistors     : 904102
[09/08 19:42:07  14151s] Number of Extracted Ground Cap.   : 926400
[09/08 19:42:07  14151s] Number of Extracted Coupling Cap. : 1999696
[09/08 19:42:07  14151s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3544.160M)
[09/08 19:42:07  14151s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 19:42:07  14151s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3544.2M)
[09/08 19:42:07  14151s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb_Filter.rcdb.d' for storing RC.
[09/08 19:42:08  14152s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45168 access done (mem: 3544.160M)
[09/08 19:42:08  14152s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3544.160M)
[09/08 19:42:08  14152s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3544.160M)
[09/08 19:42:08  14152s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 19:42:08  14153s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 3544.160M)
[09/08 19:42:08  14153s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=3544.160M)
[09/08 19:42:08  14153s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.7  Real Time: 0:00:19.0  MEM: 3544.160M)
[09/08 19:42:09  14153s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3489.000M)
[09/08 19:42:09  14153s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3489.0M)
[09/08 19:42:09  14153s] LayerId::1 widthSet size::1
[09/08 19:42:09  14153s] LayerId::2 widthSet size::3
[09/08 19:42:09  14153s] LayerId::3 widthSet size::3
[09/08 19:42:09  14153s] LayerId::4 widthSet size::3
[09/08 19:42:09  14153s] LayerId::5 widthSet size::3
[09/08 19:42:09  14153s] LayerId::6 widthSet size::1
[09/08 19:42:09  14153s] LayerId::7 widthSet size::1
[09/08 19:42:09  14153s] Initializing multi-corner resistance tables ...
[09/08 19:42:09  14153s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343174 ; uaWl: 0.999797 ; uaWlH: 0.323572 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:42:10  14156s] Starting delay calculation for Hold views
[09/08 19:42:10  14156s] #################################################################################
[09/08 19:42:10  14156s] # Design Stage: PostRoute
[09/08 19:42:10  14156s] # Design Name: croc_chip
[09/08 19:42:10  14156s] # Design Mode: 130nm
[09/08 19:42:10  14156s] # Analysis Mode: MMMC OCV 
[09/08 19:42:10  14156s] # Parasitics Mode: SPEF/RCDB
[09/08 19:42:10  14156s] # Signoff Settings: SI Off 
[09/08 19:42:10  14156s] #################################################################################
[09/08 19:42:10  14157s] Topological Sorting (REAL = 0:00:00.0, MEM = 3483.0M, InitMEM = 3483.0M)
[09/08 19:42:10  14157s] Calculate late delays in OCV mode...
[09/08 19:42:11  14157s] Calculate early delays in OCV mode...
[09/08 19:42:11  14157s] Start delay calculation (fullDC) (8 T). (MEM=3483)
[09/08 19:42:11  14157s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/08 19:42:11  14157s] End AAE Lib Interpolated Model. (MEM=3508.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 19:42:11  14158s] Type 'man IMPESI-3194' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:11  14158s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 19:42:11  14158s] Type 'man IMPESI-3199' for more detail.
[09/08 19:42:12  14168s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
[09/08 19:42:12  14168s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 50029. 
[09/08 19:42:12  14168s] Total number of fetched objects 50029
[09/08 19:42:12  14168s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[09/08 19:42:12  14168s] End delay calculation. (MEM=3838.63 CPU=0:00:09.9 REAL=0:00:01.0)
[09/08 19:42:12  14168s] End delay calculation (fullDC). (MEM=3838.63 CPU=0:00:11.2 REAL=0:00:01.0)
[09/08 19:42:12  14168s] *** CDM Built up (cpu=0:00:11.6  real=0:00:02.0  mem= 3838.6M) ***
[09/08 19:42:13  14171s] *** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:03.0 totSessionCpu=3:56:12 mem=3838.6M)
[09/08 19:42:13  14171s] Done building cte hold timing graph (HoldAware) cpu=0:00:17.4 real=0:00:03.0 totSessionCpu=3:56:12 mem=3838.6M ***
[09/08 19:42:15  14174s] Starting delay calculation for Setup views
[09/08 19:42:15  14174s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 19:42:15  14175s] #################################################################################
[09/08 19:42:15  14175s] # Design Stage: PostRoute
[09/08 19:42:15  14175s] # Design Name: croc_chip
[09/08 19:42:15  14175s] # Design Mode: 130nm
[09/08 19:42:15  14175s] # Analysis Mode: MMMC OCV 
[09/08 19:42:15  14175s] # Parasitics Mode: SPEF/RCDB
[09/08 19:42:15  14175s] # Signoff Settings: SI On 
[09/08 19:42:15  14175s] #################################################################################
[09/08 19:42:15  14175s] Topological Sorting (REAL = 0:00:00.0, MEM = 3844.0M, InitMEM = 3844.0M)
[09/08 19:42:15  14176s] Setting infinite Tws ...
[09/08 19:42:15  14176s] First Iteration Infinite Tw... 
[09/08 19:42:15  14176s] Calculate early delays in OCV mode...
[09/08 19:42:15  14176s] Calculate late delays in OCV mode...
[09/08 19:42:15  14176s] Start delay calculation (fullDC) (8 T). (MEM=3844.01)
[09/08 19:42:15  14176s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/08 19:42:15  14176s] End AAE Lib Interpolated Model. (MEM=3861.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 19:42:16  14177s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 19:42:18  14195s] Total number of fetched objects 50029
[09/08 19:42:18  14195s] AAE_INFO-618: Total number of nets in the design is 51355,  97.6 percent of the nets selected for SI analysis
[09/08 19:42:18  14195s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 19:42:18  14195s] End delay calculation. (MEM=3830.51 CPU=0:00:18.5 REAL=0:00:02.0)
[09/08 19:42:18  14195s] End delay calculation (fullDC). (MEM=3830.51 CPU=0:00:19.6 REAL=0:00:03.0)
[09/08 19:42:18  14195s] *** CDM Built up (cpu=0:00:20.6  real=0:00:03.0  mem= 3830.5M) ***
[09/08 19:42:19  14199s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3830.5M)
[09/08 19:42:19  14199s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 19:42:19  14199s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3830.5M)
[09/08 19:42:19  14199s] 
[09/08 19:42:19  14199s] Executing IPO callback for view pruning ..
[09/08 19:42:19  14199s] Starting SI iteration 2
[09/08 19:42:20  14200s] Calculate early delays in OCV mode...
[09/08 19:42:20  14200s] Calculate late delays in OCV mode...
[09/08 19:42:20  14200s] Start delay calculation (fullDC) (8 T). (MEM=3479.64)
[09/08 19:42:20  14200s] End AAE Lib Interpolated Model. (MEM=3479.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:42:21  14211s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 19:42:21  14211s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50029. 
[09/08 19:42:21  14211s] Total number of fetched objects 50029
[09/08 19:42:21  14211s] AAE_INFO-618: Total number of nets in the design is 51355,  19.8 percent of the nets selected for SI analysis
[09/08 19:42:21  14211s] End delay calculation. (MEM=3815.57 CPU=0:00:10.6 REAL=0:00:01.0)
[09/08 19:42:21  14211s] End delay calculation (fullDC). (MEM=3815.57 CPU=0:00:10.8 REAL=0:00:01.0)
[09/08 19:42:21  14211s] *** CDM Built up (cpu=0:00:10.8  real=0:00:01.0  mem= 3815.6M) ***
[09/08 19:42:22  14214s] *** Done Building Timing Graph (cpu=0:00:39.8 real=0:00:07.0 totSessionCpu=3:56:55 mem=3813.6M)
[09/08 19:42:22  14214s] End AAE Lib Interpolated Model. (MEM=3813.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:42:22  14214s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3813.6M
[09/08 19:42:22  14214s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.036, REAL:0.037, MEM:3813.6M
[09/08 19:42:23  14216s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.510  | -0.590  |  1.680  | -3.510  |   N/A   |  6.811  |  0.048  |  0.207  |
|           TNS (ns):|-129.359 | -61.029 |  0.000  | -68.331 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   453   |   418   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.108%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:29, real = 0:00:36, mem = 2632.2M, totSessionCpu=3:56:57 **
[09/08 19:42:23  14216s] Setting latch borrow mode to budget during optimization.
[09/08 19:42:24  14222s] Info: Done creating the CCOpt slew target map.
[09/08 19:42:24  14222s] Glitch fixing enabled
[09/08 19:42:24  14222s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/08 19:42:24  14222s] Running CCOpt-PRO on entire clock network
[09/08 19:42:24  14222s] Net route status summary:
[09/08 19:42:24  14222s]   Clock:       384 (unrouted=3, trialRouted=0, noStatus=0, routed=381, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:42:24  14222s]   Non-clock: 50971 (unrouted=6232, trialRouted=0, noStatus=0, routed=44739, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6187, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:42:24  14222s] Clock tree cells fixed by user: 1 out of 381 (0.262%)
[09/08 19:42:24  14222s] PRO...
[09/08 19:42:24  14222s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/08 19:42:24  14222s] Initializing clock structures...
[09/08 19:42:24  14222s]   Creating own balancer
[09/08 19:42:24  14222s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/08 19:42:25  14222s]   Removing CTS place status from clock tree and sinks.
[09/08 19:42:25  14222s] Removed CTS place status from 357 clock cells (out of 387 ) and 0 clock sinks (out of 0 ).
[09/08 19:42:25  14222s]   Initializing legalizer
[09/08 19:42:25  14222s]   Using cell based legalization.
[09/08 19:42:25  14222s] OPERPROF: Starting DPlace-Init at level 1, MEM:3496.1M
[09/08 19:42:25  14222s] #spOpts: N=130 mergeVia=F 
[09/08 19:42:25  14222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3496.1M
[09/08 19:42:25  14222s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:42:25  14222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:3496.1M
[09/08 19:42:25  14222s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3496.1MB).
[09/08 19:42:25  14222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.110, MEM:3496.1M
[09/08 19:42:25  14222s] (I)       Load db... (mem=3496.1M)
[09/08 19:42:25  14222s] (I)       Read data from FE... (mem=3496.1M)
[09/08 19:42:25  14222s] (I)       Read nodes and places... (mem=3496.1M)
[09/08 19:42:25  14222s] (I)       Number of ignored instance 0
[09/08 19:42:25  14222s] (I)       Number of inbound cells 0
[09/08 19:42:25  14222s] (I)       numMoveCells=44509, numMacros=66  numPads=48  numMultiRowHeightInsts=0
[09/08 19:42:25  14222s] (I)       cell height: 3780, count: 44509
[09/08 19:42:25  14222s] (I)       Done Read nodes and places (cpu=0.081s, mem=3512.1M)
[09/08 19:42:25  14222s] (I)       Read rows... (mem=3512.1M)
[09/08 19:42:25  14222s] (I)       rowRegion is not equal to core box, resetting core box
[09/08 19:42:25  14222s] (I)       rowRegion : (348000, 348000) - (1492320, 1489560)
[09/08 19:42:25  14222s] (I)       coreBox   : (348000, 348000) - (1492320, 1492020)
[09/08 19:42:25  14222s] (I)       Done Read rows (cpu=0.000s, mem=3512.1M)
[09/08 19:42:25  14222s] (I)       Done Read data from FE (cpu=0.081s, mem=3512.1M)
[09/08 19:42:25  14222s] (I)       Done Load db (cpu=0.081s, mem=3512.1M)
[09/08 19:42:25  14222s] (I)       Constructing placeable region... (mem=3512.1M)
[09/08 19:42:25  14222s] (I)       Constructing bin map
[09/08 19:42:25  14222s] (I)       Initialize bin information with width=37800 height=37800
[09/08 19:42:25  14222s] (I)       Done constructing bin map
[09/08 19:42:25  14222s] (I)       Removing 147 blocked bin with high fixed inst density
[09/08 19:42:25  14222s] (I)       Compute region effective width... (mem=3512.1M)
[09/08 19:42:25  14222s] (I)       Done Compute region effective width (cpu=0.001s, mem=3512.1M)
[09/08 19:42:25  14222s] (I)       Done Constructing placeable region (cpu=0.018s, mem=3512.1M)
[09/08 19:42:25  14222s] Accumulated time to calculate placeable region: 0.00822
[09/08 19:42:25  14222s] Accumulated time to calculate placeable region: 0.00837
[09/08 19:42:25  14222s] Accumulated time to calculate placeable region: 0.00849
[09/08 19:42:25  14222s] Accumulated time to calculate placeable region: 0.00857
[09/08 19:42:25  14222s] Accumulated time to calculate placeable region: 0.00862
[09/08 19:42:25  14222s] Accumulated time to calculate placeable region: 0.00877
[09/08 19:42:25  14222s] Accumulated time to calculate placeable region: 0.00885
[09/08 19:42:25  14222s]   Reconstructing clock tree datastructures...
[09/08 19:42:25  14222s]     Validating CTS configuration...
[09/08 19:42:25  14222s]     Checking module port directions...
[09/08 19:42:25  14222s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/08 19:42:25  14222s]     Non-default CCOpt properties:
[09/08 19:42:25  14222s]     adjacent_rows_legal: true (default: false)
[09/08 19:42:25  14222s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/08 19:42:25  14222s]     buffer_cells is set for at least one object
[09/08 19:42:25  14222s]     cannot_merge_reason is set for at least one object
[09/08 19:42:25  14222s]     cell_density is set for at least one object
[09/08 19:42:25  14222s]     cell_halo_rows: 0 (default: 1)
[09/08 19:42:25  14222s]     cell_halo_sites: 0 (default: 4)
[09/08 19:42:25  14222s]     clock_nets_detailed_routed: 1 (default: false)
[09/08 19:42:25  14222s]     force_design_routing_status: 1 (default: auto)
[09/08 19:42:25  14222s]     original_names is set for at least one object
[09/08 19:42:25  14222s]     override_minimum_skew_target: 1 (default: false)
[09/08 19:42:25  14222s]     primary_delay_corner: delay_wc (default: )
[09/08 19:42:25  14222s]     route_type is set for at least one object
[09/08 19:42:25  14222s]     source_driver is set for at least one object
[09/08 19:42:25  14222s]     target_insertion_delay is set for at least one object
[09/08 19:42:25  14222s]     target_max_trans is set for at least one object
[09/08 19:42:25  14222s]     target_max_trans_sdc is set for at least one object
[09/08 19:42:25  14222s]     target_skew is set for at least one object
[09/08 19:42:25  14222s]     target_skew_wire is set for at least one object
[09/08 19:42:25  14222s]     Route type trimming info:
[09/08 19:42:25  14222s]       No route type modifications were made.
[09/08 19:42:25  14222s] (I)       Initializing Steiner engine. 
[09/08 19:42:25  14222s] End AAE Lib Interpolated Model. (MEM=3550.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:42:25  14223s]     Library trimming buffers in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/08 19:42:25  14223s]     Original list had 4 cells:
[09/08 19:42:25  14223s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 19:42:25  14223s]     Library trimming was not able to trim any cells:
[09/08 19:42:25  14223s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 19:42:25  14223s] Accumulated time to calculate placeable region: 0.00909
[09/08 19:42:25  14223s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 19:42:25  14223s]     Library trimming inverters in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 5 cells
[09/08 19:42:25  14223s]     Original list had 5 cells:
[09/08 19:42:25  14223s]     sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 19:42:25  14223s]     Library trimming was not able to trim any cells:
[09/08 19:42:25  14223s]     sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 19:42:25  14223s] Accumulated time to calculate placeable region: 0.00929
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 19:42:27  14225s]     Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
[09/08 19:42:27  14225s]     Non-default CCOpt properties:
[09/08 19:42:27  14225s]       cell_density: 1 (default: 0.75)
[09/08 19:42:27  14225s]       route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
[09/08 19:42:27  14225s]       route_type (trunk): clk_trunk (default: default)
[09/08 19:42:27  14225s]       route_type (top): default_route_type_nonleaf (default: default)
[09/08 19:42:27  14225s]       source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
[09/08 19:42:27  14225s]     For power domain auto-default:
[09/08 19:42:27  14225s]       Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 19:42:27  14225s]       Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 19:42:27  14225s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
[09/08 19:42:27  14225s]     Top Routing info:
[09/08 19:42:27  14225s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 19:42:27  14225s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 19:42:27  14225s]     Trunk Routing info:
[09/08 19:42:27  14225s]       Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 19:42:27  14225s]       Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 19:42:27  14225s]     Leaf Routing info:
[09/08 19:42:27  14225s]       Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 19:42:27  14225s]       Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 19:42:27  14225s]     For timing_corner delay_wc:setup, late and power domain auto-default:
[09/08 19:42:27  14225s]       Slew time target (leaf):    0.800ns
[09/08 19:42:27  14225s]       Slew time target (trunk):   0.800ns
[09/08 19:42:27  14225s]       Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
[09/08 19:42:27  14225s]       Buffer unit delay: 0.290ns
[09/08 19:42:27  14225s]       Buffer max distance: 5031.402um
[09/08 19:42:27  14225s]     Fastest wire driving cells and distances:
[09/08 19:42:27  14225s]       Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
[09/08 19:42:27  14225s]       Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=1840.977um, saturatedSlew=0.228ns, speed=7116.262um per ns, cellArea=18.726um^2 per 1000um}
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     Logic Sizing Table:
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     --------------------------------------------------------------------------------
[09/08 19:42:27  14225s]     Cell              Instance count    Source         Eligible library cells
[09/08 19:42:27  14225s]     --------------------------------------------------------------------------------
[09/08 19:42:27  14225s]     sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
[09/08 19:42:27  14225s]     sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
[09/08 19:42:27  14225s]     --------------------------------------------------------------------------------
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s]     Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 19:42:27  14225s]     Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
[09/08 19:42:27  14225s]     Clock tree clk_sys has 1 slew violation.
[09/08 19:42:27  14225s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
[09/08 19:42:27  14225s]       Sources:                     pin jtag_tck_i
[09/08 19:42:27  14225s]       Total number of sinks:       290
[09/08 19:42:27  14225s]       Delay constrained sinks:     289
[09/08 19:42:27  14225s]       Non-leaf sinks:              0
[09/08 19:42:27  14225s]       Ignore pins:                 0
[09/08 19:42:27  14225s]      Timing corner delay_wc:setup.late:
[09/08 19:42:27  14225s]       Skew target:                 0.150ns
[09/08 19:42:27  14225s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
[09/08 19:42:27  14225s]       Sources:                     pin jtag_tck_i
[09/08 19:42:27  14225s]       Total number of sinks:       290
[09/08 19:42:27  14225s]       Delay constrained sinks:     289
[09/08 19:42:27  14225s]       Non-leaf sinks:              0
[09/08 19:42:27  14225s]       Ignore pins:                 0
[09/08 19:42:27  14225s]      Timing corner delay_wc:setup.late:
[09/08 19:42:27  14225s]       Skew target:                 0.150ns
[09/08 19:42:27  14225s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
[09/08 19:42:27  14225s]       Sources:                     pin ref_clk_i
[09/08 19:42:27  14225s]       Total number of sinks:       1
[09/08 19:42:27  14225s]       Delay constrained sinks:     0
[09/08 19:42:27  14225s]       Non-leaf sinks:              0
[09/08 19:42:27  14225s]       Ignore pins:                 0
[09/08 19:42:27  14225s]      Timing corner delay_wc:setup.late:
[09/08 19:42:27  14225s]       Skew target:                 0.150ns
[09/08 19:42:27  14225s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
[09/08 19:42:27  14225s]       Sources:                     pin ref_clk_i
[09/08 19:42:27  14225s]       Total number of sinks:       1
[09/08 19:42:27  14225s]       Delay constrained sinks:     0
[09/08 19:42:27  14225s]       Non-leaf sinks:              0
[09/08 19:42:27  14225s]       Ignore pins:                 0
[09/08 19:42:27  14225s]      Timing corner delay_wc:setup.late:
[09/08 19:42:27  14225s]       Skew target:                 0.150ns
[09/08 19:42:27  14225s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
[09/08 19:42:27  14225s]       Sources:                     pin clk_i
[09/08 19:42:27  14225s]       Total number of sinks:       4983
[09/08 19:42:27  14225s]       Delay constrained sinks:     4982
[09/08 19:42:27  14225s]       Non-leaf sinks:              0
[09/08 19:42:27  14225s]       Ignore pins:                 0
[09/08 19:42:27  14225s]      Timing corner delay_wc:setup.late:
[09/08 19:42:27  14225s]       Skew target:                 0.150ns
[09/08 19:42:27  14225s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
[09/08 19:42:27  14225s]       Sources:                     pin clk_i
[09/08 19:42:27  14225s]       Total number of sinks:       4983
[09/08 19:42:27  14225s]       Delay constrained sinks:     4982
[09/08 19:42:27  14225s]       Non-leaf sinks:              0
[09/08 19:42:27  14225s]       Ignore pins:                 0
[09/08 19:42:27  14225s]      Timing corner delay_wc:setup.late:
[09/08 19:42:27  14225s]       Skew target:                 0.150ns
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     Clock Tree Violations Report
[09/08 19:42:27  14225s]     ============================
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[09/08 19:42:27  14225s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[09/08 19:42:27  14225s]     Consider reviewing your design and relaunching CCOpt.
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     Max Slew Violations
[09/08 19:42:27  14225s]     -------------------
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.223ns.
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 19:42:27  14225s]     Primary reporting skew groups are:
[09/08 19:42:27  14225s]     skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     Clock DAG stats initial state:
[09/08 19:42:27  14225s]       cell counts      : b=365, i=13, icg=0, nicg=0, l=3, total=381
[09/08 19:42:27  14225s]       cell areas       : b=4505.155um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33415.834um^2
[09/08 19:42:27  14225s]       hp wire lengths  : top=0.000um, trunk=11964.490um, leaf=29968.938um, total=41933.428um
[09/08 19:42:27  14225s]     Clock DAG library cell distribution initial state {count}:
[09/08 19:42:27  14225s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 237 sg13g2_buf_1: 1 
[09/08 19:42:27  14225s]        Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:42:27  14225s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:42:27  14225s] Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 19:42:27  14225s] Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] Layer information for route type clk_leaf_ccopt_autotrimmed:
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------------
[09/08 19:42:27  14225s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 19:42:27  14225s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 19:42:27  14225s]                                                                             to Layer
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------------
[09/08 19:42:27  14225s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 19:42:27  14225s] Metal2       Y            H          0.258         0.227         0.059          3
[09/08 19:42:27  14225s] Metal3       Y            V          0.258         0.206         0.053          3
[09/08 19:42:27  14225s] Metal4       Y            H          0.258         0.227         0.059          3
[09/08 19:42:27  14225s] Metal5       N            V          0.258         0.206         0.053          3
[09/08 19:42:27  14225s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 19:42:27  14225s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------------
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 19:42:27  14225s] Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] Layer information for route type clk_trunk:
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------------
[09/08 19:42:27  14225s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 19:42:27  14225s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 19:42:27  14225s]                                                                             to Layer
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------------
[09/08 19:42:27  14225s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 19:42:27  14225s] Metal2       N            H          0.172         0.214         0.037          5
[09/08 19:42:27  14225s] Metal3       Y            V          0.172         0.200         0.034          5
[09/08 19:42:27  14225s] Metal4       Y            H          0.172         0.214         0.037          5
[09/08 19:42:27  14225s] Metal5       Y            V          0.172         0.200         0.034          5
[09/08 19:42:27  14225s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 19:42:27  14225s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------------
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 19:42:27  14225s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] Layer information for route type default_route_type_nonleaf:
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] ------------------------------------------------------------------------
[09/08 19:42:27  14225s] Layer        Preferred    Route    Res.          Cap.          RC
[09/08 19:42:27  14225s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/08 19:42:27  14225s] ------------------------------------------------------------------------
[09/08 19:42:27  14225s] Metal1       N            V          0.844         0.235         0.198
[09/08 19:42:27  14225s] Metal2       N            H          0.515         0.266         0.137
[09/08 19:42:27  14225s] Metal3       Y            V          0.515         0.254         0.131
[09/08 19:42:27  14225s] Metal4       Y            H          0.515         0.266         0.137
[09/08 19:42:27  14225s] Metal5       N            V          0.515         0.254         0.131
[09/08 19:42:27  14225s] TopMetal1    N            H          0.013         0.320         0.004
[09/08 19:42:27  14225s] TopMetal2    N            V          0.007         0.307         0.002
[09/08 19:42:27  14225s] ------------------------------------------------------------------------
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] Via selection for estimated routes (rule default):
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------
[09/08 19:42:27  14225s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 19:42:27  14225s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------
[09/08 19:42:27  14225s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 19:42:27  14225s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 19:42:27  14225s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 19:42:27  14225s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 19:42:27  14225s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 19:42:27  14225s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] Via selection for estimated routes (rule ndr_2w2s):
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------
[09/08 19:42:27  14225s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 19:42:27  14225s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------
[09/08 19:42:27  14225s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 19:42:27  14225s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 19:42:27  14225s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 19:42:27  14225s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 19:42:27  14225s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 19:42:27  14225s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] Via selection for estimated routes (rule ndr_3w3s):
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------
[09/08 19:42:27  14225s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 19:42:27  14225s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------
[09/08 19:42:27  14225s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 19:42:27  14225s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 19:42:27  14225s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 19:42:27  14225s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 19:42:27  14225s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 19:42:27  14225s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 19:42:27  14225s] ------------------------------------------------------------------------------
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     Ideal and dont_touch net fanout counts:
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     -----------------------------------------------------------
[09/08 19:42:27  14225s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[09/08 19:42:27  14225s]     -----------------------------------------------------------
[09/08 19:42:27  14225s]           1            10                      1
[09/08 19:42:27  14225s]          11           100                      0
[09/08 19:42:27  14225s]         101          1000                      0
[09/08 19:42:27  14225s]        1001         10000                      0
[09/08 19:42:27  14225s]       10001           +                        0
[09/08 19:42:27  14225s]     -----------------------------------------------------------
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     Top ideal and dont_touch nets by fanout:
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     --------------------------------------
[09/08 19:42:27  14225s]     Net name                     Fanout ()
[09/08 19:42:27  14225s]     --------------------------------------
[09/08 19:42:27  14225s]     i_croc_soc/i_croc/FE_RN_5        2
[09/08 19:42:27  14225s]     --------------------------------------
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     
[09/08 19:42:27  14225s]     No dont_touch hnets found in the clock tree
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s] 
[09/08 19:42:27  14225s]     Validating CTS configuration done. (took cpu=0:00:03.1 real=0:00:02.7)
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 19:42:27  14225s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 19:42:27  14225s] **WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
[09/08 19:42:27  14225s] To increase the message display limit, refer to the product command reference manual.
[09/08 19:42:28  14225s]     CCOpt configuration status: all checks passed.
[09/08 19:42:28  14225s]   Reconstructing clock tree datastructures done.
[09/08 19:42:28  14225s] Initializing clock structures done.
[09/08 19:42:28  14225s] PRO...
[09/08 19:42:28  14225s]   PRO active optimizations:
[09/08 19:42:28  14225s]    - DRV fixing with cell sizing
[09/08 19:42:28  14225s]   
[09/08 19:42:28  14225s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
[09/08 19:42:28  14225s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
[09/08 19:42:28  14225s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
[09/08 19:42:28  14225s]   Detected clock skew data from CTS
[09/08 19:42:28  14225s]   Clock DAG stats PRO initial state:
[09/08 19:42:28  14225s]     cell counts      : b=365, i=13, icg=0, nicg=0, l=3, total=381
[09/08 19:42:28  14225s]     cell areas       : b=4505.155um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33415.834um^2
[09/08 19:42:28  14225s]     cell capacitance : b=1.286pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.848pF
[09/08 19:42:28  14225s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 19:42:28  14225s]     wire capacitance : top=0.000pF, trunk=2.474pF, leaf=10.305pF, total=12.779pF
[09/08 19:42:28  14225s]     wire lengths     : top=0.000um, trunk=17838.610um, leaf=71668.765um, total=89507.375um
[09/08 19:42:28  14225s]     hp wire lengths  : top=0.000um, trunk=11964.490um, leaf=29968.938um, total=41933.428um
[09/08 19:42:28  14225s]   Clock DAG net violations PRO initial state:
[09/08 19:42:28  14225s]     Unfixable Transition : {count=1, worst=[1.721ns]} avg=1.721ns sd=0.000ns sum=1.721ns
[09/08 19:42:28  14225s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/08 19:42:28  14225s]     Trunk : target=0.500ns count=200 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {199 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 19:42:28  14225s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.034ns max=2.221ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 19:42:28  14225s]   Clock DAG library cell distribution PRO initial state {count}:
[09/08 19:42:28  14225s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 237 sg13g2_buf_1: 1 
[09/08 19:42:28  14225s]      Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:42:28  14225s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:42:28  14225s]   Primary reporting skew groups PRO initial state:
[09/08 19:42:28  14225s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 19:42:28  14225s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 19:42:28  14225s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_11__reg/CLK
[09/08 19:42:28  14225s]   Skew group summary PRO initial state:
[09/08 19:42:28  14225s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 19:42:28  14225s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 19:42:28  14225s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.724, max=2.903, avg=2.404, sd=0.252], skew [1.179 vs 0.150*], 38.1% {2.418, 2.568} (wid=0.268 ws=0.142) (gid=2.718 gs=1.160)
[09/08 19:42:28  14225s]   Recomputing CTS skew targets...
[09/08 19:42:28  14225s]   Resolving skew group constraints...
[09/08 19:42:28  14226s]     Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
[09/08 19:42:28  14226s]   Resolving skew group constraints done.
[09/08 19:42:28  14226s]   Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/08 19:42:28  14226s]   PRO Fixing DRVs...
[09/08 19:42:28  14226s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/08 19:42:28  14226s]     CCOpt-PRO: considered: 384, tested: 384, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[09/08 19:42:28  14226s]     
[09/08 19:42:28  14226s]     PRO Statistics: Fix DRVs (cell sizing):
[09/08 19:42:28  14226s]     =======================================
[09/08 19:42:28  14226s]     
[09/08 19:42:28  14226s]     Cell changes by Net Type:
[09/08 19:42:28  14226s]     
[09/08 19:42:28  14226s]     -------------------------------------------------------------------------------------------------
[09/08 19:42:28  14226s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/08 19:42:28  14226s]     -------------------------------------------------------------------------------------------------
[09/08 19:42:28  14226s]     top                0            0           0            0                    0                0
[09/08 19:42:28  14226s]     trunk              0            0           0            0                    0                0
[09/08 19:42:28  14226s]     leaf               0            0           0            0                    0                0
[09/08 19:42:28  14226s]     -------------------------------------------------------------------------------------------------
[09/08 19:42:28  14226s]     Total              0            0           0            0                    0                0
[09/08 19:42:28  14226s]     -------------------------------------------------------------------------------------------------
[09/08 19:42:28  14226s]     
[09/08 19:42:28  14226s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/08 19:42:28  14226s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/08 19:42:28  14226s]     
[09/08 19:42:28  14226s]     Clock DAG stats after 'PRO Fixing DRVs':
[09/08 19:42:28  14226s]       cell counts      : b=365, i=13, icg=0, nicg=0, l=3, total=381
[09/08 19:42:28  14226s]       cell areas       : b=4505.155um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33415.834um^2
[09/08 19:42:28  14226s]       cell capacitance : b=1.286pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.848pF
[09/08 19:42:28  14226s]       sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 19:42:28  14226s]       wire capacitance : top=0.000pF, trunk=2.474pF, leaf=10.305pF, total=12.779pF
[09/08 19:42:28  14226s]       wire lengths     : top=0.000um, trunk=17838.610um, leaf=71668.765um, total=89507.375um
[09/08 19:42:28  14226s]       hp wire lengths  : top=0.000um, trunk=11964.490um, leaf=29968.938um, total=41933.428um
[09/08 19:42:28  14226s]     Clock DAG net violations after 'PRO Fixing DRVs':
[09/08 19:42:28  14226s]       Unfixable Transition : {count=1, worst=[1.721ns]} avg=1.721ns sd=0.000ns sum=1.721ns
[09/08 19:42:28  14226s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[09/08 19:42:28  14226s]       Trunk : target=0.500ns count=200 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {199 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 19:42:28  14226s]       Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.034ns max=2.221ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 19:42:28  14226s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[09/08 19:42:28  14226s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 237 sg13g2_buf_1: 1 
[09/08 19:42:28  14226s]        Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:42:28  14226s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:42:28  14226s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[09/08 19:42:28  14226s]       skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 19:42:28  14226s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 19:42:28  14226s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_11__reg/CLK
[09/08 19:42:28  14226s]     Skew group summary after 'PRO Fixing DRVs':
[09/08 19:42:28  14226s]       skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 19:42:28  14226s]       skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 19:42:28  14226s]       skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.724, max=2.903, avg=2.404, sd=0.252], skew [1.179 vs 0.150*], 38.1% {2.418, 2.568} (wid=0.268 ws=0.142) (gid=2.718 gs=1.160)
[09/08 19:42:28  14226s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/08 19:42:28  14226s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/08 19:42:28  14226s] 
[09/08 19:42:28  14226s] Slew Diagnostics: After DRV fixing
[09/08 19:42:28  14226s] ==================================
[09/08 19:42:28  14226s] 
[09/08 19:42:28  14226s] Global Causes:
[09/08 19:42:28  14226s] 
[09/08 19:42:28  14226s] -------------------------------------
[09/08 19:42:28  14226s] Cause
[09/08 19:42:28  14226s] -------------------------------------
[09/08 19:42:28  14226s] DRV fixing with buffering is disabled
[09/08 19:42:28  14226s] -------------------------------------
[09/08 19:42:28  14226s] 
[09/08 19:42:28  14226s] Top 5 overslews:
[09/08 19:42:28  14226s] 
[09/08 19:42:28  14226s] -----------------------------------------------------------------
[09/08 19:42:28  14226s] Overslew    Causes                 Driving Pin
[09/08 19:42:28  14226s] -----------------------------------------------------------------
[09/08 19:42:28  14226s] 1.721ns     Clock inst is FIXED    i_croc_soc/i_croc/manual_cts/X
[09/08 19:42:28  14226s] -----------------------------------------------------------------
[09/08 19:42:28  14226s] 
[09/08 19:42:28  14226s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/08 19:42:28  14226s] 
[09/08 19:42:28  14226s] ---------------------------------
[09/08 19:42:28  14226s] Cause                  Occurences
[09/08 19:42:28  14226s] ---------------------------------
[09/08 19:42:28  14226s] Clock inst is FIXED        1
[09/08 19:42:28  14226s] ---------------------------------
[09/08 19:42:28  14226s] 
[09/08 19:42:28  14226s] Violation diagnostics counts from the 1 nodes that have violations:
[09/08 19:42:28  14226s] 
[09/08 19:42:28  14226s] ---------------------------------
[09/08 19:42:28  14226s] Cause                  Occurences
[09/08 19:42:28  14226s] ---------------------------------
[09/08 19:42:28  14226s] Clock inst is FIXED        1
[09/08 19:42:28  14226s] ---------------------------------
[09/08 19:42:28  14226s] 
[09/08 19:42:28  14226s]   Reconnecting optimized routes...
[09/08 19:42:28  14226s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/08 19:42:28  14226s]   Set dirty flag on 0 instances, 0 nets
[09/08 19:42:28  14226s]   Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 19:42:28  14226s] End AAE Lib Interpolated Model. (MEM=3883.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:42:28  14227s]   Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/08 19:42:28  14227s]   Clock DAG stats PRO final:
[09/08 19:42:28  14227s]     cell counts      : b=365, i=13, icg=0, nicg=0, l=3, total=381
[09/08 19:42:28  14227s]     cell areas       : b=4505.155um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33415.834um^2
[09/08 19:42:28  14227s]     cell capacitance : b=1.286pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.848pF
[09/08 19:42:28  14227s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 19:42:28  14227s]     wire capacitance : top=0.000pF, trunk=2.474pF, leaf=10.305pF, total=12.779pF
[09/08 19:42:28  14227s]     wire lengths     : top=0.000um, trunk=17838.610um, leaf=71668.765um, total=89507.375um
[09/08 19:42:28  14227s]     hp wire lengths  : top=0.000um, trunk=11964.490um, leaf=29968.938um, total=41933.428um
[09/08 19:42:28  14227s]   Clock DAG net violations PRO final:
[09/08 19:42:28  14227s]     Unfixable Transition : {count=1, worst=[1.721ns]} avg=1.721ns sd=0.000ns sum=1.721ns
[09/08 19:42:28  14227s]   Clock DAG primary half-corner transition distribution PRO final:
[09/08 19:42:28  14227s]     Trunk : target=0.500ns count=200 avg=0.056ns sd=0.053ns min=0.025ns max=0.421ns {199 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 19:42:28  14227s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.034ns max=2.221ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 19:42:28  14227s]   Clock DAG library cell distribution PRO final {count}:
[09/08 19:42:28  14227s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 93 sg13g2_buf_2: 237 sg13g2_buf_1: 1 
[09/08 19:42:28  14227s]      Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 19:42:28  14227s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 19:42:28  14227s]   Primary reporting skew groups PRO final:
[09/08 19:42:28  14227s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 19:42:29  14227s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 19:42:29  14227s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_11__reg/CLK
[09/08 19:42:29  14227s]   Skew group summary PRO final:
[09/08 19:42:29  14227s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 19:42:29  14227s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 19:42:29  14227s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.724, max=2.903, avg=2.404, sd=0.252], skew [1.179 vs 0.150*], 38.1% {2.418, 2.568} (wid=0.268 ws=0.142) (gid=2.718 gs=1.160)
[09/08 19:42:29  14227s] PRO done.
[09/08 19:42:29  14227s] Restoring CTS place status for unmodified clock tree cells and sinks.
[09/08 19:42:29  14227s] numClockCells = 387, numClockCellsFixed = 0, numClockCellsRestored = 357, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/08 19:42:29  14227s] Net route status summary:
[09/08 19:42:29  14227s]   Clock:       384 (unrouted=3, trialRouted=0, noStatus=0, routed=381, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:42:29  14227s]   Non-clock: 50971 (unrouted=6232, trialRouted=0, noStatus=0, routed=44739, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6187, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 19:42:29  14227s] Updating delays...
[09/08 19:42:29  14227s] Updating delays done.
[09/08 19:42:29  14227s] PRO done. (took cpu=0:00:05.7 real=0:00:04.5)
[09/08 19:42:30  14230s] **INFO: Start fixing DRV (Mem = 3531.91M) ...
[09/08 19:42:30  14230s] Begin: GigaOpt DRV Optimization
[09/08 19:42:30  14230s] Glitch fixing enabled
[09/08 19:42:30  14230s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[09/08 19:42:30  14230s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 19:42:30  14231s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:42:30  14231s] *info: 48 skip_routing nets excluded.
[09/08 19:42:30  14231s] Info: 48 io nets excluded
[09/08 19:42:30  14231s] Info: 383 clock nets excluded from IPO operation.
[09/08 19:42:30  14231s] End AAE Lib Interpolated Model. (MEM=3531.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:42:30  14231s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:57:11.2/7:15:20.3 (0.5), mem = 3531.9M
[09/08 19:42:30  14231s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.16
[09/08 19:42:30  14231s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 19:42:30  14231s] ### Creating PhyDesignMc. totSessionCpu=3:57:11 mem=3531.9M
[09/08 19:42:30  14231s] OPERPROF: Starting DPlace-Init at level 1, MEM:3531.9M
[09/08 19:42:30  14231s] #spOpts: N=130 mergeVia=F 
[09/08 19:42:30  14231s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3531.9M
[09/08 19:42:30  14231s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:42:30  14231s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.043, MEM:3531.9M
[09/08 19:42:30  14231s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3531.9MB).
[09/08 19:42:30  14231s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.096, MEM:3531.9M
[09/08 19:42:30  14231s] TotalInstCnt at PhyDesignMc Initialization: 44,510
[09/08 19:42:30  14231s] ### Creating PhyDesignMc, finished. totSessionCpu=3:57:12 mem=3527.9M
[09/08 19:42:30  14231s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:31  14231s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:31  14231s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:31  14231s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:31  14231s] ### Creating LA Mngr. totSessionCpu=3:57:12 mem=3620.1M
[09/08 19:42:31  14231s] {RT default_rc_corner 0 5 5 0}
[09/08 19:42:31  14232s] ### Creating LA Mngr, finished. totSessionCpu=3:57:12 mem=3620.1M
[09/08 19:42:31  14232s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 19:42:31  14232s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:31  14232s] 
[09/08 19:42:31  14232s] Creating Lib Analyzer ...
[09/08 19:42:31  14232s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:31  14232s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:42:31  14232s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:42:31  14232s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:42:31  14232s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:42:31  14232s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:42:31  14232s] 
[09/08 19:42:31  14232s] {RT default_rc_corner 0 5 5 0}
[09/08 19:42:32  14232s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:57:13 mem=3620.1M
[09/08 19:42:32  14232s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:57:13 mem=3620.1M
[09/08 19:42:32  14232s] Creating Lib Analyzer, finished. 
[09/08 19:42:33  14235s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/08 19:42:33  14235s] **INFO: Disabling fanout fix in postRoute stage.
[09/08 19:42:33  14235s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:42:33  14235s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/08 19:42:33  14235s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:42:33  14235s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/08 19:42:33  14235s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:42:33  14235s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 19:42:34  14236s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 19:42:34  14236s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 19:42:34  14236s] |    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -3.51|  -129.36|       0|       0|       0|  62.11|          |         |
[09/08 19:42:34  14236s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 19:42:34  14236s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 19:42:34  14236s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 19:42:35  14237s] |    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -3.51|  -129.36|       0|       0|       0|  62.11| 0:00:00.0|  4058.5M|
[09/08 19:42:35  14237s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 19:42:35  14237s] 
[09/08 19:42:35  14237s] ###############################################################################
[09/08 19:42:35  14237s] #
[09/08 19:42:35  14237s] #  Large fanout net report:  
[09/08 19:42:35  14237s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/08 19:42:35  14237s] #     - current density: 62.11
[09/08 19:42:35  14237s] #
[09/08 19:42:35  14237s] #  List of high fanout nets:
[09/08 19:42:35  14237s] #
[09/08 19:42:35  14237s] ###############################################################################
[09/08 19:42:35  14237s] 
[09/08 19:42:35  14237s] 
[09/08 19:42:35  14237s] =======================================================================
[09/08 19:42:35  14237s]                 Reasons for remaining drv violations
[09/08 19:42:35  14237s] =======================================================================
[09/08 19:42:35  14237s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[09/08 19:42:35  14237s] 
[09/08 19:42:35  14237s] MultiBuffering failure reasons
[09/08 19:42:35  14237s] ------------------------------------------------
[09/08 19:42:35  14237s] *info:    13 net(s): Could not be fixed as the violating term's net is not routed.
[09/08 19:42:35  14237s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/08 19:42:35  14237s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/08 19:42:35  14237s] 
[09/08 19:42:35  14237s] 
[09/08 19:42:35  14237s] *** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=4058.5M) ***
[09/08 19:42:35  14237s] 
[09/08 19:42:35  14237s] Begin: glitch net info
[09/08 19:42:35  14237s] glitch slack range: number of glitch nets
[09/08 19:42:35  14237s] glitch slack < -0.32 : 0
[09/08 19:42:35  14237s] -0.32 < glitch slack < -0.28 : 0
[09/08 19:42:35  14237s] -0.28 < glitch slack < -0.24 : 0
[09/08 19:42:35  14237s] -0.24 < glitch slack < -0.2 : 0
[09/08 19:42:35  14237s] -0.2 < glitch slack < -0.16 : 0
[09/08 19:42:35  14237s] -0.16 < glitch slack < -0.12 : 0
[09/08 19:42:35  14237s] -0.12 < glitch slack < -0.08 : 0
[09/08 19:42:35  14237s] -0.08 < glitch slack < -0.04 : 0
[09/08 19:42:35  14237s] -0.04 < glitch slack : 0
[09/08 19:42:35  14237s] End: glitch net info
[09/08 19:42:35  14237s] TotalInstCnt at PhyDesignMc Destruction: 44,510
[09/08 19:42:35  14237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.16
[09/08 19:42:35  14237s] *** DrvOpt [finish] : cpu/real = 0:00:06.3/0:00:04.6 (1.4), totSession cpu/real = 3:57:17.5/7:15:24.8 (0.5), mem = 3849.0M
[09/08 19:42:35  14237s] 
[09/08 19:42:35  14237s] =============================================================================================
[09/08 19:42:35  14237s]  Step TAT Report for DrvOpt #6
[09/08 19:42:35  14237s] =============================================================================================
[09/08 19:42:35  14237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:42:35  14237s] ---------------------------------------------------------------------------------------------
[09/08 19:42:35  14237s] [ SlackTraversorInit     ]      1   0:00:00.3  (   6.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:42:35  14237s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.6
[09/08 19:42:35  14237s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  14.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/08 19:42:35  14237s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:42:35  14237s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:00.4    1.0
[09/08 19:42:35  14237s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   8.3 % )     0:00:00.7 /  0:00:00.9    1.2
[09/08 19:42:35  14237s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 19:42:35  14237s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[09/08 19:42:35  14237s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:42:35  14237s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[09/08 19:42:35  14237s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:42:35  14237s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.6
[09/08 19:42:35  14237s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:42:35  14237s] [ AAESlewUpdate          ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[09/08 19:42:35  14237s] [ DrvFindVioNets         ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.6    6.8
[09/08 19:42:35  14237s] [ DrvComputeSummary      ]      2   0:00:00.9  (  17.7 % )     0:00:00.9 /  0:00:00.9    1.0
[09/08 19:42:35  14237s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 19:42:35  14237s] [ MISC                   ]          0:00:01.8  (  36.1 % )     0:00:01.8 /  0:00:02.8    1.6
[09/08 19:42:35  14237s] ---------------------------------------------------------------------------------------------
[09/08 19:42:35  14237s]  DrvOpt #6 TOTAL                    0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:06.6    1.4
[09/08 19:42:35  14237s] ---------------------------------------------------------------------------------------------
[09/08 19:42:35  14237s] 
[09/08 19:42:35  14237s] drv optimizer changes nothing and skips refinePlace
[09/08 19:42:35  14237s] End: GigaOpt DRV Optimization
[09/08 19:42:35  14237s] **optDesign ... cpu = 0:01:50, real = 0:00:48, mem = 2750.1M, totSessionCpu=3:57:18 **
[09/08 19:42:35  14237s] *info:
[09/08 19:42:35  14237s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 3581.04M).
[09/08 19:42:35  14237s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3581.0M
[09/08 19:42:35  14237s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.057, REAL:0.057, MEM:3581.0M
[09/08 19:42:36  14239s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.08min mem=3581.0M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.512  | -0.590  |  1.683  | -3.512  |   N/A   |  6.811  |  0.048  |  0.207  |
|           TNS (ns):|-129.360 | -61.023 |  0.000  | -68.337 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   454   |   419   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.108%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:52, real = 0:00:49, mem = 2742.4M, totSessionCpu=3:57:19 **
[09/08 19:42:36  14240s]   DRV Snapshot: (REF)
[09/08 19:42:36  14240s]          Tran DRV: 0 (41)
[09/08 19:42:36  14240s]           Cap DRV: 128 (167)
[09/08 19:42:36  14240s]        Fanout DRV: 3 (182)
[09/08 19:42:36  14240s]            Glitch: 0 (0)
[09/08 19:42:36  14240s] *** Timing NOT met, worst failing slack is -3.512
[09/08 19:42:36  14240s] *** Check timing (0:00:00.0)
[09/08 19:42:36  14240s] Deleting Lib Analyzer.
[09/08 19:42:36  14240s] Begin: GigaOpt Optimization in WNS mode
[09/08 19:42:36  14240s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[09/08 19:42:36  14240s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 19:42:36  14240s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:42:36  14240s] *info: 48 skip_routing nets excluded.
[09/08 19:42:36  14240s] Info: 48 io nets excluded
[09/08 19:42:37  14241s] Info: 383 clock nets excluded from IPO operation.
[09/08 19:42:37  14241s] End AAE Lib Interpolated Model. (MEM=3569.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:42:37  14241s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:57:21.2/7:15:26.8 (0.5), mem = 3569.4M
[09/08 19:42:37  14241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.17
[09/08 19:42:37  14241s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 19:42:37  14241s] ### Creating PhyDesignMc. totSessionCpu=3:57:21 mem=3569.4M
[09/08 19:42:37  14241s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 19:42:37  14241s] OPERPROF: Starting DPlace-Init at level 1, MEM:3569.4M
[09/08 19:42:37  14241s] #spOpts: N=130 mergeVia=F 
[09/08 19:42:37  14241s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3569.4M
[09/08 19:42:37  14241s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:42:37  14241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:3569.4M
[09/08 19:42:37  14241s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3569.4MB).
[09/08 19:42:37  14241s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.115, MEM:3569.4M
[09/08 19:42:37  14241s] TotalInstCnt at PhyDesignMc Initialization: 44,510
[09/08 19:42:37  14241s] ### Creating PhyDesignMc, finished. totSessionCpu=3:57:22 mem=3570.9M
[09/08 19:42:37  14241s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:37  14242s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:37  14242s] 
[09/08 19:42:37  14242s] Creating Lib Analyzer ...
[09/08 19:42:37  14242s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:37  14242s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:42:37  14242s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:42:37  14242s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:42:37  14242s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:42:37  14242s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:42:37  14242s] 
[09/08 19:42:37  14242s] {RT default_rc_corner 0 5 5 0}
[09/08 19:42:38  14242s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:57:22 mem=3570.9M
[09/08 19:42:38  14242s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:57:22 mem=3570.9M
[09/08 19:42:38  14242s] Creating Lib Analyzer, finished. 
[09/08 19:42:40  14244s] *info: 4 don't touch nets excluded
[09/08 19:42:40  14244s] *info: 48 io nets excluded
[09/08 19:42:40  14244s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:42:40  14244s] *info: 383 clock nets excluded
[09/08 19:42:40  14244s] *info: 2 special nets excluded.
[09/08 19:42:40  14244s] *info: 48 skip_routing nets excluded.
[09/08 19:42:40  14244s] *info: 32 multi-driver nets excluded.
[09/08 19:42:40  14244s] *info: 1358 no-driver nets excluded.
[09/08 19:42:43  14247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.11
[09/08 19:42:43  14247s] PathGroup :  in2out  TargetSlack : 0 
[09/08 19:42:43  14247s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 19:42:43  14247s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 19:42:43  14247s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 19:42:43  14247s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 19:42:43  14247s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 19:42:43  14247s] ** GigaOpt Optimizer WNS Slack -3.512 TNS Slack -129.360 Density 62.11
[09/08 19:42:43  14247s] Optimizer WNS Pass 0
[09/08 19:42:43  14247s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.512 TNS -68.337; mem2reg* WNS 0.048 TNS 0.000; reg2mem* WNS 0.207 TNS 0.000; reg2reg* WNS -0.590 TNS -61.023; HEPG WNS -0.590 TNS -61.023; all paths WNS -3.512 TNS -129.360
[09/08 19:42:43  14248s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 19:42:43  14248s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 19:42:43  14248s] Active Path Group: mem2reg reg2mem reg2reg  
[09/08 19:42:43  14248s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:42:43  14248s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:42:43  14248s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:42:43  14248s] |  -0.590|   -3.512| -61.023| -129.360|    62.11%|   0:00:00.0| 3780.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:42:43  14248s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:42:51  14284s] Starting generalSmallTnsOpt
[09/08 19:42:51  14284s] |  -0.539|   -3.512| -66.112| -134.449|    62.13%|   0:00:08.0| 4133.6M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:42:51  14284s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/Q                       |
[09/08 19:42:51  14285s] Ending generalSmallTnsOpt End
[09/08 19:42:51  14285s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:42:53  14288s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:42:53  14288s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:42:53  14288s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:42:53  14288s] |  -0.539|   -3.512| -66.112| -134.449|    62.13%|   0:00:02.0| 4178.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:42:53  14288s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:42:53  14288s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:42:53  14288s] 
[09/08 19:42:53  14288s] *** Finish Core Optimize Step (cpu=0:00:40.5 real=0:00:10.0 mem=4178.8M) ***
[09/08 19:42:53  14288s] Active Path Group: in2out in2reg reg2out default 
[09/08 19:42:53  14288s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:42:53  14288s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:42:53  14288s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:42:53  14288s] |  -3.512|   -3.512| -68.337| -134.449|    62.13%|   0:00:00.0| 4178.8M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:42:53  14288s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:42:53  14288s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:42:53  14289s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:42:53  14289s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:42:53  14290s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:42:53  14290s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:42:53  14290s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:42:53  14290s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 19:42:54  14290s] Dumping Information for Job 62 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:42:54  14290s] Dumping Information for Job 68 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:42:54  14290s] Dumping Information for Job 82 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:42:54  14290s] Dumping Information for Job 88 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 19:42:54  14291s] Starting generalSmallTnsOpt
[09/08 19:42:54  14291s] Ending generalSmallTnsOpt End
[09/08 19:42:54  14291s] |  -3.512|   -3.512| -68.337| -134.449|    62.13%|   0:00:01.0| 4178.8M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:42:54  14291s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:42:54  14291s] 
[09/08 19:42:54  14291s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:01.0 mem=4178.8M) ***
[09/08 19:42:54  14291s] 
[09/08 19:42:54  14291s] *** Finished Optimize Step Cumulative (cpu=0:00:43.2 real=0:00:11.0 mem=4178.8M) ***
[09/08 19:42:54  14291s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.512 TNS -68.337; mem2reg* WNS 0.054 TNS 0.000; reg2mem* WNS 0.216 TNS 0.000; reg2reg* WNS -0.539 TNS -66.112; HEPG WNS -0.539 TNS -66.112; all paths WNS -3.512 TNS -134.449
[09/08 19:42:54  14291s] ** GigaOpt Optimizer WNS Slack -3.512 TNS Slack -134.449 Density 62.13
[09/08 19:42:54  14291s] Update Timing Windows (Threshold 0.038) ...
[09/08 19:42:54  14291s] Re Calculate Delays on 41 Nets
[09/08 19:42:54  14291s] 
[09/08 19:42:54  14291s] *** Finish Post Route Setup Fixing (cpu=0:00:44.4 real=0:00:11.0 mem=4178.8M) ***
[09/08 19:42:54  14291s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.11
[09/08 19:42:54  14292s] TotalInstCnt at PhyDesignMc Destruction: 44,527
[09/08 19:42:54  14292s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.17
[09/08 19:42:54  14292s] *** SetupOpt [finish] : cpu/real = 0:00:51.1/0:00:17.5 (2.9), totSession cpu/real = 3:58:12.2/7:15:44.3 (0.5), mem = 3969.4M
[09/08 19:42:54  14292s] 
[09/08 19:42:54  14292s] =============================================================================================
[09/08 19:42:54  14292s]  Step TAT Report for WnsOpt #6
[09/08 19:42:54  14292s] =============================================================================================
[09/08 19:42:54  14292s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:42:54  14292s] ---------------------------------------------------------------------------------------------
[09/08 19:42:54  14292s] [ SkewClock              ]      1   0:00:01.8  (  10.1 % )     0:00:01.9 /  0:00:02.9    1.6
[09/08 19:42:54  14292s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:42:54  14292s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:42:54  14292s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:42:54  14292s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.1
[09/08 19:42:54  14292s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.5    1.4
[09/08 19:42:54  14292s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:42:54  14292s] [ TransformInit          ]      1   0:00:03.4  (  19.4 % )     0:00:03.7 /  0:00:03.7    1.0
[09/08 19:42:54  14292s] [ SpefRCNetCheck         ]      1   0:00:01.6  (   9.1 % )     0:00:01.6 /  0:00:01.6    1.0
[09/08 19:42:54  14292s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.4    1.7
[09/08 19:42:54  14292s] [ OptSingleIteration     ]     20   0:00:00.0  (   0.3 % )     0:00:08.1 /  0:00:39.6    4.9
[09/08 19:42:54  14292s] [ OptGetWeight           ]     20   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:42:54  14292s] [ OptEval                ]     20   0:00:05.5  (  31.4 % )     0:00:05.5 /  0:00:32.3    5.9
[09/08 19:42:54  14292s] [ OptCommit              ]     20   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 19:42:54  14292s] [ IncrTimingUpdate       ]     20   0:00:01.3  (   7.4 % )     0:00:01.3 /  0:00:05.4    4.2
[09/08 19:42:54  14292s] [ PostCommitDelayCalc    ]     21   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.3    2.8
[09/08 19:42:54  14292s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.7 % )     0:00:00.3 /  0:00:00.7    2.6
[09/08 19:42:54  14292s] [ SetupOptGetWorkingSet  ]     54   0:00:00.9  (   5.3 % )     0:00:00.9 /  0:00:01.9    2.0
[09/08 19:42:54  14292s] [ SetupOptGetActiveNode  ]     54   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:42:54  14292s] [ SetupOptSlackGraph     ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.2    5.1
[09/08 19:42:54  14292s] [ MISC                   ]          0:00:00.9  (   5.2 % )     0:00:00.9 /  0:00:01.3    1.4
[09/08 19:42:54  14292s] ---------------------------------------------------------------------------------------------
[09/08 19:42:54  14292s]  WnsOpt #6 TOTAL                    0:00:17.5  ( 100.0 % )     0:00:17.5 /  0:00:51.1    2.9
[09/08 19:42:54  14292s] ---------------------------------------------------------------------------------------------
[09/08 19:42:54  14292s] 
[09/08 19:42:54  14292s] Running refinePlace -preserveRouting true -hardFence false
[09/08 19:42:54  14292s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3969.4M
[09/08 19:42:54  14292s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3969.4M
[09/08 19:42:54  14292s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3969.4M
[09/08 19:42:54  14292s] #spOpts: N=130 
[09/08 19:42:54  14292s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3969.4M
[09/08 19:42:54  14292s] Info: 140 insts are soft-fixed.
[09/08 19:42:54  14292s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:42:54  14292s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.062, REAL:0.062, MEM:3969.4M
[09/08 19:42:54  14292s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3969.4MB).
[09/08 19:42:54  14292s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.111, REAL:0.112, MEM:3969.4M
[09/08 19:42:54  14292s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.111, REAL:0.112, MEM:3969.4M
[09/08 19:42:54  14292s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.12
[09/08 19:42:54  14292s] OPERPROF:   Starting RefinePlace at level 2, MEM:3969.4M
[09/08 19:42:54  14292s] *** Starting refinePlace (3:58:12 mem=3969.4M) ***
[09/08 19:42:54  14292s] Total net bbox length = 1.836e+06 (9.165e+05 9.195e+05) (ext = 3.889e+04)
[09/08 19:42:54  14292s] Info: 140 insts are soft-fixed.
[09/08 19:42:54  14292s] 
[09/08 19:42:54  14292s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:42:54  14292s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:42:54  14292s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3969.4M
[09/08 19:42:54  14292s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3969.4M
[09/08 19:42:54  14292s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3969.4M
[09/08 19:42:54  14292s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3969.4M
[09/08 19:42:54  14292s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3969.4M
[09/08 19:42:54  14292s] Starting refinePlace ...
[09/08 19:42:55  14292s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 19:42:55  14292s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=3969.4MB) @(3:58:12 - 3:58:13).
[09/08 19:42:55  14292s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:42:55  14292s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 19:42:55  14292s] 
[09/08 19:42:55  14292s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:42:56  14294s] Move report: legalization moves 38 insts, mean move: 3.84 um, max move: 14.76 um
[09/08 19:42:56  14294s] 	Max move on inst (i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC1111_FE_RN_2_0): (844.32, 941.46) --> (851.52, 933.90)
[09/08 19:42:56  14294s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3969.4MB) @(3:58:13 - 3:58:14).
[09/08 19:42:56  14294s] Move report: Detail placement moves 38 insts, mean move: 3.84 um, max move: 14.76 um
[09/08 19:42:56  14294s] 	Max move on inst (i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC1111_FE_RN_2_0): (844.32, 941.46) --> (851.52, 933.90)
[09/08 19:42:56  14294s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3969.4MB
[09/08 19:42:56  14294s] Statistics of distance of Instance movement in refine placement:
[09/08 19:42:56  14294s]   maximum (X+Y) =        14.76 um
[09/08 19:42:56  14294s]   inst (i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC1111_FE_RN_2_0) with max move: (844.32, 941.46) -> (851.52, 933.9)
[09/08 19:42:56  14294s]   mean    (X+Y) =         3.84 um
[09/08 19:42:56  14294s] Summary Report:
[09/08 19:42:56  14294s] Instances move: 38 (out of 44311 movable)
[09/08 19:42:56  14294s] Instances flipped: 0
[09/08 19:42:56  14294s] Mean displacement: 3.84 um
[09/08 19:42:56  14294s] Max displacement: 14.76 um (Instance: i_croc_soc/i_croc/ictc_postCTS_holdFE_OCPC1111_FE_RN_2_0) (844.32, 941.46) -> (851.52, 933.9)
[09/08 19:42:56  14294s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[09/08 19:42:56  14294s] Total instances moved : 38
[09/08 19:42:56  14294s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.952, REAL:1.327, MEM:3969.4M
[09/08 19:42:56  14294s] Total net bbox length = 1.836e+06 (9.166e+05 9.196e+05) (ext = 3.889e+04)
[09/08 19:42:56  14294s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3969.4MB
[09/08 19:42:56  14294s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=3969.4MB) @(3:58:12 - 3:58:14).
[09/08 19:42:56  14294s] *** Finished refinePlace (3:58:14 mem=3969.4M) ***
[09/08 19:42:56  14294s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.12
[09/08 19:42:56  14294s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.088, REAL:1.465, MEM:3969.4M
[09/08 19:42:56  14294s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.448, REAL:1.630, MEM:3969.4M
[09/08 19:42:56  14294s] End: GigaOpt Optimization in WNS mode
[09/08 19:42:56  14294s] Skipping post route harden opt
[09/08 19:42:56  14294s] Deleting Lib Analyzer.
[09/08 19:42:56  14294s] Begin: GigaOpt Optimization in TNS mode
[09/08 19:42:56  14294s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 19:42:56  14294s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:42:56  14294s] *info: 48 skip_routing nets excluded.
[09/08 19:42:56  14294s] Info: 48 io nets excluded
[09/08 19:42:56  14295s] Info: 383 clock nets excluded from IPO operation.
[09/08 19:42:56  14295s] End AAE Lib Interpolated Model. (MEM=3594.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:42:56  14295s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:58:15.0/7:15:46.3 (0.5), mem = 3594.4M
[09/08 19:42:56  14295s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.18
[09/08 19:42:56  14295s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 19:42:56  14295s] ### Creating PhyDesignMc. totSessionCpu=3:58:15 mem=3594.4M
[09/08 19:42:56  14295s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 19:42:56  14295s] OPERPROF: Starting DPlace-Init at level 1, MEM:3594.4M
[09/08 19:42:56  14295s] #spOpts: N=130 
[09/08 19:42:56  14295s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3594.4M
[09/08 19:42:56  14295s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:42:56  14295s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.054, REAL:0.055, MEM:3594.4M
[09/08 19:42:56  14295s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3594.4MB).
[09/08 19:42:56  14295s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.107, REAL:0.108, MEM:3594.4M
[09/08 19:42:57  14295s] TotalInstCnt at PhyDesignMc Initialization: 44,527
[09/08 19:42:57  14295s] ### Creating PhyDesignMc, finished. totSessionCpu=3:58:15 mem=3594.4M
[09/08 19:42:57  14295s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:57  14295s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:57  14295s] 
[09/08 19:42:57  14295s] Creating Lib Analyzer ...
[09/08 19:42:57  14295s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 19:42:57  14295s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 19:42:57  14295s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 19:42:57  14295s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 19:42:57  14295s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 19:42:57  14295s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 19:42:57  14295s] 
[09/08 19:42:57  14295s] {RT default_rc_corner 0 5 5 0}
[09/08 19:42:57  14296s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=3:58:16 mem=3598.4M
[09/08 19:42:57  14296s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=3:58:16 mem=3598.4M
[09/08 19:42:57  14296s] Creating Lib Analyzer, finished. 
[09/08 19:43:00  14298s] *info: 4 don't touch nets excluded
[09/08 19:43:00  14298s] *info: 48 io nets excluded
[09/08 19:43:00  14298s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 19:43:00  14298s] *info: 383 clock nets excluded
[09/08 19:43:00  14298s] *info: 2 special nets excluded.
[09/08 19:43:00  14298s] *info: 48 skip_routing nets excluded.
[09/08 19:43:00  14298s] *info: 32 multi-driver nets excluded.
[09/08 19:43:00  14298s] *info: 1358 no-driver nets excluded.
[09/08 19:43:02  14301s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.12
[09/08 19:43:02  14301s] PathGroup :  in2out  TargetSlack : 0 
[09/08 19:43:02  14301s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 19:43:02  14301s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 19:43:02  14301s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 19:43:02  14301s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 19:43:02  14301s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 19:43:02  14301s] ** GigaOpt Optimizer WNS Slack -3.514 TNS Slack -134.453 Density 62.13
[09/08 19:43:02  14301s] Optimizer TNS Opt
[09/08 19:43:02  14301s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.514 TNS -68.338; mem2reg* WNS 0.054 TNS 0.000; reg2mem* WNS 0.215 TNS 0.000; reg2reg* WNS -0.539 TNS -66.115; HEPG WNS -0.539 TNS -66.115; all paths WNS -3.514 TNS -134.453
[09/08 19:43:03  14301s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 19:43:03  14301s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 19:43:03  14301s] Active Path Group: reg2reg  
[09/08 19:43:03  14301s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:03  14301s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:43:03  14301s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:03  14301s] |  -0.539|   -3.514| -66.115| -134.453|    62.13%|   0:00:00.0| 3807.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:43:03  14301s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:43:04  14304s] |  -0.539|   -3.514| -65.193| -133.531|    62.12%|   0:00:01.0| 4145.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[09/08 19:43:04  14304s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_38__reg/D           |
[09/08 19:43:04  14304s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:09  14313s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC561_CTS_7 (sg13g2_buf_4)
[09/08 19:43:09  14313s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC562_CTS_22 (sg13g2_buf_2)
[09/08 19:43:09  14313s] skewClock has inserted i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC563_CTS_22 (sg13g2_buf_2)
[09/08 19:43:09  14313s] skewClock sized 0 and inserted 3 insts
[09/08 19:43:09  14314s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:09  14314s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:43:09  14314s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:09  14314s] |  -0.539|   -3.514| -63.333| -131.671|    62.12%|   0:00:05.0| 4197.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[09/08 19:43:09  14314s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1914__reg/D                          |
[09/08 19:43:10  14316s] |  -0.539|   -3.514| -63.333| -131.671|    62.12%|   0:00:01.0| 4197.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:43:10  14316s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_285__reg/D                               |
[09/08 19:43:10  14316s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:14  14324s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:14  14324s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:43:14  14324s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:14  14325s] |  -0.539|   -3.514| -63.300| -131.638|    62.13%|   0:00:04.0| 4200.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:43:14  14325s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_929__reg/D                               |
[09/08 19:43:15  14327s] |  -0.539|   -3.514| -63.179| -131.517|    62.13%|   0:00:01.0| 4200.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:43:15  14327s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_929__reg/D                               |
[09/08 19:43:15  14328s] |  -0.539|   -3.514| -63.129| -131.467|    62.14%|   0:00:00.0| 4200.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:43:15  14328s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_925__reg/D                               |
[09/08 19:43:15  14329s] |  -0.539|   -3.514| -63.071| -131.410|    62.13%|   0:00:00.0| 4200.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:43:15  14329s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_385__reg/D                               |
[09/08 19:43:15  14329s] |  -0.539|   -3.514| -63.070| -131.408|    62.13%|   0:00:00.0| 4200.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 19:43:15  14329s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_385__reg/D                               |
[09/08 19:43:16  14329s] |  -0.539|   -3.514| -63.070| -131.408|    62.13%|   0:00:01.0| 4200.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 19:43:16  14329s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 19:43:16  14329s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:16  14329s] 
[09/08 19:43:16  14329s] *** Finish Core Optimize Step (cpu=0:00:28.4 real=0:00:13.0 mem=4200.8M) ***
[09/08 19:43:16  14330s] Active Path Group: in2out in2reg reg2out default 
[09/08 19:43:16  14330s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:16  14330s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 19:43:16  14330s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:16  14330s] |  -3.514|   -3.514| -68.338| -131.408|    62.13%|   0:00:00.0| 4200.8M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] Dumping Information for Job 4 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
 
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio21_io due to abnormally high total capacitance of next stage with net FE_OFN1019_soc_gpio_o_21. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio21_io due to abnormally high total capacitance of next stage with net FE_OFN1019_soc_gpio_o_21. Using RIP based failure criteria instead. 
[09/08 19:43:16  14330s] Dumping Information for Job 19 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
 
[09/08 19:43:16  14330s] Dumping Information for Job 20 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
 
[09/08 19:43:16  14330s] Dumping Information for Job 21 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio21_io due to abnormally high total capacitance of next stage with net FE_OFN1019_soc_gpio_o_21. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio21_io due to abnormally high total capacitance of next stage with net FE_OFN1019_soc_gpio_o_21. Using RIP based failure criteria instead. 
 
[09/08 19:43:16  14330s] |  -3.514|   -3.514| -68.338| -131.408|    62.13%|   0:00:00.0| 4200.8M|func_view_wc|  reg2out| gpio23_io                                          |
[09/08 19:43:16  14331s] |  -3.514|   -3.514| -68.338| -131.408|    62.13%|   0:00:00.0| 4200.8M|func_view_wc|  reg2out| gpio26_io                                          |
[09/08 19:43:16  14331s] |  -3.514|   -3.514| -68.338| -131.408|    62.13%|   0:00:00.0| 4200.8M|func_view_wc|  reg2out| status_o                                           |
[09/08 19:43:16  14331s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 19:43:16  14331s] 
[09/08 19:43:16  14331s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:00.0 mem=4200.8M) ***
[09/08 19:43:16  14331s] 
[09/08 19:43:16  14331s] *** Finished Optimize Step Cumulative (cpu=0:00:30.1 real=0:00:13.0 mem=4200.8M) ***
[09/08 19:43:16  14331s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.514 TNS -68.338; mem2reg* WNS 0.054 TNS 0.000; reg2mem* WNS 0.215 TNS 0.000; reg2reg* WNS -0.539 TNS -63.070; HEPG WNS -0.539 TNS -63.070; all paths WNS -3.514 TNS -131.408
[09/08 19:43:16  14331s] ** GigaOpt Optimizer WNS Slack -3.514 TNS Slack -131.408 Density 62.13
[09/08 19:43:16  14331s] Update Timing Windows (Threshold 0.038) ...
[09/08 19:43:16  14331s] Re Calculate Delays on 9 Nets
[09/08 19:43:16  14331s] 
[09/08 19:43:16  14331s] *** Finish Post Route Setup Fixing (cpu=0:00:30.8 real=0:00:14.0 mem=4200.8M) ***
[09/08 19:43:16  14331s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.12
[09/08 19:43:17  14332s] TotalInstCnt at PhyDesignMc Destruction: 44,532
[09/08 19:43:17  14332s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.18
[09/08 19:43:17  14332s] *** SetupOpt [finish] : cpu/real = 0:00:37.1/0:00:20.4 (1.8), totSession cpu/real = 3:58:52.1/7:16:06.7 (0.5), mem = 3991.4M
[09/08 19:43:17  14332s] 
[09/08 19:43:17  14332s] =============================================================================================
[09/08 19:43:17  14332s]  Step TAT Report for TnsOpt #6
[09/08 19:43:17  14332s] =============================================================================================
[09/08 19:43:17  14332s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:43:17  14332s] ---------------------------------------------------------------------------------------------
[09/08 19:43:17  14332s] [ SkewClock              ]      2   0:00:09.0  (  44.0 % )     0:00:09.5 /  0:00:17.3    1.8
[09/08 19:43:17  14332s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:43:17  14332s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:43:17  14332s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:43:17  14332s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 19:43:17  14332s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.5    1.5
[09/08 19:43:17  14332s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:43:17  14332s] [ TransformInit          ]      1   0:00:03.8  (  18.7 % )     0:00:04.1 /  0:00:04.1    1.0
[09/08 19:43:17  14332s] [ SpefRCNetCheck         ]      1   0:00:01.0  (   5.0 % )     0:00:01.0 /  0:00:01.0    1.0
[09/08 19:43:17  14332s] [ OptSingleIteration     ]     75   0:00:00.1  (   0.6 % )     0:00:03.1 /  0:00:10.6    3.4
[09/08 19:43:17  14332s] [ OptGetWeight           ]     75   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 19:43:17  14332s] [ OptEval                ]     75   0:00:01.5  (   7.2 % )     0:00:01.5 /  0:00:07.5    5.1
[09/08 19:43:17  14332s] [ OptCommit              ]     75   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[09/08 19:43:17  14332s] [ IncrTimingUpdate       ]    115   0:00:00.7  (   3.2 % )     0:00:00.7 /  0:00:02.0    3.0
[09/08 19:43:17  14332s] [ PostCommitDelayCalc    ]     77   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    2.1
[09/08 19:43:17  14332s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.2
[09/08 19:43:17  14332s] [ SetupOptGetWorkingSet  ]    107   0:00:00.9  (   4.5 % )     0:00:00.9 /  0:00:02.0    2.1
[09/08 19:43:17  14332s] [ SetupOptGetActiveNode  ]    107   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 19:43:17  14332s] [ SetupOptSlackGraph     ]     75   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.3    3.5
[09/08 19:43:17  14332s] [ MISC                   ]          0:00:01.4  (   7.1 % )     0:00:01.4 /  0:00:02.8    1.9
[09/08 19:43:17  14332s] ---------------------------------------------------------------------------------------------
[09/08 19:43:17  14332s]  TnsOpt #6 TOTAL                    0:00:20.4  ( 100.0 % )     0:00:20.4 /  0:00:37.1    1.8
[09/08 19:43:17  14332s] ---------------------------------------------------------------------------------------------
[09/08 19:43:17  14332s] 
[09/08 19:43:17  14332s] Running refinePlace -preserveRouting true -hardFence false
[09/08 19:43:17  14332s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3991.4M
[09/08 19:43:17  14332s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3991.4M
[09/08 19:43:17  14332s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3991.4M
[09/08 19:43:17  14332s] #spOpts: N=130 
[09/08 19:43:17  14332s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3991.4M
[09/08 19:43:17  14332s] Info: 143 insts are soft-fixed.
[09/08 19:43:17  14332s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 19:43:17  14332s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.072, REAL:0.073, MEM:3991.4M
[09/08 19:43:17  14332s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3991.4MB).
[09/08 19:43:17  14332s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.139, REAL:0.140, MEM:3991.4M
[09/08 19:43:17  14332s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.139, REAL:0.140, MEM:3991.4M
[09/08 19:43:17  14332s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.13
[09/08 19:43:17  14332s] OPERPROF:   Starting RefinePlace at level 2, MEM:3991.4M
[09/08 19:43:17  14332s] *** Starting refinePlace (3:58:52 mem=3991.4M) ***
[09/08 19:43:17  14332s] Total net bbox length = 1.836e+06 (9.166e+05 9.196e+05) (ext = 3.889e+04)
[09/08 19:43:17  14332s] Info: 143 insts are soft-fixed.
[09/08 19:43:17  14332s] 
[09/08 19:43:17  14332s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:43:17  14332s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:43:17  14332s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3991.4M
[09/08 19:43:17  14332s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3991.4M
[09/08 19:43:17  14332s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3991.4M
[09/08 19:43:17  14332s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3991.4M
[09/08 19:43:17  14332s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3991.4M
[09/08 19:43:17  14332s] Starting refinePlace ...
[09/08 19:43:17  14332s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 19:43:17  14332s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3991.4MB) @(3:58:52 - 3:58:53).
[09/08 19:43:17  14332s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:43:17  14332s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 19:43:17  14332s] 
[09/08 19:43:17  14332s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 19:43:18  14334s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:43:18  14334s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3991.4MB) @(3:58:53 - 3:58:54).
[09/08 19:43:18  14334s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 19:43:18  14334s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3991.4MB
[09/08 19:43:18  14334s] Statistics of distance of Instance movement in refine placement:
[09/08 19:43:18  14334s]   maximum (X+Y) =         0.00 um
[09/08 19:43:18  14334s]   mean    (X+Y) =         0.00 um
[09/08 19:43:18  14334s] Summary Report:
[09/08 19:43:18  14334s] Instances move: 0 (out of 44319 movable)
[09/08 19:43:18  14334s] Instances flipped: 0
[09/08 19:43:18  14334s] Mean displacement: 0.00 um
[09/08 19:43:18  14334s] Max displacement: 0.00 um 
[09/08 19:43:18  14334s] Total instances moved : 0
[09/08 19:43:18  14334s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.055, REAL:1.396, MEM:3991.4M
[09/08 19:43:18  14334s] Total net bbox length = 1.836e+06 (9.166e+05 9.196e+05) (ext = 3.889e+04)
[09/08 19:43:18  14334s] Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 3991.4MB
[09/08 19:43:18  14334s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:01.0, mem=3991.4MB) @(3:58:52 - 3:58:54).
[09/08 19:43:18  14334s] *** Finished refinePlace (3:58:54 mem=3991.4M) ***
[09/08 19:43:18  14334s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.13
[09/08 19:43:18  14334s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.230, REAL:1.573, MEM:3991.4M
[09/08 19:43:18  14334s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.657, REAL:1.773, MEM:3991.4M
[09/08 19:43:18  14334s] End: GigaOpt Optimization in TNS mode
[09/08 19:43:19  14335s]   Timing Snapshot: (REF)
[09/08 19:43:19  14335s]      Weighted WNS: -0.299
[09/08 19:43:19  14335s]       All  PG WNS: -3.514
[09/08 19:43:19  14335s]       High PG WNS: -0.539
[09/08 19:43:19  14335s]       All  PG TNS: -131.408
[09/08 19:43:19  14335s]       High PG TNS: -63.070
[09/08 19:43:19  14335s]    Category Slack: { [L, -3.514] [H, 0.054] [H, 0.215] [H, -0.539] }
[09/08 19:43:19  14335s] 
[09/08 19:43:19  14335s] Running postRoute recovery in preEcoRoute mode
[09/08 19:43:19  14335s] **optDesign ... cpu = 0:03:28, real = 0:01:32, mem = 2793.0M, totSessionCpu=3:58:55 **
[09/08 19:43:19  14336s]   DRV Snapshot: (TGT)
[09/08 19:43:19  14336s]          Tran DRV: 0 (41)
[09/08 19:43:19  14336s]           Cap DRV: 128 (167)
[09/08 19:43:19  14336s]        Fanout DRV: 3 (182)
[09/08 19:43:19  14336s]            Glitch: 0 (0)
[09/08 19:43:19  14336s] Checking DRV degradation...
[09/08 19:43:19  14336s] 
[09/08 19:43:19  14336s] Recovery Manager:
[09/08 19:43:19  14336s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 19:43:19  14336s]      Cap DRV degradation : 0 (128 -> 128, Margin 10) - Skip
[09/08 19:43:19  14336s]   Fanout DRV degradation : 0 (3 -> 3, Margin 10) - Skip
[09/08 19:43:19  14336s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 19:43:19  14336s] 
[09/08 19:43:19  14336s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 19:43:19  14336s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=3614.95M, totSessionCpu=3:58:56).
[09/08 19:43:19  14336s] **optDesign ... cpu = 0:03:29, real = 0:01:32, mem = 2792.4M, totSessionCpu=3:58:56 **
[09/08 19:43:19  14336s] 
[09/08 19:43:20  14337s]   DRV Snapshot: (REF)
[09/08 19:43:20  14337s]          Tran DRV: 0 (41)
[09/08 19:43:20  14337s]           Cap DRV: 128 (167)
[09/08 19:43:20  14337s]        Fanout DRV: 3 (182)
[09/08 19:43:20  14337s]            Glitch: 0 (0)
[09/08 19:43:20  14337s] Skipping post route harden opt
[09/08 19:43:20  14337s] ### Creating LA Mngr. totSessionCpu=3:58:58 mem=3614.9M
[09/08 19:43:20  14337s] ### Creating LA Mngr, finished. totSessionCpu=3:58:58 mem=3614.9M
[09/08 19:43:20  14337s] Default Rule : ""
[09/08 19:43:20  14337s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 19:43:20  14337s] Worst Slack : -0.539 ns
[09/08 19:43:20  14337s] 
[09/08 19:43:20  14337s] Start Layer Assignment ...
[09/08 19:43:20  14337s] WNS(-0.539ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 19:43:20  14337s] 
[09/08 19:43:20  14337s] Select 644 cadidates out of 51380.
[09/08 19:43:22  14339s] Total Assign Layers on 0 Nets (cpu 0:00:01.8).
[09/08 19:43:22  14339s] GigaOpt: setting up router preferences
[09/08 19:43:22  14339s] GigaOpt: 7 nets assigned router directives
[09/08 19:43:22  14339s] 
[09/08 19:43:22  14339s] Start Assign Priority Nets ...
[09/08 19:43:22  14339s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 19:43:22  14339s] Existing Priority Nets 0 (0.0%)
[09/08 19:43:22  14339s] Total Assign Priority Nets 1529 (3.0%)
[09/08 19:43:22  14339s] ### Creating LA Mngr. totSessionCpu=3:59:00 mem=3653.1M
[09/08 19:43:22  14339s] ### Creating LA Mngr, finished. totSessionCpu=3:59:00 mem=3653.1M
[09/08 19:43:22  14340s] Default Rule : ""
[09/08 19:43:22  14340s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 19:43:23  14340s] Worst Slack : -3.514 ns
[09/08 19:43:23  14340s] 
[09/08 19:43:23  14340s] Start Layer Assignment ...
[09/08 19:43:23  14340s] WNS(-3.514ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 19:43:23  14340s] 
[09/08 19:43:23  14340s] Select 759 cadidates out of 51380.
[09/08 19:43:24  14341s] Total Assign Layers on 0 Nets (cpu 0:00:02.2).
[09/08 19:43:24  14341s] GigaOpt: setting up router preferences
[09/08 19:43:24  14342s] GigaOpt: 0 nets assigned router directives
[09/08 19:43:24  14342s] 
[09/08 19:43:24  14342s] Start Assign Priority Nets ...
[09/08 19:43:24  14342s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 19:43:24  14342s] Existing Priority Nets 0 (0.0%)
[09/08 19:43:24  14342s] Total Assign Priority Nets 1529 (3.0%)
[09/08 19:43:25  14342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3690.6M
[09/08 19:43:25  14342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.067, REAL:0.067, MEM:3690.6M
[09/08 19:43:25  14343s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.514  | -0.539  |  1.683  | -3.514  |   N/A   |  6.811  |  0.054  |  0.215  |
|           TNS (ns):|-131.408 | -63.070 |  0.000  | -68.338 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   472   |   437   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.136%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:36, real = 0:01:38, mem = 2725.4M, totSessionCpu=3:59:04 **
[09/08 19:43:25  14343s] -routeWithEco false                       # bool, default=false
[09/08 19:43:25  14343s] -routeWithEco true                        # bool, default=false, user setting
[09/08 19:43:25  14343s] -routeSelectedNetOnly false               # bool, default=false
[09/08 19:43:25  14343s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 19:43:25  14343s] -routeWithTimingDriven false              # bool, default=false
[09/08 19:43:25  14343s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 19:43:25  14343s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/08 19:43:25  14343s] Existing Dirty Nets : 76
[09/08 19:43:25  14343s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/08 19:43:25  14344s] Reset Dirty Nets : 76
[09/08 19:43:25  14344s] 
[09/08 19:43:25  14344s] globalDetailRoute
[09/08 19:43:25  14344s] 
[09/08 19:43:25  14344s] ### Time Record (globalDetailRoute) is installed.
[09/08 19:43:25  14344s] #Start globalDetailRoute on Mon Sep  8 19:43:25 2025
[09/08 19:43:25  14344s] #
[09/08 19:43:25  14344s] ### Time Record (Pre Callback) is installed.
[09/08 19:43:25  14344s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3621.605M)
[09/08 19:43:25  14344s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 3621.605M)
[09/08 19:43:25  14344s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 90388 access done (mem: 3621.605M)
[09/08 19:43:25  14344s] ### Time Record (Pre Callback) is uninstalled.
[09/08 19:43:25  14344s] ### Time Record (DB Import) is installed.
[09/08 19:43:25  14344s] ### Time Record (Timing Data Generation) is installed.
[09/08 19:43:25  14344s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 19:43:26  14344s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 19:43:26  14344s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 19:43:26  14344s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 19:43:26  14344s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:43:26  14344s] ### Net info: total nets: 51380
[09/08 19:43:26  14344s] ### Net info: dirty nets: 0
[09/08 19:43:26  14344s] ### Net info: marked as disconnected nets: 0
[09/08 19:43:26  14346s] #num needed restored net=48
[09/08 19:43:26  14346s] #need_extraction net=48 (total=51380)
[09/08 19:43:26  14346s] ### Net info: fully routed nets: 45142
[09/08 19:43:26  14346s] ### Net info: trivial (< 2 pins) nets: 6235
[09/08 19:43:26  14346s] ### Net info: unrouted nets: 3
[09/08 19:43:26  14346s] ### Net info: re-extraction nets: 0
[09/08 19:43:26  14346s] ### Net info: ignored nets: 0
[09/08 19:43:26  14346s] ### Net info: skip routing nets: 48
[09/08 19:43:26  14346s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:43:26  14346s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:43:26  14346s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:43:26  14346s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:43:26  14346s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:43:26  14346s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/08 19:43:27  14346s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 19:43:27  14346s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:43:27  14346s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 19:43:27  14347s] #Processed 143 dirty instances, 154 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/08 19:43:27  14347s] #(89 insts marked dirty, reset pre-exisiting dirty flag on 91 insts, 185 nets marked need extraction)
[09/08 19:43:27  14347s] ### import design signature (657): route=44526811 flt_obj=0 vio=1519219682 swire=282492057 shield_wire=1 net_attr=2105936027 dirty_area=592765473, del_dirty_area=0 cell=1297058440 placement=1328957631 pin_access=1341894652
[09/08 19:43:27  14347s] ### Time Record (DB Import) is uninstalled.
[09/08 19:43:27  14347s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 19:43:27  14347s] #RTESIG:78da85d14d4f0321100660cffe8a09ed614d6c9de1633fae265ed534ea955061b5710503
[09/08 19:43:27  14347s] #       eca1ff5e52e3ad5b3891cc93617867b57e7bd801e3b825dcfc204a4df0b8e3e54262835c
[09/08 19:43:27  14347s] #       c83b8eba945eefd9f56afdf4fc42bc07dae2e940334ec1e45b98938b905cce07ff71f3e7
[09/08 19:43:27  14347s] #       d4a080993907064dcab114ceb2b6b4fb67d9456fe2f1ac23a114e4383b68f6214c0ba643
[09/08 19:43:27  14347s] #       18cd942e22c9451d294260e9eb4802f568757ad79f566b7b08d6697ef947a4545702ada1
[09/08 19:43:27  14347s] #       419407b2f1d6445bacf3f3f79294c07cf0aea2ba6a3c6dcbaba643aa9b16eba6ccc34e31
[09/08 19:43:27  14347s] #       5782e8657dafbd92f595f5aaad371a08d8e24057bff332ecaa
[09/08 19:43:27  14347s] #
[09/08 19:43:27  14347s] #Skip comparing routing design signature in db-snapshot flow
[09/08 19:43:27  14347s] ### Time Record (Data Preparation) is installed.
[09/08 19:43:27  14347s] #RTESIG:78da8dd24d4f0321100660cffe8a09eda126b6cef0b11f5713af6a1af54a50586d5cc100
[09/08 19:43:27  14347s] #       7be8bf97acf1d62d7222e1c9f0cec06afd72b707c67147b8fd46949ae07ecfcb86c416b9
[09/08 19:43:27  14347s] #       90371c75397abe6597abf5c3e313f10e6887f382cd300693af614a2e4272391ffcfbd5af
[09/08 19:43:27  14347s] #       53bd0266a61c186c528ee5e0246b4ab93f965df4261e4f3a124a418e9383cd6b08e38269
[09/08 19:43:27  14347s] #       110633a6b3487251478a1058fa3c92403d589ddef487d5da1e82759a9fef88946acb406b
[09/08 19:43:27  14347s] #       a817e5826cbc35d116ebfcf4b52425301fbcaba8b63a9e79d673eb95704dc3abc55aa4ba
[09/08 19:43:27  14347s] #       69b06e4af07f85ea64fd03744ad6dfb6534dbd504fc016035dfc00e3a1f95f
[09/08 19:43:27  14347s] #
[09/08 19:43:27  14347s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:43:27  14347s] #Using multithreading with 8 threads.
[09/08 19:43:27  14347s] ### Time Record (Data Preparation) is installed.
[09/08 19:43:27  14347s] #Start routing data preparation on Mon Sep  8 19:43:27 2025
[09/08 19:43:27  14347s] #
[09/08 19:43:27  14348s] #Minimum voltage of a net in the design = 0.000.
[09/08 19:43:27  14348s] #Maximum voltage of a net in the design = 1.320.
[09/08 19:43:27  14348s] #Voltage range [0.000 - 1.320] has 51378 nets.
[09/08 19:43:27  14348s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 19:43:27  14348s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 19:43:27  14348s] ### Time Record (Cell Pin Access) is installed.
[09/08 19:43:28  14348s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 19:43:29  14349s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 19:43:29  14349s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 19:43:29  14349s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 19:43:29  14349s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 19:43:29  14349s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 19:43:29  14349s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 19:43:29  14349s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 19:43:29  14349s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 19:43:29  14349s] #Monitoring time of adding inner blkg by smac
[09/08 19:43:29  14349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2674.30 (MB), peak = 4324.43 (MB)
[09/08 19:43:30  14351s] #Regenerating Ggrids automatically.
[09/08 19:43:30  14351s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/08 19:43:30  14351s] #Using automatically generated G-grids.
[09/08 19:43:30  14351s] #Done routing data preparation.
[09/08 19:43:30  14351s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2872.49 (MB), peak = 4324.43 (MB)
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1354.0250 826.1800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 1232.9250 1211.8650 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN2103_2214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1331.6550 996.1650 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN20890_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1158.2550 799.4700 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_65_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 1405.2700 788.5600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN6565_1003. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1404.9500 803.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN11802_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 852.0050 943.0850 ) on Metal1 for NET i_croc_soc/i_croc/FE_OFN10012_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 850.0900 932.1400 ) on Metal1 for NET i_croc_soc/i_croc/FE_OFN10012_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 844.8350 948.3350 ) on Metal1 for NET i_croc_soc/i_croc/FE_RN_8629_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 853.9100 943.2200 ) on Metal1 for NET i_croc_soc/i_croc/FE_RN_8629_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 851.9900 935.6600 ) on Metal1 for NET i_croc_soc/i_croc/FE_RN_8629_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 843.1600 943.3250 ) on Metal1 for NET i_croc_soc/i_croc/FE_OFN18807_FE_OFN10013_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 968.6200 970.0250 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN5758_FE_OFN1957_1304. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1405.4350 799.4450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN7660_FE_OFN1187_1021. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1166.6800 799.6950 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN11213_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 969.6450 970.0250 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN20979_FE_RN_3257_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1042.5800 958.4650 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN20979_FE_RN_3257_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 1405.9100 788.1900 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN7557_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 979.2450 920.4500 ) on Metal1 for NET i_croc_soc/i_croc/core_data_obi_req_68_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1158.7550 807.1400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN10473_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 19:43:30  14351s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[09/08 19:43:30  14351s] #To increase the message display limit, refer to the product command reference manual.
[09/08 19:43:31  14351s] #
[09/08 19:43:31  14351s] #Connectivity extraction summary:
[09/08 19:43:31  14351s] #180 routed nets are extracted.
[09/08 19:43:31  14351s] #    171 (0.33%) extracted nets are partially routed.
[09/08 19:43:31  14351s] #44962 routed net(s) are imported.
[09/08 19:43:31  14351s] #3 (0.01%) nets are without wires.
[09/08 19:43:31  14351s] #6235 nets are fixed|skipped|trivial (not extracted).
[09/08 19:43:31  14351s] #Total number of nets = 51380.
[09/08 19:43:31  14351s] #
[09/08 19:43:31  14351s] #Start instance access analysis using 8 threads...
[09/08 19:43:31  14351s] ### Time Record (Instance Pin Access) is installed.
[09/08 19:43:31  14352s] #0 instance pins are hard to access
[09/08 19:43:31  14352s] #Instance access analysis statistics:
[09/08 19:43:31  14352s] #Cpu time = 00:00:01
[09/08 19:43:31  14352s] #Elapsed time = 00:00:01
[09/08 19:43:31  14352s] #Increased memory = 4.31 (MB)
[09/08 19:43:31  14352s] #Total memory = 2876.80 (MB)
[09/08 19:43:31  14352s] #Peak memory = 4324.43 (MB)
[09/08 19:43:31  14352s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 19:43:32  14352s] #Found 0 nets for post-route si or timing fixing.
[09/08 19:43:32  14352s] #
[09/08 19:43:32  14352s] #Finished routing data preparation on Mon Sep  8 19:43:32 2025
[09/08 19:43:32  14352s] #
[09/08 19:43:32  14352s] #Cpu time = 00:00:05
[09/08 19:43:32  14352s] #Elapsed time = 00:00:05
[09/08 19:43:32  14352s] #Increased memory = 209.28 (MB)
[09/08 19:43:32  14352s] #Total memory = 2876.80 (MB)
[09/08 19:43:32  14352s] #Peak memory = 4324.43 (MB)
[09/08 19:43:32  14352s] #
[09/08 19:43:32  14352s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:43:32  14352s] ### Time Record (Global Routing) is installed.
[09/08 19:43:32  14352s] #
[09/08 19:43:32  14352s] #Start global routing on Mon Sep  8 19:43:32 2025
[09/08 19:43:32  14352s] #
[09/08 19:43:32  14352s] #
[09/08 19:43:32  14352s] #Start global routing initialization on Mon Sep  8 19:43:32 2025
[09/08 19:43:32  14352s] #
[09/08 19:43:32  14352s] #Number of eco nets is 176
[09/08 19:43:32  14353s] #
[09/08 19:43:32  14353s] #Start global routing data preparation on Mon Sep  8 19:43:32 2025
[09/08 19:43:32  14353s] #
[09/08 19:43:32  14353s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  8 19:43:32 2025 with memory = 2877.02 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14353s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:32  14353s] #Start routing resource analysis on Mon Sep  8 19:43:32 2025
[09/08 19:43:32  14353s] #
[09/08 19:43:32  14353s] ### init_is_bin_blocked starts on Mon Sep  8 19:43:32 2025 with memory = 2877.02 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14353s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:43:32  14353s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  8 19:43:32 2025 with memory = 2881.07 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:2.8 GB, peak:4.2 GB --6.47 [8]--
[09/08 19:43:32  14355s] ### adjust_flow_cap starts on Mon Sep  8 19:43:32 2025 with memory = 2888.55 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --2.07 [8]--
[09/08 19:43:32  14355s] ### adjust_partial_route_blockage starts on Mon Sep  8 19:43:32 2025 with memory = 2889.14 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:43:32  14355s] ### set_via_blocked starts on Mon Sep  8 19:43:32 2025 with memory = 2889.14 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --2.10 [8]--
[09/08 19:43:32  14355s] ### copy_flow starts on Mon Sep  8 19:43:32 2025 with memory = 2889.73 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --2.60 [8]--
[09/08 19:43:32  14355s] #Routing resource analysis is done on Mon Sep  8 19:43:32 2025
[09/08 19:43:32  14355s] #
[09/08 19:43:32  14355s] ### report_flow_cap starts on Mon Sep  8 19:43:32 2025 with memory = 2884.56 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] #  Resource Analysis:
[09/08 19:43:32  14355s] #
[09/08 19:43:32  14355s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/08 19:43:32  14355s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/08 19:43:32  14355s] #  --------------------------------------------------------------
[09/08 19:43:32  14355s] #  Metal1         V        2515        1318       65536    64.99%
[09/08 19:43:32  14355s] #  Metal2         H        2873        1508       65536    33.29%
[09/08 19:43:32  14355s] #  Metal3         V        2513        1320       65536    32.91%
[09/08 19:43:32  14355s] #  Metal4         H        3122        1259       65536    32.99%
[09/08 19:43:32  14355s] #  Metal5         V        2732        1101       65536    27.42%
[09/08 19:43:32  14355s] #  --------------------------------------------------------------
[09/08 19:43:32  14355s] #  Total                  13755      32.14%      327680    38.32%
[09/08 19:43:32  14355s] #
[09/08 19:43:32  14355s] #  432 nets (0.84%) with 1 preferred extra spacing.
[09/08 19:43:32  14355s] #
[09/08 19:43:32  14355s] #
[09/08 19:43:32  14355s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.09 [8]--
[09/08 19:43:32  14355s] ### analyze_m2_tracks starts on Mon Sep  8 19:43:32 2025 with memory = 2884.39 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:43:32  14355s] ### report_initial_resource starts on Mon Sep  8 19:43:32 2025 with memory = 2884.39 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:43:32  14355s] ### mark_pg_pins_accessibility starts on Mon Sep  8 19:43:32 2025 with memory = 2884.39 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:32  14355s] ### set_net_region starts on Mon Sep  8 19:43:32 2025 with memory = 2884.39 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:32  14355s] #
[09/08 19:43:32  14355s] #Global routing data preparation is done on Mon Sep  8 19:43:32 2025
[09/08 19:43:32  14355s] #
[09/08 19:43:32  14355s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2884.39 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] #
[09/08 19:43:32  14355s] ### prepare_level starts on Mon Sep  8 19:43:32 2025 with memory = 2884.39 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### init level 1 starts on Mon Sep  8 19:43:32 2025 with memory = 2884.39 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:32  14355s] ### Level 1 hgrid = 256 X 256
[09/08 19:43:32  14355s] ### init level 2 starts on Mon Sep  8 19:43:32 2025 with memory = 2884.39 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --2.01 [8]--
[09/08 19:43:32  14355s] ### Level 2 hgrid = 64 X 64
[09/08 19:43:32  14355s] ### prepare_level_flow starts on Mon Sep  8 19:43:32 2025 with memory = 2884.95 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:43:32  14355s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.45 [8]--
[09/08 19:43:32  14355s] #
[09/08 19:43:32  14355s] #Global routing initialization is done on Mon Sep  8 19:43:32 2025
[09/08 19:43:32  14355s] #
[09/08 19:43:32  14355s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2884.95 (MB), peak = 4324.43 (MB)
[09/08 19:43:32  14355s] #
[09/08 19:43:33  14355s] #start global routing iteration 1...
[09/08 19:43:33  14356s] ### init_flow_edge starts on Mon Sep  8 19:43:33 2025 with memory = 2884.95 (MB), peak = 4324.43 (MB)
[09/08 19:43:33  14356s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.86 [8]--
[09/08 19:43:33  14356s] ### Uniform Hboxes (7x7)
[09/08 19:43:33  14356s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 19:43:33  14356s] ### measure_qor starts on Mon Sep  8 19:43:33 2025 with memory = 2887.71 (MB), peak = 4324.43 (MB)
[09/08 19:43:33  14356s] ### measure_congestion starts on Mon Sep  8 19:43:33 2025 with memory = 2887.71 (MB), peak = 4324.43 (MB)
[09/08 19:43:33  14356s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.98 [8]--
[09/08 19:43:33  14356s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --6.18 [8]--
[09/08 19:43:33  14356s] ### Uniform Hboxes (7x7)
[09/08 19:43:33  14356s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 19:43:33  14356s] ### measure_qor starts on Mon Sep  8 19:43:33 2025 with memory = 2887.71 (MB), peak = 4324.43 (MB)
[09/08 19:43:33  14356s] ### measure_congestion starts on Mon Sep  8 19:43:33 2025 with memory = 2887.71 (MB), peak = 4324.43 (MB)
[09/08 19:43:33  14356s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:33  14356s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --5.21 [8]--
[09/08 19:43:33  14356s] ### Uniform Hboxes (7x7)
[09/08 19:43:33  14356s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 19:43:33  14356s] ### measure_qor starts on Mon Sep  8 19:43:33 2025 with memory = 2887.71 (MB), peak = 4324.43 (MB)
[09/08 19:43:33  14356s] ### measure_congestion starts on Mon Sep  8 19:43:33 2025 with memory = 2887.71 (MB), peak = 4324.43 (MB)
[09/08 19:43:33  14356s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:33  14356s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --6.21 [8]--
[09/08 19:43:33  14356s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2886.84 (MB), peak = 4324.43 (MB)
[09/08 19:43:33  14356s] #
[09/08 19:43:33  14356s] #start global routing iteration 2...
[09/08 19:43:33  14357s] ### init_flow_edge starts on Mon Sep  8 19:43:33 2025 with memory = 2886.84 (MB), peak = 4324.43 (MB)
[09/08 19:43:33  14357s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --2.23 [8]--
[09/08 19:43:33  14357s] ### routing at level 2 (topmost level) iter 0
[09/08 19:43:33  14357s] ### measure_qor starts on Mon Sep  8 19:43:33 2025 with memory = 2886.88 (MB), peak = 4324.43 (MB)
[09/08 19:43:33  14357s] ### measure_congestion starts on Mon Sep  8 19:43:33 2025 with memory = 2886.88 (MB), peak = 4324.43 (MB)
[09/08 19:43:33  14357s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:43:33  14357s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --6.60 [8]--
[09/08 19:43:34  14357s] ### routing at level 2 (topmost level) iter 1
[09/08 19:43:34  14357s] ### measure_qor starts on Mon Sep  8 19:43:34 2025 with memory = 2886.88 (MB), peak = 4324.43 (MB)
[09/08 19:43:34  14357s] ### measure_congestion starts on Mon Sep  8 19:43:34 2025 with memory = 2886.88 (MB), peak = 4324.43 (MB)
[09/08 19:43:34  14357s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.97 [8]--
[09/08 19:43:34  14357s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --7.12 [8]--
[09/08 19:43:34  14357s] ### routing at level 2 (topmost level) iter 2
[09/08 19:43:34  14357s] ### measure_qor starts on Mon Sep  8 19:43:34 2025 with memory = 2886.88 (MB), peak = 4324.43 (MB)
[09/08 19:43:34  14357s] ### measure_congestion starts on Mon Sep  8 19:43:34 2025 with memory = 2886.88 (MB), peak = 4324.43 (MB)
[09/08 19:43:34  14357s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:43:34  14358s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --7.23 [8]--
[09/08 19:43:34  14358s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2886.88 (MB), peak = 4324.43 (MB)
[09/08 19:43:34  14358s] #
[09/08 19:43:34  14358s] #start global routing iteration 3...
[09/08 19:43:34  14358s] ### Uniform Hboxes (7x7)
[09/08 19:43:34  14358s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 19:43:34  14358s] ### measure_qor starts on Mon Sep  8 19:43:34 2025 with memory = 2900.96 (MB), peak = 4324.43 (MB)
[09/08 19:43:34  14358s] ### measure_congestion starts on Mon Sep  8 19:43:34 2025 with memory = 2900.96 (MB), peak = 4324.43 (MB)
[09/08 19:43:34  14358s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:34  14358s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --6.12 [8]--
[09/08 19:43:34  14358s] ### measure_congestion starts on Mon Sep  8 19:43:34 2025 with memory = 2900.96 (MB), peak = 4324.43 (MB)
[09/08 19:43:34  14358s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:34  14359s] ### Uniform Hboxes (7x7)
[09/08 19:43:34  14359s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 19:43:34  14359s] ### measure_qor starts on Mon Sep  8 19:43:34 2025 with memory = 2900.96 (MB), peak = 4324.43 (MB)
[09/08 19:43:34  14359s] ### measure_congestion starts on Mon Sep  8 19:43:34 2025 with memory = 2900.96 (MB), peak = 4324.43 (MB)
[09/08 19:43:34  14359s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:34  14359s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --5.89 [8]--
[09/08 19:43:34  14359s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2895.65 (MB), peak = 4324.43 (MB)
[09/08 19:43:34  14359s] #
[09/08 19:43:34  14359s] ### route_end starts on Mon Sep  8 19:43:34 2025 with memory = 2895.65 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] #
[09/08 19:43:35  14359s] #Total number of trivial nets (e.g. < 2 pins) = 6235 (skipped).
[09/08 19:43:35  14359s] #Total number of routable nets = 45145.
[09/08 19:43:35  14359s] #Total number of nets in the design = 51380.
[09/08 19:43:35  14359s] #
[09/08 19:43:35  14359s] #179 routable nets have only global wires.
[09/08 19:43:35  14359s] #44966 routable nets have only detail routed wires.
[09/08 19:43:35  14359s] #25 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 19:43:35  14359s] #793 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 19:43:35  14359s] #
[09/08 19:43:35  14359s] #Routed nets constraints summary:
[09/08 19:43:35  14359s] #----------------------------------------------------------------------------
[09/08 19:43:35  14359s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[09/08 19:43:35  14359s] #----------------------------------------------------------------------------
[09/08 19:43:35  14359s] #      Default                 19            0              0             154  
[09/08 19:43:35  14359s] #     ndr_3w3s                  0            5              5               0  
[09/08 19:43:35  14359s] #     ndr_2w2s                  0            1              1               0  
[09/08 19:43:35  14359s] #----------------------------------------------------------------------------
[09/08 19:43:35  14359s] #        Total                 19            6              6             154  
[09/08 19:43:35  14359s] #----------------------------------------------------------------------------
[09/08 19:43:35  14359s] #
[09/08 19:43:35  14359s] #Routing constraints summary of the whole design:
[09/08 19:43:35  14359s] #----------------------------------------------------------------------------------------------
[09/08 19:43:35  14359s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
[09/08 19:43:35  14359s] #----------------------------------------------------------------------------------------------
[09/08 19:43:35  14359s] #      Default                432            2                 2              0           44327  
[09/08 19:43:35  14359s] #     ndr_3w3s                  0          201                 0            201               0  
[09/08 19:43:35  14359s] #     ndr_2w2s                  0          183                 0            183               0  
[09/08 19:43:35  14359s] #----------------------------------------------------------------------------------------------
[09/08 19:43:35  14359s] #        Total                432          386                 2            384           44327  
[09/08 19:43:35  14359s] #----------------------------------------------------------------------------------------------
[09/08 19:43:35  14359s] #
[09/08 19:43:35  14359s] ### cal_base_flow starts on Mon Sep  8 19:43:35 2025 with memory = 2895.65 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] ### init_flow_edge starts on Mon Sep  8 19:43:35 2025 with memory = 2895.65 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.70 [8]--
[09/08 19:43:35  14359s] ### cal_flow starts on Mon Sep  8 19:43:35 2025 with memory = 2896.14 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:35  14359s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.18 [8]--
[09/08 19:43:35  14359s] ### report_overcon starts on Mon Sep  8 19:43:35 2025 with memory = 2896.14 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] #
[09/08 19:43:35  14359s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/08 19:43:35  14359s] #
[09/08 19:43:35  14359s] #                 OverCon       OverCon       OverCon          
[09/08 19:43:35  14359s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[09/08 19:43:35  14359s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[09/08 19:43:35  14359s] #  --------------------------------------------------------------------------
[09/08 19:43:35  14359s] #  Metal2       14(0.03%)      7(0.02%)      1(0.00%)   (0.05%)     0.43  
[09/08 19:43:35  14359s] #  Metal3        4(0.01%)      0(0.00%)      1(0.00%)   (0.01%)     0.45  
[09/08 19:43:35  14359s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.28  
[09/08 19:43:35  14359s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.13  
[09/08 19:43:35  14359s] #  --------------------------------------------------------------------------
[09/08 19:43:35  14359s] #     Total     18(0.01%)      7(0.00%)      2(0.00%)   (0.02%)
[09/08 19:43:35  14359s] #
[09/08 19:43:35  14359s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[09/08 19:43:35  14359s] #  Overflow after GR: 0.01% H + 0.00% V
[09/08 19:43:35  14359s] #
[09/08 19:43:35  14359s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:35  14359s] ### cal_base_flow starts on Mon Sep  8 19:43:35 2025 with memory = 2896.14 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] ### init_flow_edge starts on Mon Sep  8 19:43:35 2025 with memory = 2896.14 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.88 [8]--
[09/08 19:43:35  14359s] ### cal_flow starts on Mon Sep  8 19:43:35 2025 with memory = 2896.14 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:35  14359s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.19 [8]--
[09/08 19:43:35  14359s] ### export_cong_map starts on Mon Sep  8 19:43:35 2025 with memory = 2896.14 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] ### PDZT_Export::export_cong_map starts on Mon Sep  8 19:43:35 2025 with memory = 2896.62 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.97 [8]--
[09/08 19:43:35  14359s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --2.12 [8]--
[09/08 19:43:35  14359s] ### import_cong_map starts on Mon Sep  8 19:43:35 2025 with memory = 2896.62 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.00 [8]--
[09/08 19:43:35  14359s] ### update starts on Mon Sep  8 19:43:35 2025 with memory = 2896.62 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] #Complete Global Routing.
[09/08 19:43:35  14359s] #Total number of nets with non-default rule or having extra spacing = 816
[09/08 19:43:35  14359s] #Total wire length = 2345155 um.
[09/08 19:43:35  14359s] #Total half perimeter of net bounding box = 1940512 um.
[09/08 19:43:35  14359s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:43:35  14359s] #Total wire length on LAYER Metal2 = 652550 um.
[09/08 19:43:35  14359s] #Total wire length on LAYER Metal3 = 934262 um.
[09/08 19:43:35  14359s] #Total wire length on LAYER Metal4 = 756584 um.
[09/08 19:43:35  14359s] #Total wire length on LAYER Metal5 = 1760 um.
[09/08 19:43:35  14359s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:43:35  14359s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:43:35  14359s] #Total number of vias = 289394
[09/08 19:43:35  14359s] #Up-Via Summary (total 289394):
[09/08 19:43:35  14359s] #           
[09/08 19:43:35  14359s] #-----------------------
[09/08 19:43:35  14359s] # Metal1         141793
[09/08 19:43:35  14359s] # Metal2         105884
[09/08 19:43:35  14359s] # Metal3          41324
[09/08 19:43:35  14359s] # Metal4            393
[09/08 19:43:35  14359s] #-----------------------
[09/08 19:43:35  14359s] #                289394 
[09/08 19:43:35  14359s] #
[09/08 19:43:35  14359s] #Total number of involved priority nets 6
[09/08 19:43:35  14359s] #Maximum src to sink distance for priority net 131.7
[09/08 19:43:35  14359s] #Average of max src_to_sink distance for priority net 34.9
[09/08 19:43:35  14359s] #Average of ave src_to_sink distance for priority net 26.2
[09/08 19:43:35  14359s] ### update cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --3.20 [8]--
[09/08 19:43:35  14359s] ### report_overcon starts on Mon Sep  8 19:43:35 2025 with memory = 2900.34 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.94 [8]--
[09/08 19:43:35  14359s] ### report_overcon starts on Mon Sep  8 19:43:35 2025 with memory = 2900.34 (MB), peak = 4324.43 (MB)
[09/08 19:43:35  14359s] #Max overcon = 3 tracks.
[09/08 19:43:35  14359s] #Total overcon = 0.02%.
[09/08 19:43:35  14359s] #Worst layer Gcell overcon rate = 0.01%.
[09/08 19:43:35  14359s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --0.99 [8]--
[09/08 19:43:35  14360s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.8 GB, peak:4.2 GB --1.43 [8]--
[09/08 19:43:35  14360s] ### global_route design signature (660): route=889027884 net_attr=1589596368
[09/08 19:43:35  14360s] #
[09/08 19:43:35  14360s] #Global routing statistics:
[09/08 19:43:35  14360s] #Cpu time = 00:00:08
[09/08 19:43:35  14360s] #Elapsed time = 00:00:04
[09/08 19:43:35  14360s] #Increased memory = 16.81 (MB)
[09/08 19:43:35  14360s] #Total memory = 2893.61 (MB)
[09/08 19:43:35  14360s] #Peak memory = 4324.43 (MB)
[09/08 19:43:35  14360s] #
[09/08 19:43:35  14360s] #Finished global routing on Mon Sep  8 19:43:35 2025
[09/08 19:43:35  14360s] #
[09/08 19:43:35  14360s] #
[09/08 19:43:35  14360s] ### Time Record (Global Routing) is uninstalled.
[09/08 19:43:35  14360s] ### Time Record (Data Preparation) is installed.
[09/08 19:43:35  14361s] ### Time Record (Data Preparation) is uninstalled.
[09/08 19:43:36  14361s] ### track-assign external-init starts on Mon Sep  8 19:43:36 2025 with memory = 2889.75 (MB), peak = 4324.43 (MB)
[09/08 19:43:36  14361s] ### Time Record (Track Assignment) is installed.
[09/08 19:43:36  14362s] ### Time Record (Track Assignment) is uninstalled.
[09/08 19:43:36  14362s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.36 [8]--
[09/08 19:43:36  14362s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2889.75 (MB), peak = 4324.43 (MB)
[09/08 19:43:36  14362s] ### track-assign engine-init starts on Mon Sep  8 19:43:36 2025 with memory = 2889.75 (MB), peak = 4324.43 (MB)
[09/08 19:43:36  14362s] ### Time Record (Track Assignment) is installed.
[09/08 19:43:36  14362s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:4.2 GB --1.15 [8]--
[09/08 19:43:36  14362s] ### track-assign core-engine starts on Mon Sep  8 19:43:36 2025 with memory = 2889.75 (MB), peak = 4324.43 (MB)
[09/08 19:43:36  14362s] #Start Track Assignment.
[09/08 19:43:38  14364s] #Done with 51 horizontal wires in 8 hboxes and 32 vertical wires in 8 hboxes.
[09/08 19:43:39  14366s] #Done with 6 horizontal wires in 8 hboxes and 0 vertical wires in 8 hboxes.
[09/08 19:43:40  14367s] #Complete Track Assignment.
[09/08 19:43:40  14367s] #Total number of nets with non-default rule or having extra spacing = 816
[09/08 19:43:40  14367s] #Total wire length = 2345560 um.
[09/08 19:43:40  14367s] #Total half perimeter of net bounding box = 1940512 um.
[09/08 19:43:40  14367s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:43:40  14367s] #Total wire length on LAYER Metal2 = 652844 um.
[09/08 19:43:40  14367s] #Total wire length on LAYER Metal3 = 934366 um.
[09/08 19:43:40  14367s] #Total wire length on LAYER Metal4 = 756602 um.
[09/08 19:43:40  14367s] #Total wire length on LAYER Metal5 = 1748 um.
[09/08 19:43:40  14367s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:43:40  14367s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:43:40  14367s] #Total number of vias = 289394
[09/08 19:43:40  14367s] #Up-Via Summary (total 289394):
[09/08 19:43:40  14367s] #           
[09/08 19:43:40  14367s] #-----------------------
[09/08 19:43:40  14367s] # Metal1         141793
[09/08 19:43:40  14367s] # Metal2         105884
[09/08 19:43:40  14367s] # Metal3          41324
[09/08 19:43:40  14367s] # Metal4            393
[09/08 19:43:40  14367s] #-----------------------
[09/08 19:43:40  14367s] #                289394 
[09/08 19:43:40  14367s] #
[09/08 19:43:40  14367s] ### track_assign design signature (663): route=1953721290
[09/08 19:43:40  14367s] ### track-assign core-engine cpu:00:00:05, real:00:00:04, mem:2.9 GB, peak:4.2 GB --1.53 [8]--
[09/08 19:43:40  14368s] ### Time Record (Track Assignment) is uninstalled.
[09/08 19:43:40  14368s] #cpu time = 00:00:07, elapsed time = 00:00:04, memory = 2890.11 (MB), peak = 4324.43 (MB)
[09/08 19:43:40  14368s] #
[09/08 19:43:40  14368s] #number of short segments in preferred routing layers
[09/08 19:43:40  14368s] #	Metal4    Metal5    Total 
[09/08 19:43:40  14368s] #	1         1         2         
[09/08 19:43:40  14368s] #
[09/08 19:43:41  14369s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 19:43:41  14369s] #Cpu time = 00:00:22
[09/08 19:43:41  14369s] #Elapsed time = 00:00:14
[09/08 19:43:41  14369s] #Increased memory = 223.68 (MB)
[09/08 19:43:41  14369s] #Total memory = 2891.20 (MB)
[09/08 19:43:41  14369s] #Peak memory = 4324.43 (MB)
[09/08 19:43:41  14369s] #Using multithreading with 8 threads.
[09/08 19:43:41  14369s] ### Time Record (Detail Routing) is installed.
[09/08 19:43:42  14370s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 19:43:49  14378s] #
[09/08 19:43:49  14378s] #Start Detail Routing..
[09/08 19:43:49  14378s] #start initial detail routing ...
[09/08 19:43:50  14378s] ### Design has 0 dirty nets, 684 dirty-areas)
[09/08 19:43:52  14389s] # ECO: 0.5% of the total area was rechecked for DRC, and 2.6% required routing.
[09/08 19:43:52  14389s] #   number of violations = 1139
[09/08 19:43:52  14389s] #
[09/08 19:43:52  14389s] #    By Layer and Type :
[09/08 19:43:52  14389s] #	         MetSpc    Short   Totals
[09/08 19:43:52  14389s] #	Metal1     1107        0     1107
[09/08 19:43:52  14389s] #	Metal2       15       13       28
[09/08 19:43:52  14389s] #	Metal3        1        1        2
[09/08 19:43:52  14389s] #	Metal4        2        0        2
[09/08 19:43:52  14389s] #	Totals     1125       14     1139
[09/08 19:43:52  14389s] #89 out of 52705 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/08 19:43:52  14389s] #0.0% of the total area is being checked for drcs
[09/08 19:43:52  14389s] #0.0% of the total area was checked
[09/08 19:43:52  14389s] #   number of violations = 1139
[09/08 19:43:52  14389s] #
[09/08 19:43:52  14389s] #    By Layer and Type :
[09/08 19:43:52  14389s] #	         MetSpc    Short   Totals
[09/08 19:43:52  14389s] #	Metal1     1107        0     1107
[09/08 19:43:52  14389s] #	Metal2       15       13       28
[09/08 19:43:52  14389s] #	Metal3        1        1        2
[09/08 19:43:52  14389s] #	Metal4        2        0        2
[09/08 19:43:52  14389s] #	Totals     1125       14     1139
[09/08 19:43:52  14389s] #cpu time = 00:00:12, elapsed time = 00:00:03, memory = 2936.02 (MB), peak = 4324.43 (MB)
[09/08 19:43:52  14391s] #start 1st optimization iteration ...
[09/08 19:43:59  14440s] #   number of violations = 27
[09/08 19:43:59  14440s] #
[09/08 19:43:59  14440s] #    By Layer and Type :
[09/08 19:43:59  14440s] #	         MetSpc     Loop   Totals
[09/08 19:43:59  14440s] #	Metal1        1        0        1
[09/08 19:43:59  14440s] #	Metal2       20        3       23
[09/08 19:43:59  14440s] #	Metal3        2        0        2
[09/08 19:43:59  14440s] #	Metal4        1        0        1
[09/08 19:43:59  14440s] #	Totals       24        3       27
[09/08 19:43:59  14440s] #    number of process antenna violations = 54
[09/08 19:43:59  14440s] #cpu time = 00:00:48, elapsed time = 00:00:06, memory = 2949.32 (MB), peak = 4324.43 (MB)
[09/08 19:43:59  14440s] #start 2nd optimization iteration ...
[09/08 19:43:59  14441s] #   number of violations = 23
[09/08 19:43:59  14441s] #
[09/08 19:43:59  14441s] #    By Layer and Type :
[09/08 19:43:59  14441s] #	         MetSpc   Totals
[09/08 19:43:59  14441s] #	Metal1        1        1
[09/08 19:43:59  14441s] #	Metal2       20       20
[09/08 19:43:59  14441s] #	Metal3        1        1
[09/08 19:43:59  14441s] #	Metal4        1        1
[09/08 19:43:59  14441s] #	Totals       23       23
[09/08 19:43:59  14441s] #    number of process antenna violations = 54
[09/08 19:43:59  14441s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2943.36 (MB), peak = 4324.43 (MB)
[09/08 19:43:59  14441s] #start 3rd optimization iteration ...
[09/08 19:44:01  14444s] #   number of violations = 3
[09/08 19:44:01  14444s] #
[09/08 19:44:01  14444s] #    By Layer and Type :
[09/08 19:44:01  14444s] #	         MetSpc    Short   Totals
[09/08 19:44:01  14444s] #	Metal1        1        0        1
[09/08 19:44:01  14444s] #	Metal2        0        0        0
[09/08 19:44:01  14444s] #	Metal3        0        0        0
[09/08 19:44:01  14444s] #	Metal4        1        1        2
[09/08 19:44:01  14444s] #	Totals        2        1        3
[09/08 19:44:01  14444s] #    number of process antenna violations = 54
[09/08 19:44:01  14444s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2941.53 (MB), peak = 4324.43 (MB)
[09/08 19:44:01  14444s] #start 4th optimization iteration ...
[09/08 19:44:02  14445s] #   number of violations = 3
[09/08 19:44:02  14445s] #
[09/08 19:44:02  14445s] #    By Layer and Type :
[09/08 19:44:02  14445s] #	         MetSpc   Totals
[09/08 19:44:02  14445s] #	Metal1        1        1
[09/08 19:44:02  14445s] #	Metal2        0        0
[09/08 19:44:02  14445s] #	Metal3        0        0
[09/08 19:44:02  14445s] #	Metal4        2        2
[09/08 19:44:02  14445s] #	Totals        3        3
[09/08 19:44:02  14445s] #    number of process antenna violations = 54
[09/08 19:44:02  14445s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2940.54 (MB), peak = 4324.43 (MB)
[09/08 19:44:02  14445s] #start 5th optimization iteration ...
[09/08 19:44:02  14446s] #   number of violations = 1
[09/08 19:44:02  14446s] #
[09/08 19:44:02  14446s] #    By Layer and Type :
[09/08 19:44:02  14446s] #	         MetSpc   Totals
[09/08 19:44:02  14446s] #	Metal1        0        0
[09/08 19:44:02  14446s] #	Metal2        0        0
[09/08 19:44:02  14446s] #	Metal3        0        0
[09/08 19:44:02  14446s] #	Metal4        1        1
[09/08 19:44:02  14446s] #	Totals        1        1
[09/08 19:44:02  14446s] #    number of process antenna violations = 54
[09/08 19:44:02  14446s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2940.36 (MB), peak = 4324.43 (MB)
[09/08 19:44:02  14446s] #start 6th optimization iteration ...
[09/08 19:44:03  14448s] #   number of violations = 1
[09/08 19:44:03  14448s] #
[09/08 19:44:03  14448s] #    By Layer and Type :
[09/08 19:44:03  14448s] #	         MetSpc   Totals
[09/08 19:44:03  14448s] #	Metal1        0        0
[09/08 19:44:03  14448s] #	Metal2        0        0
[09/08 19:44:03  14448s] #	Metal3        0        0
[09/08 19:44:03  14448s] #	Metal4        1        1
[09/08 19:44:03  14448s] #	Totals        1        1
[09/08 19:44:03  14448s] #    number of process antenna violations = 54
[09/08 19:44:03  14448s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2937.46 (MB), peak = 4324.43 (MB)
[09/08 19:44:03  14448s] #start 7th optimization iteration ...
[09/08 19:44:03  14449s] #   number of violations = 1
[09/08 19:44:03  14449s] #
[09/08 19:44:03  14449s] #    By Layer and Type :
[09/08 19:44:03  14449s] #	         MetSpc   Totals
[09/08 19:44:03  14449s] #	Metal1        0        0
[09/08 19:44:03  14449s] #	Metal2        0        0
[09/08 19:44:03  14449s] #	Metal3        0        0
[09/08 19:44:03  14449s] #	Metal4        1        1
[09/08 19:44:03  14449s] #	Totals        1        1
[09/08 19:44:03  14449s] #    number of process antenna violations = 54
[09/08 19:44:03  14449s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2936.14 (MB), peak = 4324.43 (MB)
[09/08 19:44:03  14449s] #start 8th optimization iteration ...
[09/08 19:44:04  14451s] #   number of violations = 1
[09/08 19:44:04  14451s] #
[09/08 19:44:04  14451s] #    By Layer and Type :
[09/08 19:44:04  14451s] #	         MetSpc   Totals
[09/08 19:44:04  14451s] #	Metal1        0        0
[09/08 19:44:04  14451s] #	Metal2        0        0
[09/08 19:44:04  14451s] #	Metal3        0        0
[09/08 19:44:04  14451s] #	Metal4        1        1
[09/08 19:44:04  14451s] #	Totals        1        1
[09/08 19:44:04  14451s] #    number of process antenna violations = 54
[09/08 19:44:04  14451s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2937.61 (MB), peak = 4324.43 (MB)
[09/08 19:44:04  14451s] #start 9th optimization iteration ...
[09/08 19:44:04  14452s] #   number of violations = 1
[09/08 19:44:04  14452s] #
[09/08 19:44:04  14452s] #    By Layer and Type :
[09/08 19:44:04  14452s] #	         MetSpc   Totals
[09/08 19:44:04  14452s] #	Metal1        0        0
[09/08 19:44:04  14452s] #	Metal2        0        0
[09/08 19:44:04  14452s] #	Metal3        0        0
[09/08 19:44:04  14452s] #	Metal4        1        1
[09/08 19:44:04  14452s] #	Totals        1        1
[09/08 19:44:04  14452s] #    number of process antenna violations = 54
[09/08 19:44:04  14452s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2937.17 (MB), peak = 4324.43 (MB)
[09/08 19:44:04  14452s] #start 10th optimization iteration ...
[09/08 19:44:05  14453s] #   number of violations = 1
[09/08 19:44:05  14453s] #
[09/08 19:44:05  14453s] #    By Layer and Type :
[09/08 19:44:05  14453s] #	         MetSpc   Totals
[09/08 19:44:05  14453s] #	Metal1        0        0
[09/08 19:44:05  14453s] #	Metal2        0        0
[09/08 19:44:05  14453s] #	Metal3        0        0
[09/08 19:44:05  14453s] #	Metal4        1        1
[09/08 19:44:05  14453s] #	Totals        1        1
[09/08 19:44:05  14453s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2935.96 (MB), peak = 4324.43 (MB)
[09/08 19:44:05  14453s] #start 11th optimization iteration ...
[09/08 19:44:05  14454s] #   number of violations = 1
[09/08 19:44:05  14454s] #
[09/08 19:44:05  14454s] #    By Layer and Type :
[09/08 19:44:05  14454s] #	         MetSpc   Totals
[09/08 19:44:05  14454s] #	Metal1        0        0
[09/08 19:44:05  14454s] #	Metal2        0        0
[09/08 19:44:05  14454s] #	Metal3        0        0
[09/08 19:44:05  14454s] #	Metal4        1        1
[09/08 19:44:05  14454s] #	Totals        1        1
[09/08 19:44:05  14454s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2935.06 (MB), peak = 4324.43 (MB)
[09/08 19:44:05  14454s] #start 12th optimization iteration ...
[09/08 19:44:06  14455s] #   number of violations = 1
[09/08 19:44:06  14455s] #
[09/08 19:44:06  14455s] #    By Layer and Type :
[09/08 19:44:06  14455s] #	         MetSpc   Totals
[09/08 19:44:06  14455s] #	Metal1        0        0
[09/08 19:44:06  14455s] #	Metal2        0        0
[09/08 19:44:06  14455s] #	Metal3        0        0
[09/08 19:44:06  14455s] #	Metal4        1        1
[09/08 19:44:06  14455s] #	Totals        1        1
[09/08 19:44:06  14455s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2933.76 (MB), peak = 4324.43 (MB)
[09/08 19:44:06  14455s] #start 13th optimization iteration ...
[09/08 19:44:06  14456s] #   number of violations = 1
[09/08 19:44:06  14456s] #
[09/08 19:44:06  14456s] #    By Layer and Type :
[09/08 19:44:06  14456s] #	         MetSpc   Totals
[09/08 19:44:06  14456s] #	Metal1        0        0
[09/08 19:44:06  14456s] #	Metal2        0        0
[09/08 19:44:06  14456s] #	Metal3        0        0
[09/08 19:44:06  14456s] #	Metal4        1        1
[09/08 19:44:06  14456s] #	Totals        1        1
[09/08 19:44:06  14456s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2933.40 (MB), peak = 4324.43 (MB)
[09/08 19:44:06  14456s] #start 14th optimization iteration ...
[09/08 19:44:07  14457s] #   number of violations = 1
[09/08 19:44:07  14457s] #
[09/08 19:44:07  14457s] #    By Layer and Type :
[09/08 19:44:07  14457s] #	         MetSpc   Totals
[09/08 19:44:07  14457s] #	Metal1        0        0
[09/08 19:44:07  14457s] #	Metal2        0        0
[09/08 19:44:07  14457s] #	Metal3        0        0
[09/08 19:44:07  14457s] #	Metal4        1        1
[09/08 19:44:07  14457s] #	Totals        1        1
[09/08 19:44:07  14457s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2933.47 (MB), peak = 4324.43 (MB)
[09/08 19:44:07  14457s] #start 15th optimization iteration ...
[09/08 19:44:07  14458s] #   number of violations = 1
[09/08 19:44:07  14458s] #
[09/08 19:44:07  14458s] #    By Layer and Type :
[09/08 19:44:07  14458s] #	         MetSpc   Totals
[09/08 19:44:07  14458s] #	Metal1        0        0
[09/08 19:44:07  14458s] #	Metal2        0        0
[09/08 19:44:07  14458s] #	Metal3        0        0
[09/08 19:44:07  14458s] #	Metal4        1        1
[09/08 19:44:07  14458s] #	Totals        1        1
[09/08 19:44:07  14458s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2933.70 (MB), peak = 4324.43 (MB)
[09/08 19:44:07  14458s] #start 16th optimization iteration ...
[09/08 19:44:08  14459s] #   number of violations = 0
[09/08 19:44:08  14459s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2933.89 (MB), peak = 4324.43 (MB)
[09/08 19:44:08  14459s] #Complete Detail Routing.
[09/08 19:44:08  14460s] #Total number of nets with non-default rule or having extra spacing = 816
[09/08 19:44:08  14460s] #Total wire length = 2345323 um.
[09/08 19:44:08  14460s] #Total half perimeter of net bounding box = 1940512 um.
[09/08 19:44:08  14460s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:44:08  14460s] #Total wire length on LAYER Metal2 = 652215 um.
[09/08 19:44:08  14460s] #Total wire length on LAYER Metal3 = 934405 um.
[09/08 19:44:08  14460s] #Total wire length on LAYER Metal4 = 756759 um.
[09/08 19:44:08  14460s] #Total wire length on LAYER Metal5 = 1944 um.
[09/08 19:44:08  14460s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:44:08  14460s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:44:08  14460s] #Total number of vias = 289883
[09/08 19:44:08  14460s] #Up-Via Summary (total 289883):
[09/08 19:44:08  14460s] #           
[09/08 19:44:08  14460s] #-----------------------
[09/08 19:44:08  14460s] # Metal1         141838
[09/08 19:44:08  14460s] # Metal2         106108
[09/08 19:44:08  14460s] # Metal3          41468
[09/08 19:44:08  14460s] # Metal4            469
[09/08 19:44:08  14460s] #-----------------------
[09/08 19:44:08  14460s] #                289883 
[09/08 19:44:08  14460s] #
[09/08 19:44:08  14460s] #Total number of DRC violations = 0
[09/08 19:44:08  14460s] ### Time Record (Detail Routing) is uninstalled.
[09/08 19:44:08  14460s] #Cpu time = 00:01:31
[09/08 19:44:08  14460s] #Elapsed time = 00:00:27
[09/08 19:44:08  14460s] #Increased memory = 7.43 (MB)
[09/08 19:44:08  14460s] #Total memory = 2898.64 (MB)
[09/08 19:44:08  14460s] #Peak memory = 4324.43 (MB)
[09/08 19:44:08  14460s] ### Time Record (Antenna Fixing) is installed.
[09/08 19:44:08  14460s] #
[09/08 19:44:08  14460s] #start routing for process antenna violation fix ...
[09/08 19:44:08  14461s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 19:44:17  14471s] #cpu time = 00:00:11, elapsed time = 00:00:09, memory = 2928.36 (MB), peak = 4324.43 (MB)
[09/08 19:44:17  14471s] #
[09/08 19:44:17  14471s] #Total number of nets with non-default rule or having extra spacing = 816
[09/08 19:44:17  14471s] #Total wire length = 2345323 um.
[09/08 19:44:17  14471s] #Total half perimeter of net bounding box = 1940512 um.
[09/08 19:44:17  14471s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:44:17  14471s] #Total wire length on LAYER Metal2 = 652215 um.
[09/08 19:44:17  14471s] #Total wire length on LAYER Metal3 = 934405 um.
[09/08 19:44:17  14471s] #Total wire length on LAYER Metal4 = 756759 um.
[09/08 19:44:17  14471s] #Total wire length on LAYER Metal5 = 1944 um.
[09/08 19:44:17  14471s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:44:17  14471s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:44:17  14471s] #Total number of vias = 289883
[09/08 19:44:17  14471s] #Up-Via Summary (total 289883):
[09/08 19:44:17  14471s] #           
[09/08 19:44:17  14471s] #-----------------------
[09/08 19:44:17  14471s] # Metal1         141838
[09/08 19:44:17  14471s] # Metal2         106108
[09/08 19:44:17  14471s] # Metal3          41468
[09/08 19:44:17  14471s] # Metal4            469
[09/08 19:44:17  14471s] #-----------------------
[09/08 19:44:17  14471s] #                289883 
[09/08 19:44:17  14471s] #
[09/08 19:44:17  14471s] #Total number of DRC violations = 0
[09/08 19:44:17  14471s] #Total number of process antenna violations = 6
[09/08 19:44:17  14471s] #Total number of net violated process antenna rule = 6 ant fix stage
[09/08 19:44:17  14471s] #
[09/08 19:44:17  14471s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:44:17  14473s] #
[09/08 19:44:17  14473s] # start diode insertion for process antenna violation fix ...
[09/08 19:44:17  14473s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:44:17  14473s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2898.28 (MB), peak = 4324.43 (MB)
[09/08 19:44:17  14473s] #
[09/08 19:44:17  14473s] #Total number of nets with non-default rule or having extra spacing = 816
[09/08 19:44:17  14473s] #Total wire length = 2345323 um.
[09/08 19:44:17  14473s] #Total half perimeter of net bounding box = 1940512 um.
[09/08 19:44:17  14473s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:44:17  14473s] #Total wire length on LAYER Metal2 = 652215 um.
[09/08 19:44:17  14473s] #Total wire length on LAYER Metal3 = 934405 um.
[09/08 19:44:17  14473s] #Total wire length on LAYER Metal4 = 756759 um.
[09/08 19:44:17  14473s] #Total wire length on LAYER Metal5 = 1944 um.
[09/08 19:44:17  14473s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:44:17  14473s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:44:17  14473s] #Total number of vias = 289883
[09/08 19:44:17  14473s] #Up-Via Summary (total 289883):
[09/08 19:44:17  14473s] #           
[09/08 19:44:17  14473s] #-----------------------
[09/08 19:44:17  14473s] # Metal1         141838
[09/08 19:44:17  14473s] # Metal2         106108
[09/08 19:44:17  14473s] # Metal3          41468
[09/08 19:44:17  14473s] # Metal4            469
[09/08 19:44:17  14473s] #-----------------------
[09/08 19:44:17  14473s] #                289883 
[09/08 19:44:17  14473s] #
[09/08 19:44:17  14473s] #Total number of DRC violations = 0
[09/08 19:44:17  14473s] #Total number of process antenna violations = 10
[09/08 19:44:17  14473s] #Total number of net violated process antenna rule = 6 
[09/08 19:44:17  14473s] #
[09/08 19:44:17  14473s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 19:44:18  14475s] #
[09/08 19:44:18  14475s] #Total number of nets with non-default rule or having extra spacing = 816
[09/08 19:44:18  14475s] #Total wire length = 2345323 um.
[09/08 19:44:18  14475s] #Total half perimeter of net bounding box = 1940512 um.
[09/08 19:44:18  14475s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 19:44:18  14475s] #Total wire length on LAYER Metal2 = 652215 um.
[09/08 19:44:18  14475s] #Total wire length on LAYER Metal3 = 934405 um.
[09/08 19:44:18  14475s] #Total wire length on LAYER Metal4 = 756759 um.
[09/08 19:44:18  14475s] #Total wire length on LAYER Metal5 = 1944 um.
[09/08 19:44:18  14475s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 19:44:18  14475s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 19:44:18  14475s] #Total number of vias = 289883
[09/08 19:44:18  14475s] #Up-Via Summary (total 289883):
[09/08 19:44:18  14475s] #           
[09/08 19:44:18  14475s] #-----------------------
[09/08 19:44:18  14475s] # Metal1         141838
[09/08 19:44:18  14475s] # Metal2         106108
[09/08 19:44:18  14475s] # Metal3          41468
[09/08 19:44:18  14475s] # Metal4            469
[09/08 19:44:18  14475s] #-----------------------
[09/08 19:44:18  14475s] #                289883 
[09/08 19:44:18  14475s] #
[09/08 19:44:18  14475s] #Total number of DRC violations = 0
[09/08 19:44:18  14475s] #Total number of process antenna violations = 10
[09/08 19:44:18  14475s] #Total number of net violated process antenna rule = 6 
[09/08 19:44:18  14475s] #
[09/08 19:44:18  14475s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 19:44:18  14475s] #detailRoute Statistics:
[09/08 19:44:18  14475s] #Cpu time = 00:01:47
[09/08 19:44:18  14475s] #Elapsed time = 00:00:37
[09/08 19:44:18  14475s] #Increased memory = 6.78 (MB)
[09/08 19:44:18  14475s] #Total memory = 2897.98 (MB)
[09/08 19:44:18  14475s] #Peak memory = 4324.43 (MB)
[09/08 19:44:18  14475s] #Skip updating routing design signature in db-snapshot flow
[09/08 19:44:18  14475s] ### global_detail_route design signature (704): route=2045173323 flt_obj=0 vio=401678195 shield_wire=1
[09/08 19:44:18  14476s] ### Time Record (DB Export) is installed.
[09/08 19:44:18  14476s] ### export design design signature (705): route=2045173323 flt_obj=0 vio=401678195 swire=282492057 shield_wire=1 net_attr=2069265364 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1328957631 pin_access=1341894652
[09/08 19:44:19  14478s] ### Time Record (DB Export) is uninstalled.
[09/08 19:44:19  14478s] ### Time Record (Post Callback) is installed.
[09/08 19:44:19  14478s] ### Time Record (Post Callback) is uninstalled.
[09/08 19:44:19  14478s] #
[09/08 19:44:19  14478s] #globalDetailRoute statistics:
[09/08 19:44:19  14479s] #Cpu time = 00:02:15
[09/08 19:44:19  14479s] #Elapsed time = 00:00:54
[09/08 19:44:19  14479s] #Increased memory = -321.47 (MB)
[09/08 19:44:19  14479s] #Total memory = 2403.88 (MB)
[09/08 19:44:19  14479s] #Peak memory = 4324.43 (MB)
[09/08 19:44:19  14479s] #Number of warnings = 95
[09/08 19:44:19  14479s] #Total number of warnings = 782
[09/08 19:44:19  14479s] #Number of fails = 0
[09/08 19:44:19  14479s] #Total number of fails = 0
[09/08 19:44:19  14479s] #Complete globalDetailRoute on Mon Sep  8 19:44:19 2025
[09/08 19:44:19  14479s] #
[09/08 19:44:19  14479s] ### import design signature (706): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1341894652
[09/08 19:44:19  14479s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 19:44:19  14479s] ### 
[09/08 19:44:19  14479s] ###   Scalability Statistics
[09/08 19:44:19  14479s] ### 
[09/08 19:44:19  14479s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:44:19  14479s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/08 19:44:19  14479s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:44:19  14479s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 19:44:19  14479s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 19:44:19  14479s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/08 19:44:19  14479s] ###   DB Import                     |        00:00:03|        00:00:01|             2.4|
[09/08 19:44:19  14479s] ###   DB Export                     |        00:00:02|        00:00:01|             2.1|
[09/08 19:44:19  14479s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/08 19:44:19  14479s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/08 19:44:19  14479s] ###   Data Preparation              |        00:00:05|        00:00:04|             1.2|
[09/08 19:44:19  14479s] ###   Global Routing                |        00:00:08|        00:00:04|             2.2|
[09/08 19:44:19  14479s] ###   Track Assignment              |        00:00:06|        00:00:04|             1.5|
[09/08 19:44:19  14479s] ###   Detail Routing                |        00:01:31|        00:00:27|             3.4|
[09/08 19:44:19  14479s] ###   Antenna Fixing                |        00:00:16|        00:00:10|             1.6|
[09/08 19:44:19  14479s] ###   Entire Command                |        00:02:15|        00:00:54|             2.5|
[09/08 19:44:19  14479s] ### --------------------------------+----------------+----------------+----------------+
[09/08 19:44:19  14479s] ### 
[09/08 19:44:19  14479s] **optDesign ... cpu = 0:05:52, real = 0:02:32, mem = 2378.0M, totSessionCpu=4:01:19 **
[09/08 19:44:19  14479s] 
[09/08 19:44:19  14479s] =============================================================================================
[09/08 19:44:19  14479s]  Step TAT Report for EcoRoute #6
[09/08 19:44:19  14479s] =============================================================================================
[09/08 19:44:19  14479s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:44:19  14479s] ---------------------------------------------------------------------------------------------
[09/08 19:44:19  14479s] [ GlobalRoute            ]      1   0:00:03.5  (   6.5 % )     0:00:03.5 /  0:00:07.9    2.2
[09/08 19:44:19  14479s] [ DetailRoute            ]      1   0:00:26.5  (  49.1 % )     0:00:26.5 /  0:01:30.8    3.4
[09/08 19:44:19  14479s] [ MISC                   ]          0:00:24.0  (  44.4 % )     0:00:24.0 /  0:00:36.5    1.5
[09/08 19:44:19  14479s] ---------------------------------------------------------------------------------------------
[09/08 19:44:19  14479s]  EcoRoute #6 TOTAL                  0:00:54.0  ( 100.0 % )     0:00:54.0 /  0:02:15.2    2.5
[09/08 19:44:19  14479s] ---------------------------------------------------------------------------------------------
[09/08 19:44:19  14479s] 
[09/08 19:44:19  14479s] -routeWithEco false                       # bool, default=false
[09/08 19:44:19  14479s] -routeSelectedNetOnly false               # bool, default=false
[09/08 19:44:19  14479s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 19:44:19  14479s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 19:44:19  14479s] New Signature Flow (restoreNanoRouteOptions) ....
[09/08 19:44:19  14479s] Extraction called for design 'croc_chip' of instances=52705 and nets=51380 using extraction engine 'postRoute' at effort level 'low' .
[09/08 19:44:19  14479s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 19:44:19  14479s] RC Extraction called in multi-corner(1) mode.
[09/08 19:44:19  14479s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 19:44:19  14479s] Type 'man IMPEXT-6197' for more detail.
[09/08 19:44:20  14479s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 19:44:20  14479s] * Layer Id             : 1 - M1
[09/08 19:44:20  14479s]       Thickness        : 0.4
[09/08 19:44:20  14479s]       Min Width        : 0.16
[09/08 19:44:20  14479s]       Layer Dielectric : 4.1
[09/08 19:44:20  14479s] * Layer Id             : 2 - M2
[09/08 19:44:20  14479s]       Thickness        : 0.45
[09/08 19:44:20  14479s]       Min Width        : 0.2
[09/08 19:44:20  14479s]       Layer Dielectric : 4.1
[09/08 19:44:20  14479s] * Layer Id             : 3 - M3
[09/08 19:44:20  14479s]       Thickness        : 0.45
[09/08 19:44:20  14479s]       Min Width        : 0.2
[09/08 19:44:20  14479s]       Layer Dielectric : 4.1
[09/08 19:44:20  14479s] * Layer Id             : 4 - M4
[09/08 19:44:20  14479s]       Thickness        : 0.45
[09/08 19:44:20  14479s]       Min Width        : 0.2
[09/08 19:44:20  14479s]       Layer Dielectric : 4.1
[09/08 19:44:20  14479s] * Layer Id             : 5 - M5
[09/08 19:44:20  14479s]       Thickness        : 0.45
[09/08 19:44:20  14479s]       Min Width        : 0.2
[09/08 19:44:20  14479s]       Layer Dielectric : 4.1
[09/08 19:44:20  14479s] * Layer Id             : 6 - M6
[09/08 19:44:20  14479s]       Thickness        : 2
[09/08 19:44:20  14479s]       Min Width        : 1.64
[09/08 19:44:20  14479s]       Layer Dielectric : 4.1
[09/08 19:44:20  14479s] * Layer Id             : 7 - M7
[09/08 19:44:20  14479s]       Thickness        : 3
[09/08 19:44:20  14479s]       Min Width        : 2
[09/08 19:44:20  14479s]       Layer Dielectric : 4.1
[09/08 19:44:20  14479s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d -maxResLength 200  -basic
[09/08 19:44:20  14479s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 19:44:20  14479s]       RC Corner Indexes            0   
[09/08 19:44:20  14479s] Capacitance Scaling Factor   : 1.00000 
[09/08 19:44:20  14479s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 19:44:20  14479s] Resistance Scaling Factor    : 1.00000 
[09/08 19:44:20  14479s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 19:44:20  14479s] Clock Res. Scaling Factor    : 1.00000 
[09/08 19:44:20  14479s] Shrink Factor                : 1.00000
[09/08 19:44:21  14480s] LayerId::1 widthSet size::1
[09/08 19:44:21  14480s] LayerId::2 widthSet size::3
[09/08 19:44:21  14480s] LayerId::3 widthSet size::3
[09/08 19:44:21  14480s] LayerId::4 widthSet size::3
[09/08 19:44:21  14480s] LayerId::5 widthSet size::3
[09/08 19:44:21  14480s] LayerId::6 widthSet size::1
[09/08 19:44:21  14480s] LayerId::7 widthSet size::1
[09/08 19:44:21  14480s] Initializing multi-corner resistance tables ...
[09/08 19:44:21  14480s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343268 ; uaWl: 0.999797 ; uaWlH: 0.323723 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:44:22  14481s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3593.2M)
[09/08 19:44:22  14481s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for storing RC.
[09/08 19:44:23  14482s] Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 3633.2M)
[09/08 19:44:24  14483s] Extracted 20.0002% (CPU Time= 0:00:03.3  MEM= 3633.2M)
[09/08 19:44:26  14485s] Extracted 30.0003% (CPU Time= 0:00:05.4  MEM= 3637.2M)
[09/08 19:44:26  14486s] Extracted 40.0003% (CPU Time= 0:00:05.8  MEM= 3637.2M)
[09/08 19:44:27  14486s] Extracted 50.0003% (CPU Time= 0:00:06.4  MEM= 3637.2M)
[09/08 19:44:29  14489s] Extracted 60.0002% (CPU Time= 0:00:08.7  MEM= 3637.2M)
[09/08 19:44:30  14489s] Extracted 70.0002% (CPU Time= 0:00:09.2  MEM= 3637.2M)
[09/08 19:44:30  14490s] Extracted 80.0003% (CPU Time= 0:00:09.7  MEM= 3637.2M)
[09/08 19:44:31  14491s] Extracted 90.0003% (CPU Time= 0:00:10.7  MEM= 3637.2M)
[09/08 19:44:34  14493s] Extracted 100% (CPU Time= 0:00:13.3  MEM= 3637.2M)
[09/08 19:44:34  14494s] Number of Extracted Resistors     : 905126
[09/08 19:44:34  14494s] Number of Extracted Ground Cap.   : 927299
[09/08 19:44:34  14494s] Number of Extracted Coupling Cap. : 2001948
[09/08 19:44:34  14494s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3621.234M)
[09/08 19:44:34  14494s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 19:44:35  14494s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3621.2M)
[09/08 19:44:35  14494s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb_Filter.rcdb.d' for storing RC.
[09/08 19:44:35  14495s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45193 access done (mem: 3625.234M)
[09/08 19:44:35  14495s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3625.234M)
[09/08 19:44:35  14495s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3625.234M)
[09/08 19:44:35  14495s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 19:44:35  14495s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 3625.234M)
[09/08 19:44:35  14495s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=3625.234M)
[09/08 19:44:35  14495s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.6  Real Time: 0:00:16.0  MEM: 3625.234M)
[09/08 19:44:35  14495s] **optDesign ... cpu = 0:06:08, real = 0:02:48, mem = 2383.1M, totSessionCpu=4:01:36 **
[09/08 19:44:35  14495s] Starting delay calculation for Setup views
[09/08 19:44:36  14496s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 19:44:36  14496s] #################################################################################
[09/08 19:44:36  14496s] # Design Stage: PostRoute
[09/08 19:44:36  14496s] # Design Name: croc_chip
[09/08 19:44:36  14496s] # Design Mode: 130nm
[09/08 19:44:36  14496s] # Analysis Mode: MMMC OCV 
[09/08 19:44:36  14496s] # Parasitics Mode: SPEF/RCDB
[09/08 19:44:36  14496s] # Signoff Settings: SI On 
[09/08 19:44:36  14496s] #################################################################################
[09/08 19:44:36  14498s] Topological Sorting (REAL = 0:00:00.0, MEM = 3653.3M, InitMEM = 3646.4M)
[09/08 19:44:36  14498s] Setting infinite Tws ...
[09/08 19:44:36  14498s] First Iteration Infinite Tw... 
[09/08 19:44:36  14498s] Calculate early delays in OCV mode...
[09/08 19:44:36  14498s] Calculate late delays in OCV mode...
[09/08 19:44:36  14498s] Start delay calculation (fullDC) (8 T). (MEM=3653.26)
[09/08 19:44:37  14498s] LayerId::1 widthSet size::1
[09/08 19:44:37  14498s] LayerId::2 widthSet size::3
[09/08 19:44:37  14498s] LayerId::3 widthSet size::3
[09/08 19:44:37  14498s] LayerId::4 widthSet size::3
[09/08 19:44:37  14498s] LayerId::5 widthSet size::3
[09/08 19:44:37  14498s] LayerId::6 widthSet size::1
[09/08 19:44:37  14498s] LayerId::7 widthSet size::1
[09/08 19:44:37  14498s] Initializing multi-corner resistance tables ...
[09/08 19:44:37  14498s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343268 ; uaWl: 0.999797 ; uaWlH: 0.323723 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 19:44:37  14499s] End AAE Lib Interpolated Model. (MEM=3670.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:44:37  14499s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3670.285M)
[09/08 19:44:37  14499s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3670.3M)
[09/08 19:44:37  14499s] AAE_INFO: 8 threads acquired from CTE.
[09/08 19:44:40  14519s] Total number of fetched objects 50054
[09/08 19:44:40  14519s] AAE_INFO-618: Total number of nets in the design is 51380,  97.6 percent of the nets selected for SI analysis
[09/08 19:44:40  14519s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 19:44:40  14519s] End delay calculation. (MEM=4000.77 CPU=0:00:19.5 REAL=0:00:02.0)
[09/08 19:44:40  14519s] End delay calculation (fullDC). (MEM=4000.77 CPU=0:00:21.5 REAL=0:00:04.0)
[09/08 19:44:40  14519s] *** CDM Built up (cpu=0:00:23.7  real=0:00:04.0  mem= 4000.8M) ***
[09/08 19:44:42  14523s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4000.8M)
[09/08 19:44:42  14523s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 19:44:42  14524s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4000.8M)
[09/08 19:44:42  14524s] Starting SI iteration 2
[09/08 19:44:42  14524s] Calculate early delays in OCV mode...
[09/08 19:44:42  14524s] Calculate late delays in OCV mode...
[09/08 19:44:42  14524s] Start delay calculation (fullDC) (8 T). (MEM=3684.9)
[09/08 19:44:42  14524s] End AAE Lib Interpolated Model. (MEM=3684.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 19:44:44  14535s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 19:44:44  14535s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50054. 
[09/08 19:44:44  14535s] Total number of fetched objects 50054
[09/08 19:44:44  14535s] AAE_INFO-618: Total number of nets in the design is 51380,  19.9 percent of the nets selected for SI analysis
[09/08 19:44:44  14535s] End delay calculation. (MEM=4013.78 CPU=0:00:10.7 REAL=0:00:02.0)
[09/08 19:44:44  14535s] End delay calculation (fullDC). (MEM=4013.78 CPU=0:00:10.9 REAL=0:00:02.0)
[09/08 19:44:44  14535s] *** CDM Built up (cpu=0:00:10.9  real=0:00:02.0  mem= 4013.8M) ***
[09/08 19:44:45  14540s] *** Done Building Timing Graph (cpu=0:00:44.9 real=0:00:10.0 totSessionCpu=4:02:21 mem=4011.8M)
[09/08 19:44:45  14540s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4011.8M
[09/08 19:44:45  14540s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.041, MEM:4011.8M
[09/08 19:44:46  14542s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.510  | -0.604  |  1.680  | -3.510  |   N/A   |  6.811  |  0.007  |  0.211  |
|           TNS (ns):|-137.052 | -68.727 |  0.000  | -68.325 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   501   |   466   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.136%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:55, real = 0:02:59, mem = 2683.5M, totSessionCpu=4:02:23 **
[09/08 19:44:46  14542s] Executing marking Critical Nets1
[09/08 19:44:46  14542s] Footprint sg13g2_xor2_1 has at least 2 pins...
[09/08 19:44:46  14542s] Footprint sg13g2_xnor2_1 has at least 3 pins...
[09/08 19:44:46  14542s] Footprint sg13g2_slgcp_1 has at least 4 pins...
[09/08 19:44:46  14542s] Footprint sg13g2_sdfbbp_1 has at least 5 pins...
[09/08 19:44:46  14542s] *** Number of Vt Cells Partition = 1
[09/08 19:44:46  14542s] Running postRoute recovery in postEcoRoute mode
[09/08 19:44:46  14542s] **optDesign ... cpu = 0:06:55, real = 0:02:59, mem = 2683.5M, totSessionCpu=4:02:23 **
[09/08 19:44:47  14544s]   Timing/DRV Snapshot: (TGT)
[09/08 19:44:47  14544s]      Weighted WNS: -0.320
[09/08 19:44:47  14544s]       All  PG WNS: -3.510
[09/08 19:44:47  14544s]       High PG WNS: -0.604
[09/08 19:44:47  14544s]       All  PG TNS: -137.052
[09/08 19:44:47  14544s]       High PG TNS: -68.728
[09/08 19:44:47  14544s]          Tran DRV: 0 (41)
[09/08 19:44:47  14544s]           Cap DRV: 128 (167)
[09/08 19:44:47  14544s]        Fanout DRV: 3 (182)
[09/08 19:44:47  14544s]            Glitch: 0 (0)
[09/08 19:44:47  14544s]    Category Slack: { [L, -3.510] [H, 0.007] [H, 0.211] [H, -0.604] }
[09/08 19:44:47  14544s] 
[09/08 19:44:47  14544s] Checking setup slack degradation ...
[09/08 19:44:47  14544s] 
[09/08 19:44:47  14544s] Recovery Manager:
[09/08 19:44:47  14544s]   Low  Effort WNS Jump: 0.000 (REF: -3.514, TGT: -3.510, Threshold: 0.351) - Skip
[09/08 19:44:47  14544s]   High Effort WNS Jump: 0.065 (REF: { 0.000, 0.000, -0.539 }, TGT: { 0.000, 0.000, -0.604 }, Threshold: 0.075) - Skip
[09/08 19:44:47  14544s]   Low  Effort TNS Jump: 5.644 (REF: -131.408, TGT: -137.052, Threshold: 50.000) - Skip
[09/08 19:44:47  14544s]   High Effort TNS Jump: 5.658 (REF: -63.070, TGT: -68.728, Threshold: 25.000) - Skip
[09/08 19:44:47  14544s] 
[09/08 19:44:47  14544s] Checking DRV degradation...
[09/08 19:44:47  14544s] 
[09/08 19:44:47  14544s] Recovery Manager:
[09/08 19:44:47  14544s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 19:44:47  14544s]      Cap DRV degradation : 0 (128 -> 128, Margin 20) - Skip
[09/08 19:44:47  14544s]   Fanout DRV degradation : 0 (3 -> 3, Margin 20) - Skip
[09/08 19:44:47  14544s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 19:44:47  14544s] 
[09/08 19:44:47  14544s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 19:44:47  14544s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3712.30M, totSessionCpu=4:02:24).
[09/08 19:44:47  14544s] **optDesign ... cpu = 0:06:56, real = 0:03:00, mem = 2683.8M, totSessionCpu=4:02:24 **
[09/08 19:44:47  14544s] 
[09/08 19:44:47  14544s] Latch borrow mode reset to max_borrow
[09/08 19:44:48  14548s] Reported timing to dir ./timingReports
[09/08 19:44:48  14548s] **optDesign ... cpu = 0:07:00, real = 0:03:01, mem = 2686.1M, totSessionCpu=4:02:28 **
[09/08 19:44:48  14548s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3681.8M
[09/08 19:44:48  14548s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.037, MEM:3681.8M
[09/08 19:44:51  14552s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.510  | -0.604  |  1.680  | -3.510  |   N/A   |  6.811  |  0.007  |  0.211  |
|           TNS (ns):|-137.052 | -68.727 |  0.000  | -68.325 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   501   |   466   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.136%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:07:05, real = 0:03:04, mem = 2687.7M, totSessionCpu=4:02:32 **
[09/08 19:44:51  14552s]  ReSet Options after AAE Based Opt flow 
[09/08 19:44:51  14552s] *** Finished optDesign ***
[09/08 19:44:51  14552s] Info: pop threads available for lower-level modules during optimization.
[09/08 19:44:51  14552s] Deleting Lib Analyzer.
[09/08 19:44:51  14552s] Info: Destroy the CCOpt slew target map.
[09/08 19:44:51  14552s] clean pInstBBox. size 0
[09/08 19:44:51  14552s] All LLGs are deleted
[09/08 19:44:51  14552s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3714.0M
[09/08 19:44:51  14552s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:3714.0M
[09/08 19:44:51  14552s] 
[09/08 19:44:51  14552s] =============================================================================================
[09/08 19:44:51  14552s]  Final TAT Report for optDesign
[09/08 19:44:51  14552s] =============================================================================================
[09/08 19:44:51  14552s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 19:44:51  14552s] ---------------------------------------------------------------------------------------------
[09/08 19:44:51  14552s] [ WnsOpt                 ]      1   0:00:15.7  (   8.5 % )     0:00:17.5 /  0:00:51.1    2.9
[09/08 19:44:51  14552s] [ TnsOpt                 ]      1   0:00:10.9  (   5.9 % )     0:00:20.4 /  0:00:37.1    1.8
[09/08 19:44:51  14552s] [ DrvOpt                 ]      1   0:00:04.9  (   2.6 % )     0:00:04.9 /  0:00:06.6    1.4
[09/08 19:44:51  14552s] [ ClockDrv               ]      1   0:00:04.7  (   2.6 % )     0:00:04.7 /  0:00:06.0    1.3
[09/08 19:44:51  14552s] [ SkewClock              ]      3   0:00:11.4  (   6.2 % )     0:00:11.4 /  0:00:20.2    1.8
[09/08 19:44:51  14552s] [ ViewPruning            ]     10   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 19:44:51  14552s] [ CheckPlace             ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:01.1    2.5
[09/08 19:44:51  14552s] [ RefinePlace            ]      2   0:00:03.4  (   1.9 % )     0:00:03.4 /  0:00:05.1    1.5
[09/08 19:44:51  14552s] [ LayerAssignment        ]      2   0:00:04.6  (   2.5 % )     0:00:04.7 /  0:00:04.6    1.0
[09/08 19:44:51  14552s] [ EcoRoute               ]      1   0:00:54.0  (  29.4 % )     0:00:54.0 /  0:02:15.2    2.5
[09/08 19:44:51  14552s] [ ExtractRC              ]      2   0:00:35.4  (  19.2 % )     0:00:35.4 /  0:00:36.8    1.0
[09/08 19:44:51  14552s] [ TimingUpdate           ]     13   0:00:04.5  (   2.5 % )     0:00:22.2 /  0:01:49.0    4.9
[09/08 19:44:51  14552s] [ FullDelayCalc          ]      3   0:00:17.6  (   9.6 % )     0:00:17.7 /  0:01:28.2    5.0
[09/08 19:44:51  14552s] [ OptSummaryReport       ]      5   0:00:00.7  (   0.4 % )     0:00:06.6 /  0:00:11.7    1.8
[09/08 19:44:51  14552s] [ TimingReport           ]      5   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:03.1    3.4
[09/08 19:44:51  14552s] [ DrvReport              ]      5   0:00:04.7  (   2.5 % )     0:00:04.7 /  0:00:07.2    1.5
[09/08 19:44:51  14552s] [ GenerateReports        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.7    2.5
[09/08 19:44:51  14552s] [ MISC                   ]          0:00:09.8  (   5.3 % )     0:00:09.8 /  0:00:20.5    2.1
[09/08 19:44:51  14552s] ---------------------------------------------------------------------------------------------
[09/08 19:44:51  14552s]  optDesign TOTAL                    0:03:03.9  ( 100.0 % )     0:03:03.9 /  0:07:04.8    2.3
[09/08 19:44:51  14552s] ---------------------------------------------------------------------------------------------
[09/08 19:44:51  14552s] 
[09/08 19:44:51  14552s] Deleting Cell Server ...
[09/08 19:48:21  14574s] <CMD> win
[09/08 19:48:22  14574s] <CMD> zoomBox 659.79600 441.43700 1075.90800 852.95100
[09/08 19:48:23  14575s] <CMD> zoomBox 767.03700 469.51600 984.25100 684.33000
[09/08 19:48:23  14575s] <CMD> zoomBox 812.72600 483.71600 946.12400 615.64000
[09/08 19:48:23  14575s] <CMD> zoomBox 832.76800 495.03200 929.14900 590.34800
[09/08 19:48:24  14575s] <CMD> zoomBox 841.50100 506.42700 923.42500 587.44600
[09/08 19:48:24  14575s] <CMD> zoomBox 855.23300 524.34600 914.42300 582.88200
[09/08 19:48:25  14575s] <CMD> zoomBox 860.62900 527.40400 910.94000 577.15900
[09/08 19:48:25  14575s] <CMD> zoomBox 865.21500 530.00300 907.98000 572.29500
[09/08 19:48:26  14575s] <CMD> uiSetTool ruler
[09/08 19:53:21  14606s] <CMD> report_timing -path_group reg2reg -path_type full_clock
[09/08 19:53:32  14610s] <CMD> report_timing -path_group reg2reg -path_type full_clock -gui
[09/08 19:53:32  14610s] **WARN: (TCLCMD-740):	 '-path_type' will be set to default: 'full_clock', for -machine_readable
[09/08 19:53:32  14610s] Parsing file report_timing.77270.mtarpt.gz...
[09/08 19:53:32  14610s] 
[09/08 19:53:46  14612s] <CMD> win
[09/08 19:53:47  14612s] <CMD> fit
[09/08 19:53:48  14613s] <CMD> zoomBox 269.19300 186.21600 1747.88900 1648.57300
[09/08 19:53:48  14613s] <CMD> zoomBox 414.61200 294.87200 1671.50300 1537.87500
[09/08 19:53:49  14613s] <CMD> zoomBox 567.03600 391.74200 1635.39400 1448.29500
[09/08 19:53:50  14614s] <CMD> zoomBox 696.89200 473.78700 1604.99600 1371.85700
[09/08 19:53:51  14614s] <CMD> zoomBox 901.08900 602.80300 1557.19500 1251.65900
[09/08 19:53:52  14614s] <CMD> zoomBox 807.26800 543.52400 1579.15800 1306.88500
[09/08 19:53:53  14614s] <CMD> zoomBox 696.89000 473.78500 1604.99600 1371.85700
[09/08 19:53:58  14615s] <CMD> zoomBox 919.18600 561.03300 1575.29400 1209.89100
[09/08 19:53:59  14615s] <CMD> zoomBox 1006.00300 595.10700 1563.69400 1146.63600
[09/08 19:53:59  14616s] <CMD> zoomBox 1079.79700 623.76200 1553.83400 1092.56100
[09/08 19:53:59  14616s] <CMD> zoomBox 1195.83800 668.82200 1538.32900 1007.52900
[09/08 19:54:00  14616s] <CMD> zoomBox 1303.90100 722.36600 1514.23400 930.37500
[09/08 19:54:00  14616s] <CMD> zoomBox 1329.69900 735.14900 1508.48200 911.95600
[09/08 19:54:00  14616s] <CMD> zoomBox 1366.70300 755.70600 1495.87300 883.44900
[09/08 19:54:00  14616s] <CMD> zoomBox 1393.43700 770.55800 1486.76300 862.85300
[09/08 19:54:06  14617s] <CMD> zoomBox 1384.76300 766.49400 1494.55800 875.07600
[09/08 19:54:07  14617s] <CMD> zoomBox 1362.55200 756.08800 1514.51700 906.37400
[09/08 19:54:07  14617s] <CMD> zoomBox 1348.47700 749.47000 1527.25900 926.27700
[09/08 19:54:07  14617s] <CMD> zoomBox 1312.43500 732.52400 1559.88600 977.24100
[09/08 19:54:07  14617s] <CMD> zoomBox 1231.11500 694.15400 1634.04800 1092.63500
[09/08 19:54:08  14617s] <CMD> zoomBox 1152.60700 655.96300 1710.30000 1207.49400
[09/08 19:54:08  14617s] <CMD> zoomBox 1102.76400 631.67600 1758.87400 1280.53600
[09/08 19:54:08  14618s] <CMD> zoomBox 823.58300 496.53400 1891.95000 1553.09600
[09/08 19:54:12  14618s] <CMD> setLayerPreference node_layer -isVisible 1
[09/08 19:54:19  14619s] <CMD> setLayerPreference node_layer -isVisible 0
[09/08 19:54:21  14620s] <CMD> setLayerPreference Metal5 -isVisible 1
[09/08 19:54:22  14620s] <CMD> zoomBox 1018.70200 627.87900 1674.81300 1276.74000
[09/08 19:54:22  14620s] <CMD> zoomBox 1160.20300 729.52800 1502.69900 1068.24000
[09/08 19:54:22  14620s] <CMD> zoomBox 1183.19300 746.27400 1474.31600 1034.18000
[09/08 19:54:22  14620s] <CMD> zoomBox 1233.46400 782.89100 1412.25200 959.70300
[09/08 19:54:23  14620s] <CMD> zoomBox 1255.66600 799.06200 1384.84100 926.81000
[09/08 19:54:23  14620s] <CMD> zoomBox 1271.70800 810.74700 1365.03700 903.04500
[09/08 19:54:24  14621s] <CMD> setLayerPreference Metal3 -isVisible 1
[09/08 19:54:27  14621s] <CMD> setLayerPreference Via3 -isVisible 1
[09/08 19:54:27  14621s] <CMD> setLayerPreference Metal4 -isVisible 1
[09/08 19:54:29  14621s] <CMD> setLayerPreference Metal5 -isVisible 0
[09/08 19:54:31  14622s] <CMD> setLayerPreference node_layer -isVisible 1
[09/08 19:54:32  14622s] <CMD> setLayerPreference Via4 -isVisible 0
[09/08 19:54:33  14622s] <CMD> setLayerPreference node_layer -isVisible 1
[09/08 19:54:33  14622s] <CMD> setLayerPreference node_layer -isVisible 0
[09/08 19:54:35  14622s] <CMD> setLayerPreference Metal5 -isVisible 1
[09/08 19:54:35  14622s] <CMD> zoomBox 1230.05000 780.84300 1408.84000 957.65700
[09/08 19:54:35  14622s] <CMD> zoomBox 1215.11700 769.80200 1425.45800 977.81900
[09/08 19:54:36  14622s] <CMD> zoomBox 1124.68700 702.40700 1527.63600 1100.90400
[09/08 19:54:36  14623s] <CMD> zoomBox 1016.09400 614.28000 1672.23100 1263.16700
[09/08 19:54:36  14623s] <CMD> zoomBox 936.26700 527.02700 1844.41600 1425.14100
[09/08 19:54:37  14623s] <CMD> zoomBox 826.77000 406.26200 2083.72300 1649.32600
[09/08 19:54:37  14623s] <CMD> zoomBox 644.98800 320.88600 2123.75600 1783.31400
[09/08 19:54:38  14624s] <CMD> zoomBox 431.12600 231.01600 2170.85400 1951.52000
[09/08 19:54:38  14624s] <CMD> zoomBox -464.71600 -145.44000 2368.14100 2656.11500
[09/08 19:54:39  14624s] <CMD> zoomBox -212.81100 123.83800 1833.92800 2147.96100
[09/08 19:54:40  14625s] <CMD> zoomBox 189.21100 560.51400 961.13900 1323.91200
[09/08 19:54:40  14625s] <CMD> zoomBox 232.92500 602.52200 889.06400 1251.41100
[09/08 19:54:40  14625s] <CMD> zoomBox 351.32900 716.30700 693.83900 1055.03200
[09/08 19:54:40  14625s] <CMD> zoomBox 372.80700 735.04100 663.94000 1022.95700
[09/08 19:54:41  14625s] <CMD> zoomBox 406.58000 764.49900 616.92400 972.51900
[09/08 19:54:41  14625s] <CMD> zoomBox 422.15200 775.48100 600.94500 952.29800
[09/08 19:54:41  14625s] <CMD> zoomBox 464.33200 805.22500 557.66400 897.52600
[09/08 19:54:41  14625s] <CMD> zoomBox 471.21500 810.09800 550.54800 888.55400
[09/08 19:54:41  14625s] <CMD> zoomBox 486.26800 820.75300 534.98800 868.93500
[09/08 19:54:42  14626s] <CMD> zoomBox 490.61500 823.27000 532.02700 864.22400
[09/08 19:54:42  14626s] <CMD> zoomBox 494.31000 825.40900 529.51000 860.22000
[09/08 19:54:45  14626s] <CMD> setLayerPreference poly -isVisible 1
[09/08 19:54:48  14626s] <CMD> setLayerPreference node_layer -isVisible 1
[09/08 19:54:49  14627s] <CMD> zoomBox 500.89300 830.21100 526.32600 855.36300
[09/08 19:54:53  14627s] <CMD> zoomBox 493.75000 827.44200 568.85800 857.47400
[09/08 19:54:55  14627s] <CMD> setLayerPreference node_layer -isVisible 0
[09/08 19:54:55  14627s] <CMD> setLayerPreference node_layer -isVisible 1
[09/08 19:54:57  14628s] <CMD> setLayerPreference node_layer -isVisible 0
[09/08 19:54:58  14628s] <CMD> setLayerPreference Metal5 -isVisible 1
[09/08 19:54:59  14628s] <CMD> zoomBox 448.59100 815.23000 592.47600 872.76300
[09/08 19:54:59  14628s] <CMD> zoomBox 432.12200 810.72200 601.39900 878.40800
[09/08 19:54:59  14628s] <CMD> zoomBox 331.58900 783.20000 655.87400 912.86600
[09/08 19:55:00  14628s] <CMD> zoomBox 139.00100 730.47800 760.22900 978.87800
[09/08 19:55:00  14628s] <CMD> zoomBox -15.75200 688.11300 844.08300 1031.92100
[09/08 19:55:01  14628s] <CMD> zoomBox -114.16400 661.17200 897.40700 1065.65200
[09/08 19:55:02  14629s] <CMD> zoomBox -303.15500 565.67900 1096.94400 1125.51300
[09/08 19:55:03  14629s] <CMD> zoomBox -442.91700 508.21500 1204.25800 1166.84300
[09/08 19:55:03  14629s] <CMD> zoomBox -801.25000 361.07500 1478.57900 1272.67200
[09/08 19:55:04  14629s] <CMD> zoomBox -1050.96800 275.17900 1631.18400 1347.64600
[09/08 19:55:04  14630s] <CMD> zoomBox -1515.79200 28.02900 2196.53000 1512.41300
[09/08 19:55:05  14630s] <CMD> zoomBox -1084.36700 186.54500 2071.10600 1448.27100
[09/08 19:55:05  14631s] <CMD> zoomBox -405.31000 449.94400 1874.52000 1361.54100
[09/08 19:55:06  14631s] <CMD> zoomBox 48.64000 657.42400 1695.81700 1316.05300
[09/08 19:55:06  14631s] <CMD> zoomBox 327.32000 787.54200 1517.40700 1263.40200
[09/08 19:55:06  14631s] <CMD> zoomBox 528.66800 881.55300 1388.50600 1225.36200
[09/08 19:55:06  14632s] <CMD> zoomBox 665.73900 949.47600 1286.97200 1197.87800
[09/08 19:55:07  14632s] <CMD> zoomBox 715.64700 976.00200 1243.69500 1187.14400
[09/08 19:55:07  14632s] <CMD> zoomBox 824.62600 1034.00500 1148.91600 1163.67300
[09/08 19:55:08  14632s] <CMD> zoomBox 866.55700 1056.06200 1100.85600 1149.74700
[09/08 19:55:08  14632s] <CMD> zoomBox 882.90400 1064.64800 1082.06000 1144.28100
[09/08 19:55:09  14632s] <CMD> zoomBox 799.41300 1020.62900 1180.93500 1173.18200
[09/08 19:55:09  14632s] <CMD> zoomBox 333.06900 774.75400 1733.21800 1334.60800
[09/08 19:55:10  14633s] <CMD> zoomBox 219.95000 715.11300 1867.18400 1373.76500
[09/08 19:55:10  14633s] <CMD> zoomBox -725.53900 216.61100 2986.91800 1701.04900
[09/08 19:55:12  14634s] <CMD> zoomBox -539.64400 379.62600 2615.94500 1641.39900
[09/08 19:55:12  14634s] <CMD> zoomBox -243.47000 633.39800 2036.44400 1545.02900
[09/08 19:55:13  14634s] <CMD> zoomBox -29.48500 816.74800 1617.75400 1475.40200
[09/08 19:55:13  14635s] <CMD> zoomBox 296.58000 1077.60100 1027.47100 1369.85000
[09/08 19:55:13  14635s] <CMD> zoomBox 335.59100 1108.81000 956.84900 1357.22200
[09/08 19:55:14  14635s] <CMD> zoomBox 447.44900 1192.39100 771.75000 1322.06400
[09/08 19:55:14  14635s] <CMD> zoomBox 510.45400 1233.33400 679.74200 1301.02400
[09/08 19:55:15  14635s] <CMD> zoomBox 529.54800 1245.74100 651.85900 1294.64700
[09/08 19:55:15  14635s] <CMD> zoomBox 543.34400 1254.70500 631.71300 1290.04000
[09/08 19:55:16  14635s] <CMD> zoomBox 548.22500 1258.05000 623.34000 1288.08500
[09/08 19:55:16  14635s] <CMD> zoomBox 558.87700 1265.36500 605.00900 1283.81100
[09/08 19:55:17  14636s] <CMD> zoomBox 558.87400 1265.36400 605.01100 1283.81200
[09/08 19:55:17  14636s] <CMD> zoomBox 552.35900 1260.89200 616.21800 1286.42600
[09/08 19:55:17  14636s] <CMD> zoomBox 538.79400 1259.60300 627.18000 1294.94400
[09/08 19:55:18  14636s] <CMD> zoomBox 519.76400 1257.95900 642.09900 1306.87500
[09/08 19:55:18  14636s] <CMD> zoomBox 456.97300 1252.53500 691.33000 1346.24300
[09/08 19:55:18  14636s] <CMD> zoomBox 240.02900 1233.79300 861.42000 1482.25800
[09/08 19:55:19  14636s] <CMD> zoomBox -335.19100 1184.10100 1312.41100 1842.90000
[09/08 19:55:19  14636s] <CMD> zoomBox -689.90300 1153.45800 1590.51600 2065.29100
[09/08 19:55:19  14636s] <CMD> zoomBox -1860.37100 1052.34400 2508.19700 2799.13000
[09/08 19:55:21  14637s] <CMD> zoomBox -2405.71700 748.27900 3640.74300 3165.97600
[09/08 19:55:21  14637s] <CMD> zoomBox -2752.52000 554.91500 4360.96400 3399.26500
[09/08 19:55:23  14637s] <CMD> zoomBox -3587.86600 530.04800 4780.93900 3876.34200
[09/08 19:55:24  14638s] <CMD> fit
[09/08 19:56:19  14644s] <CMD> zoomBox -916.18500 99.68700 2741.04700 1562.04300
[09/08 19:56:19  14644s] <CMD> zoomBox -634.85000 206.34500 2473.79800 1449.34800
[09/08 19:56:20  14644s] <CMD> zoomBox -151.34600 441.86400 1757.75400 1205.22400
[09/08 19:56:20  14645s] <CMD> zoomBox 58.15300 549.52900 1437.47900 1101.05700
[09/08 19:56:21  14645s] <CMD> zoomBox 268.62900 657.69600 1115.71200 996.40500
[09/08 19:56:21  14645s] <CMD> zoomBox 397.88900 724.12400 918.10600 932.13400
[09/08 19:56:22  14645s] <CMD> zoomBox 434.30000 739.06600 876.48500 915.87500
[09/08 19:56:23  14645s] <CMD> zoomBox 491.55600 762.56300 811.03600 890.30800
[09/08 19:56:23  14646s] <CMD> zoomBox 513.91700 771.74000 785.47500 880.32300
[09/08 19:56:24  14646s] <CMD> zoomBox 549.07800 786.17000 745.28000 864.62200
[09/08 19:56:25  14646s] <CMD> zoomBox 574.48300 796.59600 716.24000 853.27800
[09/08 19:56:26  14646s] <CMD> zoomBox 513.91400 771.73900 785.47600 880.32400
[09/08 19:56:26  14646s] <CMD> zoomBox 465.24400 751.76500 841.10900 902.05600
[09/08 19:56:27  14646s] <CMD> zoomBox 434.52800 726.98000 954.75700 934.99500
[09/08 19:56:27  14646s] <CMD> zoomBox 370.52100 671.58000 1217.62900 1010.29900
[09/08 19:56:28  14647s] <CMD> zoomBox 341.34700 646.24500 1337.94500 1044.73800
[09/08 19:56:29  14647s] <CMD> zoomBox 464.62400 658.20000 1311.73200 996.91900
[09/08 19:56:29  14647s] <CMD> zoomBox 562.69700 669.66700 1282.73900 957.57800
[09/08 19:56:29  14647s] <CMD> zoomBox 777.14600 694.74000 1219.34300 871.55400
[09/08 19:56:30  14647s] <CMD> zoomBox 828.29200 700.72600 1204.16000 851.01800
[09/08 19:56:30  14648s] <CMD> zoomBox 908.71900 710.13800 1180.28400 818.72400
[09/08 19:56:31  14648s] <CMD> zoomBox 828.44300 700.72500 1204.31400 851.01800
[09/08 19:56:31  14648s] <CMD> zoomBox 563.80400 669.66400 1283.85700 957.58000
[09/08 19:56:31  14648s] <CMD> zoomBox 60.22400 609.19500 1439.62300 1160.75200
[09/08 19:56:32  14648s] <CMD> zoomBox -282.01600 536.50700 1627.18900 1299.90900
[09/08 19:56:33  14649s] <CMD> zoomBox -16.08700 771.08800 1156.40600 1239.91300
[09/08 19:56:33  14649s] <CMD> zoomBox 102.07600 875.40600 949.20200 1214.13200
[09/08 19:56:33  14649s] <CMD> zoomBox 148.22300 916.14500 868.28100 1204.06300
[09/08 19:56:34  14649s] <CMD> zoomBox 293.69500 1044.57300 613.19000 1172.32400
[09/08 19:56:34  14649s] <CMD> zoomBox 338.46600 1084.09900 534.67800 1162.55500
[09/08 19:56:35  14649s] <CMD> zoomBox 358.23800 1101.55600 500.00300 1158.24100
[09/08 19:56:36  14649s] <CMD> zoomBox 293.39000 1044.60300 612.90000 1172.36000
[09/08 19:56:36  14650s] <CMD> zoomBox 272.62300 1026.60700 648.51800 1176.91000
[09/08 19:56:36  14650s] <CMD> zoomBox 74.89400 882.87500 922.07000 1221.62100
[09/08 19:56:37  14650s] <CMD> zoomBox -295.82900 658.02000 1327.09600 1306.95200
[09/08 19:56:37  14650s] <CMD> zoomBox -924.28300 376.71200 1718.38400 1433.39100
[09/08 19:56:37  14650s] <CMD> zoomBox -674.75200 513.40200 1571.51500 1411.57900
[09/08 19:56:38  14651s] <CMD> zoomBox 20.04000 896.39900 1192.60800 1365.25400
[09/08 19:56:38  14651s] <CMD> zoomBox 314.82200 1059.06000 1034.92600 1346.99600
[09/08 19:56:38  14651s] <CMD> zoomBox 445.01200 1130.89800 965.28700 1338.93200
[09/08 19:56:38  14651s] <CMD> zoomBox 575.95400 1203.07200 895.46900 1330.83100
[09/08 19:56:39  14651s] <CMD> zoomBox 675.56800 1257.19300 842.35700 1323.88400
[09/08 19:56:39  14652s] <CMD> zoomBox 609.37500 1222.34000 880.96500 1330.93600
[09/08 19:56:40  14652s] <CMD> zoomBox 579.27500 1206.55200 898.79300 1334.31200
[09/08 19:56:40  14652s] <CMD> zoomBox 395.70100 1110.34300 1007.79800 1355.09200
[09/08 19:56:40  14652s] <CMD> zoomBox 514.40300 1189.01600 890.30800 1339.32300
[09/08 19:56:41  14652s] <CMD> zoomBox 542.74000 1207.79700 862.26000 1335.55800
[09/08 19:56:41  14652s] <CMD> zoomBox 618.93700 1258.66900 785.72800 1325.36100
[09/08 19:56:41  14652s] <CMD> zoomBox 664.81700 1289.77900 738.82500 1319.37100
[09/08 19:56:42  14652s] <CMD> zoomBox 673.44400 1296.98000 726.91600 1318.36100
[09/08 19:56:42  14652s] <CMD> zoomBox 676.77400 1299.79900 722.22600 1317.97300
[09/08 19:56:43  14653s] <CMD> zoomBox 678.46000 1301.84500 717.09400 1317.29300
[09/08 19:56:44  14653s] <CMD> zoomBox 682.14500 1306.31800 705.87200 1315.80500
[09/08 19:56:44  14653s] <CMD> zoomBox 681.11000 1305.06100 709.02400 1316.22300
[09/08 19:56:45  14653s] <CMD> zoomBox 676.77200 1299.79700 722.22700 1317.97200
[09/08 19:56:45  14653s] <CMD> zoomBox 666.47800 1287.30500 753.56100 1322.12500
[09/08 19:56:45  14653s] <CMD> zoomBox 639.48200 1254.54200 835.74600 1333.01900
[09/08 19:56:46  14653s] <CMD> zoomBox 595.04600 1200.61300 971.02800 1350.95100
[09/08 19:56:46  14653s] <CMD> zoomBox 536.63400 1129.72200 1148.86000 1374.52300
[09/08 19:56:47  14653s] <CMD> zoomBox 418.25300 1018.24000 1415.16400 1416.85800
[09/08 19:56:47  14654s] <CMD> zoomBox 299.98500 907.83800 1679.79200 1459.55800
[09/08 19:56:47  14654s] <CMD> zoomBox 223.70300 838.16500 1847.00500 1487.24800
[09/08 19:56:47  14654s] <CMD> zoomBox 28.37600 659.76600 2275.16300 1558.15100
[09/08 19:56:48  14655s] <CMD> zoomBox -97.87400 546.89800 2545.40600 1603.82200
[09/08 19:56:48  14655s] <CMD> zoomBox -421.14100 257.89300 3237.37800 1720.76400
[09/08 19:56:49  14655s] <CMD> zoomBox -626.71800 74.10600 3677.42400 1795.13100
[09/08 19:56:50  14656s] <CMD> zoomBox -284.96000 298.43800 2824.78300 1541.87900
[09/08 19:57:27  14660s] <CMD> zoomBox 109.10200 394.87900 2355.89200 1293.26500
[09/08 19:57:27  14660s] <CMD> zoomBox 516.46200 546.16100 1689.30200 1015.12500
[09/08 20:03:31  14697s] <CMD> saveDesign fixdrcclean
[09/08 20:03:31  14697s] The in-memory database contained RC information but was not saved. To save 
[09/08 20:03:31  14697s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/08 20:03:31  14697s] so it should only be saved when it is really desired.
[09/08 20:03:31  14697s] #% Begin save design ... (date=09/08 20:03:31, mem=2712.0M)
[09/08 20:03:31  14698s] % Begin Save ccopt configuration ... (date=09/08 20:03:31, mem=2712.0M)
[09/08 20:03:31  14698s] % End Save ccopt configuration ... (date=09/08 20:03:31, total cpu=0:00:00.3, real=0:00:00.0, peak res=2712.0M, current mem=2709.5M)
[09/08 20:03:31  14698s] % Begin Save netlist data ... (date=09/08 20:03:31, mem=2709.5M)
[09/08 20:03:31  14698s] Writing Binary DB to fixdrcclean.dat/vbin/croc_chip.v.bin in multi-threaded mode...
[09/08 20:03:31  14698s] % End Save netlist data ... (date=09/08 20:03:31, total cpu=0:00:00.2, real=0:00:00.0, peak res=2711.7M, current mem=2711.7M)
[09/08 20:03:31  14698s] Saving symbol-table file in separate thread ...
[09/08 20:03:31  14698s] Saving congestion map file in separate thread ...
[09/08 20:03:31  14698s] Saving congestion map file fixdrcclean.dat/croc_chip.route.congmap.gz ...
[09/08 20:03:31  14698s] % Begin Save AAE data ... (date=09/08 20:03:31, mem=2712.2M)
[09/08 20:03:31  14698s] Saving AAE Data ...
[09/08 20:03:31  14698s] % End Save AAE data ... (date=09/08 20:03:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2712.2M, current mem=2712.2M)
[09/08 20:03:32  14698s] Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in fixdrcclean.dat/scheduling_file.cts
[09/08 20:03:32  14698s] Saving preference file fixdrcclean.dat/gui.pref.tcl ...
[09/08 20:03:32  14698s] Saving mode setting ...
[09/08 20:03:32  14698s] Saving global file ...
[09/08 20:03:32  14698s] Saving Drc markers ...
[09/08 20:03:32  14698s] ... 22 markers are saved ...
[09/08 20:03:32  14698s] ... 0 geometry drc markers are saved ...
[09/08 20:03:32  14698s] ... 10 antenna drc markers are saved ...
[09/08 20:03:32  14698s] Saving special route data file in separate thread ...
[09/08 20:03:32  14698s] Saving PG file in separate thread ...
[09/08 20:03:32  14698s] Saving placement file in separate thread ...
[09/08 20:03:32  14698s] Saving route file in separate thread ...
[09/08 20:03:32  14698s] Saving property file in separate thread ...
[09/08 20:03:32  14698s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/08 20:03:32  14698s] Saving property file fixdrcclean.dat/croc_chip.prop
[09/08 20:03:32  14698s] Saving PG file fixdrcclean.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Mon Sep  8 20:03:32 2025)
[09/08 20:03:32  14699s] Save Adaptive View Pruning View Names to Binary file
[09/08 20:03:32  14699s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3820.5M) ***
[09/08 20:03:32  14699s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=3820.5M) ***
[09/08 20:03:32  14699s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=3820.5M) ***
[09/08 20:03:32  14699s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/08 20:03:32  14699s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[09/08 20:03:32  14699s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/08 20:03:33  14699s] *** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=3796.5M) ***
[09/08 20:03:33  14699s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[09/08 20:03:33  14699s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/08 20:03:33  14700s] #Saving pin access data to file fixdrcclean.dat/croc_chip.apa ...
[09/08 20:03:34  14701s] #
[09/08 20:03:34  14701s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[09/08 20:03:34  14701s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/08 20:03:34  14701s] % Begin Save power constraints data ... (date=09/08 20:03:34, mem=2713.4M)
[09/08 20:03:34  14701s] % End Save power constraints data ... (date=09/08 20:03:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2713.4M, current mem=2713.4M)
[09/08 20:03:40  14705s] Generated self-contained design fixdrcclean.dat
[09/08 20:03:40  14705s] #% End save design ... (date=09/08 20:03:40, total cpu=0:00:08.0, real=0:00:09.0, peak res=2714.7M, current mem=2714.7M)
[09/08 20:03:40  14705s] *** Message Summary: 0 warning(s), 0 error(s)
[09/08 20:03:40  14705s] 
[09/08 20:03:48  14706s] <CMD> setNanoRouteMode -drouteAntennaFactor 1
[09/08 20:03:48  14706s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire auto
[09/08 20:03:48  14706s] <CMD> setNanoRouteMode -drouteStartIteration 0
[09/08 20:03:48  14706s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/08 20:03:48  14706s] <CMD> setNanoRouteMode -extractThirdPartyCompatible false
[09/08 20:03:48  14706s] <CMD> setNanoRouteMode -routeAntennaCellName sky130_fd_sc_hd__diode_2
[09/08 20:03:48  14706s] <CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
[09/08 20:03:48  14706s] <CMD> setNanoRouteMode -routeInsertAntennaDiode true
[09/08 20:03:48  14706s] <CMD> setNanoRouteMode -routeWithSiDriven true
[09/08 20:03:48  14706s] <CMD> setNanoRouteMode -routeWithSiPostRouteFix false
[09/08 20:03:48  14706s] <CMD> setNanoRouteMode -routeWithTimingDriven true
[09/08 20:03:48  14706s] <CMD> setNanoRouteMode -timingEngine {}
[09/08 20:03:48  14706s] <CMD> setDesignMode -bottomRoutingLayer Metal2
[09/08 20:03:48  14706s] <CMD> setDesignMode -congEffort high
[09/08 20:03:48  14706s] <CMD> setDesignMode -flowEffort standard
[09/08 20:03:48  14706s] <CMD> setDesignMode -process 130
[09/08 20:03:48  14706s] ##  Process: 130           (User Set)               
[09/08 20:03:48  14706s] ##     Node: (not set)                           
[09/08 20:03:48  14706s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/08 20:03:48  14706s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/08 20:03:48  14706s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/08 20:03:48  14706s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/08 20:03:48  14706s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/08 20:03:48  14706s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/08 20:03:48  14706s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/08 20:03:48  14706s] <CMD> setExtractRCMode -basic true
[09/08 20:03:48  14706s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45193 access done (mem: 3733.488M)
[09/08 20:03:48  14706s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/08 20:03:48  14706s] Type 'man IMPEXT-3493' for more detail.
[09/08 20:03:48  14706s] **WARN: (IMPEXT-2523):	Option -basic should not be used for postRoute (effortLevel low) mode. It should be used only for  diagnostic or debugging purposes.
[09/08 20:03:48  14706s] <CMD> setExtractRCMode -coupled true
[09/08 20:03:48  14706s] <CMD> setExtractRCMode -coupling_c_th 0.4
[09/08 20:03:48  14706s] <CMD> setExtractRCMode -defViaCap true
[09/08 20:03:48  14706s] <CMD> setExtractRCMode -engine postRoute
[09/08 20:03:48  14706s] <CMD> setExtractRCMode -extended false
[09/08 20:03:48  14706s] <CMD> setExtractRCMode -layerIndependent 1
[09/08 20:03:48  14706s] <CMD> setExtractRCMode -minNetTermNrToBeInMem 50
[09/08 20:03:48  14706s] <CMD> setExtractRCMode -relative_c_th 1
[09/08 20:03:48  14706s] <CMD> setExtractRCMode -total_c_th 0
[09/08 20:03:48  14706s] <CMD> setUsefulSkewMode -ecoRoute false
[09/08 20:03:48  14706s] <CMD> setDelayCalMode -enable_high_fanout true
[09/08 20:03:48  14706s] <CMD> setDelayCalMode -eng_copyNetPropToNewNet true
[09/08 20:03:48  14706s] <CMD> setDelayCalMode -engine aae
[09/08 20:03:48  14706s] <CMD> setDelayCalMode -ignoreNetLoad false
[09/08 20:03:48  14706s] <CMD> setDelayCalMode -SIAware true
[09/08 20:04:06  14708s] <CMD> optDesign -postRoute -setup
[09/08 20:04:06  14708s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2646.1M, totSessionCpu=4:05:09 **
[09/08 20:04:06  14708s] **INFO: User settings:
[09/08 20:04:06  14708s] setNanoRouteMode -drouteAntennaFactor                           1
[09/08 20:04:06  14708s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[09/08 20:04:06  14708s] setNanoRouteMode -drouteStartIteration                          0
[09/08 20:04:06  14708s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/08 20:04:06  14708s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/08 20:04:06  14708s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/08 20:04:06  14708s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 20:04:06  14708s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 20:04:06  14708s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 20:04:06  14708s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/08 20:04:06  14708s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 20:04:06  14708s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 20:04:06  14708s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 20:04:06  14708s] setNanoRouteMode -timingEngine                                  {}
[09/08 20:04:06  14708s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 20:04:06  14708s] setDesignMode -congEffort                                       high
[09/08 20:04:06  14708s] setDesignMode -flowEffort                                       standard
[09/08 20:04:06  14708s] setDesignMode -process                                          130
[09/08 20:04:06  14708s] setDesignMode -topRoutingLayer                                  Metal5
[09/08 20:04:06  14708s] setExtractRCMode -basic                                         true
[09/08 20:04:06  14708s] setExtractRCMode -coupled                                       true
[09/08 20:04:06  14708s] setExtractRCMode -coupling_c_th                                 0.4
[09/08 20:04:06  14708s] setExtractRCMode -defViaCap                                     true
[09/08 20:04:06  14708s] setExtractRCMode -engine                                        postRoute
[09/08 20:04:06  14708s] setExtractRCMode -extended                                      false
[09/08 20:04:06  14708s] setExtractRCMode -layerIndependent                              1
[09/08 20:04:06  14708s] setExtractRCMode -minNetTermNrToBeInMem                         50
[09/08 20:04:06  14708s] setExtractRCMode -noCleanRCDB                                   true
[09/08 20:04:06  14708s] setExtractRCMode -nrNetInMemory                                 100000
[09/08 20:04:06  14708s] setExtractRCMode -relative_c_th                                 1
[09/08 20:04:06  14708s] setExtractRCMode -total_c_th                                    0
[09/08 20:04:06  14708s] setUsefulSkewMode -ecoRoute                                     false
[09/08 20:04:06  14708s] setDelayCalMode -enable_high_fanout                             true
[09/08 20:04:06  14708s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/08 20:04:06  14708s] setDelayCalMode -engine                                         aae
[09/08 20:04:06  14708s] setDelayCalMode -ignoreNetLoad                                  false
[09/08 20:04:06  14708s] setDelayCalMode -SIAware                                        true
[09/08 20:04:06  14708s] setOptMode -activeSetupViews                                    { func_view_wc }
[09/08 20:04:06  14708s] setOptMode -addInstancePrefix                                   ictc_postCTS_hold
[09/08 20:04:06  14708s] setOptMode -autoSetupViews                                      { func_view_wc}
[09/08 20:04:06  14708s] setOptMode -autoTDGRSetupViews                                  { func_view_wc}
[09/08 20:04:06  14708s] setOptMode -deleteInst                                          true
[09/08 20:04:06  14708s] setOptMode -drcMargin                                           0
[09/08 20:04:06  14708s] setOptMode -expExtremeCongestionAwareBuffering                  true
[09/08 20:04:06  14708s] setOptMode -fixCap                                              true
[09/08 20:04:06  14708s] setOptMode -fixDrc                                              true
[09/08 20:04:06  14708s] setOptMode -fixFanoutLoad                                       true
[09/08 20:04:06  14708s] setOptMode -fixTran                                             true
[09/08 20:04:06  14708s] setOptMode -optimizeFF                                          true
[09/08 20:04:06  14708s] setOptMode -preserveAllSequential                               false
[09/08 20:04:06  14708s] setOptMode -setupTargetSlack                                    0
[09/08 20:04:06  14708s] setSIMode -separate_delta_delay_on_data                         true
[09/08 20:04:06  14708s] setPlaceMode -place_opt_post_place_tcl                          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/08 20:04:06  14708s] setAnalysisMode -analysisType                                   onChipVariation
[09/08 20:04:06  14708s] setAnalysisMode -checkType                                      setup
[09/08 20:04:06  14708s] setAnalysisMode -clkSrcPath                                     true
[09/08 20:04:06  14708s] setAnalysisMode -clockGatingCheck                               true
[09/08 20:04:06  14708s] setAnalysisMode -clockPropagation                               sdcControl
[09/08 20:04:06  14708s] setAnalysisMode -cppr                                           both
[09/08 20:04:06  14708s] setAnalysisMode -enableMultipleDriveNet                         true
[09/08 20:04:06  14708s] setAnalysisMode -log                                            true
[09/08 20:04:06  14708s] setAnalysisMode -sequentialConstProp                            true
[09/08 20:04:06  14708s] setAnalysisMode -skew                                           true
[09/08 20:04:06  14708s] setAnalysisMode -timeBorrowing                                  true
[09/08 20:04:06  14708s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[09/08 20:04:06  14708s] setAnalysisMode -usefulSkew                                     true
[09/08 20:04:06  14708s] setAnalysisMode -useOutputPinCap                                true
[09/08 20:04:06  14708s] setAnalysisMode -warn                                           true
[09/08 20:04:06  14708s] 
[09/08 20:04:06  14708s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/08 20:04:06  14708s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/08 20:04:06  14708s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 20:04:06  14708s] Summary for sequential cells identification: 
[09/08 20:04:06  14708s]   Identified SBFF number: 3
[09/08 20:04:06  14708s]   Identified MBFF number: 0
[09/08 20:04:06  14708s]   Identified SB Latch number: 0
[09/08 20:04:06  14708s]   Identified MB Latch number: 0
[09/08 20:04:06  14708s]   Not identified SBFF number: 0
[09/08 20:04:06  14708s]   Not identified MBFF number: 0
[09/08 20:04:06  14708s]   Not identified SB Latch number: 0
[09/08 20:04:06  14708s]   Not identified MB Latch number: 0
[09/08 20:04:06  14708s]   Number of sequential cells which are not FFs: 7
[09/08 20:04:06  14708s]  Visiting view : func_view_wc
[09/08 20:04:06  14708s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/08 20:04:06  14708s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 20:04:06  14708s]  Visiting view : func_view_bc
[09/08 20:04:06  14708s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/08 20:04:06  14708s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 20:04:06  14708s]  Setting StdDelay to 37.70
[09/08 20:04:06  14708s] Creating Cell Server, finished. 
[09/08 20:04:06  14708s] 
[09/08 20:04:06  14708s] Need call spDPlaceInit before registerPrioInstLoc.
[09/08 20:04:06  14708s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:04:06  14709s] GigaOpt running with 8 threads.
[09/08 20:04:06  14709s] Info: 8 threads available for lower-level modules during optimization.
[09/08 20:04:06  14709s] OPERPROF: Starting DPlace-Init at level 1, MEM:3733.5M
[09/08 20:04:06  14709s] #spOpts: N=130 mergeVia=F 
[09/08 20:04:06  14709s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3733.5M
[09/08 20:04:06  14709s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3733.5M
[09/08 20:04:06  14709s] Core basic site is CoreSite
[09/08 20:04:06  14709s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 20:04:06  14709s] Fast DP-INIT is on for default
[09/08 20:04:06  14709s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/08 20:04:06  14709s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.159, REAL:0.052, MEM:3733.5M
[09/08 20:04:06  14709s] OPERPROF:     Starting CMU at level 3, MEM:3733.5M
[09/08 20:04:06  14709s] OPERPROF:     Finished CMU at level 3, CPU:0.012, REAL:0.010, MEM:3733.5M
[09/08 20:04:06  14709s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.212, REAL:0.104, MEM:3733.5M
[09/08 20:04:06  14709s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3733.5MB).
[09/08 20:04:06  14709s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.203, MEM:3733.5M
[09/08 20:04:06  14709s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:04:07  14709s] 
[09/08 20:04:07  14709s] Creating Lib Analyzer ...
[09/08 20:04:07  14709s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:04:07  14709s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 20:04:07  14709s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 20:04:07  14709s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 20:04:07  14709s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 20:04:07  14709s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 20:04:07  14709s] 
[09/08 20:04:07  14709s] {RT default_rc_corner 0 5 5 0}
[09/08 20:04:07  14709s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:05:10 mem=3737.5M
[09/08 20:04:07  14709s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:05:10 mem=3737.5M
[09/08 20:04:07  14709s] Creating Lib Analyzer, finished. 
[09/08 20:04:08  14713s] **optDesign ... cpu = 0:00:05, real = 0:00:02, mem = 2651.0M, totSessionCpu=4:05:14 **
[09/08 20:04:08  14713s] Existing Dirty Nets : 0
[09/08 20:04:08  14713s] New Signature Flow (optDesignCheckOptions) ....
[09/08 20:04:08  14713s] #Taking db snapshot
[09/08 20:04:08  14713s] #Taking db snapshot ... done
[09/08 20:04:08  14713s] OPERPROF: Starting checkPlace at level 1, MEM:3705.5M
[09/08 20:04:08  14713s] #spOpts: N=130 
[09/08 20:04:08  14713s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3705.5M
[09/08 20:04:08  14713s] Info: 143 insts are soft-fixed.
[09/08 20:04:08  14713s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 20:04:08  14713s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.038, MEM:3705.5M
[09/08 20:04:08  14713s] Begin checking placement ... (start mem=3705.5M, init mem=3705.5M)
[09/08 20:04:08  14714s] 
[09/08 20:04:08  14714s] Running CheckPlace using 8 threads!...
[09/08 20:04:08  14714s] 
[09/08 20:04:08  14714s] ...checkPlace MT is done!
[09/08 20:04:08  14714s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3737.5M
[09/08 20:04:08  14714s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.019, REAL:0.019, MEM:3737.5M
[09/08 20:04:08  14714s] Pre-route DRC Violation:	198
[09/08 20:04:08  14714s] *info: Placed = 52641          (Fixed = 8465)
[09/08 20:04:08  14714s] *info: Unplaced = 0           
[09/08 20:04:08  14714s] Placement Density:62.14%(660950/1063714)
[09/08 20:04:08  14714s] Placement Density (including fixed std cells):62.74%(678212/1080976)
[09/08 20:04:08  14714s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3737.5M
[09/08 20:04:08  14714s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.029, REAL:0.029, MEM:3737.5M
[09/08 20:04:08  14714s] Finished checkPlace (total: cpu=0:00:01.0, real=0:00:00.0; vio checks: cpu=0:00:00.9, real=0:00:00.0; mem=3737.5M)
[09/08 20:04:08  14714s] OPERPROF: Finished checkPlace at level 1, CPU:1.022, REAL:0.397, MEM:3737.5M
[09/08 20:04:08  14714s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[09/08 20:04:08  14714s] **INFO: It is recommended to fix the placement violations and reroute the design
[09/08 20:04:08  14714s] **INFO: Command refinePlace may be used to fix the placement violations
[09/08 20:04:08  14714s]  Initial DC engine is -> aae
[09/08 20:04:08  14714s]  
[09/08 20:04:08  14714s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/08 20:04:08  14714s]  
[09/08 20:04:08  14714s]  
[09/08 20:04:08  14714s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/08 20:04:08  14714s]  
[09/08 20:04:08  14714s] Reset EOS DB
[09/08 20:04:08  14714s] Ignoring AAE DB Resetting ...
[09/08 20:04:08  14714s]  Set Options for AAE Based Opt flow 
[09/08 20:04:08  14714s] *** optDesign -postRoute ***
[09/08 20:04:08  14714s] DRC Margin: user margin 0.0; extra margin 0
[09/08 20:04:08  14714s] Setup Target Slack: user slack 0
[09/08 20:04:08  14714s] Hold Target Slack: user slack 0
[09/08 20:04:08  14714s] Opt: RC extraction mode changed to 'detail'
[09/08 20:04:08  14714s] All LLGs are deleted
[09/08 20:04:08  14714s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3737.5M
[09/08 20:04:08  14714s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3737.5M
[09/08 20:04:08  14714s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3737.5M
[09/08 20:04:08  14714s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3737.5M
[09/08 20:04:08  14715s] Fast DP-INIT is on for default
[09/08 20:04:08  14715s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.139, REAL:0.046, MEM:3737.5M
[09/08 20:04:09  14715s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.078, MEM:3737.5M
[09/08 20:04:09  14715s] Multi-VT timing optimization disabled based on library information.
[09/08 20:04:09  14715s] Deleting Cell Server ...
[09/08 20:04:09  14715s] Deleting Lib Analyzer.
[09/08 20:04:09  14715s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 20:04:09  14715s] Summary for sequential cells identification: 
[09/08 20:04:09  14715s]   Identified SBFF number: 3
[09/08 20:04:09  14715s]   Identified MBFF number: 0
[09/08 20:04:09  14715s]   Identified SB Latch number: 0
[09/08 20:04:09  14715s]   Identified MB Latch number: 0
[09/08 20:04:09  14715s]   Not identified SBFF number: 0
[09/08 20:04:09  14715s]   Not identified MBFF number: 0
[09/08 20:04:09  14715s]   Not identified SB Latch number: 0
[09/08 20:04:09  14715s]   Not identified MB Latch number: 0
[09/08 20:04:09  14715s]   Number of sequential cells which are not FFs: 7
[09/08 20:04:09  14715s]  Visiting view : func_view_wc
[09/08 20:04:09  14715s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/08 20:04:09  14715s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 20:04:09  14715s]  Visiting view : func_view_bc
[09/08 20:04:09  14715s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/08 20:04:09  14715s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 20:04:09  14715s]  Setting StdDelay to 37.70
[09/08 20:04:09  14715s] Creating Cell Server, finished. 
[09/08 20:04:09  14715s] 
[09/08 20:04:09  14715s] Deleting Cell Server ...
[09/08 20:04:09  14715s] ** INFO : this run is activating 'postRoute' automaton
[09/08 20:04:09  14715s] Extraction called for design 'croc_chip' of instances=52705 and nets=51380 using extraction engine 'postRoute' at effort level 'low' .
[09/08 20:04:09  14715s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 20:04:09  14715s] RC Extraction called in multi-corner(1) mode.
[09/08 20:04:09  14715s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 20:04:09  14715s] Type 'man IMPEXT-6197' for more detail.
[09/08 20:04:09  14715s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 20:04:09  14715s] * Layer Id             : 1 - M1
[09/08 20:04:09  14715s]       Thickness        : 0.4
[09/08 20:04:09  14715s]       Min Width        : 0.16
[09/08 20:04:09  14715s]       Layer Dielectric : 4.1
[09/08 20:04:09  14715s] * Layer Id             : 2 - M2
[09/08 20:04:09  14715s]       Thickness        : 0.45
[09/08 20:04:09  14715s]       Min Width        : 0.2
[09/08 20:04:09  14715s]       Layer Dielectric : 4.1
[09/08 20:04:09  14715s] * Layer Id             : 3 - M3
[09/08 20:04:09  14715s]       Thickness        : 0.45
[09/08 20:04:09  14715s]       Min Width        : 0.2
[09/08 20:04:09  14715s]       Layer Dielectric : 4.1
[09/08 20:04:09  14715s] * Layer Id             : 4 - M4
[09/08 20:04:09  14715s]       Thickness        : 0.45
[09/08 20:04:09  14715s]       Min Width        : 0.2
[09/08 20:04:09  14715s]       Layer Dielectric : 4.1
[09/08 20:04:09  14715s] * Layer Id             : 5 - M5
[09/08 20:04:09  14715s]       Thickness        : 0.45
[09/08 20:04:09  14715s]       Min Width        : 0.2
[09/08 20:04:09  14715s]       Layer Dielectric : 4.1
[09/08 20:04:09  14715s] * Layer Id             : 6 - M6
[09/08 20:04:09  14715s]       Thickness        : 2
[09/08 20:04:09  14715s]       Min Width        : 1.64
[09/08 20:04:09  14715s]       Layer Dielectric : 4.1
[09/08 20:04:09  14715s] * Layer Id             : 7 - M7
[09/08 20:04:09  14715s]       Thickness        : 3
[09/08 20:04:09  14715s]       Min Width        : 2
[09/08 20:04:09  14715s]       Layer Dielectric : 4.1
[09/08 20:04:09  14715s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d -maxResLength 200  -basic
[09/08 20:04:09  14715s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 20:04:09  14715s]       RC Corner Indexes            0   
[09/08 20:04:09  14715s] Capacitance Scaling Factor   : 1.00000 
[09/08 20:04:09  14715s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 20:04:09  14715s] Resistance Scaling Factor    : 1.00000 
[09/08 20:04:09  14715s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 20:04:09  14715s] Clock Res. Scaling Factor    : 1.00000 
[09/08 20:04:09  14715s] Shrink Factor                : 1.00000
[09/08 20:04:10  14716s] LayerId::1 widthSet size::1
[09/08 20:04:10  14716s] LayerId::2 widthSet size::3
[09/08 20:04:10  14716s] LayerId::3 widthSet size::3
[09/08 20:04:10  14716s] LayerId::4 widthSet size::3
[09/08 20:04:10  14716s] LayerId::5 widthSet size::3
[09/08 20:04:10  14716s] LayerId::6 widthSet size::1
[09/08 20:04:10  14716s] LayerId::7 widthSet size::1
[09/08 20:04:10  14716s] Initializing multi-corner resistance tables ...
[09/08 20:04:10  14716s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343268 ; uaWl: 0.999797 ; uaWlH: 0.323723 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:04:11  14717s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3737.5M)
[09/08 20:04:11  14717s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for storing RC.
[09/08 20:04:12  14718s] Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 3789.5M)
[09/08 20:04:13  14719s] Extracted 20.0002% (CPU Time= 0:00:03.5  MEM= 3789.5M)
[09/08 20:04:16  14722s] Extracted 30.0003% (CPU Time= 0:00:06.3  MEM= 3793.5M)
[09/08 20:04:16  14723s] Extracted 40.0003% (CPU Time= 0:00:06.7  MEM= 3793.5M)
[09/08 20:04:17  14724s] Extracted 50.0003% (CPU Time= 0:00:07.7  MEM= 3793.5M)
[09/08 20:04:21  14727s] Extracted 60.0002% (CPU Time= 0:00:11.2  MEM= 3793.5M)
[09/08 20:04:21  14728s] Extracted 70.0002% (CPU Time= 0:00:11.8  MEM= 3793.5M)
[09/08 20:04:22  14728s] Extracted 80.0003% (CPU Time= 0:00:12.5  MEM= 3793.5M)
[09/08 20:04:24  14730s] Extracted 90.0003% (CPU Time= 0:00:14.0  MEM= 3793.5M)
[09/08 20:04:28  14734s] Extracted 100% (CPU Time= 0:00:17.9  MEM= 3793.5M)
[09/08 20:04:28  14735s] Number of Extracted Resistors     : 905126
[09/08 20:04:28  14735s] Number of Extracted Ground Cap.   : 927299
[09/08 20:04:28  14735s] Number of Extracted Coupling Cap. : 2001948
[09/08 20:04:28  14735s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3761.504M)
[09/08 20:04:28  14735s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 20:04:29  14735s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3761.5M)
[09/08 20:04:29  14735s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb_Filter.rcdb.d' for storing RC.
[09/08 20:04:30  14736s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45193 access done (mem: 3761.504M)
[09/08 20:04:30  14736s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3761.504M)
[09/08 20:04:30  14736s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3761.504M)
[09/08 20:04:30  14736s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 20:04:30  14737s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 3761.504M)
[09/08 20:04:30  14737s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:00.0, current mem=3761.504M)
[09/08 20:04:30  14737s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:22.3  Real Time: 0:00:21.0  MEM: 3761.504M)
[09/08 20:04:31  14737s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3706.344M)
[09/08 20:04:31  14737s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3706.3M)
[09/08 20:04:31  14738s] LayerId::1 widthSet size::1
[09/08 20:04:31  14738s] LayerId::2 widthSet size::3
[09/08 20:04:31  14738s] LayerId::3 widthSet size::3
[09/08 20:04:31  14738s] LayerId::4 widthSet size::3
[09/08 20:04:31  14738s] LayerId::5 widthSet size::3
[09/08 20:04:31  14738s] LayerId::6 widthSet size::1
[09/08 20:04:31  14738s] LayerId::7 widthSet size::1
[09/08 20:04:31  14738s] Initializing multi-corner resistance tables ...
[09/08 20:04:31  14738s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343268 ; uaWl: 0.999797 ; uaWlH: 0.323723 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:04:33  14741s] Starting delay calculation for Hold views
[09/08 20:04:33  14742s] #################################################################################
[09/08 20:04:33  14742s] # Design Stage: PostRoute
[09/08 20:04:33  14742s] # Design Name: croc_chip
[09/08 20:04:33  14742s] # Design Mode: 130nm
[09/08 20:04:33  14742s] # Analysis Mode: MMMC OCV 
[09/08 20:04:33  14742s] # Parasitics Mode: SPEF/RCDB
[09/08 20:04:33  14742s] # Signoff Settings: SI Off 
[09/08 20:04:33  14742s] #################################################################################
[09/08 20:04:33  14742s] Topological Sorting (REAL = 0:00:00.0, MEM = 3700.3M, InitMEM = 3700.3M)
[09/08 20:04:33  14742s] Calculate late delays in OCV mode...
[09/08 20:04:33  14742s] Calculate early delays in OCV mode...
[09/08 20:04:33  14742s] Start delay calculation (fullDC) (8 T). (MEM=3700.34)
[09/08 20:04:33  14742s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/08 20:04:33  14742s] End AAE Lib Interpolated Model. (MEM=3725.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 20:04:34  14743s] Type 'man IMPESI-3194' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:34  14743s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio25_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 20:04:34  14743s] Type 'man IMPESI-3199' for more detail.
[09/08 20:04:35  14753s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
[09/08 20:04:35  14753s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 50054. 
[09/08 20:04:35  14753s] Total number of fetched objects 50054
[09/08 20:04:35  14753s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 20:04:35  14753s] End delay calculation. (MEM=4036.89 CPU=0:00:09.9 REAL=0:00:01.0)
[09/08 20:04:35  14753s] End delay calculation (fullDC). (MEM=4036.89 CPU=0:00:11.2 REAL=0:00:02.0)
[09/08 20:04:35  14753s] *** CDM Built up (cpu=0:00:11.6  real=0:00:02.0  mem= 4036.9M) ***
[09/08 20:04:36  14757s] *** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:03.0 totSessionCpu=4:05:57 mem=4036.9M)
[09/08 20:04:36  14757s] Done building cte hold timing graph (HoldAware) cpu=0:00:18.0 real=0:00:04.0 totSessionCpu=4:05:57 mem=4036.9M ***
[09/08 20:04:38  14760s] Starting delay calculation for Setup views
[09/08 20:04:38  14760s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 20:04:38  14760s] #################################################################################
[09/08 20:04:38  14760s] # Design Stage: PostRoute
[09/08 20:04:38  14760s] # Design Name: croc_chip
[09/08 20:04:38  14760s] # Design Mode: 130nm
[09/08 20:04:38  14760s] # Analysis Mode: MMMC OCV 
[09/08 20:04:38  14760s] # Parasitics Mode: SPEF/RCDB
[09/08 20:04:38  14760s] # Signoff Settings: SI On 
[09/08 20:04:38  14760s] #################################################################################
[09/08 20:04:38  14761s] Topological Sorting (REAL = 0:00:00.0, MEM = 4042.3M, InitMEM = 4042.3M)
[09/08 20:04:38  14761s] Setting infinite Tws ...
[09/08 20:04:38  14761s] First Iteration Infinite Tw... 
[09/08 20:04:38  14761s] Calculate early delays in OCV mode...
[09/08 20:04:38  14761s] Calculate late delays in OCV mode...
[09/08 20:04:38  14761s] Start delay calculation (fullDC) (8 T). (MEM=4042.27)
[09/08 20:04:38  14761s] *** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
[09/08 20:04:39  14762s] End AAE Lib Interpolated Model. (MEM=4059.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 20:04:39  14763s] **WARN: (IMPESI-3095):	Net: 'gpio14_io' has no receivers. SI analysis is not performed.
[09/08 20:04:41  14780s] Total number of fetched objects 50054
[09/08 20:04:41  14780s] AAE_INFO-618: Total number of nets in the design is 51380,  97.6 percent of the nets selected for SI analysis
[09/08 20:04:41  14781s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 20:04:41  14781s] End delay calculation. (MEM=4028.78 CPU=0:00:18.2 REAL=0:00:02.0)
[09/08 20:04:41  14781s] End delay calculation (fullDC). (MEM=4028.78 CPU=0:00:19.5 REAL=0:00:03.0)
[09/08 20:04:41  14781s] *** CDM Built up (cpu=0:00:20.6  real=0:00:03.0  mem= 4028.8M) ***
[09/08 20:04:43  14785s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4028.8M)
[09/08 20:04:43  14785s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 20:04:43  14785s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4028.8M)
[09/08 20:04:43  14785s] 
[09/08 20:04:43  14785s] Executing IPO callback for view pruning ..
[09/08 20:04:43  14785s] Starting SI iteration 2
[09/08 20:04:43  14786s] Calculate early delays in OCV mode...
[09/08 20:04:43  14786s] Calculate late delays in OCV mode...
[09/08 20:04:43  14786s] Start delay calculation (fullDC) (8 T). (MEM=3709.91)
[09/08 20:04:43  14786s] End AAE Lib Interpolated Model. (MEM=3709.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:04:45  14797s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 20:04:45  14797s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50054. 
[09/08 20:04:45  14797s] Total number of fetched objects 50054
[09/08 20:04:45  14797s] AAE_INFO-618: Total number of nets in the design is 51380,  19.9 percent of the nets selected for SI analysis
[09/08 20:04:45  14797s] End delay calculation. (MEM=4042.82 CPU=0:00:10.5 REAL=0:00:02.0)
[09/08 20:04:45  14797s] End delay calculation (fullDC). (MEM=4042.82 CPU=0:00:10.8 REAL=0:00:02.0)
[09/08 20:04:45  14797s] *** CDM Built up (cpu=0:00:10.8  real=0:00:02.0  mem= 4042.8M) ***
[09/08 20:04:46  14800s] *** Done Building Timing Graph (cpu=0:00:40.4 real=0:00:09.0 totSessionCpu=4:06:41 mem=4040.8M)
[09/08 20:04:46  14800s] End AAE Lib Interpolated Model. (MEM=4040.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:04:46  14800s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4040.8M
[09/08 20:04:46  14801s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.045, REAL:0.045, MEM:4040.8M
[09/08 20:04:47  14802s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.510  | -0.604  |  1.680  | -3.510  |   N/A   |  6.811  |  0.007  |  0.211  |
|           TNS (ns):|-137.052 | -68.727 |  0.000  | -68.325 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   501   |   466   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.136%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:34, real = 0:00:41, mem = 2757.7M, totSessionCpu=4:06:43 **
[09/08 20:04:47  14802s] Setting latch borrow mode to budget during optimization.
[09/08 20:04:49  14809s] Info: Done creating the CCOpt slew target map.
[09/08 20:04:49  14809s] Glitch fixing enabled
[09/08 20:04:49  14809s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/08 20:04:49  14809s] Running CCOpt-PRO on entire clock network
[09/08 20:04:49  14809s] Net route status summary:
[09/08 20:04:49  14809s]   Clock:       387 (unrouted=3, trialRouted=0, noStatus=0, routed=384, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 20:04:49  14809s]   Non-clock: 50993 (unrouted=6232, trialRouted=0, noStatus=0, routed=44761, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6187, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 20:04:49  14809s] Clock tree cells fixed by user: 1 out of 384 (0.26%)
[09/08 20:04:49  14809s] PRO...
[09/08 20:04:49  14809s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/08 20:04:49  14809s] Initializing clock structures...
[09/08 20:04:49  14809s]   Creating own balancer
[09/08 20:04:49  14809s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/08 20:04:49  14809s]   Removing CTS place status from clock tree and sinks.
[09/08 20:04:49  14809s] Removed CTS place status from 360 clock cells (out of 390 ) and 0 clock sinks (out of 0 ).
[09/08 20:04:49  14809s]   Initializing legalizer
[09/08 20:04:49  14809s]   Using cell based legalization.
[09/08 20:04:49  14809s] OPERPROF: Starting DPlace-Init at level 1, MEM:3722.4M
[09/08 20:04:49  14809s] #spOpts: N=130 mergeVia=F 
[09/08 20:04:49  14809s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3722.4M
[09/08 20:04:49  14809s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 20:04:49  14809s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.054, MEM:3722.4M
[09/08 20:04:49  14809s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3722.4MB).
[09/08 20:04:49  14809s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.115, REAL:0.116, MEM:3722.4M
[09/08 20:04:49  14809s] (I)       Load db... (mem=3722.4M)
[09/08 20:04:49  14809s] (I)       Read data from FE... (mem=3722.4M)
[09/08 20:04:49  14809s] (I)       Read nodes and places... (mem=3722.4M)
[09/08 20:04:49  14809s] (I)       Number of ignored instance 0
[09/08 20:04:49  14809s] (I)       Number of inbound cells 0
[09/08 20:04:49  14809s] (I)       numMoveCells=44534, numMacros=66  numPads=48  numMultiRowHeightInsts=0
[09/08 20:04:49  14809s] (I)       cell height: 3780, count: 44534
[09/08 20:04:49  14809s] (I)       Done Read nodes and places (cpu=0.079s, mem=3738.3M)
[09/08 20:04:49  14809s] (I)       Read rows... (mem=3738.3M)
[09/08 20:04:49  14809s] (I)       rowRegion is not equal to core box, resetting core box
[09/08 20:04:49  14809s] (I)       rowRegion : (348000, 348000) - (1492320, 1489560)
[09/08 20:04:49  14809s] (I)       coreBox   : (348000, 348000) - (1492320, 1492020)
[09/08 20:04:49  14809s] (I)       Done Read rows (cpu=0.000s, mem=3738.3M)
[09/08 20:04:49  14809s] (I)       Done Read data from FE (cpu=0.080s, mem=3738.3M)
[09/08 20:04:49  14809s] (I)       Done Load db (cpu=0.080s, mem=3738.3M)
[09/08 20:04:49  14809s] (I)       Constructing placeable region... (mem=3738.3M)
[09/08 20:04:49  14809s] (I)       Constructing bin map
[09/08 20:04:49  14809s] (I)       Initialize bin information with width=37800 height=37800
[09/08 20:04:49  14809s] (I)       Done constructing bin map
[09/08 20:04:49  14809s] (I)       Removing 147 blocked bin with high fixed inst density
[09/08 20:04:49  14809s] (I)       Compute region effective width... (mem=3738.3M)
[09/08 20:04:49  14809s] (I)       Done Compute region effective width (cpu=0.001s, mem=3738.3M)
[09/08 20:04:49  14809s] (I)       Done Constructing placeable region (cpu=0.018s, mem=3738.3M)
[09/08 20:04:49  14809s] Accumulated time to calculate placeable region: 0.00976
[09/08 20:04:49  14809s] Accumulated time to calculate placeable region: 0.00993
[09/08 20:04:49  14809s] Accumulated time to calculate placeable region: 0.0101
[09/08 20:04:49  14809s] Accumulated time to calculate placeable region: 0.0102
[09/08 20:04:49  14809s] Accumulated time to calculate placeable region: 0.0102
[09/08 20:04:49  14809s] Accumulated time to calculate placeable region: 0.0104
[09/08 20:04:49  14809s] Accumulated time to calculate placeable region: 0.0105
[09/08 20:04:49  14809s]   Reconstructing clock tree datastructures...
[09/08 20:04:49  14809s]     Validating CTS configuration...
[09/08 20:04:49  14809s]     Checking module port directions...
[09/08 20:04:49  14809s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/08 20:04:49  14809s]     Non-default CCOpt properties:
[09/08 20:04:49  14809s]     adjacent_rows_legal: true (default: false)
[09/08 20:04:49  14809s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/08 20:04:49  14809s]     buffer_cells is set for at least one object
[09/08 20:04:49  14809s]     cannot_merge_reason is set for at least one object
[09/08 20:04:49  14809s]     cell_density is set for at least one object
[09/08 20:04:49  14809s]     cell_halo_rows: 0 (default: 1)
[09/08 20:04:49  14809s]     cell_halo_sites: 0 (default: 4)
[09/08 20:04:49  14809s]     clock_nets_detailed_routed: 1 (default: false)
[09/08 20:04:49  14809s]     force_design_routing_status: 1 (default: auto)
[09/08 20:04:49  14809s]     original_names is set for at least one object
[09/08 20:04:49  14809s]     override_minimum_skew_target: 1 (default: false)
[09/08 20:04:49  14809s]     primary_delay_corner: delay_wc (default: )
[09/08 20:04:49  14809s]     route_type is set for at least one object
[09/08 20:04:49  14809s]     source_driver is set for at least one object
[09/08 20:04:49  14809s]     target_insertion_delay is set for at least one object
[09/08 20:04:49  14809s]     target_max_trans is set for at least one object
[09/08 20:04:49  14809s]     target_max_trans_sdc is set for at least one object
[09/08 20:04:49  14809s]     target_skew is set for at least one object
[09/08 20:04:49  14809s]     target_skew_wire is set for at least one object
[09/08 20:04:49  14809s]     Route type trimming info:
[09/08 20:04:49  14809s]       No route type modifications were made.
[09/08 20:04:49  14809s] (I)       Initializing Steiner engine. 
[09/08 20:04:50  14810s] End AAE Lib Interpolated Model. (MEM=3776.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:04:50  14810s]     Library trimming buffers in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 4 cells
[09/08 20:04:50  14810s]     Original list had 4 cells:
[09/08 20:04:50  14810s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 20:04:50  14810s]     Library trimming was not able to trim any cells:
[09/08 20:04:50  14810s]     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 20:04:50  14810s] Accumulated time to calculate placeable region: 0.0108
[09/08 20:04:50  14810s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 20:04:50  14810s]     Library trimming inverters in power domain auto-default and half-corner delay_wc:setup.late removed 0 of 5 cells
[09/08 20:04:50  14810s]     Original list had 5 cells:
[09/08 20:04:50  14810s]     sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 20:04:50  14810s]     Library trimming was not able to trim any cells:
[09/08 20:04:50  14810s]     sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 20:04:50  14810s] Accumulated time to calculate placeable region: 0.011
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/08 20:04:52  14812s]     Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
[09/08 20:04:52  14812s]     Non-default CCOpt properties:
[09/08 20:04:52  14812s]       cell_density: 1 (default: 0.75)
[09/08 20:04:52  14812s]       route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
[09/08 20:04:52  14812s]       route_type (trunk): clk_trunk (default: default)
[09/08 20:04:52  14812s]       route_type (top): default_route_type_nonleaf (default: default)
[09/08 20:04:52  14812s]       source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
[09/08 20:04:52  14812s]     For power domain auto-default:
[09/08 20:04:52  14812s]       Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
[09/08 20:04:52  14812s]       Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[09/08 20:04:52  14812s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
[09/08 20:04:52  14812s]     Top Routing info:
[09/08 20:04:52  14812s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 20:04:52  14812s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 20:04:52  14812s]     Trunk Routing info:
[09/08 20:04:52  14812s]       Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 20:04:52  14812s]       Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 20:04:52  14812s]     Leaf Routing info:
[09/08 20:04:52  14812s]       Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 20:04:52  14812s]       Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/08 20:04:52  14812s]     For timing_corner delay_wc:setup, late and power domain auto-default:
[09/08 20:04:52  14812s]       Slew time target (leaf):    0.800ns
[09/08 20:04:52  14812s]       Slew time target (trunk):   0.800ns
[09/08 20:04:52  14812s]       Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
[09/08 20:04:52  14812s]       Buffer unit delay: 0.290ns
[09/08 20:04:52  14812s]       Buffer max distance: 5031.402um
[09/08 20:04:52  14812s]     Fastest wire driving cells and distances:
[09/08 20:04:52  14812s]       Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
[09/08 20:04:52  14812s]       Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=1840.977um, saturatedSlew=0.228ns, speed=7116.262um per ns, cellArea=18.726um^2 per 1000um}
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     Logic Sizing Table:
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     --------------------------------------------------------------------------------
[09/08 20:04:52  14812s]     Cell              Instance count    Source         Eligible library cells
[09/08 20:04:52  14812s]     --------------------------------------------------------------------------------
[09/08 20:04:52  14812s]     sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
[09/08 20:04:52  14812s]     sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
[09/08 20:04:52  14812s]     --------------------------------------------------------------------------------
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s]     Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 20:04:52  14812s]     Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/08 20:04:52  14812s]     Clock tree clk_sys has 1 slew violation.
[09/08 20:04:52  14812s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
[09/08 20:04:52  14812s]       Sources:                     pin jtag_tck_i
[09/08 20:04:52  14812s]       Total number of sinks:       290
[09/08 20:04:52  14812s]       Delay constrained sinks:     289
[09/08 20:04:52  14812s]       Non-leaf sinks:              0
[09/08 20:04:52  14812s]       Ignore pins:                 0
[09/08 20:04:52  14812s]      Timing corner delay_wc:setup.late:
[09/08 20:04:52  14812s]       Skew target:                 0.150ns
[09/08 20:04:52  14812s]     Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
[09/08 20:04:52  14812s]       Sources:                     pin jtag_tck_i
[09/08 20:04:52  14812s]       Total number of sinks:       290
[09/08 20:04:52  14812s]       Delay constrained sinks:     289
[09/08 20:04:52  14812s]       Non-leaf sinks:              0
[09/08 20:04:52  14812s]       Ignore pins:                 0
[09/08 20:04:52  14812s]      Timing corner delay_wc:setup.late:
[09/08 20:04:52  14812s]       Skew target:                 0.150ns
[09/08 20:04:52  14812s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
[09/08 20:04:52  14812s]       Sources:                     pin ref_clk_i
[09/08 20:04:52  14812s]       Total number of sinks:       1
[09/08 20:04:52  14812s]       Delay constrained sinks:     0
[09/08 20:04:52  14812s]       Non-leaf sinks:              0
[09/08 20:04:52  14812s]       Ignore pins:                 0
[09/08 20:04:52  14812s]      Timing corner delay_wc:setup.late:
[09/08 20:04:52  14812s]       Skew target:                 0.150ns
[09/08 20:04:52  14812s]     Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
[09/08 20:04:52  14812s]       Sources:                     pin ref_clk_i
[09/08 20:04:52  14812s]       Total number of sinks:       1
[09/08 20:04:52  14812s]       Delay constrained sinks:     0
[09/08 20:04:52  14812s]       Non-leaf sinks:              0
[09/08 20:04:52  14812s]       Ignore pins:                 0
[09/08 20:04:52  14812s]      Timing corner delay_wc:setup.late:
[09/08 20:04:52  14812s]       Skew target:                 0.150ns
[09/08 20:04:52  14812s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
[09/08 20:04:52  14812s]       Sources:                     pin clk_i
[09/08 20:04:52  14812s]       Total number of sinks:       4983
[09/08 20:04:52  14812s]       Delay constrained sinks:     4982
[09/08 20:04:52  14812s]       Non-leaf sinks:              0
[09/08 20:04:52  14812s]       Ignore pins:                 0
[09/08 20:04:52  14812s]      Timing corner delay_wc:setup.late:
[09/08 20:04:52  14812s]       Skew target:                 0.150ns
[09/08 20:04:52  14812s]     Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
[09/08 20:04:52  14812s]       Sources:                     pin clk_i
[09/08 20:04:52  14812s]       Total number of sinks:       4983
[09/08 20:04:52  14812s]       Delay constrained sinks:     4982
[09/08 20:04:52  14812s]       Non-leaf sinks:              0
[09/08 20:04:52  14812s]       Ignore pins:                 0
[09/08 20:04:52  14812s]      Timing corner delay_wc:setup.late:
[09/08 20:04:52  14812s]       Skew target:                 0.150ns
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     Clock Tree Violations Report
[09/08 20:04:52  14812s]     ============================
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[09/08 20:04:52  14812s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[09/08 20:04:52  14812s]     Consider reviewing your design and relaunching CCOpt.
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     Max Slew Violations
[09/08 20:04:52  14812s]     -------------------
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.223ns.
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[09/08 20:04:52  14812s]     Primary reporting skew groups are:
[09/08 20:04:52  14812s]     skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     Clock DAG stats initial state:
[09/08 20:04:52  14812s]       cell counts      : b=368, i=13, icg=0, nicg=0, l=3, total=384
[09/08 20:04:52  14812s]       cell areas       : b=4537.814um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33448.493um^2
[09/08 20:04:52  14812s]       hp wire lengths  : top=0.000um, trunk=11985.490um, leaf=29968.938um, total=41954.428um
[09/08 20:04:52  14812s]     Clock DAG library cell distribution initial state {count}:
[09/08 20:04:52  14812s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 94 sg13g2_buf_2: 239 sg13g2_buf_1: 1 
[09/08 20:04:52  14812s]        Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 20:04:52  14812s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 20:04:52  14812s] Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
[09/08 20:04:52  14812s] Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] Layer information for route type clk_leaf_ccopt_autotrimmed:
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------------
[09/08 20:04:52  14812s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 20:04:52  14812s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 20:04:52  14812s]                                                                             to Layer
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------------
[09/08 20:04:52  14812s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 20:04:52  14812s] Metal2       Y            H          0.258         0.227         0.059          3
[09/08 20:04:52  14812s] Metal3       Y            V          0.258         0.206         0.053          3
[09/08 20:04:52  14812s] Metal4       Y            H          0.258         0.227         0.059          3
[09/08 20:04:52  14812s] Metal5       N            V          0.258         0.206         0.053          3
[09/08 20:04:52  14812s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 20:04:52  14812s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------------
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
[09/08 20:04:52  14812s] Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] Layer information for route type clk_trunk:
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------------
[09/08 20:04:52  14812s] Layer        Preferred    Route    Res.          Cap.          RC           Tracks
[09/08 20:04:52  14812s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/08 20:04:52  14812s]                                                                             to Layer
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------------
[09/08 20:04:52  14812s] Metal1       N            V          0.844         0.235         0.198          1
[09/08 20:04:52  14812s] Metal2       N            H          0.172         0.214         0.037          5
[09/08 20:04:52  14812s] Metal3       Y            V          0.172         0.200         0.034          5
[09/08 20:04:52  14812s] Metal4       Y            H          0.172         0.214         0.037          5
[09/08 20:04:52  14812s] Metal5       Y            V          0.172         0.200         0.034          5
[09/08 20:04:52  14812s] TopMetal1    N            H          0.013         0.320         0.004         13
[09/08 20:04:52  14812s] TopMetal2    N            V          0.007         0.307         0.002         15
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------------
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[09/08 20:04:52  14812s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] Layer information for route type default_route_type_nonleaf:
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] ------------------------------------------------------------------------
[09/08 20:04:52  14812s] Layer        Preferred    Route    Res.          Cap.          RC
[09/08 20:04:52  14812s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/08 20:04:52  14812s] ------------------------------------------------------------------------
[09/08 20:04:52  14812s] Metal1       N            V          0.844         0.235         0.198
[09/08 20:04:52  14812s] Metal2       N            H          0.515         0.266         0.137
[09/08 20:04:52  14812s] Metal3       Y            V          0.515         0.254         0.131
[09/08 20:04:52  14812s] Metal4       Y            H          0.515         0.266         0.137
[09/08 20:04:52  14812s] Metal5       N            V          0.515         0.254         0.131
[09/08 20:04:52  14812s] TopMetal1    N            H          0.013         0.320         0.004
[09/08 20:04:52  14812s] TopMetal2    N            V          0.007         0.307         0.002
[09/08 20:04:52  14812s] ------------------------------------------------------------------------
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] Via selection for estimated routes (rule default):
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------
[09/08 20:04:52  14812s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 20:04:52  14812s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------
[09/08 20:04:52  14812s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 20:04:52  14812s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 20:04:52  14812s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 20:04:52  14812s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 20:04:52  14812s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 20:04:52  14812s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] Via selection for estimated routes (rule ndr_2w2s):
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------
[09/08 20:04:52  14812s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 20:04:52  14812s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------
[09/08 20:04:52  14812s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 20:04:52  14812s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 20:04:52  14812s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 20:04:52  14812s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 20:04:52  14812s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 20:04:52  14812s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] Via selection for estimated routes (rule ndr_3w3s):
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------
[09/08 20:04:52  14812s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[09/08 20:04:52  14812s] Range                                 (Ohm)     (fF)     (fs)     Only
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------
[09/08 20:04:52  14812s] Metal1-Metal2          Via1_YX_so     20.000    0.026    0.513    false
[09/08 20:04:52  14812s] Metal2-Metal3          Via2_YX_so     20.000    0.022    0.443    false
[09/08 20:04:52  14812s] Metal3-Metal4          Via3_YX_so     20.000    0.022    0.443    false
[09/08 20:04:52  14812s] Metal4-Metal5          Via4_YX_so     20.000    0.022    0.443    false
[09/08 20:04:52  14812s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.147    0.587    false
[09/08 20:04:52  14812s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.276    0.608    false
[09/08 20:04:52  14812s] ------------------------------------------------------------------------------
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     Ideal and dont_touch net fanout counts:
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     -----------------------------------------------------------
[09/08 20:04:52  14812s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[09/08 20:04:52  14812s]     -----------------------------------------------------------
[09/08 20:04:52  14812s]           1            10                      1
[09/08 20:04:52  14812s]          11           100                      0
[09/08 20:04:52  14812s]         101          1000                      0
[09/08 20:04:52  14812s]        1001         10000                      0
[09/08 20:04:52  14812s]       10001           +                        0
[09/08 20:04:52  14812s]     -----------------------------------------------------------
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     Top ideal and dont_touch nets by fanout:
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     --------------------------------------
[09/08 20:04:52  14812s]     Net name                     Fanout ()
[09/08 20:04:52  14812s]     --------------------------------------
[09/08 20:04:52  14812s]     i_croc_soc/i_croc/FE_RN_5        2
[09/08 20:04:52  14812s]     --------------------------------------
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     
[09/08 20:04:52  14812s]     No dont_touch hnets found in the clock tree
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s] 
[09/08 20:04:52  14812s]     Validating CTS configuration done. (took cpu=0:00:03.2 real=0:00:02.9)
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
[09/08 20:04:52  14812s] Type 'man IMPCCOPT-1260' for more detail.
[09/08 20:04:52  14812s] **WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
[09/08 20:04:52  14812s] To increase the message display limit, refer to the product command reference manual.
[09/08 20:04:52  14812s]     CCOpt configuration status: all checks passed.
[09/08 20:04:52  14812s]   Reconstructing clock tree datastructures done.
[09/08 20:04:52  14812s] Initializing clock structures done.
[09/08 20:04:52  14812s] PRO...
[09/08 20:04:52  14812s]   PRO active optimizations:
[09/08 20:04:52  14812s]    - DRV fixing with cell sizing
[09/08 20:04:52  14812s]   
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
[09/08 20:04:52  14812s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
[09/08 20:04:52  14812s]   Detected clock skew data from CTS
[09/08 20:04:52  14812s]   Clock DAG stats PRO initial state:
[09/08 20:04:52  14812s]     cell counts      : b=368, i=13, icg=0, nicg=0, l=3, total=384
[09/08 20:04:52  14812s]     cell areas       : b=4537.814um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33448.493um^2
[09/08 20:04:52  14812s]     cell capacitance : b=1.295pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.856pF
[09/08 20:04:52  14812s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 20:04:52  14812s]     wire capacitance : top=0.000pF, trunk=2.484pF, leaf=10.303pF, total=12.787pF
[09/08 20:04:52  14812s]     wire lengths     : top=0.000um, trunk=17892.415um, leaf=71665.940um, total=89558.355um
[09/08 20:04:52  14812s]     hp wire lengths  : top=0.000um, trunk=11985.490um, leaf=29968.938um, total=41954.428um
[09/08 20:04:52  14812s]   Clock DAG net violations PRO initial state:
[09/08 20:04:52  14812s]     Unfixable Transition : {count=1, worst=[1.721ns]} avg=1.721ns sd=0.000ns sum=1.721ns
[09/08 20:04:52  14812s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/08 20:04:52  14812s]     Trunk : target=0.500ns count=203 avg=0.056ns sd=0.053ns min=0.025ns max=0.420ns {202 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 20:04:52  14812s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.034ns max=2.221ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 20:04:52  14812s]   Clock DAG library cell distribution PRO initial state {count}:
[09/08 20:04:52  14812s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 94 sg13g2_buf_2: 239 sg13g2_buf_1: 1 
[09/08 20:04:52  14812s]      Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 20:04:52  14812s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 20:04:52  14812s]   Primary reporting skew groups PRO initial state:
[09/08 20:04:52  14812s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 20:04:52  14813s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 20:04:52  14813s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_9__reg/CLK
[09/08 20:04:52  14813s]   Skew group summary PRO initial state:
[09/08 20:04:52  14813s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 20:04:52  14813s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 20:04:52  14813s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.724, max=2.903, avg=2.405, sd=0.251], skew [1.179 vs 0.150*], 38.1% {2.418, 2.568} (wid=0.269 ws=0.142) (gid=2.717 gs=1.160)
[09/08 20:04:52  14813s]   Recomputing CTS skew targets...
[09/08 20:04:52  14813s]   Resolving skew group constraints...
[09/08 20:04:53  14813s]     Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
[09/08 20:04:53  14813s]   Resolving skew group constraints done.
[09/08 20:04:53  14813s]   Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/08 20:04:53  14813s]   PRO Fixing DRVs...
[09/08 20:04:53  14813s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/08 20:04:53  14813s]     CCOpt-PRO: considered: 387, tested: 387, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[09/08 20:04:53  14813s]     
[09/08 20:04:53  14813s]     PRO Statistics: Fix DRVs (cell sizing):
[09/08 20:04:53  14813s]     =======================================
[09/08 20:04:53  14813s]     
[09/08 20:04:53  14813s]     Cell changes by Net Type:
[09/08 20:04:53  14813s]     
[09/08 20:04:53  14813s]     -------------------------------------------------------------------------------------------------
[09/08 20:04:53  14813s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/08 20:04:53  14813s]     -------------------------------------------------------------------------------------------------
[09/08 20:04:53  14813s]     top                0            0           0            0                    0                0
[09/08 20:04:53  14813s]     trunk              0            0           0            0                    0                0
[09/08 20:04:53  14813s]     leaf               0            0           0            0                    0                0
[09/08 20:04:53  14813s]     -------------------------------------------------------------------------------------------------
[09/08 20:04:53  14813s]     Total              0            0           0            0                    0                0
[09/08 20:04:53  14813s]     -------------------------------------------------------------------------------------------------
[09/08 20:04:53  14813s]     
[09/08 20:04:53  14813s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/08 20:04:53  14813s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/08 20:04:53  14813s]     
[09/08 20:04:53  14813s]     Clock DAG stats after 'PRO Fixing DRVs':
[09/08 20:04:53  14813s]       cell counts      : b=368, i=13, icg=0, nicg=0, l=3, total=384
[09/08 20:04:53  14813s]       cell areas       : b=4537.814um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33448.493um^2
[09/08 20:04:53  14813s]       cell capacitance : b=1.295pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.856pF
[09/08 20:04:53  14813s]       sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 20:04:53  14813s]       wire capacitance : top=0.000pF, trunk=2.484pF, leaf=10.303pF, total=12.787pF
[09/08 20:04:53  14813s]       wire lengths     : top=0.000um, trunk=17892.415um, leaf=71665.940um, total=89558.355um
[09/08 20:04:53  14813s]       hp wire lengths  : top=0.000um, trunk=11985.490um, leaf=29968.938um, total=41954.428um
[09/08 20:04:53  14813s]     Clock DAG net violations after 'PRO Fixing DRVs':
[09/08 20:04:53  14813s]       Unfixable Transition : {count=1, worst=[1.721ns]} avg=1.721ns sd=0.000ns sum=1.721ns
[09/08 20:04:53  14813s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[09/08 20:04:53  14813s]       Trunk : target=0.500ns count=203 avg=0.056ns sd=0.053ns min=0.025ns max=0.420ns {202 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 20:04:53  14813s]       Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.034ns max=2.221ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 20:04:53  14813s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[09/08 20:04:53  14813s]        Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 94 sg13g2_buf_2: 239 sg13g2_buf_1: 1 
[09/08 20:04:53  14813s]        Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 20:04:53  14813s]      Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 20:04:53  14813s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[09/08 20:04:53  14813s]       skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 20:04:53  14813s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 20:04:53  14813s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_9__reg/CLK
[09/08 20:04:53  14813s]     Skew group summary after 'PRO Fixing DRVs':
[09/08 20:04:53  14813s]       skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 20:04:53  14813s]       skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 20:04:53  14813s]       skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.724, max=2.903, avg=2.405, sd=0.251], skew [1.179 vs 0.150*], 38.1% {2.418, 2.568} (wid=0.269 ws=0.142) (gid=2.717 gs=1.160)
[09/08 20:04:53  14813s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/08 20:04:53  14813s]   PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/08 20:04:53  14813s] 
[09/08 20:04:53  14813s] Slew Diagnostics: After DRV fixing
[09/08 20:04:53  14813s] ==================================
[09/08 20:04:53  14813s] 
[09/08 20:04:53  14813s] Global Causes:
[09/08 20:04:53  14813s] 
[09/08 20:04:53  14813s] -------------------------------------
[09/08 20:04:53  14813s] Cause
[09/08 20:04:53  14813s] -------------------------------------
[09/08 20:04:53  14813s] DRV fixing with buffering is disabled
[09/08 20:04:53  14813s] -------------------------------------
[09/08 20:04:53  14813s] 
[09/08 20:04:53  14813s] Top 5 overslews:
[09/08 20:04:53  14813s] 
[09/08 20:04:53  14813s] -----------------------------------------------------------------
[09/08 20:04:53  14813s] Overslew    Causes                 Driving Pin
[09/08 20:04:53  14813s] -----------------------------------------------------------------
[09/08 20:04:53  14813s] 1.721ns     Clock inst is FIXED    i_croc_soc/i_croc/manual_cts/X
[09/08 20:04:53  14813s] -----------------------------------------------------------------
[09/08 20:04:53  14813s] 
[09/08 20:04:53  14813s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/08 20:04:53  14813s] 
[09/08 20:04:53  14813s] ---------------------------------
[09/08 20:04:53  14813s] Cause                  Occurences
[09/08 20:04:53  14813s] ---------------------------------
[09/08 20:04:53  14813s] Clock inst is FIXED        1
[09/08 20:04:53  14813s] ---------------------------------
[09/08 20:04:53  14813s] 
[09/08 20:04:53  14813s] Violation diagnostics counts from the 1 nodes that have violations:
[09/08 20:04:53  14813s] 
[09/08 20:04:53  14813s] ---------------------------------
[09/08 20:04:53  14813s] Cause                  Occurences
[09/08 20:04:53  14813s] ---------------------------------
[09/08 20:04:53  14813s] Clock inst is FIXED        1
[09/08 20:04:53  14813s] ---------------------------------
[09/08 20:04:53  14813s] 
[09/08 20:04:53  14813s]   Reconnecting optimized routes...
[09/08 20:04:53  14813s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/08 20:04:53  14813s]   Set dirty flag on 0 instances, 0 nets
[09/08 20:04:53  14813s]   Clock tree timing engine global stage delay update for delay_wc:setup.late...
[09/08 20:04:53  14813s] End AAE Lib Interpolated Model. (MEM=4109.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:04:53  14814s]   Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[09/08 20:04:53  14814s]   Clock DAG stats PRO final:
[09/08 20:04:53  14814s]     cell counts      : b=368, i=13, icg=0, nicg=0, l=3, total=384
[09/08 20:04:53  14814s]     cell areas       : b=4537.814um^2, i=92.534um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33448.493um^2
[09/08 20:04:53  14814s]     cell capacitance : b=1.295pF, i=0.068pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.856pF
[09/08 20:04:53  14814s]     sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
[09/08 20:04:53  14814s]     wire capacitance : top=0.000pF, trunk=2.484pF, leaf=10.303pF, total=12.787pF
[09/08 20:04:53  14814s]     wire lengths     : top=0.000um, trunk=17892.415um, leaf=71665.940um, total=89558.355um
[09/08 20:04:53  14814s]     hp wire lengths  : top=0.000um, trunk=11985.490um, leaf=29968.938um, total=41954.428um
[09/08 20:04:53  14814s]   Clock DAG net violations PRO final:
[09/08 20:04:53  14814s]     Unfixable Transition : {count=1, worst=[1.721ns]} avg=1.721ns sd=0.000ns sum=1.721ns
[09/08 20:04:53  14814s]   Clock DAG primary half-corner transition distribution PRO final:
[09/08 20:04:53  14814s]     Trunk : target=0.500ns count=203 avg=0.056ns sd=0.053ns min=0.025ns max=0.420ns {202 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[09/08 20:04:53  14814s]     Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.034ns max=2.221ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[09/08 20:04:53  14814s]   Clock DAG library cell distribution PRO final {count}:
[09/08 20:04:53  14814s]      Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 94 sg13g2_buf_2: 239 sg13g2_buf_1: 1 
[09/08 20:04:53  14814s]      Invs: sg13g2_inv_2: 12 sg13g2_inv_1: 1 
[09/08 20:04:53  14814s]    Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
[09/08 20:04:53  14814s]   Primary reporting skew groups PRO final:
[09/08 20:04:53  14814s]     skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
[09/08 20:04:53  14814s]       min path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_unit_i_ls_fsm_cs_1__reg/CLK
[09/08 20:04:53  14814s]       max path sink: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_9__reg/CLK
[09/08 20:04:53  14814s]   Skew group summary PRO final:
[09/08 20:04:53  14814s]     skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
[09/08 20:04:53  14814s]     skew_group clk_rtc/func_mode_ideal_bc: unconstrained
[09/08 20:04:53  14814s]     skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.724, max=2.903, avg=2.405, sd=0.251], skew [1.179 vs 0.150*], 38.1% {2.418, 2.568} (wid=0.269 ws=0.142) (gid=2.717 gs=1.160)
[09/08 20:04:53  14814s] PRO done.
[09/08 20:04:53  14814s] Restoring CTS place status for unmodified clock tree cells and sinks.
[09/08 20:04:53  14814s] numClockCells = 390, numClockCellsFixed = 0, numClockCellsRestored = 360, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/08 20:04:54  14814s] Net route status summary:
[09/08 20:04:54  14814s]   Clock:       387 (unrouted=3, trialRouted=0, noStatus=0, routed=384, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 20:04:54  14814s]   Non-clock: 50993 (unrouted=6232, trialRouted=0, noStatus=0, routed=44761, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6187, (crossesIlmBoundary AND tooFewTerms=0)])
[09/08 20:04:54  14814s] Updating delays...
[09/08 20:04:54  14815s] Updating delays done.
[09/08 20:04:54  14815s] PRO done. (took cpu=0:00:05.9 real=0:00:04.8)
[09/08 20:04:55  14818s] **INFO: Start fixing DRV (Mem = 3762.15M) ...
[09/08 20:04:55  14818s] Begin: GigaOpt DRV Optimization
[09/08 20:04:55  14818s] Glitch fixing enabled
[09/08 20:04:55  14818s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[09/08 20:04:55  14818s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 20:04:55  14818s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 20:04:55  14818s] *info: 48 skip_routing nets excluded.
[09/08 20:04:55  14818s] Info: 48 io nets excluded
[09/08 20:04:55  14819s] Info: 386 clock nets excluded from IPO operation.
[09/08 20:04:55  14819s] End AAE Lib Interpolated Model. (MEM=3762.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:04:55  14819s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:06:59.1/7:37:45.5 (0.5), mem = 3762.2M
[09/08 20:04:55  14819s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.19
[09/08 20:04:55  14819s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 20:04:55  14819s] ### Creating PhyDesignMc. totSessionCpu=4:06:59 mem=3762.2M
[09/08 20:04:55  14819s] OPERPROF: Starting DPlace-Init at level 1, MEM:3762.2M
[09/08 20:04:55  14819s] #spOpts: N=130 mergeVia=F 
[09/08 20:04:55  14819s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3762.2M
[09/08 20:04:55  14819s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 20:04:55  14819s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.046, MEM:3762.2M
[09/08 20:04:55  14819s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3762.2MB).
[09/08 20:04:55  14819s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.105, REAL:0.106, MEM:3762.2M
[09/08 20:04:56  14819s] TotalInstCnt at PhyDesignMc Initialization: 44,535
[09/08 20:04:56  14819s] ### Creating PhyDesignMc, finished. totSessionCpu=4:07:00 mem=3758.2M
[09/08 20:04:56  14819s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:04:56  14819s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:04:56  14819s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:04:56  14819s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:04:56  14819s] ### Creating LA Mngr. totSessionCpu=4:07:00 mem=3850.3M
[09/08 20:04:56  14819s] {RT default_rc_corner 0 5 5 0}
[09/08 20:04:56  14819s] ### Creating LA Mngr, finished. totSessionCpu=4:07:00 mem=3850.3M
[09/08 20:04:57  14820s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 20:04:57  14820s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:04:57  14820s] 
[09/08 20:04:57  14820s] Creating Lib Analyzer ...
[09/08 20:04:57  14820s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:04:57  14820s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 20:04:57  14820s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 20:04:57  14820s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 20:04:57  14820s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 20:04:57  14820s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 20:04:57  14820s] 
[09/08 20:04:57  14820s] {RT default_rc_corner 0 5 5 0}
[09/08 20:04:57  14820s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:07:01 mem=3850.3M
[09/08 20:04:57  14820s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:07:01 mem=3850.3M
[09/08 20:04:57  14820s] Creating Lib Analyzer, finished. 
[09/08 20:04:58  14823s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/08 20:04:58  14823s] **INFO: Disabling fanout fix in postRoute stage.
[09/08 20:04:59  14823s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 20:04:59  14823s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/08 20:04:59  14823s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 20:04:59  14823s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/08 20:04:59  14823s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 20:04:59  14823s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 20:04:59  14824s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 20:04:59  14824s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 20:04:59  14824s] |    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -3.51|  -137.04|       0|       0|       0|  62.14|          |         |
[09/08 20:05:00  14824s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[09/08 20:05:00  14824s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[09/08 20:05:00  14824s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/08 20:05:00  14825s] |    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -3.51|  -137.04|       0|       0|       0|  62.14| 0:00:01.0|  4307.8M|
[09/08 20:05:00  14825s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/08 20:05:00  14825s] 
[09/08 20:05:00  14825s] ###############################################################################
[09/08 20:05:00  14825s] #
[09/08 20:05:00  14825s] #  Large fanout net report:  
[09/08 20:05:00  14825s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[09/08 20:05:00  14825s] #     - current density: 62.14
[09/08 20:05:00  14825s] #
[09/08 20:05:00  14825s] #  List of high fanout nets:
[09/08 20:05:00  14825s] #
[09/08 20:05:00  14825s] ###############################################################################
[09/08 20:05:00  14825s] 
[09/08 20:05:00  14825s] 
[09/08 20:05:00  14825s] =======================================================================
[09/08 20:05:00  14825s]                 Reasons for remaining drv violations
[09/08 20:05:00  14825s] =======================================================================
[09/08 20:05:00  14825s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[09/08 20:05:00  14825s] 
[09/08 20:05:00  14825s] MultiBuffering failure reasons
[09/08 20:05:00  14825s] ------------------------------------------------
[09/08 20:05:00  14825s] *info:    13 net(s): Could not be fixed as the violating term's net is not routed.
[09/08 20:05:00  14825s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[09/08 20:05:00  14825s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[09/08 20:05:00  14825s] 
[09/08 20:05:00  14825s] 
[09/08 20:05:00  14825s] *** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=4307.8M) ***
[09/08 20:05:00  14825s] 
[09/08 20:05:00  14825s] Begin: glitch net info
[09/08 20:05:00  14825s] glitch slack range: number of glitch nets
[09/08 20:05:00  14825s] glitch slack < -0.32 : 0
[09/08 20:05:00  14825s] -0.32 < glitch slack < -0.28 : 0
[09/08 20:05:00  14825s] -0.28 < glitch slack < -0.24 : 0
[09/08 20:05:00  14825s] -0.24 < glitch slack < -0.2 : 0
[09/08 20:05:00  14825s] -0.2 < glitch slack < -0.16 : 0
[09/08 20:05:00  14825s] -0.16 < glitch slack < -0.12 : 0
[09/08 20:05:00  14825s] -0.12 < glitch slack < -0.08 : 0
[09/08 20:05:00  14825s] -0.08 < glitch slack < -0.04 : 0
[09/08 20:05:00  14825s] -0.04 < glitch slack : 0
[09/08 20:05:00  14825s] End: glitch net info
[09/08 20:05:00  14825s] TotalInstCnt at PhyDesignMc Destruction: 44,535
[09/08 20:05:00  14825s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.19
[09/08 20:05:00  14825s] *** DrvOpt [finish] : cpu/real = 0:00:06.6/0:00:04.8 (1.4), totSession cpu/real = 4:07:05.7/7:37:50.2 (0.5), mem = 4098.4M
[09/08 20:05:00  14825s] 
[09/08 20:05:00  14825s] =============================================================================================
[09/08 20:05:00  14825s]  Step TAT Report for DrvOpt #7
[09/08 20:05:00  14825s] =============================================================================================
[09/08 20:05:00  14825s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 20:05:00  14825s] ---------------------------------------------------------------------------------------------
[09/08 20:05:00  14825s] [ SlackTraversorInit     ]      1   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 20:05:00  14825s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:05:00  14825s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  11.6 % )     0:00:00.6 /  0:00:00.6    1.0
[09/08 20:05:00  14825s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:05:00  14825s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.8 % )     0:00:00.3 /  0:00:00.4    1.0
[09/08 20:05:00  14825s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   8.5 % )     0:00:00.7 /  0:00:00.9    1.2
[09/08 20:05:00  14825s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 20:05:00  14825s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[09/08 20:05:00  14825s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:05:00  14825s] [ OptEval                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.2
[09/08 20:05:00  14825s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:05:00  14825s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[09/08 20:05:00  14825s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[09/08 20:05:00  14825s] [ AAESlewUpdate          ]      1   0:00:00.1  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.1
[09/08 20:05:00  14825s] [ DrvFindVioNets         ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.6    6.8
[09/08 20:05:00  14825s] [ DrvComputeSummary      ]      2   0:00:00.9  (  17.0 % )     0:00:00.9 /  0:00:00.8    1.0
[09/08 20:05:00  14825s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    0.9
[09/08 20:05:00  14825s] [ MISC                   ]          0:00:01.9  (  37.8 % )     0:00:01.9 /  0:00:03.1    1.6
[09/08 20:05:00  14825s] ---------------------------------------------------------------------------------------------
[09/08 20:05:00  14825s]  DrvOpt #7 TOTAL                    0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:06.9    1.4
[09/08 20:05:00  14825s] ---------------------------------------------------------------------------------------------
[09/08 20:05:00  14825s] 
[09/08 20:05:00  14825s] drv optimizer changes nothing and skips refinePlace
[09/08 20:05:00  14825s] End: GigaOpt DRV Optimization
[09/08 20:05:00  14825s] **optDesign ... cpu = 0:01:57, real = 0:00:54, mem = 2878.3M, totSessionCpu=4:07:06 **
[09/08 20:05:00  14825s] *info:
[09/08 20:05:00  14825s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 3813.36M).
[09/08 20:05:00  14825s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3813.4M
[09/08 20:05:00  14825s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.061, MEM:3813.4M
[09/08 20:05:01  14827s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.08min mem=3813.4M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.513  | -0.604  |  1.683  | -3.513  |   N/A   |  6.811  |  0.007  |  0.211  |
|           TNS (ns):|-137.045 | -68.710 |  0.000  | -68.334 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   502   |   467   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.136%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:59, real = 0:00:55, mem = 2870.1M, totSessionCpu=4:07:08 **
[09/08 20:05:02  14828s]   DRV Snapshot: (REF)
[09/08 20:05:02  14828s]          Tran DRV: 0 (41)
[09/08 20:05:02  14828s]           Cap DRV: 128 (167)
[09/08 20:05:02  14828s]        Fanout DRV: 3 (182)
[09/08 20:05:02  14828s]            Glitch: 0 (0)
[09/08 20:05:02  14829s] *** Timing NOT met, worst failing slack is -3.513
[09/08 20:05:02  14829s] *** Check timing (0:00:00.0)
[09/08 20:05:02  14829s] Deleting Lib Analyzer.
[09/08 20:05:02  14829s] Begin: GigaOpt Optimization in WNS mode
[09/08 20:05:02  14829s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[09/08 20:05:02  14829s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 20:05:02  14829s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 20:05:02  14829s] *info: 48 skip_routing nets excluded.
[09/08 20:05:02  14829s] Info: 48 io nets excluded
[09/08 20:05:02  14829s] Info: 386 clock nets excluded from IPO operation.
[09/08 20:05:02  14829s] End AAE Lib Interpolated Model. (MEM=3803.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:05:02  14829s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:07:09.5/7:37:52.4 (0.5), mem = 3803.8M
[09/08 20:05:02  14829s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.20
[09/08 20:05:02  14829s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 20:05:02  14829s] ### Creating PhyDesignMc. totSessionCpu=4:07:09 mem=3803.8M
[09/08 20:05:02  14829s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 20:05:02  14829s] OPERPROF: Starting DPlace-Init at level 1, MEM:3803.8M
[09/08 20:05:02  14829s] #spOpts: N=130 mergeVia=F 
[09/08 20:05:02  14829s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3803.8M
[09/08 20:05:02  14829s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 20:05:02  14829s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.044, MEM:3803.8M
[09/08 20:05:02  14829s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3803.8MB).
[09/08 20:05:02  14829s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.104, REAL:0.105, MEM:3803.8M
[09/08 20:05:03  14829s] TotalInstCnt at PhyDesignMc Initialization: 44,535
[09/08 20:05:03  14829s] ### Creating PhyDesignMc, finished. totSessionCpu=4:07:10 mem=3805.2M
[09/08 20:05:03  14829s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:05:03  14830s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:05:03  14830s] 
[09/08 20:05:03  14830s] Creating Lib Analyzer ...
[09/08 20:05:03  14830s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:05:03  14830s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 20:05:03  14830s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 20:05:03  14830s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 20:05:03  14830s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 20:05:03  14830s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 20:05:03  14830s] 
[09/08 20:05:03  14830s] {RT default_rc_corner 0 5 5 0}
[09/08 20:05:04  14831s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:07:11 mem=3805.2M
[09/08 20:05:04  14831s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:07:11 mem=3805.2M
[09/08 20:05:04  14831s] Creating Lib Analyzer, finished. 
[09/08 20:05:07  14834s] *info: 4 don't touch nets excluded
[09/08 20:05:07  14834s] *info: 48 io nets excluded
[09/08 20:05:07  14834s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 20:05:07  14834s] *info: 386 clock nets excluded
[09/08 20:05:07  14834s] *info: 2 special nets excluded.
[09/08 20:05:07  14834s] *info: 48 skip_routing nets excluded.
[09/08 20:05:07  14834s] *info: 32 multi-driver nets excluded.
[09/08 20:05:07  14834s] *info: 1358 no-driver nets excluded.
[09/08 20:05:10  14837s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.13
[09/08 20:05:10  14837s] PathGroup :  in2out  TargetSlack : 0 
[09/08 20:05:10  14837s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 20:05:10  14837s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 20:05:10  14837s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 20:05:10  14837s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 20:05:10  14837s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 20:05:10  14837s] ** GigaOpt Optimizer WNS Slack -3.513 TNS Slack -137.045 Density 62.14
[09/08 20:05:10  14837s] Optimizer WNS Pass 0
[09/08 20:05:10  14837s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.513 TNS -68.334; mem2reg* WNS 0.007 TNS 0.000; reg2mem* WNS 0.211 TNS 0.000; reg2reg* WNS -0.604 TNS -68.710; HEPG WNS -0.604 TNS -68.710; all paths WNS -3.513 TNS -137.045
[09/08 20:05:10  14837s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 20:05:10  14837s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 20:05:10  14837s] Active Path Group: mem2reg reg2mem reg2reg  
[09/08 20:05:10  14837s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:10  14837s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 20:05:10  14837s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:10  14837s] |  -0.604|   -3.513| -68.710| -137.045|    62.14%|   0:00:00.0| 4014.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 20:05:10  14837s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[09/08 20:05:12  14844s] |  -0.580|   -3.513| -67.218| -135.552|    62.14%|   0:00:02.0| 4361.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 20:05:12  14844s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[09/08 20:05:13  14850s] |  -0.561|   -3.513| -61.461| -129.795|    62.14%|   0:00:01.0| 4364.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 20:05:13  14850s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[09/08 20:05:14  14857s] |  -0.548|   -3.513| -55.177| -123.511|    62.14%|   0:00:01.0| 4365.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 20:05:14  14857s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 20:05:15  14860s] |  -0.548|   -3.513| -52.709| -121.044|    62.14%|   0:00:01.0| 4367.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 20:05:15  14860s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 20:05:16  14866s] |  -0.548|   -3.513| -52.639| -120.973|    62.14%|   0:00:01.0| 4367.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 20:05:16  14866s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 20:05:16  14867s] Starting generalSmallTnsOpt
[09/08 20:05:17  14867s] Ending generalSmallTnsOpt End
[09/08 20:05:17  14867s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:19  14870s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:19  14870s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 20:05:19  14870s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:19  14871s] |  -0.548|   -3.513| -52.639| -120.973|    62.14%|   0:00:03.0| 4412.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 20:05:19  14871s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 20:05:19  14871s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:19  14871s] 
[09/08 20:05:19  14871s] *** Finish Core Optimize Step (cpu=0:00:33.7 real=0:00:09.0 mem=4412.4M) ***
[09/08 20:05:19  14871s] Active Path Group: in2out in2reg reg2out default 
[09/08 20:05:19  14871s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:19  14871s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 20:05:19  14871s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:19  14871s] |  -3.513|   -3.513| -68.334| -120.973|    62.14%|   0:00:00.0| 4412.4M|func_view_wc|  reg2out| status_o                                           |
[09/08 20:05:19  14871s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 20:05:19  14871s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 20:05:19  14871s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 20:05:19  14871s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 20:05:19  14873s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 20:05:19  14873s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 20:05:19  14873s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 20:05:19  14873s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
[09/08 20:05:20  14873s] Dumping Information for Job 62 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 20:05:20  14873s] Dumping Information for Job 68 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 20:05:20  14873s] Dumping Information for Job 82 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3742_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 20:05:20  14873s] Dumping Information for Job 88 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3743_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
[09/08 20:05:20  14873s] Starting generalSmallTnsOpt
[09/08 20:05:20  14873s] Ending generalSmallTnsOpt End
[09/08 20:05:20  14873s] |  -3.513|   -3.513| -68.334| -120.973|    62.14%|   0:00:01.0| 4412.4M|func_view_wc|  reg2out| status_o                                           |
[09/08 20:05:20  14873s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:20  14873s] 
[09/08 20:05:20  14873s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:01.0 mem=4412.4M) ***
[09/08 20:05:20  14873s] 
[09/08 20:05:20  14873s] *** Finished Optimize Step Cumulative (cpu=0:00:36.4 real=0:00:10.0 mem=4412.4M) ***
[09/08 20:05:20  14873s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.513 TNS -68.334; mem2reg* WNS 0.028 TNS 0.000; reg2mem* WNS 0.219 TNS 0.000; reg2reg* WNS -0.548 TNS -52.639; HEPG WNS -0.548 TNS -52.639; all paths WNS -3.513 TNS -120.973
[09/08 20:05:20  14873s] ** GigaOpt Optimizer WNS Slack -3.513 TNS Slack -120.973 Density 62.14
[09/08 20:05:20  14873s] Update Timing Windows (Threshold 0.038) ...
[09/08 20:05:20  14874s] Re Calculate Delays on 20 Nets
[09/08 20:05:20  14874s] 
[09/08 20:05:20  14874s] *** Finish Post Route Setup Fixing (cpu=0:00:37.2 real=0:00:10.0 mem=4412.4M) ***
[09/08 20:05:20  14874s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.13
[09/08 20:05:20  14874s] TotalInstCnt at PhyDesignMc Destruction: 44,537
[09/08 20:05:20  14874s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.20
[09/08 20:05:20  14874s] *** SetupOpt [finish] : cpu/real = 0:00:45.0/0:00:17.7 (2.5), totSession cpu/real = 4:07:54.5/7:38:10.1 (0.5), mem = 4203.0M
[09/08 20:05:20  14874s] 
[09/08 20:05:20  14874s] =============================================================================================
[09/08 20:05:20  14874s]  Step TAT Report for WnsOpt #7
[09/08 20:05:20  14874s] =============================================================================================
[09/08 20:05:20  14874s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 20:05:20  14874s] ---------------------------------------------------------------------------------------------
[09/08 20:05:20  14874s] [ SkewClock              ]      1   0:00:02.0  (  11.1 % )     0:00:02.1 /  0:00:03.1    1.5
[09/08 20:05:20  14874s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 20:05:20  14874s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 20:05:20  14874s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:05:20  14874s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 20:05:20  14874s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.7    1.3
[09/08 20:05:20  14874s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:05:20  14874s] [ TransformInit          ]      1   0:00:04.3  (  24.5 % )     0:00:04.7 /  0:00:04.6    1.0
[09/08 20:05:20  14874s] [ SpefRCNetCheck         ]      1   0:00:01.7  (   9.6 % )     0:00:01.7 /  0:00:01.7    1.0
[09/08 20:05:20  14874s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.4
[09/08 20:05:20  14874s] [ OptSingleIteration     ]     16   0:00:00.1  (   0.3 % )     0:00:06.9 /  0:00:32.7    4.8
[09/08 20:05:20  14874s] [ OptGetWeight           ]     16   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 20:05:20  14874s] [ OptEval                ]     16   0:00:04.5  (  25.5 % )     0:00:04.5 /  0:00:27.4    6.1
[09/08 20:05:20  14874s] [ OptCommit              ]     16   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[09/08 20:05:20  14874s] [ IncrTimingUpdate       ]     17   0:00:01.1  (   6.1 % )     0:00:01.1 /  0:00:03.5    3.3
[09/08 20:05:20  14874s] [ PostCommitDelayCalc    ]     17   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    2.0
[09/08 20:05:20  14874s] [ AAESlewUpdate          ]      1   0:00:00.1  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.2
[09/08 20:05:20  14874s] [ SetupOptGetWorkingSet  ]     45   0:00:00.9  (   5.0 % )     0:00:00.9 /  0:00:01.5    1.7
[09/08 20:05:20  14874s] [ SetupOptGetActiveNode  ]     45   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:05:20  14874s] [ SetupOptSlackGraph     ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    5.1
[09/08 20:05:20  14874s] [ MISC                   ]          0:00:00.9  (   5.2 % )     0:00:00.9 /  0:00:01.2    1.3
[09/08 20:05:20  14874s] ---------------------------------------------------------------------------------------------
[09/08 20:05:20  14874s]  WnsOpt #7 TOTAL                    0:00:17.7  ( 100.0 % )     0:00:17.7 /  0:00:45.0    2.5
[09/08 20:05:20  14874s] ---------------------------------------------------------------------------------------------
[09/08 20:05:20  14874s] 
[09/08 20:05:20  14874s] Running refinePlace -preserveRouting true -hardFence false
[09/08 20:05:20  14874s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4203.0M
[09/08 20:05:20  14874s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4203.0M
[09/08 20:05:20  14874s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4203.0M
[09/08 20:05:20  14874s] #spOpts: N=130 
[09/08 20:05:20  14874s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4203.0M
[09/08 20:05:20  14874s] Info: 143 insts are soft-fixed.
[09/08 20:05:20  14874s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 20:05:20  14874s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.070, REAL:0.071, MEM:4203.0M
[09/08 20:05:20  14874s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4203.0MB).
[09/08 20:05:20  14874s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.126, REAL:0.127, MEM:4203.0M
[09/08 20:05:20  14874s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.126, REAL:0.127, MEM:4203.0M
[09/08 20:05:20  14874s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.14
[09/08 20:05:20  14874s] OPERPROF:   Starting RefinePlace at level 2, MEM:4203.0M
[09/08 20:05:20  14874s] *** Starting refinePlace (4:07:55 mem=4203.0M) ***
[09/08 20:05:20  14874s] Total net bbox length = 1.836e+06 (9.166e+05 9.196e+05) (ext = 3.889e+04)
[09/08 20:05:20  14874s] Info: 143 insts are soft-fixed.
[09/08 20:05:20  14874s] 
[09/08 20:05:20  14874s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 20:05:20  14874s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 20:05:20  14874s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4203.0M
[09/08 20:05:20  14874s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:4203.0M
[09/08 20:05:20  14874s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4203.0M
[09/08 20:05:20  14874s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:4203.0M
[09/08 20:05:20  14874s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4203.0M
[09/08 20:05:20  14874s] Starting refinePlace ...
[09/08 20:05:20  14874s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 20:05:20  14874s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4203.0MB) @(4:07:55 - 4:07:55).
[09/08 20:05:20  14874s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 20:05:20  14874s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 20:05:21  14875s] 
[09/08 20:05:21  14875s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 20:05:22  14876s] Move report: legalization moves 40 insts, mean move: 4.51 um, max move: 10.92 um
[09/08 20:05:22  14876s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_6180_): (1395.84, 846.96) --> (1399.20, 854.52)
[09/08 20:05:22  14876s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=4203.0MB) @(4:07:55 - 4:07:57).
[09/08 20:05:22  14876s] Move report: Detail placement moves 40 insts, mean move: 4.51 um, max move: 10.92 um
[09/08 20:05:22  14876s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_6180_): (1395.84, 846.96) --> (1399.20, 854.52)
[09/08 20:05:22  14876s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 4203.0MB
[09/08 20:05:22  14876s] Statistics of distance of Instance movement in refine placement:
[09/08 20:05:22  14876s]   maximum (X+Y) =        10.92 um
[09/08 20:05:22  14876s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_6180_) with max move: (1395.84, 846.96) -> (1399.2, 854.52)
[09/08 20:05:22  14876s]   mean    (X+Y) =         4.51 um
[09/08 20:05:22  14876s] Summary Report:
[09/08 20:05:22  14876s] Instances move: 40 (out of 44321 movable)
[09/08 20:05:22  14876s] Instances flipped: 0
[09/08 20:05:22  14876s] Mean displacement: 4.51 um
[09/08 20:05:22  14876s] Max displacement: 10.92 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_6180_) (1395.84, 846.96) -> (1399.2, 854.52)
[09/08 20:05:22  14876s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[09/08 20:05:22  14876s] Total instances moved : 40
[09/08 20:05:22  14876s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.132, REAL:1.473, MEM:4203.0M
[09/08 20:05:22  14876s] Total net bbox length = 1.836e+06 (9.167e+05 9.197e+05) (ext = 3.889e+04)
[09/08 20:05:22  14876s] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 4203.0MB
[09/08 20:05:22  14876s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=4203.0MB) @(4:07:55 - 4:07:57).
[09/08 20:05:22  14876s] *** Finished refinePlace (4:07:57 mem=4203.0M) ***
[09/08 20:05:22  14876s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.14
[09/08 20:05:22  14876s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.289, REAL:1.632, MEM:4203.0M
[09/08 20:05:22  14877s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.752, REAL:1.829, MEM:4203.0M
[09/08 20:05:22  14877s] End: GigaOpt Optimization in WNS mode
[09/08 20:05:22  14877s] Skipping post route harden opt
[09/08 20:05:22  14877s] Deleting Lib Analyzer.
[09/08 20:05:22  14877s] Begin: GigaOpt Optimization in TNS mode
[09/08 20:05:22  14877s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 20:05:22  14877s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 20:05:22  14877s] *info: 48 skip_routing nets excluded.
[09/08 20:05:22  14877s] Info: 48 io nets excluded
[09/08 20:05:22  14877s] Info: 386 clock nets excluded from IPO operation.
[09/08 20:05:22  14877s] End AAE Lib Interpolated Model. (MEM=3826.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:05:22  14877s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:07:57.8/7:38:12.4 (0.5), mem = 3826.0M
[09/08 20:05:22  14877s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.77270.21
[09/08 20:05:22  14877s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 20:05:22  14877s] ### Creating PhyDesignMc. totSessionCpu=4:07:58 mem=3826.0M
[09/08 20:05:22  14877s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 20:05:22  14877s] OPERPROF: Starting DPlace-Init at level 1, MEM:3826.0M
[09/08 20:05:22  14877s] #spOpts: N=130 
[09/08 20:05:22  14877s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3826.0M
[09/08 20:05:22  14877s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 20:05:22  14877s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.072, REAL:0.072, MEM:3826.0M
[09/08 20:05:22  14877s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3826.0MB).
[09/08 20:05:22  14877s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.142, REAL:0.143, MEM:3826.0M
[09/08 20:05:23  14878s] TotalInstCnt at PhyDesignMc Initialization: 44,537
[09/08 20:05:23  14878s] ### Creating PhyDesignMc, finished. totSessionCpu=4:07:58 mem=3826.0M
[09/08 20:05:23  14878s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:05:23  14878s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:05:23  14878s] 
[09/08 20:05:23  14878s] Creating Lib Analyzer ...
[09/08 20:05:23  14878s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:05:23  14878s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[09/08 20:05:23  14878s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[09/08 20:05:23  14878s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[09/08 20:05:23  14878s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[09/08 20:05:23  14878s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 20:05:23  14878s] 
[09/08 20:05:23  14878s] {RT default_rc_corner 0 5 5 0}
[09/08 20:05:24  14879s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:07:59 mem=3828.0M
[09/08 20:05:24  14879s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:07:59 mem=3828.0M
[09/08 20:05:24  14879s] Creating Lib Analyzer, finished. 
[09/08 20:05:26  14881s] *info: 4 don't touch nets excluded
[09/08 20:05:26  14881s] *info: 48 io nets excluded
[09/08 20:05:26  14881s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 20:05:26  14881s] *info: 386 clock nets excluded
[09/08 20:05:26  14881s] *info: 2 special nets excluded.
[09/08 20:05:26  14881s] *info: 48 skip_routing nets excluded.
[09/08 20:05:26  14881s] *info: 32 multi-driver nets excluded.
[09/08 20:05:26  14881s] *info: 1358 no-driver nets excluded.
[09/08 20:05:28  14884s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.77270.14
[09/08 20:05:28  14884s] PathGroup :  in2out  TargetSlack : 0 
[09/08 20:05:28  14884s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 20:05:28  14884s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 20:05:28  14884s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 20:05:28  14884s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 20:05:28  14884s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 20:05:29  14884s] ** GigaOpt Optimizer WNS Slack -3.513 TNS Slack -120.973 Density 62.14
[09/08 20:05:29  14884s] Optimizer TNS Opt
[09/08 20:05:29  14884s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.513 TNS -68.334; mem2reg* WNS 0.028 TNS 0.000; reg2mem* WNS 0.219 TNS 0.000; reg2reg* WNS -0.548 TNS -52.639; HEPG WNS -0.548 TNS -52.639; all paths WNS -3.513 TNS -120.973
[09/08 20:05:29  14884s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[09/08 20:05:29  14884s] Info: End MT loop @oiCellDelayCachingJob.
[09/08 20:05:29  14884s] Active Path Group: reg2reg  
[09/08 20:05:29  14884s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:29  14884s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 20:05:29  14884s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:29  14884s] |  -0.548|   -3.513| -52.639| -120.973|    62.14%|   0:00:00.0| 4037.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 20:05:29  14884s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 20:05:30  14887s] |  -0.548|   -3.513| -52.639| -120.973|    62.14%|   0:00:01.0| 4377.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 20:05:30  14887s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_29__reg/D                       |
[09/08 20:05:30  14887s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:34  14893s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:34  14893s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 20:05:34  14893s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:34  14894s] |  -0.548|   -3.513| -52.639| -120.973|    62.14%|   0:00:04.0| 4421.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[09/08 20:05:34  14894s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_492__reg/D                               |
[09/08 20:05:34  14895s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:38  14901s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:38  14901s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 20:05:38  14901s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:39  14903s] |  -0.548|   -3.513| -52.639| -120.973|    62.14%|   0:00:05.0| 4421.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 20:05:39  14903s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_compressed_i_12__reg/D            |
[09/08 20:05:39  14903s] |  -0.548|   -3.513| -52.639| -120.973|    62.14%|   0:00:00.0| 4421.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 20:05:39  14903s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[09/08 20:05:39  14903s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:39  14903s] 
[09/08 20:05:39  14903s] *** Finish Core Optimize Step (cpu=0:00:18.6 real=0:00:10.0 mem=4421.0M) ***
[09/08 20:05:39  14903s] Active Path Group: in2out in2reg reg2out default 
[09/08 20:05:39  14903s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:39  14903s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 20:05:39  14903s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:39  14903s] |  -3.513|   -3.513| -68.334| -120.973|    62.14%|   0:00:00.0| 4421.0M|func_view_wc|  reg2out| status_o                                           |
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] Dumping Information for Job 4 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_jtag_tdo_o. Using RIP based failure criteria instead. 
 
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio21_io due to abnormally high total capacitance of next stage with net FE_OFN1019_soc_gpio_o_21. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio21_io due to abnormally high total capacitance of next stage with net FE_OFN1019_soc_gpio_o_21. Using RIP based failure criteria instead. 
[09/08 20:05:39  14903s] Dumping Information for Job 19 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadInOut30mA due to abnormally high total capacitance of next stage with net soc_gpio_o_21_. Using RIP based failure criteria instead. 
 
[09/08 20:05:39  14903s] Dumping Information for Job 20 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p_en of receiver instance pad_gpio20_io due to abnormally high total capacitance of next stage with net FE_OFN11889_0699. Using RIP based failure criteria instead. 
 
[09/08 20:05:39  14903s] Dumping Information for Job 21 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio21_io due to abnormally high total capacitance of next stage with net FE_OFN1019_soc_gpio_o_21. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance pad_gpio21_io due to abnormally high total capacitance of next stage with net FE_OFN1019_soc_gpio_o_21. Using RIP based failure criteria instead. 
 
[09/08 20:05:39  14904s] |  -3.513|   -3.513| -68.334| -120.973|    62.14%|   0:00:00.0| 4421.0M|func_view_wc|  reg2out| gpio23_io                                          |
[09/08 20:05:40  14904s] |  -3.513|   -3.513| -68.334| -120.973|    62.14%|   0:00:01.0| 4421.0M|func_view_wc|  reg2out| gpio26_io                                          |
[09/08 20:05:40  14904s] |  -3.513|   -3.513| -68.334| -120.973|    62.14%|   0:00:00.0| 4421.0M|func_view_wc|  reg2out| status_o                                           |
[09/08 20:05:40  14904s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 20:05:40  14904s] 
[09/08 20:05:40  14904s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=4421.0M) ***
[09/08 20:05:40  14904s] 
[09/08 20:05:40  14904s] *** Finished Optimize Step Cumulative (cpu=0:00:19.9 real=0:00:11.0 mem=4421.0M) ***
[09/08 20:05:40  14904s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.513 TNS -68.334; mem2reg* WNS 0.028 TNS 0.000; reg2mem* WNS 0.219 TNS 0.000; reg2reg* WNS -0.548 TNS -52.639; HEPG WNS -0.548 TNS -52.639; all paths WNS -3.513 TNS -120.973
[09/08 20:05:40  14904s] ** GigaOpt Optimizer WNS Slack -3.513 TNS Slack -120.973 Density 62.14
[09/08 20:05:40  14904s] Update Timing Windows (Threshold 0.038) ...
[09/08 20:05:40  14904s] Re Calculate Delays on 0 Nets
[09/08 20:05:40  14904s] 
[09/08 20:05:40  14904s] *** Finish Post Route Setup Fixing (cpu=0:00:20.7 real=0:00:12.0 mem=4421.0M) ***
[09/08 20:05:40  14904s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.77270.14
[09/08 20:05:40  14905s] TotalInstCnt at PhyDesignMc Destruction: 44,537
[09/08 20:05:40  14905s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.77270.21
[09/08 20:05:40  14905s] *** SetupOpt [finish] : cpu/real = 0:00:27.3/0:00:17.8 (1.5), totSession cpu/real = 4:08:25.1/7:38:30.1 (0.5), mem = 4211.6M
[09/08 20:05:40  14905s] 
[09/08 20:05:40  14905s] =============================================================================================
[09/08 20:05:40  14905s]  Step TAT Report for TnsOpt #7
[09/08 20:05:40  14905s] =============================================================================================
[09/08 20:05:40  14905s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 20:05:40  14905s] ---------------------------------------------------------------------------------------------
[09/08 20:05:40  14905s] [ SkewClock              ]      2   0:00:07.1  (  40.2 % )     0:00:07.4 /  0:00:12.6    1.7
[09/08 20:05:40  14905s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 20:05:40  14905s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 20:05:40  14905s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:05:40  14905s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 20:05:40  14905s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.6    1.4
[09/08 20:05:40  14905s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:05:40  14905s] [ TransformInit          ]      1   0:00:03.7  (  20.6 % )     0:00:04.1 /  0:00:04.0    1.0
[09/08 20:05:40  14905s] [ SpefRCNetCheck         ]      1   0:00:01.2  (   6.8 % )     0:00:01.2 /  0:00:01.2    1.0
[09/08 20:05:40  14905s] [ OptSingleIteration     ]     64   0:00:00.1  (   0.7 % )     0:00:02.1 /  0:00:05.3    2.6
[09/08 20:05:40  14905s] [ OptGetWeight           ]     64   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.4    1.2
[09/08 20:05:40  14905s] [ OptEval                ]     64   0:00:01.1  (   6.1 % )     0:00:01.1 /  0:00:03.9    3.6
[09/08 20:05:40  14905s] [ OptCommit              ]     64   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:05:40  14905s] [ IncrTimingUpdate       ]    104   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.8    2.8
[09/08 20:05:40  14905s] [ PostCommitDelayCalc    ]     64   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:05:40  14905s] [ AAESlewUpdate          ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.1    1.0
[09/08 20:05:40  14905s] [ SetupOptGetWorkingSet  ]     64   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.8    1.6
[09/08 20:05:40  14905s] [ SetupOptGetActiveNode  ]     64   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[09/08 20:05:40  14905s] [ SetupOptSlackGraph     ]     64   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.3
[09/08 20:05:40  14905s] [ MISC                   ]          0:00:01.6  (   9.2 % )     0:00:01.6 /  0:00:02.6    1.6
[09/08 20:05:40  14905s] ---------------------------------------------------------------------------------------------
[09/08 20:05:40  14905s]  TnsOpt #7 TOTAL                    0:00:17.8  ( 100.0 % )     0:00:17.8 /  0:00:27.3    1.5
[09/08 20:05:40  14905s] ---------------------------------------------------------------------------------------------
[09/08 20:05:40  14905s] 
[09/08 20:05:40  14905s] Running refinePlace -preserveRouting true -hardFence false
[09/08 20:05:40  14905s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4211.6M
[09/08 20:05:40  14905s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4211.6M
[09/08 20:05:40  14905s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4211.6M
[09/08 20:05:40  14905s] #spOpts: N=130 
[09/08 20:05:40  14905s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4211.6M
[09/08 20:05:40  14905s] Info: 143 insts are soft-fixed.
[09/08 20:05:40  14905s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 20:05:40  14905s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.075, REAL:0.076, MEM:4211.6M
[09/08 20:05:40  14905s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4211.6MB).
[09/08 20:05:40  14905s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.131, REAL:0.132, MEM:4211.6M
[09/08 20:05:40  14905s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.131, REAL:0.132, MEM:4211.6M
[09/08 20:05:40  14905s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.77270.15
[09/08 20:05:40  14905s] OPERPROF:   Starting RefinePlace at level 2, MEM:4211.6M
[09/08 20:05:40  14905s] *** Starting refinePlace (4:08:25 mem=4211.6M) ***
[09/08 20:05:40  14905s] Total net bbox length = 1.836e+06 (9.167e+05 9.197e+05) (ext = 3.889e+04)
[09/08 20:05:40  14905s] Info: 143 insts are soft-fixed.
[09/08 20:05:40  14905s] 
[09/08 20:05:40  14905s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 20:05:40  14905s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 20:05:40  14905s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4211.6M
[09/08 20:05:40  14905s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:4211.6M
[09/08 20:05:40  14905s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4211.6M
[09/08 20:05:40  14905s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:4211.6M
[09/08 20:05:40  14905s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4211.6M
[09/08 20:05:40  14905s] Starting refinePlace ...
[09/08 20:05:40  14905s]   Spread Effort: high, post-route mode, useDDP on.
[09/08 20:05:40  14905s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4211.6MB) @(4:08:25 - 4:08:26).
[09/08 20:05:40  14905s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 20:05:40  14905s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 20:05:41  14905s] 
[09/08 20:05:41  14905s] Running Spiral MT with 8 threads  fetchWidth=225 
[09/08 20:05:42  14907s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 20:05:42  14907s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=4211.6MB) @(4:08:26 - 4:08:27).
[09/08 20:05:42  14907s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 20:05:42  14907s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 4211.6MB
[09/08 20:05:42  14907s] Statistics of distance of Instance movement in refine placement:
[09/08 20:05:42  14907s]   maximum (X+Y) =         0.00 um
[09/08 20:05:42  14907s]   mean    (X+Y) =         0.00 um
[09/08 20:05:42  14907s] Summary Report:
[09/08 20:05:42  14907s] Instances move: 0 (out of 44321 movable)
[09/08 20:05:42  14907s] Instances flipped: 0
[09/08 20:05:42  14907s] Mean displacement: 0.00 um
[09/08 20:05:42  14907s] Max displacement: 0.00 um 
[09/08 20:05:42  14907s] Total instances moved : 0
[09/08 20:05:42  14907s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.146, REAL:1.490, MEM:4211.6M
[09/08 20:05:42  14907s] Total net bbox length = 1.836e+06 (9.167e+05 9.197e+05) (ext = 3.889e+04)
[09/08 20:05:42  14907s] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 4211.6MB
[09/08 20:05:42  14907s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=4211.6MB) @(4:08:25 - 4:08:28).
[09/08 20:05:42  14907s] *** Finished refinePlace (4:08:28 mem=4211.6M) ***
[09/08 20:05:42  14907s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.77270.15
[09/08 20:05:42  14907s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.312, REAL:1.657, MEM:4211.6M
[09/08 20:05:42  14907s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.750, REAL:1.853, MEM:4211.6M
[09/08 20:05:42  14907s] End: GigaOpt Optimization in TNS mode
[09/08 20:05:42  14908s]   Timing Snapshot: (REF)
[09/08 20:05:42  14908s]      Weighted WNS: -0.301
[09/08 20:05:42  14908s]       All  PG WNS: -3.513
[09/08 20:05:42  14908s]       High PG WNS: -0.548
[09/08 20:05:42  14908s]       All  PG TNS: -120.973
[09/08 20:05:42  14908s]       High PG TNS: -52.639
[09/08 20:05:42  14908s]    Category Slack: { [L, -3.513] [H, 0.028] [H, 0.219] [H, -0.548] }
[09/08 20:05:42  14908s] 
[09/08 20:05:42  14908s] Running postRoute recovery in preEcoRoute mode
[09/08 20:05:42  14908s] **optDesign ... cpu = 0:03:19, real = 0:01:36, mem = 2904.1M, totSessionCpu=4:08:28 **
[09/08 20:05:43  14909s]   DRV Snapshot: (TGT)
[09/08 20:05:43  14909s]          Tran DRV: 0 (41)
[09/08 20:05:43  14909s]           Cap DRV: 128 (167)
[09/08 20:05:43  14909s]        Fanout DRV: 3 (182)
[09/08 20:05:43  14909s]            Glitch: 0 (0)
[09/08 20:05:43  14909s] Checking DRV degradation...
[09/08 20:05:43  14909s] 
[09/08 20:05:43  14909s] Recovery Manager:
[09/08 20:05:43  14909s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 20:05:43  14909s]      Cap DRV degradation : 0 (128 -> 128, Margin 10) - Skip
[09/08 20:05:43  14909s]   Fanout DRV degradation : 0 (3 -> 3, Margin 10) - Skip
[09/08 20:05:43  14909s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/08 20:05:43  14909s] 
[09/08 20:05:43  14909s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 20:05:43  14909s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3835.13M, totSessionCpu=4:08:30).
[09/08 20:05:43  14909s] **optDesign ... cpu = 0:03:21, real = 0:01:37, mem = 2902.1M, totSessionCpu=4:08:30 **
[09/08 20:05:43  14909s] 
[09/08 20:05:43  14910s]   DRV Snapshot: (REF)
[09/08 20:05:43  14910s]          Tran DRV: 0 (41)
[09/08 20:05:43  14910s]           Cap DRV: 128 (167)
[09/08 20:05:43  14910s]        Fanout DRV: 3 (182)
[09/08 20:05:43  14910s]            Glitch: 0 (0)
[09/08 20:05:43  14910s] Skipping post route harden opt
[09/08 20:05:44  14910s] ### Creating LA Mngr. totSessionCpu=4:08:31 mem=3835.1M
[09/08 20:05:44  14910s] ### Creating LA Mngr, finished. totSessionCpu=4:08:31 mem=3835.1M
[09/08 20:05:44  14911s] Default Rule : ""
[09/08 20:05:44  14911s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 20:05:44  14911s] Worst Slack : -0.548 ns
[09/08 20:05:44  14911s] 
[09/08 20:05:44  14911s] Start Layer Assignment ...
[09/08 20:05:44  14911s] WNS(-0.548ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 20:05:44  14911s] 
[09/08 20:05:44  14911s] Select 626 cadidates out of 51382.
[09/08 20:05:45  14912s] Total Assign Layers on 0 Nets (cpu 0:00:01.9).
[09/08 20:05:45  14912s] GigaOpt: setting up router preferences
[09/08 20:05:46  14913s] GigaOpt: 4 nets assigned router directives
[09/08 20:05:46  14913s] 
[09/08 20:05:46  14913s] Start Assign Priority Nets ...
[09/08 20:05:46  14913s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 20:05:46  14913s] Existing Priority Nets 0 (0.0%)
[09/08 20:05:46  14913s] Total Assign Priority Nets 1529 (3.0%)
[09/08 20:05:46  14913s] ### Creating LA Mngr. totSessionCpu=4:08:33 mem=3873.3M
[09/08 20:05:46  14913s] ### Creating LA Mngr, finished. totSessionCpu=4:08:33 mem=3873.3M
[09/08 20:05:47  14913s] Default Rule : ""
[09/08 20:05:47  14913s] Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
[09/08 20:05:47  14913s] Worst Slack : -3.513 ns
[09/08 20:05:47  14913s] 
[09/08 20:05:47  14913s] Start Layer Assignment ...
[09/08 20:05:47  14913s] WNS(-3.513ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[09/08 20:05:47  14913s] 
[09/08 20:05:47  14913s] Select 741 cadidates out of 51382.
[09/08 20:05:48  14915s] Total Assign Layers on 0 Nets (cpu 0:00:02.2).
[09/08 20:05:48  14915s] GigaOpt: setting up router preferences
[09/08 20:05:48  14915s] GigaOpt: 0 nets assigned router directives
[09/08 20:05:48  14915s] 
[09/08 20:05:48  14915s] Start Assign Priority Nets ...
[09/08 20:05:48  14915s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/08 20:05:48  14915s] Existing Priority Nets 0 (0.0%)
[09/08 20:05:48  14915s] Total Assign Priority Nets 1529 (3.0%)
[09/08 20:05:49  14915s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3910.8M
[09/08 20:05:49  14915s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.076, REAL:0.076, MEM:3910.8M
[09/08 20:05:49  14917s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.513  | -0.548  |  1.683  | -3.513  |   N/A   |  6.811  |  0.028  |  0.219  |
|           TNS (ns):|-120.973 | -52.639 |  0.000  | -68.334 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   389   |   354   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.142%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:29, real = 0:01:43, mem = 2840.6M, totSessionCpu=4:08:38 **
[09/08 20:05:49  14917s] -routeWithEco false                       # bool, default=false
[09/08 20:05:49  14917s] -routeWithEco true                        # bool, default=false, user setting
[09/08 20:05:49  14917s] -routeSelectedNetOnly false               # bool, default=false
[09/08 20:05:49  14917s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 20:05:49  14917s] -routeWithTimingDriven false              # bool, default=false
[09/08 20:05:49  14917s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 20:05:49  14917s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/08 20:05:49  14917s] Existing Dirty Nets : 36
[09/08 20:05:49  14917s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/08 20:05:50  14917s] Reset Dirty Nets : 36
[09/08 20:05:50  14917s] 
[09/08 20:05:50  14917s] globalDetailRoute
[09/08 20:05:50  14917s] 
[09/08 20:05:50  14917s] ### Time Record (globalDetailRoute) is installed.
[09/08 20:05:50  14917s] #Start globalDetailRoute on Mon Sep  8 20:05:50 2025
[09/08 20:05:50  14917s] #
[09/08 20:05:50  14917s] ### Time Record (Pre Callback) is installed.
[09/08 20:05:50  14917s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3840.789M)
[09/08 20:05:50  14917s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 3840.789M)
[09/08 20:05:50  14917s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 90228 access done (mem: 3840.789M)
[09/08 20:05:50  14917s] ### Time Record (Pre Callback) is uninstalled.
[09/08 20:05:50  14917s] ### Time Record (DB Import) is installed.
[09/08 20:05:50  14917s] ### Time Record (Timing Data Generation) is installed.
[09/08 20:05:50  14917s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:05:50  14918s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 20:05:50  14918s] #To increase the message display limit, refer to the product command reference manual.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:05:50  14918s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 20:05:50  14918s] #To increase the message display limit, refer to the product command reference manual.
[09/08 20:05:50  14918s] ### Net info: total nets: 51382
[09/08 20:05:50  14918s] ### Net info: dirty nets: 0
[09/08 20:05:50  14918s] ### Net info: marked as disconnected nets: 0
[09/08 20:05:51  14920s] #num needed restored net=48
[09/08 20:05:51  14920s] #need_extraction net=48 (total=51382)
[09/08 20:05:51  14920s] ### Net info: fully routed nets: 45146
[09/08 20:05:51  14920s] ### Net info: trivial (< 2 pins) nets: 6235
[09/08 20:05:51  14920s] ### Net info: unrouted nets: 1
[09/08 20:05:51  14920s] ### Net info: re-extraction nets: 0
[09/08 20:05:51  14920s] ### Net info: ignored nets: 0
[09/08 20:05:51  14920s] ### Net info: skip routing nets: 48
[09/08 20:05:51  14920s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:05:51  14920s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:05:51  14920s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:05:51  14920s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:05:51  14920s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:05:51  14920s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:05:51  14921s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 20:05:51  14921s] #To increase the message display limit, refer to the product command reference manual.
[09/08 20:05:51  14921s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 20:05:51  14921s] #Processed 99 dirty instances, 97 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/08 20:05:51  14921s] #(52 insts marked dirty, reset pre-exisiting dirty flag on 57 insts, 109 nets marked need extraction)
[09/08 20:05:51  14921s] ### import design signature (707): route=177860291 flt_obj=0 vio=1175485413 swire=282492057 shield_wire=1 net_attr=2116319562 dirty_area=1855673510, del_dirty_area=0 cell=1297058440 placement=392665660 pin_access=1341894652
[09/08 20:05:51  14921s] ### Time Record (DB Import) is uninstalled.
[09/08 20:05:51  14921s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 20:05:51  14921s] #RTESIG:78da85d14d4f0321100660cffe8a09ed614d6c1dbef6e36ae2554da35e0915561b5730c0
[09/08 20:05:51  14921s] #       1efaef2535deb61d4e24f36418de59addf1e76c0046e396e7e1095e1f0b813f5c2e50685
[09/08 20:05:51  14921s] #       5477024d2dbddeb3ebd5fae9f9858b1ef8164f079a718ab6dcc29c7d82ec4b39848f9b3f
[09/08 20:05:51  14921s] #       a7070dccce2532687249b5b0c8dadaee9f159f824dc745d76b01a39db287661fe3b468b8
[09/08 20:05:51  14921s] #       d41a4a9a2f9b0ee9464a481a698ec0f2d7914b34a333f9dd7c3a63dc213a6fc4e55f73ad
[09/08 20:05:51  14921s] #       bb1a3a8506591f2836389b5cb53eccdfe7a4021662f084eac878da5690a6434e9b166953
[09/08 20:05:51  14921s] #       e761a79889207a45efb5d78a5e59af5bbad1c0819d1de8ea17723ff7fe
[09/08 20:05:51  14921s] #
[09/08 20:05:51  14921s] #Skip comparing routing design signature in db-snapshot flow
[09/08 20:05:51  14921s] ### Time Record (Data Preparation) is installed.
[09/08 20:05:51  14922s] #RTESIG:78da8dd24b4f0321100060cffe8a09eda126b60eaf7d5c4dbcaa69d42b4161b5710503ec
[09/08 20:05:51  14922s] #       a1ff5eb2c6dbb6232792f932cc83d5fae56e0f4ce08ee3f61b51190ef77b512f5c6e5148
[09/08 20:05:51  14922s] #       7523d0d4d0f32dbb5cad1f1e9fb8e880ef703eb019c668cb354cd927c8be944378bffa75
[09/08 20:05:51  14922s] #       bad7c0ec5422834d2ea906165953d3fdb1e253b0e9b8e83a2d60b063f6b0798d715c345c
[09/08 20:05:51  14922s] #       6a0d254de74d8b742225248d344760f9f3c8259ac199fc663e9c31ee109d37e27cd75ceb
[09/08 20:05:51  14922s] #       b60e9d42bdac0f141b9c4dae5a1fa6af5352010b317842b5e478e67dccad13c5358d2093
[09/08 20:05:51  14922s] #       b5c869d3206d6ae1ff2aaa53f407e8b4a277dbe9864ed47360270bbaf801334004c2
[09/08 20:05:51  14922s] #
[09/08 20:05:51  14922s] ### Time Record (Data Preparation) is uninstalled.
[09/08 20:05:52  14922s] #Using multithreading with 8 threads.
[09/08 20:05:52  14922s] ### Time Record (Data Preparation) is installed.
[09/08 20:05:52  14922s] #Start routing data preparation on Mon Sep  8 20:05:52 2025
[09/08 20:05:52  14922s] #
[09/08 20:05:52  14922s] #Minimum voltage of a net in the design = 0.000.
[09/08 20:05:52  14922s] #Maximum voltage of a net in the design = 1.320.
[09/08 20:05:52  14922s] #Voltage range [0.000 - 1.320] has 51380 nets.
[09/08 20:05:52  14922s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 20:05:52  14922s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 20:05:52  14922s] ### Time Record (Cell Pin Access) is installed.
[09/08 20:05:52  14923s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 20:05:53  14924s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 20:05:53  14924s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 20:05:53  14924s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 20:05:53  14924s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 20:05:53  14924s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 20:05:53  14924s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 20:05:53  14924s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 20:05:53  14924s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 20:05:53  14924s] #Monitoring time of adding inner blkg by smac
[09/08 20:05:53  14924s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2792.10 (MB), peak = 4324.43 (MB)
[09/08 20:05:55  14925s] #Regenerating Ggrids automatically.
[09/08 20:05:55  14925s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/08 20:05:55  14925s] #Using automatically generated G-grids.
[09/08 20:05:55  14926s] #Done routing data preparation.
[09/08 20:05:55  14926s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2990.29 (MB), peak = 4324.43 (MB)
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1160.6450 788.6350 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN12311_3639. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 1410.1250 849.0350 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN11635_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1158.2550 796.1650 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_65_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1169.2450 784.4600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_65_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 1380.1700 860.0000 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN7456_FE_OFN1188_1029. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 1404.8450 856.3550 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN12315_2870. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1382.8950 864.2050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN11543_FE_OCPN5835_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1370.4050 860.1800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN11543_FE_OCPN5835_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 1379.5300 860.3700 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_RN_10684_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 1385.6450 856.5950 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_RN_10684_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1008.0450 916.8450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN9529_FE_OFN1703_1903. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1168.5200 788.3950 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN9278_FE_OFN734_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_valid_q_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 1389.2900 860.0000 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_RN_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1411.1950 852.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN9844_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1162.5850 799.4750 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN734_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_valid_q_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1167.3650 788.3750 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN734_i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_valid_q_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1201.9150 1200.3800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/_2059_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1410.0400 852.6050 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN9846_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 1401.7000 856.8900 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN12586_i_ibex_rf_wdata_wb_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 1411.5650 849.1450 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN12586_i_ibex_rf_wdata_wb_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:05:55  14926s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[09/08 20:05:55  14926s] #To increase the message display limit, refer to the product command reference manual.
[09/08 20:05:55  14926s] #
[09/08 20:05:55  14926s] #Connectivity extraction summary:
[09/08 20:05:55  14926s] #106 routed nets are extracted.
[09/08 20:05:55  14926s] #    101 (0.20%) extracted nets are partially routed.
[09/08 20:05:55  14926s] #45040 routed net(s) are imported.
[09/08 20:05:55  14926s] #1 (0.00%) nets are without wires.
[09/08 20:05:55  14926s] #6235 nets are fixed|skipped|trivial (not extracted).
[09/08 20:05:55  14926s] #Total number of nets = 51382.
[09/08 20:05:55  14926s] #
[09/08 20:05:56  14926s] #Start instance access analysis using 8 threads...
[09/08 20:05:56  14926s] ### Time Record (Instance Pin Access) is installed.
[09/08 20:05:56  14927s] #0 instance pins are hard to access
[09/08 20:05:56  14927s] #Instance access analysis statistics:
[09/08 20:05:56  14927s] #Cpu time = 00:00:01
[09/08 20:05:56  14927s] #Elapsed time = 00:00:01
[09/08 20:05:56  14927s] #Increased memory = 4.29 (MB)
[09/08 20:05:56  14927s] #Total memory = 2994.80 (MB)
[09/08 20:05:56  14927s] #Peak memory = 4324.43 (MB)
[09/08 20:05:56  14927s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 20:05:56  14927s] #Found 0 nets for post-route si or timing fixing.
[09/08 20:05:57  14927s] #
[09/08 20:05:57  14927s] #Finished routing data preparation on Mon Sep  8 20:05:57 2025
[09/08 20:05:57  14927s] #
[09/08 20:05:57  14927s] #Cpu time = 00:00:05
[09/08 20:05:57  14927s] #Elapsed time = 00:00:05
[09/08 20:05:57  14927s] #Increased memory = 209.54 (MB)
[09/08 20:05:57  14927s] #Total memory = 2994.80 (MB)
[09/08 20:05:57  14927s] #Peak memory = 4324.43 (MB)
[09/08 20:05:57  14927s] #
[09/08 20:05:57  14927s] ### Time Record (Data Preparation) is uninstalled.
[09/08 20:05:57  14927s] ### Time Record (Global Routing) is installed.
[09/08 20:05:57  14927s] #
[09/08 20:05:57  14927s] #Start global routing on Mon Sep  8 20:05:57 2025
[09/08 20:05:57  14927s] #
[09/08 20:05:57  14927s] #
[09/08 20:05:57  14927s] #Start global routing initialization on Mon Sep  8 20:05:57 2025
[09/08 20:05:57  14927s] #
[09/08 20:05:57  14927s] #Number of eco nets is 117
[09/08 20:05:57  14927s] #
[09/08 20:05:57  14927s] #Start global routing data preparation on Mon Sep  8 20:05:57 2025
[09/08 20:05:57  14927s] #
[09/08 20:05:57  14928s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  8 20:05:57 2025 with memory = 2994.80 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14928s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:05:57  14928s] #Start routing resource analysis on Mon Sep  8 20:05:57 2025
[09/08 20:05:57  14928s] #
[09/08 20:05:57  14928s] ### init_is_bin_blocked starts on Mon Sep  8 20:05:57 2025 with memory = 2994.80 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14928s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:05:57  14928s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  8 20:05:57 2025 with memory = 2998.83 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:2.9 GB, peak:4.2 GB --5.84 [8]--
[09/08 20:05:57  14930s] ### adjust_flow_cap starts on Mon Sep  8 20:05:57 2025 with memory = 3005.70 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.99 [8]--
[09/08 20:05:57  14930s] ### adjust_partial_route_blockage starts on Mon Sep  8 20:05:57 2025 with memory = 3006.39 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:05:57  14930s] ### set_via_blocked starts on Mon Sep  8 20:05:57 2025 with memory = 3006.39 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --2.08 [8]--
[09/08 20:05:57  14930s] ### copy_flow starts on Mon Sep  8 20:05:57 2025 with memory = 3006.98 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --2.44 [8]--
[09/08 20:05:57  14930s] #Routing resource analysis is done on Mon Sep  8 20:05:57 2025
[09/08 20:05:57  14930s] #
[09/08 20:05:57  14930s] ### report_flow_cap starts on Mon Sep  8 20:05:57 2025 with memory = 3001.71 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] #  Resource Analysis:
[09/08 20:05:57  14930s] #
[09/08 20:05:57  14930s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/08 20:05:57  14930s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/08 20:05:57  14930s] #  --------------------------------------------------------------
[09/08 20:05:57  14930s] #  Metal1         V        2515        1318       65536    64.99%
[09/08 20:05:57  14930s] #  Metal2         H        2873        1508       65536    33.29%
[09/08 20:05:57  14930s] #  Metal3         V        2513        1320       65536    32.91%
[09/08 20:05:57  14930s] #  Metal4         H        3122        1259       65536    32.99%
[09/08 20:05:57  14930s] #  Metal5         V        2732        1101       65536    27.42%
[09/08 20:05:57  14930s] #  --------------------------------------------------------------
[09/08 20:05:57  14930s] #  Total                  13755      32.14%      327680    38.32%
[09/08 20:05:57  14930s] #
[09/08 20:05:57  14930s] #  433 nets (0.84%) with 1 preferred extra spacing.
[09/08 20:05:57  14930s] #
[09/08 20:05:57  14930s] #
[09/08 20:05:57  14930s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.10 [8]--
[09/08 20:05:57  14930s] ### analyze_m2_tracks starts on Mon Sep  8 20:05:57 2025 with memory = 3001.59 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.98 [8]--
[09/08 20:05:57  14930s] ### report_initial_resource starts on Mon Sep  8 20:05:57 2025 with memory = 3001.59 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:05:57  14930s] ### mark_pg_pins_accessibility starts on Mon Sep  8 20:05:57 2025 with memory = 3001.59 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.98 [8]--
[09/08 20:05:57  14930s] ### set_net_region starts on Mon Sep  8 20:05:57 2025 with memory = 3001.59 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:05:57  14930s] #
[09/08 20:05:57  14930s] #Global routing data preparation is done on Mon Sep  8 20:05:57 2025
[09/08 20:05:57  14930s] #
[09/08 20:05:57  14930s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3001.59 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] #
[09/08 20:05:57  14930s] ### prepare_level starts on Mon Sep  8 20:05:57 2025 with memory = 3001.59 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### init level 1 starts on Mon Sep  8 20:05:57 2025 with memory = 3001.59 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:05:57  14930s] ### Level 1 hgrid = 256 X 256
[09/08 20:05:57  14930s] ### init level 2 starts on Mon Sep  8 20:05:57 2025 with memory = 3001.59 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.97 [8]--
[09/08 20:05:57  14930s] ### Level 2 hgrid = 64 X 64
[09/08 20:05:57  14930s] ### prepare_level_flow starts on Mon Sep  8 20:05:57 2025 with memory = 3002.74 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:05:57  14930s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.37 [8]--
[09/08 20:05:57  14930s] #
[09/08 20:05:57  14930s] #Global routing initialization is done on Mon Sep  8 20:05:57 2025
[09/08 20:05:57  14930s] #
[09/08 20:05:57  14930s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3002.51 (MB), peak = 4324.43 (MB)
[09/08 20:05:57  14930s] #
[09/08 20:05:58  14930s] #start global routing iteration 1...
[09/08 20:05:58  14931s] ### init_flow_edge starts on Mon Sep  8 20:05:58 2025 with memory = 3002.51 (MB), peak = 4324.43 (MB)
[09/08 20:05:58  14931s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.91 [8]--
[09/08 20:05:58  14931s] ### Uniform Hboxes (7x7)
[09/08 20:05:58  14931s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 20:05:58  14931s] ### measure_qor starts on Mon Sep  8 20:05:58 2025 with memory = 3005.57 (MB), peak = 4324.43 (MB)
[09/08 20:05:58  14931s] ### measure_congestion starts on Mon Sep  8 20:05:58 2025 with memory = 3005.57 (MB), peak = 4324.43 (MB)
[09/08 20:05:58  14931s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:05:58  14931s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --5.95 [8]--
[09/08 20:05:58  14931s] ### Uniform Hboxes (7x7)
[09/08 20:05:58  14931s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 20:05:58  14931s] ### measure_qor starts on Mon Sep  8 20:05:58 2025 with memory = 3005.57 (MB), peak = 4324.43 (MB)
[09/08 20:05:58  14931s] ### measure_congestion starts on Mon Sep  8 20:05:58 2025 with memory = 3005.57 (MB), peak = 4324.43 (MB)
[09/08 20:05:58  14931s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.98 [8]--
[09/08 20:05:58  14931s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --5.82 [8]--
[09/08 20:05:58  14932s] ### Uniform Hboxes (7x7)
[09/08 20:05:58  14932s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 20:05:58  14932s] ### measure_qor starts on Mon Sep  8 20:05:58 2025 with memory = 3005.57 (MB), peak = 4324.43 (MB)
[09/08 20:05:58  14932s] ### measure_congestion starts on Mon Sep  8 20:05:58 2025 with memory = 3005.57 (MB), peak = 4324.43 (MB)
[09/08 20:05:58  14932s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:05:58  14932s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --5.77 [8]--
[09/08 20:05:58  14932s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3004.53 (MB), peak = 4324.43 (MB)
[09/08 20:05:58  14932s] #
[09/08 20:05:58  14932s] #start global routing iteration 2...
[09/08 20:05:59  14932s] ### init_flow_edge starts on Mon Sep  8 20:05:59 2025 with memory = 3004.53 (MB), peak = 4324.43 (MB)
[09/08 20:05:59  14932s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --2.04 [8]--
[09/08 20:05:59  14932s] ### routing at level 2 (topmost level) iter 0
[09/08 20:05:59  14932s] ### measure_qor starts on Mon Sep  8 20:05:59 2025 with memory = 3004.73 (MB), peak = 4324.43 (MB)
[09/08 20:05:59  14932s] ### measure_congestion starts on Mon Sep  8 20:05:59 2025 with memory = 3004.73 (MB), peak = 4324.43 (MB)
[09/08 20:05:59  14932s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:05:59  14932s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --5.91 [8]--
[09/08 20:05:59  14932s] ### routing at level 2 (topmost level) iter 1
[09/08 20:05:59  14933s] ### measure_qor starts on Mon Sep  8 20:05:59 2025 with memory = 3004.73 (MB), peak = 4324.43 (MB)
[09/08 20:05:59  14933s] ### measure_congestion starts on Mon Sep  8 20:05:59 2025 with memory = 3004.73 (MB), peak = 4324.43 (MB)
[09/08 20:05:59  14933s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.97 [8]--
[09/08 20:05:59  14933s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --4.04 [8]--
[09/08 20:05:59  14933s] ### routing at level 2 (topmost level) iter 2
[09/08 20:05:59  14933s] ### measure_qor starts on Mon Sep  8 20:05:59 2025 with memory = 3004.73 (MB), peak = 4324.43 (MB)
[09/08 20:05:59  14933s] ### measure_congestion starts on Mon Sep  8 20:05:59 2025 with memory = 3004.73 (MB), peak = 4324.43 (MB)
[09/08 20:05:59  14933s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:05:59  14933s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --6.18 [8]--
[09/08 20:05:59  14933s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3004.73 (MB), peak = 4324.43 (MB)
[09/08 20:05:59  14933s] #
[09/08 20:05:59  14933s] #start global routing iteration 3...
[09/08 20:06:00  14934s] ### Uniform Hboxes (7x7)
[09/08 20:06:00  14934s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 20:06:00  14934s] ### measure_qor starts on Mon Sep  8 20:06:00 2025 with memory = 3018.09 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14934s] ### measure_congestion starts on Mon Sep  8 20:06:00 2025 with memory = 3018.09 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14934s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:06:00  14934s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --5.37 [8]--
[09/08 20:06:00  14934s] ### measure_congestion starts on Mon Sep  8 20:06:00 2025 with memory = 3018.09 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14934s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:06:00  14934s] ### Uniform Hboxes (7x7)
[09/08 20:06:00  14934s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 20:06:00  14934s] ### measure_qor starts on Mon Sep  8 20:06:00 2025 with memory = 3018.09 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14934s] ### measure_congestion starts on Mon Sep  8 20:06:00 2025 with memory = 3018.09 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14934s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.96 [8]--
[09/08 20:06:00  14935s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --5.65 [8]--
[09/08 20:06:00  14935s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3012.32 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] #
[09/08 20:06:00  14935s] ### route_end starts on Mon Sep  8 20:06:00 2025 with memory = 3012.32 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] #
[09/08 20:06:00  14935s] #Total number of trivial nets (e.g. < 2 pins) = 6235 (skipped).
[09/08 20:06:00  14935s] #Total number of routable nets = 45147.
[09/08 20:06:00  14935s] #Total number of nets in the design = 51382.
[09/08 20:06:00  14935s] #
[09/08 20:06:00  14935s] #118 routable nets have only global wires.
[09/08 20:06:00  14935s] #45029 routable nets have only detail routed wires.
[09/08 20:06:00  14935s] #12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 20:06:00  14935s] #807 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 20:06:00  14935s] #
[09/08 20:06:00  14935s] #Routed nets constraints summary:
[09/08 20:06:00  14935s] #------------------------------------------------
[09/08 20:06:00  14935s] #        Rules   Pref Extra Space   Unconstrained  
[09/08 20:06:00  14935s] #------------------------------------------------
[09/08 20:06:00  14935s] #      Default                 12             106  
[09/08 20:06:00  14935s] #     ndr_3w3s                  0               0  
[09/08 20:06:00  14935s] #     ndr_2w2s                  0               0  
[09/08 20:06:00  14935s] #------------------------------------------------
[09/08 20:06:00  14935s] #        Total                 12             106  
[09/08 20:06:00  14935s] #------------------------------------------------
[09/08 20:06:00  14935s] #
[09/08 20:06:00  14935s] #Routing constraints summary of the whole design:
[09/08 20:06:00  14935s] #----------------------------------------------------------------------------------------------
[09/08 20:06:00  14935s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
[09/08 20:06:00  14935s] #----------------------------------------------------------------------------------------------
[09/08 20:06:00  14935s] #      Default                433            2                 2              0           44328  
[09/08 20:06:00  14935s] #     ndr_3w3s                  0          201                 0            201               0  
[09/08 20:06:00  14935s] #     ndr_2w2s                  0          183                 0            183               0  
[09/08 20:06:00  14935s] #----------------------------------------------------------------------------------------------
[09/08 20:06:00  14935s] #        Total                433          386                 2            384           44328  
[09/08 20:06:00  14935s] #----------------------------------------------------------------------------------------------
[09/08 20:06:00  14935s] #
[09/08 20:06:00  14935s] ### cal_base_flow starts on Mon Sep  8 20:06:00 2025 with memory = 3012.32 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] ### init_flow_edge starts on Mon Sep  8 20:06:00 2025 with memory = 3012.32 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.61 [8]--
[09/08 20:06:00  14935s] ### cal_flow starts on Mon Sep  8 20:06:00 2025 with memory = 3012.79 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:06:00  14935s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.17 [8]--
[09/08 20:06:00  14935s] ### report_overcon starts on Mon Sep  8 20:06:00 2025 with memory = 3012.79 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] #
[09/08 20:06:00  14935s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/08 20:06:00  14935s] #
[09/08 20:06:00  14935s] #                 OverCon       OverCon          
[09/08 20:06:00  14935s] #                  #Gcell        #Gcell    %Gcell
[09/08 20:06:00  14935s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[09/08 20:06:00  14935s] #  ------------------------------------------------------------
[09/08 20:06:00  14935s] #  Metal2        7(0.02%)      4(0.01%)   (0.03%)     0.43  
[09/08 20:06:00  14935s] #  Metal3        2(0.00%)      0(0.00%)   (0.00%)     0.45  
[09/08 20:06:00  14935s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.28  
[09/08 20:06:00  14935s] #  Metal5        0(0.00%)      0(0.00%)   (0.00%)     0.13  
[09/08 20:06:00  14935s] #  ------------------------------------------------------------
[09/08 20:06:00  14935s] #     Total      9(0.01%)      4(0.00%)   (0.01%)
[09/08 20:06:00  14935s] #
[09/08 20:06:00  14935s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[09/08 20:06:00  14935s] #  Overflow after GR: 0.01% H + 0.00% V
[09/08 20:06:00  14935s] #
[09/08 20:06:00  14935s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:06:00  14935s] ### cal_base_flow starts on Mon Sep  8 20:06:00 2025 with memory = 3012.79 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] ### init_flow_edge starts on Mon Sep  8 20:06:00 2025 with memory = 3012.79 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.60 [8]--
[09/08 20:06:00  14935s] ### cal_flow starts on Mon Sep  8 20:06:00 2025 with memory = 3012.97 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:06:00  14935s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.15 [8]--
[09/08 20:06:00  14935s] ### export_cong_map starts on Mon Sep  8 20:06:00 2025 with memory = 3012.97 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] ### PDZT_Export::export_cong_map starts on Mon Sep  8 20:06:00 2025 with memory = 3012.96 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.01 [8]--
[09/08 20:06:00  14935s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.90 [8]--
[09/08 20:06:00  14935s] ### import_cong_map starts on Mon Sep  8 20:06:00 2025 with memory = 3012.96 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:06:00  14935s] ### update starts on Mon Sep  8 20:06:00 2025 with memory = 3012.96 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] #Complete Global Routing.
[09/08 20:06:00  14935s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:06:00  14935s] #Total wire length = 2345445 um.
[09/08 20:06:00  14935s] #Total half perimeter of net bounding box = 1940684 um.
[09/08 20:06:00  14935s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:06:00  14935s] #Total wire length on LAYER Metal2 = 652180 um.
[09/08 20:06:00  14935s] #Total wire length on LAYER Metal3 = 934508 um.
[09/08 20:06:00  14935s] #Total wire length on LAYER Metal4 = 756805 um.
[09/08 20:06:00  14935s] #Total wire length on LAYER Metal5 = 1952 um.
[09/08 20:06:00  14935s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:06:00  14935s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:06:00  14935s] #Total number of vias = 289860
[09/08 20:06:00  14935s] #Up-Via Summary (total 289860):
[09/08 20:06:00  14935s] #           
[09/08 20:06:00  14935s] #-----------------------
[09/08 20:06:00  14935s] # Metal1         141807
[09/08 20:06:00  14935s] # Metal2         106110
[09/08 20:06:00  14935s] # Metal3          41472
[09/08 20:06:00  14935s] # Metal4            471
[09/08 20:06:00  14935s] #-----------------------
[09/08 20:06:00  14935s] #                289860 
[09/08 20:06:00  14935s] #
[09/08 20:06:00  14935s] ### update cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --3.15 [8]--
[09/08 20:06:00  14935s] ### report_overcon starts on Mon Sep  8 20:06:00 2025 with memory = 3016.68 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:06:00  14935s] ### report_overcon starts on Mon Sep  8 20:06:00 2025 with memory = 3016.68 (MB), peak = 4324.43 (MB)
[09/08 20:06:00  14935s] #Max overcon = 2 tracks.
[09/08 20:06:00  14935s] #Total overcon = 0.01%.
[09/08 20:06:00  14935s] #Worst layer Gcell overcon rate = 0.00%.
[09/08 20:06:00  14935s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --0.90 [8]--
[09/08 20:06:01  14936s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:4.2 GB --1.37 [8]--
[09/08 20:06:01  14936s] ### global_route design signature (710): route=1892873595 net_attr=1930505004
[09/08 20:06:01  14936s] #
[09/08 20:06:01  14936s] #Global routing statistics:
[09/08 20:06:01  14936s] #Cpu time = 00:00:09
[09/08 20:06:01  14936s] #Elapsed time = 00:00:04
[09/08 20:06:01  14936s] #Increased memory = 17.45 (MB)
[09/08 20:06:01  14936s] #Total memory = 3012.24 (MB)
[09/08 20:06:01  14936s] #Peak memory = 4324.43 (MB)
[09/08 20:06:01  14936s] #
[09/08 20:06:01  14936s] #Finished global routing on Mon Sep  8 20:06:01 2025
[09/08 20:06:01  14936s] #
[09/08 20:06:01  14936s] #
[09/08 20:06:01  14936s] ### Time Record (Global Routing) is uninstalled.
[09/08 20:06:01  14936s] ### Time Record (Data Preparation) is installed.
[09/08 20:06:01  14937s] ### Time Record (Data Preparation) is uninstalled.
[09/08 20:06:02  14937s] ### track-assign external-init starts on Mon Sep  8 20:06:02 2025 with memory = 3006.09 (MB), peak = 4324.43 (MB)
[09/08 20:06:02  14937s] ### Time Record (Track Assignment) is installed.
[09/08 20:06:02  14938s] ### Time Record (Track Assignment) is uninstalled.
[09/08 20:06:02  14938s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.34 [8]--
[09/08 20:06:02  14938s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3006.09 (MB), peak = 4324.43 (MB)
[09/08 20:06:02  14938s] ### track-assign engine-init starts on Mon Sep  8 20:06:02 2025 with memory = 3006.09 (MB), peak = 4324.43 (MB)
[09/08 20:06:02  14938s] ### Time Record (Track Assignment) is installed.
[09/08 20:06:02  14938s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:4.2 GB --1.14 [8]--
[09/08 20:06:02  14938s] ### track-assign core-engine starts on Mon Sep  8 20:06:02 2025 with memory = 3006.09 (MB), peak = 4324.43 (MB)
[09/08 20:06:02  14938s] #Start Track Assignment.
[09/08 20:06:04  14941s] #Done with 35 horizontal wires in 8 hboxes and 23 vertical wires in 8 hboxes.
[09/08 20:06:05  14943s] #Done with 7 horizontal wires in 8 hboxes and 2 vertical wires in 8 hboxes.
[09/08 20:06:06  14944s] #Complete Track Assignment.
[09/08 20:06:06  14944s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:06:06  14944s] #Total wire length = 2345770 um.
[09/08 20:06:06  14944s] #Total half perimeter of net bounding box = 1940684 um.
[09/08 20:06:06  14944s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:06:06  14944s] #Total wire length on LAYER Metal2 = 652446 um.
[09/08 20:06:06  14944s] #Total wire length on LAYER Metal3 = 934571 um.
[09/08 20:06:06  14944s] #Total wire length on LAYER Metal4 = 756803 um.
[09/08 20:06:06  14944s] #Total wire length on LAYER Metal5 = 1950 um.
[09/08 20:06:06  14944s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:06:06  14944s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:06:06  14944s] #Total number of vias = 289860
[09/08 20:06:06  14944s] #Up-Via Summary (total 289860):
[09/08 20:06:06  14944s] #           
[09/08 20:06:06  14944s] #-----------------------
[09/08 20:06:06  14944s] # Metal1         141807
[09/08 20:06:06  14944s] # Metal2         106110
[09/08 20:06:06  14944s] # Metal3          41472
[09/08 20:06:06  14944s] # Metal4            471
[09/08 20:06:06  14944s] #-----------------------
[09/08 20:06:06  14944s] #                289860 
[09/08 20:06:06  14944s] #
[09/08 20:06:06  14944s] ### track_assign design signature (713): route=1891767554
[09/08 20:06:06  14944s] ### track-assign core-engine cpu:00:00:06, real:00:00:04, mem:3.1 GB, peak:4.2 GB --1.54 [8]--
[09/08 20:06:06  14944s] ### Time Record (Track Assignment) is uninstalled.
[09/08 20:06:06  14944s] #cpu time = 00:00:07, elapsed time = 00:00:05, memory = 3005.55 (MB), peak = 4324.43 (MB)
[09/08 20:06:06  14944s] #
[09/08 20:06:06  14945s] #number of short segments in preferred routing layers
[09/08 20:06:06  14945s] #	
[09/08 20:06:06  14945s] #	
[09/08 20:06:06  14945s] #
[09/08 20:06:07  14945s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 20:06:07  14945s] #Cpu time = 00:00:24
[09/08 20:06:07  14945s] #Elapsed time = 00:00:16
[09/08 20:06:07  14945s] #Increased memory = 221.39 (MB)
[09/08 20:06:07  14945s] #Total memory = 3006.64 (MB)
[09/08 20:06:07  14945s] #Peak memory = 4324.43 (MB)
[09/08 20:06:07  14945s] #Using multithreading with 8 threads.
[09/08 20:06:07  14946s] ### Time Record (Detail Routing) is installed.
[09/08 20:06:08  14946s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 20:06:15  14955s] #
[09/08 20:06:15  14955s] #Start Detail Routing..
[09/08 20:06:15  14955s] #start initial detail routing ...
[09/08 20:06:16  14955s] ### Design has 0 dirty nets, 596 dirty-areas)
[09/08 20:06:17  14962s] # ECO: 0.6% of the total area was rechecked for DRC, and 1.4% required routing.
[09/08 20:06:17  14962s] #   number of violations = 6
[09/08 20:06:17  14962s] #
[09/08 20:06:17  14962s] #    By Layer and Type :
[09/08 20:06:17  14962s] #	          Short   Totals
[09/08 20:06:17  14962s] #	Metal1        0        0
[09/08 20:06:17  14962s] #	Metal2        6        6
[09/08 20:06:17  14962s] #	Totals        6        6
[09/08 20:06:17  14962s] #52 out of 52707 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/08 20:06:17  14962s] #0.0% of the total area is being checked for drcs
[09/08 20:06:17  14962s] #0.0% of the total area was checked
[09/08 20:06:17  14962s] #   number of violations = 6
[09/08 20:06:17  14962s] #
[09/08 20:06:17  14962s] #    By Layer and Type :
[09/08 20:06:17  14962s] #	          Short   Totals
[09/08 20:06:17  14962s] #	Metal1        0        0
[09/08 20:06:17  14962s] #	Metal2        6        6
[09/08 20:06:17  14962s] #	Totals        6        6
[09/08 20:06:17  14963s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 3050.02 (MB), peak = 4324.43 (MB)
[09/08 20:06:18  14965s] #start 1st optimization iteration ...
[09/08 20:06:18  14965s] #   number of violations = 1
[09/08 20:06:18  14965s] #
[09/08 20:06:18  14965s] #    By Layer and Type :
[09/08 20:06:18  14965s] #	          Short   Totals
[09/08 20:06:18  14965s] #	Metal1        0        0
[09/08 20:06:18  14965s] #	Metal2        1        1
[09/08 20:06:18  14965s] #	Totals        1        1
[09/08 20:06:18  14965s] #    number of process antenna violations = 54
[09/08 20:06:18  14965s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3050.98 (MB), peak = 4324.43 (MB)
[09/08 20:06:18  14966s] #start 2nd optimization iteration ...
[09/08 20:06:18  14967s] #   number of violations = 1
[09/08 20:06:18  14967s] #
[09/08 20:06:18  14967s] #    By Layer and Type :
[09/08 20:06:18  14967s] #	          Short   Totals
[09/08 20:06:18  14967s] #	Metal1        0        0
[09/08 20:06:18  14967s] #	Metal2        1        1
[09/08 20:06:18  14967s] #	Totals        1        1
[09/08 20:06:18  14967s] #    number of process antenna violations = 54
[09/08 20:06:18  14967s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3052.99 (MB), peak = 4324.43 (MB)
[09/08 20:06:18  14967s] #start 3rd optimization iteration ...
[09/08 20:06:19  14968s] #   number of violations = 1
[09/08 20:06:19  14968s] #
[09/08 20:06:19  14968s] #    By Layer and Type :
[09/08 20:06:19  14968s] #	          Short   Totals
[09/08 20:06:19  14968s] #	Metal1        0        0
[09/08 20:06:19  14968s] #	Metal2        1        1
[09/08 20:06:19  14968s] #	Totals        1        1
[09/08 20:06:19  14968s] #    number of process antenna violations = 54
[09/08 20:06:19  14968s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3053.82 (MB), peak = 4324.43 (MB)
[09/08 20:06:19  14968s] #start 4th optimization iteration ...
[09/08 20:06:19  14970s] #   number of violations = 1
[09/08 20:06:19  14970s] #
[09/08 20:06:19  14970s] #    By Layer and Type :
[09/08 20:06:19  14970s] #	          Short   Totals
[09/08 20:06:19  14970s] #	Metal1        0        0
[09/08 20:06:19  14970s] #	Metal2        1        1
[09/08 20:06:19  14970s] #	Totals        1        1
[09/08 20:06:19  14970s] #    number of process antenna violations = 54
[09/08 20:06:19  14970s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3055.65 (MB), peak = 4324.43 (MB)
[09/08 20:06:19  14970s] #start 5th optimization iteration ...
[09/08 20:06:19  14971s] #   number of violations = 1
[09/08 20:06:19  14971s] #
[09/08 20:06:19  14971s] #    By Layer and Type :
[09/08 20:06:19  14971s] #	          Short   Totals
[09/08 20:06:19  14971s] #	Metal1        0        0
[09/08 20:06:19  14971s] #	Metal2        1        1
[09/08 20:06:19  14971s] #	Totals        1        1
[09/08 20:06:19  14971s] #    number of process antenna violations = 54
[09/08 20:06:19  14971s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3055.36 (MB), peak = 4324.43 (MB)
[09/08 20:06:19  14971s] #start 6th optimization iteration ...
[09/08 20:06:20  14972s] #   number of violations = 1
[09/08 20:06:20  14972s] #
[09/08 20:06:20  14972s] #    By Layer and Type :
[09/08 20:06:20  14972s] #	          Short   Totals
[09/08 20:06:20  14972s] #	Metal1        0        0
[09/08 20:06:20  14972s] #	Metal2        1        1
[09/08 20:06:20  14972s] #	Totals        1        1
[09/08 20:06:20  14972s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3055.19 (MB), peak = 4324.43 (MB)
[09/08 20:06:20  14972s] #start 7th optimization iteration ...
[09/08 20:06:21  14973s] #   number of violations = 1
[09/08 20:06:21  14973s] #
[09/08 20:06:21  14973s] #    By Layer and Type :
[09/08 20:06:21  14973s] #	          Short   Totals
[09/08 20:06:21  14973s] #	Metal1        0        0
[09/08 20:06:21  14973s] #	Metal2        1        1
[09/08 20:06:21  14973s] #	Totals        1        1
[09/08 20:06:21  14973s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3054.42 (MB), peak = 4324.43 (MB)
[09/08 20:06:21  14973s] #start 8th optimization iteration ...
[09/08 20:06:22  14975s] #   number of violations = 1
[09/08 20:06:22  14975s] #
[09/08 20:06:22  14975s] #    By Layer and Type :
[09/08 20:06:22  14975s] #	          Short   Totals
[09/08 20:06:22  14975s] #	Metal1        0        0
[09/08 20:06:22  14975s] #	Metal2        1        1
[09/08 20:06:22  14975s] #	Totals        1        1
[09/08 20:06:22  14975s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3054.43 (MB), peak = 4324.43 (MB)
[09/08 20:06:22  14975s] #start 9th optimization iteration ...
[09/08 20:06:22  14975s] #   number of violations = 1
[09/08 20:06:22  14975s] #
[09/08 20:06:22  14975s] #    By Layer and Type :
[09/08 20:06:22  14975s] #	          Short   Totals
[09/08 20:06:22  14975s] #	Metal1        0        0
[09/08 20:06:22  14975s] #	Metal2        1        1
[09/08 20:06:22  14975s] #	Totals        1        1
[09/08 20:06:22  14975s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3053.76 (MB), peak = 4324.43 (MB)
[09/08 20:06:22  14976s] #start 10th optimization iteration ...
[09/08 20:06:22  14976s] #   number of violations = 1
[09/08 20:06:22  14976s] #
[09/08 20:06:22  14976s] #    By Layer and Type :
[09/08 20:06:22  14976s] #	          Short   Totals
[09/08 20:06:22  14976s] #	Metal1        0        0
[09/08 20:06:22  14976s] #	Metal2        1        1
[09/08 20:06:22  14976s] #	Totals        1        1
[09/08 20:06:22  14976s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3052.68 (MB), peak = 4324.43 (MB)
[09/08 20:06:22  14976s] #start 11th optimization iteration ...
[09/08 20:06:23  14977s] #   number of violations = 1
[09/08 20:06:23  14977s] #
[09/08 20:06:23  14977s] #    By Layer and Type :
[09/08 20:06:23  14977s] #	          Short   Totals
[09/08 20:06:23  14977s] #	Metal1        0        0
[09/08 20:06:23  14977s] #	Metal2        1        1
[09/08 20:06:23  14977s] #	Totals        1        1
[09/08 20:06:23  14977s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3052.61 (MB), peak = 4324.43 (MB)
[09/08 20:06:23  14977s] #start 12th optimization iteration ...
[09/08 20:06:23  14978s] #   number of violations = 1
[09/08 20:06:23  14978s] #
[09/08 20:06:23  14978s] #    By Layer and Type :
[09/08 20:06:23  14978s] #	          Short   Totals
[09/08 20:06:23  14978s] #	Metal1        0        0
[09/08 20:06:23  14978s] #	Metal2        1        1
[09/08 20:06:23  14978s] #	Totals        1        1
[09/08 20:06:23  14978s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3052.94 (MB), peak = 4324.43 (MB)
[09/08 20:06:23  14979s] #start 13th optimization iteration ...
[09/08 20:06:24  14980s] #   number of violations = 1
[09/08 20:06:24  14980s] #
[09/08 20:06:24  14980s] #    By Layer and Type :
[09/08 20:06:24  14980s] #	          Short   Totals
[09/08 20:06:24  14980s] #	Metal1        0        0
[09/08 20:06:24  14980s] #	Metal2        1        1
[09/08 20:06:24  14980s] #	Totals        1        1
[09/08 20:06:24  14980s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3053.37 (MB), peak = 4324.43 (MB)
[09/08 20:06:24  14980s] #start 14th optimization iteration ...
[09/08 20:06:25  14981s] #   number of violations = 1
[09/08 20:06:25  14981s] #
[09/08 20:06:25  14981s] #    By Layer and Type :
[09/08 20:06:25  14981s] #	          Short   Totals
[09/08 20:06:25  14981s] #	Metal1        0        0
[09/08 20:06:25  14981s] #	Metal2        1        1
[09/08 20:06:25  14981s] #	Totals        1        1
[09/08 20:06:25  14981s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3053.88 (MB), peak = 4324.43 (MB)
[09/08 20:06:25  14981s] #start 15th optimization iteration ...
[09/08 20:06:26  14982s] #   number of violations = 1
[09/08 20:06:26  14982s] #
[09/08 20:06:26  14982s] #    By Layer and Type :
[09/08 20:06:26  14982s] #	          Short   Totals
[09/08 20:06:26  14982s] #	Metal1        0        0
[09/08 20:06:26  14982s] #	Metal2        1        1
[09/08 20:06:26  14982s] #	Totals        1        1
[09/08 20:06:26  14982s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3052.33 (MB), peak = 4324.43 (MB)
[09/08 20:06:26  14982s] #start 16th optimization iteration ...
[09/08 20:06:26  14983s] #   number of violations = 0
[09/08 20:06:26  14983s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3052.05 (MB), peak = 4324.43 (MB)
[09/08 20:06:26  14984s] #Complete Detail Routing.
[09/08 20:06:26  14984s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:06:26  14984s] #Total wire length = 2345601 um.
[09/08 20:06:26  14984s] #Total half perimeter of net bounding box = 1940684 um.
[09/08 20:06:26  14984s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:06:26  14984s] #Total wire length on LAYER Metal2 = 652237 um.
[09/08 20:06:26  14984s] #Total wire length on LAYER Metal3 = 934510 um.
[09/08 20:06:26  14984s] #Total wire length on LAYER Metal4 = 756887 um.
[09/08 20:06:26  14984s] #Total wire length on LAYER Metal5 = 1967 um.
[09/08 20:06:26  14984s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:06:26  14984s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:06:26  14984s] #Total number of vias = 289976
[09/08 20:06:26  14984s] #Up-Via Summary (total 289976):
[09/08 20:06:26  14984s] #           
[09/08 20:06:26  14984s] #-----------------------
[09/08 20:06:26  14984s] # Metal1         141841
[09/08 20:06:26  14984s] # Metal2         106151
[09/08 20:06:26  14984s] # Metal3          41505
[09/08 20:06:26  14984s] # Metal4            479
[09/08 20:06:26  14984s] #-----------------------
[09/08 20:06:26  14984s] #                289976 
[09/08 20:06:26  14984s] #
[09/08 20:06:26  14984s] #Total number of DRC violations = 0
[09/08 20:06:26  14984s] ### Time Record (Detail Routing) is uninstalled.
[09/08 20:06:26  14984s] #Cpu time = 00:00:39
[09/08 20:06:26  14984s] #Elapsed time = 00:00:19
[09/08 20:06:26  14984s] #Increased memory = 10.26 (MB)
[09/08 20:06:26  14984s] #Total memory = 3016.91 (MB)
[09/08 20:06:26  14984s] #Peak memory = 4324.43 (MB)
[09/08 20:06:26  14984s] ### Time Record (Antenna Fixing) is installed.
[09/08 20:06:26  14985s] #
[09/08 20:06:26  14985s] #start routing for process antenna violation fix ...
[09/08 20:06:27  14986s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 20:06:36  14996s] #cpu time = 00:00:12, elapsed time = 00:00:10, memory = 3042.64 (MB), peak = 4324.43 (MB)
[09/08 20:06:36  14996s] #
[09/08 20:06:36  14997s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:06:36  14997s] #Total wire length = 2345601 um.
[09/08 20:06:36  14997s] #Total half perimeter of net bounding box = 1940684 um.
[09/08 20:06:36  14997s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:06:36  14997s] #Total wire length on LAYER Metal2 = 652237 um.
[09/08 20:06:36  14997s] #Total wire length on LAYER Metal3 = 934510 um.
[09/08 20:06:36  14997s] #Total wire length on LAYER Metal4 = 756887 um.
[09/08 20:06:36  14997s] #Total wire length on LAYER Metal5 = 1967 um.
[09/08 20:06:36  14997s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:06:36  14997s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:06:36  14997s] #Total number of vias = 289976
[09/08 20:06:36  14997s] #Up-Via Summary (total 289976):
[09/08 20:06:36  14997s] #           
[09/08 20:06:36  14997s] #-----------------------
[09/08 20:06:36  14997s] # Metal1         141841
[09/08 20:06:36  14997s] # Metal2         106151
[09/08 20:06:36  14997s] # Metal3          41505
[09/08 20:06:36  14997s] # Metal4            479
[09/08 20:06:36  14997s] #-----------------------
[09/08 20:06:36  14997s] #                289976 
[09/08 20:06:36  14997s] #
[09/08 20:06:36  14997s] #Total number of DRC violations = 0
[09/08 20:06:36  14997s] #Total number of process antenna violations = 6
[09/08 20:06:36  14997s] #Total number of net violated process antenna rule = 6 ant fix stage
[09/08 20:06:36  14997s] #
[09/08 20:06:36  14997s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 20:06:37  14999s] #
[09/08 20:06:37  14999s] # start diode insertion for process antenna violation fix ...
[09/08 20:06:37  14999s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 20:06:37  14999s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3014.85 (MB), peak = 4324.43 (MB)
[09/08 20:06:37  14999s] #
[09/08 20:06:37  14999s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:06:37  14999s] #Total wire length = 2345601 um.
[09/08 20:06:37  14999s] #Total half perimeter of net bounding box = 1940684 um.
[09/08 20:06:37  14999s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:06:37  14999s] #Total wire length on LAYER Metal2 = 652237 um.
[09/08 20:06:37  14999s] #Total wire length on LAYER Metal3 = 934510 um.
[09/08 20:06:37  14999s] #Total wire length on LAYER Metal4 = 756887 um.
[09/08 20:06:37  14999s] #Total wire length on LAYER Metal5 = 1967 um.
[09/08 20:06:37  14999s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:06:37  14999s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:06:37  14999s] #Total number of vias = 289976
[09/08 20:06:37  14999s] #Up-Via Summary (total 289976):
[09/08 20:06:37  14999s] #           
[09/08 20:06:37  14999s] #-----------------------
[09/08 20:06:37  14999s] # Metal1         141841
[09/08 20:06:37  14999s] # Metal2         106151
[09/08 20:06:37  14999s] # Metal3          41505
[09/08 20:06:37  14999s] # Metal4            479
[09/08 20:06:37  14999s] #-----------------------
[09/08 20:06:37  14999s] #                289976 
[09/08 20:06:37  14999s] #
[09/08 20:06:37  14999s] #Total number of DRC violations = 0
[09/08 20:06:37  14999s] #Total number of process antenna violations = 10
[09/08 20:06:37  14999s] #Total number of net violated process antenna rule = 6 
[09/08 20:06:37  14999s] #
[09/08 20:06:37  14999s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 20:06:37  15001s] #
[09/08 20:06:37  15001s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:06:37  15001s] #Total wire length = 2345601 um.
[09/08 20:06:37  15001s] #Total half perimeter of net bounding box = 1940684 um.
[09/08 20:06:37  15001s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:06:37  15001s] #Total wire length on LAYER Metal2 = 652237 um.
[09/08 20:06:37  15001s] #Total wire length on LAYER Metal3 = 934510 um.
[09/08 20:06:37  15001s] #Total wire length on LAYER Metal4 = 756887 um.
[09/08 20:06:37  15001s] #Total wire length on LAYER Metal5 = 1967 um.
[09/08 20:06:37  15001s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:06:37  15001s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:06:37  15001s] #Total number of vias = 289976
[09/08 20:06:37  15001s] #Up-Via Summary (total 289976):
[09/08 20:06:37  15001s] #           
[09/08 20:06:37  15001s] #-----------------------
[09/08 20:06:37  15001s] # Metal1         141841
[09/08 20:06:37  15001s] # Metal2         106151
[09/08 20:06:37  15001s] # Metal3          41505
[09/08 20:06:37  15001s] # Metal4            479
[09/08 20:06:37  15001s] #-----------------------
[09/08 20:06:37  15001s] #                289976 
[09/08 20:06:37  15001s] #
[09/08 20:06:37  15001s] #Total number of DRC violations = 0
[09/08 20:06:37  15001s] #Total number of process antenna violations = 10
[09/08 20:06:37  15001s] #Total number of net violated process antenna rule = 6 
[09/08 20:06:37  15001s] #
[09/08 20:06:37  15001s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 20:06:37  15001s] #detailRoute Statistics:
[09/08 20:06:37  15001s] #Cpu time = 00:00:56
[09/08 20:06:37  15001s] #Elapsed time = 00:00:30
[09/08 20:06:37  15001s] #Increased memory = 7.72 (MB)
[09/08 20:06:37  15001s] #Total memory = 3014.37 (MB)
[09/08 20:06:37  15001s] #Peak memory = 4324.43 (MB)
[09/08 20:06:37  15001s] #Skip updating routing design signature in db-snapshot flow
[09/08 20:06:37  15001s] ### global_detail_route design signature (754): route=1977220399 flt_obj=0 vio=401678195 shield_wire=1
[09/08 20:06:37  15002s] ### Time Record (DB Export) is installed.
[09/08 20:06:37  15002s] ### export design design signature (755): route=1977220399 flt_obj=0 vio=401678195 swire=282492057 shield_wire=1 net_attr=1848214983 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=392665660 pin_access=1341894652
[09/08 20:06:39  15004s] ### Time Record (DB Export) is uninstalled.
[09/08 20:06:39  15004s] ### Time Record (Post Callback) is installed.
[09/08 20:06:39  15005s] ### Time Record (Post Callback) is uninstalled.
[09/08 20:06:39  15005s] #
[09/08 20:06:39  15005s] #globalDetailRoute statistics:
[09/08 20:06:39  15005s] #Cpu time = 00:01:28
[09/08 20:06:39  15005s] #Elapsed time = 00:00:50
[09/08 20:06:39  15005s] #Increased memory = -319.13 (MB)
[09/08 20:06:39  15005s] #Total memory = 2521.43 (MB)
[09/08 20:06:39  15005s] #Peak memory = 4324.43 (MB)
[09/08 20:06:39  15005s] #Number of warnings = 95
[09/08 20:06:39  15005s] #Total number of warnings = 877
[09/08 20:06:39  15005s] #Number of fails = 0
[09/08 20:06:39  15005s] #Total number of fails = 0
[09/08 20:06:39  15005s] #Complete globalDetailRoute on Mon Sep  8 20:06:39 2025
[09/08 20:06:39  15005s] #
[09/08 20:06:39  15005s] ### import design signature (756): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1341894652
[09/08 20:06:39  15005s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 20:06:39  15005s] ### 
[09/08 20:06:39  15005s] ###   Scalability Statistics
[09/08 20:06:39  15005s] ### 
[09/08 20:06:39  15005s] ### --------------------------------+----------------+----------------+----------------+
[09/08 20:06:39  15005s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/08 20:06:39  15005s] ### --------------------------------+----------------+----------------+----------------+
[09/08 20:06:39  15005s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 20:06:39  15005s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 20:06:39  15005s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/08 20:06:39  15005s] ###   DB Import                     |        00:00:04|        00:00:02|             2.5|
[09/08 20:06:39  15005s] ###   DB Export                     |        00:00:03|        00:00:01|             2.1|
[09/08 20:06:39  15005s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/08 20:06:39  15005s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/08 20:06:39  15005s] ###   Data Preparation              |        00:00:05|        00:00:04|             1.2|
[09/08 20:06:39  15005s] ###   Global Routing                |        00:00:09|        00:00:04|             2.1|
[09/08 20:06:39  15005s] ###   Track Assignment              |        00:00:07|        00:00:05|             1.5|
[09/08 20:06:39  15005s] ###   Detail Routing                |        00:00:39|        00:00:19|             2.1|
[09/08 20:06:39  15005s] ###   Antenna Fixing                |        00:00:17|        00:00:11|             1.5|
[09/08 20:06:39  15005s] ###   Entire Command                |        00:01:28|        00:00:50|             1.8|
[09/08 20:06:39  15005s] ### --------------------------------+----------------+----------------+----------------+
[09/08 20:06:39  15005s] ### 
[09/08 20:06:39  15005s] **optDesign ... cpu = 0:04:57, real = 0:02:33, mem = 2500.5M, totSessionCpu=4:10:06 **
[09/08 20:06:39  15005s] 
[09/08 20:06:39  15005s] =============================================================================================
[09/08 20:06:39  15005s]  Step TAT Report for EcoRoute #7
[09/08 20:06:39  15005s] =============================================================================================
[09/08 20:06:39  15005s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 20:06:39  15005s] ---------------------------------------------------------------------------------------------
[09/08 20:06:39  15005s] [ GlobalRoute            ]      1   0:00:04.3  (   8.7 % )     0:00:04.3 /  0:00:09.1    2.1
[09/08 20:06:39  15005s] [ DetailRoute            ]      1   0:00:18.9  (  38.0 % )     0:00:18.9 /  0:00:38.9    2.1
[09/08 20:06:39  15005s] [ MISC                   ]          0:00:26.6  (  53.4 % )     0:00:26.6 /  0:00:40.0    1.5
[09/08 20:06:39  15005s] ---------------------------------------------------------------------------------------------
[09/08 20:06:39  15005s]  EcoRoute #7 TOTAL                  0:00:49.8  ( 100.0 % )     0:00:49.8 /  0:01:28.1    1.8
[09/08 20:06:39  15005s] ---------------------------------------------------------------------------------------------
[09/08 20:06:39  15005s] 
[09/08 20:06:39  15005s] -routeWithEco false                       # bool, default=false
[09/08 20:06:39  15005s] -routeSelectedNetOnly false               # bool, default=false
[09/08 20:06:39  15005s] -routeWithTimingDriven true               # bool, default=false, user setting
[09/08 20:06:39  15005s] -routeWithSiDriven true                   # bool, default=false, user setting
[09/08 20:06:39  15005s] New Signature Flow (restoreNanoRouteOptions) ....
[09/08 20:06:39  15005s] Extraction called for design 'croc_chip' of instances=52707 and nets=51382 using extraction engine 'postRoute' at effort level 'low' .
[09/08 20:06:39  15005s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 20:06:39  15005s] RC Extraction called in multi-corner(1) mode.
[09/08 20:06:39  15005s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 20:06:39  15005s] Type 'man IMPEXT-6197' for more detail.
[09/08 20:06:40  15005s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 20:06:40  15005s] * Layer Id             : 1 - M1
[09/08 20:06:40  15005s]       Thickness        : 0.4
[09/08 20:06:40  15005s]       Min Width        : 0.16
[09/08 20:06:40  15005s]       Layer Dielectric : 4.1
[09/08 20:06:40  15005s] * Layer Id             : 2 - M2
[09/08 20:06:40  15005s]       Thickness        : 0.45
[09/08 20:06:40  15005s]       Min Width        : 0.2
[09/08 20:06:40  15005s]       Layer Dielectric : 4.1
[09/08 20:06:40  15005s] * Layer Id             : 3 - M3
[09/08 20:06:40  15005s]       Thickness        : 0.45
[09/08 20:06:40  15005s]       Min Width        : 0.2
[09/08 20:06:40  15005s]       Layer Dielectric : 4.1
[09/08 20:06:40  15005s] * Layer Id             : 4 - M4
[09/08 20:06:40  15005s]       Thickness        : 0.45
[09/08 20:06:40  15005s]       Min Width        : 0.2
[09/08 20:06:40  15005s]       Layer Dielectric : 4.1
[09/08 20:06:40  15005s] * Layer Id             : 5 - M5
[09/08 20:06:40  15005s]       Thickness        : 0.45
[09/08 20:06:40  15005s]       Min Width        : 0.2
[09/08 20:06:40  15005s]       Layer Dielectric : 4.1
[09/08 20:06:40  15005s] * Layer Id             : 6 - M6
[09/08 20:06:40  15005s]       Thickness        : 2
[09/08 20:06:40  15005s]       Min Width        : 1.64
[09/08 20:06:40  15005s]       Layer Dielectric : 4.1
[09/08 20:06:40  15005s] * Layer Id             : 7 - M7
[09/08 20:06:40  15005s]       Thickness        : 3
[09/08 20:06:40  15005s]       Min Width        : 2
[09/08 20:06:40  15005s]       Layer Dielectric : 4.1
[09/08 20:06:40  15005s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d -maxResLength 200  -basic
[09/08 20:06:40  15005s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 20:06:40  15005s]       RC Corner Indexes            0   
[09/08 20:06:40  15005s] Capacitance Scaling Factor   : 1.00000 
[09/08 20:06:40  15005s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 20:06:40  15005s] Resistance Scaling Factor    : 1.00000 
[09/08 20:06:40  15005s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 20:06:40  15005s] Clock Res. Scaling Factor    : 1.00000 
[09/08 20:06:40  15005s] Shrink Factor                : 1.00000
[09/08 20:06:41  15007s] LayerId::1 widthSet size::1
[09/08 20:06:41  15007s] LayerId::2 widthSet size::3
[09/08 20:06:41  15007s] LayerId::3 widthSet size::3
[09/08 20:06:41  15007s] LayerId::4 widthSet size::3
[09/08 20:06:41  15007s] LayerId::5 widthSet size::3
[09/08 20:06:41  15007s] LayerId::6 widthSet size::1
[09/08 20:06:41  15007s] LayerId::7 widthSet size::1
[09/08 20:06:41  15007s] Initializing multi-corner resistance tables ...
[09/08 20:06:41  15007s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343320 ; uaWl: 0.999798 ; uaWlH: 0.323750 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:06:42  15008s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3714.2M)
[09/08 20:06:42  15008s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for storing RC.
[09/08 20:06:43  15009s] Extracted 10.0003% (CPU Time= 0:00:02.8  MEM= 3754.2M)
[09/08 20:06:44  15010s] Extracted 20.0002% (CPU Time= 0:00:03.5  MEM= 3754.2M)
[09/08 20:06:46  15012s] Extracted 30.0002% (CPU Time= 0:00:05.7  MEM= 3758.2M)
[09/08 20:06:47  15013s] Extracted 40.0003% (CPU Time= 0:00:06.0  MEM= 3758.2M)
[09/08 20:06:47  15013s] Extracted 50.0003% (CPU Time= 0:00:06.8  MEM= 3758.2M)
[09/08 20:06:50  15016s] Extracted 60.0002% (CPU Time= 0:00:09.4  MEM= 3758.2M)
[09/08 20:06:50  15016s] Extracted 70.0003% (CPU Time= 0:00:09.9  MEM= 3758.2M)
[09/08 20:06:51  15017s] Extracted 80.0003% (CPU Time= 0:00:10.5  MEM= 3758.2M)
[09/08 20:06:52  15018s] Extracted 90.0002% (CPU Time= 0:00:11.7  MEM= 3758.2M)
[09/08 20:06:56  15022s] Extracted 100% (CPU Time= 0:00:15.0  MEM= 3758.2M)
[09/08 20:06:56  15022s] Number of Extracted Resistors     : 905317
[09/08 20:06:56  15022s] Number of Extracted Ground Cap.   : 927473
[09/08 20:06:56  15022s] Number of Extracted Coupling Cap. : 2002380
[09/08 20:06:56  15022s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3742.199M)
[09/08 20:06:56  15022s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 20:06:57  15023s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3742.2M)
[09/08 20:06:57  15023s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb_Filter.rcdb.d' for storing RC.
[09/08 20:06:57  15023s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45195 access done (mem: 3738.938M)
[09/08 20:06:57  15023s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3738.938M)
[09/08 20:06:57  15023s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3738.938M)
[09/08 20:06:57  15023s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 20:06:58  15024s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 3738.938M)
[09/08 20:06:58  15024s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=3738.938M)
[09/08 20:06:58  15024s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.9  Real Time: 0:00:19.0  MEM: 3738.938M)
[09/08 20:06:58  15024s] **optDesign ... cpu = 0:05:16, real = 0:02:52, mem = 2506.5M, totSessionCpu=4:10:25 **
[09/08 20:06:58  15024s] Starting delay calculation for Setup views
[09/08 20:06:58  15024s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 20:06:58  15025s] #################################################################################
[09/08 20:06:58  15025s] # Design Stage: PostRoute
[09/08 20:06:58  15025s] # Design Name: croc_chip
[09/08 20:06:58  15025s] # Design Mode: 130nm
[09/08 20:06:58  15025s] # Analysis Mode: MMMC OCV 
[09/08 20:06:58  15025s] # Parasitics Mode: SPEF/RCDB
[09/08 20:06:58  15025s] # Signoff Settings: SI On 
[09/08 20:06:58  15025s] #################################################################################
[09/08 20:06:58  15027s] Topological Sorting (REAL = 0:00:00.0, MEM = 3768.0M, InitMEM = 3761.1M)
[09/08 20:06:59  15027s] Setting infinite Tws ...
[09/08 20:06:59  15027s] First Iteration Infinite Tw... 
[09/08 20:06:59  15027s] Calculate early delays in OCV mode...
[09/08 20:06:59  15027s] Calculate late delays in OCV mode...
[09/08 20:06:59  15027s] Start delay calculation (fullDC) (8 T). (MEM=3767.96)
[09/08 20:06:59  15027s] LayerId::1 widthSet size::1
[09/08 20:06:59  15027s] LayerId::2 widthSet size::3
[09/08 20:06:59  15027s] LayerId::3 widthSet size::3
[09/08 20:06:59  15027s] LayerId::4 widthSet size::3
[09/08 20:06:59  15027s] LayerId::5 widthSet size::3
[09/08 20:06:59  15027s] LayerId::6 widthSet size::1
[09/08 20:06:59  15027s] LayerId::7 widthSet size::1
[09/08 20:06:59  15027s] Initializing multi-corner resistance tables ...
[09/08 20:06:59  15027s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343320 ; uaWl: 0.999798 ; uaWlH: 0.323750 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:07:00  15028s] End AAE Lib Interpolated Model. (MEM=3784.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:07:00  15028s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 3784.988M)
[09/08 20:07:00  15028s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3785.0M)
[09/08 20:07:00  15028s] AAE_INFO: 8 threads acquired from CTE.
[09/08 20:07:03  15049s] Total number of fetched objects 50056
[09/08 20:07:03  15049s] AAE_INFO-618: Total number of nets in the design is 51382,  97.6 percent of the nets selected for SI analysis
[09/08 20:07:03  15049s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 20:07:03  15049s] End delay calculation. (MEM=4113.47 CPU=0:00:20.0 REAL=0:00:03.0)
[09/08 20:07:03  15049s] End delay calculation (fullDC). (MEM=4113.47 CPU=0:00:22.2 REAL=0:00:04.0)
[09/08 20:07:03  15049s] *** CDM Built up (cpu=0:00:24.8  real=0:00:05.0  mem= 4113.5M) ***
[09/08 20:07:05  15054s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4113.5M)
[09/08 20:07:05  15054s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 20:07:05  15054s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4113.5M)
[09/08 20:07:05  15054s] Starting SI iteration 2
[09/08 20:07:05  15054s] Calculate early delays in OCV mode...
[09/08 20:07:05  15055s] Calculate late delays in OCV mode...
[09/08 20:07:05  15055s] Start delay calculation (fullDC) (8 T). (MEM=3801.61)
[09/08 20:07:05  15055s] End AAE Lib Interpolated Model. (MEM=3801.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:07:07  15065s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 20:07:07  15065s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50056. 
[09/08 20:07:07  15065s] Total number of fetched objects 50056
[09/08 20:07:07  15065s] AAE_INFO-618: Total number of nets in the design is 51382,  19.9 percent of the nets selected for SI analysis
[09/08 20:07:07  15065s] End delay calculation. (MEM=4124.57 CPU=0:00:10.7 REAL=0:00:02.0)
[09/08 20:07:07  15066s] End delay calculation (fullDC). (MEM=4124.57 CPU=0:00:11.0 REAL=0:00:02.0)
[09/08 20:07:07  15066s] *** CDM Built up (cpu=0:00:11.0  real=0:00:02.0  mem= 4124.6M) ***
[09/08 20:07:08  15071s] *** Done Building Timing Graph (cpu=0:00:46.4 real=0:00:10.0 totSessionCpu=4:11:11 mem=4122.6M)
[09/08 20:07:08  15071s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4122.6M
[09/08 20:07:08  15071s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.041, REAL:0.041, MEM:4122.6M
[09/08 20:07:09  15073s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.510  | -0.569  |  1.680  | -3.510  |   N/A   |  6.811  | -0.007  |  0.214  |
|           TNS (ns):|-124.347 | -56.022 |  0.000  | -68.325 |   N/A   |  0.000  | -0.012  |  0.000  |
|    Violating Paths:|   399   |   364   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.142%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:04, real = 0:03:03, mem = 2808.3M, totSessionCpu=4:11:13 **
[09/08 20:07:09  15073s] Executing marking Critical Nets1
[09/08 20:07:09  15073s] Footprint sg13g2_xor2_1 has at least 2 pins...
[09/08 20:07:09  15073s] Footprint sg13g2_xnor2_1 has at least 3 pins...
[09/08 20:07:09  15073s] Footprint sg13g2_slgcp_1 has at least 4 pins...
[09/08 20:07:09  15073s] Footprint sg13g2_sdfbbp_1 has at least 5 pins...
[09/08 20:07:09  15073s] *** Number of Vt Cells Partition = 1
[09/08 20:07:09  15073s] Running postRoute recovery in postEcoRoute mode
[09/08 20:07:09  15073s] **optDesign ... cpu = 0:06:04, real = 0:03:03, mem = 2808.3M, totSessionCpu=4:11:13 **
[09/08 20:07:10  15074s]   Timing/DRV Snapshot: (TGT)
[09/08 20:07:10  15074s]      Weighted WNS: -0.310
[09/08 20:07:10  15074s]       All  PG WNS: -3.510
[09/08 20:07:10  15074s]       High PG WNS: -0.569
[09/08 20:07:10  15074s]       All  PG TNS: -124.347
[09/08 20:07:10  15074s]       High PG TNS: -56.022
[09/08 20:07:10  15074s]          Tran DRV: 0 (41)
[09/08 20:07:10  15074s]           Cap DRV: 128 (167)
[09/08 20:07:10  15074s]        Fanout DRV: 3 (182)
[09/08 20:07:10  15074s]            Glitch: 0 (0)
[09/08 20:07:10  15074s]    Category Slack: { [L, -3.510] [H, -0.007] [H, 0.214] [H, -0.569] }
[09/08 20:07:10  15074s] 
[09/08 20:07:10  15074s] Checking setup slack degradation ...
[09/08 20:07:10  15074s] 
[09/08 20:07:10  15074s] Recovery Manager:
[09/08 20:07:10  15074s]   Low  Effort WNS Jump: 0.000 (REF: -3.513, TGT: -3.510, Threshold: 0.351) - Skip
[09/08 20:07:10  15074s]   High Effort WNS Jump: 0.021 (REF: { 0.000, 0.000, -0.548 }, TGT: { -0.007, 0.000, -0.569 }, Threshold: 0.075) - Skip
[09/08 20:07:10  15074s]   Low  Effort TNS Jump: 3.373 (REF: -120.973, TGT: -124.347, Threshold: 50.000) - Skip
[09/08 20:07:10  15074s]   High Effort TNS Jump: 3.383 (REF: -52.639, TGT: -56.022, Threshold: 25.000) - Skip
[09/08 20:07:10  15074s] 
[09/08 20:07:10  15074s] Checking DRV degradation...
[09/08 20:07:10  15074s] 
[09/08 20:07:10  15074s] Recovery Manager:
[09/08 20:07:10  15074s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 20:07:10  15074s]      Cap DRV degradation : 0 (128 -> 128, Margin 20) - Skip
[09/08 20:07:10  15074s]   Fanout DRV degradation : 0 (3 -> 3, Margin 20) - Skip
[09/08 20:07:10  15074s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/08 20:07:10  15074s] 
[09/08 20:07:10  15074s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/08 20:07:10  15074s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3832.10M, totSessionCpu=4:11:15).
[09/08 20:07:10  15074s] **optDesign ... cpu = 0:06:06, real = 0:03:04, mem = 2808.5M, totSessionCpu=4:11:15 **
[09/08 20:07:10  15074s] 
[09/08 20:07:10  15074s] Latch borrow mode reset to max_borrow
[09/08 20:07:11  15079s] Reported timing to dir ./timingReports
[09/08 20:07:11  15079s] **optDesign ... cpu = 0:06:10, real = 0:03:05, mem = 2810.8M, totSessionCpu=4:11:19 **
[09/08 20:07:11  15079s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3801.6M
[09/08 20:07:11  15079s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.045, REAL:0.046, MEM:3801.6M
[09/08 20:07:14  15083s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.510  | -0.569  |  1.680  | -3.510  |   N/A   |  6.811  | -0.007  |  0.214  |
|           TNS (ns):|-124.347 | -56.022 |  0.000  | -68.325 |   N/A   |  0.000  | -0.012  |  0.000  |
|    Violating Paths:|   399   |   364   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.142%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:15, real = 0:03:08, mem = 2813.7M, totSessionCpu=4:11:23 **
[09/08 20:07:14  15083s]  ReSet Options after AAE Based Opt flow 
[09/08 20:07:14  15083s] Opt: RC extraction mode changed to 'detail'
[09/08 20:07:14  15083s] *** Finished optDesign ***
[09/08 20:07:14  15083s] Info: pop threads available for lower-level modules during optimization.
[09/08 20:07:14  15083s] Deleting Lib Analyzer.
[09/08 20:07:14  15083s] Info: Destroy the CCOpt slew target map.
[09/08 20:07:14  15083s] clean pInstBBox. size 0
[09/08 20:07:14  15083s] All LLGs are deleted
[09/08 20:07:14  15083s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3832.3M
[09/08 20:07:14  15083s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:3832.3M
[09/08 20:07:14  15083s] 
[09/08 20:07:14  15083s] =============================================================================================
[09/08 20:07:14  15083s]  Final TAT Report for optDesign
[09/08 20:07:14  15083s] =============================================================================================
[09/08 20:07:14  15083s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 20:07:14  15083s] ---------------------------------------------------------------------------------------------
[09/08 20:07:14  15083s] [ WnsOpt                 ]      1   0:00:15.6  (   8.3 % )     0:00:17.7 /  0:00:45.0    2.5
[09/08 20:07:14  15083s] [ TnsOpt                 ]      1   0:00:10.3  (   5.5 % )     0:00:17.8 /  0:00:27.3    1.5
[09/08 20:07:14  15083s] [ DrvOpt                 ]      1   0:00:05.1  (   2.7 % )     0:00:05.1 /  0:00:06.9    1.4
[09/08 20:07:14  15083s] [ ClockDrv               ]      1   0:00:05.1  (   2.7 % )     0:00:05.1 /  0:00:06.5    1.3
[09/08 20:07:14  15083s] [ SkewClock              ]      3   0:00:09.5  (   5.0 % )     0:00:09.5 /  0:00:15.7    1.7
[09/08 20:07:14  15083s] [ ViewPruning            ]     10   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 20:07:14  15083s] [ CheckPlace             ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:01.0    2.6
[09/08 20:07:14  15083s] [ RefinePlace            ]      2   0:00:03.7  (   2.0 % )     0:00:03.7 /  0:00:05.5    1.5
[09/08 20:07:14  15083s] [ LayerAssignment        ]      2   0:00:04.9  (   2.6 % )     0:00:05.0 /  0:00:04.9    1.0
[09/08 20:07:14  15083s] [ EcoRoute               ]      1   0:00:49.8  (  26.5 % )     0:00:49.8 /  0:01:28.1    1.8
[09/08 20:07:14  15083s] [ ExtractRC              ]      2   0:00:40.2  (  21.3 % )     0:00:40.2 /  0:00:41.6    1.0
[09/08 20:07:14  15083s] [ TimingUpdate           ]     13   0:00:05.3  (   2.8 % )     0:00:24.8 /  0:01:52.5    4.5
[09/08 20:07:14  15083s] [ FullDelayCalc          ]      3   0:00:19.4  (  10.3 % )     0:00:19.5 /  0:01:30.3    4.6
[09/08 20:07:14  15083s] [ OptSummaryReport       ]      5   0:00:00.7  (   0.4 % )     0:00:06.9 /  0:00:12.1    1.7
[09/08 20:07:14  15083s] [ TimingReport           ]      5   0:00:01.0  (   0.6 % )     0:00:01.0 /  0:00:03.5    3.4
[09/08 20:07:14  15083s] [ DrvReport              ]      5   0:00:04.8  (   2.6 % )     0:00:04.8 /  0:00:07.0    1.5
[09/08 20:07:14  15083s] [ GenerateReports        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.7    2.7
[09/08 20:07:14  15083s] [ MISC                   ]          0:00:11.8  (   6.2 % )     0:00:11.8 /  0:00:23.1    2.0
[09/08 20:07:14  15083s] ---------------------------------------------------------------------------------------------
[09/08 20:07:14  15083s]  optDesign TOTAL                    0:03:08.2  ( 100.0 % )     0:03:08.2 /  0:06:14.6    2.0
[09/08 20:07:14  15083s] ---------------------------------------------------------------------------------------------
[09/08 20:07:14  15083s] 
[09/08 20:07:14  15083s] Deleting Cell Server ...
[09/08 20:07:19  15084s] <CMD> win
[09/08 20:07:21  15084s] <CMD> zoomBox 444.02900 497.87300 1823.84100 1049.59500
[09/08 20:07:21  15084s] <CMD> zoomBox 106.43700 179.99300 2749.72500 1236.92000
[09/08 20:07:22  15085s] <CMD> zoomBox 193.70600 284.71600 2440.50100 1183.10400
[09/08 20:07:22  15085s] <CMD> zoomBox 430.08500 568.37100 1602.92800 1037.33600
[09/08 20:07:22  15085s] <CMD> zoomBox 553.47500 716.44100 1165.71000 961.24500
[09/08 20:07:23  15085s] <CMD> zoomBox 628.68900 806.39600 900.34000 915.01700
[09/08 20:07:23  15085s] <CMD> zoomBox 638.61300 817.00900 869.51800 909.33700
[09/08 20:07:24  15085s] <CMD> zoomBox 647.05000 826.03000 843.31900 904.50900
[09/08 20:07:24  15086s] <CMD> zoomBox 654.22100 833.69800 821.05000 900.40500
[09/08 20:07:25  15086s] <CMD> fit
[09/08 20:07:26  15086s] <CMD> zoomBox -987.29600 184.19400 2669.93700 1646.55100
[09/08 20:07:27  15086s] <CMD> zoomBox -743.79500 292.06000 2364.85400 1535.06300
[09/08 20:07:31  15087s] <CMD> setLayerPreference Metal5 -isVisible 0
[09/08 20:07:32  15087s] <CMD> setLayerPreference Metal5 -isVisible 1
[09/08 20:07:34  15088s] <CMD> setLayerPreference Metal5 -isVisible 0
[09/08 20:07:34  15088s] <CMD> setLayerPreference Metal5 -isVisible 1
[09/08 20:07:42  15089s] <CMD> zoomBox -47.24500 658.73300 1332.07900 1210.26000
[09/08 20:07:42  15089s] <CMD> zoomBox 36.09100 702.60200 1208.51700 1171.40000
[09/08 20:07:43  15090s] <CMD> zoomBox 167.13700 771.58600 1014.21500 1110.29300
[09/08 20:07:43  15090s] <CMD> zoomBox 362.90100 844.36500 805.08300 1021.17300
[09/08 20:07:43  15090s] <CMD> zoomBox 394.97000 856.28700 770.82500 1006.57400
[09/08 20:07:45  15090s] <CMD> zoomBox 271.42900 816.78100 883.44900 1061.49900
[09/08 20:07:46  15091s] <CMD> zoomBox 214.93100 798.71400 934.95500 1086.61800
[09/08 20:07:46  15091s] <CMD> zoomBox 148.46200 777.45900 995.55000 1116.17000
[09/08 20:07:47  15091s] <CMD> zoomBox 63.79200 751.02700 1060.36800 1149.51100
[09/08 20:07:47  15091s] <CMD> zoomBox -290.87700 640.30800 1331.88200 1289.17300
[09/08 20:07:49  15092s] <CMD> zoomBox -351.59600 570.55400 1557.53200 1333.92500
[09/08 20:07:50  15092s] <CMD> zoomBox -10.32700 682.88500 1369.01800 1234.42100
[09/08 20:07:51  15092s] <CMD> zoomBox 67.08900 732.67500 1239.53400 1201.48100
[09/08 20:08:18  15096s] <CMD> zoomBox 150.44200 758.86800 1147.02000 1157.35300
[09/08 20:08:19  15096s] <CMD> zoomBox 281.51300 800.05600 1001.54200 1087.96200
[09/08 20:08:20  15096s] <CMD> uiSetTool select
[09/08 20:08:22  15096s] <CMD> zoomBox 205.44200 791.57300 1052.53500 1130.28600
[09/08 20:08:23  15097s] <CMD> zoomBox 115.94700 781.59200 1112.52700 1180.07800
[09/08 20:09:02  15101s] <CMD> zoomBox -10.63200 762.75400 1161.81600 1231.56100
[09/08 20:09:03  15101s] <CMD> zoomBox -85.77300 728.90200 1293.57800 1280.44000
[09/08 20:09:03  15101s] <CMD> zoomBox -256.79900 639.11400 1652.34000 1402.48900
[09/08 20:09:03  15102s] <CMD> zoomBox -339.35700 579.79000 1906.68900 1477.87900
[09/08 20:09:04  15102s] <CMD> zoomBox -181.90400 641.33800 1727.23600 1404.71400
[09/08 20:09:05  15102s] <CMD> zoomBox 66.58500 737.76500 1445.93900 1289.30400
[09/08 20:09:05  15102s] <CMD> zoomBox 428.29000 876.81700 1040.32000 1121.53900
[09/08 20:09:05  15103s] <CMD> zoomBox 471.59900 893.45300 991.82500 1101.46700
[09/08 20:09:05  15103s] <CMD> zoomBox 508.41200 907.53700 950.60400 1084.34900
[09/08 20:09:06  15103s] <CMD> zoomBox 588.90600 938.33200 860.47100 1046.91800
[09/08 20:09:08  15103s] <CMD> zoomBox 565.52500 929.96400 885.01300 1057.71200
[09/08 20:09:08  15103s] <CMD> zoomBox 505.65500 908.53600 947.85400 1085.35100
[09/08 20:09:09  15103s] <CMD> zoomBox 467.58100 894.90900 987.81600 1102.92700
[09/08 20:09:09  15104s] <CMD> zoomBox 235.15800 811.72600 1231.77100 1210.22500
[09/08 20:09:09  15104s] <CMD> zoomBox 149.35100 781.01600 1321.83600 1249.83800
[09/08 20:09:09  15104s] <CMD> zoomBox 48.40100 744.88700 1427.79500 1296.44200
[09/08 20:09:11  15104s] <CMD> zoomBox -222.91500 652.76400 1686.28300 1416.16300
[09/08 20:09:14  15105s] <CMD> zoomBox -76.25800 702.56000 1546.56000 1351.44900
[09/08 20:09:14  15105s] <CMD> zoomBox 154.35900 780.86400 1326.84500 1249.68600
[09/08 20:09:15  15106s] <CMD> zoomBox 386.05300 859.53300 1106.10600 1147.44900
[09/08 20:09:22  15107s] <CMD> zoomBox 288.25700 852.35500 1135.37900 1191.07900
[09/08 20:09:22  15107s] <CMD> zoomBox 173.20400 843.91000 1169.81800 1242.40900
[09/08 20:09:22  15107s] <CMD> zoomBox 37.84800 833.97400 1210.33500 1302.79700
[09/08 20:09:23  15107s] <CMD> zoomBox -121.39700 822.28500 1258.00200 1373.84200
[09/08 20:09:24  15107s] <CMD> zoomBox -529.14900 792.35500 1380.05500 1555.75600
[09/08 20:09:24  15108s] <CMD> zoomBox -1093.51000 750.92800 1548.98700 1807.53900
[09/08 20:09:26  15108s] <CMD> zoomBox -1257.39000 709.87200 1851.43000 1952.94400
[09/08 20:09:26  15109s] <CMD> zoomBox -1463.47400 665.59600 2193.96300 2128.03400
[09/08 20:09:27  15109s] <CMD> zoomBox -2039.60100 374.95600 3022.59600 2399.09200
[09/08 20:09:28  15109s] <CMD> zoomBox -2405.97700 197.33800 3549.54900 2578.67500
[09/08 20:09:28  15110s] <CMD> zoomBox -3289.49500 -41.60500 4953.45000 3254.36300
[09/08 20:09:28  15110s] <CMD> zoomBox -2664.47100 -10.76200 4342.03300 2790.81100
[09/08 20:09:29  15110s] <CMD> zoomBox -1109.33800 499.02000 3193.53300 2219.53700
[09/08 20:09:29  15111s] <CMD> zoomBox -737.13900 615.03600 2920.30300 2077.47600
[09/08 20:09:30  15111s] <CMD> zoomBox -436.46700 681.45000 2672.35900 1924.52400
[09/08 20:09:30  15111s] <CMD> zoomBox -180.89600 738.24400 2461.60700 1794.85700
[09/08 20:09:31  15112s] <CMD> zoomBox 231.75000 757.07300 2140.95900 1520.47600
[09/08 20:09:31  15112s] <CMD> zoomBox 392.27500 764.42600 2015.10300 1413.31900
[09/08 20:09:32  15112s] <CMD> zoomBox 644.70000 775.98900 1817.19400 1244.81500
[09/08 20:09:32  15112s] <CMD> zoomBox 743.28100 780.50500 1739.90200 1179.00700
[09/08 20:09:33  15113s] <CMD> zoomBox 958.84300 790.38000 1570.89500 1035.11100
[09/08 20:09:33  15113s] <CMD> zoomBox 1041.21100 799.72600 1483.41800 976.54400
[09/08 20:09:34  15113s] <CMD> zoomBox 1073.37900 803.37600 1449.25500 953.67100
[09/08 20:09:42  15114s] <CMD> zoomBox 1012.36900 792.67700 1532.61500 1000.69900
[09/08 20:09:42  15114s] <CMD> zoomBox 874.22600 768.45300 1721.36100 1107.18300
[09/08 20:09:42  15114s] <CMD> zoomBox 811.04900 757.37500 1807.68000 1155.88100
[09/08 20:09:43  15114s] <CMD> zoomBox 736.72300 744.34200 1909.23100 1213.17300
[09/08 20:09:43  15115s] <CMD> zoomBox 874.14800 788.82200 1594.21500 1076.74300
[09/08 20:09:43  15115s] <CMD> zoomBox 906.24200 799.59900 1518.29900 1044.33200
[09/08 20:09:44  15115s] <CMD> zoomBox 956.70900 816.54600 1398.92100 993.36600
[09/08 20:09:44  15115s] <CMD> zoomBox 1027.28000 839.96200 1258.12000 932.26400
[09/08 20:09:44  15115s] <CMD> zoomBox 1041.91300 843.97600 1238.12700 922.43300
[09/08 20:09:44  15115s] <CMD> zoomBox 1064.96300 850.28800 1206.72800 906.97300
[09/08 20:09:45  15115s] <CMD> zoomBox 1081.61700 854.84800 1184.04200 895.80300
[09/08 20:09:45  15115s] <CMD> zoomBox 1088.12000 856.62900 1175.18200 891.44100
[09/08 20:09:45  15115s] <CMD> zoomBox 1094.15500 858.08500 1168.16000 887.67600
[09/08 20:09:46  15116s] <CMD> zoomBox 1099.28600 859.32300 1162.19000 884.47500
[09/08 20:09:46  15116s] <CMD> zoomBox 1110.50500 862.02800 1149.13700 877.47500
[09/08 20:09:46  15116s] <CMD> zoomBox 1113.18300 862.67400 1146.02100 875.80400
[09/08 20:09:47  15116s] <CMD> zoomBox 1110.50500 862.02800 1149.13700 877.47500
[09/08 20:09:47  15116s] <CMD> zoomBox 1103.64600 860.37400 1157.11600 881.75400
[09/08 20:09:48  15116s] <CMD> zoomBox 1081.01400 854.91400 1183.44700 895.87200
[09/08 20:09:48  15116s] <CMD> zoomBox 1037.65800 844.45300 1233.89000 922.91700
[09/08 20:09:48  15116s] <CMD> zoomBox 954.60300 824.41500 1330.52400 974.72800
[09/08 20:09:49  15116s] <CMD> zoomBox 736.75500 771.85400 1583.98800 1110.62300
[09/08 20:09:50  15116s] <CMD> zoomBox 490.69500 712.48600 1870.27500 1264.11600
[09/08 20:09:50  15117s] <CMD> zoomBox 90.02700 615.81700 2336.44600 1514.05500
[09/08 20:09:56  15118s] <CMD> zoomBox 182.48700 651.91100 2091.94500 1415.41400
[09/08 20:09:57  15118s] <CMD> zoomBox 327.88000 708.66900 1707.46600 1260.30100
[09/08 20:09:57  15118s] <CMD> zoomBox 384.66300 730.83600 1557.31100 1199.72300
[09/08 20:09:58  15118s] <CMD> zoomBox 432.92800 749.67700 1429.67900 1148.23100
[09/08 20:09:58  15119s] <CMD> zoomBox 508.82500 779.30400 1228.97800 1067.26000
[09/08 20:10:16  15121s] <CMD> zoomBox 456.88800 772.03100 1304.12900 1110.80300
[09/08 20:10:17  15121s] <CMD> zoomBox 324.53100 753.04000 1497.18500 1221.93000
[09/08 20:13:47  15143s] <CMD> zoomBox 210.35700 729.81100 1589.95100 1281.44600
[09/08 20:13:48  15144s] <CMD> zoomBox -267.90400 632.50500 1978.53800 1530.75200
[09/08 20:13:48  15144s] <CMD> zoomBox -486.62400 588.00500 2156.24800 1644.76600
[09/08 20:14:07  15146s] <CMD> report_timing -path_group reg2reg -path_type full_clock
[09/08 20:14:38  15152s] <CMD> selectInst i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5005_
[09/08 20:14:40  15152s] <CMD> win
[09/08 20:14:43  15152s] <CMD> zoomSelected
[09/08 20:14:46  15153s] <CMD> zoomBox 1311.41800 1015.37400 1350.67000 1031.06900
[09/08 20:14:46  15153s] <CMD> zoomBox 1307.80500 1014.30200 1353.98300 1032.76600
[09/08 20:14:46  15153s] <CMD> zoomBox 1298.55300 1011.55600 1362.46700 1037.11200
[09/08 20:14:47  15153s] <CMD> zoomBox 1285.74700 1007.75600 1374.20900 1043.12800
[09/08 20:14:47  15153s] <CMD> zoomBox 1268.02100 1002.49600 1390.46400 1051.45500
[09/08 20:14:47  15153s] <CMD> zoomBox 1187.93800 978.73000 1463.89900 1089.07400
[09/08 20:14:48  15153s] <CMD> zoomBox 1097.48600 951.88700 1546.84600 1131.56500
[09/08 20:14:48  15153s] <CMD> zoomBox 1007.45500 925.16900 1629.40600 1173.85800
[09/08 20:14:49  15154s] <CMD> zoomBox 1056.12000 939.61100 1584.77900 1150.99700
[09/08 20:14:50  15154s] <CMD> zoomBox 1162.53300 971.19000 1487.19700 1101.00800
[09/08 20:14:50  15154s] <CMD> zoomBox 1243.48400 995.21300 1412.96200 1062.97900
[09/08 20:14:50  15154s] <CMD> zoomBox 1256.74400 999.14800 1400.80200 1056.75000
[09/08 20:14:50  15154s] <CMD> zoomBox 1298.54600 1011.55300 1362.46700 1037.11200
[09/08 20:14:51  15154s] <CMD> zoomBox 1317.09500 1017.05700 1345.45800 1028.39800
[09/08 20:14:51  15154s] <CMD> zoomBox 1321.20000 1018.27600 1341.69300 1026.47000
[09/08 20:14:53  15154s] <CMD> deselectAll
[09/08 20:14:53  15154s] <CMD> selectInst i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5005_
[09/08 20:16:32  15165s] <CMD> ecoAddRepeater -term i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5005_/Y -cell sg13g2_buf_4
[09/08 20:16:32  15165s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:16:32  15165s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:16:32  15165s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:16:32  15165s] Add inst i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_ECOC579_1931 (sg13g2_buf_4) to drive load i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5006_/A i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5312_/A i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5596_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5681_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5760_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5785_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5810_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5835_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5860_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5885_/A2 
[09/08 20:16:45  15167s] <CMD> report_timing -path_group reg2reg -path_type full_clock -through i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5005_
[09/08 20:16:45  15167s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 20:16:45  15167s] #################################################################################
[09/08 20:16:45  15167s] # Design Stage: PostRoute
[09/08 20:16:45  15167s] # Design Name: croc_chip
[09/08 20:16:45  15167s] # Design Mode: 130nm
[09/08 20:16:45  15167s] # Analysis Mode: MMMC OCV 
[09/08 20:16:45  15167s] # Parasitics Mode: SPEF/RCDB
[09/08 20:16:45  15167s] # Signoff Settings: SI On 
[09/08 20:16:45  15167s] #################################################################################
[09/08 20:16:46  15169s] Topological Sorting (REAL = 0:00:00.0, MEM = 3877.3M, InitMEM = 3877.3M)
[09/08 20:16:46  15169s] Setting infinite Tws ...
[09/08 20:16:46  15169s] First Iteration Infinite Tw... 
[09/08 20:16:46  15169s] Calculate early delays in OCV mode...
[09/08 20:16:46  15169s] Calculate late delays in OCV mode...
[09/08 20:16:46  15169s] Start delay calculation (fullDC) (8 T). (MEM=3877.3)
[09/08 20:16:46  15170s] End AAE Lib Interpolated Model. (MEM=3894.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:16:47  15171s] Type 'man IMPESI-3194' for more detail.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:16:47  15171s] Type 'man IMPESI-3199' for more detail.
[09/08 20:16:47  15171s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/08 20:16:47  15171s] To increase the message display limit, refer to the product command reference manual.
[09/08 20:16:47  15171s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/08 20:16:47  15171s] To increase the message display limit, refer to the product command reference manual.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 20:16:47  15171s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[09/08 20:16:47  15171s] To increase the message display limit, refer to the product command reference manual.
[09/08 20:16:49  15188s] Total number of fetched objects 50057
[09/08 20:16:49  15188s] AAE_INFO-618: Total number of nets in the design is 51383,  97.6 percent of the nets selected for SI analysis
[09/08 20:16:49  15189s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 20:16:49  15189s] End delay calculation. (MEM=4210.65 CPU=0:00:18.1 REAL=0:00:02.0)
[09/08 20:16:49  15189s] End delay calculation (fullDC). (MEM=4210.65 CPU=0:00:19.4 REAL=0:00:03.0)
[09/08 20:16:49  15189s] *** CDM Built up (cpu=0:00:21.8  real=0:00:04.0  mem= 4210.7M) ***
[09/08 20:16:51  15193s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4210.7M)
[09/08 20:16:51  15193s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 20:16:51  15193s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4210.7M)
[09/08 20:16:51  15193s] Starting SI iteration 2
[09/08 20:16:51  15194s] Calculate early delays in OCV mode...
[09/08 20:16:51  15194s] Calculate late delays in OCV mode...
[09/08 20:16:51  15194s] Start delay calculation (fullDC) (8 T). (MEM=3860.79)
[09/08 20:16:51  15194s] End AAE Lib Interpolated Model. (MEM=3860.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:16:53  15205s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 20:16:53  15205s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50057. 
[09/08 20:16:53  15205s] Total number of fetched objects 50057
[09/08 20:16:53  15205s] AAE_INFO-618: Total number of nets in the design is 51383,  19.6 percent of the nets selected for SI analysis
[09/08 20:16:53  15205s] End delay calculation. (MEM=4185.91 CPU=0:00:10.6 REAL=0:00:02.0)
[09/08 20:16:53  15205s] End delay calculation (fullDC). (MEM=4185.91 CPU=0:00:10.8 REAL=0:00:02.0)
[09/08 20:16:53  15205s] *** CDM Built up (cpu=0:00:10.8  real=0:00:02.0  mem= 4185.9M) ***
[09/08 20:17:33  15211s] <CMD> report_timing -path_group reg2reg -path_type full_clock
[09/08 20:18:30  15217s] <CMD> timeDesign -postRoute -slackReports
[09/08 20:18:30  15218s]  Reset EOS DB
[09/08 20:18:30  15218s] Ignoring AAE DB Resetting ...
[09/08 20:18:30  15218s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4191.914M)
[09/08 20:18:30  15218s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 4191.914M)
[09/08 20:18:30  15218s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45237 access done (mem: 4191.914M)
[09/08 20:18:30  15218s] Extraction called for design 'croc_chip' of instances=52708 and nets=51383 using extraction engine 'postRoute' at effort level 'low' .
[09/08 20:18:30  15218s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 20:18:30  15218s] RC Extraction called in multi-corner(1) mode.
[09/08 20:18:30  15218s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 20:18:30  15218s] Type 'man IMPEXT-6197' for more detail.
[09/08 20:18:31  15218s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 20:18:31  15218s] * Layer Id             : 1 - M1
[09/08 20:18:31  15218s]       Thickness        : 0.4
[09/08 20:18:31  15218s]       Min Width        : 0.16
[09/08 20:18:31  15218s]       Layer Dielectric : 4.1
[09/08 20:18:31  15218s] * Layer Id             : 2 - M2
[09/08 20:18:31  15218s]       Thickness        : 0.45
[09/08 20:18:31  15218s]       Min Width        : 0.2
[09/08 20:18:31  15218s]       Layer Dielectric : 4.1
[09/08 20:18:31  15218s] * Layer Id             : 3 - M3
[09/08 20:18:31  15218s]       Thickness        : 0.45
[09/08 20:18:31  15218s]       Min Width        : 0.2
[09/08 20:18:31  15218s]       Layer Dielectric : 4.1
[09/08 20:18:31  15218s] * Layer Id             : 4 - M4
[09/08 20:18:31  15218s]       Thickness        : 0.45
[09/08 20:18:31  15218s]       Min Width        : 0.2
[09/08 20:18:31  15218s]       Layer Dielectric : 4.1
[09/08 20:18:31  15218s] * Layer Id             : 5 - M5
[09/08 20:18:31  15218s]       Thickness        : 0.45
[09/08 20:18:31  15218s]       Min Width        : 0.2
[09/08 20:18:31  15218s]       Layer Dielectric : 4.1
[09/08 20:18:31  15218s] * Layer Id             : 6 - M6
[09/08 20:18:31  15218s]       Thickness        : 2
[09/08 20:18:31  15218s]       Min Width        : 1.64
[09/08 20:18:31  15218s]       Layer Dielectric : 4.1
[09/08 20:18:31  15218s] * Layer Id             : 7 - M7
[09/08 20:18:31  15218s]       Thickness        : 3
[09/08 20:18:31  15218s]       Min Width        : 2
[09/08 20:18:31  15218s]       Layer Dielectric : 4.1
[09/08 20:18:31  15218s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d -maxResLength 200  -basic
[09/08 20:18:31  15218s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 20:18:31  15218s]       RC Corner Indexes            0   
[09/08 20:18:31  15218s] Capacitance Scaling Factor   : 1.00000 
[09/08 20:18:31  15218s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 20:18:31  15218s] Resistance Scaling Factor    : 1.00000 
[09/08 20:18:31  15218s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 20:18:31  15218s] Clock Res. Scaling Factor    : 1.00000 
[09/08 20:18:31  15218s] Shrink Factor                : 1.00000
[09/08 20:18:32  15219s] LayerId::1 widthSet size::1
[09/08 20:18:32  15219s] LayerId::2 widthSet size::3
[09/08 20:18:32  15219s] LayerId::3 widthSet size::3
[09/08 20:18:32  15219s] LayerId::4 widthSet size::3
[09/08 20:18:32  15219s] LayerId::5 widthSet size::3
[09/08 20:18:32  15219s] LayerId::6 widthSet size::1
[09/08 20:18:32  15219s] LayerId::7 widthSet size::1
[09/08 20:18:32  15219s] Initializing multi-corner resistance tables ...
[09/08 20:18:32  15219s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343320 ; uaWl: 0.999798 ; uaWlH: 0.323750 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:18:33  15220s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4191.9M)
[09/08 20:18:33  15220s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for storing RC.
[09/08 20:18:34  15221s] Extracted 10.0003% (CPU Time= 0:00:02.6  MEM= 4239.9M)
[09/08 20:18:35  15222s] Extracted 20.0002% (CPU Time= 0:00:03.4  MEM= 4239.9M)
[09/08 20:18:37  15225s] Extracted 30.0003% (CPU Time= 0:00:05.8  MEM= 4239.9M)
[09/08 20:18:38  15225s] Extracted 40.0002% (CPU Time= 0:00:06.3  MEM= 4239.9M)
[09/08 20:18:39  15226s] Extracted 50.0003% (CPU Time= 0:00:07.1  MEM= 4239.9M)
[09/08 20:18:42  15229s] Extracted 60.0003% (CPU Time= 0:00:10.0  MEM= 4239.9M)
[09/08 20:18:42  15229s] Extracted 70.0002% (CPU Time= 0:00:10.6  MEM= 4239.9M)
[09/08 20:18:43  15230s] Extracted 80.0003% (CPU Time= 0:00:11.2  MEM= 4239.9M)
[09/08 20:18:44  15231s] Extracted 90.0002% (CPU Time= 0:00:12.4  MEM= 4239.9M)
[09/08 20:18:47  15234s] Extracted 100% (CPU Time= 0:00:15.6  MEM= 4239.9M)
[09/08 20:18:48  15235s] Number of Extracted Resistors     : 905318
[09/08 20:18:48  15235s] Number of Extracted Ground Cap.   : 927475
[09/08 20:18:48  15235s] Number of Extracted Coupling Cap. : 2002384
[09/08 20:18:48  15235s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4215.914M)
[09/08 20:18:48  15235s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 20:18:48  15235s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4215.9M)
[09/08 20:18:48  15235s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb_Filter.rcdb.d' for storing RC.
[09/08 20:18:49  15236s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45196 access done (mem: 4215.914M)
[09/08 20:18:49  15236s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4215.914M)
[09/08 20:18:49  15236s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4215.914M)
[09/08 20:18:49  15236s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 20:18:49  15237s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 4215.914M)
[09/08 20:18:49  15237s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=4215.914M)
[09/08 20:18:49  15237s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.4  Real Time: 0:00:19.0  MEM: 4215.914M)
[09/08 20:18:50  15237s] Starting delay calculation for Setup views
[09/08 20:18:50  15238s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 20:18:50  15238s] #################################################################################
[09/08 20:18:50  15238s] # Design Stage: PostRoute
[09/08 20:18:50  15238s] # Design Name: croc_chip
[09/08 20:18:50  15238s] # Design Mode: 130nm
[09/08 20:18:50  15238s] # Analysis Mode: MMMC OCV 
[09/08 20:18:50  15238s] # Parasitics Mode: SPEF/RCDB
[09/08 20:18:50  15238s] # Signoff Settings: SI On 
[09/08 20:18:50  15238s] #################################################################################
[09/08 20:18:50  15240s] Topological Sorting (REAL = 0:00:00.0, MEM = 4144.8M, InitMEM = 4144.8M)
[09/08 20:18:50  15240s] Setting infinite Tws ...
[09/08 20:18:50  15240s] First Iteration Infinite Tw... 
[09/08 20:18:50  15240s] Calculate early delays in OCV mode...
[09/08 20:18:50  15240s] Calculate late delays in OCV mode...
[09/08 20:18:50  15240s] Start delay calculation (fullDC) (8 T). (MEM=4144.75)
[09/08 20:18:51  15240s] LayerId::1 widthSet size::1
[09/08 20:18:51  15240s] LayerId::2 widthSet size::3
[09/08 20:18:51  15240s] LayerId::3 widthSet size::3
[09/08 20:18:51  15240s] LayerId::4 widthSet size::3
[09/08 20:18:51  15240s] LayerId::5 widthSet size::3
[09/08 20:18:51  15240s] LayerId::6 widthSet size::1
[09/08 20:18:51  15240s] LayerId::7 widthSet size::1
[09/08 20:18:51  15240s] Initializing multi-corner resistance tables ...
[09/08 20:18:51  15240s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343320 ; uaWl: 0.999798 ; uaWlH: 0.323750 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:18:52  15241s] End AAE Lib Interpolated Model. (MEM=4161.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:18:52  15242s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4161.777M)
[09/08 20:18:52  15242s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4161.8M)
[09/08 20:18:52  15242s] AAE_INFO: 8 threads acquired from CTE.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:18:52  15242s] Type 'man IMPESI-3194' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:18:52  15242s] Type 'man IMPESI-3199' for more detail.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio14_io' has no receivers. SI analysis is not performed.
[09/08 20:18:52  15242s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 20:18:55  15262s] Total number of fetched objects 50057
[09/08 20:18:55  15262s] AAE_INFO-618: Total number of nets in the design is 51383,  97.6 percent of the nets selected for SI analysis
[09/08 20:18:55  15262s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 20:18:55  15262s] End delay calculation. (MEM=4129.78 CPU=0:00:20.0 REAL=0:00:03.0)
[09/08 20:18:55  15262s] End delay calculation (fullDC). (MEM=4129.78 CPU=0:00:22.3 REAL=0:00:05.0)
[09/08 20:18:55  15262s] *** CDM Built up (cpu=0:00:24.7  real=0:00:05.0  mem= 4129.8M) ***
[09/08 20:18:56  15267s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4129.8M)
[09/08 20:18:56  15267s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 20:18:56  15267s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4129.8M)
[09/08 20:18:56  15267s] Starting SI iteration 2
[09/08 20:18:56  15267s] Calculate early delays in OCV mode...
[09/08 20:18:56  15267s] Calculate late delays in OCV mode...
[09/08 20:18:56  15267s] Start delay calculation (fullDC) (8 T). (MEM=3883.91)
[09/08 20:18:56  15268s] End AAE Lib Interpolated Model. (MEM=3883.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:18:58  15278s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 20:18:58  15278s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50057. 
[09/08 20:18:58  15278s] Total number of fetched objects 50057
[09/08 20:18:58  15278s] AAE_INFO-618: Total number of nets in the design is 51383,  19.6 percent of the nets selected for SI analysis
[09/08 20:18:58  15278s] End delay calculation. (MEM=4220.85 CPU=0:00:10.7 REAL=0:00:01.0)
[09/08 20:18:58  15278s] End delay calculation (fullDC). (MEM=4220.85 CPU=0:00:10.9 REAL=0:00:02.0)
[09/08 20:18:58  15278s] *** CDM Built up (cpu=0:00:10.9  real=0:00:02.0  mem= 4220.9M) ***
[09/08 20:18:59  15280s] *** Done Building Timing Graph (cpu=0:00:42.6 real=0:00:09.0 totSessionCpu=4:14:41 mem=4218.9M)
[09/08 20:18:59  15280s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3889.9M
[09/08 20:18:59  15280s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3889.9M
[09/08 20:18:59  15280s] Fast DP-INIT is on for default
[09/08 20:18:59  15280s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.166, REAL:0.044, MEM:3921.9M
[09/08 20:18:59  15280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.207, REAL:0.086, MEM:3921.9M
[09/08 20:18:59  15280s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3921.9M
[09/08 20:18:59  15280s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3921.9M
[09/08 20:19:00  15283s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.508  | -0.523  |  1.680  | -3.508  |   N/A   |  6.811  | -0.002  |  0.256  |
|           TNS (ns):|-109.627 | -41.305 |  0.000  | -68.322 |   N/A   |  0.000  | -0.003  |  0.000  |
|    Violating Paths:|   319   |   284   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (81)      |
|   max_fanout   |      4 (4)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.143%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/08 20:19:00  15283s] Total CPU time: 65.09 sec
[09/08 20:19:00  15283s] Total Real time: 30.0 sec
[09/08 20:19:00  15283s] Total Memory Usage: 3922.804688 Mbytes
[09/08 20:19:00  15283s] Info: pop threads available for lower-level modules during optimization.
[09/08 20:19:00  15283s] Reset AAE Options
[09/08 20:19:00  15283s] 
[09/08 20:19:00  15283s] =============================================================================================
[09/08 20:19:00  15283s]  Final TAT Report for timeDesign
[09/08 20:19:00  15283s] =============================================================================================
[09/08 20:19:00  15283s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 20:19:00  15283s] ---------------------------------------------------------------------------------------------
[09/08 20:19:00  15283s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:19:00  15283s] [ ExtractRC              ]      1   0:00:19.2  (  64.5 % )     0:00:19.2 /  0:00:19.9    1.0
[09/08 20:19:00  15283s] [ TimingUpdate           ]      2   0:00:00.4  (   1.2 % )     0:00:09.1 /  0:00:42.6    4.7
[09/08 20:19:00  15283s] [ FullDelayCalc          ]      1   0:00:08.7  (  29.3 % )     0:00:08.7 /  0:00:40.9    4.7
[09/08 20:19:00  15283s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.7 % )     0:00:01.4 /  0:00:02.5    1.8
[09/08 20:19:00  15283s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    3.1
[09/08 20:19:00  15283s] [ DrvReport              ]      1   0:00:00.1  (   0.4 % )     0:00:00.8 /  0:00:01.4    1.8
[09/08 20:19:00  15283s] [ GenerateReports        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[09/08 20:19:00  15283s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:19:00  15283s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 20:19:00  15283s] [ GenerateDrvReportData  ]      1   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:01.2    2.1
[09/08 20:19:00  15283s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.5    3.1
[09/08 20:19:00  15283s] [ MISC                   ]          0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 20:19:00  15283s] ---------------------------------------------------------------------------------------------
[09/08 20:19:00  15283s]  timeDesign TOTAL                   0:00:29.7  ( 100.0 % )     0:00:29.7 /  0:01:05.1    2.2
[09/08 20:19:00  15283s] ---------------------------------------------------------------------------------------------
[09/08 20:19:00  15283s] 
[09/08 20:19:09  15283s] <CMD> report_timing -path_group reg2reg -path_type full_clock
[09/08 20:20:44  15293s] <CMD> ecoChangeCell -inst i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC561_CTS_7 -cell sg13g2_buf_16
[09/08 20:20:44  15294s] Resize i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC561_CTS_7 (sg13g2_buf_4) to sg13g2_buf_16.
[09/08 20:20:51  15294s] <CMD> report_timing -path_group reg2reg -path_type full_clock -through i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC561_CTS_7
[09/08 20:20:51  15294s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 20:20:51  15295s] #################################################################################
[09/08 20:20:51  15295s] # Design Stage: PostRoute
[09/08 20:20:51  15295s] # Design Name: croc_chip
[09/08 20:20:51  15295s] # Design Mode: 130nm
[09/08 20:20:51  15295s] # Analysis Mode: MMMC OCV 
[09/08 20:20:51  15295s] # Parasitics Mode: SPEF/RCDB
[09/08 20:20:51  15295s] # Signoff Settings: SI On 
[09/08 20:20:51  15295s] #################################################################################
[09/08 20:20:51  15296s] Topological Sorting (REAL = 0:00:00.0, MEM = 3943.2M, InitMEM = 3943.2M)
[09/08 20:20:51  15297s] Setting infinite Tws ...
[09/08 20:20:51  15297s] First Iteration Infinite Tw... 
[09/08 20:20:52  15297s] Calculate early delays in OCV mode...
[09/08 20:20:52  15297s] Calculate late delays in OCV mode...
[09/08 20:20:52  15297s] Start delay calculation (fullDC) (8 T). (MEM=3943.16)
[09/08 20:20:52  15297s] End AAE Lib Interpolated Model. (MEM=3960.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:20:52  15298s] Type 'man IMPESI-3194' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:20:52  15298s] Type 'man IMPESI-3199' for more detail.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 20:20:52  15298s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:20:55  15316s] Total number of fetched objects 50057
[09/08 20:20:55  15316s] AAE_INFO-618: Total number of nets in the design is 51383,  97.6 percent of the nets selected for SI analysis
[09/08 20:20:55  15316s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 20:20:55  15316s] End delay calculation. (MEM=4263.53 CPU=0:00:18.4 REAL=0:00:03.0)
[09/08 20:20:55  15316s] End delay calculation (fullDC). (MEM=4263.53 CPU=0:00:19.6 REAL=0:00:03.0)
[09/08 20:20:55  15316s] *** CDM Built up (cpu=0:00:21.8  real=0:00:04.0  mem= 4263.5M) ***
[09/08 20:20:56  15321s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4263.5M)
[09/08 20:20:56  15321s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 20:20:56  15321s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4263.5M)
[09/08 20:20:56  15321s] Starting SI iteration 2
[09/08 20:20:56  15321s] Calculate early delays in OCV mode...
[09/08 20:20:56  15321s] Calculate late delays in OCV mode...
[09/08 20:20:56  15321s] Start delay calculation (fullDC) (8 T). (MEM=3908.66)
[09/08 20:20:56  15321s] End AAE Lib Interpolated Model. (MEM=3908.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:20:58  15332s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 20:20:58  15332s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50057. 
[09/08 20:20:58  15332s] Total number of fetched objects 50057
[09/08 20:20:58  15332s] AAE_INFO-618: Total number of nets in the design is 51383,  19.6 percent of the nets selected for SI analysis
[09/08 20:20:58  15332s] End delay calculation. (MEM=4241.57 CPU=0:00:10.3 REAL=0:00:01.0)
[09/08 20:20:58  15332s] End delay calculation (fullDC). (MEM=4241.57 CPU=0:00:10.5 REAL=0:00:02.0)
[09/08 20:20:58  15332s] *** CDM Built up (cpu=0:00:10.5  real=0:00:02.0  mem= 4241.6M) ***
[09/08 20:20:59  15334s] **WARN: (TA-201):	The software could not find a defined path group matching the name 'reg2reg'. You can use the report_path_groups or get_path_groups commands to see the currently defined path groups.
[09/08 20:21:17  15336s] <CMD> report_timing -path_group reg2reg -path_type full_clock -through i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC561_CTS_7
[09/08 20:21:17  15336s] **WARN: (TA-201):	The software could not find a defined path group matching the name 'reg2reg'. You can use the report_path_groups or get_path_groups commands to see the currently defined path groups.
[09/08 20:21:26  15337s] <CMD> report_timing -path_group reg2reg -path_type full_clock
[09/08 20:22:16  15342s] <CMD> ecoChangeCell -inst i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC297_CTS_23 -cell sg13g2_buf_16
[09/08 20:22:17  15342s] Resize i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC297_CTS_23 (sg13g2_buf_4) to sg13g2_buf_16.
[09/08 20:22:23  15343s] <CMD> report_timing -path_group reg2reg -path_type full_clock -through i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_USKC297_CTS_23
[09/08 20:22:23  15343s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 20:22:24  15343s] #################################################################################
[09/08 20:22:24  15343s] # Design Stage: PostRoute
[09/08 20:22:24  15343s] # Design Name: croc_chip
[09/08 20:22:24  15343s] # Design Mode: 130nm
[09/08 20:22:24  15343s] # Analysis Mode: MMMC OCV 
[09/08 20:22:24  15343s] # Parasitics Mode: SPEF/RCDB
[09/08 20:22:24  15343s] # Signoff Settings: SI On 
[09/08 20:22:24  15343s] #################################################################################
[09/08 20:22:24  15345s] Topological Sorting (REAL = 0:00:00.0, MEM = 4176.4M, InitMEM = 4176.4M)
[09/08 20:22:24  15345s] Setting infinite Tws ...
[09/08 20:22:24  15345s] First Iteration Infinite Tw... 
[09/08 20:22:24  15345s] Calculate early delays in OCV mode...
[09/08 20:22:24  15345s] Calculate late delays in OCV mode...
[09/08 20:22:24  15345s] Start delay calculation (fullDC) (8 T). (MEM=4176.41)
[09/08 20:22:24  15346s] End AAE Lib Interpolated Model. (MEM=4193.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:22:25  15347s] Type 'man IMPESI-3194' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:22:25  15347s] Type 'man IMPESI-3199' for more detail.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:22:25  15347s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 20:22:27  15365s] Total number of fetched objects 50057
[09/08 20:22:27  15365s] AAE_INFO-618: Total number of nets in the design is 51383,  97.6 percent of the nets selected for SI analysis
[09/08 20:22:27  15365s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 20:22:27  15365s] End delay calculation. (MEM=4185.43 CPU=0:00:18.6 REAL=0:00:02.0)
[09/08 20:22:27  15365s] End delay calculation (fullDC). (MEM=4185.43 CPU=0:00:19.9 REAL=0:00:03.0)
[09/08 20:22:27  15365s] *** CDM Built up (cpu=0:00:22.2  real=0:00:03.0  mem= 4185.4M) ***
[09/08 20:22:28  15369s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4185.4M)
[09/08 20:22:28  15369s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 20:22:28  15370s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4185.4M)
[09/08 20:22:28  15370s] Starting SI iteration 2
[09/08 20:22:29  15370s] Calculate early delays in OCV mode...
[09/08 20:22:29  15370s] Calculate late delays in OCV mode...
[09/08 20:22:29  15370s] Start delay calculation (fullDC) (8 T). (MEM=3922.57)
[09/08 20:22:29  15370s] End AAE Lib Interpolated Model. (MEM=3922.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:22:30  15381s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 20:22:30  15381s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50057. 
[09/08 20:22:30  15381s] Total number of fetched objects 50057
[09/08 20:22:30  15381s] AAE_INFO-618: Total number of nets in the design is 51383,  19.6 percent of the nets selected for SI analysis
[09/08 20:22:30  15381s] End delay calculation. (MEM=4257.49 CPU=0:00:10.3 REAL=0:00:01.0)
[09/08 20:22:30  15381s] End delay calculation (fullDC). (MEM=4257.49 CPU=0:00:10.5 REAL=0:00:01.0)
[09/08 20:22:30  15381s] *** CDM Built up (cpu=0:00:10.5  real=0:00:01.0  mem= 4257.5M) ***
[09/08 20:22:31  15382s] **WARN: (TA-201):	The software could not find a defined path group matching the name 'reg2reg'. You can use the report_path_groups or get_path_groups commands to see the currently defined path groups.
[09/08 20:22:55  15385s] <CMD> report_timing -path_group reg2reg -path_type full_clock
[09/08 20:23:07  15386s] <CMD> timeDesign -postRoute -slackReports
[09/08 20:23:07  15386s]  Reset EOS DB
[09/08 20:23:07  15386s] Ignoring AAE DB Resetting ...
[09/08 20:23:08  15386s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45196 access done (mem: 4263.492M)
[09/08 20:23:08  15386s] Extraction called for design 'croc_chip' of instances=52708 and nets=51383 using extraction engine 'postRoute' at effort level 'low' .
[09/08 20:23:08  15386s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 20:23:08  15386s] RC Extraction called in multi-corner(1) mode.
[09/08 20:23:08  15386s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 20:23:08  15386s] Type 'man IMPEXT-6197' for more detail.
[09/08 20:23:08  15387s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 20:23:08  15387s] * Layer Id             : 1 - M1
[09/08 20:23:08  15387s]       Thickness        : 0.4
[09/08 20:23:08  15387s]       Min Width        : 0.16
[09/08 20:23:08  15387s]       Layer Dielectric : 4.1
[09/08 20:23:08  15387s] * Layer Id             : 2 - M2
[09/08 20:23:08  15387s]       Thickness        : 0.45
[09/08 20:23:08  15387s]       Min Width        : 0.2
[09/08 20:23:08  15387s]       Layer Dielectric : 4.1
[09/08 20:23:08  15387s] * Layer Id             : 3 - M3
[09/08 20:23:08  15387s]       Thickness        : 0.45
[09/08 20:23:08  15387s]       Min Width        : 0.2
[09/08 20:23:08  15387s]       Layer Dielectric : 4.1
[09/08 20:23:08  15387s] * Layer Id             : 4 - M4
[09/08 20:23:08  15387s]       Thickness        : 0.45
[09/08 20:23:08  15387s]       Min Width        : 0.2
[09/08 20:23:08  15387s]       Layer Dielectric : 4.1
[09/08 20:23:08  15387s] * Layer Id             : 5 - M5
[09/08 20:23:08  15387s]       Thickness        : 0.45
[09/08 20:23:08  15387s]       Min Width        : 0.2
[09/08 20:23:08  15387s]       Layer Dielectric : 4.1
[09/08 20:23:08  15387s] * Layer Id             : 6 - M6
[09/08 20:23:08  15387s]       Thickness        : 2
[09/08 20:23:08  15387s]       Min Width        : 1.64
[09/08 20:23:08  15387s]       Layer Dielectric : 4.1
[09/08 20:23:08  15387s] * Layer Id             : 7 - M7
[09/08 20:23:08  15387s]       Thickness        : 3
[09/08 20:23:08  15387s]       Min Width        : 2
[09/08 20:23:08  15387s]       Layer Dielectric : 4.1
[09/08 20:23:08  15387s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d -maxResLength 200  -basic
[09/08 20:23:08  15387s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 20:23:08  15387s]       RC Corner Indexes            0   
[09/08 20:23:08  15387s] Capacitance Scaling Factor   : 1.00000 
[09/08 20:23:08  15387s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 20:23:08  15387s] Resistance Scaling Factor    : 1.00000 
[09/08 20:23:08  15387s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 20:23:08  15387s] Clock Res. Scaling Factor    : 1.00000 
[09/08 20:23:08  15387s] Shrink Factor                : 1.00000
[09/08 20:23:09  15388s] LayerId::1 widthSet size::1
[09/08 20:23:09  15388s] LayerId::2 widthSet size::3
[09/08 20:23:09  15388s] LayerId::3 widthSet size::3
[09/08 20:23:09  15388s] LayerId::4 widthSet size::3
[09/08 20:23:09  15388s] LayerId::5 widthSet size::3
[09/08 20:23:09  15388s] LayerId::6 widthSet size::1
[09/08 20:23:09  15388s] LayerId::7 widthSet size::1
[09/08 20:23:09  15388s] Initializing multi-corner resistance tables ...
[09/08 20:23:09  15388s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343320 ; uaWl: 0.999798 ; uaWlH: 0.323750 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:23:10  15389s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4263.5M)
[09/08 20:23:10  15389s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for storing RC.
[09/08 20:23:11  15390s] Extracted 10.0003% (CPU Time= 0:00:02.5  MEM= 4311.5M)
[09/08 20:23:12  15391s] Extracted 20.0002% (CPU Time= 0:00:03.3  MEM= 4311.5M)
[09/08 20:23:14  15393s] Extracted 30.0003% (CPU Time= 0:00:05.7  MEM= 4311.5M)
[09/08 20:23:15  15394s] Extracted 40.0002% (CPU Time= 0:00:06.2  MEM= 4311.5M)
[09/08 20:23:16  15395s] Extracted 50.0003% (CPU Time= 0:00:06.9  MEM= 4311.5M)
[09/08 20:23:18  15397s] Extracted 60.0003% (CPU Time= 0:00:09.4  MEM= 4311.5M)
[09/08 20:23:19  15398s] Extracted 70.0002% (CPU Time= 0:00:09.9  MEM= 4311.5M)
[09/08 20:23:19  15398s] Extracted 80.0003% (CPU Time= 0:00:10.5  MEM= 4311.5M)
[09/08 20:23:20  15399s] Extracted 90.0002% (CPU Time= 0:00:11.6  MEM= 4311.5M)
[09/08 20:23:23  15402s] Extracted 100% (CPU Time= 0:00:14.5  MEM= 4311.5M)
[09/08 20:23:24  15403s] Number of Extracted Resistors     : 905318
[09/08 20:23:24  15403s] Number of Extracted Ground Cap.   : 927475
[09/08 20:23:24  15403s] Number of Extracted Coupling Cap. : 2002384
[09/08 20:23:24  15403s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4287.492M)
[09/08 20:23:24  15403s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 20:23:24  15403s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4287.5M)
[09/08 20:23:24  15403s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb_Filter.rcdb.d' for storing RC.
[09/08 20:23:25  15404s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45196 access done (mem: 4287.492M)
[09/08 20:23:25  15404s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4287.492M)
[09/08 20:23:25  15404s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4287.492M)
[09/08 20:23:25  15404s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 20:23:25  15405s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 4287.492M)
[09/08 20:23:25  15405s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=4287.492M)
[09/08 20:23:25  15405s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.2  Real Time: 0:00:17.0  MEM: 4287.492M)
[09/08 20:23:25  15405s] Starting delay calculation for Setup views
[09/08 20:23:26  15405s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 20:23:26  15405s] #################################################################################
[09/08 20:23:26  15405s] # Design Stage: PostRoute
[09/08 20:23:26  15405s] # Design Name: croc_chip
[09/08 20:23:26  15405s] # Design Mode: 130nm
[09/08 20:23:26  15405s] # Analysis Mode: MMMC OCV 
[09/08 20:23:26  15405s] # Parasitics Mode: SPEF/RCDB
[09/08 20:23:26  15405s] # Signoff Settings: SI On 
[09/08 20:23:26  15405s] #################################################################################
[09/08 20:23:26  15407s] Topological Sorting (REAL = 0:00:00.0, MEM = 4216.3M, InitMEM = 4216.3M)
[09/08 20:23:26  15408s] Setting infinite Tws ...
[09/08 20:23:26  15408s] First Iteration Infinite Tw... 
[09/08 20:23:26  15408s] Calculate early delays in OCV mode...
[09/08 20:23:26  15408s] Calculate late delays in OCV mode...
[09/08 20:23:26  15408s] Start delay calculation (fullDC) (8 T). (MEM=4216.33)
[09/08 20:23:27  15408s] LayerId::1 widthSet size::1
[09/08 20:23:27  15408s] LayerId::2 widthSet size::3
[09/08 20:23:27  15408s] LayerId::3 widthSet size::3
[09/08 20:23:27  15408s] LayerId::4 widthSet size::3
[09/08 20:23:27  15408s] LayerId::5 widthSet size::3
[09/08 20:23:27  15408s] LayerId::6 widthSet size::1
[09/08 20:23:27  15408s] LayerId::7 widthSet size::1
[09/08 20:23:27  15408s] Initializing multi-corner resistance tables ...
[09/08 20:23:27  15408s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343320 ; uaWl: 0.999798 ; uaWlH: 0.323750 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:23:28  15409s] End AAE Lib Interpolated Model. (MEM=4233.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:23:28  15409s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4233.355M)
[09/08 20:23:28  15409s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4233.4M)
[09/08 20:23:28  15409s] AAE_INFO: 8 threads acquired from CTE.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:23:28  15410s] Type 'man IMPESI-3194' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:23:28  15410s] Type 'man IMPESI-3199' for more detail.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 20:23:28  15410s] **WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
[09/08 20:23:31  15429s] Total number of fetched objects 50057
[09/08 20:23:31  15429s] AAE_INFO-618: Total number of nets in the design is 51383,  97.6 percent of the nets selected for SI analysis
[09/08 20:23:31  15430s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 20:23:31  15430s] End delay calculation. (MEM=4201.36 CPU=0:00:19.8 REAL=0:00:03.0)
[09/08 20:23:31  15430s] End delay calculation (fullDC). (MEM=4201.36 CPU=0:00:21.8 REAL=0:00:05.0)
[09/08 20:23:31  15430s] *** CDM Built up (cpu=0:00:24.2  real=0:00:05.0  mem= 4201.4M) ***
[09/08 20:23:32  15434s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4201.4M)
[09/08 20:23:32  15434s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 20:23:32  15434s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4201.4M)
[09/08 20:23:32  15434s] Starting SI iteration 2
[09/08 20:23:32  15434s] Calculate early delays in OCV mode...
[09/08 20:23:32  15434s] Calculate late delays in OCV mode...
[09/08 20:23:32  15434s] Start delay calculation (fullDC) (8 T). (MEM=3945.49)
[09/08 20:23:32  15434s] End AAE Lib Interpolated Model. (MEM=3945.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:23:34  15445s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 20:23:34  15445s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50057. 
[09/08 20:23:34  15445s] Total number of fetched objects 50057
[09/08 20:23:34  15445s] AAE_INFO-618: Total number of nets in the design is 51383,  19.6 percent of the nets selected for SI analysis
[09/08 20:23:34  15445s] End delay calculation. (MEM=4284.3 CPU=0:00:10.6 REAL=0:00:02.0)
[09/08 20:23:34  15445s] End delay calculation (fullDC). (MEM=4284.3 CPU=0:00:10.8 REAL=0:00:02.0)
[09/08 20:23:34  15445s] *** CDM Built up (cpu=0:00:10.8  real=0:00:02.0  mem= 4284.3M) ***
[09/08 20:23:35  15447s] *** Done Building Timing Graph (cpu=0:00:42.0 real=0:00:10.0 totSessionCpu=4:17:28 mem=4282.3M)
[09/08 20:23:35  15447s] All LLGs are deleted
[09/08 20:23:35  15447s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3950.3M
[09/08 20:23:35  15447s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3950.3M
[09/08 20:23:35  15447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3950.3M
[09/08 20:23:35  15447s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3950.3M
[09/08 20:23:35  15447s] Fast DP-INIT is on for default
[09/08 20:23:35  15447s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.188, REAL:0.047, MEM:3982.3M
[09/08 20:23:35  15447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.222, REAL:0.081, MEM:3982.3M
[09/08 20:23:35  15447s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3982.3M
[09/08 20:23:35  15447s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3982.3M
[09/08 20:23:36  15450s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.508  | -0.478  |  1.680  | -3.508  |   N/A   |  6.811  | -0.002  |  0.277  |
|           TNS (ns):|-103.333 | -35.011 |  0.000  | -68.322 |   N/A   |  0.000  | -0.003  |  0.000  |
|    Violating Paths:|   267   |   232   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (81)      |
|   max_fanout   |      4 (4)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.149%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/08 20:23:36  15450s] Total CPU time: 63.52 sec
[09/08 20:23:36  15450s] Total Real time: 29.0 sec
[09/08 20:23:36  15450s] Total Memory Usage: 3984.257812 Mbytes
[09/08 20:23:36  15450s] Info: pop threads available for lower-level modules during optimization.
[09/08 20:23:36  15450s] Reset AAE Options
[09/08 20:23:36  15450s] 
[09/08 20:23:36  15450s] =============================================================================================
[09/08 20:23:36  15450s]  Final TAT Report for timeDesign
[09/08 20:23:36  15450s] =============================================================================================
[09/08 20:23:36  15450s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 20:23:36  15450s] ---------------------------------------------------------------------------------------------
[09/08 20:23:36  15450s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:23:36  15450s] [ ExtractRC              ]      1   0:00:18.0  (  63.0 % )     0:00:18.0 /  0:00:18.7    1.0
[09/08 20:23:36  15450s] [ TimingUpdate           ]      2   0:00:00.5  (   1.6 % )     0:00:09.1 /  0:00:42.0    4.6
[09/08 20:23:36  15450s] [ FullDelayCalc          ]      1   0:00:08.6  (  30.2 % )     0:00:08.6 /  0:00:40.1    4.6
[09/08 20:23:36  15450s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.6 % )     0:00:01.4 /  0:00:02.7    1.9
[09/08 20:23:36  15450s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.7    3.5
[09/08 20:23:36  15450s] [ DrvReport              ]      1   0:00:00.1  (   0.5 % )     0:00:00.8 /  0:00:01.4    1.8
[09/08 20:23:36  15450s] [ GenerateReports        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 20:23:36  15450s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:23:36  15450s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 20:23:36  15450s] [ GenerateDrvReportData  ]      1   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:01.2    2.2
[09/08 20:23:36  15450s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.7    3.5
[09/08 20:23:36  15450s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 20:23:36  15450s] ---------------------------------------------------------------------------------------------
[09/08 20:23:36  15450s]  timeDesign TOTAL                   0:00:28.6  ( 100.0 % )     0:00:28.6 /  0:01:03.5    2.2
[09/08 20:23:36  15450s] ---------------------------------------------------------------------------------------------
[09/08 20:23:36  15450s] 
[09/08 20:23:42  15450s] <CMD> report_timing -path_group reg2reg -path_type full_clock
[09/08 20:24:25  15455s] <CMD> ecoChangeCell -Inst i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC307_CTS_14 -cell sg13g2_buf_16
[09/08 20:24:26  15455s] Resize i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC307_CTS_14 (sg13g2_buf_2) to sg13g2_buf_16.
[09/08 20:24:34  15456s] <CMD> report_timing -path_group reg2reg -path_type full_clock -through i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_postCTS_holdFE_USKC307_CTS_14
[09/08 20:24:34  15456s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 20:24:34  15457s] #################################################################################
[09/08 20:24:34  15457s] # Design Stage: PostRoute
[09/08 20:24:34  15457s] # Design Name: croc_chip
[09/08 20:24:34  15457s] # Design Mode: 130nm
[09/08 20:24:34  15457s] # Analysis Mode: MMMC OCV 
[09/08 20:24:34  15457s] # Parasitics Mode: SPEF/RCDB
[09/08 20:24:34  15457s] # Signoff Settings: SI On 
[09/08 20:24:34  15457s] #################################################################################
[09/08 20:24:35  15459s] Topological Sorting (REAL = 0:00:01.0, MEM = 4004.6M, InitMEM = 4004.6M)
[09/08 20:24:35  15459s] Setting infinite Tws ...
[09/08 20:24:35  15459s] First Iteration Infinite Tw... 
[09/08 20:24:35  15459s] Calculate early delays in OCV mode...
[09/08 20:24:35  15459s] Calculate late delays in OCV mode...
[09/08 20:24:35  15459s] Start delay calculation (fullDC) (8 T). (MEM=4004.61)
[09/08 20:24:35  15459s] End AAE Lib Interpolated Model. (MEM=4021.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:24:35  15460s] Type 'man IMPESI-3194' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:24:35  15460s] Type 'man IMPESI-3199' for more detail.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 20:24:35  15460s] **WARN: (IMPESI-3095):	Net: 'gpio12_io' has no receivers. SI analysis is not performed.
[09/08 20:24:38  15477s] Total number of fetched objects 50057
[09/08 20:24:38  15477s] AAE_INFO-618: Total number of nets in the design is 51383,  97.6 percent of the nets selected for SI analysis
[09/08 20:24:38  15477s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 20:24:38  15477s] End delay calculation. (MEM=4324.98 CPU=0:00:17.4 REAL=0:00:03.0)
[09/08 20:24:38  15478s] End delay calculation (fullDC). (MEM=4324.98 CPU=0:00:18.6 REAL=0:00:03.0)
[09/08 20:24:38  15478s] *** CDM Built up (cpu=0:00:20.9  real=0:00:04.0  mem= 4325.0M) ***
[09/08 20:24:39  15481s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4325.0M)
[09/08 20:24:39  15481s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 20:24:39  15482s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4325.0M)
[09/08 20:24:39  15482s] Starting SI iteration 2
[09/08 20:24:39  15482s] Calculate early delays in OCV mode...
[09/08 20:24:39  15482s] Calculate late delays in OCV mode...
[09/08 20:24:39  15482s] Start delay calculation (fullDC) (8 T). (MEM=3971.12)
[09/08 20:24:39  15482s] End AAE Lib Interpolated Model. (MEM=3971.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:24:41  15493s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 20:24:41  15493s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50057. 
[09/08 20:24:41  15493s] Total number of fetched objects 50057
[09/08 20:24:41  15493s] AAE_INFO-618: Total number of nets in the design is 51383,  19.6 percent of the nets selected for SI analysis
[09/08 20:24:41  15493s] End delay calculation. (MEM=4309.93 CPU=0:00:10.4 REAL=0:00:02.0)
[09/08 20:24:41  15493s] End delay calculation (fullDC). (MEM=4309.93 CPU=0:00:10.6 REAL=0:00:02.0)
[09/08 20:24:41  15493s] *** CDM Built up (cpu=0:00:10.6  real=0:00:02.0  mem= 4309.9M) ***
[09/08 20:24:41  15495s] **WARN: (TA-201):	The software could not find a defined path group matching the name 'reg2reg'. You can use the report_path_groups or get_path_groups commands to see the currently defined path groups.
[09/08 20:24:50  15495s] <CMD> report_timing -path_group reg2reg -path_type full_clock
[09/08 20:26:22  15505s] <CMD> report_timing -path_group reg2reg -path_type full_clock -gui
[09/08 20:26:22  15505s] **WARN: (TCLCMD-740):	 '-path_type' will be set to default: 'full_clock', for -machine_readable
[09/08 20:26:22  15505s] Parsing file report_timing.77270.mtarpt.gz...
[09/08 20:26:22  15505s] 
[09/08 20:26:30  15506s] <CMD> win
[09/08 20:26:30  15506s] <CMD> fit
[09/08 20:26:32  15507s] <CMD> zoomBox -521.67000 316.42200 2586.97900 1559.42500
[09/08 20:26:32  15507s] <CMD> zoomBox 374.43400 648.99000 1997.16800 1297.84500
[09/08 20:26:35  15508s] <CMD> zoomBox 636.78300 789.04400 1809.20800 1257.84200
[09/08 20:26:41  15508s] <CMD> zoomBox 504.26500 780.08800 1883.58800 1331.61500
[09/08 20:26:42  15509s] <CMD> zoomBox 194.09600 766.87200 2103.19400 1530.23100
[09/08 20:26:42  15509s] <CMD> zoomBox -235.20500 748.58100 2407.14700 1805.13400
[09/08 20:26:43  15509s] <CMD> zoomBox -821.20100 720.28600 2836.03300 2182.64300
[09/08 20:26:43  15510s] <CMD> zoomBox -1606.50400 673.91000 3455.41100 2697.93300
[09/08 20:26:43  15510s] <CMD> zoomBox -2105.90200 644.41800 3849.29300 3025.62200
[09/08 20:26:44  15510s] <CMD> zoomBox -3090.96500 31.90000 5151.52100 3327.68500
[09/08 20:26:45  15511s] <CMD> zoomBox -2448.74000 143.47300 4557.37300 2944.89000
[09/08 20:26:45  15511s] <CMD> zoomBox -421.37400 495.18700 2687.27800 1738.19200
[09/08 20:26:45  15511s] <CMD> zoomBox 363.55300 629.27900 1986.29100 1278.13600
[09/08 20:26:46  15512s] <CMD> zoomBox 840.41200 710.74200 1560.42900 998.64300
[09/08 20:26:46  15512s] <CMD> zoomBox 987.58600 735.81300 1429.76700 912.62100
[09/08 20:26:46  15512s] <CMD> zoomBox 1020.04300 744.32900 1395.89800 894.61600
[09/08 20:26:47  15512s] <CMD> zoomBox 1090.18200 763.08600 1321.00400 855.38100
[09/08 20:26:48  15512s] <CMD> zoomBox 1071.53300 757.25800 1343.09000 865.84100
[09/08 20:26:48  15512s] <CMD> zoomBox 1023.78200 742.33600 1399.64100 892.62400
[09/08 20:26:49  15512s] <CMD> zoomBox 993.41600 732.84600 1435.60300 909.65600
[09/08 20:26:49  15513s] <CMD> zoomBox 866.21500 693.09600 1586.24500 981.00200
[09/08 20:26:50  15513s] <CMD> setLayerPreference node_layer -isVisible 1
[09/08 20:26:51  15513s] <CMD> setLayerPreference node_layer -isVisible 0
[09/08 20:26:54  15513s] <CMD> zoomBox 798.81400 671.00200 1645.90800 1009.71500
[09/08 20:26:54  15514s] <CMD> zoomBox 626.23100 614.42900 1798.67900 1083.23600
[09/08 20:26:54  15514s] <CMD> zoomBox 225.72800 420.93400 2134.86400 1184.30800
[09/08 20:26:55  15514s] <CMD> zoomBox 42.56800 332.44400 2288.61000 1230.53100
[09/08 20:26:56  15514s] <CMD> zoomBox 238.82900 456.03400 2147.96500 1219.40800
[09/08 20:26:56  15514s] <CMD> zoomBox 440.94800 565.91800 2063.71400 1214.78600
[09/08 20:26:56  15514s] <CMD> zoomBox 612.74900 659.31900 1992.10000 1210.85700
[09/08 20:26:57  15514s] <CMD> zoomBox 755.74300 733.24500 1928.19300 1202.05300
[09/08 20:26:57  15514s] <CMD> zoomBox 877.28900 795.95300 1873.87200 1194.44000
[09/08 20:26:58  15514s] <CMD> zoomBox 787.22500 732.59900 1959.67800 1201.40800
[09/08 20:26:59  15514s] <CMD> zoomBox 920.99200 772.76200 1641.02600 1060.67000
[09/08 20:26:59  15515s] <CMD> zoomBox 1028.05500 798.51800 1403.91900 948.80800
[09/08 20:27:00  15515s] <CMD> fit
[09/08 20:27:00  15515s] <CMD> zoomBox -1610.79600 -92.00100 3451.11600 1932.02100
[09/08 20:27:01  15515s] <CMD> zoomBox -650.42900 3.85800 1991.92300 1060.41100
[09/08 20:27:02  15515s] <CMD> zoomBox -380.86300 102.14700 1865.13700 1000.21700
[09/08 20:27:02  15515s] <CMD> zoomBox -140.85600 208.43200 1768.24400 971.79200
[09/08 20:27:02  15515s] <CMD> zoomBox 510.57200 507.03100 1507.13500 905.51000
[09/08 20:27:03  15515s] <CMD> zoomBox 612.12900 552.43600 1459.20800 891.14300
[09/08 20:27:03  15515s] <CMD> zoomBox 779.66200 629.52000 1391.67900 874.23700
[09/08 20:27:03  15515s] <CMD> zoomBox 980.12600 725.45800 1299.60400 853.20200
[09/08 20:27:04  15515s] <CMD> zoomBox 1060.95800 764.43900 1257.16000 842.89100
[09/08 20:27:04  15516s] <CMD> zoomBox 1116.82900 792.29200 1219.24900 833.24500
[09/08 20:27:04  15516s] <CMD> zoomBox 1124.46000 794.64800 1211.51700 829.45800
[09/08 20:27:04  15516s] <CMD> zoomBox 1141.14300 799.79800 1194.60900 821.17700
[09/08 20:27:05  15516s] <CMD> selectInst i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdFE_PSBC227_FE_RN_2623_0
[09/08 20:29:41  15532s] <CMD> deselectAll
[09/08 20:29:42  15532s] <CMD> zoomBox 1130.64100 798.53200 1204.64300 828.12200
[09/08 20:29:43  15532s] <CMD> zoomBox 1120.61000 797.30500 1207.67100 832.11700
[09/08 20:29:43  15532s] <CMD> zoomBox 1094.92200 794.16400 1215.42400 842.34700
[09/08 20:29:44  15532s] <CMD> zoomBox 1036.75900 787.05300 1232.97800 865.51200
[09/08 20:29:44  15533s] <CMD> zoomBox 1010.15900 783.80100 1241.00600 876.10600
[09/08 20:29:44  15533s] <CMD> zoomBox 847.77900 763.79400 1290.01400 940.62300
[09/08 20:29:45  15533s] <CMD> zoomBox 717.30300 747.71800 1329.39300 992.46400
[09/08 20:29:45  15533s] <CMD> zoomBox 634.33000 737.49400 1354.43600 1025.43100
[09/08 20:29:45  15533s] <CMD> zoomBox 287.75600 694.66900 1460.33400 1163.52800
[09/08 20:29:47  15533s] <CMD> zoomBox 187.63700 598.18600 1810.58300 1247.12600
[09/08 20:29:47  15533s] <CMD> zoomBox 123.96900 536.82900 2033.31700 1300.28800
[09/08 20:29:48  15533s] <CMD> zoomBox 597.16100 690.34400 1769.74000 1159.20400
[09/08 20:29:50  15534s] <CMD> zoomBox 694.58800 722.08900 1691.28100 1120.62000
[09/08 20:30:00  15535s] <CMD> setLayerPreference node_layer -isVisible 1
[09/08 20:30:07  15536s] <CMD> zoomBox 826.76100 734.70300 1673.95000 1073.45400
[09/08 20:30:08  15536s] <CMD> zoomBox 1428.23700 792.10800 1595.03100 858.80100
[09/08 20:30:08  15536s] <CMD> zoomBox 1484.17900 797.58500 1586.61400 838.54400
[09/08 20:30:09  15537s] <CMD> zoomBox 1495.08000 800.13300 1582.15000 834.94800
[09/08 20:30:09  15537s] <CMD> zoomBox 1512.22200 804.13900 1575.13000 829.29300
[09/08 20:30:10  15537s] <CMD> zoomBox 1525.14300 807.01500 1570.59500 825.18900
[09/08 20:30:10  15537s] <CMD> zoomBox 1530.43000 808.05000 1569.06400 823.49800
[09/08 20:30:10  15537s] <CMD> zoomBox 1541.98900 810.31300 1565.71800 819.80100
[09/08 20:30:10  15537s] <CMD> zoomBox 1549.07600 811.68300 1563.64900 817.51000
[09/08 20:30:11  15537s] <CMD> zoomBox 1553.12200 812.52900 1562.07300 816.10800
[09/08 20:30:11  15537s] <CMD> zoomBox 1554.08300 812.73100 1561.69200 815.77300
[09/08 20:30:12  15537s] <CMD> zoomBox 1554.75600 812.94600 1561.22400 815.53200
[09/08 20:30:12  15537s] <CMD> zoomBox 1555.32300 813.13000 1560.82100 815.32800
[09/08 20:30:13  15537s] <CMD> zoomBox 1556.56300 813.52900 1559.94100 814.88000
[09/08 20:30:13  15537s] <CMD> zoomBox 1557.10400 813.70600 1559.54500 814.68200
[09/08 20:30:14  15537s] <CMD> zoomBox 1555.34800 813.12600 1560.85600 815.32800
[09/08 20:30:14  15537s] <CMD> zoomBox 1552.46000 812.17000 1563.01400 816.39000
[09/08 20:30:15  15537s] <CMD> zoomBox 1551.39400 811.81700 1563.81100 816.78200
[09/08 20:30:15  15537s] <CMD> zoomBox 1542.48300 808.86900 1570.47100 820.06000
[09/08 20:30:15  15537s] <CMD> zoomBox 1522.40100 802.22500 1585.48000 827.44700
[09/08 20:30:15  15538s] <CMD> zoomBox 1499.71900 794.72200 1602.43300 835.79300
[09/08 20:30:16  15538s] <CMD> zoomBox 1462.91200 782.55300 1630.16700 849.43000
[09/08 20:30:16  15538s] <CMD> zoomBox 1446.08600 776.98700 1642.85700 855.66700
[09/08 20:30:16  15538s] <CMD> zoomBox 1305.81000 730.46900 1749.28500 907.79400
[09/08 20:30:16  15538s] <CMD> zoomBox 1147.36900 677.92700 1869.49600 966.67200
[09/08 20:30:17  15538s] <CMD> zoomBox 1075.09600 653.89900 1924.65800 993.59900
[09/08 20:30:18  15538s] <CMD> zoomBox 633.90600 507.21600 2261.40100 1157.97500
[09/08 20:30:18  15539s] <CMD> zoomBox 471.02300 453.06200 2385.72300 1218.66100
[09/08 20:30:19  15539s] <CMD> zoomBox -6077.18500 -1724.02800 7383.70800 3658.35400
[09/08 20:30:35  15541s] <CMD> ecoRoute
[09/08 20:30:35  15541s] ### Time Record (ecoRoute) is installed.
[09/08 20:30:35  15541s] **INFO: User settings:
[09/08 20:30:35  15541s] setNanoRouteMode -drouteAntennaFactor                           1
[09/08 20:30:35  15541s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[09/08 20:30:35  15541s] setNanoRouteMode -drouteStartIteration                          0
[09/08 20:30:35  15541s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/08 20:30:35  15541s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/08 20:30:35  15541s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/08 20:30:35  15541s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 20:30:35  15541s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 20:30:35  15541s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 20:30:35  15541s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/08 20:30:35  15541s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 20:30:35  15541s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 20:30:35  15541s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 20:30:35  15541s] setNanoRouteMode -timingEngine                                  {}
[09/08 20:30:35  15541s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 20:30:35  15541s] setDesignMode -congEffort                                       high
[09/08 20:30:35  15541s] setDesignMode -flowEffort                                       standard
[09/08 20:30:35  15541s] setDesignMode -process                                          130
[09/08 20:30:35  15541s] setDesignMode -topRoutingLayer                                  Metal5
[09/08 20:30:35  15541s] 
[09/08 20:30:35  15541s] #% Begin globalDetailRoute (date=09/08 20:30:35, mem=3042.0M)
[09/08 20:30:35  15541s] 
[09/08 20:30:35  15541s] globalDetailRoute
[09/08 20:30:35  15541s] 
[09/08 20:30:35  15541s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[09/08 20:30:35  15541s] ### Time Record (globalDetailRoute) is installed.
[09/08 20:30:35  15541s] #Start globalDetailRoute on Mon Sep  8 20:30:35 2025
[09/08 20:30:35  15541s] #
[09/08 20:30:35  15541s] ### Time Record (Pre Callback) is installed.
[09/08 20:30:35  15541s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45196 access done (mem: 4049.930M)
[09/08 20:30:35  15541s] ### Time Record (Pre Callback) is uninstalled.
[09/08 20:30:35  15541s] ### Time Record (DB Import) is installed.
[09/08 20:30:35  15541s] ### Time Record (Timing Data Generation) is installed.
[09/08 20:30:35  15541s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 20:30:35  15542s] LayerId::1 widthSet size::1
[09/08 20:30:35  15542s] LayerId::2 widthSet size::3
[09/08 20:30:35  15542s] LayerId::3 widthSet size::3
[09/08 20:30:35  15542s] LayerId::4 widthSet size::3
[09/08 20:30:35  15542s] LayerId::5 widthSet size::3
[09/08 20:30:35  15542s] LayerId::6 widthSet size::1
[09/08 20:30:35  15542s] LayerId::7 widthSet size::1
[09/08 20:30:35  15542s] Initializing multi-corner resistance tables ...
[09/08 20:30:35  15542s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343320 ; uaWl: 0.999798 ; uaWlH: 0.323750 ; aWlH: 0.000000 ; Pmax: 0.859100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 20:30:36  15542s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 20:30:36  15542s] #To increase the message display limit, refer to the product command reference manual.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 20:30:36  15542s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 20:30:36  15542s] #To increase the message display limit, refer to the product command reference manual.
[09/08 20:30:36  15543s] ### Net info: total nets: 51383
[09/08 20:30:36  15543s] ### Net info: dirty nets: 1
[09/08 20:30:36  15543s] ### Net info: marked as disconnected nets: 0
[09/08 20:30:37  15545s] #num needed restored net=48
[09/08 20:30:37  15545s] #need_extraction net=48 (total=51383)
[09/08 20:30:37  15545s] ### Net info: fully routed nets: 45148
[09/08 20:30:37  15545s] ### Net info: trivial (< 2 pins) nets: 6235
[09/08 20:30:37  15545s] ### Net info: unrouted nets: 0
[09/08 20:30:37  15545s] ### Net info: re-extraction nets: 0
[09/08 20:30:37  15545s] ### Net info: ignored nets: 0
[09/08 20:30:37  15545s] ### Net info: skip routing nets: 48
[09/08 20:30:37  15545s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:30:37  15545s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:30:37  15545s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:30:37  15545s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:30:37  15545s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:30:37  15545s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[09/08 20:30:37  15545s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 20:30:37  15545s] #To increase the message display limit, refer to the product command reference manual.
[09/08 20:30:37  15545s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 20:30:37  15546s] #Processed 4 dirty instances, 10 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[09/08 20:30:37  15546s] #(4 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 10 nets marked need extraction)
[09/08 20:30:37  15546s] ### import design signature (757): route=462472124 flt_obj=0 vio=1175485413 swire=282492057 shield_wire=1 net_attr=1854863821 dirty_area=2109992341, del_dirty_area=0 cell=1297058440 placement=707970256 pin_access=1341894652
[09/08 20:30:37  15546s] ### Time Record (DB Import) is uninstalled.
[09/08 20:30:37  15546s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 20:30:37  15546s] #RTESIG:78da8d924b4f032114855dfb2b6e681735b195e73cb6266ed534ea96d081d1a62334c02c
[09/08 20:30:37  15546s] #       faefc536eea6736505e1e3dc73ee65b1fc78da02e174c3e8fa48a9d40c9eb7bc6c985853
[09/08 20:30:37  15546s] #       2ee403a7ba5cbd3f92dbc5f2e5f54d482066cc01e01852d69d19869de90e045629c7bdff
[09/08 20:30:37  15546s] #       bc8731b908c9e55c4e7797474a408ea383d52e84619a50407e91a2935df4269e26b15a61
[09/08 20:30:37  15546s] #       428c37c036f4bc60d50fc1e4e982adba0499775e15b93f6cce58a338f46648b3d6986851
[09/08 20:30:37  15546s] #       fb42e111454df162920b1c528c024987131354f756a74e7f59aded3e58a7f97c67985275
[09/08 20:30:37  15546s] #       f93818d48a52201b6f4db485757efcbe46969fe583770855a3eda92b8a3345879cdb8304
[09/08 20:30:37  15546s] #       68243e8f46c97f30153e8e46e1e99a9601b96afae60774762bbc
[09/08 20:30:37  15546s] #
[09/08 20:30:37  15546s] #Skip comparing routing design signature in db-snapshot flow
[09/08 20:30:37  15546s] ### Time Record (Data Preparation) is installed.
[09/08 20:30:38  15546s] #RTESIG:78da8d923f4fc33010c599f91427b7432bd1e2bf89b322b102aa80d5726307aa86b88a9d
[09/08 20:30:38  15546s] #       a1df1e938a2dcdd5932dfffcdebb3b2f969fcf3b209c6e19dd9c289586c1cb8ee70d131b
[09/08 20:30:38  15546s] #       ca857ce4d4e4ab8f2772bf58bebebd0b09c40e29009c424ca6b66dbbb7f591c02aa6fed0
[09/08 20:30:38  15546s] #       7d3dc0107d0fd1a7944febcb232520f58387d53e84769a5040fe90ac937cdfd9fe3c8995
[09/08 20:30:38  15546s] #       0a13625c03dbd271c1aa69834dd38695ba14329fbcc872ffd85c30ad3834b68db3d198a8
[09/08 20:30:38  15546s] #       d0f842e1258a92e266920b1c528c0289c73313d434cec4da7c3b63dc21386ff87c679852
[09/08 20:30:38  15546s] #       65fe381854896c906ce76cef32ebbbe1e71a997f56173a8f5025da9e716663e948b8b2a0
[09/08 20:30:38  15546s] #       a858990d6f12d3121f9c56f206a6c0e7a615de065d31205743dffd027db73871
[09/08 20:30:38  15546s] #
[09/08 20:30:38  15546s] ### Time Record (Data Preparation) is uninstalled.
[09/08 20:30:38  15546s] #Using multithreading with 8 threads.
[09/08 20:30:38  15546s] ### Time Record (Data Preparation) is installed.
[09/08 20:30:38  15546s] #Start routing data preparation on Mon Sep  8 20:30:38 2025
[09/08 20:30:38  15546s] #
[09/08 20:30:38  15547s] #Minimum voltage of a net in the design = 0.000.
[09/08 20:30:38  15547s] #Maximum voltage of a net in the design = 1.320.
[09/08 20:30:38  15547s] #Voltage range [0.000 - 1.320] has 51381 nets.
[09/08 20:30:38  15547s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 20:30:38  15547s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 20:30:38  15547s] ### Time Record (Cell Pin Access) is installed.
[09/08 20:30:38  15547s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 20:30:39  15548s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 20:30:39  15548s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 20:30:39  15548s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 20:30:39  15548s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 20:30:39  15548s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 20:30:39  15548s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 20:30:39  15548s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 20:30:39  15548s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 20:30:39  15548s] #Monitoring time of adding inner blkg by smac
[09/08 20:30:39  15548s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3024.80 (MB), peak = 4324.43 (MB)
[09/08 20:30:41  15550s] #Regenerating Ggrids automatically.
[09/08 20:30:41  15550s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[09/08 20:30:41  15550s] #Using automatically generated G-grids.
[09/08 20:30:41  15550s] #Done routing data preparation.
[09/08 20:30:41  15550s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3222.77 (MB), peak = 4324.43 (MB)
[09/08 20:30:41  15550s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1431.5100 1332.7050 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:30:41  15550s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1254.3900 724.0900 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:30:41  15550s] #WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1332.9050 1022.7200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_ECON579_1931. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:30:41  15550s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1437.1500 1332.8200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_USKN307_CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:30:41  15550s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1260.0300 723.9800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_USKN297_CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:30:41  15550s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1362.7500 826.3000 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_USKN561_CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:30:41  15550s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1334.4800 1022.6250 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[09/08 20:30:41  15550s] #
[09/08 20:30:41  15550s] #Connectivity extraction summary:
[09/08 20:30:41  15550s] #8 routed nets are extracted.
[09/08 20:30:41  15550s] #    7 (0.01%) extracted nets are partially routed.
[09/08 20:30:41  15550s] #45140 routed net(s) are imported.
[09/08 20:30:41  15550s] #6235 nets are fixed|skipped|trivial (not extracted).
[09/08 20:30:41  15550s] #Total number of nets = 51383.
[09/08 20:30:41  15550s] #
[09/08 20:30:41  15550s] #Start instance access analysis using 8 threads...
[09/08 20:30:41  15550s] ### Time Record (Instance Pin Access) is installed.
[09/08 20:30:42  15551s] #0 instance pins are hard to access
[09/08 20:30:42  15551s] #Instance access analysis statistics:
[09/08 20:30:42  15551s] #Cpu time = 00:00:01
[09/08 20:30:42  15551s] #Elapsed time = 00:00:01
[09/08 20:30:42  15551s] #Increased memory = 4.47 (MB)
[09/08 20:30:42  15551s] #Total memory = 3227.46 (MB)
[09/08 20:30:42  15551s] #Peak memory = 4324.43 (MB)
[09/08 20:30:42  15551s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 20:30:42  15551s] #
[09/08 20:30:42  15551s] #Finished routing data preparation on Mon Sep  8 20:30:42 2025
[09/08 20:30:42  15551s] #
[09/08 20:30:42  15551s] #Cpu time = 00:00:05
[09/08 20:30:42  15551s] #Elapsed time = 00:00:05
[09/08 20:30:42  15551s] #Increased memory = 209.52 (MB)
[09/08 20:30:42  15551s] #Total memory = 3227.46 (MB)
[09/08 20:30:42  15551s] #Peak memory = 4324.43 (MB)
[09/08 20:30:42  15551s] #
[09/08 20:30:42  15551s] ### Time Record (Data Preparation) is uninstalled.
[09/08 20:30:42  15551s] ### Time Record (Global Routing) is installed.
[09/08 20:30:42  15551s] #
[09/08 20:30:42  15551s] #Start global routing on Mon Sep  8 20:30:42 2025
[09/08 20:30:42  15551s] #
[09/08 20:30:42  15551s] #
[09/08 20:30:42  15551s] #Start global routing initialization on Mon Sep  8 20:30:42 2025
[09/08 20:30:42  15551s] #
[09/08 20:30:42  15551s] #Number of eco nets is 7
[09/08 20:30:42  15552s] #
[09/08 20:30:42  15552s] #Start global routing data preparation on Mon Sep  8 20:30:42 2025
[09/08 20:30:42  15552s] #
[09/08 20:30:43  15552s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  8 20:30:43 2025 with memory = 3227.68 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15552s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:43  15552s] #Start routing resource analysis on Mon Sep  8 20:30:43 2025
[09/08 20:30:43  15552s] #
[09/08 20:30:43  15552s] ### init_is_bin_blocked starts on Mon Sep  8 20:30:43 2025 with memory = 3227.68 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15552s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:30:43  15552s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  8 20:30:43 2025 with memory = 3231.66 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:3.2 GB, peak:4.2 GB --6.21 [8]--
[09/08 20:30:43  15554s] ### adjust_flow_cap starts on Mon Sep  8 20:30:43 2025 with memory = 3239.09 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.73 [8]--
[09/08 20:30:43  15554s] ### adjust_partial_route_blockage starts on Mon Sep  8 20:30:43 2025 with memory = 3239.66 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:30:43  15554s] ### set_via_blocked starts on Mon Sep  8 20:30:43 2025 with memory = 3239.66 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.85 [8]--
[09/08 20:30:43  15554s] ### copy_flow starts on Mon Sep  8 20:30:43 2025 with memory = 3240.38 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --2.51 [8]--
[09/08 20:30:43  15554s] #Routing resource analysis is done on Mon Sep  8 20:30:43 2025
[09/08 20:30:43  15554s] #
[09/08 20:30:43  15554s] ### report_flow_cap starts on Mon Sep  8 20:30:43 2025 with memory = 3234.88 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] #  Resource Analysis:
[09/08 20:30:43  15554s] #
[09/08 20:30:43  15554s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/08 20:30:43  15554s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/08 20:30:43  15554s] #  --------------------------------------------------------------
[09/08 20:30:43  15554s] #  Metal1         V        2515        1318       65536    64.99%
[09/08 20:30:43  15554s] #  Metal2         H        2873        1508       65536    33.29%
[09/08 20:30:43  15554s] #  Metal3         V        2513        1320       65536    32.91%
[09/08 20:30:43  15554s] #  Metal4         H        3122        1259       65536    32.99%
[09/08 20:30:43  15554s] #  Metal5         V        2732        1101       65536    27.42%
[09/08 20:30:43  15554s] #  --------------------------------------------------------------
[09/08 20:30:43  15554s] #  Total                  13755      32.14%      327680    38.32%
[09/08 20:30:43  15554s] #
[09/08 20:30:43  15554s] #  433 nets (0.84%) with 1 preferred extra spacing.
[09/08 20:30:43  15554s] #
[09/08 20:30:43  15554s] #
[09/08 20:30:43  15554s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.08 [8]--
[09/08 20:30:43  15554s] ### analyze_m2_tracks starts on Mon Sep  8 20:30:43 2025 with memory = 3235.01 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:30:43  15554s] ### report_initial_resource starts on Mon Sep  8 20:30:43 2025 with memory = 3235.01 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.91 [8]--
[09/08 20:30:43  15554s] ### mark_pg_pins_accessibility starts on Mon Sep  8 20:30:43 2025 with memory = 3235.01 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:43  15554s] ### set_net_region starts on Mon Sep  8 20:30:43 2025 with memory = 3235.01 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:43  15554s] #
[09/08 20:30:43  15554s] #Global routing data preparation is done on Mon Sep  8 20:30:43 2025
[09/08 20:30:43  15554s] #
[09/08 20:30:43  15554s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3235.01 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] #
[09/08 20:30:43  15554s] ### prepare_level starts on Mon Sep  8 20:30:43 2025 with memory = 3235.01 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### init level 1 starts on Mon Sep  8 20:30:43 2025 with memory = 3235.01 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:43  15554s] ### Level 1 hgrid = 256 X 256
[09/08 20:30:43  15554s] ### init level 2 starts on Mon Sep  8 20:30:43 2025 with memory = 3235.01 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.90 [8]--
[09/08 20:30:43  15554s] ### Level 2 hgrid = 64 X 64
[09/08 20:30:43  15554s] ### prepare_level_flow starts on Mon Sep  8 20:30:43 2025 with memory = 3235.68 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:30:43  15554s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.52 [8]--
[09/08 20:30:43  15554s] #
[09/08 20:30:43  15554s] #Global routing initialization is done on Mon Sep  8 20:30:43 2025
[09/08 20:30:43  15554s] #
[09/08 20:30:43  15554s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3235.68 (MB), peak = 4324.43 (MB)
[09/08 20:30:43  15554s] #
[09/08 20:30:43  15555s] #start global routing iteration 1...
[09/08 20:30:44  15555s] ### init_flow_edge starts on Mon Sep  8 20:30:44 2025 with memory = 3235.68 (MB), peak = 4324.43 (MB)
[09/08 20:30:44  15555s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.54 [8]--
[09/08 20:30:44  15555s] ### Uniform Hboxes (7x7)
[09/08 20:30:44  15555s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 20:30:44  15555s] ### measure_qor starts on Mon Sep  8 20:30:44 2025 with memory = 3236.18 (MB), peak = 4324.43 (MB)
[09/08 20:30:44  15555s] ### measure_congestion starts on Mon Sep  8 20:30:44 2025 with memory = 3236.18 (MB), peak = 4324.43 (MB)
[09/08 20:30:44  15555s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:44  15555s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --5.79 [8]--
[09/08 20:30:44  15555s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3235.88 (MB), peak = 4324.43 (MB)
[09/08 20:30:44  15555s] #
[09/08 20:30:44  15555s] #start global routing iteration 2...
[09/08 20:30:44  15556s] ### init_flow_edge starts on Mon Sep  8 20:30:44 2025 with memory = 3235.88 (MB), peak = 4324.43 (MB)
[09/08 20:30:44  15556s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.85 [8]--
[09/08 20:30:44  15556s] ### routing at level 2 (topmost level) iter 0
[09/08 20:30:44  15556s] ### measure_qor starts on Mon Sep  8 20:30:44 2025 with memory = 3236.28 (MB), peak = 4324.43 (MB)
[09/08 20:30:44  15556s] ### measure_congestion starts on Mon Sep  8 20:30:44 2025 with memory = 3236.28 (MB), peak = 4324.43 (MB)
[09/08 20:30:44  15556s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.96 [8]--
[09/08 20:30:44  15556s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --6.26 [8]--
[09/08 20:30:44  15556s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3236.28 (MB), peak = 4324.43 (MB)
[09/08 20:30:44  15556s] #
[09/08 20:30:44  15556s] #start global routing iteration 3...
[09/08 20:30:44  15556s] ### Uniform Hboxes (7x7)
[09/08 20:30:44  15556s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 20:30:44  15557s] ### measure_qor starts on Mon Sep  8 20:30:44 2025 with memory = 3250.66 (MB), peak = 4324.43 (MB)
[09/08 20:30:44  15557s] ### measure_congestion starts on Mon Sep  8 20:30:44 2025 with memory = 3250.66 (MB), peak = 4324.43 (MB)
[09/08 20:30:44  15557s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:44  15557s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --5.62 [8]--
[09/08 20:30:44  15557s] ### measure_congestion starts on Mon Sep  8 20:30:44 2025 with memory = 3250.66 (MB), peak = 4324.43 (MB)
[09/08 20:30:44  15557s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:45  15557s] ### Uniform Hboxes (7x7)
[09/08 20:30:45  15557s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 20:30:45  15557s] ### measure_qor starts on Mon Sep  8 20:30:45 2025 with memory = 3250.88 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15557s] ### measure_congestion starts on Mon Sep  8 20:30:45 2025 with memory = 3250.88 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15557s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:45  15557s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --5.92 [8]--
[09/08 20:30:45  15557s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3243.19 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15557s] #
[09/08 20:30:45  15557s] ### route_end starts on Mon Sep  8 20:30:45 2025 with memory = 3243.19 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] #
[09/08 20:30:45  15558s] #Total number of trivial nets (e.g. < 2 pins) = 6235 (skipped).
[09/08 20:30:45  15558s] #Total number of routable nets = 45148.
[09/08 20:30:45  15558s] #Total number of nets in the design = 51383.
[09/08 20:30:45  15558s] #
[09/08 20:30:45  15558s] #7 routable nets have only global wires.
[09/08 20:30:45  15558s] #45141 routable nets have only detail routed wires.
[09/08 20:30:45  15558s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 20:30:45  15558s] #814 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 20:30:45  15558s] #
[09/08 20:30:45  15558s] #Routed nets constraints summary:
[09/08 20:30:45  15558s] #---------------------------------------------------------
[09/08 20:30:45  15558s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[09/08 20:30:45  15558s] #---------------------------------------------------------
[09/08 20:30:45  15558s] #      Default            0              0               2  
[09/08 20:30:45  15558s] #     ndr_3w3s            3              3               0  
[09/08 20:30:45  15558s] #     ndr_2w2s            2              2               0  
[09/08 20:30:45  15558s] #---------------------------------------------------------
[09/08 20:30:45  15558s] #        Total            5              5               2  
[09/08 20:30:45  15558s] #---------------------------------------------------------
[09/08 20:30:45  15558s] #
[09/08 20:30:45  15558s] #Routing constraints summary of the whole design:
[09/08 20:30:45  15558s] #----------------------------------------------------------------------------------------------
[09/08 20:30:45  15558s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
[09/08 20:30:45  15558s] #----------------------------------------------------------------------------------------------
[09/08 20:30:45  15558s] #      Default                433            2                 2              0           44329  
[09/08 20:30:45  15558s] #     ndr_3w3s                  0          201                 0            201               0  
[09/08 20:30:45  15558s] #     ndr_2w2s                  0          183                 0            183               0  
[09/08 20:30:45  15558s] #----------------------------------------------------------------------------------------------
[09/08 20:30:45  15558s] #        Total                433          386                 2            384           44329  
[09/08 20:30:45  15558s] #----------------------------------------------------------------------------------------------
[09/08 20:30:45  15558s] #
[09/08 20:30:45  15558s] ### cal_base_flow starts on Mon Sep  8 20:30:45 2025 with memory = 3243.19 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] ### init_flow_edge starts on Mon Sep  8 20:30:45 2025 with memory = 3243.19 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.57 [8]--
[09/08 20:30:45  15558s] ### cal_flow starts on Mon Sep  8 20:30:45 2025 with memory = 3243.23 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:45  15558s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.19 [8]--
[09/08 20:30:45  15558s] ### report_overcon starts on Mon Sep  8 20:30:45 2025 with memory = 3243.23 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] #
[09/08 20:30:45  15558s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/08 20:30:45  15558s] #
[09/08 20:30:45  15558s] #                 OverCon       OverCon       OverCon          
[09/08 20:30:45  15558s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[09/08 20:30:45  15558s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[09/08 20:30:45  15558s] #  --------------------------------------------------------------------------
[09/08 20:30:45  15558s] #  Metal2        2(0.00%)      1(0.00%)      1(0.00%)   (0.01%)     0.43  
[09/08 20:30:45  15558s] #  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.45  
[09/08 20:30:45  15558s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.28  
[09/08 20:30:45  15558s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.13  
[09/08 20:30:45  15558s] #  --------------------------------------------------------------------------
[09/08 20:30:45  15558s] #     Total      2(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
[09/08 20:30:45  15558s] #
[09/08 20:30:45  15558s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[09/08 20:30:45  15558s] #  Overflow after GR: 0.00% H + 0.00% V
[09/08 20:30:45  15558s] #
[09/08 20:30:45  15558s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:45  15558s] ### cal_base_flow starts on Mon Sep  8 20:30:45 2025 with memory = 3243.23 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] ### init_flow_edge starts on Mon Sep  8 20:30:45 2025 with memory = 3243.23 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.59 [8]--
[09/08 20:30:45  15558s] ### cal_flow starts on Mon Sep  8 20:30:45 2025 with memory = 3243.07 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:45  15558s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.18 [8]--
[09/08 20:30:45  15558s] ### export_cong_map starts on Mon Sep  8 20:30:45 2025 with memory = 3243.07 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] ### PDZT_Export::export_cong_map starts on Mon Sep  8 20:30:45 2025 with memory = 3243.27 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.93 [8]--
[09/08 20:30:45  15558s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.94 [8]--
[09/08 20:30:45  15558s] ### import_cong_map starts on Mon Sep  8 20:30:45 2025 with memory = 3243.27 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:30:45  15558s] ### update starts on Mon Sep  8 20:30:45 2025 with memory = 3243.27 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] #Complete Global Routing.
[09/08 20:30:45  15558s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:30:45  15558s] #Total wire length = 2345611 um.
[09/08 20:30:45  15558s] #Total half perimeter of net bounding box = 1940713 um.
[09/08 20:30:45  15558s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:30:45  15558s] #Total wire length on LAYER Metal2 = 652245 um.
[09/08 20:30:45  15558s] #Total wire length on LAYER Metal3 = 934508 um.
[09/08 20:30:45  15558s] #Total wire length on LAYER Metal4 = 756890 um.
[09/08 20:30:45  15558s] #Total wire length on LAYER Metal5 = 1967 um.
[09/08 20:30:45  15558s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:30:45  15558s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:30:45  15558s] #Total number of vias = 289975
[09/08 20:30:45  15558s] #Up-Via Summary (total 289975):
[09/08 20:30:45  15558s] #           
[09/08 20:30:45  15558s] #-----------------------
[09/08 20:30:45  15558s] # Metal1         141840
[09/08 20:30:45  15558s] # Metal2         106151
[09/08 20:30:45  15558s] # Metal3          41505
[09/08 20:30:45  15558s] # Metal4            479
[09/08 20:30:45  15558s] #-----------------------
[09/08 20:30:45  15558s] #                289975 
[09/08 20:30:45  15558s] #
[09/08 20:30:45  15558s] #Total number of involved priority nets 5
[09/08 20:30:45  15558s] #Maximum src to sink distance for priority net 122.0
[09/08 20:30:45  15558s] #Average of max src_to_sink distance for priority net 62.1
[09/08 20:30:45  15558s] #Average of ave src_to_sink distance for priority net 45.3
[09/08 20:30:45  15558s] ### update cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --3.50 [8]--
[09/08 20:30:45  15558s] ### report_overcon starts on Mon Sep  8 20:30:45 2025 with memory = 3246.99 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.00 [8]--
[09/08 20:30:45  15558s] ### report_overcon starts on Mon Sep  8 20:30:45 2025 with memory = 3246.99 (MB), peak = 4324.43 (MB)
[09/08 20:30:45  15558s] #Max overcon = 3 tracks.
[09/08 20:30:45  15558s] #Total overcon = 0.00%.
[09/08 20:30:45  15558s] #Worst layer Gcell overcon rate = 0.00%.
[09/08 20:30:45  15558s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --0.99 [8]--
[09/08 20:30:45  15558s] ### route_end cpu:00:00:01, real:00:00:01, mem:3.2 GB, peak:4.2 GB --1.43 [8]--
[09/08 20:30:45  15559s] ### global_route design signature (760): route=590682717 net_attr=988523042
[09/08 20:30:46  15559s] #
[09/08 20:30:46  15559s] #Global routing statistics:
[09/08 20:30:46  15559s] #Cpu time = 00:00:08
[09/08 20:30:46  15559s] #Elapsed time = 00:00:03
[09/08 20:30:46  15559s] #Increased memory = 15.18 (MB)
[09/08 20:30:46  15559s] #Total memory = 3242.64 (MB)
[09/08 20:30:46  15559s] #Peak memory = 4324.43 (MB)
[09/08 20:30:46  15559s] #
[09/08 20:30:46  15559s] #Finished global routing on Mon Sep  8 20:30:46 2025
[09/08 20:30:46  15559s] #
[09/08 20:30:46  15559s] #
[09/08 20:30:46  15559s] ### Time Record (Global Routing) is uninstalled.
[09/08 20:30:46  15559s] ### Time Record (Data Preparation) is installed.
[09/08 20:30:46  15559s] ### Time Record (Data Preparation) is uninstalled.
[09/08 20:30:46  15560s] ### track-assign external-init starts on Mon Sep  8 20:30:46 2025 with memory = 3238.52 (MB), peak = 4324.43 (MB)
[09/08 20:30:46  15560s] ### Time Record (Track Assignment) is installed.
[09/08 20:30:47  15561s] ### Time Record (Track Assignment) is uninstalled.
[09/08 20:30:47  15561s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.33 [8]--
[09/08 20:30:47  15561s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3238.52 (MB), peak = 4324.43 (MB)
[09/08 20:30:47  15561s] ### track-assign engine-init starts on Mon Sep  8 20:30:47 2025 with memory = 3238.52 (MB), peak = 4324.43 (MB)
[09/08 20:30:47  15561s] ### Time Record (Track Assignment) is installed.
[09/08 20:30:47  15561s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.2 GB --1.12 [8]--
[09/08 20:30:47  15561s] ### track-assign core-engine starts on Mon Sep  8 20:30:47 2025 with memory = 3238.52 (MB), peak = 4324.43 (MB)
[09/08 20:30:47  15561s] #Start Track Assignment.
[09/08 20:30:49  15564s] #Done with 3 horizontal wires in 8 hboxes and 0 vertical wires in 8 hboxes.
[09/08 20:30:50  15565s] #Done with 0 horizontal wires in 8 hboxes and 0 vertical wires in 8 hboxes.
[09/08 20:30:50  15566s] #Complete Track Assignment.
[09/08 20:30:51  15566s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:30:51  15566s] #Total wire length = 2345637 um.
[09/08 20:30:51  15566s] #Total half perimeter of net bounding box = 1940713 um.
[09/08 20:30:51  15566s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:30:51  15566s] #Total wire length on LAYER Metal2 = 652265 um.
[09/08 20:30:51  15566s] #Total wire length on LAYER Metal3 = 934508 um.
[09/08 20:30:51  15566s] #Total wire length on LAYER Metal4 = 756896 um.
[09/08 20:30:51  15566s] #Total wire length on LAYER Metal5 = 1967 um.
[09/08 20:30:51  15566s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:30:51  15566s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:30:51  15566s] #Total number of vias = 289975
[09/08 20:30:51  15566s] #Up-Via Summary (total 289975):
[09/08 20:30:51  15566s] #           
[09/08 20:30:51  15566s] #-----------------------
[09/08 20:30:51  15566s] # Metal1         141840
[09/08 20:30:51  15566s] # Metal2         106151
[09/08 20:30:51  15566s] # Metal3          41505
[09/08 20:30:51  15566s] # Metal4            479
[09/08 20:30:51  15566s] #-----------------------
[09/08 20:30:51  15566s] #                289975 
[09/08 20:30:51  15566s] #
[09/08 20:30:51  15566s] ### track_assign design signature (763): route=1351060649
[09/08 20:30:51  15566s] ### track-assign core-engine cpu:00:00:05, real:00:00:04, mem:3.3 GB, peak:4.2 GB --1.50 [8]--
[09/08 20:30:51  15567s] ### Time Record (Track Assignment) is uninstalled.
[09/08 20:30:51  15567s] #cpu time = 00:00:07, elapsed time = 00:00:05, memory = 3237.20 (MB), peak = 4324.43 (MB)
[09/08 20:30:51  15567s] #
[09/08 20:30:51  15567s] #number of short segments in preferred routing layers
[09/08 20:30:51  15567s] #	Metal4    Total 
[09/08 20:30:51  15567s] #	1         1         
[09/08 20:30:51  15567s] #
[09/08 20:30:52  15568s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 20:30:52  15568s] #Cpu time = 00:00:22
[09/08 20:30:52  15568s] #Elapsed time = 00:00:14
[09/08 20:30:52  15568s] #Increased memory = 220.36 (MB)
[09/08 20:30:52  15568s] #Total memory = 3238.30 (MB)
[09/08 20:30:52  15568s] #Peak memory = 4324.43 (MB)
[09/08 20:30:52  15568s] #Using multithreading with 8 threads.
[09/08 20:30:52  15568s] ### Time Record (Detail Routing) is installed.
[09/08 20:30:52  15569s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 20:31:00  15577s] #
[09/08 20:31:00  15577s] #Start Detail Routing..
[09/08 20:31:00  15577s] #start initial detail routing ...
[09/08 20:31:00  15578s] ### Design has 0 dirty nets, 28 dirty-areas)
[09/08 20:31:03  15583s] # ECO: 0.1% of the total area was rechecked for DRC, and 0.3% required routing.
[09/08 20:31:03  15583s] #   number of violations = 74
[09/08 20:31:03  15583s] #
[09/08 20:31:03  15583s] #    By Layer and Type :
[09/08 20:31:03  15583s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:03  15583s] #	Metal1       12       19        6        5        0       42
[09/08 20:31:03  15583s] #	Metal2       12       15        0        0        0       27
[09/08 20:31:03  15583s] #	Metal3        1        1        0        0        1        3
[09/08 20:31:03  15583s] #	Metal4        2        0        0        0        0        2
[09/08 20:31:03  15583s] #	Totals       27       35        6        5        1       74
[09/08 20:31:03  15583s] #4 out of 52708 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/08 20:31:03  15583s] #0.0% of the total area is being checked for drcs
[09/08 20:31:03  15583s] #0.0% of the total area was checked
[09/08 20:31:03  15583s] #   number of violations = 74
[09/08 20:31:03  15583s] #
[09/08 20:31:03  15583s] #    By Layer and Type :
[09/08 20:31:03  15583s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:03  15583s] #	Metal1       12       19        6        5        0       42
[09/08 20:31:03  15583s] #	Metal2       12       15        0        0        0       27
[09/08 20:31:03  15583s] #	Metal3        1        1        0        0        1        3
[09/08 20:31:03  15583s] #	Metal4        2        0        0        0        0        2
[09/08 20:31:03  15583s] #	Totals       27       35        6        5        1       74
[09/08 20:31:03  15583s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3278.70 (MB), peak = 4324.43 (MB)
[09/08 20:31:03  15586s] #start 1st optimization iteration ...
[09/08 20:31:04  15587s] #   number of violations = 57
[09/08 20:31:04  15587s] #
[09/08 20:31:04  15587s] #    By Layer and Type :
[09/08 20:31:04  15587s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:04  15587s] #	Metal1        8       15        3        6        0       32
[09/08 20:31:04  15587s] #	Metal2        4       13        0        0        3       20
[09/08 20:31:04  15587s] #	Metal3        1        1        0        0        1        3
[09/08 20:31:04  15587s] #	Metal4        2        0        0        0        0        2
[09/08 20:31:04  15587s] #	Totals       15       29        3        6        4       57
[09/08 20:31:04  15587s] #    number of process antenna violations = 54
[09/08 20:31:04  15587s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3282.94 (MB), peak = 4324.43 (MB)
[09/08 20:31:04  15587s] #start 2nd optimization iteration ...
[09/08 20:31:04  15588s] #   number of violations = 65
[09/08 20:31:04  15588s] #
[09/08 20:31:04  15588s] #    By Layer and Type :
[09/08 20:31:04  15588s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:04  15588s] #	Metal1       11       19        4        6        0       40
[09/08 20:31:04  15588s] #	Metal2        8       14        0        0        1       23
[09/08 20:31:04  15588s] #	Metal3        0        0        0        0        1        1
[09/08 20:31:04  15588s] #	Metal4        1        0        0        0        0        1
[09/08 20:31:04  15588s] #	Totals       20       33        4        6        2       65
[09/08 20:31:04  15588s] #    number of process antenna violations = 61
[09/08 20:31:04  15588s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3283.79 (MB), peak = 4324.43 (MB)
[09/08 20:31:04  15589s] #start 3rd optimization iteration ...
[09/08 20:31:05  15592s] #   number of violations = 63
[09/08 20:31:05  15592s] #
[09/08 20:31:05  15592s] #    By Layer and Type :
[09/08 20:31:05  15592s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:05  15592s] #	Metal1       12       20        4        5        0       41
[09/08 20:31:05  15592s] #	Metal2        9       10        0        0        1       20
[09/08 20:31:05  15592s] #	Metal3        1        0        0        0        0        1
[09/08 20:31:05  15592s] #	Metal4        0        0        0        0        0        0
[09/08 20:31:05  15592s] #	Metal5        1        0        0        0        0        1
[09/08 20:31:05  15592s] #	Totals       23       30        4        5        1       63
[09/08 20:31:05  15592s] #    number of process antenna violations = 61
[09/08 20:31:05  15592s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3287.55 (MB), peak = 4324.43 (MB)
[09/08 20:31:06  15592s] #start 4th optimization iteration ...
[09/08 20:31:08  15598s] #   number of violations = 65
[09/08 20:31:08  15598s] #
[09/08 20:31:08  15598s] #    By Layer and Type :
[09/08 20:31:08  15598s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:08  15598s] #	Metal1       13       23        5        4        0       45
[09/08 20:31:08  15598s] #	Metal2        8       10        0        0        1       19
[09/08 20:31:08  15598s] #	Metal3        0        0        0        0        0        0
[09/08 20:31:08  15598s] #	Metal4        0        0        0        0        0        0
[09/08 20:31:08  15598s] #	Metal5        1        0        0        0        0        1
[09/08 20:31:08  15598s] #	Totals       22       33        5        4        1       65
[09/08 20:31:08  15598s] #    number of process antenna violations = 61
[09/08 20:31:08  15598s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3285.64 (MB), peak = 4324.43 (MB)
[09/08 20:31:08  15598s] #start 5th optimization iteration ...
[09/08 20:31:10  15604s] #   number of violations = 63
[09/08 20:31:10  15604s] #
[09/08 20:31:10  15604s] #    By Layer and Type :
[09/08 20:31:10  15604s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:31:10  15604s] #	Metal1       12       20        5        5       42
[09/08 20:31:10  15604s] #	Metal2        7       12        0        0       19
[09/08 20:31:10  15604s] #	Metal3        1        0        0        0        1
[09/08 20:31:10  15604s] #	Metal4        0        0        0        0        0
[09/08 20:31:10  15604s] #	Metal5        1        0        0        0        1
[09/08 20:31:10  15604s] #	Totals       21       32        5        5       63
[09/08 20:31:10  15604s] #    number of process antenna violations = 61
[09/08 20:31:10  15604s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3289.59 (MB), peak = 4324.43 (MB)
[09/08 20:31:10  15604s] #start 6th optimization iteration ...
[09/08 20:31:13  15610s] #   number of violations = 62
[09/08 20:31:13  15610s] #
[09/08 20:31:13  15610s] #    By Layer and Type :
[09/08 20:31:13  15610s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:31:13  15610s] #	Metal1       13       20        4        6       43
[09/08 20:31:13  15610s] #	Metal2        7       11        0        0       18
[09/08 20:31:13  15610s] #	Metal3        0        0        0        0        0
[09/08 20:31:13  15610s] #	Metal4        0        0        0        0        0
[09/08 20:31:13  15610s] #	Metal5        1        0        0        0        1
[09/08 20:31:13  15610s] #	Totals       21       31        4        6       62
[09/08 20:31:13  15610s] #    number of process antenna violations = 61
[09/08 20:31:13  15610s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3290.92 (MB), peak = 4324.43 (MB)
[09/08 20:31:13  15610s] #start 7th optimization iteration ...
[09/08 20:31:15  15614s] #   number of violations = 61
[09/08 20:31:15  15614s] #
[09/08 20:31:15  15614s] #    By Layer and Type :
[09/08 20:31:15  15614s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:15  15614s] #	Metal1       10       18        3        6        0       37
[09/08 20:31:15  15614s] #	Metal2        7       11        0        0        3       21
[09/08 20:31:15  15614s] #	Metal3        2        0        0        0        0        2
[09/08 20:31:15  15614s] #	Metal4        0        0        0        0        0        0
[09/08 20:31:15  15614s] #	Metal5        1        0        0        0        0        1
[09/08 20:31:15  15614s] #	Totals       20       29        3        6        3       61
[09/08 20:31:15  15614s] #    number of process antenna violations = 61
[09/08 20:31:15  15615s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3290.80 (MB), peak = 4324.43 (MB)
[09/08 20:31:15  15615s] #start 8th optimization iteration ...
[09/08 20:31:17  15619s] #   number of violations = 61
[09/08 20:31:17  15619s] #
[09/08 20:31:17  15619s] #    By Layer and Type :
[09/08 20:31:17  15619s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:17  15619s] #	Metal1       10       19        2        7        0       38
[09/08 20:31:17  15619s] #	Metal2        7       12        0        0        3       22
[09/08 20:31:17  15619s] #	Metal3        0        0        0        0        0        0
[09/08 20:31:17  15619s] #	Metal4        0        0        0        0        0        0
[09/08 20:31:17  15619s] #	Metal5        1        0        0        0        0        1
[09/08 20:31:17  15619s] #	Totals       18       31        2        7        3       61
[09/08 20:31:17  15619s] #    number of process antenna violations = 61
[09/08 20:31:17  15619s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3287.91 (MB), peak = 4324.43 (MB)
[09/08 20:31:17  15620s] #start 9th optimization iteration ...
[09/08 20:31:20  15625s] #   number of violations = 59
[09/08 20:31:20  15625s] #
[09/08 20:31:20  15625s] #    By Layer and Type :
[09/08 20:31:20  15625s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:20  15625s] #	Metal1       11       18        4        5        0       38
[09/08 20:31:20  15625s] #	Metal2        7       11        0        0        2       20
[09/08 20:31:20  15625s] #	Metal3        0        0        0        0        0        0
[09/08 20:31:20  15625s] #	Metal4        0        0        0        0        0        0
[09/08 20:31:20  15625s] #	Metal5        1        0        0        0        0        1
[09/08 20:31:20  15625s] #	Totals       19       29        4        5        2       59
[09/08 20:31:20  15625s] #    number of process antenna violations = 61
[09/08 20:31:20  15625s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3292.21 (MB), peak = 4324.43 (MB)
[09/08 20:31:20  15625s] #start 10th optimization iteration ...
[09/08 20:31:22  15630s] #   number of violations = 57
[09/08 20:31:22  15630s] #
[09/08 20:31:22  15630s] #    By Layer and Type :
[09/08 20:31:22  15630s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:31:22  15630s] #	Metal1        9       19        3        7       38
[09/08 20:31:22  15630s] #	Metal2        7       11        0        0       18
[09/08 20:31:22  15630s] #	Metal3        0        0        0        0        0
[09/08 20:31:22  15630s] #	Metal4        0        0        0        0        0
[09/08 20:31:22  15630s] #	Metal5        1        0        0        0        1
[09/08 20:31:22  15630s] #	Totals       17       30        3        7       57
[09/08 20:31:22  15630s] #    number of process antenna violations = 61
[09/08 20:31:22  15630s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3293.66 (MB), peak = 4324.43 (MB)
[09/08 20:31:22  15630s] #start 11th optimization iteration ...
[09/08 20:31:24  15635s] #   number of violations = 55
[09/08 20:31:24  15635s] #
[09/08 20:31:24  15635s] #    By Layer and Type :
[09/08 20:31:24  15635s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:31:24  15635s] #	Metal1        9       18        2        7       36
[09/08 20:31:24  15635s] #	Metal2        7       11        0        0       18
[09/08 20:31:24  15635s] #	Metal3        0        0        0        0        0
[09/08 20:31:24  15635s] #	Metal4        0        0        0        0        0
[09/08 20:31:24  15635s] #	Metal5        1        0        0        0        1
[09/08 20:31:24  15635s] #	Totals       17       29        2        7       55
[09/08 20:31:24  15635s] #    number of process antenna violations = 61
[09/08 20:31:24  15635s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3293.76 (MB), peak = 4324.43 (MB)
[09/08 20:31:24  15635s] #start 12th optimization iteration ...
[09/08 20:31:26  15641s] #   number of violations = 56
[09/08 20:31:26  15641s] #
[09/08 20:31:26  15641s] #    By Layer and Type :
[09/08 20:31:26  15641s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:31:26  15641s] #	Metal1        9       19        3        6       37
[09/08 20:31:26  15641s] #	Metal2        7       11        0        0       18
[09/08 20:31:26  15641s] #	Metal3        0        0        0        0        0
[09/08 20:31:26  15641s] #	Metal4        0        0        0        0        0
[09/08 20:31:26  15641s] #	Metal5        1        0        0        0        1
[09/08 20:31:26  15641s] #	Totals       17       30        3        6       56
[09/08 20:31:26  15641s] #    number of process antenna violations = 61
[09/08 20:31:26  15641s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3294.29 (MB), peak = 4324.43 (MB)
[09/08 20:31:26  15642s] #start 13th optimization iteration ...
[09/08 20:31:28  15645s] #   number of violations = 57
[09/08 20:31:28  15645s] #
[09/08 20:31:28  15645s] #    By Layer and Type :
[09/08 20:31:28  15645s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:28  15645s] #	Metal1       10       18        2        7        0       37
[09/08 20:31:28  15645s] #	Metal2        7       11        0        0        1       19
[09/08 20:31:28  15645s] #	Metal3        0        0        0        0        0        0
[09/08 20:31:28  15645s] #	Metal4        0        0        0        0        0        0
[09/08 20:31:28  15645s] #	Metal5        1        0        0        0        0        1
[09/08 20:31:28  15645s] #	Totals       18       29        2        7        1       57
[09/08 20:31:28  15645s] #    number of process antenna violations = 61
[09/08 20:31:28  15645s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3293.11 (MB), peak = 4324.43 (MB)
[09/08 20:31:28  15645s] #start 14th optimization iteration ...
[09/08 20:31:30  15649s] #   number of violations = 57
[09/08 20:31:30  15649s] #
[09/08 20:31:30  15649s] #    By Layer and Type :
[09/08 20:31:30  15649s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:30  15649s] #	Metal1       10       18        4        5        0       37
[09/08 20:31:30  15649s] #	Metal2        5       11        0        0        3       19
[09/08 20:31:30  15649s] #	Metal3        0        0        0        0        0        0
[09/08 20:31:30  15649s] #	Metal4        0        0        0        0        0        0
[09/08 20:31:30  15649s] #	Metal5        1        0        0        0        0        1
[09/08 20:31:30  15649s] #	Totals       16       29        4        5        3       57
[09/08 20:31:30  15649s] #    number of process antenna violations = 61
[09/08 20:31:30  15649s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3291.45 (MB), peak = 4324.43 (MB)
[09/08 20:31:30  15650s] #start 15th optimization iteration ...
[09/08 20:31:33  15656s] #   number of violations = 54
[09/08 20:31:33  15656s] #
[09/08 20:31:33  15656s] #    By Layer and Type :
[09/08 20:31:33  15656s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:33  15656s] #	Metal1        7       18        4        6        0       35
[09/08 20:31:33  15656s] #	Metal2        7       10        0        0        1       18
[09/08 20:31:33  15656s] #	Metal3        0        0        0        0        0        0
[09/08 20:31:33  15656s] #	Metal4        0        0        0        0        0        0
[09/08 20:31:33  15656s] #	Metal5        1        0        0        0        0        1
[09/08 20:31:33  15656s] #	Totals       15       28        4        6        1       54
[09/08 20:31:33  15656s] #    number of process antenna violations = 61
[09/08 20:31:33  15656s] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 3293.29 (MB), peak = 4324.43 (MB)
[09/08 20:31:33  15656s] #start 16th optimization iteration ...
[09/08 20:31:36  15664s] #   number of violations = 51
[09/08 20:31:36  15664s] #
[09/08 20:31:36  15664s] #    By Layer and Type :
[09/08 20:31:36  15664s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:31:36  15664s] #	Metal1        7       17        3        7       34
[09/08 20:31:36  15664s] #	Metal2        6       11        0        0       17
[09/08 20:31:36  15664s] #	Totals       13       28        3        7       51
[09/08 20:31:36  15664s] #    number of process antenna violations = 61
[09/08 20:31:36  15664s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 3294.56 (MB), peak = 4324.43 (MB)
[09/08 20:31:36  15664s] #start 17th optimization iteration ...
[09/08 20:31:38  15672s] #   number of violations = 55
[09/08 20:31:38  15672s] #
[09/08 20:31:38  15672s] #    By Layer and Type :
[09/08 20:31:38  15672s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:31:38  15672s] #	Metal1        7       20        2        7       36
[09/08 20:31:38  15672s] #	Metal2        8       11        0        0       19
[09/08 20:31:38  15672s] #	Totals       15       31        2        7       55
[09/08 20:31:38  15672s] #    number of process antenna violations = 61
[09/08 20:31:38  15672s] #cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3294.72 (MB), peak = 4324.43 (MB)
[09/08 20:31:38  15672s] #start 18th optimization iteration ...
[09/08 20:31:42  15684s] #   number of violations = 55
[09/08 20:31:42  15684s] #
[09/08 20:31:42  15684s] #    By Layer and Type :
[09/08 20:31:42  15684s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:31:42  15684s] #	Metal1        9       19        2        7       37
[09/08 20:31:42  15684s] #	Metal2        7       11        0        0       18
[09/08 20:31:42  15684s] #	Totals       16       30        2        7       55
[09/08 20:31:42  15684s] #    number of process antenna violations = 61
[09/08 20:31:42  15684s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3291.94 (MB), peak = 4324.43 (MB)
[09/08 20:31:42  15684s] #start 19th optimization iteration ...
[09/08 20:31:44  15689s] #   number of violations = 57
[09/08 20:31:44  15689s] #
[09/08 20:31:44  15689s] #    By Layer and Type :
[09/08 20:31:44  15689s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:31:44  15689s] #	Metal1       11       18        2        7       38
[09/08 20:31:44  15689s] #	Metal2        8       11        0        0       19
[09/08 20:31:44  15689s] #	Totals       19       29        2        7       57
[09/08 20:31:44  15689s] #    number of process antenna violations = 61
[09/08 20:31:44  15689s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3291.67 (MB), peak = 4324.43 (MB)
[09/08 20:31:44  15690s] #start 20th optimization iteration ...
[09/08 20:31:46  15695s] #   number of violations = 58
[09/08 20:31:46  15695s] #
[09/08 20:31:46  15695s] #    By Layer and Type :
[09/08 20:31:46  15695s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:46  15695s] #	Metal1       11       17        4        6        0       38
[09/08 20:31:46  15695s] #	Metal2        5       11        0        0        1       17
[09/08 20:31:46  15695s] #	Metal3        0        0        0        0        0        0
[09/08 20:31:46  15695s] #	Metal4        3        0        0        0        0        3
[09/08 20:31:46  15695s] #	Totals       19       28        4        6        1       58
[09/08 20:31:46  15695s] #    number of process antenna violations = 61
[09/08 20:31:46  15695s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3295.55 (MB), peak = 4324.43 (MB)
[09/08 20:31:47  15695s] #start 21th optimization iteration ...
[09/08 20:31:49  15702s] #   number of violations = 48
[09/08 20:31:49  15702s] #
[09/08 20:31:49  15702s] #    By Layer and Type :
[09/08 20:31:49  15702s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:31:49  15702s] #	Metal1        8       17        2        7       34
[09/08 20:31:49  15702s] #	Metal2        4       10        0        0       14
[09/08 20:31:49  15702s] #	Totals       12       27        2        7       48
[09/08 20:31:49  15702s] #    number of process antenna violations = 61
[09/08 20:31:49  15702s] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 3293.31 (MB), peak = 4324.43 (MB)
[09/08 20:31:49  15702s] #start 22th optimization iteration ...
[09/08 20:31:52  15709s] #   number of violations = 53
[09/08 20:31:52  15709s] #
[09/08 20:31:52  15709s] #    By Layer and Type :
[09/08 20:31:52  15709s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:52  15709s] #	Metal1        7       20        3        6        0       36
[09/08 20:31:52  15709s] #	Metal2        5       11        0        0        1       17
[09/08 20:31:52  15709s] #	Totals       12       31        3        6        1       53
[09/08 20:31:52  15709s] #    number of process antenna violations = 61
[09/08 20:31:52  15709s] #cpu time = 00:00:07, elapsed time = 00:00:02, memory = 3294.51 (MB), peak = 4324.43 (MB)
[09/08 20:31:52  15710s] #start 23th optimization iteration ...
[09/08 20:31:55  15719s] #   number of violations = 50
[09/08 20:31:55  15719s] #
[09/08 20:31:55  15719s] #    By Layer and Type :
[09/08 20:31:55  15719s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:31:55  15719s] #	Metal1        7       17        2        7        0       33
[09/08 20:31:55  15719s] #	Metal2        5       11        0        0        1       17
[09/08 20:31:55  15719s] #	Totals       12       28        2        7        1       50
[09/08 20:31:55  15719s] #    number of process antenna violations = 61
[09/08 20:31:55  15719s] #cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3293.17 (MB), peak = 4324.43 (MB)
[09/08 20:31:55  15719s] #start 24th optimization iteration ...
[09/08 20:31:59  15730s] #   number of violations = 42
[09/08 20:31:59  15730s] #
[09/08 20:31:59  15730s] #    By Layer and Type :
[09/08 20:31:59  15730s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:31:59  15730s] #	Metal1        3       15        2        7       27
[09/08 20:31:59  15730s] #	Metal2        4       11        0        0       15
[09/08 20:31:59  15730s] #	Totals        7       26        2        7       42
[09/08 20:31:59  15730s] #    number of process antenna violations = 61
[09/08 20:31:59  15730s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3294.47 (MB), peak = 4324.43 (MB)
[09/08 20:31:59  15731s] #start 25th optimization iteration ...
[09/08 20:32:01  15737s] #   number of violations = 55
[09/08 20:32:01  15737s] #
[09/08 20:32:01  15737s] #    By Layer and Type :
[09/08 20:32:01  15737s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:32:01  15737s] #	Metal1       10       18        3        7        0       38
[09/08 20:32:01  15737s] #	Metal2        5       11        0        0        1       17
[09/08 20:32:01  15737s] #	Totals       15       29        3        7        1       55
[09/08 20:32:01  15737s] #    number of process antenna violations = 61
[09/08 20:32:01  15737s] #cpu time = 00:00:07, elapsed time = 00:00:02, memory = 3293.47 (MB), peak = 4324.43 (MB)
[09/08 20:32:01  15738s] #start 26th optimization iteration ...
[09/08 20:32:04  15745s] #   number of violations = 53
[09/08 20:32:04  15745s] #
[09/08 20:32:04  15745s] #    By Layer and Type :
[09/08 20:32:04  15745s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:32:04  15745s] #	Metal1        9       19        3        6        0       37
[09/08 20:32:04  15745s] #	Metal2        4       11        0        0        1       16
[09/08 20:32:04  15745s] #	Totals       13       30        3        6        1       53
[09/08 20:32:04  15745s] #    number of process antenna violations = 61
[09/08 20:32:04  15745s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 3292.09 (MB), peak = 4324.43 (MB)
[09/08 20:32:04  15745s] #start 27th optimization iteration ...
[09/08 20:32:07  15755s] #   number of violations = 49
[09/08 20:32:07  15755s] #
[09/08 20:32:07  15755s] #    By Layer and Type :
[09/08 20:32:07  15755s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:32:07  15755s] #	Metal1        6       18        3        6       33
[09/08 20:32:07  15755s] #	Metal2        5       11        0        0       16
[09/08 20:32:07  15755s] #	Totals       11       29        3        6       49
[09/08 20:32:07  15755s] #    number of process antenna violations = 61
[09/08 20:32:07  15755s] #cpu time = 00:00:09, elapsed time = 00:00:03, memory = 3296.07 (MB), peak = 4324.43 (MB)
[09/08 20:32:07  15755s] #start 28th optimization iteration ...
[09/08 20:32:11  15765s] #   number of violations = 52
[09/08 20:32:11  15765s] #
[09/08 20:32:11  15765s] #    By Layer and Type :
[09/08 20:32:11  15765s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:32:11  15765s] #	Metal1        6       20        2        7       35
[09/08 20:32:11  15765s] #	Metal2        6       11        0        0       17
[09/08 20:32:11  15765s] #	Totals       12       31        2        7       52
[09/08 20:32:11  15765s] #    number of process antenna violations = 61
[09/08 20:32:11  15765s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 3292.34 (MB), peak = 4324.43 (MB)
[09/08 20:32:11  15765s] #start 29th optimization iteration ...
[09/08 20:32:14  15775s] #   number of violations = 57
[09/08 20:32:14  15775s] #
[09/08 20:32:14  15775s] #    By Layer and Type :
[09/08 20:32:14  15775s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:32:14  15775s] #	Metal1       10       19        3        6       38
[09/08 20:32:14  15775s] #	Metal2        9       10        0        0       19
[09/08 20:32:14  15775s] #	Totals       19       29        3        6       57
[09/08 20:32:14  15775s] #    number of process antenna violations = 61
[09/08 20:32:14  15775s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 3292.84 (MB), peak = 4324.43 (MB)
[09/08 20:32:14  15775s] #start 30th optimization iteration ...
[09/08 20:32:17  15785s] #   number of violations = 50
[09/08 20:32:17  15785s] #
[09/08 20:32:17  15785s] #    By Layer and Type :
[09/08 20:32:17  15785s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:32:17  15785s] #	Metal1        7       19        4        5       35
[09/08 20:32:17  15785s] #	Metal2        4       11        0        0       15
[09/08 20:32:17  15785s] #	Totals       11       30        4        5       50
[09/08 20:32:17  15785s] #    number of process antenna violations = 61
[09/08 20:32:17  15785s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 3293.33 (MB), peak = 4324.43 (MB)
[09/08 20:32:18  15785s] #start 31th optimization iteration ...
[09/08 20:32:21  15796s] #   number of violations = 48
[09/08 20:32:21  15796s] #
[09/08 20:32:21  15796s] #    By Layer and Type :
[09/08 20:32:21  15796s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:32:21  15796s] #	Metal1        7       19        3        6       35
[09/08 20:32:21  15796s] #	Metal2        3       10        0        0       13
[09/08 20:32:21  15796s] #	Totals       10       29        3        6       48
[09/08 20:32:21  15796s] #    number of process antenna violations = 61
[09/08 20:32:21  15796s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3294.39 (MB), peak = 4324.43 (MB)
[09/08 20:32:21  15796s] #start 32th optimization iteration ...
[09/08 20:32:25  15806s] #   number of violations = 56
[09/08 20:32:25  15806s] #
[09/08 20:32:25  15806s] #    By Layer and Type :
[09/08 20:32:25  15806s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:32:25  15806s] #	Metal1       11       18        3        6        0       38
[09/08 20:32:25  15806s] #	Metal2        6       11        0        0        1       18
[09/08 20:32:25  15806s] #	Totals       17       29        3        6        1       56
[09/08 20:32:25  15806s] #    number of process antenna violations = 61
[09/08 20:32:25  15806s] #cpu time = 00:00:11, elapsed time = 00:00:03, memory = 3294.06 (MB), peak = 4324.43 (MB)
[09/08 20:32:25  15807s] #start 33th optimization iteration ...
[09/08 20:32:29  15819s] #   number of violations = 56
[09/08 20:32:29  15819s] #
[09/08 20:32:29  15819s] #    By Layer and Type :
[09/08 20:32:29  15819s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:32:29  15819s] #	Metal1        9       20        2        7        0       38
[09/08 20:32:29  15819s] #	Metal2        5       10        0        0        2       17
[09/08 20:32:29  15819s] #	Metal3        1        0        0        0        0        1
[09/08 20:32:29  15819s] #	Totals       15       30        2        7        2       56
[09/08 20:32:29  15819s] #    number of process antenna violations = 61
[09/08 20:32:29  15819s] #cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3297.16 (MB), peak = 4324.43 (MB)
[09/08 20:32:29  15819s] #start 34th optimization iteration ...
[09/08 20:32:34  15832s] #   number of violations = 48
[09/08 20:32:34  15832s] #
[09/08 20:32:34  15832s] #    By Layer and Type :
[09/08 20:32:34  15832s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:32:34  15832s] #	Metal1        6       17        2        7        0       32
[09/08 20:32:34  15832s] #	Metal2        4       11        0        0        1       16
[09/08 20:32:34  15832s] #	Totals       10       28        2        7        1       48
[09/08 20:32:34  15832s] #    number of process antenna violations = 61
[09/08 20:32:34  15832s] #cpu time = 00:00:13, elapsed time = 00:00:05, memory = 3294.73 (MB), peak = 4324.43 (MB)
[09/08 20:32:34  15832s] #start 35th optimization iteration ...
[09/08 20:32:38  15844s] #   number of violations = 49
[09/08 20:32:38  15844s] #
[09/08 20:32:38  15844s] #    By Layer and Type :
[09/08 20:32:38  15844s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:32:38  15844s] #	Metal1        7       16        5        5        0       33
[09/08 20:32:38  15844s] #	Metal2        4       10        0        0        2       16
[09/08 20:32:38  15844s] #	Totals       11       26        5        5        2       49
[09/08 20:32:38  15844s] #    number of process antenna violations = 61
[09/08 20:32:39  15844s] #cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3296.77 (MB), peak = 4324.43 (MB)
[09/08 20:32:39  15845s] #start 36th optimization iteration ...
[09/08 20:32:43  15859s] #   number of violations = 57
[09/08 20:32:43  15859s] #
[09/08 20:32:43  15859s] #    By Layer and Type :
[09/08 20:32:43  15859s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:32:43  15859s] #	Metal1       12       20        2        7       41
[09/08 20:32:43  15859s] #	Metal2        6       10        0        0       16
[09/08 20:32:43  15859s] #	Totals       18       30        2        7       57
[09/08 20:32:43  15859s] #    number of process antenna violations = 61
[09/08 20:32:43  15859s] #cpu time = 00:00:14, elapsed time = 00:00:05, memory = 3298.48 (MB), peak = 4441.80 (MB)
[09/08 20:32:43  15859s] #start 37th optimization iteration ...
[09/08 20:32:49  15875s] #   number of violations = 51
[09/08 20:32:49  15875s] #
[09/08 20:32:49  15875s] #    By Layer and Type :
[09/08 20:32:49  15875s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:32:49  15875s] #	Metal1        7       18        2        7       34
[09/08 20:32:49  15875s] #	Metal2        6       11        0        0       17
[09/08 20:32:49  15875s] #	Totals       13       29        2        7       51
[09/08 20:32:49  15875s] #    number of process antenna violations = 61
[09/08 20:32:49  15875s] #cpu time = 00:00:16, elapsed time = 00:00:06, memory = 3294.24 (MB), peak = 4508.71 (MB)
[09/08 20:32:49  15875s] #start 38th optimization iteration ...
[09/08 20:32:54  15890s] #   number of violations = 56
[09/08 20:32:54  15890s] #
[09/08 20:32:54  15890s] #    By Layer and Type :
[09/08 20:32:54  15890s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:32:54  15890s] #	Metal1       10       20        2        7       39
[09/08 20:32:54  15890s] #	Metal2        6       11        0        0       17
[09/08 20:32:54  15890s] #	Totals       16       31        2        7       56
[09/08 20:32:54  15890s] #    number of process antenna violations = 61
[09/08 20:32:54  15890s] #cpu time = 00:00:15, elapsed time = 00:00:05, memory = 3294.88 (MB), peak = 4508.71 (MB)
[09/08 20:32:54  15890s] #start 39th optimization iteration ...
[09/08 20:33:00  15908s] #   number of violations = 46
[09/08 20:33:00  15908s] #
[09/08 20:33:00  15908s] #    By Layer and Type :
[09/08 20:33:00  15908s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:33:00  15908s] #	Metal1        3       15        2        7        0       27
[09/08 20:33:00  15908s] #	Metal2        6       11        0        0        2       19
[09/08 20:33:00  15908s] #	Totals        9       26        2        7        2       46
[09/08 20:33:00  15908s] #    number of process antenna violations = 61
[09/08 20:33:00  15908s] #cpu time = 00:00:18, elapsed time = 00:00:06, memory = 3295.92 (MB), peak = 4786.67 (MB)
[09/08 20:33:00  15908s] #start 40th optimization iteration ...
[09/08 20:33:05  15924s] #   number of violations = 51
[09/08 20:33:05  15924s] #
[09/08 20:33:05  15924s] #    By Layer and Type :
[09/08 20:33:05  15924s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:33:05  15924s] #	Metal1        7       16        2        7        0       32
[09/08 20:33:05  15924s] #	Metal2        5       12        0        0        2       19
[09/08 20:33:05  15924s] #	Totals       12       28        2        7        2       51
[09/08 20:33:05  15924s] #    number of process antenna violations = 61
[09/08 20:33:05  15924s] #cpu time = 00:00:16, elapsed time = 00:00:05, memory = 3297.89 (MB), peak = 4786.67 (MB)
[09/08 20:33:05  15924s] #start 41th optimization iteration ...
[09/08 20:33:09  15934s] #   number of violations = 43
[09/08 20:33:09  15934s] #
[09/08 20:33:09  15934s] #    By Layer and Type :
[09/08 20:33:09  15934s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:33:09  15934s] #	Metal1        4       15        3        6       28
[09/08 20:33:09  15934s] #	Metal2        4       11        0        0       15
[09/08 20:33:09  15934s] #	Totals        8       26        3        6       43
[09/08 20:33:09  15934s] #    number of process antenna violations = 61
[09/08 20:33:09  15934s] #cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3293.88 (MB), peak = 4786.67 (MB)
[09/08 20:33:09  15935s] #start 42th optimization iteration ...
[09/08 20:33:14  15947s] #   number of violations = 51
[09/08 20:33:14  15947s] #
[09/08 20:33:14  15947s] #    By Layer and Type :
[09/08 20:33:14  15947s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:33:14  15947s] #	Metal1        6       19        2        7       34
[09/08 20:33:14  15947s] #	Metal2        6       11        0        0       17
[09/08 20:33:14  15947s] #	Totals       12       30        2        7       51
[09/08 20:33:14  15947s] #    number of process antenna violations = 61
[09/08 20:33:14  15947s] #cpu time = 00:00:13, elapsed time = 00:00:05, memory = 3294.28 (MB), peak = 4786.67 (MB)
[09/08 20:33:14  15947s] #start 43th optimization iteration ...
[09/08 20:33:18  15958s] #   number of violations = 52
[09/08 20:33:18  15958s] #
[09/08 20:33:18  15958s] #    By Layer and Type :
[09/08 20:33:18  15958s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:33:18  15958s] #	Metal1        9       20        2        7        0       38
[09/08 20:33:18  15958s] #	Metal2        2       10        0        0        1       13
[09/08 20:33:18  15958s] #	Metal3        1        0        0        0        0        1
[09/08 20:33:18  15958s] #	Totals       12       30        2        7        1       52
[09/08 20:33:18  15958s] #    number of process antenna violations = 61
[09/08 20:33:18  15958s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3292.28 (MB), peak = 4786.67 (MB)
[09/08 20:33:18  15958s] #start 44th optimization iteration ...
[09/08 20:33:22  15971s] #   number of violations = 53
[09/08 20:33:22  15971s] #
[09/08 20:33:22  15971s] #    By Layer and Type :
[09/08 20:33:22  15971s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:33:22  15971s] #	Metal1        7       20        2        7        0       36
[09/08 20:33:22  15971s] #	Metal2        4       11        0        0        2       17
[09/08 20:33:22  15971s] #	Totals       11       31        2        7        2       53
[09/08 20:33:22  15971s] #    number of process antenna violations = 61
[09/08 20:33:22  15971s] #cpu time = 00:00:13, elapsed time = 00:00:05, memory = 3295.66 (MB), peak = 4786.67 (MB)
[09/08 20:33:23  15971s] #start 45th optimization iteration ...
[09/08 20:33:26  15982s] #   number of violations = 56
[09/08 20:33:26  15982s] #
[09/08 20:33:26  15982s] #    By Layer and Type :
[09/08 20:33:26  15982s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:33:26  15982s] #	Metal1       11       18        3        7        0       39
[09/08 20:33:26  15982s] #	Metal2        5       11        0        0        1       17
[09/08 20:33:26  15982s] #	Totals       16       29        3        7        1       56
[09/08 20:33:26  15982s] #    number of process antenna violations = 61
[09/08 20:33:26  15982s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 3294.27 (MB), peak = 4786.67 (MB)
[09/08 20:33:26  15982s] #start 46th optimization iteration ...
[09/08 20:33:29  15992s] #   number of violations = 58
[09/08 20:33:29  15992s] #
[09/08 20:33:29  15992s] #    By Layer and Type :
[09/08 20:33:29  15992s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:33:29  15992s] #	Metal1       12       20        2        7       41
[09/08 20:33:29  15992s] #	Metal2        7       10        0        0       17
[09/08 20:33:29  15992s] #	Totals       19       30        2        7       58
[09/08 20:33:29  15992s] #    number of process antenna violations = 61
[09/08 20:33:29  15992s] #cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3293.10 (MB), peak = 4786.67 (MB)
[09/08 20:33:29  15993s] #start 47th optimization iteration ...
[09/08 20:33:33  16003s] #   number of violations = 52
[09/08 20:33:33  16003s] #
[09/08 20:33:33  16003s] #    By Layer and Type :
[09/08 20:33:33  16003s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:33:33  16003s] #	Metal1        8       19        2        7        0       36
[09/08 20:33:33  16003s] #	Metal2        4       11        0        0        1       16
[09/08 20:33:33  16003s] #	Totals       12       30        2        7        1       52
[09/08 20:33:33  16003s] #    number of process antenna violations = 61
[09/08 20:33:33  16003s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3293.81 (MB), peak = 4786.67 (MB)
[09/08 20:33:33  16003s] #start 48th optimization iteration ...
[09/08 20:33:37  16015s] #   number of violations = 53
[09/08 20:33:37  16015s] #
[09/08 20:33:37  16015s] #    By Layer and Type :
[09/08 20:33:37  16015s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:33:37  16015s] #	Metal1        9       20        2        7       38
[09/08 20:33:37  16015s] #	Metal2        5       10        0        0       15
[09/08 20:33:37  16015s] #	Totals       14       30        2        7       53
[09/08 20:33:37  16015s] #    number of process antenna violations = 61
[09/08 20:33:37  16015s] #cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3293.04 (MB), peak = 4786.67 (MB)
[09/08 20:33:37  16016s] #start 49th optimization iteration ...
[09/08 20:33:41  16028s] #   number of violations = 49
[09/08 20:33:41  16028s] #
[09/08 20:33:41  16028s] #    By Layer and Type :
[09/08 20:33:41  16028s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:33:41  16028s] #	Metal1        6       16        2        7       31
[09/08 20:33:41  16028s] #	Metal2        7       11        0        0       18
[09/08 20:33:41  16028s] #	Totals       13       27        2        7       49
[09/08 20:33:41  16028s] #    number of process antenna violations = 61
[09/08 20:33:41  16028s] #cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3294.12 (MB), peak = 4786.67 (MB)
[09/08 20:33:41  16028s] #start 50th optimization iteration ...
[09/08 20:33:45  16038s] #   number of violations = 58
[09/08 20:33:45  16038s] #
[09/08 20:33:45  16038s] #    By Layer and Type :
[09/08 20:33:45  16038s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:33:45  16038s] #	Metal1       10       20        2        7       39
[09/08 20:33:45  16038s] #	Metal2        8       11        0        0       19
[09/08 20:33:45  16038s] #	Totals       18       31        2        7       58
[09/08 20:33:45  16038s] #    number of process antenna violations = 61
[09/08 20:33:45  16038s] #cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3294.87 (MB), peak = 4786.67 (MB)
[09/08 20:33:45  16038s] #start 51th optimization iteration ...
[09/08 20:33:49  16049s] #   number of violations = 48
[09/08 20:33:49  16049s] #
[09/08 20:33:49  16049s] #    By Layer and Type :
[09/08 20:33:49  16049s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:33:49  16049s] #	Metal1        5       18        2        7       32
[09/08 20:33:49  16049s] #	Metal2        5       11        0        0       16
[09/08 20:33:49  16049s] #	Totals       10       29        2        7       48
[09/08 20:33:49  16049s] #    number of process antenna violations = 61
[09/08 20:33:49  16049s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3293.28 (MB), peak = 4786.67 (MB)
[09/08 20:33:49  16049s] #start 52th optimization iteration ...
[09/08 20:33:52  16059s] #   number of violations = 52
[09/08 20:33:52  16059s] #
[09/08 20:33:52  16059s] #    By Layer and Type :
[09/08 20:33:52  16059s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:33:52  16059s] #	Metal1        7       18        4        6       35
[09/08 20:33:52  16059s] #	Metal2        6       11        0        0       17
[09/08 20:33:52  16059s] #	Totals       13       29        4        6       52
[09/08 20:33:52  16059s] #    number of process antenna violations = 61
[09/08 20:33:52  16059s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 3296.07 (MB), peak = 4786.67 (MB)
[09/08 20:33:52  16059s] #start 53th optimization iteration ...
[09/08 20:33:56  16070s] #   number of violations = 57
[09/08 20:33:56  16070s] #
[09/08 20:33:56  16070s] #    By Layer and Type :
[09/08 20:33:56  16070s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:33:56  16070s] #	Metal1       10       20        2        7       39
[09/08 20:33:56  16070s] #	Metal2        7       11        0        0       18
[09/08 20:33:56  16070s] #	Totals       17       31        2        7       57
[09/08 20:33:56  16070s] #    number of process antenna violations = 61
[09/08 20:33:56  16070s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3294.89 (MB), peak = 4786.67 (MB)
[09/08 20:33:56  16070s] #start 54th optimization iteration ...
[09/08 20:34:00  16082s] #   number of violations = 47
[09/08 20:34:00  16082s] #
[09/08 20:34:00  16082s] #    By Layer and Type :
[09/08 20:34:00  16082s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:34:00  16082s] #	Metal1        5       17        3        6       31
[09/08 20:34:00  16082s] #	Metal2        5       11        0        0       16
[09/08 20:34:00  16082s] #	Totals       10       28        3        6       47
[09/08 20:34:00  16082s] #    number of process antenna violations = 61
[09/08 20:34:00  16082s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3294.04 (MB), peak = 4786.67 (MB)
[09/08 20:34:00  16082s] #start 55th optimization iteration ...
[09/08 20:34:03  16091s] #   number of violations = 58
[09/08 20:34:03  16091s] #
[09/08 20:34:03  16091s] #    By Layer and Type :
[09/08 20:34:03  16091s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:34:03  16091s] #	Metal1       14       20        5        5        0       44
[09/08 20:34:03  16091s] #	Metal2        3       10        0        0        1       14
[09/08 20:34:03  16091s] #	Totals       17       30        5        5        1       58
[09/08 20:34:03  16091s] #    number of process antenna violations = 61
[09/08 20:34:03  16091s] #cpu time = 00:00:09, elapsed time = 00:00:03, memory = 3293.84 (MB), peak = 4786.67 (MB)
[09/08 20:34:03  16091s] #start 56th optimization iteration ...
[09/08 20:34:07  16102s] #   number of violations = 55
[09/08 20:34:07  16102s] #
[09/08 20:34:07  16102s] #    By Layer and Type :
[09/08 20:34:07  16102s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:34:07  16102s] #	Metal1       14       17        4        5       40
[09/08 20:34:07  16102s] #	Metal2        5       10        0        0       15
[09/08 20:34:07  16102s] #	Totals       19       27        4        5       55
[09/08 20:34:07  16102s] #    number of process antenna violations = 61
[09/08 20:34:07  16102s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3294.38 (MB), peak = 4786.67 (MB)
[09/08 20:34:07  16103s] #start 57th optimization iteration ...
[09/08 20:34:10  16112s] #   number of violations = 61
[09/08 20:34:10  16112s] #
[09/08 20:34:10  16112s] #    By Layer and Type :
[09/08 20:34:10  16112s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:34:10  16112s] #	Metal1       11       18        4        6        0       39
[09/08 20:34:10  16112s] #	Metal2        9       11        0        0        1       21
[09/08 20:34:10  16112s] #	Metal3        1        0        0        0        0        1
[09/08 20:34:10  16112s] #	Totals       21       29        4        6        1       61
[09/08 20:34:10  16112s] #    number of process antenna violations = 61
[09/08 20:34:10  16112s] #cpu time = 00:00:09, elapsed time = 00:00:03, memory = 3295.48 (MB), peak = 4786.67 (MB)
[09/08 20:34:10  16112s] #start 58th optimization iteration ...
[09/08 20:34:14  16123s] #   number of violations = 59
[09/08 20:34:14  16123s] #
[09/08 20:34:14  16123s] #    By Layer and Type :
[09/08 20:34:14  16123s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:34:14  16123s] #	Metal1       13       19        3        7       42
[09/08 20:34:14  16123s] #	Metal2        6       11        0        0       17
[09/08 20:34:14  16123s] #	Totals       19       30        3        7       59
[09/08 20:34:14  16123s] #    number of process antenna violations = 61
[09/08 20:34:14  16123s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3295.84 (MB), peak = 4786.67 (MB)
[09/08 20:34:14  16123s] #start 59th optimization iteration ...
[09/08 20:34:17  16134s] #   number of violations = 52
[09/08 20:34:17  16134s] #
[09/08 20:34:17  16134s] #    By Layer and Type :
[09/08 20:34:17  16134s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:34:17  16134s] #	Metal1        8       19        4        5        0       36
[09/08 20:34:17  16134s] #	Metal2        5       10        0        0        1       16
[09/08 20:34:17  16134s] #	Totals       13       29        4        5        1       52
[09/08 20:34:17  16134s] #    number of process antenna violations = 61
[09/08 20:34:17  16134s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3293.17 (MB), peak = 4786.67 (MB)
[09/08 20:34:17  16134s] #start 60th optimization iteration ...
[09/08 20:34:21  16145s] #   number of violations = 50
[09/08 20:34:21  16145s] #
[09/08 20:34:21  16145s] #    By Layer and Type :
[09/08 20:34:21  16145s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:34:21  16145s] #	Metal1        6       16        2        7       31
[09/08 20:34:21  16145s] #	Metal2        7       11        0        0       18
[09/08 20:34:21  16145s] #	Metal3        1        0        0        0        1
[09/08 20:34:21  16145s] #	Totals       14       27        2        7       50
[09/08 20:34:21  16145s] #    number of process antenna violations = 61
[09/08 20:34:21  16145s] #cpu time = 00:00:11, elapsed time = 00:00:03, memory = 3295.48 (MB), peak = 4786.67 (MB)
[09/08 20:34:21  16145s] #start 61th optimization iteration ...
[09/08 20:34:25  16156s] #   number of violations = 52
[09/08 20:34:25  16156s] #
[09/08 20:34:25  16156s] #    By Layer and Type :
[09/08 20:34:25  16156s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:34:25  16156s] #	Metal1        9       16        4        7       36
[09/08 20:34:25  16156s] #	Metal2        4       10        0        0       14
[09/08 20:34:25  16156s] #	Metal3        2        0        0        0        2
[09/08 20:34:25  16156s] #	Totals       15       26        4        7       52
[09/08 20:34:25  16156s] #    number of process antenna violations = 61
[09/08 20:34:25  16156s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3293.77 (MB), peak = 4786.67 (MB)
[09/08 20:34:25  16156s] #start 62th optimization iteration ...
[09/08 20:34:28  16165s] #   number of violations = 52
[09/08 20:34:28  16165s] #
[09/08 20:34:28  16165s] #    By Layer and Type :
[09/08 20:34:28  16165s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:34:28  16165s] #	Metal1        8       17        4        6        0       35
[09/08 20:34:28  16165s] #	Metal2        5       11        0        0        1       17
[09/08 20:34:28  16165s] #	Totals       13       28        4        6        1       52
[09/08 20:34:28  16165s] #    number of process antenna violations = 61
[09/08 20:34:28  16165s] #cpu time = 00:00:09, elapsed time = 00:00:03, memory = 3292.10 (MB), peak = 4786.67 (MB)
[09/08 20:34:28  16165s] #start 63th optimization iteration ...
[09/08 20:34:32  16176s] #   number of violations = 48
[09/08 20:34:32  16176s] #
[09/08 20:34:32  16176s] #    By Layer and Type :
[09/08 20:34:32  16176s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:34:32  16176s] #	Metal1        7       16        3        7       33
[09/08 20:34:32  16176s] #	Metal2        5       10        0        0       15
[09/08 20:34:32  16176s] #	Totals       12       26        3        7       48
[09/08 20:34:32  16176s] #    number of process antenna violations = 61
[09/08 20:34:32  16176s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3294.77 (MB), peak = 4786.67 (MB)
[09/08 20:34:32  16176s] #start 64th optimization iteration ...
[09/08 20:34:36  16187s] #   number of violations = 49
[09/08 20:34:36  16187s] #
[09/08 20:34:36  16187s] #    By Layer and Type :
[09/08 20:34:36  16187s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:34:36  16187s] #	Metal1        4       18        4        5        0       31
[09/08 20:34:36  16187s] #	Metal2        5       11        0        0        1       17
[09/08 20:34:36  16187s] #	Metal3        1        0        0        0        0        1
[09/08 20:34:36  16187s] #	Totals       10       29        4        5        1       49
[09/08 20:34:36  16187s] #    number of process antenna violations = 61
[09/08 20:34:36  16187s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3294.87 (MB), peak = 4786.67 (MB)
[09/08 20:34:36  16188s] #start 65th optimization iteration ...
[09/08 20:34:39  16198s] #   number of violations = 48
[09/08 20:34:39  16198s] #
[09/08 20:34:39  16198s] #    By Layer and Type :
[09/08 20:34:39  16198s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:34:39  16198s] #	Metal1        8       16        4        6       34
[09/08 20:34:39  16198s] #	Metal2        4       10        0        0       14
[09/08 20:34:39  16198s] #	Totals       12       26        4        6       48
[09/08 20:34:39  16198s] #    number of process antenna violations = 61
[09/08 20:34:39  16198s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 3296.00 (MB), peak = 4786.67 (MB)
[09/08 20:34:39  16198s] #start 66th optimization iteration ...
[09/08 20:34:42  16209s] #   number of violations = 54
[09/08 20:34:42  16209s] #
[09/08 20:34:42  16209s] #    By Layer and Type :
[09/08 20:34:42  16209s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:34:42  16209s] #	Metal1        9       19        2        7        0       37
[09/08 20:34:42  16209s] #	Metal2        5       11        0        0        1       17
[09/08 20:34:42  16209s] #	Totals       14       30        2        7        1       54
[09/08 20:34:42  16209s] #    number of process antenna violations = 61
[09/08 20:34:43  16209s] #cpu time = 00:00:11, elapsed time = 00:00:03, memory = 3296.04 (MB), peak = 4786.67 (MB)
[09/08 20:34:43  16209s] #start 67th optimization iteration ...
[09/08 20:34:46  16220s] #   number of violations = 51
[09/08 20:34:46  16220s] #
[09/08 20:34:46  16220s] #    By Layer and Type :
[09/08 20:34:46  16220s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:34:46  16220s] #	Metal1        7       19        3        6        0       35
[09/08 20:34:46  16220s] #	Metal2        4       11        0        0        1       16
[09/08 20:34:46  16220s] #	Totals       11       30        3        6        1       51
[09/08 20:34:46  16220s] #    number of process antenna violations = 61
[09/08 20:34:47  16220s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3297.89 (MB), peak = 4786.67 (MB)
[09/08 20:34:47  16220s] #start 68th optimization iteration ...
[09/08 20:34:51  16232s] #   number of violations = 50
[09/08 20:34:51  16232s] #
[09/08 20:34:51  16232s] #    By Layer and Type :
[09/08 20:34:51  16232s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:34:51  16232s] #	Metal1        7       20        3        6       36
[09/08 20:34:51  16232s] #	Metal2        3       11        0        0       14
[09/08 20:34:51  16232s] #	Totals       10       31        3        6       50
[09/08 20:34:51  16232s] #    number of process antenna violations = 61
[09/08 20:34:51  16232s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3293.98 (MB), peak = 4786.67 (MB)
[09/08 20:34:51  16232s] #start 69th optimization iteration ...
[09/08 20:34:55  16244s] #   number of violations = 48
[09/08 20:34:55  16244s] #
[09/08 20:34:55  16244s] #    By Layer and Type :
[09/08 20:34:55  16244s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:34:55  16244s] #	Metal1        8       18        3        6       35
[09/08 20:34:55  16244s] #	Metal2        2       11        0        0       13
[09/08 20:34:55  16244s] #	Totals       10       29        3        6       48
[09/08 20:34:55  16244s] #    number of process antenna violations = 61
[09/08 20:34:55  16244s] #cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3292.51 (MB), peak = 4786.67 (MB)
[09/08 20:34:55  16244s] #start 70th optimization iteration ...
[09/08 20:34:59  16254s] #   number of violations = 51
[09/08 20:34:59  16254s] #
[09/08 20:34:59  16254s] #    By Layer and Type :
[09/08 20:34:59  16254s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:34:59  16254s] #	Metal1        7       19        3        6       35
[09/08 20:34:59  16254s] #	Metal2        5       11        0        0       16
[09/08 20:34:59  16254s] #	Totals       12       30        3        6       51
[09/08 20:34:59  16254s] #    number of process antenna violations = 61
[09/08 20:34:59  16254s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 3292.71 (MB), peak = 4786.67 (MB)
[09/08 20:34:59  16254s] #start 71th optimization iteration ...
[09/08 20:35:02  16266s] #   number of violations = 56
[09/08 20:35:02  16266s] #
[09/08 20:35:02  16266s] #    By Layer and Type :
[09/08 20:35:02  16266s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:35:02  16266s] #	Metal1       10       20        6        4       40
[09/08 20:35:02  16266s] #	Metal2        5       11        0        0       16
[09/08 20:35:02  16266s] #	Totals       15       31        6        4       56
[09/08 20:35:02  16266s] #    number of process antenna violations = 61
[09/08 20:35:03  16266s] #cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3297.31 (MB), peak = 4786.67 (MB)
[09/08 20:35:03  16266s] #start 72th optimization iteration ...
[09/08 20:35:06  16277s] #   number of violations = 61
[09/08 20:35:06  16277s] #
[09/08 20:35:06  16277s] #    By Layer and Type :
[09/08 20:35:06  16277s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:35:06  16277s] #	Metal1        9       20        5        5        0       39
[09/08 20:35:06  16277s] #	Metal2       10       10        0        0        1       21
[09/08 20:35:06  16277s] #	Metal3        1        0        0        0        0        1
[09/08 20:35:06  16277s] #	Totals       20       30        5        5        1       61
[09/08 20:35:06  16277s] #    number of process antenna violations = 61
[09/08 20:35:06  16277s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3293.17 (MB), peak = 4786.67 (MB)
[09/08 20:35:06  16277s] #start 73th optimization iteration ...
[09/08 20:35:10  16289s] #   number of violations = 52
[09/08 20:35:10  16289s] #
[09/08 20:35:10  16289s] #    By Layer and Type :
[09/08 20:35:10  16289s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:35:10  16289s] #	Metal1       11       18        5        6        0       40
[09/08 20:35:10  16289s] #	Metal2        3        8        0        0        1       12
[09/08 20:35:10  16289s] #	Totals       14       26        5        6        1       52
[09/08 20:35:10  16289s] #    number of process antenna violations = 61
[09/08 20:35:10  16289s] #cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3295.55 (MB), peak = 4786.67 (MB)
[09/08 20:35:11  16289s] #start 74th optimization iteration ...
[09/08 20:35:15  16301s] #   number of violations = 51
[09/08 20:35:15  16301s] #
[09/08 20:35:15  16301s] #    By Layer and Type :
[09/08 20:35:15  16301s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:35:15  16301s] #	Metal1        8       19        3        6        0       36
[09/08 20:35:15  16301s] #	Metal2        5        9        0        0        1       15
[09/08 20:35:15  16301s] #	Totals       13       28        3        6        1       51
[09/08 20:35:15  16301s] #    number of process antenna violations = 61
[09/08 20:35:15  16301s] #cpu time = 00:00:12, elapsed time = 00:00:05, memory = 3295.92 (MB), peak = 4786.67 (MB)
[09/08 20:35:15  16302s] #start 75th optimization iteration ...
[09/08 20:35:19  16313s] #   number of violations = 54
[09/08 20:35:19  16313s] #
[09/08 20:35:19  16313s] #    By Layer and Type :
[09/08 20:35:19  16313s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:35:19  16313s] #	Metal1       11       19        5        5       40
[09/08 20:35:19  16313s] #	Metal2        5        9        0        0       14
[09/08 20:35:19  16313s] #	Totals       16       28        5        5       54
[09/08 20:35:19  16313s] #    number of process antenna violations = 61
[09/08 20:35:19  16313s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3293.81 (MB), peak = 4786.67 (MB)
[09/08 20:35:19  16313s] #start 76th optimization iteration ...
[09/08 20:35:23  16325s] #   number of violations = 52
[09/08 20:35:23  16325s] #
[09/08 20:35:23  16325s] #    By Layer and Type :
[09/08 20:35:23  16325s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 20:35:23  16325s] #	Metal1        8       16        2        7        0       33
[09/08 20:35:23  16325s] #	Metal2        7       11        0        0        1       19
[09/08 20:35:23  16325s] #	Totals       15       27        2        7        1       52
[09/08 20:35:23  16325s] #    number of process antenna violations = 61
[09/08 20:35:23  16325s] #cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3295.42 (MB), peak = 4786.67 (MB)
[09/08 20:35:23  16325s] #start 77th optimization iteration ...
[09/08 20:35:28  16337s] #   number of violations = 50
[09/08 20:35:28  16337s] #
[09/08 20:35:28  16337s] #    By Layer and Type :
[09/08 20:35:28  16337s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:35:28  16337s] #	Metal1        7       18        3        7       35
[09/08 20:35:28  16337s] #	Metal2        5       10        0        0       15
[09/08 20:35:28  16337s] #	Totals       12       28        3        7       50
[09/08 20:35:28  16337s] #    number of process antenna violations = 61
[09/08 20:35:28  16337s] #cpu time = 00:00:12, elapsed time = 00:00:05, memory = 3293.15 (MB), peak = 4786.67 (MB)
[09/08 20:35:28  16338s] #start 78th optimization iteration ...
[09/08 20:35:32  16350s] #   number of violations = 46
[09/08 20:35:32  16350s] #
[09/08 20:35:32  16350s] #    By Layer and Type :
[09/08 20:35:32  16350s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:35:32  16350s] #	Metal1        7       17        4        6       34
[09/08 20:35:32  16350s] #	Metal2        1       11        0        0       12
[09/08 20:35:32  16350s] #	Totals        8       28        4        6       46
[09/08 20:35:32  16350s] #    number of process antenna violations = 61
[09/08 20:35:32  16350s] #cpu time = 00:00:12, elapsed time = 00:00:04, memory = 3293.77 (MB), peak = 4786.67 (MB)
[09/08 20:35:32  16350s] #start 79th optimization iteration ...
[09/08 20:35:36  16361s] #   number of violations = 46
[09/08 20:35:36  16361s] #
[09/08 20:35:36  16361s] #    By Layer and Type :
[09/08 20:35:36  16361s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:35:36  16361s] #	Metal1        6       15        3        7       31
[09/08 20:35:36  16361s] #	Metal2        4       11        0        0       15
[09/08 20:35:36  16361s] #	Totals       10       26        3        7       46
[09/08 20:35:36  16361s] #    number of process antenna violations = 61
[09/08 20:35:36  16361s] #cpu time = 00:00:11, elapsed time = 00:00:04, memory = 3295.65 (MB), peak = 4786.67 (MB)
[09/08 20:35:36  16362s] #start 80th optimization iteration ...
[09/08 20:35:39  16372s] #   number of violations = 45
[09/08 20:35:39  16372s] #
[09/08 20:35:39  16372s] #    By Layer and Type :
[09/08 20:35:39  16372s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:35:39  16372s] #	Metal1        7       15        2        7       31
[09/08 20:35:39  16372s] #	Metal2        3       11        0        0       14
[09/08 20:35:39  16372s] #	Totals       10       26        2        7       45
[09/08 20:35:39  16372s] #    number of process antenna violations = 61
[09/08 20:35:40  16372s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 3294.87 (MB), peak = 4786.67 (MB)
[09/08 20:35:40  16372s] #Complete Detail Routing.
[09/08 20:35:40  16373s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:35:40  16373s] #Total wire length = 2345676 um.
[09/08 20:35:40  16373s] #Total half perimeter of net bounding box = 1940713 um.
[09/08 20:35:40  16373s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:35:40  16373s] #Total wire length on LAYER Metal2 = 652151 um.
[09/08 20:35:40  16373s] #Total wire length on LAYER Metal3 = 934419 um.
[09/08 20:35:40  16373s] #Total wire length on LAYER Metal4 = 756940 um.
[09/08 20:35:40  16373s] #Total wire length on LAYER Metal5 = 2166 um.
[09/08 20:35:40  16373s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:35:40  16373s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:35:40  16373s] #Total number of vias = 290114
[09/08 20:35:40  16373s] #Up-Via Summary (total 290114):
[09/08 20:35:40  16373s] #           
[09/08 20:35:40  16373s] #-----------------------
[09/08 20:35:40  16373s] # Metal1         141841
[09/08 20:35:40  16373s] # Metal2         106181
[09/08 20:35:40  16373s] # Metal3          41544
[09/08 20:35:40  16373s] # Metal4            548
[09/08 20:35:40  16373s] #-----------------------
[09/08 20:35:40  16373s] #                290114 
[09/08 20:35:40  16373s] #
[09/08 20:35:40  16373s] #Total number of DRC violations = 45
[09/08 20:35:40  16373s] #Total number of violations on LAYER Metal1 = 31
[09/08 20:35:40  16373s] #Total number of violations on LAYER Metal2 = 14
[09/08 20:35:40  16373s] #Total number of violations on LAYER Metal3 = 0
[09/08 20:35:40  16373s] #Total number of violations on LAYER Metal4 = 0
[09/08 20:35:40  16373s] #Total number of violations on LAYER Metal5 = 0
[09/08 20:35:40  16373s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 20:35:40  16373s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 20:35:40  16373s] ### Time Record (Detail Routing) is uninstalled.
[09/08 20:35:40  16373s] #Cpu time = 00:13:25
[09/08 20:35:40  16373s] #Elapsed time = 00:04:48
[09/08 20:35:40  16373s] #Increased memory = 22.08 (MB)
[09/08 20:35:40  16373s] #Total memory = 3260.38 (MB)
[09/08 20:35:40  16373s] #Peak memory = 4786.67 (MB)
[09/08 20:35:40  16373s] ### Time Record (Antenna Fixing) is installed.
[09/08 20:35:40  16373s] #
[09/08 20:35:40  16373s] #start routing for process antenna violation fix ...
[09/08 20:35:40  16374s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 20:35:49  16384s] #
[09/08 20:35:49  16384s] #    By Layer and Type :
[09/08 20:35:49  16384s] #	         MetSpc    Short   CutSpc   CShort   Totals
[09/08 20:35:49  16384s] #	Metal1        7       15        2        7       31
[09/08 20:35:49  16384s] #	Metal2        3       11        0        0       14
[09/08 20:35:49  16384s] #	Totals       10       26        2        7       45
[09/08 20:35:49  16384s] #cpu time = 00:00:11, elapsed time = 00:00:09, memory = 3285.01 (MB), peak = 4786.67 (MB)
[09/08 20:35:49  16384s] #
[09/08 20:35:49  16384s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:35:49  16384s] #Total wire length = 2345677 um.
[09/08 20:35:49  16384s] #Total half perimeter of net bounding box = 1940713 um.
[09/08 20:35:49  16384s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:35:49  16384s] #Total wire length on LAYER Metal2 = 652151 um.
[09/08 20:35:49  16384s] #Total wire length on LAYER Metal3 = 934419 um.
[09/08 20:35:49  16384s] #Total wire length on LAYER Metal4 = 756940 um.
[09/08 20:35:49  16384s] #Total wire length on LAYER Metal5 = 2167 um.
[09/08 20:35:49  16384s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:35:49  16384s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:35:49  16384s] #Total number of vias = 290118
[09/08 20:35:49  16384s] #Up-Via Summary (total 290118):
[09/08 20:35:49  16384s] #           
[09/08 20:35:49  16384s] #-----------------------
[09/08 20:35:49  16384s] # Metal1         141841
[09/08 20:35:49  16384s] # Metal2         106181
[09/08 20:35:49  16384s] # Metal3          41544
[09/08 20:35:49  16384s] # Metal4            552
[09/08 20:35:49  16384s] #-----------------------
[09/08 20:35:49  16384s] #                290118 
[09/08 20:35:49  16384s] #
[09/08 20:35:49  16384s] #Total number of DRC violations = 45
[09/08 20:35:49  16384s] #Total number of process antenna violations = 6
[09/08 20:35:49  16384s] #Total number of net violated process antenna rule = 6 ant fix stage
[09/08 20:35:49  16384s] #Total number of violations on LAYER Metal1 = 31
[09/08 20:35:49  16384s] #Total number of violations on LAYER Metal2 = 14
[09/08 20:35:49  16384s] #Total number of violations on LAYER Metal3 = 0
[09/08 20:35:49  16384s] #Total number of violations on LAYER Metal4 = 0
[09/08 20:35:49  16384s] #Total number of violations on LAYER Metal5 = 0
[09/08 20:35:49  16384s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 20:35:49  16384s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 20:35:49  16384s] #
[09/08 20:35:49  16385s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 20:35:49  16387s] #
[09/08 20:35:49  16387s] # start diode insertion for process antenna violation fix ...
[09/08 20:35:49  16387s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 20:35:49  16387s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3253.17 (MB), peak = 4786.67 (MB)
[09/08 20:35:49  16387s] #
[09/08 20:35:49  16387s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:35:49  16387s] #Total wire length = 2345677 um.
[09/08 20:35:49  16387s] #Total half perimeter of net bounding box = 1940713 um.
[09/08 20:35:49  16387s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:35:49  16387s] #Total wire length on LAYER Metal2 = 652151 um.
[09/08 20:35:49  16387s] #Total wire length on LAYER Metal3 = 934419 um.
[09/08 20:35:49  16387s] #Total wire length on LAYER Metal4 = 756940 um.
[09/08 20:35:49  16387s] #Total wire length on LAYER Metal5 = 2167 um.
[09/08 20:35:49  16387s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:35:49  16387s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:35:49  16387s] #Total number of vias = 290118
[09/08 20:35:49  16387s] #Up-Via Summary (total 290118):
[09/08 20:35:49  16387s] #           
[09/08 20:35:49  16387s] #-----------------------
[09/08 20:35:49  16387s] # Metal1         141841
[09/08 20:35:49  16387s] # Metal2         106181
[09/08 20:35:49  16387s] # Metal3          41544
[09/08 20:35:49  16387s] # Metal4            552
[09/08 20:35:49  16387s] #-----------------------
[09/08 20:35:49  16387s] #                290118 
[09/08 20:35:49  16387s] #
[09/08 20:35:49  16387s] #Total number of DRC violations = 45
[09/08 20:35:49  16387s] #Total number of process antenna violations = 10
[09/08 20:35:49  16387s] #Total number of net violated process antenna rule = 6 
[09/08 20:35:49  16387s] #Total number of violations on LAYER Metal1 = 31
[09/08 20:35:49  16387s] #Total number of violations on LAYER Metal2 = 14
[09/08 20:35:49  16387s] #Total number of violations on LAYER Metal3 = 0
[09/08 20:35:49  16387s] #Total number of violations on LAYER Metal4 = 0
[09/08 20:35:49  16387s] #Total number of violations on LAYER Metal5 = 0
[09/08 20:35:49  16387s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 20:35:49  16387s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 20:35:49  16387s] #
[09/08 20:35:49  16387s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 20:35:50  16389s] #
[09/08 20:35:50  16389s] #Total number of nets with non-default rule or having extra spacing = 817
[09/08 20:35:50  16389s] #Total wire length = 2345677 um.
[09/08 20:35:50  16389s] #Total half perimeter of net bounding box = 1940713 um.
[09/08 20:35:50  16389s] #Total wire length on LAYER Metal1 = 1 um.
[09/08 20:35:50  16389s] #Total wire length on LAYER Metal2 = 652151 um.
[09/08 20:35:50  16389s] #Total wire length on LAYER Metal3 = 934419 um.
[09/08 20:35:50  16389s] #Total wire length on LAYER Metal4 = 756940 um.
[09/08 20:35:50  16389s] #Total wire length on LAYER Metal5 = 2167 um.
[09/08 20:35:50  16389s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 20:35:50  16389s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 20:35:50  16389s] #Total number of vias = 290118
[09/08 20:35:50  16389s] #Up-Via Summary (total 290118):
[09/08 20:35:50  16389s] #           
[09/08 20:35:50  16389s] #-----------------------
[09/08 20:35:50  16389s] # Metal1         141841
[09/08 20:35:50  16389s] # Metal2         106181
[09/08 20:35:50  16389s] # Metal3          41544
[09/08 20:35:50  16389s] # Metal4            552
[09/08 20:35:50  16389s] #-----------------------
[09/08 20:35:50  16389s] #                290118 
[09/08 20:35:50  16389s] #
[09/08 20:35:50  16389s] #Total number of DRC violations = 45
[09/08 20:35:50  16389s] #Total number of process antenna violations = 10
[09/08 20:35:50  16389s] #Total number of net violated process antenna rule = 6 
[09/08 20:35:50  16389s] #Total number of violations on LAYER Metal1 = 31
[09/08 20:35:50  16389s] #Total number of violations on LAYER Metal2 = 14
[09/08 20:35:50  16389s] #Total number of violations on LAYER Metal3 = 0
[09/08 20:35:50  16389s] #Total number of violations on LAYER Metal4 = 0
[09/08 20:35:50  16389s] #Total number of violations on LAYER Metal5 = 0
[09/08 20:35:50  16389s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 20:35:50  16389s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 20:35:50  16389s] #
[09/08 20:35:50  16389s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 20:35:50  16389s] #detailRoute Statistics:
[09/08 20:35:50  16389s] #Cpu time = 00:13:41
[09/08 20:35:50  16389s] #Elapsed time = 00:04:58
[09/08 20:35:50  16389s] #Increased memory = 13.41 (MB)
[09/08 20:35:50  16389s] #Total memory = 3251.71 (MB)
[09/08 20:35:50  16389s] #Peak memory = 4786.67 (MB)
[09/08 20:35:50  16389s] #Skip updating routing design signature in db-snapshot flow
[09/08 20:35:50  16389s] ### global_detail_route design signature (932): route=1195347473 flt_obj=0 vio=1662226476 shield_wire=1
[09/08 20:35:50  16389s] ### Time Record (DB Export) is installed.
[09/08 20:35:50  16390s] ### export design design signature (933): route=1195347473 flt_obj=0 vio=1662226476 swire=282492057 shield_wire=1 net_attr=890816840 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=707970256 pin_access=1341894652
[09/08 20:35:51  16392s] ### Time Record (DB Export) is uninstalled.
[09/08 20:35:51  16392s] ### Time Record (Post Callback) is installed.
[09/08 20:35:51  16392s] ### Time Record (Post Callback) is uninstalled.
[09/08 20:35:51  16392s] #
[09/08 20:35:51  16392s] #globalDetailRoute statistics:
[09/08 20:35:51  16392s] #Cpu time = 00:14:11
[09/08 20:35:51  16392s] #Elapsed time = 00:05:17
[09/08 20:35:51  16392s] #Increased memory = -278.46 (MB)
[09/08 20:35:51  16392s] #Total memory = 2763.58 (MB)
[09/08 20:35:51  16392s] #Peak memory = 4786.67 (MB)
[09/08 20:35:51  16392s] #Number of warnings = 82
[09/08 20:35:51  16392s] #Total number of warnings = 959
[09/08 20:35:51  16392s] #Number of fails = 0
[09/08 20:35:51  16392s] #Total number of fails = 0
[09/08 20:35:51  16392s] #Complete globalDetailRoute on Mon Sep  8 20:35:51 2025
[09/08 20:35:51  16392s] #
[09/08 20:35:52  16393s] ### import design signature (934): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1341894652
[09/08 20:35:52  16393s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 20:35:52  16393s] #% End globalDetailRoute (date=09/08 20:35:52, total cpu=0:14:12, real=0:05:17, peak res=4786.7M, current mem=2736.9M)
[09/08 20:35:52  16393s] ### Time Record (ecoRoute) is uninstalled.
[09/08 20:35:52  16393s] ### 
[09/08 20:35:52  16393s] ###   Scalability Statistics
[09/08 20:35:52  16393s] ### 
[09/08 20:35:52  16393s] ### --------------------------------+----------------+----------------+----------------+
[09/08 20:35:52  16393s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[09/08 20:35:52  16393s] ### --------------------------------+----------------+----------------+----------------+
[09/08 20:35:52  16393s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 20:35:52  16393s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 20:35:52  16393s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/08 20:35:52  16393s] ###   DB Import                     |        00:00:05|        00:00:03|             1.9|
[09/08 20:35:52  16393s] ###   DB Export                     |        00:00:03|        00:00:01|             2.2|
[09/08 20:35:52  16393s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/08 20:35:52  16393s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/08 20:35:52  16393s] ###   Data Preparation              |        00:00:05|        00:00:04|             1.2|
[09/08 20:35:52  16393s] ###   Global Routing                |        00:00:08|        00:00:03|             2.4|
[09/08 20:35:52  16393s] ###   Track Assignment              |        00:00:06|        00:00:04|             1.4|
[09/08 20:35:52  16393s] ###   Detail Routing                |        00:13:25|        00:04:48|             2.8|
[09/08 20:35:52  16393s] ###   Antenna Fixing                |        00:00:16|        00:00:10|             1.6|
[09/08 20:35:52  16393s] ###   Entire Command                |        00:14:12|        00:05:17|             2.7|
[09/08 20:35:52  16393s] ### --------------------------------+----------------+----------------+----------------+
[09/08 20:35:52  16393s] ### 
[09/08 20:36:12  16395s] <CMD> timeDesign -postRoute -slackReports
[09/08 20:36:12  16395s]  Reset EOS DB
[09/08 20:36:12  16395s] Ignoring AAE DB Resetting ...
[09/08 20:36:12  16395s] Extraction called for design 'croc_chip' of instances=52708 and nets=51383 using extraction engine 'postRoute' at effort level 'low' .
[09/08 20:36:12  16395s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 20:36:12  16395s] RC Extraction called in multi-corner(1) mode.
[09/08 20:36:12  16395s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 20:36:12  16395s] Type 'man IMPEXT-6197' for more detail.
[09/08 20:36:12  16395s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 20:36:12  16395s] * Layer Id             : 1 - M1
[09/08 20:36:12  16395s]       Thickness        : 0.4
[09/08 20:36:12  16395s]       Min Width        : 0.16
[09/08 20:36:12  16395s]       Layer Dielectric : 4.1
[09/08 20:36:12  16395s] * Layer Id             : 2 - M2
[09/08 20:36:12  16395s]       Thickness        : 0.45
[09/08 20:36:12  16395s]       Min Width        : 0.2
[09/08 20:36:12  16395s]       Layer Dielectric : 4.1
[09/08 20:36:12  16395s] * Layer Id             : 3 - M3
[09/08 20:36:12  16395s]       Thickness        : 0.45
[09/08 20:36:12  16395s]       Min Width        : 0.2
[09/08 20:36:12  16395s]       Layer Dielectric : 4.1
[09/08 20:36:12  16395s] * Layer Id             : 4 - M4
[09/08 20:36:12  16395s]       Thickness        : 0.45
[09/08 20:36:12  16395s]       Min Width        : 0.2
[09/08 20:36:12  16395s]       Layer Dielectric : 4.1
[09/08 20:36:12  16395s] * Layer Id             : 5 - M5
[09/08 20:36:12  16395s]       Thickness        : 0.45
[09/08 20:36:12  16395s]       Min Width        : 0.2
[09/08 20:36:12  16395s]       Layer Dielectric : 4.1
[09/08 20:36:12  16395s] * Layer Id             : 6 - M6
[09/08 20:36:12  16395s]       Thickness        : 2
[09/08 20:36:12  16395s]       Min Width        : 1.64
[09/08 20:36:12  16395s]       Layer Dielectric : 4.1
[09/08 20:36:12  16395s] * Layer Id             : 7 - M7
[09/08 20:36:12  16395s]       Thickness        : 3
[09/08 20:36:12  16395s]       Min Width        : 2
[09/08 20:36:12  16395s]       Layer Dielectric : 4.1
[09/08 20:36:12  16395s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d -maxResLength 200  -basic
[09/08 20:36:12  16395s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 20:36:12  16395s]       RC Corner Indexes            0   
[09/08 20:36:12  16395s] Capacitance Scaling Factor   : 1.00000 
[09/08 20:36:12  16395s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 20:36:12  16395s] Resistance Scaling Factor    : 1.00000 
[09/08 20:36:12  16395s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 20:36:12  16395s] Clock Res. Scaling Factor    : 1.00000 
[09/08 20:36:12  16395s] Shrink Factor                : 1.00000
[09/08 20:36:14  16397s] LayerId::1 widthSet size::1
[09/08 20:36:14  16397s] LayerId::2 widthSet size::3
[09/08 20:36:14  16397s] LayerId::3 widthSet size::3
[09/08 20:36:14  16397s] LayerId::4 widthSet size::3
[09/08 20:36:14  16397s] LayerId::5 widthSet size::3
[09/08 20:36:14  16397s] LayerId::6 widthSet size::1
[09/08 20:36:14  16397s] LayerId::7 widthSet size::1
[09/08 20:36:14  16397s] Initializing multi-corner resistance tables ...
[09/08 20:36:14  16397s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343342 ; uaWl: 0.999798 ; uaWlH: 0.323834 ; aWlH: 0.000000 ; Pmax: 0.859200 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:36:15  16398s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4065.4M)
[09/08 20:36:15  16398s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for storing RC.
[09/08 20:36:16  16399s] Extracted 10.0003% (CPU Time= 0:00:02.5  MEM= 4105.4M)
[09/08 20:36:16  16400s] Extracted 20.0002% (CPU Time= 0:00:03.3  MEM= 4105.4M)
[09/08 20:36:19  16402s] Extracted 30.0003% (CPU Time= 0:00:05.7  MEM= 4109.4M)
[09/08 20:36:19  16403s] Extracted 40.0002% (CPU Time= 0:00:06.1  MEM= 4109.4M)
[09/08 20:36:20  16404s] Extracted 50.0003% (CPU Time= 0:00:07.0  MEM= 4109.4M)
[09/08 20:36:23  16407s] Extracted 60.0003% (CPU Time= 0:00:10.0  MEM= 4109.4M)
[09/08 20:36:24  16407s] Extracted 70.0002% (CPU Time= 0:00:10.5  MEM= 4109.4M)
[09/08 20:36:24  16408s] Extracted 80.0003% (CPU Time= 0:00:11.2  MEM= 4109.4M)
[09/08 20:36:26  16409s] Extracted 90.0002% (CPU Time= 0:00:12.4  MEM= 4109.4M)
[09/08 20:36:28  16412s] Extracted 100% (CPU Time= 0:00:15.2  MEM= 4109.4M)
[09/08 20:36:29  16412s] Number of Extracted Resistors     : 905556
[09/08 20:36:29  16412s] Number of Extracted Ground Cap.   : 927672
[09/08 20:36:29  16412s] Number of Extracted Coupling Cap. : 2002748
[09/08 20:36:29  16412s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4093.430M)
[09/08 20:36:29  16412s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 20:36:29  16413s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4093.4M)
[09/08 20:36:29  16413s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb_Filter.rcdb.d' for storing RC.
[09/08 20:36:30  16413s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45196 access done (mem: 4093.430M)
[09/08 20:36:30  16413s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4093.430M)
[09/08 20:36:30  16413s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4093.430M)
[09/08 20:36:30  16413s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 20:36:30  16414s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 4093.430M)
[09/08 20:36:30  16414s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=4093.430M)
[09/08 20:36:30  16414s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.1  Real Time: 0:00:18.0  MEM: 4093.430M)
[09/08 20:36:30  16414s] Starting delay calculation for Setup views
[09/08 20:36:31  16415s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 20:36:31  16415s] #################################################################################
[09/08 20:36:31  16415s] # Design Stage: PostRoute
[09/08 20:36:31  16415s] # Design Name: croc_chip
[09/08 20:36:31  16415s] # Design Mode: 130nm
[09/08 20:36:31  16415s] # Analysis Mode: MMMC OCV 
[09/08 20:36:31  16415s] # Parasitics Mode: SPEF/RCDB
[09/08 20:36:31  16415s] # Signoff Settings: SI On 
[09/08 20:36:31  16415s] #################################################################################
[09/08 20:36:31  16417s] Topological Sorting (REAL = 0:00:00.0, MEM = 4127.4M, InitMEM = 4120.5M)
[09/08 20:36:31  16417s] Setting infinite Tws ...
[09/08 20:36:31  16417s] First Iteration Infinite Tw... 
[09/08 20:36:31  16417s] Calculate early delays in OCV mode...
[09/08 20:36:31  16417s] Calculate late delays in OCV mode...
[09/08 20:36:31  16417s] Start delay calculation (fullDC) (8 T). (MEM=4127.36)
[09/08 20:36:32  16417s] LayerId::1 widthSet size::1
[09/08 20:36:32  16417s] LayerId::2 widthSet size::3
[09/08 20:36:32  16417s] LayerId::3 widthSet size::3
[09/08 20:36:32  16417s] LayerId::4 widthSet size::3
[09/08 20:36:32  16417s] LayerId::5 widthSet size::3
[09/08 20:36:32  16417s] LayerId::6 widthSet size::1
[09/08 20:36:32  16417s] LayerId::7 widthSet size::1
[09/08 20:36:32  16417s] Initializing multi-corner resistance tables ...
[09/08 20:36:32  16418s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343342 ; uaWl: 0.999798 ; uaWlH: 0.323834 ; aWlH: 0.000000 ; Pmax: 0.859200 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:36:33  16419s] End AAE Lib Interpolated Model. (MEM=4144.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:36:33  16419s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4144.387M)
[09/08 20:36:33  16419s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4144.4M)
[09/08 20:36:33  16419s] AAE_INFO: 8 threads acquired from CTE.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:36:33  16420s] Type 'man IMPESI-3194' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:36:33  16420s] Type 'man IMPESI-3199' for more detail.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 20:36:33  16420s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 20:36:36  16439s] Total number of fetched objects 50057
[09/08 20:36:36  16439s] AAE_INFO-618: Total number of nets in the design is 51383,  97.6 percent of the nets selected for SI analysis
[09/08 20:36:36  16439s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 20:36:36  16439s] End delay calculation. (MEM=4474.87 CPU=0:00:19.9 REAL=0:00:03.0)
[09/08 20:36:36  16439s] End delay calculation (fullDC). (MEM=4474.87 CPU=0:00:22.2 REAL=0:00:05.0)
[09/08 20:36:36  16439s] *** CDM Built up (cpu=0:00:24.8  real=0:00:05.0  mem= 4474.9M) ***
[09/08 20:36:37  16444s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4474.9M)
[09/08 20:36:37  16444s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 20:36:37  16444s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4474.9M)
[09/08 20:36:37  16444s] Starting SI iteration 2
[09/08 20:36:37  16444s] Calculate early delays in OCV mode...
[09/08 20:36:37  16444s] Calculate late delays in OCV mode...
[09/08 20:36:37  16444s] Start delay calculation (fullDC) (8 T). (MEM=4172.01)
[09/08 20:36:37  16445s] End AAE Lib Interpolated Model. (MEM=4172.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:36:39  16456s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 20:36:39  16456s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50057. 
[09/08 20:36:39  16456s] Total number of fetched objects 50057
[09/08 20:36:39  16456s] AAE_INFO-618: Total number of nets in the design is 51383,  19.6 percent of the nets selected for SI analysis
[09/08 20:36:39  16456s] End delay calculation. (MEM=4500.88 CPU=0:00:11.0 REAL=0:00:01.0)
[09/08 20:36:39  16456s] End delay calculation (fullDC). (MEM=4500.88 CPU=0:00:11.2 REAL=0:00:02.0)
[09/08 20:36:39  16456s] *** CDM Built up (cpu=0:00:11.3  real=0:00:02.0  mem= 4500.9M) ***
[09/08 20:36:40  16458s] *** Done Building Timing Graph (cpu=0:00:43.3 real=0:00:10.0 totSessionCpu=4:34:18 mem=4498.9M)
[09/08 20:36:40  16458s] All LLGs are deleted
[09/08 20:36:40  16458s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4169.9M
[09/08 20:36:40  16458s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4169.9M
[09/08 20:36:40  16458s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4169.9M
[09/08 20:36:40  16458s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4169.9M
[09/08 20:36:40  16458s] Fast DP-INIT is on for default
[09/08 20:36:40  16458s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.168, REAL:0.047, MEM:4201.9M
[09/08 20:36:40  16458s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.202, REAL:0.081, MEM:4201.9M
[09/08 20:36:40  16458s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4201.9M
[09/08 20:36:40  16458s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:4201.9M
[09/08 20:36:41  16460s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.507  | -0.474  |  1.680  | -3.507  |   N/A   |  6.811  | -0.002  |  0.304  |
|           TNS (ns):|-103.752 | -35.430 |  0.000  | -68.322 |   N/A   |  0.000  | -0.003  |  0.000  |
|    Violating Paths:|   268   |   233   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (81)      |
|   max_fanout   |      4 (4)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.153%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/08 20:36:41  16460s] Total CPU time: 65.2 sec
[09/08 20:36:41  16460s] Total Real time: 29.0 sec
[09/08 20:36:41  16460s] Total Memory Usage: 4202.835938 Mbytes
[09/08 20:36:41  16460s] Info: pop threads available for lower-level modules during optimization.
[09/08 20:36:41  16460s] Reset AAE Options
[09/08 20:36:41  16460s] 
[09/08 20:36:41  16460s] =============================================================================================
[09/08 20:36:41  16460s]  Final TAT Report for timeDesign
[09/08 20:36:41  16460s] =============================================================================================
[09/08 20:36:41  16460s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 20:36:41  16460s] ---------------------------------------------------------------------------------------------
[09/08 20:36:41  16460s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:36:41  16460s] [ ExtractRC              ]      1   0:00:18.4  (  62.6 % )     0:00:18.4 /  0:00:19.1    1.0
[09/08 20:36:41  16460s] [ TimingUpdate           ]      2   0:00:00.4  (   1.5 % )     0:00:09.4 /  0:00:43.3    4.6
[09/08 20:36:41  16460s] [ FullDelayCalc          ]      1   0:00:09.0  (  30.6 % )     0:00:09.0 /  0:00:41.5    4.6
[09/08 20:36:41  16460s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.7 % )     0:00:01.5 /  0:00:02.7    1.8
[09/08 20:36:41  16460s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.7    3.4
[09/08 20:36:41  16460s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.8 /  0:00:01.4    1.7
[09/08 20:36:41  16460s] [ GenerateReports        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 20:36:41  16460s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:36:41  16460s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 20:36:41  16460s] [ GenerateDrvReportData  ]      1   0:00:00.6  (   2.1 % )     0:00:00.6 /  0:00:01.2    2.0
[09/08 20:36:41  16460s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.7    3.4
[09/08 20:36:41  16460s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[09/08 20:36:41  16460s] ---------------------------------------------------------------------------------------------
[09/08 20:36:41  16460s]  timeDesign TOTAL                   0:00:29.3  ( 100.0 % )     0:00:29.3 /  0:01:05.2    2.2
[09/08 20:36:41  16460s] ---------------------------------------------------------------------------------------------
[09/08 20:36:41  16460s] 
[09/08 20:37:36  16466s] <CMD> win
[09/08 20:37:37  16466s] <CMD> zoomBox -2660.93100 -932.44500 4365.74400 1877.19400
[09/08 20:37:37  16467s] <CMD> zoomBox -2077.86700 -751.49400 3894.80700 1636.69900
[09/08 20:37:38  16467s] <CMD> zoomBox -1154.36000 -434.21600 3160.89700 1291.25400
[09/08 20:37:38  16467s] <CMD> zoomBox -210.74600 -75.78200 2439.36400 983.87300
[09/08 20:37:38  16468s] <CMD> zoomBox 382.71300 285.09400 2010.21300 935.85500
[09/08 20:37:39  16468s] <CMD> fit
[09/08 20:37:40  16468s] <CMD> zoomBox -557.49500 521.90600 2551.15200 1764.90900
[09/08 20:37:40  16469s] <CMD> zoomBox 24.77500 692.79000 2270.77600 1590.86100
[09/08 20:37:41  16469s] <CMD> fit
[09/08 20:37:42  16470s] <CMD> zoomBox -1106.64800 26.65500 3195.97800 1747.07400
[09/08 20:37:42  16470s] <CMD> zoomBox -4.26400 286.11100 2638.08800 1342.66400
[09/08 20:37:44  16471s] <CMD> setLayerPreference violation -isVisible 1
[09/08 20:37:44  16471s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/08 20:37:47  16472s] <CMD_INTERNAL> violationBrowserClose
[09/08 20:37:52  16472s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/08 20:37:52  16472s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix croc_chip_preCTS -outDir timingReports
[09/08 20:37:52  16472s] #optDebug: fT-S <1 1 0 0 0>
[09/08 20:37:52  16472s] **WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
[09/08 20:37:53  16473s] AAE DB initialization (MEM=4059.49 CPU=0:00:00.1 REAL=0:00:00.0) 
[09/08 20:37:53  16473s]  Reset EOS DB
[09/08 20:37:53  16473s] Ignoring AAE DB Resetting ...
[09/08 20:37:53  16473s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45196 access done (mem: 4059.492M)
[09/08 20:37:53  16473s] Extraction called for design 'croc_chip' of instances=52708 and nets=51383 using extraction engine 'postRoute' at effort level 'low' .
[09/08 20:37:53  16473s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 20:37:53  16473s] RC Extraction called in multi-corner(1) mode.
[09/08 20:37:53  16473s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 20:37:53  16473s] Type 'man IMPEXT-6197' for more detail.
[09/08 20:37:53  16473s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 20:37:53  16473s] * Layer Id             : 1 - M1
[09/08 20:37:53  16473s]       Thickness        : 0.4
[09/08 20:37:53  16473s]       Min Width        : 0.16
[09/08 20:37:53  16473s]       Layer Dielectric : 4.1
[09/08 20:37:53  16473s] * Layer Id             : 2 - M2
[09/08 20:37:53  16473s]       Thickness        : 0.45
[09/08 20:37:53  16473s]       Min Width        : 0.2
[09/08 20:37:53  16473s]       Layer Dielectric : 4.1
[09/08 20:37:53  16473s] * Layer Id             : 3 - M3
[09/08 20:37:53  16473s]       Thickness        : 0.45
[09/08 20:37:53  16473s]       Min Width        : 0.2
[09/08 20:37:53  16473s]       Layer Dielectric : 4.1
[09/08 20:37:53  16473s] * Layer Id             : 4 - M4
[09/08 20:37:53  16473s]       Thickness        : 0.45
[09/08 20:37:53  16473s]       Min Width        : 0.2
[09/08 20:37:53  16473s]       Layer Dielectric : 4.1
[09/08 20:37:53  16473s] * Layer Id             : 5 - M5
[09/08 20:37:53  16473s]       Thickness        : 0.45
[09/08 20:37:53  16473s]       Min Width        : 0.2
[09/08 20:37:53  16473s]       Layer Dielectric : 4.1
[09/08 20:37:53  16473s] * Layer Id             : 6 - M6
[09/08 20:37:53  16473s]       Thickness        : 2
[09/08 20:37:53  16473s]       Min Width        : 1.64
[09/08 20:37:53  16473s]       Layer Dielectric : 4.1
[09/08 20:37:53  16473s] * Layer Id             : 7 - M7
[09/08 20:37:53  16473s]       Thickness        : 3
[09/08 20:37:53  16473s]       Min Width        : 2
[09/08 20:37:53  16473s]       Layer Dielectric : 4.1
[09/08 20:37:53  16473s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d -maxResLength 200  -basic
[09/08 20:37:53  16473s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 20:37:53  16473s]       RC Corner Indexes            0   
[09/08 20:37:53  16473s] Capacitance Scaling Factor   : 1.00000 
[09/08 20:37:53  16473s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 20:37:53  16473s] Resistance Scaling Factor    : 1.00000 
[09/08 20:37:53  16473s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 20:37:53  16473s] Clock Res. Scaling Factor    : 1.00000 
[09/08 20:37:53  16473s] Shrink Factor                : 1.00000
[09/08 20:37:55  16475s] LayerId::1 widthSet size::1
[09/08 20:37:55  16475s] LayerId::2 widthSet size::3
[09/08 20:37:55  16475s] LayerId::3 widthSet size::3
[09/08 20:37:55  16475s] LayerId::4 widthSet size::3
[09/08 20:37:55  16475s] LayerId::5 widthSet size::3
[09/08 20:37:55  16475s] LayerId::6 widthSet size::1
[09/08 20:37:55  16475s] LayerId::7 widthSet size::1
[09/08 20:37:55  16475s] Initializing multi-corner resistance tables ...
[09/08 20:37:55  16475s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343342 ; uaWl: 0.999798 ; uaWlH: 0.323834 ; aWlH: 0.000000 ; Pmax: 0.859200 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:37:56  16476s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4059.5M)
[09/08 20:37:56  16476s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for storing RC.
[09/08 20:37:57  16477s] Extracted 10.0003% (CPU Time= 0:00:02.6  MEM= 4099.5M)
[09/08 20:37:58  16478s] Extracted 20.0002% (CPU Time= 0:00:03.6  MEM= 4099.5M)
[09/08 20:38:00  16480s] Extracted 30.0003% (CPU Time= 0:00:05.9  MEM= 4099.5M)
[09/08 20:38:01  16481s] Extracted 40.0002% (CPU Time= 0:00:06.4  MEM= 4099.5M)
[09/08 20:38:01  16481s] Extracted 50.0003% (CPU Time= 0:00:07.1  MEM= 4099.5M)
[09/08 20:38:04  16484s] Extracted 60.0003% (CPU Time= 0:00:09.7  MEM= 4099.5M)
[09/08 20:38:05  16484s] Extracted 70.0002% (CPU Time= 0:00:10.1  MEM= 4099.5M)
[09/08 20:38:05  16485s] Extracted 80.0003% (CPU Time= 0:00:10.7  MEM= 4099.5M)
[09/08 20:38:06  16486s] Extracted 90.0002% (CPU Time= 0:00:11.8  MEM= 4099.5M)
[09/08 20:38:09  16489s] Extracted 100% (CPU Time= 0:00:14.7  MEM= 4099.5M)
[09/08 20:38:10  16490s] Number of Extracted Resistors     : 905556
[09/08 20:38:10  16490s] Number of Extracted Ground Cap.   : 927672
[09/08 20:38:10  16490s] Number of Extracted Coupling Cap. : 2002748
[09/08 20:38:10  16490s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4060.969M)
[09/08 20:38:10  16490s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 20:38:10  16490s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4061.0M)
[09/08 20:38:10  16490s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb_Filter.rcdb.d' for storing RC.
[09/08 20:38:11  16491s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45196 access done (mem: 4060.969M)
[09/08 20:38:11  16491s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4060.969M)
[09/08 20:38:11  16491s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4060.969M)
[09/08 20:38:11  16491s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 20:38:11  16492s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 4060.969M)
[09/08 20:38:11  16492s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:00.0, current mem=4060.969M)
[09/08 20:38:11  16492s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.8  Real Time: 0:00:18.0  MEM: 4060.969M)
[09/08 20:38:11  16492s] Starting delay calculation for Setup views
[09/08 20:38:11  16492s] #################################################################################
[09/08 20:38:11  16492s] # Design Stage: PostRoute
[09/08 20:38:11  16492s] # Design Name: croc_chip
[09/08 20:38:11  16492s] # Design Mode: 130nm
[09/08 20:38:11  16492s] # Analysis Mode: MMMC OCV 
[09/08 20:38:11  16492s] # Parasitics Mode: SPEF/RCDB
[09/08 20:38:11  16492s] # Signoff Settings: SI Off 
[09/08 20:38:11  16492s] #################################################################################
[09/08 20:38:12  16494s] Topological Sorting (REAL = 0:00:00.0, MEM = 4053.0M, InitMEM = 4053.0M)
[09/08 20:38:12  16495s] Calculate early delays in OCV mode...
[09/08 20:38:12  16495s] Calculate late delays in OCV mode...
[09/08 20:38:12  16495s] Start delay calculation (fullDC) (8 T). (MEM=4052.97)
[09/08 20:38:12  16495s] LayerId::1 widthSet size::1
[09/08 20:38:12  16495s] LayerId::2 widthSet size::3
[09/08 20:38:12  16495s] LayerId::3 widthSet size::3
[09/08 20:38:12  16495s] LayerId::4 widthSet size::3
[09/08 20:38:12  16495s] LayerId::5 widthSet size::3
[09/08 20:38:12  16495s] LayerId::6 widthSet size::1
[09/08 20:38:12  16495s] LayerId::7 widthSet size::1
[09/08 20:38:12  16495s] Initializing multi-corner resistance tables ...
[09/08 20:38:12  16495s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343342 ; uaWl: 0.999798 ; uaWlH: 0.323834 ; aWlH: 0.000000 ; Pmax: 0.859200 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:38:13  16496s] Start AAE Lib Loading. (MEM=4078.11)
[09/08 20:38:13  16496s] End AAE Lib Loading. (MEM=4087.65 CPU=0:00:00.1 Real=0:00:00.0)
[09/08 20:38:13  16496s] End AAE Lib Interpolated Model. (MEM=4087.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:38:13  16496s] First Iteration Infinite Tw... 
[09/08 20:38:13  16496s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4087.652M)
[09/08 20:38:13  16496s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4087.7M)
[09/08 20:38:13  16496s] AAE_INFO: 8 threads acquired from CTE.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 20:38:14  16497s] Type 'man IMPESI-3194' for more detail.
[09/08 20:38:14  16497s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 20:38:14  16497s] Type 'man IMPESI-3199' for more detail.
[09/08 20:38:15  16506s] Total number of fetched objects 50057
[09/08 20:38:15  16507s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 20:38:15  16507s] End delay calculation. (MEM=4558.45 CPU=0:00:09.8 REAL=0:00:01.0)
[09/08 20:38:15  16507s] End delay calculation (fullDC). (MEM=4558.45 CPU=0:00:12.2 REAL=0:00:03.0)
[09/08 20:38:15  16507s] *** CDM Built up (cpu=0:00:14.7  real=0:00:04.0  mem= 4558.4M) ***
[09/08 20:38:16  16510s] *** Done Building Timing Graph (cpu=0:00:17.9 real=0:00:05.0 totSessionCpu=4:35:10 mem=4494.4M)
[09/08 20:38:17  16510s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45196 access done (mem: 4021.305M)
[09/08 20:38:17  16510s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/08 20:38:17  16510s] Type 'man IMPEXT-3493' for more detail.
[09/08 20:38:17  16510s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:38:17  16510s] All LLGs are deleted
[09/08 20:38:17  16510s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4017.3M
[09/08 20:38:17  16510s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4017.3M
[09/08 20:38:17  16510s] Start to check current routing status for nets...
[09/08 20:38:17  16511s] All nets are already routed correctly.
[09/08 20:38:17  16511s] End to check current routing status for nets (mem=4017.3M)
[09/08 20:38:17  16511s] Extraction called for design 'croc_chip' of instances=52708 and nets=51383 using extraction engine 'preRoute' .
[09/08 20:38:17  16511s] PreRoute RC Extraction called for design croc_chip.
[09/08 20:38:17  16511s] RC Extraction called in multi-corner(1) mode.
[09/08 20:38:17  16511s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 20:38:17  16511s] Type 'man IMPEXT-6197' for more detail.
[09/08 20:38:17  16511s] RCMode: PreRoute
[09/08 20:38:17  16511s]       RC Corner Indexes            0   
[09/08 20:38:17  16511s] Capacitance Scaling Factor   : 1.00000 
[09/08 20:38:17  16511s] Resistance Scaling Factor    : 1.00000 
[09/08 20:38:17  16511s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 20:38:17  16511s] Clock Res. Scaling Factor    : 1.00000 
[09/08 20:38:17  16511s] Shrink Factor                : 1.00000
[09/08 20:38:17  16511s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/08 20:38:18  16511s] LayerId::1 widthSet size::1
[09/08 20:38:18  16511s] LayerId::2 widthSet size::3
[09/08 20:38:18  16511s] LayerId::3 widthSet size::3
[09/08 20:38:18  16511s] LayerId::4 widthSet size::3
[09/08 20:38:18  16511s] LayerId::5 widthSet size::3
[09/08 20:38:18  16511s] LayerId::6 widthSet size::1
[09/08 20:38:18  16511s] LayerId::7 widthSet size::1
[09/08 20:38:18  16511s] Updating RC grid for preRoute extraction ...
[09/08 20:38:18  16511s] Initializing multi-corner resistance tables ...
[09/08 20:38:18  16511s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 20:38:18  16511s] {RT default_rc_corner 0 5 5 0}
[09/08 20:38:18  16511s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343342 ; uaWl: 0.999798 ; uaWlH: 0.323834 ; aWlH: 0.000000 ; Pmax: 0.859200 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 20:38:19  16512s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 4025.305M)
[09/08 20:38:19  16512s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4025.3M
[09/08 20:38:19  16512s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4025.3M
[09/08 20:38:19  16512s] Fast DP-INIT is on for default
[09/08 20:38:19  16512s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.155, REAL:0.046, MEM:4049.3M
[09/08 20:38:19  16512s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.191, REAL:0.082, MEM:4049.3M
[09/08 20:38:19  16513s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4049.3M
[09/08 20:38:19  16513s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:4049.3M
[09/08 20:38:19  16513s] Starting delay calculation for Setup views
[09/08 20:38:19  16513s] #################################################################################
[09/08 20:38:19  16513s] # Design Stage: PostRoute
[09/08 20:38:19  16513s] # Design Name: croc_chip
[09/08 20:38:19  16513s] # Design Mode: 130nm
[09/08 20:38:19  16513s] # Analysis Mode: MMMC OCV 
[09/08 20:38:19  16513s] # Parasitics Mode: No SPEF/RCDB
[09/08 20:38:19  16513s] # Signoff Settings: SI Off 
[09/08 20:38:19  16513s] #################################################################################
[09/08 20:38:20  16515s] Topological Sorting (REAL = 0:00:01.0, MEM = 4118.3M, InitMEM = 4111.5M)
[09/08 20:38:20  16515s] Calculate early delays in OCV mode...
[09/08 20:38:20  16515s] Calculate late delays in OCV mode...
[09/08 20:38:20  16515s] Start delay calculation (fullDC) (8 T). (MEM=4118.33)
[09/08 20:38:20  16516s] End AAE Lib Interpolated Model. (MEM=4143.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 20:38:22  16527s] Total number of fetched objects 50057
[09/08 20:38:22  16527s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 20:38:22  16527s] End delay calculation. (MEM=4454.88 CPU=0:00:09.6 REAL=0:00:02.0)
[09/08 20:38:22  16527s] End delay calculation (fullDC). (MEM=4454.88 CPU=0:00:12.0 REAL=0:00:02.0)
[09/08 20:38:22  16527s] *** CDM Built up (cpu=0:00:14.5  real=0:00:03.0  mem= 4454.9M) ***
[09/08 20:38:22  16530s] *** Done Building Timing Graph (cpu=0:00:17.3 real=0:00:03.0 totSessionCpu=4:35:30 mem=4454.9M)
[09/08 20:38:26  16534s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.201  | -1.183  | -0.543  | -1.201  |   N/A   |  6.817  |  0.368  | -0.776  |
|           TNS (ns):| -1442.4 | -1417.0 | -15.340 | -2.084  |   N/A   |  0.000  |  0.000  | -8.002  |
|    Violating Paths:|  2834   |  2765   |   32    |    2    |   N/A   |    0    |    0    |   35    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.140   |    168 (168)     |
|   max_tran     |      7 (14)      |   -0.065   |     46 (92)      |
|   max_fanout   |      4 (4)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.153%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[09/08 20:38:26  16534s] Total CPU time: 61.68 sec
[09/08 20:38:26  16534s] Total Real time: 34.0 sec
[09/08 20:38:26  16534s] Total Memory Usage: 4151.644531 Mbytes
[09/08 20:38:26  16534s] Reset AAE Options
[09/08 20:38:26  16534s] 
[09/08 20:38:26  16534s] =============================================================================================
[09/08 20:38:26  16534s]  Final TAT Report for timeDesign
[09/08 20:38:26  16534s] =============================================================================================
[09/08 20:38:26  16534s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 20:38:26  16534s] ---------------------------------------------------------------------------------------------
[09/08 20:38:26  16534s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:38:26  16534s] [ ExtractRC              ]      1   0:00:18.0  (  54.4 % )     0:00:18.0 /  0:00:18.9    1.0
[09/08 20:38:26  16534s] [ TimingUpdate           ]      2   0:00:01.4  (   4.1 % )     0:00:08.7 /  0:00:35.2    4.1
[09/08 20:38:26  16534s] [ FullDelayCalc          ]      2   0:00:07.3  (  22.1 % )     0:00:07.3 /  0:00:29.9    4.1
[09/08 20:38:26  16534s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.6 % )     0:00:06.9 /  0:00:21.7    3.1
[09/08 20:38:26  16534s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.7    3.4
[09/08 20:38:26  16534s] [ DrvReport              ]      1   0:00:00.6  (   1.8 % )     0:00:02.4 /  0:00:02.4    1.0
[09/08 20:38:26  16534s] [ GenerateReports        ]      1   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:01.0    1.7
[09/08 20:38:26  16534s] [ ReportTranViolation    ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 20:38:26  16534s] [ ReportCapViolation     ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 20:38:26  16534s] [ ReportFanoutViolation  ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 20:38:26  16534s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 20:38:26  16534s] [ GenerateDrvReportData  ]      1   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:01.3    2.0
[09/08 20:38:26  16534s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.7    3.4
[09/08 20:38:26  16534s] [ MISC                   ]          0:00:03.1  (   9.3 % )     0:00:03.1 /  0:00:03.1    1.0
[09/08 20:38:26  16534s] ---------------------------------------------------------------------------------------------
[09/08 20:38:26  16534s]  timeDesign TOTAL                   0:00:33.1  ( 100.0 % )     0:00:33.1 /  0:01:01.6    1.9
[09/08 20:38:26  16534s] ---------------------------------------------------------------------------------------------
[09/08 20:38:26  16534s] 
[09/08 20:38:26  16534s] Info: pop threads available for lower-level modules during optimization.
[09/08 20:38:43  16536s] <CMD> zoomBox -168.82000 234.79400 2939.83000 1477.79800
[09/08 20:38:44  16536s] <CMD> zoomBox -362.41600 174.42100 3294.82100 1636.77900
[09/08 20:38:58  16538s] <CMD> zoomBox -72.02400 320.36100 2570.33000 1376.91500
[09/08 20:38:58  16539s] <CMD> zoomBox 434.87600 465.02900 2057.61200 1113.88500
[09/08 20:38:59  16539s] <CMD> zoomBox 575.24300 495.92400 1954.56900 1047.45200
[09/08 20:39:00  16539s] <CMD> zoomBox 800.18200 543.66400 1796.74600 942.14300
[09/08 20:39:05  16540s] <CMD> setLayerPreference node_layer -isVisible 0
[09/08 20:39:06  16540s] <CMD> zoomBox 640.11200 485.53200 2019.44000 1037.06100
[09/08 20:39:06  16540s] <CMD> zoomBox 538.31800 448.56500 2161.05800 1097.42300
[09/08 20:39:07  16541s] <CMD> zoomBox -83.09100 222.89500 3025.57600 1465.90600
[09/08 20:39:07  16541s] <CMD> zoomBox -312.51000 139.58000 3344.74700 1601.94600
[09/08 20:39:08  16541s] <CMD> zoomBox -59.34600 381.57500 2583.02200 1438.13400
[09/08 20:39:08  16541s] <CMD> zoomBox 58.42500 483.64400 2304.43900 1381.72000
[09/08 20:39:09  16541s] <CMD> zoomBox 158.53100 570.40300 2067.64400 1333.76800
[09/08 20:39:09  16541s] <CMD> zoomBox 312.45100 674.18200 1691.78500 1225.71300
[09/08 20:39:09  16541s] <CMD> zoomBox 423.93700 748.60000 1420.50800 1147.08200
[09/08 20:39:10  16541s] <CMD> zoomBox 522.76300 796.57600 1242.78600 1084.48000
[09/08 20:39:11  16541s] <CMD> zoomBox 556.36000 817.41600 1168.38000 1062.13400
[09/08 20:39:11  16541s] <CMD> zoomBox 629.54500 863.09100 1005.40300 1013.37900
[09/08 20:44:40  16576s] <CMD> win
[09/08 20:44:41  16576s] <CMD> zoomBox 545.65300 847.29300 1065.87100 1055.30400
[09/08 20:44:42  16576s] <CMD> zoomBox 268.50400 791.02400 1265.08200 1189.50900
[09/08 20:44:42  16576s] <CMD> zoomBox 166.18400 770.25000 1338.62900 1239.05600
[09/08 20:44:43  16576s] <CMD> fit
[09/08 20:44:44  16577s] <CMD> zoomBox -825.49500 89.38000 2831.73800 1551.73700
[09/08 20:44:44  16577s] <CMD> zoomBox -201.86800 330.62800 2440.48400 1387.18100
[09/08 20:44:44  16577s] <CMD> zoomBox 548.72000 629.93600 1928.04500 1181.46400
[09/08 20:44:45  16577s] <CMD> zoomBox 675.46800 695.36000 1847.89600 1164.15900
[09/08 20:44:47  16577s] <CMD> zoomBox 705.91800 729.81000 1702.48200 1128.28900
[09/08 20:44:47  16577s] <CMD> zoomBox 772.50000 805.13900 1384.51700 1049.85600
[09/08 20:44:49  16577s] <CMD> zoomBox 795.80300 823.32400 1316.01900 1031.33400
[09/08 20:44:51  16578s] <CMD> zoomBox 815.61200 838.78200 1257.79500 1015.59000
[09/08 20:44:53  16578s] <CMD> fit
[09/08 20:44:55  16578s] <CMD> zoomBox -1166.25500 85.14700 3136.37100 1805.56600
[09/08 20:44:55  16578s] <CMD> zoomBox -160.57500 541.12600 2481.77700 1597.67900
[09/08 20:44:55  16578s] <CMD> zoomBox 79.62100 651.33700 2325.62000 1549.40700
[09/08 20:44:56  16578s] <CMD> zoomBox 283.78700 745.01600 2192.88700 1508.37600
[09/08 20:44:56  16579s] <CMD> zoomBox 607.94900 882.60900 1987.27400 1434.13700
[09/08 20:44:56  16579s] <CMD> zoomBox 893.08400 1003.60100 1740.16500 1342.30900
[09/08 20:44:57  16579s] <CMD> zoomBox 939.97500 1032.77900 1659.99400 1320.68100
[09/08 20:44:58  16579s] <CMD> zoomBox 1065.36400 1112.78200 1441.21900 1263.06900
[09/08 20:44:58  16579s] <CMD> zoomBox 1085.83900 1126.01800 1405.31600 1253.76200
[09/08 20:44:58  16579s] <CMD> zoomBox 1118.03600 1146.83200 1348.85800 1239.12700
[09/08 20:44:59  16579s] <CMD> fit
[09/08 20:45:04  16580s] <CMD> zoomBox -654.94400 290.62600 2453.70400 1533.62900
[09/08 20:45:04  16580s] <CMD> zoomBox -426.75600 381.96900 2215.59500 1438.52200
[09/08 20:45:04  16580s] <CMD> zoomBox -220.00200 465.42700 2025.99700 1363.49700
[09/08 20:45:05  16580s] <CMD> zoomBox -44.26100 536.36600 1864.83900 1299.72600
[09/08 20:45:05  16580s] <CMD> zoomBox 108.48100 596.24400 1731.21600 1245.10000
[09/08 20:45:06  16580s] <CMD> fit
[09/08 20:45:07  16580s] <CMD> zoomBox -1031.61200 68.76900 2625.62200 1531.12600
[09/08 20:45:07  16580s] <CMD> zoomBox -613.15100 184.92500 2029.20300 1241.47900
[09/08 20:45:08  16580s] <CMD> zoomBox -59.93900 337.82200 1319.38700 889.35000
[09/08 20:45:09  16581s] <CMD> zoomBox 83.53900 354.95200 1080.10200 753.43100
[09/08 20:45:09  16581s] <CMD> zoomBox 139.80100 361.64200 986.88000 700.34900
[09/08 20:45:10  16581s] <CMD> zoomBox 178.95400 374.32000 898.97100 662.22100
[09/08 20:45:10  16581s] <CMD> zoomBox 240.52200 394.25600 760.73500 602.26500
[09/08 20:45:11  16581s] <CMD> zoomBox 315.21300 403.37600 586.76900 511.95900
[09/08 20:45:12  16581s] <CMD> zoomBox 348.49900 407.75800 515.27100 474.44200
[09/08 20:45:12  16581s] <CMD> zoomBox 356.44500 408.80400 498.20200 465.48600
[09/08 20:45:13  16581s] <CMD> zoomBox 366.27300 410.64500 486.76700 458.82500
[09/08 20:45:13  16582s] <CMD> zoomBox 375.07800 412.51500 477.49800 453.46800
[09/08 20:45:13  16582s] <CMD> zoomBox 393.89600 417.44400 456.79500 442.59400
[09/08 20:45:14  16582s] <CMD> zoomBox 398.64400 419.11900 452.10900 440.49700
[09/08 20:45:14  16582s] <CMD> zoomBox 406.10900 421.75200 444.74100 437.19900
[09/08 20:45:14  16582s] <CMD> zoomBox 411.50400 423.66300 439.41700 434.82400
[09/08 20:45:15  16582s] <CMD> zoomBox 415.40200 425.04300 435.56900 433.10700
[09/08 20:45:15  16582s] <CMD> zoomBox 420.25200 426.76100 430.78100 430.97100
[09/08 20:45:15  16582s] <CMD> zoomBox 421.72100 427.28100 429.33100 430.32400
[09/08 20:45:16  16582s] <CMD> fit
[09/08 20:45:18  16582s] <CMD> zoomBox -1279.89700 14.39900 3022.72900 1734.81800
[09/08 20:45:19  16582s] <CMD> zoomBox -868.41700 69.80000 2788.81500 1532.15600
[09/08 20:45:19  16582s] <CMD> zoomBox -219.87600 156.91700 2422.47600 1213.47000
[09/08 20:45:21  16583s] <CMD> zoomBox -12.24900 190.64900 2233.75000 1088.71900
[09/08 20:45:22  16583s] <CMD> zoomBox 173.81200 295.95800 1796.54600 944.81300
[09/08 20:45:22  16583s] <CMD> zoomBox 240.42400 338.63900 1619.74800 890.16600
[09/08 20:45:23  16583s] <CMD> zoomBox 260.92400 381.32300 1257.48600 779.80200
[09/08 20:45:24  16583s] <CMD> zoomBox 268.92900 397.99300 1116.00800 736.70000
[09/08 20:45:24  16583s] <CMD> zoomBox 308.82800 411.79000 1028.84500 699.69100
[09/08 20:45:25  16583s] <CMD> zoomBox 371.56900 433.48500 891.78200 641.49400
[09/08 20:45:28  16584s] <CMD> zoomBox 392.00900 470.23700 767.86400 620.52400
[09/08 20:45:28  16584s] <CMD> zoomBox 399.99200 484.59000 719.46900 612.33400
[09/08 20:45:28  16584s] <CMD> zoomBox 410.18700 495.70000 681.74400 604.28300
[09/08 20:45:29  16584s] <CMD> zoomBox 430.25400 511.01400 626.45600 589.46600
[09/08 20:45:29  16584s] <CMD> zoomBox 445.03400 521.51900 586.79000 578.20100
[09/08 20:45:29  16584s] <CMD> zoomBox 450.80500 525.62200 571.29900 573.80200
[09/08 20:45:30  16584s] <CMD> zoomBox 459.88100 532.04900 546.93800 566.85900
[09/08 20:45:30  16584s] <CMD> zoomBox 463.42500 534.55900 537.42500 564.14800
[09/08 20:45:30  16584s] <CMD> zoomBox 468.99900 538.50600 522.46400 559.88400
[09/08 20:45:30  16584s] <CMD> zoomBox 473.99400 542.57800 506.82900 555.70700
[09/08 20:45:37  16585s] <CMD> zoomBox 463.58000 541.47300 517.04700 562.85200
[09/08 20:45:40  16585s] <CMD> fit
[09/08 20:45:41  16586s] <CMD> zoomBox -1268.19800 17.18400 3034.42700 1737.60300
[09/08 20:45:42  16586s] <CMD> zoomBox -976.99100 109.99100 2680.24200 1572.34800
[09/08 23:01:18  17429s] <CMD> timeDesign -postRoute -slackReports
[09/08 23:01:18  17429s] Switching SI Aware to true by default in postroute mode   
[09/08 23:01:18  17429s] Turning off fast DC mode./n**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/08 23:01:18  17430s] Type 'man IMPEXT-3493' for more detail.
[09/08 23:01:18  17430s]  Reset EOS DB
[09/08 23:01:18  17430s] Ignoring AAE DB Resetting ...
[09/08 23:01:18  17430s] Extraction called for design 'croc_chip' of instances=52708 and nets=51383 using extraction engine 'postRoute' at effort level 'low' .
[09/08 23:01:18  17430s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 23:01:18  17430s] RC Extraction called in multi-corner(1) mode.
[09/08 23:01:18  17430s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 23:01:18  17430s] Type 'man IMPEXT-6197' for more detail.
[09/08 23:01:19  17430s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 23:01:19  17430s] * Layer Id             : 1 - M1
[09/08 23:01:19  17430s]       Thickness        : 0.4
[09/08 23:01:19  17430s]       Min Width        : 0.16
[09/08 23:01:19  17430s]       Layer Dielectric : 4.1
[09/08 23:01:19  17430s] * Layer Id             : 2 - M2
[09/08 23:01:19  17430s]       Thickness        : 0.45
[09/08 23:01:19  17430s]       Min Width        : 0.2
[09/08 23:01:19  17430s]       Layer Dielectric : 4.1
[09/08 23:01:19  17430s] * Layer Id             : 3 - M3
[09/08 23:01:19  17430s]       Thickness        : 0.45
[09/08 23:01:19  17430s]       Min Width        : 0.2
[09/08 23:01:19  17430s]       Layer Dielectric : 4.1
[09/08 23:01:19  17430s] * Layer Id             : 4 - M4
[09/08 23:01:19  17430s]       Thickness        : 0.45
[09/08 23:01:19  17430s]       Min Width        : 0.2
[09/08 23:01:19  17430s]       Layer Dielectric : 4.1
[09/08 23:01:19  17430s] * Layer Id             : 5 - M5
[09/08 23:01:19  17430s]       Thickness        : 0.45
[09/08 23:01:19  17430s]       Min Width        : 0.2
[09/08 23:01:19  17430s]       Layer Dielectric : 4.1
[09/08 23:01:19  17430s] * Layer Id             : 6 - M6
[09/08 23:01:19  17430s]       Thickness        : 2
[09/08 23:01:19  17430s]       Min Width        : 1.64
[09/08 23:01:19  17430s]       Layer Dielectric : 4.1
[09/08 23:01:19  17430s] * Layer Id             : 7 - M7
[09/08 23:01:19  17430s]       Thickness        : 3
[09/08 23:01:19  17430s]       Min Width        : 2
[09/08 23:01:19  17430s]       Layer Dielectric : 4.1
[09/08 23:01:19  17430s] extractDetailRC Option : -outfile /tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d -maxResLength 200  -basic
[09/08 23:01:19  17430s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 23:01:19  17430s]       RC Corner Indexes            0   
[09/08 23:01:19  17430s] Capacitance Scaling Factor   : 1.00000 
[09/08 23:01:19  17430s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 23:01:19  17430s] Resistance Scaling Factor    : 1.00000 
[09/08 23:01:19  17430s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 23:01:19  17430s] Clock Res. Scaling Factor    : 1.00000 
[09/08 23:01:19  17430s] Shrink Factor                : 1.00000
[09/08 23:01:20  17431s] LayerId::1 widthSet size::1
[09/08 23:01:20  17431s] LayerId::2 widthSet size::3
[09/08 23:01:20  17431s] LayerId::3 widthSet size::3
[09/08 23:01:20  17431s] LayerId::4 widthSet size::3
[09/08 23:01:20  17431s] LayerId::5 widthSet size::3
[09/08 23:01:20  17431s] LayerId::6 widthSet size::1
[09/08 23:01:20  17431s] LayerId::7 widthSet size::1
[09/08 23:01:20  17431s] Initializing multi-corner resistance tables ...
[09/08 23:01:20  17431s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343342 ; uaWl: 0.999798 ; uaWlH: 0.323834 ; aWlH: 0.000000 ; Pmax: 0.859200 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 23:01:21  17433s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4175.0M)
[09/08 23:01:21  17433s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for storing RC.
[09/08 23:01:22  17434s] Extracted 10.0003% (CPU Time= 0:00:02.9  MEM= 4215.0M)
[09/08 23:01:23  17435s] Extracted 20.0002% (CPU Time= 0:00:03.8  MEM= 4215.0M)
[09/08 23:01:25  17437s] Extracted 30.0003% (CPU Time= 0:00:06.0  MEM= 4215.0M)
[09/08 23:01:26  17437s] Extracted 40.0002% (CPU Time= 0:00:06.4  MEM= 4215.0M)
[09/08 23:01:27  17438s] Extracted 50.0003% (CPU Time= 0:00:07.2  MEM= 4215.0M)
[09/08 23:01:29  17441s] Extracted 60.0003% (CPU Time= 0:00:09.6  MEM= 4215.0M)
[09/08 23:01:30  17441s] Extracted 70.0002% (CPU Time= 0:00:10.1  MEM= 4215.0M)
[09/08 23:01:30  17442s] Extracted 80.0003% (CPU Time= 0:00:10.8  MEM= 4215.0M)
[09/08 23:01:31  17443s] Extracted 90.0002% (CPU Time= 0:00:11.9  MEM= 4215.0M)
[09/08 23:01:34  17446s] Extracted 100% (CPU Time= 0:00:15.0  MEM= 4215.0M)
[09/08 23:01:35  17446s] Number of Extracted Resistors     : 905556
[09/08 23:01:35  17446s] Number of Extracted Ground Cap.   : 927672
[09/08 23:01:35  17446s] Number of Extracted Coupling Cap. : 2002748
[09/08 23:01:35  17446s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4176.500M)
[09/08 23:01:35  17446s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 23:01:35  17447s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4176.5M)
[09/08 23:01:35  17447s] Creating parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb_Filter.rcdb.d' for storing RC.
[09/08 23:01:36  17448s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 45196 access done (mem: 4176.500M)
[09/08 23:01:36  17448s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4176.500M)
[09/08 23:01:36  17448s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4176.500M)
[09/08 23:01:36  17448s] processing rcdb (/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 23:01:36  17448s] Closing parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d': 0 access done (mem: 4176.500M)
[09/08 23:01:36  17448s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=4176.500M)
[09/08 23:01:36  17448s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.6  Real Time: 0:00:18.0  MEM: 4176.500M)
[09/08 23:01:36  17448s] Starting delay calculation for Setup views
[09/08 23:01:36  17449s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 23:01:37  17449s] #################################################################################
[09/08 23:01:37  17449s] # Design Stage: PostRoute
[09/08 23:01:37  17449s] # Design Name: croc_chip
[09/08 23:01:37  17449s] # Design Mode: 130nm
[09/08 23:01:37  17449s] # Analysis Mode: MMMC OCV 
[09/08 23:01:37  17449s] # Parasitics Mode: SPEF/RCDB
[09/08 23:01:37  17449s] # Signoff Settings: SI On 
[09/08 23:01:37  17449s] #################################################################################
[09/08 23:01:37  17451s] Topological Sorting (REAL = 0:00:00.0, MEM = 4174.5M, InitMEM = 4174.5M)
[09/08 23:01:37  17451s] Setting infinite Tws ...
[09/08 23:01:37  17451s] First Iteration Infinite Tw... 
[09/08 23:01:37  17451s] Calculate early delays in OCV mode...
[09/08 23:01:37  17451s] Calculate late delays in OCV mode...
[09/08 23:01:37  17451s] Start delay calculation (fullDC) (8 T). (MEM=4174.5)
[09/08 23:01:37  17452s] LayerId::1 widthSet size::1
[09/08 23:01:37  17452s] LayerId::2 widthSet size::3
[09/08 23:01:37  17452s] LayerId::3 widthSet size::3
[09/08 23:01:37  17452s] LayerId::4 widthSet size::3
[09/08 23:01:37  17452s] LayerId::5 widthSet size::3
[09/08 23:01:37  17452s] LayerId::6 widthSet size::1
[09/08 23:01:37  17452s] LayerId::7 widthSet size::1
[09/08 23:01:37  17452s] Initializing multi-corner resistance tables ...
[09/08 23:01:38  17452s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343342 ; uaWl: 0.999798 ; uaWlH: 0.323834 ; aWlH: 0.000000 ; Pmax: 0.859200 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 23:01:38  17453s] End AAE Lib Interpolated Model. (MEM=4191.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 23:01:38  17453s] Opening parasitic data file '/tmp/innovus_temp_77270_ictc-eda-be-9-ldap-1_vantruong_QE0N1b/croc_chip_77270_3kInYe.rcdb.d' for reading (mem: 4191.527M)
[09/08 23:01:38  17453s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4191.5M)
[09/08 23:01:38  17453s] AAE_INFO: 8 threads acquired from CTE.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 23:01:39  17454s] Type 'man IMPESI-3194' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 23:01:39  17454s] Type 'man IMPESI-3199' for more detail.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 23:01:39  17454s] **WARN: (IMPESI-3095):	Net: 'gpio12_io' has no receivers. SI analysis is not performed.
[09/08 23:01:41  17474s] Total number of fetched objects 50057
[09/08 23:01:41  17474s] AAE_INFO-618: Total number of nets in the design is 51383,  97.6 percent of the nets selected for SI analysis
[09/08 23:01:41  17474s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 23:01:41  17474s] End delay calculation. (MEM=4500.93 CPU=0:00:20.8 REAL=0:00:02.0)
[09/08 23:01:41  17474s] End delay calculation (fullDC). (MEM=4500.93 CPU=0:00:23.0 REAL=0:00:04.0)
[09/08 23:01:41  17474s] *** CDM Built up (cpu=0:00:25.7  real=0:00:04.0  mem= 4500.9M) ***
[09/08 23:01:43  17478s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4500.9M)
[09/08 23:01:43  17478s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 23:01:43  17479s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4500.9M)
[09/08 23:01:43  17479s] Starting SI iteration 2
[09/08 23:01:43  17479s] Calculate early delays in OCV mode...
[09/08 23:01:43  17479s] Calculate late delays in OCV mode...
[09/08 23:01:43  17479s] Start delay calculation (fullDC) (8 T). (MEM=4185.07)
[09/08 23:01:43  17479s] End AAE Lib Interpolated Model. (MEM=4185.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 23:01:45  17491s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
[09/08 23:01:45  17491s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 50057. 
[09/08 23:01:45  17491s] Total number of fetched objects 50057
[09/08 23:01:45  17491s] AAE_INFO-618: Total number of nets in the design is 51383,  19.6 percent of the nets selected for SI analysis
[09/08 23:01:45  17491s] End delay calculation. (MEM=4514.95 CPU=0:00:11.3 REAL=0:00:02.0)
[09/08 23:01:45  17491s] End delay calculation (fullDC). (MEM=4514.95 CPU=0:00:11.5 REAL=0:00:02.0)
[09/08 23:01:45  17491s] *** CDM Built up (cpu=0:00:11.6  real=0:00:02.0  mem= 4515.0M) ***
[09/08 23:01:45  17493s] *** Done Building Timing Graph (cpu=0:00:44.2 real=0:00:09.0 totSessionCpu=4:51:33 mem=4513.0M)
[09/08 23:01:45  17493s] All LLGs are deleted
[09/08 23:01:45  17493s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4179.0M
[09/08 23:01:45  17493s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4179.0M
[09/08 23:01:45  17493s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4179.0M
[09/08 23:01:45  17493s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4179.0M
[09/08 23:01:45  17493s] Fast DP-INIT is on for default
[09/08 23:01:45  17493s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.133, REAL:0.037, MEM:4211.0M
[09/08 23:01:45  17493s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.163, REAL:0.067, MEM:4211.0M
[09/08 23:01:45  17493s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4211.0M
[09/08 23:01:45  17493s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:4211.0M
[09/08 23:01:47  17495s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.507  | -0.474  |  1.680  | -3.507  |   N/A   |  6.811  | -0.002  |  0.304  |
|           TNS (ns):|-103.752 | -35.430 |  0.000  | -68.322 |   N/A   |  0.000  | -0.003  |  0.000  |
|    Violating Paths:|   268   |   233   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (81)      |
|   max_fanout   |      4 (4)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.153%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/08 23:01:47  17495s] Total CPU time: 65.99 sec
[09/08 23:01:47  17495s] Total Real time: 29.0 sec
[09/08 23:01:47  17495s] Total Memory Usage: 4211.90625 Mbytes
[09/08 23:01:47  17495s] Info: pop threads available for lower-level modules during optimization.
[09/08 23:01:47  17495s] Reset AAE Options
[09/08 23:01:47  17495s] 
[09/08 23:01:47  17495s] =============================================================================================
[09/08 23:01:47  17495s]  Final TAT Report for timeDesign
[09/08 23:01:47  17495s] =============================================================================================
[09/08 23:01:47  17495s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 23:01:47  17495s] ---------------------------------------------------------------------------------------------
[09/08 23:01:47  17495s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 23:01:47  17495s] [ ExtractRC              ]      1   0:00:17.8  (  61.6 % )     0:00:17.8 /  0:00:18.6    1.0
[09/08 23:01:47  17495s] [ TimingUpdate           ]      2   0:00:00.4  (   1.4 % )     0:00:09.1 /  0:00:44.3    4.9
[09/08 23:01:47  17495s] [ FullDelayCalc          ]      1   0:00:08.7  (  30.2 % )     0:00:08.7 /  0:00:42.4    4.9
[09/08 23:01:47  17495s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.6 % )     0:00:01.4 /  0:00:02.5    1.8
[09/08 23:01:47  17495s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    2.8
[09/08 23:01:47  17495s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.7 /  0:00:01.4    1.9
[09/08 23:01:47  17495s] [ GenerateReports        ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 23:01:47  17495s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 23:01:47  17495s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 23:01:47  17495s] [ GenerateDrvReportData  ]      1   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:01.2    2.3
[09/08 23:01:47  17495s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.5    2.8
[09/08 23:01:47  17495s] [ MISC                   ]          0:00:00.6  (   2.1 % )     0:00:00.6 /  0:00:00.6    1.0
[09/08 23:01:47  17495s] ---------------------------------------------------------------------------------------------
[09/08 23:01:47  17495s]  timeDesign TOTAL                   0:00:28.8  ( 100.0 % )     0:00:28.8 /  0:01:05.9    2.3
[09/08 23:01:47  17495s] ---------------------------------------------------------------------------------------------
[09/08 23:01:47  17495s] 
[09/09 21:54:10  25813s] 
[09/09 21:54:10  25813s] *** Memory Usage v#1 (Current mem = 4212.977M, initial mem = 273.906M) ***
[09/09 21:54:10  25813s] 
[09/09 21:54:10  25813s] *** Summary of all messages that are not suppressed in this session:
[09/09 21:54:10  25813s] Severity  ID               Count  Summary                                  
[09/09 21:54:10  25813s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[09/09 21:54:10  25813s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/09 21:54:10  25813s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/09 21:54:10  25813s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/09 21:54:10  25813s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/09 21:54:10  25813s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[09/09 21:54:10  25813s] WARNING   IMPEXT-6197         25  The Cap table file is not specified. Thi...
[09/09 21:54:10  25813s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[09/09 21:54:10  25813s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/09 21:54:10  25813s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[09/09 21:54:10  25813s] WARNING   IMPEXT-3493          3  The design extraction status has been re...
[09/09 21:54:10  25813s] WARNING   IMPEXT-2523          1  Option -basic should not be used for pos...
[09/09 21:54:10  25813s] WARNING   IMPEXT-3032         23  Because the cap table file was not provi...
[09/09 21:54:10  25813s] WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
[09/09 21:54:10  25813s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[09/09 21:54:10  25813s] WARNING   IMPESI-3095       4928  Net: '%s' has no receivers. SI analysis ...
[09/09 21:54:10  25813s] WARNING   IMPESI-3423        985  ROP computation is skipped for pin %s of...
[09/09 21:54:10  25813s] WARNING   IMPESI-3194       6970  Unable to interpolate for instance '%s' ...
[09/09 21:54:10  25813s] WARNING   IMPESI-3199       6970  Unable to find proper library binding be...
[09/09 21:54:10  25813s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[09/09 21:54:10  25813s] WARNING   IMPVFG-1209          2  The value of -limit setting is too large...
[09/09 21:54:10  25813s] WARNING   IMPOPT-3602          8  The specified path group name %s is not ...
[09/09 21:54:10  25813s] WARNING   IMPOPT-7233          1  Resetting setDelayCalMode -SIAware in pr...
[09/09 21:54:10  25813s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[09/09 21:54:10  25813s] WARNING   IMPOPT-306           7  Found placement violations in the postRo...
[09/09 21:54:10  25813s] WARNING   IMPOPT-6115          2  ECO batch mode has been activated, and '...
[09/09 21:54:10  25813s] ERROR     IMPOPT-3580          1  Cell '%s' is marked as dont_use. %s comm...
[09/09 21:54:10  25813s] WARNING   IMPCCOPT-2314        7  CCOpt found %u clock tree nets marked as...
[09/09 21:54:10  25813s] WARNING   IMPCCOPT-1361       63  Routing configuration for %s nets in clo...
[09/09 21:54:10  25813s] WARNING   IMPCCOPT-1182       21  The clock_gating_cells property has no u...
[09/09 21:54:10  25813s] WARNING   IMPCCOPT-2231       11  CCOpt data structures have been affected...
[09/09 21:54:10  25813s] WARNING   IMPCCOPT-5067    15748  Top layer net attribute %d is higher tha...
[09/09 21:54:10  25813s] WARNING   IMPCCOPT-2276       21  CCOpt/PRO found clock net '%s' is not ro...
[09/09 21:54:10  25813s] WARNING   IMPCCOPT-1260      315  The skew target of %s for %s is too smal...
[09/09 21:54:10  25813s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[09/09 21:54:10  25813s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[09/09 21:54:10  25813s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[09/09 21:54:10  25813s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[09/09 21:54:10  25813s] WARNING   TA-201               4  The software could not find a defined pa...
[09/09 21:54:10  25813s] WARNING   TCLCMD-740           2   '%s' will be set to default: '%s', for ...
[09/09 21:54:10  25813s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[09/09 21:54:10  25813s] *** Message Summary: 36447 warning(s), 1 error(s)
[09/09 21:54:10  25813s] 
[09/09 21:54:10  25813s] --- Ending "Innovus" (totcpu=7:10:14, real=33:27:01, mem=4213.0M) ---
