//full adder module using half adder and OR gate
module full_adder(input A,B,Cin,output Fsum,Fcout);
  wire ha_sum1,ha_sum2;
  wire ha_carry1,ha_carry2;
  reg  Fsum,Fcout;
  //instantiate the half adder
  half_adder ha1(.ai(A),.bi(B),.sum(ha_sum1),.cout(ha_carry1));
  half_adder ha2(.ai(ha_sum1),.b1(Cin),.sum(ha_sum2),.cout(ha_carry2));
  assign Fsum = ha_sum2;
  assign Fcout = ha_carry1|ha_carry2;
endmodule
