/*
 * Copyright (c) 2024 Silicon Laboratories Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * This file was generated by the script gen_clock_control.py in the hal_silabs module.
 * Do not manually edit.
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_SILABS_PX28_CLOCK_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_SILABS_PX28_CLOCK_H_

#include <zephyr/dt-bindings/dt-util.h>
#include <zephyr/dt-bindings/clock/silabs/common-clock.h>

/*
 * DT macros for clock tree nodes.
 * Defined as:
 *  0..5 - Bit within CLKEN register
 *  6..8 - CLKEN register number
 * Must stay in sync with equivalent SL_BUS_*_VALUE constants in the Silicon Labs HAL to be
 * interpreted correctly by the clock control driver.
 */
#define CLOCK_AUTO    0xFFFFFFFFUL
#define CLOCK_USART0  (FIELD_PREP(CLOCK_REG_MASK, 0) | FIELD_PREP(CLOCK_BIT_MASK, 9))
#define CLOCK_EUSART0 (FIELD_PREP(CLOCK_REG_MASK, 1) | FIELD_PREP(CLOCK_BIT_MASK, 22))
#define CLOCK_EUSART1 (FIELD_PREP(CLOCK_REG_MASK, 1) | FIELD_PREP(CLOCK_BIT_MASK, 23))
#define CLOCK_EUSART2 (FIELD_PREP(CLOCK_REG_MASK, 1) | FIELD_PREP(CLOCK_BIT_MASK, 24))

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_SILABS_XG28_CLOCK_H_ */
