// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FIR_Cascade_v2_FIR_filter_1 (
        ap_clk,
        ap_rst,
        FIR_delays_read,
        FIR_delays_read_22,
        FIR_delays_read_23,
        FIR_delays_read_24,
        FIR_delays_write,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] FIR_delays_read;
input  [15:0] FIR_delays_read_22;
input  [15:0] FIR_delays_read_23;
input  [15:0] FIR_delays_read_24;
input  [15:0] FIR_delays_write;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;

reg  signed [15:0] FIR_delays_write_read_reg_180;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] FIR_delays_write_read_reg_180_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_write_read_reg_180_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_write_read_reg_180_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_15_reg_186;
reg  signed [15:0] FIR_delays_read_15_reg_186_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_15_reg_186_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_15_reg_186_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_16_reg_192;
reg  signed [15:0] FIR_delays_read_16_reg_192_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_16_reg_192_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_16_reg_192_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_17_reg_197;
reg  signed [15:0] FIR_delays_read_17_reg_197_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_17_reg_197_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_17_reg_197_pp0_iter3_reg;
reg   [15:0] FIR_delays_read_18_reg_203;
reg   [15:0] FIR_delays_read_18_reg_203_pp0_iter1_reg;
wire  signed [31:0] grp_fu_161_p3;
wire  signed [15:0] sext_ln66_5_fu_70_p0;
wire    ap_block_pp0_stage0;
wire  signed [16:0] FIR_delays_read_cast_fu_83_p1;
wire  signed [16:0] sext_ln61_fu_80_p1;
wire   [16:0] tmp2_fu_86_p2;
wire   [24:0] tmp_10_fu_92_p3;
wire   [18:0] tmp_11_fu_104_p3;
wire  signed [25:0] p_shl_fu_100_p1;
wire  signed [25:0] p_shl14_fu_112_p1;
wire  signed [25:0] tmp3_fu_116_p2;
wire  signed [31:0] grp_fu_169_p4;
wire   [15:0] grp_fu_161_p1;
wire  signed [9:0] grp_fu_169_p2;
reg    grp_fu_161_ce;
reg    grp_fu_169_ce;
reg    ap_ce_reg;
reg   [15:0] FIR_delays_read_int_reg;
reg   [15:0] FIR_delays_read_22_int_reg;
reg   [15:0] FIR_delays_read_23_int_reg;
reg   [15:0] FIR_delays_read_24_int_reg;
reg   [15:0] FIR_delays_write_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;

FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16ns_26s_32_4_0_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sext_ln66_5_fu_70_p0),
    .din1(grp_fu_161_p1),
    .din2(tmp3_fu_116_p2),
    .ce(grp_fu_161_ce),
    .dout(grp_fu_161_p3)
);

FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ama_addmuladd_16s_16s_10s_32s_32_4_0_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FIR_delays_read_17_reg_197),
    .din1(FIR_delays_read_15_reg_186),
    .din2(grp_fu_169_p2),
    .din3(grp_fu_161_p3),
    .ce(grp_fu_169_ce),
    .dout(grp_fu_169_p4)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        FIR_delays_read_15_reg_186 <= FIR_delays_read_24_int_reg;
        FIR_delays_read_15_reg_186_pp0_iter1_reg <= FIR_delays_read_15_reg_186;
        FIR_delays_read_15_reg_186_pp0_iter2_reg <= FIR_delays_read_15_reg_186_pp0_iter1_reg;
        FIR_delays_read_15_reg_186_pp0_iter3_reg <= FIR_delays_read_15_reg_186_pp0_iter2_reg;
        FIR_delays_read_16_reg_192 <= FIR_delays_read_23_int_reg;
        FIR_delays_read_16_reg_192_pp0_iter1_reg <= FIR_delays_read_16_reg_192;
        FIR_delays_read_16_reg_192_pp0_iter2_reg <= FIR_delays_read_16_reg_192_pp0_iter1_reg;
        FIR_delays_read_16_reg_192_pp0_iter3_reg <= FIR_delays_read_16_reg_192_pp0_iter2_reg;
        FIR_delays_read_17_reg_197 <= FIR_delays_read_22_int_reg;
        FIR_delays_read_17_reg_197_pp0_iter1_reg <= FIR_delays_read_17_reg_197;
        FIR_delays_read_17_reg_197_pp0_iter2_reg <= FIR_delays_read_17_reg_197_pp0_iter1_reg;
        FIR_delays_read_17_reg_197_pp0_iter3_reg <= FIR_delays_read_17_reg_197_pp0_iter2_reg;
        FIR_delays_read_18_reg_203 <= FIR_delays_read_int_reg;
        FIR_delays_read_18_reg_203_pp0_iter1_reg <= FIR_delays_read_18_reg_203;
        FIR_delays_write_read_reg_180 <= FIR_delays_write_int_reg;
        FIR_delays_write_read_reg_180_pp0_iter1_reg <= FIR_delays_write_read_reg_180;
        FIR_delays_write_read_reg_180_pp0_iter2_reg <= FIR_delays_write_read_reg_180_pp0_iter1_reg;
        FIR_delays_write_read_reg_180_pp0_iter3_reg <= FIR_delays_write_read_reg_180_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        FIR_delays_read_22_int_reg <= FIR_delays_read_22;
        FIR_delays_read_23_int_reg <= FIR_delays_read_23;
        FIR_delays_read_24_int_reg <= FIR_delays_read_24;
        FIR_delays_read_int_reg <= FIR_delays_read;
        FIR_delays_write_int_reg <= FIR_delays_write;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= {{grp_fu_169_p4[31:16]}};
        ap_return_1_int_reg <= FIR_delays_read_17_reg_197_pp0_iter3_reg;
        ap_return_2_int_reg <= FIR_delays_read_16_reg_192_pp0_iter3_reg;
        ap_return_3_int_reg <= FIR_delays_read_15_reg_186_pp0_iter3_reg;
        ap_return_4_int_reg <= FIR_delays_write_read_reg_180_pp0_iter3_reg;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = {{grp_fu_169_p4[31:16]}};
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = FIR_delays_read_17_reg_197_pp0_iter3_reg;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = FIR_delays_read_16_reg_192_pp0_iter3_reg;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = FIR_delays_read_15_reg_186_pp0_iter3_reg;
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = FIR_delays_write_read_reg_180_pp0_iter3_reg;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_161_ce = 1'b1;
    end else begin
        grp_fu_161_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_169_ce = 1'b1;
    end else begin
        grp_fu_169_ce = 1'b0;
    end
end

assign FIR_delays_read_cast_fu_83_p1 = $signed(FIR_delays_read_18_reg_203_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign grp_fu_161_p1 = 32'd33202;

assign grp_fu_169_p2 = 27'd134217392;

assign p_shl14_fu_112_p1 = $signed(tmp_11_fu_104_p3);

assign p_shl_fu_100_p1 = $signed(tmp_10_fu_92_p3);

assign sext_ln61_fu_80_p1 = FIR_delays_write_read_reg_180_pp0_iter1_reg;

assign sext_ln66_5_fu_70_p0 = FIR_delays_read_23_int_reg;

assign tmp2_fu_86_p2 = ($signed(FIR_delays_read_cast_fu_83_p1) + $signed(sext_ln61_fu_80_p1));

assign tmp3_fu_116_p2 = ($signed(p_shl_fu_100_p1) - $signed(p_shl14_fu_112_p1));

assign tmp_10_fu_92_p3 = {{tmp2_fu_86_p2}, {8'd0}};

assign tmp_11_fu_104_p3 = {{tmp2_fu_86_p2}, {2'd0}};

endmodule //FIR_Cascade_v2_FIR_filter_1
