Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Mar 12 02:54:43 2025
| Host         : diogo-OMEN-by-HP-Laptop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.759        0.000                      0                  231        0.055        0.000                      0                  231        2.000        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 19.862}       39.724          25.174          
  clkfbout_clk_wiz_0  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.759        0.000                      0                  231        0.055        0.000                      0                  231       19.362        0.000                       0                    73  
  clkfbout_clk_wiz_0                                                                                                                                                   20.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  pll_utt/pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  pll_utt/pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pll_utt/pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pll_utt/pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pll_utt/pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pll_utt/pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.759ns  (required time - arrival time)
  Source:                 VGA_V/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 2.715ns (44.130%)  route 3.437ns (55.870%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 37.919 - 39.724 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.678    -2.188    VGA_V/clk_out1
    SLICE_X30Y47         FDRE                                         r  VGA_V/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.670 r  VGA_V/v_count_reg[4]/Q
                         net (fo=8, routed)           0.835    -0.836    img_mem/v_count[2]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    -0.712 r  img_mem/mem_i_13/O
                         net (fo=1, routed)           0.000    -0.712    VGA_V/S[2]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.311 r  VGA_V/mem_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.311    VGA_V/mem_i_6_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.023 r  VGA_V/mem_i_5/O[1]
                         net (fo=1, routed)           0.502     0.526    VGA_V/addr0[11]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     1.209 r  VGA_V/mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.209    VGA_V/mem_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.532 f  VGA_V/mem_i_1/O[1]
                         net (fo=7, routed)           1.144     2.676    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.332     3.008 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/i_/O
                         net (fo=1, routed)           0.956     3.964    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    K17                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.326    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.689 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.283    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.374 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.545    37.919    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402    37.517    
                         clock uncertainty           -0.148    37.370    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    36.723    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                 32.759    

Slack (MET) :             33.029ns  (required time - arrival time)
  Source:                 VGA_V/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 2.689ns (45.150%)  route 3.267ns (54.850%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 37.904 - 39.724 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.678    -2.188    VGA_V/clk_out1
    SLICE_X30Y47         FDRE                                         r  VGA_V/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.670 r  VGA_V/v_count_reg[4]/Q
                         net (fo=8, routed)           0.835    -0.836    img_mem/v_count[2]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    -0.712 r  img_mem/mem_i_13/O
                         net (fo=1, routed)           0.000    -0.712    VGA_V/S[2]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.311 r  VGA_V/mem_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.311    VGA_V/mem_i_6_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.023 r  VGA_V/mem_i_5/O[1]
                         net (fo=1, routed)           0.502     0.526    VGA_V/addr0[11]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     1.209 r  VGA_V/mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.209    VGA_V/mem_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.532 r  VGA_V/mem_i_1/O[1]
                         net (fo=7, routed)           1.059     2.591    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X33Y47         LUT4 (Prop_lut4_I2_O)        0.306     2.897 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/i_/O
                         net (fo=2, routed)           0.871     3.768    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X2Y20         RAMB18E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    K17                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.326    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.689 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.283    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.374 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.529    37.904    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.517    37.387    
                         clock uncertainty           -0.148    37.239    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.796    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                 33.029    

Slack (MET) :             33.105ns  (required time - arrival time)
  Source:                 VGA_V/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 2.715ns (46.739%)  route 3.094ns (53.261%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 37.920 - 39.724 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.678    -2.188    VGA_V/clk_out1
    SLICE_X30Y47         FDRE                                         r  VGA_V/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.670 r  VGA_V/v_count_reg[4]/Q
                         net (fo=8, routed)           0.835    -0.836    img_mem/v_count[2]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    -0.712 r  img_mem/mem_i_13/O
                         net (fo=1, routed)           0.000    -0.712    VGA_V/S[2]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.311 r  VGA_V/mem_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.311    VGA_V/mem_i_6_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.023 r  VGA_V/mem_i_5/O[1]
                         net (fo=1, routed)           0.502     0.526    VGA_V/addr0[11]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     1.209 r  VGA_V/mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.209    VGA_V/mem_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.532 f  VGA_V/mem_i_1/O[1]
                         net (fo=7, routed)           1.059     2.591    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X33Y47         LUT4 (Prop_lut4_I0_O)        0.332     2.923 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.698     3.621    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y8          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    K17                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.326    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.689 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.283    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.374 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.546    37.920    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402    37.518    
                         clock uncertainty           -0.148    37.371    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    36.726    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.726    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                 33.105    

Slack (MET) :             33.414ns  (required time - arrival time)
  Source:                 VGA_V/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.689ns (48.279%)  route 2.881ns (51.721%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 37.903 - 39.724 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.678    -2.188    VGA_V/clk_out1
    SLICE_X30Y47         FDRE                                         r  VGA_V/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.670 r  VGA_V/v_count_reg[4]/Q
                         net (fo=8, routed)           0.835    -0.836    img_mem/v_count[2]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    -0.712 r  img_mem/mem_i_13/O
                         net (fo=1, routed)           0.000    -0.712    VGA_V/S[2]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.311 r  VGA_V/mem_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.311    VGA_V/mem_i_6_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.023 r  VGA_V/mem_i_5/O[1]
                         net (fo=1, routed)           0.502     0.526    VGA_V/addr0[11]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     1.209 r  VGA_V/mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.209    VGA_V/mem_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.532 f  VGA_V/mem_i_1/O[1]
                         net (fo=7, routed)           0.497     2.029    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[14]
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.306     2.335 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena/O
                         net (fo=4, routed)           1.047     3.381    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ramloop[0].ram.ram_ena
    RAMB18_X2Y22         RAMB18E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    K17                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.326    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.689 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.283    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.374 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.528    37.903    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.517    37.386    
                         clock uncertainty           -0.148    37.238    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.795    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                 33.414    

Slack (MET) :             33.439ns  (required time - arrival time)
  Source:                 VGA_V/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 2.279ns (43.399%)  route 2.972ns (56.601%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 37.904 - 39.724 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.678    -2.188    VGA_V/clk_out1
    SLICE_X30Y47         FDRE                                         r  VGA_V/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.670 r  VGA_V/v_count_reg[4]/Q
                         net (fo=8, routed)           0.835    -0.836    img_mem/v_count[2]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    -0.712 r  img_mem/mem_i_13/O
                         net (fo=1, routed)           0.000    -0.712    VGA_V/S[2]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.311 r  VGA_V/mem_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.311    VGA_V/mem_i_6_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.023 r  VGA_V/mem_i_5/O[1]
                         net (fo=1, routed)           0.502     0.526    VGA_V/addr0[11]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     1.209 r  VGA_V/mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.209    VGA_V/mem_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.428 r  VGA_V/mem_i_1/O[0]
                         net (fo=10, routed)          1.635     3.063    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[13]
    RAMB18_X2Y21         RAMB18E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    K17                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.326    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.689 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.283    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.374 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.529    37.904    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X2Y21         RAMB18E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.517    37.387    
                         clock uncertainty           -0.148    37.239    
    RAMB18_X2Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.737    36.502    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.502    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                 33.439    

Slack (MET) :             33.452ns  (required time - arrival time)
  Source:                 VGA_V/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.689ns (48.610%)  route 2.843ns (51.390%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 37.903 - 39.724 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.678    -2.188    VGA_V/clk_out1
    SLICE_X30Y47         FDRE                                         r  VGA_V/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.670 r  VGA_V/v_count_reg[4]/Q
                         net (fo=8, routed)           0.835    -0.836    img_mem/v_count[2]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    -0.712 r  img_mem/mem_i_13/O
                         net (fo=1, routed)           0.000    -0.712    VGA_V/S[2]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.311 r  VGA_V/mem_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.311    VGA_V/mem_i_6_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.023 r  VGA_V/mem_i_5/O[1]
                         net (fo=1, routed)           0.502     0.526    VGA_V/addr0[11]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     1.209 r  VGA_V/mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.209    VGA_V/mem_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.532 f  VGA_V/mem_i_1/O[1]
                         net (fo=7, routed)           1.144     2.676    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.306     2.982 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/i_/O
                         net (fo=1, routed)           0.362     3.344    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y10         RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    K17                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.326    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.689 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.283    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.374 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.528    37.903    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517    37.386    
                         clock uncertainty           -0.148    37.238    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.795    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 33.452    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 VGA_V/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.689ns (47.622%)  route 2.958ns (52.378%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 37.921 - 39.724 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.678    -2.188    VGA_V/clk_out1
    SLICE_X30Y47         FDRE                                         r  VGA_V/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.670 r  VGA_V/v_count_reg[4]/Q
                         net (fo=8, routed)           0.835    -0.836    img_mem/v_count[2]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    -0.712 r  img_mem/mem_i_13/O
                         net (fo=1, routed)           0.000    -0.712    VGA_V/S[2]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.311 r  VGA_V/mem_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.311    VGA_V/mem_i_6_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.023 r  VGA_V/mem_i_5/O[1]
                         net (fo=1, routed)           0.502     0.526    VGA_V/addr0[11]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     1.209 r  VGA_V/mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.209    VGA_V/mem_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.532 r  VGA_V/mem_i_1/O[1]
                         net (fo=7, routed)           1.059     2.591    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X33Y47         LUT4 (Prop_lut4_I2_O)        0.306     2.897 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/i_/O
                         net (fo=2, routed)           0.562     3.458    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y9          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    K17                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.326    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.689 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.283    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.374 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.547    37.921    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402    37.519    
                         clock uncertainty           -0.148    37.372    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.929    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.929    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                 33.470    

Slack (MET) :             33.648ns  (required time - arrival time)
  Source:                 VGA_V/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.223ns (43.063%)  route 2.939ns (56.937%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 37.919 - 39.724 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.678    -2.188    VGA_V/clk_out1
    SLICE_X30Y47         FDRE                                         r  VGA_V/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.670 r  VGA_V/v_count_reg[4]/Q
                         net (fo=8, routed)           0.680    -0.990    img_mem/v_count[2]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.866 r  img_mem/mem_i_15/O
                         net (fo=1, routed)           0.000    -0.866    VGA_V/S[0]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    -0.286 r  VGA_V/mem_i_6/O[2]
                         net (fo=1, routed)           0.449     0.163    VGA_V/addr0[8]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     0.841 r  VGA_V/mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.841    VGA_V/mem_i_3_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.164 r  VGA_V/mem_i_2/O[1]
                         net (fo=10, routed)          1.810     2.974    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y8          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    K17                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.326    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.689 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.283    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.374 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.545    37.919    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402    37.517    
                         clock uncertainty           -0.148    37.370    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    36.622    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.622    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                 33.648    

Slack (MET) :             33.710ns  (required time - arrival time)
  Source:                 VGA_V/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 2.574ns (47.619%)  route 2.831ns (52.381%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 37.920 - 39.724 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.678    -2.188    VGA_V/clk_out1
    SLICE_X30Y47         FDRE                                         r  VGA_V/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.670 r  VGA_V/v_count_reg[4]/Q
                         net (fo=8, routed)           0.835    -0.836    img_mem/v_count[2]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    -0.712 r  img_mem/mem_i_13/O
                         net (fo=1, routed)           0.000    -0.712    VGA_V/S[2]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.311 r  VGA_V/mem_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.311    VGA_V/mem_i_6_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.023 r  VGA_V/mem_i_5/O[1]
                         net (fo=1, routed)           0.502     0.526    VGA_V/addr0[11]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     1.209 r  VGA_V/mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.209    VGA_V/mem_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.428 r  VGA_V/mem_i_1/O[0]
                         net (fo=10, routed)          0.992     2.420    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.295     2.715 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__1/i_/O
                         net (fo=1, routed)           0.502     3.217    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    K17                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.326    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.689 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.283    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.374 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.546    37.920    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.402    37.518    
                         clock uncertainty           -0.148    37.371    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.928    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                 33.710    

Slack (MET) :             33.759ns  (required time - arrival time)
  Source:                 VGA_V/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_clk_wiz_0 rise@39.724ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 2.689ns (51.476%)  route 2.535ns (48.524%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 37.902 - 39.724 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.678    -2.188    VGA_V/clk_out1
    SLICE_X30Y47         FDRE                                         r  VGA_V/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.670 r  VGA_V/v_count_reg[4]/Q
                         net (fo=8, routed)           0.835    -0.836    img_mem/v_count[2]
    SLICE_X29Y48         LUT2 (Prop_lut2_I0_O)        0.124    -0.712 r  img_mem/mem_i_13/O
                         net (fo=1, routed)           0.000    -0.712    VGA_V/S[2]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.311 r  VGA_V/mem_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.311    VGA_V/mem_i_6_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.023 r  VGA_V/mem_i_5/O[1]
                         net (fo=1, routed)           0.502     0.526    VGA_V/addr0[11]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     1.209 r  VGA_V/mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.209    VGA_V/mem_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.532 f  VGA_V/mem_i_1/O[1]
                         net (fo=7, routed)           0.497     2.029    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[14]
    SLICE_X30Y52         LUT2 (Prop_lut2_I0_O)        0.306     2.335 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena/O
                         net (fo=4, routed)           0.701     3.036    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ramloop[0].ram.ram_ena
    RAMB18_X1Y22         RAMB18E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.724    39.724 r  
    K17                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.145 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.326    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.689 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.283    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.374 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.527    37.902    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.517    37.385    
                         clock uncertainty           -0.148    37.237    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.794    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 33.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/pixel_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.366%)  route 0.224ns (54.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.566    -0.442    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y49         FDRE                                         r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.301 f  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=21, routed)          0.224    -0.077    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.045    -0.032 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.032    img_mem/pixel_data[3]
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.213    img_mem/clk_out1
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[3]/C
                         clock pessimism              0.034    -0.179    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092    -0.087    img_mem/pixel_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 img_mem/pixel_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.228%)  route 0.325ns (69.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.560    -0.448    img_mem/clk_out1
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  img_mem/pixel_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.325     0.018    img_mem/pixel_data_reg_reg_n_0_[2]
    SLICE_X36Y46         FDRE                                         r  img_mem/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.861    -0.181    img_mem/clk_out1
    SLICE_X36Y46         FDRE                                         r  img_mem/blue_reg[2]/C
                         clock pessimism              0.034    -0.147    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.066    -0.081    img_mem/blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 img_mem/pixel_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.916%)  route 0.330ns (70.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.560    -0.448    img_mem/clk_out1
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  img_mem/pixel_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.330     0.023    img_mem/pixel_data_reg_reg_n_0_[1]
    SLICE_X36Y46         FDRE                                         r  img_mem/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.861    -0.181    img_mem/clk_out1
    SLICE_X36Y46         FDRE                                         r  img_mem/blue_reg[1]/C
                         clock pessimism              0.034    -0.147    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.070    -0.077    img_mem/blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/pixel_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.291ns (57.109%)  route 0.219ns (42.891%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.560    -0.448    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y50         FDRE                                         r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.300 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=13, routed)          0.219    -0.082    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X32Y48         MUXF7 (Prop_muxf7_S_O)       0.143     0.061 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.000     0.061    img_mem/pixel_data[11]
    SLICE_X32Y48         FDRE                                         r  img_mem/pixel_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.834    -0.208    img_mem/clk_out1
    SLICE_X32Y48         FDRE                                         r  img_mem/pixel_data_reg_reg[11]/C
                         clock pessimism              0.034    -0.174    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.134    -0.040    img_mem/pixel_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 img_mem/pixel_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.944%)  route 0.330ns (70.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.560    -0.448    img_mem/clk_out1
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  img_mem/pixel_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.330     0.023    img_mem/pixel_data_reg_reg_n_0_[3]
    SLICE_X36Y45         FDRE                                         r  img_mem/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.861    -0.181    img_mem/clk_out1
    SLICE_X36Y45         FDRE                                         r  img_mem/blue_reg[3]/C
                         clock pessimism              0.034    -0.147    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.066    -0.081    img_mem/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 img_mem/pixel_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.028%)  route 0.345ns (70.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.560    -0.448    img_mem/clk_out1
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  img_mem/pixel_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.345     0.037    img_mem/pixel_data_reg_reg_n_0_[0]
    SLICE_X36Y45         FDRE                                         r  img_mem/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.861    -0.181    img_mem/clk_out1
    SLICE_X36Y45         FDRE                                         r  img_mem/blue_reg[0]/C
                         clock pessimism              0.034    -0.147    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.070    -0.077    img_mem/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/pixel_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.297ns (56.368%)  route 0.230ns (43.632%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.560    -0.448    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y50         FDRE                                         r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.300 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=13, routed)          0.230    -0.070    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X32Y47         MUXF7 (Prop_muxf7_S_O)       0.149     0.079 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.000     0.079    img_mem/pixel_data[9]
    SLICE_X32Y47         FDRE                                         r  img_mem/pixel_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.834    -0.208    img_mem/clk_out1
    SLICE_X32Y47         FDRE                                         r  img_mem/pixel_data_reg_reg[9]/C
                         clock pessimism              0.034    -0.174    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.134    -0.040    img_mem/pixel_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 VGA_H/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.114%)  route 0.464ns (73.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.565    -0.443    VGA_H/CLK
    SLICE_X28Y46         FDRE                                         r  VGA_H/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.279 r  VGA_H/h_count_reg[2]/Q
                         net (fo=15, routed)          0.464     0.185    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y20         RAMB18E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.871    -0.170    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.034    -0.137    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.046    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/pixel_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.500%)  route 0.310ns (62.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.566    -0.442    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y49         FDRE                                         r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.301 f  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=21, routed)          0.310     0.009    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.045     0.054 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.054    img_mem/pixel_data[1]
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.213    img_mem/clk_out1
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[1]/C
                         clock pessimism              0.034    -0.179    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.091    -0.088    img_mem/pixel_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 img_mem/pixel_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            img_mem/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.565    -0.443    img_mem/clk_out1
    SLICE_X33Y45         FDRE                                         r  img_mem/pixel_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  img_mem/pixel_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.190    img_mem/p_0_in[2]
    SLICE_X33Y46         FDRE                                         r  img_mem/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.833    -0.209    img_mem/clk_out1
    SLICE_X33Y46         FDRE                                         r  img_mem/red_reg[2]/C
                         clock pessimism             -0.219    -0.427    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.070    -0.357    img_mem/red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB18_X2Y22    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB18_X2Y22    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB18_X2Y20    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB18_X2Y20    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y22    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y22    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB18_X2Y21    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB18_X2Y21    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y23    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y23    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       39.724      120.276    PLLE2_ADV_X0Y1  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X31Y46    hsync_reg_reg_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X31Y46    hsync_reg_reg_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X31Y48    vsync_reg_reg_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X31Y48    vsync_reg_reg_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X29Y46    VGA_H/enable_v_count_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X29Y46    VGA_H/enable_v_count_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X28Y46    VGA_H/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X28Y46    VGA_H/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X28Y46    VGA_H/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X28Y46    VGA_H/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X31Y46    hsync_reg_reg_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X31Y46    hsync_reg_reg_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X31Y48    vsync_reg_reg_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X31Y48    vsync_reg_reg_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X29Y46    VGA_H/enable_v_count_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X29Y46    VGA_H/enable_v_count_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X28Y46    VGA_H/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X28Y46    VGA_H/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X28Y46    VGA_H/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X28Y46    VGA_H/h_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         32.000      29.845     BUFGCTRL_X0Y17  pll_utt/pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        32.000      20.633     PLLE2_ADV_X0Y1  pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y1  pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync_reg_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.814ns  (logic 4.068ns (59.702%)  route 2.746ns (40.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.678    -2.188    clk_vga
    SLICE_X31Y48         FDRE                                         r  vsync_reg_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456    -1.732 r  vsync_reg_reg_inv/Q
                         net (fo=1, routed)           2.746     1.014    vsync_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.612     4.626 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.626    vsync
    U15                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 4.072ns (60.009%)  route 2.714ns (39.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.677    -2.189    clk_vga
    SLICE_X31Y46         FDRE                                         r  hsync_reg_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.733 r  hsync_reg_reg_inv/Q
                         net (fo=1, routed)           2.714     0.980    hsync_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616     4.596 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.596    hsync
    U14                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.585ns  (logic 4.080ns (61.961%)  route 2.505ns (38.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.677    -2.189    img_mem/clk_out1
    SLICE_X33Y44         FDRE                                         r  img_mem/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.733 r  img_mem/red_reg[0]/Q
                         net (fo=1, routed)           2.505     0.772    red_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.624     4.395 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.395    red[0]
    V15                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.524ns  (logic 4.135ns (63.392%)  route 2.388ns (36.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.677    -2.189    img_mem/clk_out1
    SLICE_X34Y46         FDRE                                         r  img_mem/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.671 r  img_mem/red_reg[1]/Q
                         net (fo=1, routed)           2.388     0.717    red_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         3.617     4.334 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.334    red[1]
    W15                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 4.096ns (64.597%)  route 2.245ns (35.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.755    -2.111    img_mem/clk_out1
    SLICE_X36Y46         FDRE                                         r  img_mem/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.655 r  img_mem/blue_reg[1]/Q
                         net (fo=1, routed)           2.245     0.590    blue_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     4.230 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.230    blue[1]
    Y14                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.189ns  (logic 4.094ns (66.146%)  route 2.095ns (33.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.755    -2.111    img_mem/clk_out1
    SLICE_X36Y45         FDRE                                         r  img_mem/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.655 r  img_mem/blue_reg[0]/Q
                         net (fo=1, routed)           2.095     0.440    blue_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     4.078 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.078    blue[0]
    W14                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.265ns  (logic 4.085ns (65.208%)  route 2.180ns (34.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.677    -2.189    img_mem/clk_out1
    SLICE_X34Y46         FDRE                                         r  img_mem/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.671 r  img_mem/green_reg[3]/Q
                         net (fo=1, routed)           2.180     0.508    green_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.567     4.076 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.076    green[3]
    R14                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.237ns  (logic 4.084ns (65.483%)  route 2.153ns (34.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.677    -2.189    img_mem/clk_out1
    SLICE_X34Y45         FDRE                                         r  img_mem/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518    -1.671 r  img_mem/green_reg[1]/Q
                         net (fo=1, routed)           2.153     0.482    green_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.566     4.048 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.048    green[1]
    T15                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 4.090ns (65.601%)  route 2.145ns (34.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.677    -2.189    img_mem/clk_out1
    SLICE_X32Y44         FDRE                                         r  img_mem/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.671 r  img_mem/green_reg[2]/Q
                         net (fo=1, routed)           2.145     0.473    green_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.572     4.046 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.046    green[2]
    P14                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.198ns  (logic 4.081ns (65.845%)  route 2.117ns (34.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.677    -2.189    img_mem/clk_out1
    SLICE_X34Y45         FDRE                                         r  img_mem/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518    -1.671 r  img_mem/green_reg[0]/Q
                         net (fo=1, routed)           2.117     0.446    green_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.563     4.009 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.009    green[0]
    T14                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 img_mem/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.438ns (79.188%)  route 0.378ns (20.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.592    -0.416    img_mem/clk_out1
    SLICE_X36Y46         FDRE                                         r  img_mem/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.275 r  img_mem/blue_reg[2]/Q
                         net (fo=1, routed)           0.378     0.102    blue_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.297     1.399 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.399    blue[2]
    T12                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.447ns (79.293%)  route 0.378ns (20.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.592    -0.416    img_mem/clk_out1
    SLICE_X36Y45         FDRE                                         r  img_mem/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.275 r  img_mem/blue_reg[3]/Q
                         net (fo=1, routed)           0.378     0.102    blue_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         1.306     1.408 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.408    blue[3]
    U12                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.476ns (75.640%)  route 0.475ns (24.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.566    -0.442    img_mem/clk_out1
    SLICE_X34Y47         FDRE                                         r  img_mem/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.278 r  img_mem/red_reg[3]/Q
                         net (fo=1, routed)           0.475     0.197    red_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     1.509 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.509    red[3]
    T10                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.428ns (72.337%)  route 0.546ns (27.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.565    -0.443    img_mem/clk_out1
    SLICE_X34Y45         FDRE                                         r  img_mem/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.279 r  img_mem/green_reg[0]/Q
                         net (fo=1, routed)           0.546     0.267    green_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.264     1.530 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.530    green[0]
    T14                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.461ns (73.012%)  route 0.540ns (26.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.565    -0.443    img_mem/clk_out1
    SLICE_X33Y46         FDRE                                         r  img_mem/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  img_mem/red_reg[2]/Q
                         net (fo=1, routed)           0.540     0.238    red_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.320     1.558 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.558    red[2]
    T11                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.437ns (71.748%)  route 0.566ns (28.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.565    -0.443    img_mem/clk_out1
    SLICE_X32Y44         FDRE                                         r  img_mem/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.279 r  img_mem/green_reg[2]/Q
                         net (fo=1, routed)           0.566     0.286    green_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.273     1.559 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.559    green[2]
    P14                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.431ns (71.372%)  route 0.574ns (28.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.565    -0.443    img_mem/clk_out1
    SLICE_X34Y45         FDRE                                         r  img_mem/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.279 r  img_mem/green_reg[1]/Q
                         net (fo=1, routed)           0.574     0.294    green_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.267     1.561 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.561    green[1]
    T15                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.478ns (74.271%)  route 0.512ns (25.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.592    -0.416    img_mem/clk_out1
    SLICE_X36Y45         FDRE                                         r  img_mem/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.275 r  img_mem/blue_reg[0]/Q
                         net (fo=1, routed)           0.512     0.237    blue_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.337     1.574 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.574    blue[0]
    W14                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.432ns (70.410%)  route 0.602ns (29.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.565    -0.443    img_mem/clk_out1
    SLICE_X34Y46         FDRE                                         r  img_mem/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.279 r  img_mem/green_reg[3]/Q
                         net (fo=1, routed)           0.602     0.322    green_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.268     1.590 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.590    green[3]
    R14                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.481ns (72.922%)  route 0.550ns (27.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.592    -0.416    img_mem/clk_out1
    SLICE_X36Y46         FDRE                                         r  img_mem/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.275 r  img_mem/blue_reg[1]/Q
                         net (fo=1, routed)           0.550     0.275    blue_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     1.614 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.614    blue[1]
    Y14                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.029ns (2.091%)  route 1.358ns (97.909%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     16.000    16.000 f  
    K17                                               0.000    16.000 f  clk (IN)
                         net (fo=0)                   0.000    16.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    16.447 f  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    16.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.543    14.385 f  pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    14.929    pll_utt/pll_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.958 f  pll_utt/pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.814    15.772    pll_utt/pll_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.181ns  (logic 0.091ns (2.861%)  route 3.090ns (97.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.637    -5.035 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.441    pll_utt/pll_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pll_utt/pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.496    -1.854    pll_utt/pll_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            img_mem/pixel_data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 0.120ns (2.333%)  route 5.023ns (97.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          3.475     3.475    pll_utt/locked
    SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.120     3.595 r  pll_utt/active_area_reg_i_1/O
                         net (fo=15, routed)          1.549     5.143    img_mem/SR[0]
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.488    -1.862    img_mem/clk_out1
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[0]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            img_mem/pixel_data_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 0.120ns (2.333%)  route 5.023ns (97.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          3.475     3.475    pll_utt/locked
    SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.120     3.595 r  pll_utt/active_area_reg_i_1/O
                         net (fo=15, routed)          1.549     5.143    img_mem/SR[0]
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.488    -1.862    img_mem/clk_out1
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[1]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            img_mem/pixel_data_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 0.120ns (2.333%)  route 5.023ns (97.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          3.475     3.475    pll_utt/locked
    SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.120     3.595 r  pll_utt/active_area_reg_i_1/O
                         net (fo=15, routed)          1.549     5.143    img_mem/SR[0]
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.488    -1.862    img_mem/clk_out1
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[2]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            img_mem/pixel_data_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 0.120ns (2.333%)  route 5.023ns (97.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          3.475     3.475    pll_utt/locked
    SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.120     3.595 r  pll_utt/active_area_reg_i_1/O
                         net (fo=15, routed)          1.549     5.143    img_mem/SR[0]
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.488    -1.862    img_mem/clk_out1
    SLICE_X33Y50         FDRE                                         r  img_mem/pixel_data_reg_reg[3]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            VGA_H/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.042ns  (logic 0.156ns (3.094%)  route 4.886ns (96.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          4.200     4.200    VGA_H/locked
    SLICE_X28Y47         LUT2 (Prop_lut2_I1_O)        0.156     4.356 r  VGA_H/h_count[9]_i_1/O
                         net (fo=10, routed)          0.685     5.042    VGA_H/h_count[9]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  VGA_H/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.503    -1.846    VGA_H/CLK
    SLICE_X29Y47         FDRE                                         r  VGA_H/h_count_reg[4]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            vsync_reg_reg_inv/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.011ns  (logic 0.120ns (2.395%)  route 4.891ns (97.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          3.475     3.475    pll_utt/locked
    SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.120     3.595 r  pll_utt/active_area_reg_i_1/O
                         net (fo=15, routed)          1.416     5.011    pll_utt_n_2
    SLICE_X31Y48         FDRE                                         r  vsync_reg_reg_inv/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.503    -1.846    clk_vga
    SLICE_X31Y48         FDRE                                         r  vsync_reg_reg_inv/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 0.146ns (2.947%)  route 4.809ns (97.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 r  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          3.852     3.852    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X28Y52         LUT4 (Prop_lut4_I1_O)        0.146     3.998 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/i_/O
                         net (fo=1, routed)           0.956     4.955    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.545    -1.805    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            VGA_H/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 0.156ns (3.208%)  route 4.707ns (96.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          4.200     4.200    VGA_H/locked
    SLICE_X28Y47         LUT2 (Prop_lut2_I1_O)        0.156     4.356 r  VGA_H/h_count[9]_i_1/O
                         net (fo=10, routed)          0.507     4.863    VGA_H/h_count[9]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  VGA_H/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.502    -1.847    VGA_H/CLK
    SLICE_X30Y46         FDRE                                         r  VGA_H/h_count_reg[7]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            VGA_H/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 0.156ns (3.208%)  route 4.707ns (96.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          4.200     4.200    VGA_H/locked
    SLICE_X28Y47         LUT2 (Prop_lut2_I1_O)        0.156     4.356 r  VGA_H/h_count[9]_i_1/O
                         net (fo=10, routed)          0.507     4.863    VGA_H/h_count[9]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  VGA_H/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.502    -1.847    VGA_H/CLK
    SLICE_X30Y46         FDRE                                         r  VGA_H/h_count_reg[8]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            VGA_H/h_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 0.156ns (3.208%)  route 4.707ns (96.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          4.200     4.200    VGA_H/locked
    SLICE_X28Y47         LUT2 (Prop_lut2_I1_O)        0.156     4.356 r  VGA_H/h_count[9]_i_1/O
                         net (fo=10, routed)          0.507     4.863    VGA_H/h_count[9]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  VGA_H/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          1.502    -1.847    VGA_H/CLK
    SLICE_X30Y46         FDRE                                         r  VGA_H/h_count_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.045ns (3.526%)  route 1.231ns (96.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 r  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          1.231     1.231    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ena
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.276 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     1.276    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.213    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y50         FDRE                                         r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.048ns (3.753%)  route 1.231ns (96.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 r  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          1.231     1.231    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ena
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.048     1.279 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     1.279    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.213    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y50         FDRE                                         r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.045ns (3.240%)  route 1.344ns (96.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 r  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          1.344     1.344    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ena
    SLICE_X33Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.389 r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.389    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.834    -0.208    img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y49         FDRE                                         r  img_mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            VGA_V/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.045ns (2.650%)  route 1.653ns (97.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          1.478     1.478    VGA_V/locked
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.523 r  VGA_V/v_count[9]_i_1/O
                         net (fo=10, routed)          0.175     1.698    VGA_V/v_count[9]_i_1_n_0
    SLICE_X31Y49         FDRE                                         r  VGA_V/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.834    -0.208    VGA_V/clk_out1
    SLICE_X31Y49         FDRE                                         r  VGA_V/v_count_reg[7]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            VGA_V/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.045ns (2.650%)  route 1.653ns (97.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          1.478     1.478    VGA_V/locked
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.523 r  VGA_V/v_count[9]_i_1/O
                         net (fo=10, routed)          0.175     1.698    VGA_V/v_count[9]_i_1_n_0
    SLICE_X31Y49         FDRE                                         r  VGA_V/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.834    -0.208    VGA_V/clk_out1
    SLICE_X31Y49         FDRE                                         r  VGA_V/v_count_reg[8]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            VGA_V/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.045ns (2.650%)  route 1.653ns (97.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          1.478     1.478    VGA_V/locked
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.523 r  VGA_V/v_count[9]_i_1/O
                         net (fo=10, routed)          0.175     1.698    VGA_V/v_count[9]_i_1_n_0
    SLICE_X31Y49         FDRE                                         r  VGA_V/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.834    -0.208    VGA_V/clk_out1
    SLICE_X31Y49         FDRE                                         r  VGA_V/v_count_reg[9]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            VGA_V/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.045ns (2.567%)  route 1.708ns (97.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          1.478     1.478    VGA_V/locked
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.523 r  VGA_V/v_count[9]_i_1/O
                         net (fo=10, routed)          0.230     1.753    VGA_V/v_count[9]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  VGA_V/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.834    -0.208    VGA_V/clk_out1
    SLICE_X31Y47         FDRE                                         r  VGA_V/v_count_reg[0]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            VGA_V/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.045ns (2.567%)  route 1.708ns (97.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          1.478     1.478    VGA_V/locked
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.523 r  VGA_V/v_count[9]_i_1/O
                         net (fo=10, routed)          0.230     1.753    VGA_V/v_count[9]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  VGA_V/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.834    -0.208    VGA_V/clk_out1
    SLICE_X31Y47         FDRE                                         r  VGA_V/v_count_reg[1]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            VGA_V/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.045ns (2.567%)  route 1.708ns (97.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          1.478     1.478    VGA_V/locked
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.523 r  VGA_V/v_count[9]_i_1/O
                         net (fo=10, routed)          0.230     1.753    VGA_V/v_count[9]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  VGA_V/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.834    -0.208    VGA_V/clk_out1
    SLICE_X31Y47         FDRE                                         r  VGA_V/v_count_reg[2]/C

Slack:                    inf
  Source:                 pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            VGA_V/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.045ns (2.567%)  route 1.708ns (97.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 f  pll_utt/pll_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=14, routed)          1.478     1.478    VGA_V/locked
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.523 r  VGA_V/v_count[9]_i_1/O
                         net (fo=10, routed)          0.230     1.753    VGA_V/v_count[9]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  VGA_V/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_utt/pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pll_utt/pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pll_utt/pll_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pll_utt/pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pll_utt/pll_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pll_utt/pll_inst/inst/clkout1_buf/O
                         net (fo=71, routed)          0.834    -0.208    VGA_V/clk_out1
    SLICE_X31Y47         FDRE                                         r  VGA_V/v_count_reg[3]/C





