<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.10.0" />
<title>src.Locking.PreSAT API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/highlight.min.js" integrity="sha256-Uv3H6lx7dJmRfRvH8TH6kJD1TSK1aFcwgx+mdg3epi8=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>src.Locking.PreSAT</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">from src.Netlist.AST import *

class PreSAT:
    def __init__(self, module) -&gt; None:
      self.module=module
      self.circuitgraph=module.circuitgraph

    
    def set_key(self,n , key=None):
      self.keycount=n
      if(key==None):
        self.keyint,self.bitkey=randKey(self.keycount)
      else:  
        self.keyint=key
        self.bitkey = format(key, &#34;b&#34;)

      if (n &gt; len(self.bitkey)):
          self.bitkey = format(self.keyint, &#34;0&#34;+str(n)+&#34;b&#34;)
      elif (n &lt; len(self.bitkey)):
          print(&#34;ERROR&#34;)
          print(&#34;Number of Gates &lt; Number of Key-Bits&#34;)
          return None
      self.module.bitkey=self.bitkey+self.module.bitkey
      print(&#34;\t Key for PreSat locking Set&#34;)
      # print(self.module.bitkey)

    
    def InsertKeyGate(self, NodeA: str, NodeB: str, gatetype: str = &#39;XOR&#39;) -&gt; None:
      keygatecount=len(self.module.lockingdata[&#34;gates&#34;])
      
      keygate_name=f&#34;keygate_{gatetype}_{str(keygatecount)}&#34;
      self.circuitgraph.remove_edge(NodeA, NodeB)

      keywire_name=&#34;keywire&#34;+str(len(self.module.io[&#34;wires&#34;]))
      
      self.circuitgraph.add_node(keygate_name,type=&#34;gate&#34;,logic=gatetype)
      self.circuitgraph.add_node(keywire_name,type=&#34;wire&#34;,port=keywire_name)
      
      self.circuitgraph.add_edge(NodeA, keywire_name)
      self.circuitgraph.add_edge(keywire_name, keygate_name)
      self.circuitgraph.add_edge(keygate_name, NodeB)

      bitval=len(self.module.lockingdata[&#39;inputs&#39;])
      # print(bitval)
      keygate_input_name=f&#34;lockingkeyinput[{bitval}]&#34;
      self.circuitgraph.add_node(keygate_input_name,type=&#34;input&#34;,port=&#34;lockingkeyinput&#34;)
      self.circuitgraph.add_edge(keygate_input_name, keygate_name)

      self.circuitgraph.add_edge(&#34;module#&#34;+self.module.module_name,keygate_input_name)
      # print(self.module.self.module_name)


      self.module.lockingdata[&#34;gates&#34;].append(keygate_name)
      bit=&#34;0&#34; if gatetype==&#34;XOR&#34; else &#34;1&#34;
      self.module.lockingdata[&#34;inputs&#34;].append((keygate_input_name,bit))
      self.module.lockingdata[&#34;wires&#34;].append(keywire_name)

      self.module.io[&#39;wires&#39;][keywire_name]=connector(1,0,0)
      
      
      if(&#34;lockingkeyinput&#34; not in self.module.io[&#39;inputs&#39;]):
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(1,0,0)
        self.module.io[&#34;input_ports&#34;]+=&#34;lockingkeyinput,&#34;
      else:
        # bits=self.module.io[&#39;inputs&#39;][keygate_input_name][&#34;bits&#34;]
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(bitval+1,0,bitval)
        # self.module.io[&#34;input_ports&#34;]+=f&#34;{keygate_input_name},&#34;

      # print(NodeA)
      Na=self.circuitgraph.nodes[NodeA]
      # Nb=self.circuitgraph.nodes[NodeB]
      # print(NodeA,Na)
      if(Na[&#39;type&#39;]==&#39;gate&#39;):
        self.module.gates[Na[&#39;logic&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
      elif(&#39;DFF&#39; in Na[&#39;type&#39;].upper()):
        # print(Na,NodeA)
        self.module.FF_tech[Na[&#39;type&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
      else:
        raise Exception(&#34;NOT A GATE WHYYYYYY???????????&#34;)
      
      # if(Nb[&#39;type&#39;]==&#39;wire&#39;):
      #   self.module.gates[Na[&#39;logic&#39;]][&#39;output&#39;]=keywire_name
      # else:
      #   raise Exception(&#34;NOT A GATE WHYYYYYY&#34;)

      # print(NodeA,self.circuitgraph.nodes[NodeA])
      # print(NodeB,self.circuitgraph.nodes[NodeB])

      if(gatetype not in self.module.gates.keys()):
        self.module.gates[gatetype]={}
        
      self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}
      # else:
      #     self.module.gates[gatetype]={}
      #     self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}

      # if(&#34;self.module#&#34; in NodeA):
      #   print(self.circuitgraph.nodes[NodeA])
      #   # print(&#34;A&#34;,self.module.linkages[NodeA.split(&#34;#&#34;)[-1]])
      # elif(&#34;self.module#&#34; in NodeB):
      #   print(self.circuitgraph.nodes[NodeB])
      #   # print(&#34;A&#34;,self.module.linkages[NodeB.split(&#34;#&#34;)[-1]])
      # else:
      #   pass



    def RLL(self):
      random.seed(10)
      i=-1
      while(1):
          if(i==(self.keycount-1)):
              break  
          tmp=list(self.module.io[&#39;wires&#39;].keys())
          tp = random.randint(0, len(tmp)-1)
          if(self.module.io[&#39;wires&#39;][tmp[tp]][&#34;bits&#34;]==1):
            inp = list(self.circuitgraph.predecessors(tmp[tp]))
            if(len(inp)==0):
              pass
            elif (inp[0] in self.module.lockingdata[&#34;gates&#34;]):
              pass
            elif (self.bitkey[-(i+1)] == &#39;1&#39;):
                self.InsertKeyGate(inp[0], tmp[tp], &#39;XNOR&#39;)
                i+=1
            else:
                self.InsertKeyGate(inp[0], tmp[tp], &#39;XOR&#39;)
                i+=1


    def LayerTraversal(self,sources,mode=&#34;f&#34;):
      G=self.circuitgraph
      if(mode==&#39;f&#39;):
        check=lambda x: list(G.successors(x))
      elif(mode==&#39;r&#39;):
        check=lambda x: list(G.predecessors(x))
      else:
        raise Exception(&#34;ERROR INVALID MODE, SET mode to &#39;f&#39; or &#39;b&#39; &#34;)

      if(type(sources)==list):
        current_layer = sources
      else:
        current_layer=[sources]
      visited = set(sources)

      for source in current_layer:
        if source not in G:
            raise nx.NetworkXError(f&#34;The node {source} is not in the graph.&#34;)   
      count=1
      while current_layer:
          next_layer = list()
          for node in current_layer:
              for child in check(node):
                  if child not in visited:
                      visited.add(child)
                      next_layer.append(child)
          if(~count%2):
              # print(current_layer)
              # print(&#34;_____________________________&#34;)
              for i in current_layer:
                if(&#34;module#&#34; in i):
                  continue
                if(self.keycount==0):
                  break 
              
                out=list(G.successors(i))[0]
                # print(i,out,end=&#34;\n&#34;)
                # print(out in self.module.lockingdata[&#34;wires&#34;],self.module.lockingdata[&#34;wires&#34;])
                if(i in self.module.lockingdata[&#34;gates&#34;]):
                  pass
                elif(self.bitkey[self.keycount-1]==&#39;1&#39;):
                    self.InsertKeyGate(i, out, &#39;XNOR&#39;)
                    # print(self.bitkey[self.keycount-1],i,out,end=&#34;\n&#34;)
                    self.keycount-=1
                else:
                    self.InsertKeyGate(i, out, &#39;XOR&#39;)
                    # print(self.bitkey[self.keycount-1],i,out,end=&#34;\n&#34;)
                    self.keycount-=1
          current_layer = next_layer
          count+=1


    def SLL(self):

      tx=self.module.io[&#39;wires&#39;]

      locked=[]

      while(1):
        random_key = random.choice(list(tx.keys()))
        tp = tx[random_key]
        if((tp[&#39;bits&#39;]==1) and random_key not in locked ):
          break

      while(1):
        self.LayerTraversal(random_key,mode=&#34;f&#34;)
        if(self.keycount==0):
          locked.append(random_key)
          break
        self.LayerTraversal(random_key,mode=&#34;r&#34;)
        # print(self.keycount)
        if(self.keycount==0):
          locked.append(random_key)
          break

    
    def InsertInverters(self,noninvlist,invlist,s):
      for _ in range(s):
        gio=self.module.gates
        gatetype=random.choice(list(noninvlist.keys()))
        gates=gio[gatetype]
        gates_keys=list(gates.keys())
        # print(gates_keys)

        if(len(gates_keys)==0):
          raise Exception(&#34;Can Not Perform TRLL for this Circuit \n Keybits larger than number of gates&#34;) 

        gate=random.choice(gates_keys)
        gateio=gates[gate]
        invgatecount=len(invlist)

        self.module.circuitgraph.remove_edge(gate, gateio[&#39;outputs&#39;])

        wire_name=&#34;new_inverter_wire&#34;+str(len(self.module.io[&#39;wires&#39;]))
        invgate=f&#34;NOT_inserted_{invgatecount}_&#34;+str(random.randint(1,10000))

        
        new_gatetype=invert_gate(gatetype)
        self.circuitgraph.add_node(gate,type=&#34;gate&#34;,logic=new_gatetype)
        self.circuitgraph.add_node(wire_name,type=&#34;wire&#34;,port=wire_name)
        self.circuitgraph.add_node(invgate,type=&#34;gate&#34;,logic=&#34;NOT&#34;)
        
        
        
        self.circuitgraph.add_edge(gate, wire_name)
        self.circuitgraph.add_edge(wire_name,invgate)
        self.circuitgraph.add_edge(invgate,gateio[&#39;outputs&#39;])
        


        
        if(new_gatetype not in gio):
          gio[new_gatetype]={}  
        gio[new_gatetype][gate]=gio[gatetype].pop(gate)

        
        gio[&#34;NOT&#34;][invgate]={&#39;inputs&#39;:[wire_name],&#34;outputs&#34;:gateio[&#39;outputs&#39;]}
        self.module.io[&#39;wires&#39;][wire_name]=connector(1,0,0)
        gateio[&#39;outputs&#39;]=wire_name
        


    def ReplaceInverter(self,inverter,new_gatetype=&#34;XOR&#34;):
      bitval=len(self.module.lockingdata[&#39;inputs&#39;])
      keygate_input_name=f&#34;lockingkeyinput[{bitval}]&#34;
      # print(self.circuitgraph.nodes[inverter])
      
      self.circuitgraph.add_node(inverter,type=&#34;gate&#34;,logic=new_gatetype)
      self.circuitgraph.add_node(keygate_input_name,type=&#34;input&#34;,port=&#34;lockingkeyinput&#34;)

      self.circuitgraph.add_edge(keygate_input_name,inverter)
      self.circuitgraph.add_edge(&#34;module#&#34;+self.module.module_name,keygate_input_name)

      # print(self.circuitgraph.nodes[inverter])

      gio=self.module.gates
      if(new_gatetype not in gio):
          gio[new_gatetype]={}  
      gio[new_gatetype][inverter]=gio[&#34;NOT&#34;].pop(inverter)
      gio[new_gatetype][inverter][&#34;inputs&#34;].append(keygate_input_name)

      bit=&#34;0&#34; if new_gatetype==&#34;XOR&#34; else &#34;1&#34;
      # self.module.bitkey=bit+self.module.bitkey
      self.module.lockingdata[&#34;inputs&#34;].append((keygate_input_name,bit))
      
      if(&#34;lockingkeyinput&#34; not in self.module.io[&#39;inputs&#39;]):
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(1,0,0)
        self.module.io[&#34;input_ports&#34;]+=&#34;lockingkeyinput,&#34;
      else:
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(bitval+1,0,bitval)


    def get_gates(self):# AllGates ← all_gates(C)
      # N onInvList ← get_noninverters(AllGates)
      gates=self.module.gates
      noninvlist={i:gates[i] for i in gates.keys() if i!=&#34;NOT&#34;}
      # InvList ← get_inverters(AllGates)
      if(&#34;NOT&#34; in gates.keys()):
        invlist=gates[&#39;NOT&#39;]
      else:
        gates[&#34;NOT&#34;]={}
        invlist=gates[&#34;NOT&#34;]

      return invlist,noninvlist



    def TRLL_Locking(self,split,invlist,noninvlist):
      # procedure Locking(C,K,split,InvList,NonInvList):

      #   for k in {0,split - 1} do
      #     gate ← choose_rand_gate(InvList)
      #     InvList ← InvList - {gate}
      #     if (RANDOM % 2) then
      #     replace_gate(gate,{XNOR},C)
      #     Key[k] ← 0
      #     else
      #     replace_gate(gate,{XOR},C)
      #     Key[k] ← 1
        
      #   for k in {split,K - 1} do
      #     gate ← choose_rand_gate(N onInvList)
      #     N onInvList ← N onInvList - {gate}
      #     if (RANDOM % 2) then
      #     insert_gate(gate,{XNOR},C)
      #     Key[k] ← 1
      #     else
      #     insert_gate(gate,{XOR},C)
      #     Key[k] ← 0
      #   return Key, C

      print(&#34;\t\t\t Replacing Inveters with Keygates&#34;)
      for i in range(0,split):
        rnd=self.bitkey[self.keycount-i-1]
        # rnd=random.randint(0,1)
        inv_keys=list(invlist.keys())
        
        if(len(inv_keys)==0):
          raise Exception(&#34;Can Not Perform TRLL for this Circuit \n Keybits larger than number of gates&#34;) 
        
        gate=random.choice(inv_keys)
        if(rnd==&#34;1&#34;):
          self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XOR&#34;)
        else:
          self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XNOR&#34;)

      print(&#34;\t\t\t Done Replacing Inveters with Keygates&#34;)
      print(&#34;\t\t\t Inserting Keygates&#34;)
      for i in range(split,self.keycount):
        rnd=self.bitkey[self.keycount-i-1]
        # rnd=random.randint(0,1)
        gate_type=random.choice(list(noninvlist.keys()))
        gates=noninvlist[gate_type]
        gate=random.choice(list(gates.keys()))
        gate_o=gates[gate][&#39;outputs&#39;]
        # print(&#34;HERE  &#34;,gate)
        
        if(rnd==&#34;1&#34;):
          self.InsertKeyGate(gate,gate_o,gatetype=&#34;XNOR&#34;)
          # self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XNOR&#34;)
        else:
          self.InsertKeyGate(gate,gate_o,gatetype=&#34;XOR&#34;)
          # self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XOR&#34;)
      print(&#34;\t\t\t Done Inserting Keygates&#34;)


    def TRLL_plus(self):
      print(&#34;\t Starting TRLL_plus Logic Locking&#34;)
      gatecount=0
      for i in self.module.gates:
        gatecount+=len(self.module.gates[i])
      
      # split ← RANDOM % K
      split=random.randint(0,self.keycount-1)
      
      invlist,noninvlist,=self.get_gates()
      # print(noninvlist)

      # num inv ← num(InvList)
      invgatecount=len(invlist)
      # print(invgatecount,split)

      # if num inv &lt; split then
      #   ProduceInverters(C,N onInvList,split-num_inv)
      if(invgatecount&lt;split):
        # print(invgatecount,split)
        print(&#34;\t\t Inserting Inverters&#34;)
        self.InsertInverters(noninvlist,invlist,split-invgatecount)
        print(&#34;\t\t Done Inserting Inverters&#34;)
      
      # invlist,noninvlist,=get_gates(obj.top_module.gates)
      
      self.TRLL_Locking(split,invlist,noninvlist)
      print(&#34;\t Done TRLL_plus Logic Locking&#34;)
      

    def InsertMUX(self, NodeA: str, NodeB: str, NodeC: str, gatetype: str = &#39;MUX&#39;) -&gt; None:
      keygatecount=len(self.module.lockingdata[&#34;gates&#34;])
      
      keygate_name=f&#34;keygate_{gatetype}_{str(keygatecount)}&#34;
      self.circuitgraph.remove_edge(NodeA, NodeB)
      
      keywire_name=&#34;keywire&#34;+str(len(self.module.io[&#34;wires&#34;]))
      
      self.circuitgraph.add_node(keygate_name,type=&#34;gate&#34;,logic=gatetype)
      self.circuitgraph.add_node(keywire_name,type=&#34;wire&#34;,port=keywire_name)

      
      self.circuitgraph.add_edge(NodeA, keywire_name)
      self.circuitgraph.add_edge(keywire_name, keygate_name)
      self.circuitgraph.add_edge(keygate_name, NodeB)

      bitval=len(self.module.lockingdata[&#39;inputs&#39;])
      # print(bitval)
      keygate_input_name=f&#34;lockingkeyinput[{bitval}]&#34;
      self.circuitgraph.add_node(keygate_input_name,type=&#34;input&#34;,port=&#34;lockingkeyinput&#34;)
      self.circuitgraph.add_edge(keygate_input_name, keygate_name)

      self.circuitgraph.add_edge(&#34;module#&#34;+self.module.module_name,keygate_input_name)
      # print(self.module.self.module_name)


      self.module.lockingdata[&#34;gates&#34;].append(keygate_name)
      bit=&#34;0&#34; if gatetype==&#34;XOR&#34; else &#34;1&#34;
      self.module.lockingdata[&#34;inputs&#34;].append((keygate_input_name,bit))
      self.module.lockingdata[&#34;wires&#34;].append(keywire_name)

      self.module.io[&#39;wires&#39;][keywire_name]=connector(1,0,0)
      
      
      if(&#34;lockingkeyinput&#34; not in self.module.io[&#39;inputs&#39;]):
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(1,0,0)
        self.module.io[&#34;input_ports&#34;]+=&#34;lockingkeyinput,&#34;
      else:
        # bits=self.module.io[&#39;inputs&#39;][keygate_input_name][&#34;bits&#34;]
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(bitval+1,0,bitval)
        # self.module.io[&#34;input_ports&#34;]+=f&#34;{keygate_input_name},&#34;

      # print(NodeA)
      Na=self.circuitgraph.nodes[NodeA]
      # Nb=self.circuitgraph.nodes[NodeB]
      # print(NodeA,Na)
      if(Na[&#39;type&#39;]==&#39;gate&#39;):
        self.module.gates[Na[&#39;logic&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
      elif(&#39;DFF&#39; in Na[&#39;type&#39;]):
        # print(Na,NodeA)
        self.module.FF_tech[Na[&#39;type&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
      else:
        raise Exception(&#34;NOT A GATE WHYYYYYY???????????&#34;)
      
      # if(Nb[&#39;type&#39;]==&#39;wire&#39;):
      #   self.module.gates[Na[&#39;logic&#39;]][&#39;output&#39;]=keywire_name
      # else:
      #   raise Exception(&#34;NOT A GATE WHYYYYYY&#34;)

      # print(NodeA,self.circuitgraph.nodes[NodeA])
      # print(NodeB,self.circuitgraph.nodes[NodeB])

      if(gatetype not in self.module.gates.keys()):
        self.module.gates[gatetype]={}
      

      self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}


      # else:
      #     self.module.gates[gatetype]={}
      #     self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}

      # if(&#34;self.module#&#34; in NodeA):
      #   print(self.circuitgraph.nodes[NodeA])
      #   # print(&#34;A&#34;,self.module.linkages[NodeA.split(&#34;#&#34;)[-1]])
      # elif(&#34;self.module#&#34; in NodeB):
      #   print(self.circuitgraph.nodes[NodeB])
      #   # print(&#34;A&#34;,self.module.linkages[NodeB.split(&#34;#&#34;)[-1]])
      # else:
      #   pass</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="src.Locking.PreSAT.PreSAT"><code class="flex name class">
<span>class <span class="ident">PreSAT</span></span>
<span>(</span><span>module)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class PreSAT:
    def __init__(self, module) -&gt; None:
      self.module=module
      self.circuitgraph=module.circuitgraph

    
    def set_key(self,n , key=None):
      self.keycount=n
      if(key==None):
        self.keyint,self.bitkey=randKey(self.keycount)
      else:  
        self.keyint=key
        self.bitkey = format(key, &#34;b&#34;)

      if (n &gt; len(self.bitkey)):
          self.bitkey = format(self.keyint, &#34;0&#34;+str(n)+&#34;b&#34;)
      elif (n &lt; len(self.bitkey)):
          print(&#34;ERROR&#34;)
          print(&#34;Number of Gates &lt; Number of Key-Bits&#34;)
          return None
      self.module.bitkey=self.bitkey+self.module.bitkey
      print(&#34;\t Key for PreSat locking Set&#34;)
      # print(self.module.bitkey)

    
    def InsertKeyGate(self, NodeA: str, NodeB: str, gatetype: str = &#39;XOR&#39;) -&gt; None:
      keygatecount=len(self.module.lockingdata[&#34;gates&#34;])
      
      keygate_name=f&#34;keygate_{gatetype}_{str(keygatecount)}&#34;
      self.circuitgraph.remove_edge(NodeA, NodeB)

      keywire_name=&#34;keywire&#34;+str(len(self.module.io[&#34;wires&#34;]))
      
      self.circuitgraph.add_node(keygate_name,type=&#34;gate&#34;,logic=gatetype)
      self.circuitgraph.add_node(keywire_name,type=&#34;wire&#34;,port=keywire_name)
      
      self.circuitgraph.add_edge(NodeA, keywire_name)
      self.circuitgraph.add_edge(keywire_name, keygate_name)
      self.circuitgraph.add_edge(keygate_name, NodeB)

      bitval=len(self.module.lockingdata[&#39;inputs&#39;])
      # print(bitval)
      keygate_input_name=f&#34;lockingkeyinput[{bitval}]&#34;
      self.circuitgraph.add_node(keygate_input_name,type=&#34;input&#34;,port=&#34;lockingkeyinput&#34;)
      self.circuitgraph.add_edge(keygate_input_name, keygate_name)

      self.circuitgraph.add_edge(&#34;module#&#34;+self.module.module_name,keygate_input_name)
      # print(self.module.self.module_name)


      self.module.lockingdata[&#34;gates&#34;].append(keygate_name)
      bit=&#34;0&#34; if gatetype==&#34;XOR&#34; else &#34;1&#34;
      self.module.lockingdata[&#34;inputs&#34;].append((keygate_input_name,bit))
      self.module.lockingdata[&#34;wires&#34;].append(keywire_name)

      self.module.io[&#39;wires&#39;][keywire_name]=connector(1,0,0)
      
      
      if(&#34;lockingkeyinput&#34; not in self.module.io[&#39;inputs&#39;]):
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(1,0,0)
        self.module.io[&#34;input_ports&#34;]+=&#34;lockingkeyinput,&#34;
      else:
        # bits=self.module.io[&#39;inputs&#39;][keygate_input_name][&#34;bits&#34;]
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(bitval+1,0,bitval)
        # self.module.io[&#34;input_ports&#34;]+=f&#34;{keygate_input_name},&#34;

      # print(NodeA)
      Na=self.circuitgraph.nodes[NodeA]
      # Nb=self.circuitgraph.nodes[NodeB]
      # print(NodeA,Na)
      if(Na[&#39;type&#39;]==&#39;gate&#39;):
        self.module.gates[Na[&#39;logic&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
      elif(&#39;DFF&#39; in Na[&#39;type&#39;].upper()):
        # print(Na,NodeA)
        self.module.FF_tech[Na[&#39;type&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
      else:
        raise Exception(&#34;NOT A GATE WHYYYYYY???????????&#34;)
      
      # if(Nb[&#39;type&#39;]==&#39;wire&#39;):
      #   self.module.gates[Na[&#39;logic&#39;]][&#39;output&#39;]=keywire_name
      # else:
      #   raise Exception(&#34;NOT A GATE WHYYYYYY&#34;)

      # print(NodeA,self.circuitgraph.nodes[NodeA])
      # print(NodeB,self.circuitgraph.nodes[NodeB])

      if(gatetype not in self.module.gates.keys()):
        self.module.gates[gatetype]={}
        
      self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}
      # else:
      #     self.module.gates[gatetype]={}
      #     self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}

      # if(&#34;self.module#&#34; in NodeA):
      #   print(self.circuitgraph.nodes[NodeA])
      #   # print(&#34;A&#34;,self.module.linkages[NodeA.split(&#34;#&#34;)[-1]])
      # elif(&#34;self.module#&#34; in NodeB):
      #   print(self.circuitgraph.nodes[NodeB])
      #   # print(&#34;A&#34;,self.module.linkages[NodeB.split(&#34;#&#34;)[-1]])
      # else:
      #   pass



    def RLL(self):
      random.seed(10)
      i=-1
      while(1):
          if(i==(self.keycount-1)):
              break  
          tmp=list(self.module.io[&#39;wires&#39;].keys())
          tp = random.randint(0, len(tmp)-1)
          if(self.module.io[&#39;wires&#39;][tmp[tp]][&#34;bits&#34;]==1):
            inp = list(self.circuitgraph.predecessors(tmp[tp]))
            if(len(inp)==0):
              pass
            elif (inp[0] in self.module.lockingdata[&#34;gates&#34;]):
              pass
            elif (self.bitkey[-(i+1)] == &#39;1&#39;):
                self.InsertKeyGate(inp[0], tmp[tp], &#39;XNOR&#39;)
                i+=1
            else:
                self.InsertKeyGate(inp[0], tmp[tp], &#39;XOR&#39;)
                i+=1


    def LayerTraversal(self,sources,mode=&#34;f&#34;):
      G=self.circuitgraph
      if(mode==&#39;f&#39;):
        check=lambda x: list(G.successors(x))
      elif(mode==&#39;r&#39;):
        check=lambda x: list(G.predecessors(x))
      else:
        raise Exception(&#34;ERROR INVALID MODE, SET mode to &#39;f&#39; or &#39;b&#39; &#34;)

      if(type(sources)==list):
        current_layer = sources
      else:
        current_layer=[sources]
      visited = set(sources)

      for source in current_layer:
        if source not in G:
            raise nx.NetworkXError(f&#34;The node {source} is not in the graph.&#34;)   
      count=1
      while current_layer:
          next_layer = list()
          for node in current_layer:
              for child in check(node):
                  if child not in visited:
                      visited.add(child)
                      next_layer.append(child)
          if(~count%2):
              # print(current_layer)
              # print(&#34;_____________________________&#34;)
              for i in current_layer:
                if(&#34;module#&#34; in i):
                  continue
                if(self.keycount==0):
                  break 
              
                out=list(G.successors(i))[0]
                # print(i,out,end=&#34;\n&#34;)
                # print(out in self.module.lockingdata[&#34;wires&#34;],self.module.lockingdata[&#34;wires&#34;])
                if(i in self.module.lockingdata[&#34;gates&#34;]):
                  pass
                elif(self.bitkey[self.keycount-1]==&#39;1&#39;):
                    self.InsertKeyGate(i, out, &#39;XNOR&#39;)
                    # print(self.bitkey[self.keycount-1],i,out,end=&#34;\n&#34;)
                    self.keycount-=1
                else:
                    self.InsertKeyGate(i, out, &#39;XOR&#39;)
                    # print(self.bitkey[self.keycount-1],i,out,end=&#34;\n&#34;)
                    self.keycount-=1
          current_layer = next_layer
          count+=1


    def SLL(self):

      tx=self.module.io[&#39;wires&#39;]

      locked=[]

      while(1):
        random_key = random.choice(list(tx.keys()))
        tp = tx[random_key]
        if((tp[&#39;bits&#39;]==1) and random_key not in locked ):
          break

      while(1):
        self.LayerTraversal(random_key,mode=&#34;f&#34;)
        if(self.keycount==0):
          locked.append(random_key)
          break
        self.LayerTraversal(random_key,mode=&#34;r&#34;)
        # print(self.keycount)
        if(self.keycount==0):
          locked.append(random_key)
          break

    
    def InsertInverters(self,noninvlist,invlist,s):
      for _ in range(s):
        gio=self.module.gates
        gatetype=random.choice(list(noninvlist.keys()))
        gates=gio[gatetype]
        gates_keys=list(gates.keys())
        # print(gates_keys)

        if(len(gates_keys)==0):
          raise Exception(&#34;Can Not Perform TRLL for this Circuit \n Keybits larger than number of gates&#34;) 

        gate=random.choice(gates_keys)
        gateio=gates[gate]
        invgatecount=len(invlist)

        self.module.circuitgraph.remove_edge(gate, gateio[&#39;outputs&#39;])

        wire_name=&#34;new_inverter_wire&#34;+str(len(self.module.io[&#39;wires&#39;]))
        invgate=f&#34;NOT_inserted_{invgatecount}_&#34;+str(random.randint(1,10000))

        
        new_gatetype=invert_gate(gatetype)
        self.circuitgraph.add_node(gate,type=&#34;gate&#34;,logic=new_gatetype)
        self.circuitgraph.add_node(wire_name,type=&#34;wire&#34;,port=wire_name)
        self.circuitgraph.add_node(invgate,type=&#34;gate&#34;,logic=&#34;NOT&#34;)
        
        
        
        self.circuitgraph.add_edge(gate, wire_name)
        self.circuitgraph.add_edge(wire_name,invgate)
        self.circuitgraph.add_edge(invgate,gateio[&#39;outputs&#39;])
        


        
        if(new_gatetype not in gio):
          gio[new_gatetype]={}  
        gio[new_gatetype][gate]=gio[gatetype].pop(gate)

        
        gio[&#34;NOT&#34;][invgate]={&#39;inputs&#39;:[wire_name],&#34;outputs&#34;:gateio[&#39;outputs&#39;]}
        self.module.io[&#39;wires&#39;][wire_name]=connector(1,0,0)
        gateio[&#39;outputs&#39;]=wire_name
        


    def ReplaceInverter(self,inverter,new_gatetype=&#34;XOR&#34;):
      bitval=len(self.module.lockingdata[&#39;inputs&#39;])
      keygate_input_name=f&#34;lockingkeyinput[{bitval}]&#34;
      # print(self.circuitgraph.nodes[inverter])
      
      self.circuitgraph.add_node(inverter,type=&#34;gate&#34;,logic=new_gatetype)
      self.circuitgraph.add_node(keygate_input_name,type=&#34;input&#34;,port=&#34;lockingkeyinput&#34;)

      self.circuitgraph.add_edge(keygate_input_name,inverter)
      self.circuitgraph.add_edge(&#34;module#&#34;+self.module.module_name,keygate_input_name)

      # print(self.circuitgraph.nodes[inverter])

      gio=self.module.gates
      if(new_gatetype not in gio):
          gio[new_gatetype]={}  
      gio[new_gatetype][inverter]=gio[&#34;NOT&#34;].pop(inverter)
      gio[new_gatetype][inverter][&#34;inputs&#34;].append(keygate_input_name)

      bit=&#34;0&#34; if new_gatetype==&#34;XOR&#34; else &#34;1&#34;
      # self.module.bitkey=bit+self.module.bitkey
      self.module.lockingdata[&#34;inputs&#34;].append((keygate_input_name,bit))
      
      if(&#34;lockingkeyinput&#34; not in self.module.io[&#39;inputs&#39;]):
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(1,0,0)
        self.module.io[&#34;input_ports&#34;]+=&#34;lockingkeyinput,&#34;
      else:
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(bitval+1,0,bitval)


    def get_gates(self):# AllGates ← all_gates(C)
      # N onInvList ← get_noninverters(AllGates)
      gates=self.module.gates
      noninvlist={i:gates[i] for i in gates.keys() if i!=&#34;NOT&#34;}
      # InvList ← get_inverters(AllGates)
      if(&#34;NOT&#34; in gates.keys()):
        invlist=gates[&#39;NOT&#39;]
      else:
        gates[&#34;NOT&#34;]={}
        invlist=gates[&#34;NOT&#34;]

      return invlist,noninvlist



    def TRLL_Locking(self,split,invlist,noninvlist):
      # procedure Locking(C,K,split,InvList,NonInvList):

      #   for k in {0,split - 1} do
      #     gate ← choose_rand_gate(InvList)
      #     InvList ← InvList - {gate}
      #     if (RANDOM % 2) then
      #     replace_gate(gate,{XNOR},C)
      #     Key[k] ← 0
      #     else
      #     replace_gate(gate,{XOR},C)
      #     Key[k] ← 1
        
      #   for k in {split,K - 1} do
      #     gate ← choose_rand_gate(N onInvList)
      #     N onInvList ← N onInvList - {gate}
      #     if (RANDOM % 2) then
      #     insert_gate(gate,{XNOR},C)
      #     Key[k] ← 1
      #     else
      #     insert_gate(gate,{XOR},C)
      #     Key[k] ← 0
      #   return Key, C

      print(&#34;\t\t\t Replacing Inveters with Keygates&#34;)
      for i in range(0,split):
        rnd=self.bitkey[self.keycount-i-1]
        # rnd=random.randint(0,1)
        inv_keys=list(invlist.keys())
        
        if(len(inv_keys)==0):
          raise Exception(&#34;Can Not Perform TRLL for this Circuit \n Keybits larger than number of gates&#34;) 
        
        gate=random.choice(inv_keys)
        if(rnd==&#34;1&#34;):
          self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XOR&#34;)
        else:
          self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XNOR&#34;)

      print(&#34;\t\t\t Done Replacing Inveters with Keygates&#34;)
      print(&#34;\t\t\t Inserting Keygates&#34;)
      for i in range(split,self.keycount):
        rnd=self.bitkey[self.keycount-i-1]
        # rnd=random.randint(0,1)
        gate_type=random.choice(list(noninvlist.keys()))
        gates=noninvlist[gate_type]
        gate=random.choice(list(gates.keys()))
        gate_o=gates[gate][&#39;outputs&#39;]
        # print(&#34;HERE  &#34;,gate)
        
        if(rnd==&#34;1&#34;):
          self.InsertKeyGate(gate,gate_o,gatetype=&#34;XNOR&#34;)
          # self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XNOR&#34;)
        else:
          self.InsertKeyGate(gate,gate_o,gatetype=&#34;XOR&#34;)
          # self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XOR&#34;)
      print(&#34;\t\t\t Done Inserting Keygates&#34;)


    def TRLL_plus(self):
      print(&#34;\t Starting TRLL_plus Logic Locking&#34;)
      gatecount=0
      for i in self.module.gates:
        gatecount+=len(self.module.gates[i])
      
      # split ← RANDOM % K
      split=random.randint(0,self.keycount-1)
      
      invlist,noninvlist,=self.get_gates()
      # print(noninvlist)

      # num inv ← num(InvList)
      invgatecount=len(invlist)
      # print(invgatecount,split)

      # if num inv &lt; split then
      #   ProduceInverters(C,N onInvList,split-num_inv)
      if(invgatecount&lt;split):
        # print(invgatecount,split)
        print(&#34;\t\t Inserting Inverters&#34;)
        self.InsertInverters(noninvlist,invlist,split-invgatecount)
        print(&#34;\t\t Done Inserting Inverters&#34;)
      
      # invlist,noninvlist,=get_gates(obj.top_module.gates)
      
      self.TRLL_Locking(split,invlist,noninvlist)
      print(&#34;\t Done TRLL_plus Logic Locking&#34;)
      

    def InsertMUX(self, NodeA: str, NodeB: str, NodeC: str, gatetype: str = &#39;MUX&#39;) -&gt; None:
      keygatecount=len(self.module.lockingdata[&#34;gates&#34;])
      
      keygate_name=f&#34;keygate_{gatetype}_{str(keygatecount)}&#34;
      self.circuitgraph.remove_edge(NodeA, NodeB)
      
      keywire_name=&#34;keywire&#34;+str(len(self.module.io[&#34;wires&#34;]))
      
      self.circuitgraph.add_node(keygate_name,type=&#34;gate&#34;,logic=gatetype)
      self.circuitgraph.add_node(keywire_name,type=&#34;wire&#34;,port=keywire_name)

      
      self.circuitgraph.add_edge(NodeA, keywire_name)
      self.circuitgraph.add_edge(keywire_name, keygate_name)
      self.circuitgraph.add_edge(keygate_name, NodeB)

      bitval=len(self.module.lockingdata[&#39;inputs&#39;])
      # print(bitval)
      keygate_input_name=f&#34;lockingkeyinput[{bitval}]&#34;
      self.circuitgraph.add_node(keygate_input_name,type=&#34;input&#34;,port=&#34;lockingkeyinput&#34;)
      self.circuitgraph.add_edge(keygate_input_name, keygate_name)

      self.circuitgraph.add_edge(&#34;module#&#34;+self.module.module_name,keygate_input_name)
      # print(self.module.self.module_name)


      self.module.lockingdata[&#34;gates&#34;].append(keygate_name)
      bit=&#34;0&#34; if gatetype==&#34;XOR&#34; else &#34;1&#34;
      self.module.lockingdata[&#34;inputs&#34;].append((keygate_input_name,bit))
      self.module.lockingdata[&#34;wires&#34;].append(keywire_name)

      self.module.io[&#39;wires&#39;][keywire_name]=connector(1,0,0)
      
      
      if(&#34;lockingkeyinput&#34; not in self.module.io[&#39;inputs&#39;]):
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(1,0,0)
        self.module.io[&#34;input_ports&#34;]+=&#34;lockingkeyinput,&#34;
      else:
        # bits=self.module.io[&#39;inputs&#39;][keygate_input_name][&#34;bits&#34;]
        self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(bitval+1,0,bitval)
        # self.module.io[&#34;input_ports&#34;]+=f&#34;{keygate_input_name},&#34;

      # print(NodeA)
      Na=self.circuitgraph.nodes[NodeA]
      # Nb=self.circuitgraph.nodes[NodeB]
      # print(NodeA,Na)
      if(Na[&#39;type&#39;]==&#39;gate&#39;):
        self.module.gates[Na[&#39;logic&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
      elif(&#39;DFF&#39; in Na[&#39;type&#39;]):
        # print(Na,NodeA)
        self.module.FF_tech[Na[&#39;type&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
      else:
        raise Exception(&#34;NOT A GATE WHYYYYYY???????????&#34;)
      
      # if(Nb[&#39;type&#39;]==&#39;wire&#39;):
      #   self.module.gates[Na[&#39;logic&#39;]][&#39;output&#39;]=keywire_name
      # else:
      #   raise Exception(&#34;NOT A GATE WHYYYYYY&#34;)

      # print(NodeA,self.circuitgraph.nodes[NodeA])
      # print(NodeB,self.circuitgraph.nodes[NodeB])

      if(gatetype not in self.module.gates.keys()):
        self.module.gates[gatetype]={}
      

      self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}


      # else:
      #     self.module.gates[gatetype]={}
      #     self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}

      # if(&#34;self.module#&#34; in NodeA):
      #   print(self.circuitgraph.nodes[NodeA])
      #   # print(&#34;A&#34;,self.module.linkages[NodeA.split(&#34;#&#34;)[-1]])
      # elif(&#34;self.module#&#34; in NodeB):
      #   print(self.circuitgraph.nodes[NodeB])
      #   # print(&#34;A&#34;,self.module.linkages[NodeB.split(&#34;#&#34;)[-1]])
      # else:
      #   pass</code></pre>
</details>
<h3>Methods</h3>
<dl>
<dt id="src.Locking.PreSAT.PreSAT.InsertInverters"><code class="name flex">
<span>def <span class="ident">InsertInverters</span></span>(<span>self, noninvlist, invlist, s)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def InsertInverters(self,noninvlist,invlist,s):
  for _ in range(s):
    gio=self.module.gates
    gatetype=random.choice(list(noninvlist.keys()))
    gates=gio[gatetype]
    gates_keys=list(gates.keys())
    # print(gates_keys)

    if(len(gates_keys)==0):
      raise Exception(&#34;Can Not Perform TRLL for this Circuit \n Keybits larger than number of gates&#34;) 

    gate=random.choice(gates_keys)
    gateio=gates[gate]
    invgatecount=len(invlist)

    self.module.circuitgraph.remove_edge(gate, gateio[&#39;outputs&#39;])

    wire_name=&#34;new_inverter_wire&#34;+str(len(self.module.io[&#39;wires&#39;]))
    invgate=f&#34;NOT_inserted_{invgatecount}_&#34;+str(random.randint(1,10000))

    
    new_gatetype=invert_gate(gatetype)
    self.circuitgraph.add_node(gate,type=&#34;gate&#34;,logic=new_gatetype)
    self.circuitgraph.add_node(wire_name,type=&#34;wire&#34;,port=wire_name)
    self.circuitgraph.add_node(invgate,type=&#34;gate&#34;,logic=&#34;NOT&#34;)
    
    
    
    self.circuitgraph.add_edge(gate, wire_name)
    self.circuitgraph.add_edge(wire_name,invgate)
    self.circuitgraph.add_edge(invgate,gateio[&#39;outputs&#39;])
    


    
    if(new_gatetype not in gio):
      gio[new_gatetype]={}  
    gio[new_gatetype][gate]=gio[gatetype].pop(gate)

    
    gio[&#34;NOT&#34;][invgate]={&#39;inputs&#39;:[wire_name],&#34;outputs&#34;:gateio[&#39;outputs&#39;]}
    self.module.io[&#39;wires&#39;][wire_name]=connector(1,0,0)
    gateio[&#39;outputs&#39;]=wire_name</code></pre>
</details>
</dd>
<dt id="src.Locking.PreSAT.PreSAT.InsertKeyGate"><code class="name flex">
<span>def <span class="ident">InsertKeyGate</span></span>(<span>self, NodeA: str, NodeB: str, gatetype: str = 'XOR') ‑> None</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def InsertKeyGate(self, NodeA: str, NodeB: str, gatetype: str = &#39;XOR&#39;) -&gt; None:
  keygatecount=len(self.module.lockingdata[&#34;gates&#34;])
  
  keygate_name=f&#34;keygate_{gatetype}_{str(keygatecount)}&#34;
  self.circuitgraph.remove_edge(NodeA, NodeB)

  keywire_name=&#34;keywire&#34;+str(len(self.module.io[&#34;wires&#34;]))
  
  self.circuitgraph.add_node(keygate_name,type=&#34;gate&#34;,logic=gatetype)
  self.circuitgraph.add_node(keywire_name,type=&#34;wire&#34;,port=keywire_name)
  
  self.circuitgraph.add_edge(NodeA, keywire_name)
  self.circuitgraph.add_edge(keywire_name, keygate_name)
  self.circuitgraph.add_edge(keygate_name, NodeB)

  bitval=len(self.module.lockingdata[&#39;inputs&#39;])
  # print(bitval)
  keygate_input_name=f&#34;lockingkeyinput[{bitval}]&#34;
  self.circuitgraph.add_node(keygate_input_name,type=&#34;input&#34;,port=&#34;lockingkeyinput&#34;)
  self.circuitgraph.add_edge(keygate_input_name, keygate_name)

  self.circuitgraph.add_edge(&#34;module#&#34;+self.module.module_name,keygate_input_name)
  # print(self.module.self.module_name)


  self.module.lockingdata[&#34;gates&#34;].append(keygate_name)
  bit=&#34;0&#34; if gatetype==&#34;XOR&#34; else &#34;1&#34;
  self.module.lockingdata[&#34;inputs&#34;].append((keygate_input_name,bit))
  self.module.lockingdata[&#34;wires&#34;].append(keywire_name)

  self.module.io[&#39;wires&#39;][keywire_name]=connector(1,0,0)
  
  
  if(&#34;lockingkeyinput&#34; not in self.module.io[&#39;inputs&#39;]):
    self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(1,0,0)
    self.module.io[&#34;input_ports&#34;]+=&#34;lockingkeyinput,&#34;
  else:
    # bits=self.module.io[&#39;inputs&#39;][keygate_input_name][&#34;bits&#34;]
    self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(bitval+1,0,bitval)
    # self.module.io[&#34;input_ports&#34;]+=f&#34;{keygate_input_name},&#34;

  # print(NodeA)
  Na=self.circuitgraph.nodes[NodeA]
  # Nb=self.circuitgraph.nodes[NodeB]
  # print(NodeA,Na)
  if(Na[&#39;type&#39;]==&#39;gate&#39;):
    self.module.gates[Na[&#39;logic&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
  elif(&#39;DFF&#39; in Na[&#39;type&#39;].upper()):
    # print(Na,NodeA)
    self.module.FF_tech[Na[&#39;type&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
  else:
    raise Exception(&#34;NOT A GATE WHYYYYYY???????????&#34;)
  
  # if(Nb[&#39;type&#39;]==&#39;wire&#39;):
  #   self.module.gates[Na[&#39;logic&#39;]][&#39;output&#39;]=keywire_name
  # else:
  #   raise Exception(&#34;NOT A GATE WHYYYYYY&#34;)

  # print(NodeA,self.circuitgraph.nodes[NodeA])
  # print(NodeB,self.circuitgraph.nodes[NodeB])

  if(gatetype not in self.module.gates.keys()):
    self.module.gates[gatetype]={}
    
  self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}
  # else:
  #     self.module.gates[gatetype]={}
  #     self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}

  # if(&#34;self.module#&#34; in NodeA):
  #   print(self.circuitgraph.nodes[NodeA])
  #   # print(&#34;A&#34;,self.module.linkages[NodeA.split(&#34;#&#34;)[-1]])
  # elif(&#34;self.module#&#34; in NodeB):
  #   print(self.circuitgraph.nodes[NodeB])
  #   # print(&#34;A&#34;,self.module.linkages[NodeB.split(&#34;#&#34;)[-1]])
  # else:
  #   pass</code></pre>
</details>
</dd>
<dt id="src.Locking.PreSAT.PreSAT.InsertMUX"><code class="name flex">
<span>def <span class="ident">InsertMUX</span></span>(<span>self, NodeA: str, NodeB: str, NodeC: str, gatetype: str = 'MUX') ‑> None</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def InsertMUX(self, NodeA: str, NodeB: str, NodeC: str, gatetype: str = &#39;MUX&#39;) -&gt; None:
  keygatecount=len(self.module.lockingdata[&#34;gates&#34;])
  
  keygate_name=f&#34;keygate_{gatetype}_{str(keygatecount)}&#34;
  self.circuitgraph.remove_edge(NodeA, NodeB)
  
  keywire_name=&#34;keywire&#34;+str(len(self.module.io[&#34;wires&#34;]))
  
  self.circuitgraph.add_node(keygate_name,type=&#34;gate&#34;,logic=gatetype)
  self.circuitgraph.add_node(keywire_name,type=&#34;wire&#34;,port=keywire_name)

  
  self.circuitgraph.add_edge(NodeA, keywire_name)
  self.circuitgraph.add_edge(keywire_name, keygate_name)
  self.circuitgraph.add_edge(keygate_name, NodeB)

  bitval=len(self.module.lockingdata[&#39;inputs&#39;])
  # print(bitval)
  keygate_input_name=f&#34;lockingkeyinput[{bitval}]&#34;
  self.circuitgraph.add_node(keygate_input_name,type=&#34;input&#34;,port=&#34;lockingkeyinput&#34;)
  self.circuitgraph.add_edge(keygate_input_name, keygate_name)

  self.circuitgraph.add_edge(&#34;module#&#34;+self.module.module_name,keygate_input_name)
  # print(self.module.self.module_name)


  self.module.lockingdata[&#34;gates&#34;].append(keygate_name)
  bit=&#34;0&#34; if gatetype==&#34;XOR&#34; else &#34;1&#34;
  self.module.lockingdata[&#34;inputs&#34;].append((keygate_input_name,bit))
  self.module.lockingdata[&#34;wires&#34;].append(keywire_name)

  self.module.io[&#39;wires&#39;][keywire_name]=connector(1,0,0)
  
  
  if(&#34;lockingkeyinput&#34; not in self.module.io[&#39;inputs&#39;]):
    self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(1,0,0)
    self.module.io[&#34;input_ports&#34;]+=&#34;lockingkeyinput,&#34;
  else:
    # bits=self.module.io[&#39;inputs&#39;][keygate_input_name][&#34;bits&#34;]
    self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(bitval+1,0,bitval)
    # self.module.io[&#34;input_ports&#34;]+=f&#34;{keygate_input_name},&#34;

  # print(NodeA)
  Na=self.circuitgraph.nodes[NodeA]
  # Nb=self.circuitgraph.nodes[NodeB]
  # print(NodeA,Na)
  if(Na[&#39;type&#39;]==&#39;gate&#39;):
    self.module.gates[Na[&#39;logic&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
  elif(&#39;DFF&#39; in Na[&#39;type&#39;]):
    # print(Na,NodeA)
    self.module.FF_tech[Na[&#39;type&#39;]][NodeA][&#39;outputs&#39;]=keywire_name
  else:
    raise Exception(&#34;NOT A GATE WHYYYYYY???????????&#34;)
  
  # if(Nb[&#39;type&#39;]==&#39;wire&#39;):
  #   self.module.gates[Na[&#39;logic&#39;]][&#39;output&#39;]=keywire_name
  # else:
  #   raise Exception(&#34;NOT A GATE WHYYYYYY&#34;)

  # print(NodeA,self.circuitgraph.nodes[NodeA])
  # print(NodeB,self.circuitgraph.nodes[NodeB])

  if(gatetype not in self.module.gates.keys()):
    self.module.gates[gatetype]={}
  

  self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}


  # else:
  #     self.module.gates[gatetype]={}
  #     self.module.gates[gatetype][keygate_name]={&#34;inputs&#34;: [keywire_name,keygate_input_name] ,&#34;outputs&#34;: NodeB}

  # if(&#34;self.module#&#34; in NodeA):
  #   print(self.circuitgraph.nodes[NodeA])
  #   # print(&#34;A&#34;,self.module.linkages[NodeA.split(&#34;#&#34;)[-1]])
  # elif(&#34;self.module#&#34; in NodeB):
  #   print(self.circuitgraph.nodes[NodeB])
  #   # print(&#34;A&#34;,self.module.linkages[NodeB.split(&#34;#&#34;)[-1]])
  # else:
  #   pass</code></pre>
</details>
</dd>
<dt id="src.Locking.PreSAT.PreSAT.LayerTraversal"><code class="name flex">
<span>def <span class="ident">LayerTraversal</span></span>(<span>self, sources, mode='f')</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def LayerTraversal(self,sources,mode=&#34;f&#34;):
  G=self.circuitgraph
  if(mode==&#39;f&#39;):
    check=lambda x: list(G.successors(x))
  elif(mode==&#39;r&#39;):
    check=lambda x: list(G.predecessors(x))
  else:
    raise Exception(&#34;ERROR INVALID MODE, SET mode to &#39;f&#39; or &#39;b&#39; &#34;)

  if(type(sources)==list):
    current_layer = sources
  else:
    current_layer=[sources]
  visited = set(sources)

  for source in current_layer:
    if source not in G:
        raise nx.NetworkXError(f&#34;The node {source} is not in the graph.&#34;)   
  count=1
  while current_layer:
      next_layer = list()
      for node in current_layer:
          for child in check(node):
              if child not in visited:
                  visited.add(child)
                  next_layer.append(child)
      if(~count%2):
          # print(current_layer)
          # print(&#34;_____________________________&#34;)
          for i in current_layer:
            if(&#34;module#&#34; in i):
              continue
            if(self.keycount==0):
              break 
          
            out=list(G.successors(i))[0]
            # print(i,out,end=&#34;\n&#34;)
            # print(out in self.module.lockingdata[&#34;wires&#34;],self.module.lockingdata[&#34;wires&#34;])
            if(i in self.module.lockingdata[&#34;gates&#34;]):
              pass
            elif(self.bitkey[self.keycount-1]==&#39;1&#39;):
                self.InsertKeyGate(i, out, &#39;XNOR&#39;)
                # print(self.bitkey[self.keycount-1],i,out,end=&#34;\n&#34;)
                self.keycount-=1
            else:
                self.InsertKeyGate(i, out, &#39;XOR&#39;)
                # print(self.bitkey[self.keycount-1],i,out,end=&#34;\n&#34;)
                self.keycount-=1
      current_layer = next_layer
      count+=1</code></pre>
</details>
</dd>
<dt id="src.Locking.PreSAT.PreSAT.RLL"><code class="name flex">
<span>def <span class="ident">RLL</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def RLL(self):
  random.seed(10)
  i=-1
  while(1):
      if(i==(self.keycount-1)):
          break  
      tmp=list(self.module.io[&#39;wires&#39;].keys())
      tp = random.randint(0, len(tmp)-1)
      if(self.module.io[&#39;wires&#39;][tmp[tp]][&#34;bits&#34;]==1):
        inp = list(self.circuitgraph.predecessors(tmp[tp]))
        if(len(inp)==0):
          pass
        elif (inp[0] in self.module.lockingdata[&#34;gates&#34;]):
          pass
        elif (self.bitkey[-(i+1)] == &#39;1&#39;):
            self.InsertKeyGate(inp[0], tmp[tp], &#39;XNOR&#39;)
            i+=1
        else:
            self.InsertKeyGate(inp[0], tmp[tp], &#39;XOR&#39;)
            i+=1</code></pre>
</details>
</dd>
<dt id="src.Locking.PreSAT.PreSAT.ReplaceInverter"><code class="name flex">
<span>def <span class="ident">ReplaceInverter</span></span>(<span>self, inverter, new_gatetype='XOR')</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def ReplaceInverter(self,inverter,new_gatetype=&#34;XOR&#34;):
  bitval=len(self.module.lockingdata[&#39;inputs&#39;])
  keygate_input_name=f&#34;lockingkeyinput[{bitval}]&#34;
  # print(self.circuitgraph.nodes[inverter])
  
  self.circuitgraph.add_node(inverter,type=&#34;gate&#34;,logic=new_gatetype)
  self.circuitgraph.add_node(keygate_input_name,type=&#34;input&#34;,port=&#34;lockingkeyinput&#34;)

  self.circuitgraph.add_edge(keygate_input_name,inverter)
  self.circuitgraph.add_edge(&#34;module#&#34;+self.module.module_name,keygate_input_name)

  # print(self.circuitgraph.nodes[inverter])

  gio=self.module.gates
  if(new_gatetype not in gio):
      gio[new_gatetype]={}  
  gio[new_gatetype][inverter]=gio[&#34;NOT&#34;].pop(inverter)
  gio[new_gatetype][inverter][&#34;inputs&#34;].append(keygate_input_name)

  bit=&#34;0&#34; if new_gatetype==&#34;XOR&#34; else &#34;1&#34;
  # self.module.bitkey=bit+self.module.bitkey
  self.module.lockingdata[&#34;inputs&#34;].append((keygate_input_name,bit))
  
  if(&#34;lockingkeyinput&#34; not in self.module.io[&#39;inputs&#39;]):
    self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(1,0,0)
    self.module.io[&#34;input_ports&#34;]+=&#34;lockingkeyinput,&#34;
  else:
    self.module.io[&#39;inputs&#39;][&#34;lockingkeyinput&#34;]=connector(bitval+1,0,bitval)</code></pre>
</details>
</dd>
<dt id="src.Locking.PreSAT.PreSAT.SLL"><code class="name flex">
<span>def <span class="ident">SLL</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def SLL(self):

  tx=self.module.io[&#39;wires&#39;]

  locked=[]

  while(1):
    random_key = random.choice(list(tx.keys()))
    tp = tx[random_key]
    if((tp[&#39;bits&#39;]==1) and random_key not in locked ):
      break

  while(1):
    self.LayerTraversal(random_key,mode=&#34;f&#34;)
    if(self.keycount==0):
      locked.append(random_key)
      break
    self.LayerTraversal(random_key,mode=&#34;r&#34;)
    # print(self.keycount)
    if(self.keycount==0):
      locked.append(random_key)
      break</code></pre>
</details>
</dd>
<dt id="src.Locking.PreSAT.PreSAT.TRLL_Locking"><code class="name flex">
<span>def <span class="ident">TRLL_Locking</span></span>(<span>self, split, invlist, noninvlist)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def TRLL_Locking(self,split,invlist,noninvlist):
  # procedure Locking(C,K,split,InvList,NonInvList):

  #   for k in {0,split - 1} do
  #     gate ← choose_rand_gate(InvList)
  #     InvList ← InvList - {gate}
  #     if (RANDOM % 2) then
  #     replace_gate(gate,{XNOR},C)
  #     Key[k] ← 0
  #     else
  #     replace_gate(gate,{XOR},C)
  #     Key[k] ← 1
    
  #   for k in {split,K - 1} do
  #     gate ← choose_rand_gate(N onInvList)
  #     N onInvList ← N onInvList - {gate}
  #     if (RANDOM % 2) then
  #     insert_gate(gate,{XNOR},C)
  #     Key[k] ← 1
  #     else
  #     insert_gate(gate,{XOR},C)
  #     Key[k] ← 0
  #   return Key, C

  print(&#34;\t\t\t Replacing Inveters with Keygates&#34;)
  for i in range(0,split):
    rnd=self.bitkey[self.keycount-i-1]
    # rnd=random.randint(0,1)
    inv_keys=list(invlist.keys())
    
    if(len(inv_keys)==0):
      raise Exception(&#34;Can Not Perform TRLL for this Circuit \n Keybits larger than number of gates&#34;) 
    
    gate=random.choice(inv_keys)
    if(rnd==&#34;1&#34;):
      self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XOR&#34;)
    else:
      self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XNOR&#34;)

  print(&#34;\t\t\t Done Replacing Inveters with Keygates&#34;)
  print(&#34;\t\t\t Inserting Keygates&#34;)
  for i in range(split,self.keycount):
    rnd=self.bitkey[self.keycount-i-1]
    # rnd=random.randint(0,1)
    gate_type=random.choice(list(noninvlist.keys()))
    gates=noninvlist[gate_type]
    gate=random.choice(list(gates.keys()))
    gate_o=gates[gate][&#39;outputs&#39;]
    # print(&#34;HERE  &#34;,gate)
    
    if(rnd==&#34;1&#34;):
      self.InsertKeyGate(gate,gate_o,gatetype=&#34;XNOR&#34;)
      # self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XNOR&#34;)
    else:
      self.InsertKeyGate(gate,gate_o,gatetype=&#34;XOR&#34;)
      # self.ReplaceInverter(inverter=gate,new_gatetype=&#34;XOR&#34;)
  print(&#34;\t\t\t Done Inserting Keygates&#34;)</code></pre>
</details>
</dd>
<dt id="src.Locking.PreSAT.PreSAT.TRLL_plus"><code class="name flex">
<span>def <span class="ident">TRLL_plus</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def TRLL_plus(self):
  print(&#34;\t Starting TRLL_plus Logic Locking&#34;)
  gatecount=0
  for i in self.module.gates:
    gatecount+=len(self.module.gates[i])
  
  # split ← RANDOM % K
  split=random.randint(0,self.keycount-1)
  
  invlist,noninvlist,=self.get_gates()
  # print(noninvlist)

  # num inv ← num(InvList)
  invgatecount=len(invlist)
  # print(invgatecount,split)

  # if num inv &lt; split then
  #   ProduceInverters(C,N onInvList,split-num_inv)
  if(invgatecount&lt;split):
    # print(invgatecount,split)
    print(&#34;\t\t Inserting Inverters&#34;)
    self.InsertInverters(noninvlist,invlist,split-invgatecount)
    print(&#34;\t\t Done Inserting Inverters&#34;)
  
  # invlist,noninvlist,=get_gates(obj.top_module.gates)
  
  self.TRLL_Locking(split,invlist,noninvlist)
  print(&#34;\t Done TRLL_plus Logic Locking&#34;)</code></pre>
</details>
</dd>
<dt id="src.Locking.PreSAT.PreSAT.get_gates"><code class="name flex">
<span>def <span class="ident">get_gates</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_gates(self):# AllGates ← all_gates(C)
  # N onInvList ← get_noninverters(AllGates)
  gates=self.module.gates
  noninvlist={i:gates[i] for i in gates.keys() if i!=&#34;NOT&#34;}
  # InvList ← get_inverters(AllGates)
  if(&#34;NOT&#34; in gates.keys()):
    invlist=gates[&#39;NOT&#39;]
  else:
    gates[&#34;NOT&#34;]={}
    invlist=gates[&#34;NOT&#34;]

  return invlist,noninvlist</code></pre>
</details>
</dd>
<dt id="src.Locking.PreSAT.PreSAT.set_key"><code class="name flex">
<span>def <span class="ident">set_key</span></span>(<span>self, n, key=None)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def set_key(self,n , key=None):
  self.keycount=n
  if(key==None):
    self.keyint,self.bitkey=randKey(self.keycount)
  else:  
    self.keyint=key
    self.bitkey = format(key, &#34;b&#34;)

  if (n &gt; len(self.bitkey)):
      self.bitkey = format(self.keyint, &#34;0&#34;+str(n)+&#34;b&#34;)
  elif (n &lt; len(self.bitkey)):
      print(&#34;ERROR&#34;)
      print(&#34;Number of Gates &lt; Number of Key-Bits&#34;)
      return None
  self.module.bitkey=self.bitkey+self.module.bitkey
  print(&#34;\t Key for PreSat locking Set&#34;)
  # print(self.module.bitkey)</code></pre>
</details>
</dd>
</dl>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="src.Locking" href="index.html">src.Locking</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="src.Locking.PreSAT.PreSAT" href="#src.Locking.PreSAT.PreSAT">PreSAT</a></code></h4>
<ul class="two-column">
<li><code><a title="src.Locking.PreSAT.PreSAT.InsertInverters" href="#src.Locking.PreSAT.PreSAT.InsertInverters">InsertInverters</a></code></li>
<li><code><a title="src.Locking.PreSAT.PreSAT.InsertKeyGate" href="#src.Locking.PreSAT.PreSAT.InsertKeyGate">InsertKeyGate</a></code></li>
<li><code><a title="src.Locking.PreSAT.PreSAT.InsertMUX" href="#src.Locking.PreSAT.PreSAT.InsertMUX">InsertMUX</a></code></li>
<li><code><a title="src.Locking.PreSAT.PreSAT.LayerTraversal" href="#src.Locking.PreSAT.PreSAT.LayerTraversal">LayerTraversal</a></code></li>
<li><code><a title="src.Locking.PreSAT.PreSAT.RLL" href="#src.Locking.PreSAT.PreSAT.RLL">RLL</a></code></li>
<li><code><a title="src.Locking.PreSAT.PreSAT.ReplaceInverter" href="#src.Locking.PreSAT.PreSAT.ReplaceInverter">ReplaceInverter</a></code></li>
<li><code><a title="src.Locking.PreSAT.PreSAT.SLL" href="#src.Locking.PreSAT.PreSAT.SLL">SLL</a></code></li>
<li><code><a title="src.Locking.PreSAT.PreSAT.TRLL_Locking" href="#src.Locking.PreSAT.PreSAT.TRLL_Locking">TRLL_Locking</a></code></li>
<li><code><a title="src.Locking.PreSAT.PreSAT.TRLL_plus" href="#src.Locking.PreSAT.PreSAT.TRLL_plus">TRLL_plus</a></code></li>
<li><code><a title="src.Locking.PreSAT.PreSAT.get_gates" href="#src.Locking.PreSAT.PreSAT.get_gates">get_gates</a></code></li>
<li><code><a title="src.Locking.PreSAT.PreSAT.set_key" href="#src.Locking.PreSAT.PreSAT.set_key">set_key</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc" title="pdoc: Python API documentation generator"><cite>pdoc</cite> 0.10.0</a>.</p>
</footer>
</body>
</html>