#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 15 21:29:39 2024
# Process ID: 4788
# Current directory: D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/syn/syn_vivado
# Command line: vivado.exe -mode gui -source script/create_prj.tcl
# Log file: D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/syn/syn_vivado/vivado.log
# Journal file: D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/syn/syn_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
source script/create_prj.tcl
# set DESIGN_TOP sort_32_u8
# set XDC_FILE ./script/top.xdc
# create_project sort_32_u8 -part xc7z020clg400-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 800.789 ; gain = 191.434
# read_xdc $XDC_FILE
# set_param general.maxThreads 16
# source ./script/read_src.tcl
## add_files ../../src/sort_32_u8.v
# set_property top $DESIGN_TOP [current_fileset]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: sort_32_u8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 901.781 ; gain = 87.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sort_32_u8' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:1]
	Parameter W_DATA bound to: 8 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
WARNING: [Synth 8-5856] 3D RAM pipe1_valid_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pipe1_flag_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'genblk3[1].pipe2_valid_reg[1]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[2].pipe2_valid_reg[2]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[3].pipe2_valid_reg[3]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[4].pipe2_valid_reg[4]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[5].pipe2_valid_reg[5]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[6].pipe2_valid_reg[6]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[7].pipe2_valid_reg[7]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[8].pipe2_valid_reg[8]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[9].pipe2_valid_reg[9]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[10].pipe2_valid_reg[10]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[11].pipe2_valid_reg[11]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[12].pipe2_valid_reg[12]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[13].pipe2_valid_reg[13]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[14].pipe2_valid_reg[14]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[15].pipe2_valid_reg[15]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[16].pipe2_valid_reg[16]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[17].pipe2_valid_reg[17]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[18].pipe2_valid_reg[18]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[19].pipe2_valid_reg[19]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[20].pipe2_valid_reg[20]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[21].pipe2_valid_reg[21]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[22].pipe2_valid_reg[22]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[23].pipe2_valid_reg[23]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[24].pipe2_valid_reg[24]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[25].pipe2_valid_reg[25]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[26].pipe2_valid_reg[26]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[27].pipe2_valid_reg[27]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[28].pipe2_valid_reg[28]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[29].pipe2_valid_reg[29]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[30].pipe2_valid_reg[30]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'genblk3[31].pipe2_valid_reg[31]' into 'genblk3[0].pipe2_valid_reg[0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:107]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[1].pipe1_valid_reg[0][1]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[2].pipe1_valid_reg[0][2]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[3].pipe1_valid_reg[0][3]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[4].pipe1_valid_reg[0][4]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[5].pipe1_valid_reg[0][5]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[6].pipe1_valid_reg[0][6]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[7].pipe1_valid_reg[0][7]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[8].pipe1_valid_reg[0][8]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[9].pipe1_valid_reg[0][9]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[10].pipe1_valid_reg[0][10]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[11].pipe1_valid_reg[0][11]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[12].pipe1_valid_reg[0][12]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[13].pipe1_valid_reg[0][13]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[14].pipe1_valid_reg[0][14]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[15].pipe1_valid_reg[0][15]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[16].pipe1_valid_reg[0][16]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[17].pipe1_valid_reg[0][17]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[18].pipe1_valid_reg[0][18]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[19].pipe1_valid_reg[0][19]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[20].pipe1_valid_reg[0][20]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[21].pipe1_valid_reg[0][21]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[22].pipe1_valid_reg[0][22]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[23].pipe1_valid_reg[0][23]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[24].pipe1_valid_reg[0][24]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[25].pipe1_valid_reg[0][25]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[26].pipe1_valid_reg[0][26]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[27].pipe1_valid_reg[0][27]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[28].pipe1_valid_reg[0][28]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[29].pipe1_valid_reg[0][29]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[30].pipe1_valid_reg[0][30]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[0].unfold_i[31].pipe1_valid_reg[0][31]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[0].pipe1_valid_reg[1][0]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[1].pipe1_valid_reg[1][1]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[2].pipe1_valid_reg[1][2]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[3].pipe1_valid_reg[1][3]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[4].pipe1_valid_reg[1][4]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[5].pipe1_valid_reg[1][5]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[6].pipe1_valid_reg[1][6]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[7].pipe1_valid_reg[1][7]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[8].pipe1_valid_reg[1][8]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[9].pipe1_valid_reg[1][9]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[10].pipe1_valid_reg[1][10]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[11].pipe1_valid_reg[1][11]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[12].pipe1_valid_reg[1][12]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[13].pipe1_valid_reg[1][13]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[14].pipe1_valid_reg[1][14]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[15].pipe1_valid_reg[1][15]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[16].pipe1_valid_reg[1][16]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[17].pipe1_valid_reg[1][17]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[18].pipe1_valid_reg[1][18]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[19].pipe1_valid_reg[1][19]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[20].pipe1_valid_reg[1][20]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[21].pipe1_valid_reg[1][21]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[22].pipe1_valid_reg[1][22]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[23].pipe1_valid_reg[1][23]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[24].pipe1_valid_reg[1][24]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[25].pipe1_valid_reg[1][25]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[26].pipe1_valid_reg[1][26]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[27].pipe1_valid_reg[1][27]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[28].pipe1_valid_reg[1][28]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[29].pipe1_valid_reg[1][29]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[30].pipe1_valid_reg[1][30]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[1].unfold_i[31].pipe1_valid_reg[1][31]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[0].pipe1_valid_reg[2][0]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[1].pipe1_valid_reg[2][1]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[2].pipe1_valid_reg[2][2]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[3].pipe1_valid_reg[2][3]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[4].pipe1_valid_reg[2][4]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Synth 8-4471] merging register 'unfold_j[2].unfold_i[5].pipe1_valid_reg[2][5]' into 'unfold_j[0].unfold_i[0].pipe1_valid_reg[0][0]' [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[1].pipe1_valid_reg[0][1] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[2].pipe1_valid_reg[0][2] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[3].pipe1_valid_reg[0][3] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[4].pipe1_valid_reg[0][4] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[5].pipe1_valid_reg[0][5] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[6].pipe1_valid_reg[0][6] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[7].pipe1_valid_reg[0][7] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[8].pipe1_valid_reg[0][8] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[9].pipe1_valid_reg[0][9] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[10].pipe1_valid_reg[0][10] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[11].pipe1_valid_reg[0][11] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[12].pipe1_valid_reg[0][12] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[13].pipe1_valid_reg[0][13] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[14].pipe1_valid_reg[0][14] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[15].pipe1_valid_reg[0][15] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[16].pipe1_valid_reg[0][16] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[17].pipe1_valid_reg[0][17] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[18].pipe1_valid_reg[0][18] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[19].pipe1_valid_reg[0][19] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[20].pipe1_valid_reg[0][20] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[21].pipe1_valid_reg[0][21] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[22].pipe1_valid_reg[0][22] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[23].pipe1_valid_reg[0][23] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[24].pipe1_valid_reg[0][24] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[25].pipe1_valid_reg[0][25] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[26].pipe1_valid_reg[0][26] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[27].pipe1_valid_reg[0][27] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[28].pipe1_valid_reg[0][28] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[29].pipe1_valid_reg[0][29] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[30].pipe1_valid_reg[0][30] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[0].unfold_i[31].pipe1_valid_reg[0][31] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[0].pipe1_valid_reg[1][0] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[1].pipe1_valid_reg[1][1] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[2].pipe1_valid_reg[1][2] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[3].pipe1_valid_reg[1][3] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[4].pipe1_valid_reg[1][4] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[5].pipe1_valid_reg[1][5] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[6].pipe1_valid_reg[1][6] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[7].pipe1_valid_reg[1][7] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[8].pipe1_valid_reg[1][8] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[9].pipe1_valid_reg[1][9] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[10].pipe1_valid_reg[1][10] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[11].pipe1_valid_reg[1][11] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[12].pipe1_valid_reg[1][12] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[13].pipe1_valid_reg[1][13] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[14].pipe1_valid_reg[1][14] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[15].pipe1_valid_reg[1][15] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[16].pipe1_valid_reg[1][16] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[17].pipe1_valid_reg[1][17] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[18].pipe1_valid_reg[1][18] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[19].pipe1_valid_reg[1][19] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[20].pipe1_valid_reg[1][20] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[21].pipe1_valid_reg[1][21] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[22].pipe1_valid_reg[1][22] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[23].pipe1_valid_reg[1][23] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[24].pipe1_valid_reg[1][24] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[25].pipe1_valid_reg[1][25] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[26].pipe1_valid_reg[1][26] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[27].pipe1_valid_reg[1][27] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[28].pipe1_valid_reg[1][28] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[29].pipe1_valid_reg[1][29] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[30].pipe1_valid_reg[1][30] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[1].unfold_i[31].pipe1_valid_reg[1][31] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[0].pipe1_valid_reg[2][0] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[1].pipe1_valid_reg[2][1] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[2].pipe1_valid_reg[2][2] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[3].pipe1_valid_reg[2][3] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[4].pipe1_valid_reg[2][4] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[5].pipe1_valid_reg[2][5] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[6].pipe1_valid_reg[2][6] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[7].pipe1_valid_reg[2][7] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[8].pipe1_valid_reg[2][8] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[9].pipe1_valid_reg[2][9] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[10].pipe1_valid_reg[2][10] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[11].pipe1_valid_reg[2][11] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[12].pipe1_valid_reg[2][12] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[13].pipe1_valid_reg[2][13] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[14].pipe1_valid_reg[2][14] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[15].pipe1_valid_reg[2][15] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[16].pipe1_valid_reg[2][16] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[17].pipe1_valid_reg[2][17] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[18].pipe1_valid_reg[2][18] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[19].pipe1_valid_reg[2][19] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[20].pipe1_valid_reg[2][20] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[21].pipe1_valid_reg[2][21] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[22].pipe1_valid_reg[2][22] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[23].pipe1_valid_reg[2][23] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[24].pipe1_valid_reg[2][24] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[25].pipe1_valid_reg[2][25] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[26].pipe1_valid_reg[2][26] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[27].pipe1_valid_reg[2][27] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[28].pipe1_valid_reg[2][28] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[29].pipe1_valid_reg[2][29] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[30].pipe1_valid_reg[2][30] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[2].unfold_i[31].pipe1_valid_reg[2][31] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[3].unfold_i[0].pipe1_valid_reg[3][0] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[3].unfold_i[1].pipe1_valid_reg[3][1] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[3].unfold_i[2].pipe1_valid_reg[3][2] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[3].unfold_i[3].pipe1_valid_reg[3][3] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
WARNING: [Synth 8-6014] Unused sequential element unfold_j[3].unfold_i[4].pipe1_valid_reg[3][4] was removed.  [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:61]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'sort_32_u8' (1#1) [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/src/sort_32_u8.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1059.039 ; gain = 245.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1059.039 ; gain = 245.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1059.039 ; gain = 245.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/syn/syn_vivado/script/top.xdc]
Finished Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/sort_32_u8/rtl/syn/syn_vivado/script/top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1395.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 1453.086 ; gain = 639.195
108 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 1453.086 ; gain = 639.195
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 21:32:31 2024...
