# Implementation-of-generic-FIFO-using-RAM-in-VHDL