NDS Database:  version O.87xd

NDS_INFO | xbr | 2C64A44VQ | XC2C64A-5-VQ44

DEVICE | 2C64A | 2C64A44VQ | 

NETWORK | TopLevel | 0 | 0 | 1073758214 | 0

INPUT_INSTANCE | 0 | 0 | NULL | Data_II | TopLevel_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | Data | 5552 | PI | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv | Display<0>_MC | TopLevel_COPY_0_COPY_0 | 256 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<0>_MC.Q | 5665 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<0>_MC.Q | Display<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<0>_MC.SI | Display<0>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<0>_MC.D1 | 5555 | ? | 0 | 0 | Display<0>_MC | NULL | NULL | Display<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<0>_MC.D2 | 5554 | ? | 0 | 0 | Display<0>_MC | NULL | NULL | Display<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | Received<1>_MC.UIM | IV_TRUE | Received<3>_MC.UIM
SPPTERM | 2 | IV_TRUE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM

SRFF_INSTANCE | Display<0>_MC.REG | Display<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<0>_MC.D | 5553 | ? | 0 | 0 | Display<0>_MC | NULL | NULL | Display<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<0>_MC.Q | 5664 | ? | 0 | 0 | Display<0>_MC | NULL | NULL | Display<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | Received<1>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<1> | 5559 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<1>_MC.Q | UARTReceiver/bitsReceived<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<1>_MC.Q | 5811 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<1>_MC.SI | Received<1>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<1> | 5559 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<1>_MC.Q | UARTReceiver/bitsReceived<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<1>_MC.D1 | 5558 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<1>_MC.D2 | 5557 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<1>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Received<1>_MC.CLKF | 5639 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>

SRFF_INSTANCE | Received<1>_MC.REG | Received<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<1>_MC.D | 5556 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Received<1>_MC.CLKF | 5639 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<1>_MC.Q | 5640 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+Inv+PrldLow | UARTReceiver/bitsReceived<1>_MC | TopLevel_COPY_0_COPY_0 | 1344 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<1> | 5559 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<1>_MC.Q | UARTReceiver/bitsReceived<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<1> | 5559 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<1>_MC.Q | UARTReceiver/bitsReceived<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<1>_MC.SI | UARTReceiver/bitsReceived<1>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<1> | 5559 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<1>_MC.Q | UARTReceiver/bitsReceived<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<1>_MC.D1 | 5562 | ? | 0 | 0 | UARTReceiver/bitsReceived<1>_MC | NULL | NULL | UARTReceiver/bitsReceived<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<1>_MC.D2 | 5563 | ? | 0 | 0 | UARTReceiver/bitsReceived<1>_MC | NULL | NULL | UARTReceiver/bitsReceived<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | UARTReceiver/bitsReceived<1> | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2>
SPPTERM | 7 | IV_FALSE | UARTReceiver/bitsReceived<1> | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2>

SRFF_INSTANCE | UARTReceiver/bitsReceived<1>_MC.REG | UARTReceiver/bitsReceived<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<1>_MC.D | 5561 | ? | 0 | 0 | UARTReceiver/bitsReceived<1>_MC | NULL | NULL | UARTReceiver/bitsReceived<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<1>_MC.Q | 5560 | ? | 0 | 0 | UARTReceiver/bitsReceived<1>_MC | NULL | NULL | UARTReceiver/bitsReceived<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | UARTReceiver/state<1>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00007 | 5576 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00007_MC.Q | UARTReceiver/state_or00007_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00001 | 5611 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00001_MC.Q | UARTReceiver/state_or00001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00008 | 5616 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00008_MC.Q | UARTReceiver/state_or00008_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/state<1>_MC.SI | UARTReceiver/state<1>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00007 | 5576 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00007_MC.Q | UARTReceiver/state_or00007_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00001 | 5611 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00001_MC.Q | UARTReceiver/state_or00001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00008 | 5616 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00008_MC.Q | UARTReceiver/state_or00008_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/state<1>_MC.D1 | 5569 | ? | 0 | 0 | UARTReceiver/state<1>_MC | NULL | NULL | UARTReceiver/state<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/state<1>_MC.D2 | 5568 | ? | 0 | 0 | UARTReceiver/state<1>_MC | NULL | NULL | UARTReceiver/state<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | UARTReceiver/state<1>_MC.CLKF | 5621 | ? | 0 | 0 | UARTReceiver/state<1>_MC | NULL | NULL | UARTReceiver/state<1>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 3 | IV_TRUE | UARTReceiver/state_or00007 | IV_FALSE | UARTReceiver/state_or00001 | IV_TRUE | UARTReceiver/state_or00008

SRFF_INSTANCE | UARTReceiver/state<1>_MC.REG | UARTReceiver/state<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/state<1>_MC.D | 5567 | ? | 0 | 0 | UARTReceiver/state<1>_MC | NULL | NULL | UARTReceiver/state<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | UARTReceiver/state<1>_MC.CLKF | 5621 | ? | 0 | 0 | UARTReceiver/state<1>_MC | NULL | NULL | UARTReceiver/state<1>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 3 | IV_TRUE | UARTReceiver/state_or00007 | IV_FALSE | UARTReceiver/state_or00001 | IV_TRUE | UARTReceiver/state_or00008
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/state<1>_MC.Q | 5566 | ? | 0 | 0 | UARTReceiver/state<1>_MC | NULL | NULL | UARTReceiver/state<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | UARTReceiver/state<0>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00007 | 5576 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00007_MC.Q | UARTReceiver/state_or00007_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00001 | 5611 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00001_MC.Q | UARTReceiver/state_or00001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00008 | 5616 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00008_MC.Q | UARTReceiver/state_or00008_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/state<0>_MC.SI | UARTReceiver/state<0>_MC | 0 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00007 | 5576 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00007_MC.Q | UARTReceiver/state_or00007_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00001 | 5611 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00001_MC.Q | UARTReceiver/state_or00001_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00008 | 5616 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00008_MC.Q | UARTReceiver/state_or00008_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/state<0>_MC.D1 | 5574 | ? | 0 | 0 | UARTReceiver/state<0>_MC | NULL | NULL | UARTReceiver/state<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/state<0>_MC.D2 | 5573 | ? | 0 | 0 | UARTReceiver/state<0>_MC | NULL | NULL | UARTReceiver/state<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | UARTReceiver/state<0>_MC.CLKF | 5575 | ? | 0 | 0 | UARTReceiver/state<0>_MC | NULL | NULL | UARTReceiver/state<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 3 | IV_TRUE | UARTReceiver/state_or00007 | IV_FALSE | UARTReceiver/state_or00001 | IV_TRUE | UARTReceiver/state_or00008

SRFF_INSTANCE | UARTReceiver/state<0>_MC.REG | UARTReceiver/state<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/state<0>_MC.D | 5572 | ? | 0 | 0 | UARTReceiver/state<0>_MC | NULL | NULL | UARTReceiver/state<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | UARTReceiver/state<0>_MC.CLKF | 5575 | ? | 0 | 0 | UARTReceiver/state<0>_MC | NULL | NULL | UARTReceiver/state<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 3 | IV_TRUE | UARTReceiver/state_or00007 | IV_FALSE | UARTReceiver/state_or00001 | IV_TRUE | UARTReceiver/state_or00008
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/state<0>_MC.Q | 5571 | ? | 0 | 0 | UARTReceiver/state<0>_MC | NULL | NULL | UARTReceiver/state<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | UARTReceiver/state_or00007_MC | TopLevel_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/state_or00007 | 5576 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00007_MC.Q | UARTReceiver/state_or00007_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/state_or00007_MC.SI | UARTReceiver/state_or00007_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/state_or00007_MC.D1 | 5580 | ? | 0 | 0 | UARTReceiver/state_or00007_MC | NULL | NULL | UARTReceiver/state_or00007_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/state_or00007_MC.D2 | 5579 | ? | 0 | 0 | UARTReceiver/state_or00007_MC | NULL | NULL | UARTReceiver/state_or00007_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/state<1>
SPPTERM | 1 | IV_FALSE | UARTReceiver/state<0>
SPPTERM | 5 | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_FALSE | UARTReceiver/count_add0000<4>

SRFF_INSTANCE | UARTReceiver/state_or00007_MC.REG | UARTReceiver/state_or00007_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/state_or00007_MC.D | 5578 | ? | 0 | 0 | UARTReceiver/state_or00007_MC | NULL | NULL | UARTReceiver/state_or00007_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/state_or00007_MC.Q | 5577 | ? | 0 | 0 | UARTReceiver/state_or00007_MC | NULL | NULL | UARTReceiver/state_or00007_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv | UARTReceiver/count_add0000<3>_MC | TopLevel_COPY_0_COPY_0 | 256 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00007 | 5576 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00007_MC.Q | UARTReceiver/state_or00007_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/count_add0000<3>_MC.SI | UARTReceiver/count_add0000<3>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_or00007 | 5576 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00007_MC.Q | UARTReceiver/state_or00007_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/count_add0000<3>_MC.D1 | 5585 | ? | 0 | 0 | UARTReceiver/count_add0000<3>_MC | NULL | NULL | UARTReceiver/count_add0000<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/count_add0000<3>_MC.D2 | 5584 | ? | 0 | 0 | UARTReceiver/count_add0000<3>_MC | NULL | NULL | UARTReceiver/count_add0000<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_FALSE | UARTReceiver/count<0>
SPPTERM | 2 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_FALSE | UARTReceiver/count_add0000<1>
SPPTERM | 2 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_FALSE | UARTReceiver/count_add0000<2>
SPPTERM | 3 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state_or00007
SPPTERM | 4 | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count_add0000<1> | IV_TRUE | UARTReceiver/count_add0000<2>

SRFF_INSTANCE | UARTReceiver/count_add0000<3>_MC.REG | UARTReceiver/count_add0000<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/count_add0000<3>_MC.D | 5583 | ? | 0 | 0 | UARTReceiver/count_add0000<3>_MC | NULL | NULL | UARTReceiver/count_add0000<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/count_add0000<3>_MC.Q | 5582 | ? | 0 | 0 | UARTReceiver/count_add0000<3>_MC | NULL | NULL | UARTReceiver/count_add0000<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv | UARTReceiver/count<0>_MC | TopLevel_COPY_0_COPY_0 | 256 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/count<0>_MC.SI | UARTReceiver/count<0>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/count<0>_MC.D1 | 5590 | ? | 0 | 0 | UARTReceiver/count<0>_MC | NULL | NULL | UARTReceiver/count<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/count<0>_MC.D2 | 5589 | ? | 0 | 0 | UARTReceiver/count<0>_MC | NULL | NULL | UARTReceiver/count<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/count<0>
SPPTERM | 3 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0>

SRFF_INSTANCE | UARTReceiver/count<0>_MC.REG | UARTReceiver/count<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/count<0>_MC.D | 5588 | ? | 0 | 0 | UARTReceiver/count<0>_MC | NULL | NULL | UARTReceiver/count<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/count<0>_MC.Q | 5587 | ? | 0 | 0 | UARTReceiver/count<0>_MC | NULL | NULL | UARTReceiver/count<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv | UARTReceiver/count_add0000<1>_MC | TopLevel_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/count_add0000<1>_MC.SI | UARTReceiver/count_add0000<1>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/count_add0000<1>_MC.D1 | 5594 | ? | 0 | 0 | UARTReceiver/count_add0000<1>_MC | NULL | NULL | UARTReceiver/count_add0000<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | UARTReceiver/count<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/count_add0000<1>_MC.D2 | 5595 | ? | 0 | 0 | UARTReceiver/count_add0000<1>_MC | NULL | NULL | UARTReceiver/count_add0000<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | UARTReceiver/count_add0000<1>
SPPTERM | 3 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0>

SRFF_INSTANCE | UARTReceiver/count_add0000<1>_MC.REG | UARTReceiver/count_add0000<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/count_add0000<1>_MC.D | 5593 | ? | 0 | 0 | UARTReceiver/count_add0000<1>_MC | NULL | NULL | UARTReceiver/count_add0000<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/count_add0000<1>_MC.Q | 5592 | ? | 0 | 0 | UARTReceiver/count_add0000<1>_MC | NULL | NULL | UARTReceiver/count_add0000<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv | UARTReceiver/count_add0000<2>_MC | TopLevel_COPY_0_COPY_0 | 256 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/count_add0000<2>_MC.SI | UARTReceiver/count_add0000<2>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/count_add0000<2>_MC.D1 | 5600 | ? | 0 | 0 | UARTReceiver/count_add0000<2>_MC | NULL | NULL | UARTReceiver/count_add0000<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/count_add0000<2>_MC.D2 | 5599 | ? | 0 | 0 | UARTReceiver/count_add0000<2>_MC | NULL | NULL | UARTReceiver/count_add0000<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<2>
SPPTERM | 2 | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2>
SPPTERM | 3 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0>
SPPTERM | 3 | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count_add0000<1> | IV_TRUE | UARTReceiver/count_add0000<2>

SRFF_INSTANCE | UARTReceiver/count_add0000<2>_MC.REG | UARTReceiver/count_add0000<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/count_add0000<2>_MC.D | 5598 | ? | 0 | 0 | UARTReceiver/count_add0000<2>_MC | NULL | NULL | UARTReceiver/count_add0000<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/count_add0000<2>_MC.Q | 5597 | ? | 0 | 0 | UARTReceiver/count_add0000<2>_MC | NULL | NULL | UARTReceiver/count_add0000<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv | UARTReceiver/count_add0000<4>_MC | TopLevel_COPY_0_COPY_0 | 256 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_113 | 5606 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_113_MC.Q | N_PZ_113_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/count_add0000<4>_MC.SI | UARTReceiver/count_add0000<4>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_113 | 5606 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_113_MC.Q | N_PZ_113_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/count_add0000<4>_MC.D1 | 5604 | ? | 0 | 0 | UARTReceiver/count_add0000<4>_MC | NULL | NULL | UARTReceiver/count_add0000<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/count_add0000<4>_MC.D2 | 5605 | ? | 0 | 0 | UARTReceiver/count_add0000<4>_MC | NULL | NULL | UARTReceiver/count_add0000<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | UARTReceiver/count_add0000<4> | IV_TRUE | N_PZ_113
SPPTERM | 4 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/count_add0000<4>
SPPTERM | 6 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count_add0000<1> | IV_TRUE | UARTReceiver/count_add0000<2> | IV_FALSE | N_PZ_113
SPPTERM | 6 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count_add0000<1> | IV_TRUE | UARTReceiver/count_add0000<2> | IV_FALSE | N_PZ_113
SPPTERM | 6 | IV_TRUE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count_add0000<1> | IV_TRUE | UARTReceiver/count_add0000<2> | IV_FALSE | N_PZ_113

SRFF_INSTANCE | UARTReceiver/count_add0000<4>_MC.REG | UARTReceiver/count_add0000<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/count_add0000<4>_MC.D | 5603 | ? | 0 | 0 | UARTReceiver/count_add0000<4>_MC | NULL | NULL | UARTReceiver/count_add0000<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/count_add0000<4>_MC.Q | 5602 | ? | 0 | 0 | UARTReceiver/count_add0000<4>_MC | NULL | NULL | UARTReceiver/count_add0000<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_113_MC | TopLevel_COPY_0_COPY_0 | 0 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_113 | 5606 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_113_MC.Q | N_PZ_113_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_113_MC.SI | N_PZ_113_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_113_MC.D1 | 5610 | ? | 0 | 0 | N_PZ_113_MC | NULL | NULL | N_PZ_113_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_113_MC.D2 | 5609 | ? | 0 | 0 | N_PZ_113_MC | NULL | NULL | N_PZ_113_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_FALSE | UARTReceiver/count_add0000<4>

SRFF_INSTANCE | N_PZ_113_MC.REG | N_PZ_113_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_113_MC.D | 5608 | ? | 0 | 0 | N_PZ_113_MC | NULL | NULL | N_PZ_113_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_113_MC.Q | 5607 | ? | 0 | 0 | N_PZ_113_MC | NULL | NULL | N_PZ_113_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | UARTReceiver/state_or00001_MC | TopLevel_COPY_0_COPY_0 | 0 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/state_or00001 | 5611 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00001_MC.Q | UARTReceiver/state_or00001_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/state_or00001_MC.SI | UARTReceiver/state_or00001_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/state_or00001_MC.D1 | 5614 | ? | 0 | 0 | UARTReceiver/state_or00001_MC | NULL | NULL | UARTReceiver/state_or00001_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/state_or00001_MC.D2 | 5615 | ? | 0 | 0 | UARTReceiver/state_or00001_MC | NULL | NULL | UARTReceiver/state_or00001_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | UARTReceiver/state_or00001_MC.REG | UARTReceiver/state_or00001_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/state_or00001_MC.D | 5613 | ? | 0 | 0 | UARTReceiver/state_or00001_MC | NULL | NULL | UARTReceiver/state_or00001_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/state_or00001_MC.Q | 5612 | ? | 0 | 0 | UARTReceiver/state_or00001_MC | NULL | NULL | UARTReceiver/state_or00001_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | UARTReceiver/state_or00008_MC | TopLevel_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/state_or00008 | 5616 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_or00008_MC.Q | UARTReceiver/state_or00008_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/state_or00008_MC.SI | UARTReceiver/state_or00008_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/state_or00008_MC.D1 | 5620 | ? | 0 | 0 | UARTReceiver/state_or00008_MC | NULL | NULL | UARTReceiver/state_or00008_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/state_or00008_MC.D2 | 5619 | ? | 0 | 0 | UARTReceiver/state_or00008_MC | NULL | NULL | UARTReceiver/state_or00008_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | UARTReceiver/state<1>
SPPTERM | 6 | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>

SRFF_INSTANCE | UARTReceiver/state_or00008_MC.REG | UARTReceiver/state_or00008_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/state_or00008_MC.D | 5618 | ? | 0 | 0 | UARTReceiver/state_or00008_MC | NULL | NULL | UARTReceiver/state_or00008_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/state_or00008_MC.Q | 5617 | ? | 0 | 0 | UARTReceiver/state_or00008_MC | NULL | NULL | UARTReceiver/state_or00008_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | UARTReceiver/bitCounter<0>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5627 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_113
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitCounter<0>_MC.SI | UARTReceiver/bitCounter<0>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitCounter<0>_MC.D1 | 5625 | ? | 0 | 0 | UARTReceiver/bitCounter<0>_MC | NULL | NULL | UARTReceiver/bitCounter<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitCounter<0>_MC.D2 | 5626 | ? | 0 | 0 | UARTReceiver/bitCounter<0>_MC | NULL | NULL | UARTReceiver/bitCounter<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | UARTReceiver/bitCounter<0>_MC.REG | UARTReceiver/bitCounter<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitCounter<0>_MC.D | 5624 | ? | 0 | 0 | UARTReceiver/bitCounter<0>_MC | NULL | NULL | UARTReceiver/bitCounter<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5627 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_113
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitCounter<0>_MC.Q | 5623 | ? | 0 | 0 | UARTReceiver/bitCounter<0>_MC | NULL | NULL | UARTReceiver/bitCounter<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | UARTReceiver/bitCounter<1>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5627 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_113
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitCounter<1>_MC.SI | UARTReceiver/bitCounter<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitCounter<1>_MC.D1 | 5632 | ? | 0 | 0 | UARTReceiver/bitCounter<1>_MC | NULL | NULL | UARTReceiver/bitCounter<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitCounter<1>_MC.D2 | 5631 | ? | 0 | 0 | UARTReceiver/bitCounter<1>_MC | NULL | NULL | UARTReceiver/bitCounter<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1>
SPPTERM | 4 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1>

SRFF_INSTANCE | UARTReceiver/bitCounter<1>_MC.REG | UARTReceiver/bitCounter<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitCounter<1>_MC.D | 5630 | ? | 0 | 0 | UARTReceiver/bitCounter<1>_MC | NULL | NULL | UARTReceiver/bitCounter<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5627 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_113
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitCounter<1>_MC.Q | 5629 | ? | 0 | 0 | UARTReceiver/bitCounter<1>_MC | NULL | NULL | UARTReceiver/bitCounter<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | UARTReceiver/bitCounter<2>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5627 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_113
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitCounter<2>_MC.SI | UARTReceiver/bitCounter<2>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitCounter<2>_MC.D1 | 5637 | ? | 0 | 0 | UARTReceiver/bitCounter<2>_MC | NULL | NULL | UARTReceiver/bitCounter<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitCounter<2>_MC.D2 | 5636 | ? | 0 | 0 | UARTReceiver/bitCounter<2>_MC | NULL | NULL | UARTReceiver/bitCounter<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<2>
SPPTERM | 4 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2>
SPPTERM | 5 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2>

SRFF_INSTANCE | UARTReceiver/bitCounter<2>_MC.REG | UARTReceiver/bitCounter<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitCounter<2>_MC.D | 5635 | ? | 0 | 0 | UARTReceiver/bitCounter<2>_MC | NULL | NULL | UARTReceiver/bitCounter<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5627 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_113
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitCounter<2>_MC.Q | 5634 | ? | 0 | 0 | UARTReceiver/bitCounter<2>_MC | NULL | NULL | UARTReceiver/bitCounter<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | Received<3>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<3> | 5645 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<3>_MC.Q | UARTReceiver/bitsReceived<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5650 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<3>_MC.Q | 5815 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<3>_MC.SI | Received<3>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<3> | 5645 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<3>_MC.Q | UARTReceiver/bitsReceived<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<3>_MC.D1 | 5643 | ? | 0 | 0 | Received<3>_MC | NULL | NULL | Received<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<3>_MC.D2 | 5644 | ? | 0 | 0 | Received<3>_MC | NULL | NULL | Received<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Received<3>_MC.REG | Received<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<3>_MC.D | 5642 | ? | 0 | 0 | Received<3>_MC | NULL | NULL | Received<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5650 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<3>_MC.Q | 5651 | ? | 0 | 0 | Received<3>_MC | NULL | NULL | Received<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+Inv+PrldLow | UARTReceiver/bitsReceived<3>_MC | TopLevel_COPY_0_COPY_0 | 1344 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<3> | 5645 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<3>_MC.Q | UARTReceiver/bitsReceived<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<3> | 5645 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<3>_MC.Q | UARTReceiver/bitsReceived<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<3>_MC.SI | UARTReceiver/bitsReceived<3>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<3> | 5645 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<3>_MC.Q | UARTReceiver/bitsReceived<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<3>_MC.D1 | 5648 | ? | 0 | 0 | UARTReceiver/bitsReceived<3>_MC | NULL | NULL | UARTReceiver/bitsReceived<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<3>_MC.D2 | 5649 | ? | 0 | 0 | UARTReceiver/bitsReceived<3>_MC | NULL | NULL | UARTReceiver/bitsReceived<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<3>
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<3>

SRFF_INSTANCE | UARTReceiver/bitsReceived<3>_MC.REG | UARTReceiver/bitsReceived<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<3>_MC.D | 5647 | ? | 0 | 0 | UARTReceiver/bitsReceived<3>_MC | NULL | NULL | UARTReceiver/bitsReceived<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<3>_MC.Q | 5646 | ? | 0 | 0 | UARTReceiver/bitsReceived<3>_MC | NULL | NULL | UARTReceiver/bitsReceived<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | Received<2>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<2> | 5656 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<2>_MC.Q | UARTReceiver/bitsReceived<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<2>_MC.Q | 5813 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<2>_MC.SI | Received<2>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<2> | 5656 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<2>_MC.Q | UARTReceiver/bitsReceived<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<2>_MC.D1 | 5655 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<2>_MC.D2 | 5654 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<2>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Received<2>_MC.CLKF | 5661 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>

SRFF_INSTANCE | Received<2>_MC.REG | Received<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<2>_MC.D | 5653 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Received<2>_MC.CLKF | 5661 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<2>_MC.Q | 5662 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+Inv+PrldLow | UARTReceiver/bitsReceived<2>_MC | TopLevel_COPY_0_COPY_0 | 1344 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<2> | 5656 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<2>_MC.Q | UARTReceiver/bitsReceived<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<2> | 5656 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<2>_MC.Q | UARTReceiver/bitsReceived<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<2>_MC.SI | UARTReceiver/bitsReceived<2>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<2> | 5656 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<2>_MC.Q | UARTReceiver/bitsReceived<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<2>_MC.D1 | 5659 | ? | 0 | 0 | UARTReceiver/bitsReceived<2>_MC | NULL | NULL | UARTReceiver/bitsReceived<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<2>_MC.D2 | 5660 | ? | 0 | 0 | UARTReceiver/bitsReceived<2>_MC | NULL | NULL | UARTReceiver/bitsReceived<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<2>
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<2>

SRFF_INSTANCE | UARTReceiver/bitsReceived<2>_MC.REG | UARTReceiver/bitsReceived<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<2>_MC.D | 5658 | ? | 0 | 0 | UARTReceiver/bitsReceived<2>_MC | NULL | NULL | UARTReceiver/bitsReceived<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<2>_MC.Q | 5657 | ? | 0 | 0 | UARTReceiver/bitsReceived<2>_MC | NULL | NULL | UARTReceiver/bitsReceived<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<0> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<0>_MC.Q | 5665 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<0>_MC.Q | Display<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<0> | 5666 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | Display<10>_MC | TopLevel_COPY_0_COPY_0 | 256 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<10>_MC.Q | 5713 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<10>_MC.Q | Display<10>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<10>_MC.SI | Display<10>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<10>_MC.D1 | 5669 | ? | 0 | 0 | Display<10>_MC | NULL | NULL | Display<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<10>_MC.D2 | 5668 | ? | 0 | 0 | Display<10>_MC | NULL | NULL | Display<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM
SPPTERM | 2 | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM
SPPTERM | 3 | IV_TRUE | Received<5>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<4>_MC.UIM

SRFF_INSTANCE | Display<10>_MC.REG | Display<10>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<10>_MC.D | 5667 | ? | 0 | 0 | Display<10>_MC | NULL | NULL | Display<10>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<10>_MC.Q | 5712 | ? | 0 | 0 | Display<10>_MC | NULL | NULL | Display<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | Received<5>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<5> | 5673 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<5>_MC.Q | UARTReceiver/bitsReceived<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5650 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<5>_MC.Q | 5819 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<5>_MC.SI | Received<5>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<5> | 5673 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<5>_MC.Q | UARTReceiver/bitsReceived<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<5>_MC.D1 | 5671 | ? | 0 | 0 | Received<5>_MC | NULL | NULL | Received<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<5>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<5>_MC.D2 | 5672 | ? | 0 | 0 | Received<5>_MC | NULL | NULL | Received<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Received<5>_MC.REG | Received<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<5>_MC.D | 5670 | ? | 0 | 0 | Received<5>_MC | NULL | NULL | Received<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5650 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<5>_MC.Q | 5678 | ? | 0 | 0 | Received<5>_MC | NULL | NULL | Received<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+Inv+PrldLow | UARTReceiver/bitsReceived<5>_MC | TopLevel_COPY_0_COPY_0 | 1344 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<5> | 5673 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<5>_MC.Q | UARTReceiver/bitsReceived<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<5> | 5673 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<5>_MC.Q | UARTReceiver/bitsReceived<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<5>_MC.SI | UARTReceiver/bitsReceived<5>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<5> | 5673 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<5>_MC.Q | UARTReceiver/bitsReceived<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<5>_MC.D1 | 5676 | ? | 0 | 0 | UARTReceiver/bitsReceived<5>_MC | NULL | NULL | UARTReceiver/bitsReceived<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<5>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<5>_MC.D2 | 5677 | ? | 0 | 0 | UARTReceiver/bitsReceived<5>_MC | NULL | NULL | UARTReceiver/bitsReceived<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<5>
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<5>

SRFF_INSTANCE | UARTReceiver/bitsReceived<5>_MC.REG | UARTReceiver/bitsReceived<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<5>_MC.D | 5675 | ? | 0 | 0 | UARTReceiver/bitsReceived<5>_MC | NULL | NULL | UARTReceiver/bitsReceived<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<5>_MC.Q | 5674 | ? | 0 | 0 | UARTReceiver/bitsReceived<5>_MC | NULL | NULL | UARTReceiver/bitsReceived<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | Received<6>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<6> | 5683 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<6>_MC.Q | UARTReceiver/bitsReceived<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<6>_MC.Q | 5821 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<6>_MC.SI | Received<6>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<6> | 5683 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<6>_MC.Q | UARTReceiver/bitsReceived<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<6>_MC.D1 | 5682 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<6>_MC.D2 | 5681 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<6>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Received<6>_MC.CLKF | 5688 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>

SRFF_INSTANCE | Received<6>_MC.REG | Received<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<6>_MC.D | 5680 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Received<6>_MC.CLKF | 5688 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<6>_MC.Q | 5689 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+Inv+PrldLow | UARTReceiver/bitsReceived<6>_MC | TopLevel_COPY_0_COPY_0 | 1344 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<6> | 5683 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<6>_MC.Q | UARTReceiver/bitsReceived<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<6> | 5683 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<6>_MC.Q | UARTReceiver/bitsReceived<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<6>_MC.SI | UARTReceiver/bitsReceived<6>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<6> | 5683 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<6>_MC.Q | UARTReceiver/bitsReceived<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<6>_MC.D1 | 5686 | ? | 0 | 0 | UARTReceiver/bitsReceived<6>_MC | NULL | NULL | UARTReceiver/bitsReceived<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<6>_MC.D2 | 5687 | ? | 0 | 0 | UARTReceiver/bitsReceived<6>_MC | NULL | NULL | UARTReceiver/bitsReceived<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<6>
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<6>

SRFF_INSTANCE | UARTReceiver/bitsReceived<6>_MC.REG | UARTReceiver/bitsReceived<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<6>_MC.D | 5685 | ? | 0 | 0 | UARTReceiver/bitsReceived<6>_MC | NULL | NULL | UARTReceiver/bitsReceived<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<6>_MC.Q | 5684 | ? | 0 | 0 | UARTReceiver/bitsReceived<6>_MC | NULL | NULL | UARTReceiver/bitsReceived<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | Received<7>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<7> | 5694 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<7>_MC.Q | UARTReceiver/bitsReceived<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<7>_MC.Q | 5823 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<7>_MC.SI | Received<7>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<7> | 5694 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<7>_MC.Q | UARTReceiver/bitsReceived<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<7>_MC.D1 | 5693 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<7>_MC.D2 | 5692 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<7>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Received<7>_MC.CLKF | 5699 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>

SRFF_INSTANCE | Received<7>_MC.REG | Received<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<7>_MC.D | 5691 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Received<7>_MC.CLKF | 5699 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<7>_MC.Q | 5700 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+Inv+PrldLow | UARTReceiver/bitsReceived<7>_MC | TopLevel_COPY_0_COPY_0 | 1344 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<7> | 5694 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<7>_MC.Q | UARTReceiver/bitsReceived<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<7> | 5694 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<7>_MC.Q | UARTReceiver/bitsReceived<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<7>_MC.SI | UARTReceiver/bitsReceived<7>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<7> | 5694 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<7>_MC.Q | UARTReceiver/bitsReceived<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<7>_MC.D1 | 5697 | ? | 0 | 0 | UARTReceiver/bitsReceived<7>_MC | NULL | NULL | UARTReceiver/bitsReceived<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<7>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<7>_MC.D2 | 5698 | ? | 0 | 0 | UARTReceiver/bitsReceived<7>_MC | NULL | NULL | UARTReceiver/bitsReceived<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<7>
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<7>

SRFF_INSTANCE | UARTReceiver/bitsReceived<7>_MC.REG | UARTReceiver/bitsReceived<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<7>_MC.D | 5696 | ? | 0 | 0 | UARTReceiver/bitsReceived<7>_MC | NULL | NULL | UARTReceiver/bitsReceived<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<7>_MC.Q | 5695 | ? | 0 | 0 | UARTReceiver/bitsReceived<7>_MC | NULL | NULL | UARTReceiver/bitsReceived<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | Received<4>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<4> | 5705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<4>_MC.Q | UARTReceiver/bitsReceived<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5650 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<4>_MC.Q | 5817 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<4>_MC.SI | Received<4>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<4> | 5705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<4>_MC.Q | UARTReceiver/bitsReceived<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<4>_MC.D1 | 5703 | ? | 0 | 0 | Received<4>_MC | NULL | NULL | Received<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<4>_MC.D2 | 5704 | ? | 0 | 0 | Received<4>_MC | NULL | NULL | Received<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Received<4>_MC.REG | Received<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<4>_MC.D | 5702 | ? | 0 | 0 | Received<4>_MC | NULL | NULL | Received<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5650 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<4>_MC.Q | 5710 | ? | 0 | 0 | Received<4>_MC | NULL | NULL | Received<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+Inv+PrldLow | UARTReceiver/bitsReceived<4>_MC | TopLevel_COPY_0_COPY_0 | 1344 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<4> | 5705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<4>_MC.Q | UARTReceiver/bitsReceived<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<4> | 5705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<4>_MC.Q | UARTReceiver/bitsReceived<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<4>_MC.SI | UARTReceiver/bitsReceived<4>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<4> | 5705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<4>_MC.Q | UARTReceiver/bitsReceived<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<4>_MC.D1 | 5708 | ? | 0 | 0 | UARTReceiver/bitsReceived<4>_MC | NULL | NULL | UARTReceiver/bitsReceived<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<4>_MC.D2 | 5709 | ? | 0 | 0 | UARTReceiver/bitsReceived<4>_MC | NULL | NULL | UARTReceiver/bitsReceived<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<4>
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<4>

SRFF_INSTANCE | UARTReceiver/bitsReceived<4>_MC.REG | UARTReceiver/bitsReceived<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<4>_MC.D | 5707 | ? | 0 | 0 | UARTReceiver/bitsReceived<4>_MC | NULL | NULL | UARTReceiver/bitsReceived<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<4>_MC.Q | 5706 | ? | 0 | 0 | UARTReceiver/bitsReceived<4>_MC | NULL | NULL | UARTReceiver/bitsReceived<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<10> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<10>_MC.Q | 5713 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<10>_MC.Q | Display<10>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<10> | 5714 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<10> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | Display<11>_MC | TopLevel_COPY_0_COPY_0 | 256 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<11>_MC.Q | 5719 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<11>_MC.Q | Display<11>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<11>_MC.SI | Display<11>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<11>_MC.D1 | 5717 | ? | 0 | 0 | Display<11>_MC | NULL | NULL | Display<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<11>_MC.D2 | 5716 | ? | 0 | 0 | Display<11>_MC | NULL | NULL | Display<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM
SPPTERM | 3 | IV_TRUE | Received<5>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_TRUE | Received<7>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<4>_MC.UIM

SRFF_INSTANCE | Display<11>_MC.REG | Display<11>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<11>_MC.D | 5715 | ? | 0 | 0 | Display<11>_MC | NULL | NULL | Display<11>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<11>_MC.Q | 5718 | ? | 0 | 0 | Display<11>_MC | NULL | NULL | Display<11>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<11> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<11>_MC.Q | 5719 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<11>_MC.Q | Display<11>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<11> | 5720 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<11> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Display<12>_MC | TopLevel_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<12>_MC.Q | 5725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<12>_MC.Q | Display<12>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<12>_MC.SI | Display<12>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<12>_MC.D1 | 5723 | ? | 0 | 0 | Display<12>_MC | NULL | NULL | Display<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<12>_MC.D2 | 5722 | ? | 0 | 0 | Display<12>_MC | NULL | NULL | Display<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM

SRFF_INSTANCE | Display<12>_MC.REG | Display<12>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<12>_MC.D | 5721 | ? | 0 | 0 | Display<12>_MC | NULL | NULL | Display<12>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<12>_MC.Q | 5724 | ? | 0 | 0 | Display<12>_MC | NULL | NULL | Display<12>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<12> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<12>_MC.Q | 5725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<12>_MC.Q | Display<12>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<12> | 5726 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<12> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Display<13>_MC | TopLevel_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<13>_MC.Q | 5731 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<13>_MC.Q | Display<13>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<13>_MC.SI | Display<13>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<13>_MC.D1 | 5729 | ? | 0 | 0 | Display<13>_MC | NULL | NULL | Display<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<13>_MC.D2 | 5728 | ? | 0 | 0 | Display<13>_MC | NULL | NULL | Display<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_TRUE | Received<4>_MC.UIM

SRFF_INSTANCE | Display<13>_MC.REG | Display<13>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<13>_MC.D | 5727 | ? | 0 | 0 | Display<13>_MC | NULL | NULL | Display<13>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<13>_MC.Q | 5730 | ? | 0 | 0 | Display<13>_MC | NULL | NULL | Display<13>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<13> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<13>_MC.Q | 5731 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<13>_MC.Q | Display<13>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<13> | 5732 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<13> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Display<14>_MC | TopLevel_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<14>_MC.Q | 5737 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<14>_MC.Q | Display<14>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<14>_MC.SI | Display<14>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<14>_MC.D1 | 5735 | ? | 0 | 0 | Display<14>_MC | NULL | NULL | Display<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<14>_MC.D2 | 5734 | ? | 0 | 0 | Display<14>_MC | NULL | NULL | Display<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | Received<5>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
SPPTERM | 4 | IV_TRUE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM

SRFF_INSTANCE | Display<14>_MC.REG | Display<14>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<14>_MC.D | 5733 | ? | 0 | 0 | Display<14>_MC | NULL | NULL | Display<14>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<14>_MC.Q | 5736 | ? | 0 | 0 | Display<14>_MC | NULL | NULL | Display<14>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<14> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<14>_MC.Q | 5737 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<14>_MC.Q | Display<14>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<14> | 5738 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<14> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Display<15>_MC | TopLevel_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<15>_MC.Q | 5743 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<15>_MC.Q | Display<15>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<15>_MC.SI | Display<15>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<15>_MC.D1 | 5741 | ? | 0 | 0 | Display<15>_MC | NULL | NULL | Display<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<15>_MC.D2 | 5740 | ? | 0 | 0 | Display<15>_MC | NULL | NULL | Display<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM
SPPTERM | 4 | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM

SRFF_INSTANCE | Display<15>_MC.REG | Display<15>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<15>_MC.D | 5739 | ? | 0 | 0 | Display<15>_MC | NULL | NULL | Display<15>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<15>_MC.Q | 5742 | ? | 0 | 0 | Display<15>_MC | NULL | NULL | Display<15>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<15> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<15>_MC.Q | 5743 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<15>_MC.Q | Display<15>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<15> | 5744 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<15> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Display<1>_MC | TopLevel_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<1>_MC.Q | 5759 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<1>_MC.Q | Display<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<1>_MC.SI | Display<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<1>_MC.D1 | 5746 | ? | 0 | 0 | Display<1>_MC | NULL | NULL | Display<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<1>_MC.D2 | 5747 | ? | 0 | 0 | Display<1>_MC | NULL | NULL | Display<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Display<1>_MC.REG | Display<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<1>_MC.D | 5745 | ? | 0 | 0 | Display<1>_MC | NULL | NULL | Display<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<1>_MC.Q | 5758 | ? | 0 | 0 | Display<1>_MC | NULL | NULL | Display<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+PrldLow | Received<0>_MC | TopLevel_COPY_0_COPY_0 | 1088 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<0> | 5751 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<0>_MC.Q | UARTReceiver/bitsReceived<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5650 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<0>_MC.Q | 5809 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<0>_MC.SI | Received<0>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<0> | 5751 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<0>_MC.Q | UARTReceiver/bitsReceived<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<0>_MC.D1 | 5749 | ? | 0 | 0 | Received<0>_MC | NULL | NULL | Received<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<0>_MC.D2 | 5750 | ? | 0 | 0 | Received<0>_MC | NULL | NULL | Received<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Received<0>_MC.REG | Received<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<0>_MC.D | 5748 | ? | 0 | 0 | Received<0>_MC | NULL | NULL | Received<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5650 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<0>_MC.Q | 5756 | ? | 0 | 0 | Received<0>_MC | NULL | NULL | Received<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Latch+Inv+PrldLow | UARTReceiver/bitsReceived<0>_MC | TopLevel_COPY_0_COPY_0 | 1344 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<0> | 5751 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<0>_MC.Q | UARTReceiver/bitsReceived<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<0> | 5751 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<0>_MC.Q | UARTReceiver/bitsReceived<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<0>_MC.SI | UARTReceiver/bitsReceived<0>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<0> | 5751 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<0>_MC.Q | UARTReceiver/bitsReceived<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 5564 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 5622 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 5628 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 5633 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<0>_MC.D1 | 5754 | ? | 0 | 0 | UARTReceiver/bitsReceived<0>_MC | NULL | NULL | UARTReceiver/bitsReceived<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<0>_MC.D2 | 5755 | ? | 0 | 0 | UARTReceiver/bitsReceived<0>_MC | NULL | NULL | UARTReceiver/bitsReceived<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<0>
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<0>

SRFF_INSTANCE | UARTReceiver/bitsReceived<0>_MC.REG | UARTReceiver/bitsReceived<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<0>_MC.D | 5753 | ? | 0 | 0 | UARTReceiver/bitsReceived<0>_MC | NULL | NULL | UARTReceiver/bitsReceived<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<0>_MC.Q | 5752 | ? | 0 | 0 | UARTReceiver/bitsReceived<0>_MC | NULL | NULL | UARTReceiver/bitsReceived<0>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<1> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<1>_MC.Q | 5759 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<1>_MC.Q | Display<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<1> | 5760 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | Display<2>_MC | TopLevel_COPY_0_COPY_0 | 256 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<2>_MC.Q | 5765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<2>_MC.Q | Display<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<2>_MC.SI | Display<2>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<2>_MC.D1 | 5763 | ? | 0 | 0 | Display<2>_MC | NULL | NULL | Display<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<2>_MC.D2 | 5762 | ? | 0 | 0 | Display<2>_MC | NULL | NULL | Display<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
SPPTERM | 3 | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<0>_MC.UIM

SRFF_INSTANCE | Display<2>_MC.REG | Display<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<2>_MC.D | 5761 | ? | 0 | 0 | Display<2>_MC | NULL | NULL | Display<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<2>_MC.Q | 5764 | ? | 0 | 0 | Display<2>_MC | NULL | NULL | Display<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<2> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<2>_MC.Q | 5765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<2>_MC.Q | Display<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<2> | 5766 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | Display<3>_MC | TopLevel_COPY_0_COPY_0 | 256 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<3>_MC.Q | 5771 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<3>_MC.Q | Display<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<3>_MC.SI | Display<3>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<3>_MC.D1 | 5769 | ? | 0 | 0 | Display<3>_MC | NULL | NULL | Display<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<3>_MC.D2 | 5768 | ? | 0 | 0 | Display<3>_MC | NULL | NULL | Display<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM
SPPTERM | 3 | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_TRUE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<0>_MC.UIM

SRFF_INSTANCE | Display<3>_MC.REG | Display<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<3>_MC.D | 5767 | ? | 0 | 0 | Display<3>_MC | NULL | NULL | Display<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<3>_MC.Q | 5770 | ? | 0 | 0 | Display<3>_MC | NULL | NULL | Display<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<3> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<3>_MC.Q | 5771 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<3>_MC.Q | Display<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<3> | 5772 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Display<4>_MC | TopLevel_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<4>_MC.Q | 5777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<4>_MC.Q | Display<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<4>_MC.SI | Display<4>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<4>_MC.D1 | 5775 | ? | 0 | 0 | Display<4>_MC | NULL | NULL | Display<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<4>_MC.D2 | 5774 | ? | 0 | 0 | Display<4>_MC | NULL | NULL | Display<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM

SRFF_INSTANCE | Display<4>_MC.REG | Display<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<4>_MC.D | 5773 | ? | 0 | 0 | Display<4>_MC | NULL | NULL | Display<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<4>_MC.Q | 5776 | ? | 0 | 0 | Display<4>_MC | NULL | NULL | Display<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<4> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<4>_MC.Q | 5777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<4>_MC.Q | Display<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<4> | 5778 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Display<5>_MC | TopLevel_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<5>_MC.Q | 5783 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<5>_MC.Q | Display<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<5>_MC.SI | Display<5>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<5>_MC.D1 | 5781 | ? | 0 | 0 | Display<5>_MC | NULL | NULL | Display<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<5>_MC.D2 | 5780 | ? | 0 | 0 | Display<5>_MC | NULL | NULL | Display<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM

SRFF_INSTANCE | Display<5>_MC.REG | Display<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<5>_MC.D | 5779 | ? | 0 | 0 | Display<5>_MC | NULL | NULL | Display<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<5>_MC.Q | 5782 | ? | 0 | 0 | Display<5>_MC | NULL | NULL | Display<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<5> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<5>_MC.Q | 5783 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<5>_MC.Q | Display<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<5> | 5784 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Display<6>_MC | TopLevel_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<6>_MC.Q | 5789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<6>_MC.Q | Display<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<6>_MC.SI | Display<6>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<6>_MC.D1 | 5787 | ? | 0 | 0 | Display<6>_MC | NULL | NULL | Display<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<6>_MC.D2 | 5786 | ? | 0 | 0 | Display<6>_MC | NULL | NULL | Display<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
SPPTERM | 4 | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM

SRFF_INSTANCE | Display<6>_MC.REG | Display<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<6>_MC.D | 5785 | ? | 0 | 0 | Display<6>_MC | NULL | NULL | Display<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<6>_MC.Q | 5788 | ? | 0 | 0 | Display<6>_MC | NULL | NULL | Display<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<6> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<6>_MC.Q | 5789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<6>_MC.Q | Display<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<6> | 5790 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Display<7>_MC | TopLevel_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<7>_MC.Q | 5795 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<7>_MC.Q | Display<7>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<7>_MC.SI | Display<7>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 5641 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 5652 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 5663 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 5757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<7>_MC.D1 | 5793 | ? | 0 | 0 | Display<7>_MC | NULL | NULL | Display<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<7>_MC.D2 | 5792 | ? | 0 | 0 | Display<7>_MC | NULL | NULL | Display<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
SPPTERM | 4 | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM

SRFF_INSTANCE | Display<7>_MC.REG | Display<7>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<7>_MC.D | 5791 | ? | 0 | 0 | Display<7>_MC | NULL | NULL | Display<7>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<7>_MC.Q | 5794 | ? | 0 | 0 | Display<7>_MC | NULL | NULL | Display<7>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<7> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<7>_MC.Q | 5795 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<7>_MC.Q | Display<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<7> | 5796 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<7> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | Display<8>_MC | TopLevel_COPY_0_COPY_0 | 256 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<8>_MC.Q | 5801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<8>_MC.Q | Display<8>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<8>_MC.SI | Display<8>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<8>_MC.D1 | 5799 | ? | 0 | 0 | Display<8>_MC | NULL | NULL | Display<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<8>_MC.D2 | 5798 | ? | 0 | 0 | Display<8>_MC | NULL | NULL | Display<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<7>_MC.UIM
SPPTERM | 2 | IV_TRUE | Received<6>_MC.UIM | IV_TRUE | Received<7>_MC.UIM

SRFF_INSTANCE | Display<8>_MC.REG | Display<8>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<8>_MC.D | 5797 | ? | 0 | 0 | Display<8>_MC | NULL | NULL | Display<8>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<8>_MC.Q | 5800 | ? | 0 | 0 | Display<8>_MC | NULL | NULL | Display<8>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<8> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<8>_MC.Q | 5801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<8>_MC.Q | Display<8>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<8> | 5802 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<8> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Display<9>_MC | TopLevel_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<9>_MC.Q | 5807 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<9>_MC.Q | Display<9>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<9>_MC.SI | Display<9>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 5679 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 5690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 5701 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 5711 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<9>_MC.D1 | 5804 | ? | 0 | 0 | Display<9>_MC | NULL | NULL | Display<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<9>_MC.D2 | 5805 | ? | 0 | 0 | Display<9>_MC | NULL | NULL | Display<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Display<9>_MC.REG | Display<9>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<9>_MC.D | 5803 | ? | 0 | 0 | Display<9>_MC | NULL | NULL | Display<9>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<9>_MC.Q | 5806 | ? | 0 | 0 | Display<9>_MC | NULL | NULL | Display<9>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<9> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<9>_MC.Q | 5807 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<9>_MC.Q | Display<9>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<9> | 5808 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<9> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<0> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<0>_MC.Q | 5809 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<0> | 5810 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<0> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<1> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<1>_MC.Q | 5811 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<1> | 5812 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<1> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<2> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<2>_MC.Q | 5813 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<2> | 5814 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<2> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<3> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<3>_MC.Q | 5815 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<3> | 5816 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<3> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<4> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<4>_MC.Q | 5817 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<4> | 5818 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<4> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<5> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<5>_MC.Q | 5819 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<5> | 5820 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<5> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<6> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<6>_MC.Q | 5821 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<6> | 5822 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<6> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<7> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<7>_MC.Q | 5823 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<7> | 5824 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<7> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | TopLevel_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Display<1>_MC | 1 | NULL | 0 | Display<1> | 1 | 38 | 49152
FBPIN | 2 | Display<2>_MC | 1 | NULL | 0 | Display<2> | 1 | 37 | 49152
FBPIN | 3 | Display<6>_MC | 1 | NULL | 0 | Display<6> | 1 | 36 | 49152
FBPIN | 4 | UARTReceiver/bitsReceived<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | UARTReceiver/bitsReceived<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | UARTReceiver/bitsReceived<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | UARTReceiver/bitsReceived<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | UARTReceiver/bitsReceived<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | Display<7>_MC | 1 | NULL | 0 | Display<7> | 1 | 34 | 53248
FBPIN | 10 | Received<2>_MC | 1 | NULL | 0 | Received<2> | 1 | 33 | 53248
FBPIN | 11 | Received<1>_MC | 1 | NULL | 0 | Received<1> | 1 | 32 | 53248
FBPIN | 12 | Received<6>_MC | 1 | NULL | 0 | Received<6> | 1 | 31 | 53248
FBPIN | 13 | Received<7>_MC | 1 | NULL | 0 | Received<7> | 1 | 30 | 51200
FBPIN | 14 | UARTReceiver/bitsReceived<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | UARTReceiver/bitsReceived<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | UARTReceiver/bitsReceived<1>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | TopLevel_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Display<0>_MC | 1 | NULL | 0 | Display<0> | 1 | 39 | 49152
FBPIN | 2 | Display<3>_MC | 1 | NULL | 0 | Display<3> | 1 | 40 | 49152
FBPIN | 3 | UARTReceiver/count_add0000<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | UARTReceiver/count_add0000<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | Display<4>_MC | 1 | NULL | 0 | Display<4> | 1 | 41 | 49152
FBPIN | 6 | Display<5>_MC | 1 | NULL | 0 | Display<5> | 1 | 42 | 49152
FBPIN | 7 | UARTReceiver/count<0>_MC | 1 | NULL | 0 | NULL | 0 | 43 | 57344
FBPIN | 8 | Received<0>_MC | 1 | NULL | 0 | Received<0> | 1 | 44 | 57344
FBPIN | 9 | UARTReceiver/count_add0000<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | Received<3>_MC | 1 | NULL | 0 | Received<3> | 1 | 1 | 57344
FBPIN | 11 | UARTReceiver/count_add0000<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | Received<4>_MC | 1 | NULL | 0 | Received<4> | 1 | 2 | 49152
FBPIN | 13 | Received<5>_MC | 1 | NULL | 0 | Received<5> | 1 | 3 | 49152
FBPIN | 14 | N_PZ_113_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | UARTReceiver/state_or00007_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | UARTReceiver/state_or00008_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | TopLevel_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Display<8>_MC | 1 | NULL | 0 | Display<8> | 1 | 29 | 49152
FBPIN | 2 | Display<9>_MC | 1 | NULL | 0 | Display<9> | 1 | 28 | 49152
FBPIN | 3 | Display<12>_MC | 1 | NULL | 0 | Display<12> | 1 | 27 | 49152
FBPIN | 5 | UARTReceiver/bitCounter<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | Display<15>_MC | 1 | NULL | 0 | Display<15> | 1 | 23 | 49152
FBPIN | 7 | UARTReceiver/bitCounter<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | UARTReceiver/bitCounter<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | UARTReceiver/state<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | Display<14>_MC | 1 | NULL | 0 | Display<14> | 1 | 22 | 49152
FBPIN | 11 | Display<10>_MC | 1 | NULL | 0 | Display<10> | 1 | 21 | 49152
FBPIN | 12 | Display<11>_MC | 1 | NULL | 0 | Display<11> | 1 | 20 | 49152
FBPIN | 13 | UARTReceiver/state<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | Display<13>_MC | 1 | NULL | 0 | Display<13> | 1 | 19 | 49152
FBPIN | 16 | UARTReceiver/state_or00001_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR4_ | TopLevel_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 15 | NULL | 0 | Data_II | 1 | NULL | 0 | 16 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR5_ | TopLevel_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | TopLevel_COPY_0_COPY_0 | 0 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR1__ctinst/4 | 5638 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | TopLevel_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<1> | 5565 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<1>_MC.Q | UARTReceiver/state<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state<0> | 5570 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state<0>_MC.Q | UARTReceiver/state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<3> | 5581 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<3>_MC.Q | UARTReceiver/count_add0000<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 5586 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<1> | 5591 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<1>_MC.Q | UARTReceiver/count_add0000<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<2> | 5596 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<2>_MC.Q | UARTReceiver/count_add0000<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count_add0000<4> | 5601 | ? | 0 | 16 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count_add0000<4>_MC.Q | UARTReceiver/count_add0000<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5650 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | TopLevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_113 | 5606 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_113_MC.Q | N_PZ_113_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5627 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | N_PZ_113

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | TopLevel_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 42
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<1>
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<2>
PLA_TERM | 2 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<6>
PLA_TERM | 3 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<7>
PLA_TERM | 4 | 
SPPTERM | 5 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
PLA_TERM | 5 | 
SPPTERM | 2 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
PLA_TERM | 7 | 
SPPTERM | 3 | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 8 | 
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
PLA_TERM | 9 | 
SPPTERM | 4 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 10 | 
SPPTERM | 4 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
PLA_TERM | 11 | 
SPPTERM | 4 | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
PLA_TERM | 12 | 
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
PLA_TERM | 13 | 
SPPTERM | 4 | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 14 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/bitsReceived<1> | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2>
PLA_TERM | 15 | 
SPPTERM | 7 | IV_FALSE | UARTReceiver/bitsReceived<1> | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2>
PLA_TERM | 16 | 
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<2>
PLA_TERM | 17 | 
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<2>
PLA_TERM | 18 | 
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<6>
PLA_TERM | 19 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<5>
PLA_TERM | 20 | 
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<6>
PLA_TERM | 21 | 
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<7>
PLA_TERM | 22 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<4>
PLA_TERM | 23 | 
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<7>
PLA_TERM | 24 | 
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<0>
PLA_TERM | 25 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<3>
PLA_TERM | 26 | 
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<0>
PLA_TERM | 27 | 
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<3>
PLA_TERM | 28 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<0>
PLA_TERM | 29 | 
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<3>
PLA_TERM | 30 | 
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<4>
PLA_TERM | 31 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<7>
PLA_TERM | 32 | 
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<4>
PLA_TERM | 33 | 
SPPTERM | 7 | IV_FALSE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitsReceived<5>
PLA_TERM | 34 | 
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitsReceived<5>
PLA_TERM | 37 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
PLA_TERM | 40 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
PLA_TERM | 43 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
PLA_TERM | 46 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
PLA_TERM | 49 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<6>
PLA_TERM | 52 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<2>
PLA_TERM | 55 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/bitsReceived<1>

PLA | FOOBAR2_ | 41
PLA_TERM | 0 | 
SPPTERM | 2 | IV_TRUE | Received<1>_MC.UIM | IV_TRUE | Received<3>_MC.UIM
PLA_TERM | 1 | 
SPPTERM | 2 | IV_TRUE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM
PLA_TERM | 2 | 
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_TRUE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
PLA_TERM | 3 | 
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM
PLA_TERM | 4 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
PLA_TERM | 5 | 
SPPTERM | 3 | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
PLA_TERM | 7 | 
SPPTERM | 4 | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 8 | 
SPPTERM | 4 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 9 | 
SPPTERM | 4 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
PLA_TERM | 10 | 
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM
PLA_TERM | 11 | 
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 12 | 
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 13 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/state<1>
PLA_TERM | 14 | 
SPPTERM | 6 | IV_TRUE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
PLA_TERM | 15 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/state<1>
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/count<0>
PLA_TERM | 17 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/state<0>
PLA_TERM | 18 | 
SPPTERM | 5 | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_FALSE | UARTReceiver/count_add0000<4>
PLA_TERM | 19 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_TRUE | UARTReceiver/count_add0000<4>
PLA_TERM | 20 | 
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2> | IV_FALSE | UARTReceiver/count_add0000<4>
PLA_TERM | 21 | 
SPPTERM | 4 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/count_add0000<4>
PLA_TERM | 22 | 
SPPTERM | 2 | IV_TRUE | UARTReceiver/count_add0000<4> | IV_TRUE | N_PZ_113
PLA_TERM | 23 | 
SPPTERM | 6 | IV_TRUE | Data_II/UIM | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count_add0000<1> | IV_TRUE | UARTReceiver/count_add0000<2> | IV_FALSE | N_PZ_113
PLA_TERM | 24 | 
SPPTERM | 6 | IV_TRUE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count_add0000<1> | IV_TRUE | UARTReceiver/count_add0000<2> | IV_FALSE | N_PZ_113
PLA_TERM | 25 | 
SPPTERM | 6 | IV_TRUE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count_add0000<1> | IV_TRUE | UARTReceiver/count_add0000<2> | IV_FALSE | N_PZ_113
PLA_TERM | 26 | 
SPPTERM | 3 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0>
PLA_TERM | 27 | 
SPPTERM | 3 | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count_add0000<1> | IV_TRUE | UARTReceiver/count_add0000<2>
PLA_TERM | 28 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count_add0000<2>
PLA_TERM | 29 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/count_add0000<1> | IV_FALSE | UARTReceiver/count_add0000<2>
PLA_TERM | 30 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_FALSE | UARTReceiver/count<0>
PLA_TERM | 31 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<0>
PLA_TERM | 32 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_FALSE | UARTReceiver/count_add0000<1>
PLA_TERM | 33 | 
SPPTERM | 4 | IV_TRUE | UARTReceiver/count_add0000<3> | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count_add0000<1> | IV_TRUE | UARTReceiver/count_add0000<2>
PLA_TERM | 34 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/count_add0000<3> | IV_FALSE | UARTReceiver/count_add0000<2>
PLA_TERM | 35 | 
SPPTERM | 3 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state_or00007
PLA_TERM | 36 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/count_add0000<1>
PLA_TERM | 37 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<3>
PLA_TERM | 40 | 
SPPTERM | 1 | IV_FALSE | UARTReceiver/count_add0000<4>
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<4>
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<5>

PLA | FOOBAR3_ | 28
PLA_TERM | 0 | 
SPPTERM | 2 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM
PLA_TERM | 1 | 
SPPTERM | 2 | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM
PLA_TERM | 2 | 
SPPTERM | 3 | IV_TRUE | Received<5>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 3 | 
SPPTERM | 3 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | N_PZ_113
PLA_TERM | 5 | 
SPPTERM | 3 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_TRUE | Received<7>_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 2 | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM
PLA_TERM | 7 | 
SPPTERM | 4 | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 8 | 
SPPTERM | 4 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 9 | 
SPPTERM | 3 | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM
PLA_TERM | 10 | 
SPPTERM | 3 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 11 | 
SPPTERM | 2 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 12 | 
SPPTERM | 4 | IV_TRUE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
PLA_TERM | 13 | 
SPPTERM | 4 | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
PLA_TERM | 14 | 
SPPTERM | 3 | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<7>_MC.UIM
PLA_TERM | 15 | 
SPPTERM | 2 | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<7>_MC.UIM
PLA_TERM | 16 | 
SPPTERM | 2 | IV_TRUE | Received<6>_MC.UIM | IV_TRUE | Received<7>_MC.UIM
PLA_TERM | 17 | 
SPPTERM | 3 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_TRUE | UARTReceiver/state<0>
PLA_TERM | 18 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0>
PLA_TERM | 19 | 
SPPTERM | 4 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1>
PLA_TERM | 20 | 
SPPTERM | 4 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1>
PLA_TERM | 21 | 
SPPTERM | 4 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<2>
PLA_TERM | 22 | 
SPPTERM | 4 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | UARTReceiver/bitCounter<2>
PLA_TERM | 23 | 
SPPTERM | 5 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2>
PLA_TERM | 31 | 
SPPTERM | 3 | IV_TRUE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0> | IV_FALSE | UARTReceiver/bitCounter<0>
PLA_TERM | 34 | 
SPPTERM | 3 | IV_TRUE | UARTReceiver/state_or00007 | IV_FALSE | UARTReceiver/state_or00001 | IV_TRUE | UARTReceiver/state_or00008
PLA_TERM | 46 | 
SPPTERM | 3 | IV_TRUE | UARTReceiver/state_or00007 | IV_FALSE | UARTReceiver/state_or00001 | IV_TRUE | UARTReceiver/state_or00008
PLA_TERM | 55 | 
SPPTERM | 3 | IV_TRUE | Data_II/UIM | IV_FALSE | UARTReceiver/state<1> | IV_FALSE | UARTReceiver/state<0>

BUSINFO | DISPLAY<15:0> | 16 | 0 | 1 | Display<0> | 15 | Display<10> | 5 | Display<11> | 4 | Display<12> | 3 | Display<13> | 2 | Display<14> | 1 | Display<15> | 0 | Display<1> | 14 | Display<2> | 13 | Display<3> | 12 | Display<4> | 11 | Display<5> | 10 | Display<6> | 9 | Display<7> | 8 | Display<8> | 7 | Display<9> | 6
BUSINFO | RECEIVED<7:0> | 8 | 0 | 1 | Received<0> | 7 | Received<1> | 6 | Received<2> | 5 | Received<3> | 4 | Received<4> | 3 | Received<5> | 2 | Received<6> | 1 | Received<7> | 0

IOSTD | LVCMOS18
Data | LVCMOS18
Display<0> | LVCMOS18
Display<10> | LVCMOS18
Display<11> | LVCMOS18
Display<12> | LVCMOS18
Display<13> | LVCMOS18
Display<14> | LVCMOS18
Display<15> | LVCMOS18
Display<1> | LVCMOS18
Display<2> | LVCMOS18
Display<3> | LVCMOS18
Display<4> | LVCMOS18
Display<5> | LVCMOS18
Display<6> | LVCMOS18
Display<7> | LVCMOS18
Display<8> | LVCMOS18
Display<9> | LVCMOS18
Received<0> | LVCMOS18
Received<1> | LVCMOS18
Received<2> | LVCMOS18
Received<3> | LVCMOS18
Received<4> | LVCMOS18
Received<5> | LVCMOS18
Received<6> | LVCMOS18
Received<7> | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | UARTReceiver/state<0> | NULL | 1 | UARTReceiver/count_add0000<2> | NULL | 2 | UARTReceiver/bitCounter<2> | NULL | 3 | UARTReceiver/bitCounter<0> | NULL | 4 | Received<0>_MC.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | UARTReceiver/count_add0000<1> | NULL | 6 | UARTReceiver/bitsReceived<6> | NULL | 7 | Received<3>_MC.UIM | NULL | 8 | UARTReceiver/state<1> | NULL | 9 | UARTReceiver/count_add0000<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | UARTReceiver/bitCounter<1> | NULL | 13 | UARTReceiver/bitsReceived<7> | NULL | 14 | UARTReceiver/count_add0000<3> | NULL | 15 | UARTReceiver/bitsReceived<1> | NULL | 17 | Received<1>_MC.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 18 | UARTReceiver/count<0> | NULL | 20 | UARTReceiver/bitsReceived<2> | NULL | 21 | UARTReceiver/bitsReceived<0> | NULL | 22 | UARTReceiver/bitsReceived<3> | NULL | 23 | UARTReceiver/bitsReceived<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 24 | Data | 16 | 25 | Received<2>_MC.UIM | NULL | 30 | UARTReceiver/bitsReceived<5> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 104 | 88 | 100 | 103 | 87 | 82 | 77 | 89 | 108 | 90 | 102 | -1 | -1 | 71 | 83 | 79 | -1 | 74 | 86 | -1 | 78 | 70 | 69 | 68 | 62 | 73 | -1 | -1 | -1 | -1 | 67 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | UARTReceiver/state<0> | NULL | 1 | UARTReceiver/count_add0000<2> | NULL | 2 | Received<2>_MC.UIM | NULL | 4 | Received<0>_MC.UIM | NULL | 5 | UARTReceiver/count_add0000<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 6 | UARTReceiver/state_or00007 | NULL | 7 | Received<3>_MC.UIM | NULL | 8 | UARTReceiver/state<1> | NULL | 9 | UARTReceiver/count_add0000<4> | NULL | 10 | UARTReceiver/count<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 14 | UARTReceiver/count_add0000<3> | NULL | 15 | UARTReceiver/bitsReceived<3> | NULL | 17 | N_PZ_113 | NULL | 18 | UARTReceiver/bitsReceived<4> | NULL | 21 | UARTReceiver/bitsReceived<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 24 | Data | 16 | 27 | Received<1>_MC.UIM | NULL | 30 | UARTReceiver/bitsReceived<5> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 104 | 88 | 73 | -1 | 87 | 82 | 94 | 89 | 108 | 90 | 86 | -1 | -1 | -1 | 83 | 69 | -1 | 93 | 68 | -1 | -1 | 70 | -1 | -1 | 62 | -1 | -1 | 74 | -1 | -1 | 67 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | UARTReceiver/state<0> | NULL | 1 | Data | 16 | 2 | UARTReceiver/bitCounter<2> | NULL | 3 | UARTReceiver/bitCounter<0> | NULL | 4 | UARTReceiver/state_or00008 | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 6 | UARTReceiver/state_or00001 | NULL | 8 | UARTReceiver/state<1> | NULL | 10 | UARTReceiver/bitCounter<1> | NULL | 11 | Received<6>_MC.UIM | NULL | 13 | UARTReceiver/state_or00007 | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 16 | Received<4>_MC.UIM | NULL | 17 | N_PZ_113 | NULL | 20 | Received<5>_MC.UIM | NULL | 26 | Received<7>_MC.UIM | NULL

FB_IMUX_INDEX | FOOBAR3_ | 104 | 62 | 100 | 103 | 95 | -1 | 111 | -1 | 108 | -1 | 102 | 75 | -1 | 94 | -1 | -1 | 91 | 93 | -1 | -1 | 92 | -1 | -1 | -1 | -1 | -1 | 76 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


