read -sv run_verilog_mid/adder_32b_18_71_6eca3ea08c1fad30d5eb045328c34700.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_71_6eca3ea08c1fad30d5eb045328c34700_yosys.v
