# sv-edsl-poc
Proof of concept of embedding a DSL into SystemVerilog
