INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_6/project_6.srcs/sources_1/new/cldv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cldv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_6/project_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_6/project_6.srcs/sim_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
