read_verilog -I../../modules vga_test.sv
synth_ice40 -blif vga.blif  -top vga_test -json vga.json

