$date
	Sat Jan 08 04:39:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! O $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ S $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ S $end
$var reg 1 ! O $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#20
1!
1$
#40
