[04/19 09:29:24     0s] Checking out Encounter license ...
[04/19 09:29:26     0s] 	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
[04/19 09:29:26     0s] 	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
[04/19 09:29:27     0s] 	encblk		DENIED:		"Encounter_Block"
[04/19 09:29:27     0s] 	fegxl		DENIED:		"First_Encounter_GXL"
[04/19 09:29:27     0s] 	fexl		DENIED:		"FE_GPS"
[04/19 09:29:27     0s] 	nru		DENIED:		"NanoRoute_Ultra"
[04/19 09:29:27     1s] 	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
[04/19 09:29:28     1s] 	vdi		DENIED:		"Virtuoso_Digital_Implem"
[04/19 09:29:28     1s] 	fel		DENIED:		"First_Encounter_VIP"
[04/19 09:29:28     1s] 	invsb		DENIED:		"Innovus_Impl_System_Basic"
[04/19 09:29:28     1s] 	invs		CHECKED OUT:	"Innovus_Impl_System"
[04/19 09:29:28     1s] Innovus_Impl_System 15.1 license checkout succeeded.
[04/19 09:29:28     1s] You can run 8 CPU jobs with the base license that is currently checked out.
[04/19 09:29:28     1s] If required, use the setMultiCpuUsage command to enable multi-CPU processing.
[04/19 09:29:36     5s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[04/19 09:29:36     5s] @(#)CDS: Encounter v14.28-s033_1 (64bit) 03/21/2016 13:34 (Linux 2.6.18-194.el5)
[04/19 09:29:36     5s] @(#)CDS: NanoRoute v14.28-s005 NR160313-1959/14_28-UB (database version 2.30, 267.6.1) {superthreading v1.25}
[04/19 09:29:36     5s] @(#)CDS: CeltIC v14.28-s006_1 (64bit) 03/08/2016 00:08:23 (Linux 2.6.18-194.el5)
[04/19 09:29:36     5s] @(#)CDS: AAE 14.28-s002 (64bit) 03/21/2016 (Linux 2.6.18-194.el5)
[04/19 09:29:36     5s] @(#)CDS: CTE 14.28-s007_1 (64bit) Mar  7 2016 23:11:05 (Linux 2.6.18-194.el5)
[04/19 09:29:36     5s] @(#)CDS: CPE v14.28-s006
[04/19 09:29:36     5s] @(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
[04/19 09:29:36     5s] @(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
[04/19 09:29:36     5s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/19 09:29:36     5s] @(#)CDS: RCDB 11.5
[04/19 09:29:36     5s] --- Starting "Encounter v14.28-s033_1" on Thu Apr 19 09:29:36 2018 (mem=100.3M) ---
[04/19 09:29:36     5s] --- Running on 05b2a4f075ed (x86_64 w/Linux 4.9.0-6-amd64) ---
[04/19 09:29:36     5s] This version was compiled on Mon Mar 21 13:34:48 PDT 2016.
[04/19 09:29:36     5s] Set DBUPerIGU to 1000.
[04/19 09:29:36     5s] Set net toggle Scale Factor to 1.00
[04/19 09:29:36     5s] Set Shrink Factor to 1.00000
[04/19 09:29:37     5s] 
[04/19 09:29:37     5s] **INFO:  MMMC transition support version v31-84 
[04/19 09:29:37     5s] 
[04/19 09:29:37     5s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/19 09:29:37     5s] <CMD> suppressMessage ENCEXT-2799
[04/19 09:29:38     6s] <CMD> getVersion
[04/19 09:29:38     6s] Loading fill procedures ...
[04/19 09:29:38     6s] Sourcing tcl/tk file "TCL/implement.tcl" ...
[04/19 09:29:38     6s] <CMD> set init_design_settop 0
[04/19 09:29:38     6s] <CMD> set defHierChar /
[04/19 09:29:38     6s] <CMD> set init_lef_file { /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /opt/cadence/giolib045_v3.2/lan/flow/t1u1/reference_libs/GPDK045/giolib045_v3.2/giolib045/lef/giolib045.lef}
[04/19 09:29:38     6s] <CMD> set init_pwr_net vdd
[04/19 09:29:38     6s] <CMD> set init_gnd_net vss
[04/19 09:29:38     6s] <CMD> set init_verilog VERILOG/BlackJack_top_compiled.v
[04/19 09:29:38     6s] <CMD> set init_top_cell BlackJack_top
[04/19 09:29:38     6s] <CMD> set init_io_file CONSTRAINTS/BlackJack_IORING.io
[04/19 09:29:38     6s] <CMD> set init_mmmc_file TCL/mmmc.tcl
[04/19 09:30:40    15s] <CMD> win
[04/19 09:32:08    28s] <CMD> setDrawView ameba
[04/19 09:32:10    29s] <CMD> setDrawView fplan
[04/19 09:32:13    29s] <CMD> setDrawView ameba
[04/19 09:32:14    29s] <CMD> setDrawView place
[04/19 09:32:41    34s] <CMD> init_design
[04/19 09:32:41    34s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/19 09:32:41    34s] 	These values will be used by all post-route extraction engines, including TQRC, IQRC and QRC extraction.
[04/19 09:32:41    34s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/19 09:32:41    34s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/19 09:32:41    34s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if QRC technology file is specified else 'low'.
[04/19 09:32:41    34s] 
[04/19 09:32:41    34s] Loading LEF file /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[04/19 09:32:41    34s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[04/19 09:32:41    34s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[04/19 09:32:41    34s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[04/19 09:32:41    34s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[04/19 09:32:41    34s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[04/19 09:32:41    34s] **WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[04/19 09:32:41    34s] 
[04/19 09:32:41    34s] Loading LEF file /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[04/19 09:32:41    34s] Set DBUPerIGU to M2 pitch 400.
[04/19 09:32:42    34s] 
[04/19 09:32:42    34s] Loading LEF file /opt/cadence/giolib045_v3.2/lan/flow/t1u1/reference_libs/GPDK045/giolib045_v3.2/giolib045/lef/giolib045.lef ...
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-201' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-201' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-201' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-201' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-201' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-201' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] **WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/19 09:32:42    34s] Type 'man ENCLF-200' for more detail.
[04/19 09:32:42    34s] 
[04/19 09:32:42    34s] viaInitial starts at Thu Apr 19 09:32:42 2018
viaInitial ends at Thu Apr 19 09:32:42 2018
*** Begin netlist parsing (mem=349.0M) ***
[04/19 09:32:42    34s] Reading netlist ...
[04/19 09:32:42    34s] Backslashed names will retain backslash and a trailing blank character.
[04/19 09:32:42    34s] Reading verilog netlist 'VERILOG/BlackJack_top_compiled.v'
[04/19 09:32:42    34s] 
[04/19 09:32:42    34s] *** Memory Usage v#1 (Current mem = 351.043M, initial mem = 100.270M) ***
[04/19 09:32:42    34s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=351.0M) ***
[04/19 09:32:42    34s] Set top cell to BlackJack_top.
[04/19 09:32:42    34s] Loading view definition file from TCL/mmmc.tcl
[04/19 09:32:42    34s] Reading wc_1v0 timing library '/opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library.
[04/19 09:32:42    34s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library.
[04/19 09:32:42    34s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[04/19 09:32:42    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis.
[04/19 09:32:42    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis.
[04/19 09:32:42    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis.
[04/19 09:32:42    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis.
[04/19 09:32:42    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis.
[04/19 09:32:42    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis.
[04/19 09:32:42    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis.
[04/19 09:32:42    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis.
[04/19 09:32:42    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis.
[04/19 09:32:42    35s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis.
[04/19 09:32:42    35s] Read 489 cells in library 'slow_vdd1v0' 
[04/19 09:32:42    35s] Reading wc_1v0 timing library '/opt/cadence/giolib045_v3.2/lan/flow/t1u1/reference_libs/GPDK045/giolib045_v3.2/giolib045/timing/pads.lib' ...
[04/19 09:32:42    35s] **WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'PAD' of cell 'PADDI' specified in LEF or Verilog, and the timing library. The timing library value will be used.
[04/19 09:32:42    35s] Read 3 cells in library 'pads' 
[04/19 09:32:42    35s] Reading bc_1v0 timing library '/opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[04/19 09:32:43    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis.
[04/19 09:32:43    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis.
[04/19 09:32:43    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis.
[04/19 09:32:43    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis.
[04/19 09:32:43    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis.
[04/19 09:32:43    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis.
[04/19 09:32:43    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis.
[04/19 09:32:43    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis.
[04/19 09:32:43    35s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis.
[04/19 09:32:43    35s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis.
[04/19 09:32:43    35s] Read 489 cells in library 'fast_vdd1v2' 
[04/19 09:32:43    35s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.59min, fe_real=3.32min, fe_mem=414.3M) ***
[04/19 09:32:43    35s] Starting recursive module instantiation check.
[04/19 09:32:43    35s] No recursion found.
[04/19 09:32:43    35s] Building hierarchical netlist for Cell BlackJack_top ...
[04/19 09:32:43    35s] *** Netlist is unique.
[04/19 09:32:43    35s] ** info: there are 1090 modules.
[04/19 09:32:43    35s] ** info: there are 106 stdCell insts.
[04/19 09:32:43    35s] ** info: there are 15 Pad insts.
[04/19 09:32:43    35s] 
[04/19 09:32:43    35s] *** Memory Usage v#1 (Current mem = 419.023M, initial mem = 100.270M) ***
[04/19 09:32:43    35s] Reading IO assignment file "CONSTRAINTS/BlackJack_IORING.io" ...
[04/19 09:32:43    35s] Adjusting Core to Bottom to: 0.1600.
[04/19 09:32:43    35s] **WARN: (ENCFP-3961):	The techSite 'corner' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[04/19 09:32:43    35s] Type 'man ENCFP-3961' for more detail.
[04/19 09:32:43    35s] **WARN: (ENCFP-3961):	The techSite 'pad' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[04/19 09:32:43    35s] Type 'man ENCFP-3961' for more detail.
[04/19 09:32:43    35s] **WARN: (ENCFP-3961):	The techSite 'CornerSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[04/19 09:32:43    35s] Type 'man ENCFP-3961' for more detail.
[04/19 09:32:43    35s] **WARN: (ENCFP-3961):	The techSite 'IOSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[04/19 09:32:43    35s] Type 'man ENCFP-3961' for more detail.
[04/19 09:32:43    35s] Set Default Net Delay as 1000 ps.
[04/19 09:32:43    35s] Set Default Net Load as 0.5 pF. 
[04/19 09:32:43    35s] Set Input Pin Transition Delay as 0.1 ps.
[04/19 09:32:44    36s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/19 09:32:44    36s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[04/19 09:32:44    36s] Importing multi-corner technology file(s) for preRoute extraction...
[04/19 09:32:44    36s] /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[04/19 09:32:50    42s] Completed (cpu: 0:00:06.1 real: 0:00:06.0)
[04/19 09:32:50    42s] Set Shrink Factor to 1.00000
[04/19 09:32:50    42s] Summary of Active RC-Corners : 
[04/19 09:32:50    42s]  
[04/19 09:32:50    42s]  Analysis View: wc
[04/19 09:32:50    42s]     RC-Corner Name        : rcx_typical
[04/19 09:32:50    42s]     RC-Corner Index       : 0
[04/19 09:32:50    42s]     RC-Corner Temperature : 25 Celsius
[04/19 09:32:50    42s]     RC-Corner Cap Table   : ''
[04/19 09:32:50    42s]     RC-Corner PreRoute Res Factor         : 1
[04/19 09:32:50    42s]     RC-Corner PreRoute Cap Factor         : 1
[04/19 09:32:50    42s]     RC-Corner PostRoute Res Factor        : 1
[04/19 09:32:50    42s]     RC-Corner PostRoute Cap Factor        : 1
[04/19 09:32:50    42s]     RC-Corner PostRoute XCap Factor       : 1
[04/19 09:32:50    42s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/19 09:32:50    42s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/19 09:32:50    42s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[04/19 09:32:50    42s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[04/19 09:32:50    42s]     RC-Corner Technology file: '/opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[04/19 09:32:50    42s]  
[04/19 09:32:50    42s]  Analysis View: bc
[04/19 09:32:50    42s]     RC-Corner Name        : rcx_typical
[04/19 09:32:50    42s]     RC-Corner Index       : 0
[04/19 09:32:50    42s]     RC-Corner Temperature : 25 Celsius
[04/19 09:32:50    42s]     RC-Corner Cap Table   : ''
[04/19 09:32:50    42s]     RC-Corner PreRoute Res Factor         : 1
[04/19 09:32:50    42s]     RC-Corner PreRoute Cap Factor         : 1
[04/19 09:32:50    42s]     RC-Corner PostRoute Res Factor        : 1
[04/19 09:32:50    42s]     RC-Corner PostRoute Cap Factor        : 1
[04/19 09:32:50    42s]     RC-Corner PostRoute XCap Factor       : 1
[04/19 09:32:50    42s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/19 09:32:50    42s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/19 09:32:50    42s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[04/19 09:32:50    42s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[04/19 09:32:50    42s]     RC-Corner Technology file: '/opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[04/19 09:32:50    42s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[04/19 09:32:50    42s] *Info: initialize multi-corner CTS.
[04/19 09:32:50    42s] CTE reading timing constraint file 'CONSTRAINTS/BlackJack_top_func.sdc' ...
[04/19 09:32:50    42s] Current (total cpu=0:00:42.1, real=0:03:26, peak res=438.1M, current mem=579.2M)
[04/19 09:32:50    42s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CONSTRAINTS/BlackJack_top_func.sdc, Line 9).
[04/19 09:32:50    42s] 
[04/19 09:32:50    42s] INFO (CTE): read_dc_script finished with 1 WARNING.
[04/19 09:32:50    42s] WARNING (CTE-25): Line: 8 of File CONSTRAINTS/BlackJack_top_func.sdc : Skipped unsupported command: set_units
[04/19 09:32:50    42s] 
[04/19 09:32:50    42s] 
[04/19 09:32:50    42s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=452.3M, current mem=592.7M)
[04/19 09:32:50    42s] Current (total cpu=0:00:42.2, real=0:03:26, peak res=452.3M, current mem=592.7M)
[04/19 09:32:50    42s] Total number of combinational cells: 324
[04/19 09:32:50    42s] Total number of sequential cells: 152
[04/19 09:32:50    42s] Total number of tristate cells: 10
[04/19 09:32:50    42s] Total number of level shifter cells: 0
[04/19 09:32:50    42s] Total number of power gating cells: 0
[04/19 09:32:50    42s] Total number of isolation cells: 0
[04/19 09:32:50    42s] Total number of power switch cells: 0
[04/19 09:32:50    42s] Total number of pulse generator cells: 0
[04/19 09:32:50    42s] Total number of always on buffers: 0
[04/19 09:32:50    42s] Total number of retention cells: 0
[04/19 09:32:50    42s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[04/19 09:32:50    42s] Total number of usable buffers: 16
[04/19 09:32:50    42s] List of unusable buffers:
[04/19 09:32:50    42s] Total number of unusable buffers: 0
[04/19 09:32:50    42s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[04/19 09:32:50    42s] Total number of usable inverters: 19
[04/19 09:32:50    42s] List of unusable inverters:
[04/19 09:32:50    42s] Total number of unusable inverters: 0
[04/19 09:32:50    42s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[04/19 09:32:50    42s] Total number of identified usable delay cells: 8
[04/19 09:32:50    42s] List of identified unusable delay cells:
[04/19 09:32:50    42s] Total number of identified unusable delay cells: 0
[04/19 09:32:50    42s] 
[04/19 09:32:50    42s] *** Summary of all messages that are not suppressed in this session:
[04/19 09:32:50    42s] Severity  ID               Count  Summary                                  
[04/19 09:32:50    42s] WARNING   ENCLF-155            6  ViaRule only supports routing/cut layer,...
[04/19 09:32:50    42s] WARNING   ENCLF-200           19  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/19 09:32:50    42s] WARNING   ENCLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/19 09:32:50    42s] WARNING   ENCFP-3961           4  The techSite '%s' has no related cells i...
[04/19 09:32:50    42s] WARNING   ENCTS-414            1  There is mismatch in pin direction for t...
[04/19 09:32:50    42s] *** Message Summary: 36 warning(s), 0 error(s)
[04/19 09:32:50    42s] 
[04/19 09:33:14    46s] <CMD> selectInst CORNER4
[04/19 09:33:15    46s] <CMD> fit
[04/19 09:35:48    70s] <CMD> saveDesign DB/BlackJack_encounter.enc
[04/19 09:35:48    70s] Writing Netlist "DB/BlackJack_encounter.enc.dat/BlackJack_top.v.gz" ...
[04/19 09:35:48    70s] Saving AAE Data ...
[04/19 09:35:48    70s] Saving configuration ...
[04/19 09:35:48    70s] Saving preference file DB/BlackJack_encounter.enc.dat/enc.pref.tcl ...
[04/19 09:35:48    70s] Saving floorplan ...
[04/19 09:35:48    70s] Saving Drc markers ...
[04/19 09:35:48    70s] ... No Drc file written since there is no markers found.
[04/19 09:35:48    70s] Saving placement ...
[04/19 09:35:48    70s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=592.7M) ***
[04/19 09:35:48    70s] Saving route ...
[04/19 09:35:48    70s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=593.7M) ***
[04/19 09:35:48    70s] Writing DEF file 'DB/BlackJack_encounter.enc.dat/BlackJack_top.def.gz', current time is Thu Apr 19 09:35:48 2018 ...
[04/19 09:35:48    70s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/19 09:35:48    70s] DEF file 'DB/BlackJack_encounter.enc.dat/BlackJack_top.def.gz' is written, current time is Thu Apr 19 09:35:48 2018 ...
[04/19 09:35:48    70s] Copying LEF file...
[04/19 09:35:48    70s] Copying IO file...
[04/19 09:35:48    70s] Copying Non-ILM Constraints file(s) ...
[04/19 09:35:48    70s] Modifying Mode File...
[04/19 09:35:48    70s] Modifying View File...
[04/19 09:35:48    70s] Copying /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib...
[04/19 09:35:48    70s] Copying /opt/cadence/giolib045_v3.2/lan/flow/t1u1/reference_libs/GPDK045/giolib045_v3.2/giolib045/timing/pads.lib...
[04/19 09:35:48    70s] Copying /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib...
[04/19 09:35:48    70s] Copying /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch...
[04/19 09:35:48    70s] Copying CONSTRAINTS/BlackJack_top_func.sdc...
[04/19 09:35:48    70s] Modifying Globals File...
[04/19 09:35:48    70s] Modifying Power Constraints File...
[04/19 09:35:48    70s] Generated self-contained design: /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB
[04/19 09:35:48    70s] *** Message Summary: 0 warning(s), 0 error(s)
[04/19 09:35:48    70s] 
[04/19 09:38:56    99s] <CMD> getIoFlowFlag
[04/19 09:40:00   110s] <CMD> setIoFlowFlag 0
[04/19 09:40:00   110s] <CMD> floorPlan -site CoreSite -r 0.995823529412 0.7 50.0 50 50.0 50
[04/19 09:40:00   110s] Adjusting Core to Bottom to: 50.3200.
[04/19 09:40:00   110s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/19 09:40:00   110s] <CMD> uiSetTool select
[04/19 09:40:00   110s] <CMD> getIoFlowFlag
[04/19 09:40:00   110s] <CMD> fit
[04/19 09:40:12   111s] <CMD> saveDesign DB/BlackJack_encounter.enc
[04/19 09:40:12   111s] Writing Netlist "DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.v.gz" ...
[04/19 09:40:12   111s] Saving AAE Data ...
[04/19 09:40:12   111s] Saving configuration ...
[04/19 09:40:12   111s] Saving preference file DB/BlackJack_encounter.enc.dat.tmp/enc.pref.tcl ...
[04/19 09:40:12   111s] Saving floorplan ...
[04/19 09:40:12   111s] Saving Drc markers ...
[04/19 09:40:12   111s] ... No Drc file written since there is no markers found.
[04/19 09:40:12   111s] Saving placement ...
[04/19 09:40:12   111s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=593.7M) ***
[04/19 09:40:12   111s] Saving route ...
[04/19 09:40:12   111s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=593.7M) ***
[04/19 09:40:12   111s] Writing DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz', current time is Thu Apr 19 09:40:12 2018 ...
[04/19 09:40:12   111s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/19 09:40:12   111s] DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz' is written, current time is Thu Apr 19 09:40:12 2018 ...
[04/19 09:40:12   111s] Copying LEF file...
[04/19 09:40:12   111s] Copying IO file...
[04/19 09:40:12   111s] Copying Non-ILM Constraints file(s) ...
[04/19 09:40:12   111s] Modifying Mode File...
[04/19 09:40:12   112s] Modifying View File...
[04/19 09:40:12   112s] Copying /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib...
[04/19 09:40:12   112s] Copying /opt/cadence/giolib045_v3.2/lan/flow/t1u1/reference_libs/GPDK045/giolib045_v3.2/giolib045/timing/pads.lib...
[04/19 09:40:12   112s] Copying /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib...
[04/19 09:40:12   112s] Copying /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch...
[04/19 09:40:12   112s] Copying CONSTRAINTS/BlackJack_top_func.sdc...
[04/19 09:40:12   112s] Modifying Globals File...
[04/19 09:40:12   112s] Modifying Power Constraints File...
[04/19 09:40:12   112s] Generated self-contained design: /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB
[04/19 09:40:12   112s] *** Message Summary: 0 warning(s), 0 error(s)
[04/19 09:40:12   112s] 
[04/19 09:41:41   125s] <CMD> addNet -physical VSSIOR
[04/19 09:41:49   127s] <CMD> addNet -physical VDDIOR
[04/19 09:41:56   128s] <CMD> setNet -net VSSIOR -type special
[04/19 09:42:03   129s] invalid command name "etNet"
[04/19 09:42:10   130s] <CMD> setNet -net VDDIOR -type special
[04/19 09:43:39   144s] <CMD> clearGlobalNets
[04/19 09:43:49   145s] <CMD> clearGlobalNets
[04/19 09:43:49   145s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -module {}
[04/19 09:44:44   154s] <CMD> clearGlobalNets
[04/19 09:44:44   154s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst *
[04/19 09:44:44   154s] <CMD> globalNetConnect vss -type pgpin -pin VSS -inst *
[04/19 09:45:51   164s] <CMD> clearGlobalNets
[04/19 09:45:51   164s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst *
[04/19 09:45:51   164s] <CMD> globalNetConnect vss -type pgpin -pin VSS -inst *
[04/19 09:45:51   164s] <CMD> globalNetConnect VDDIOR -type pgpin -pin VDDIOR -inst *
[04/19 09:45:51   164s] <CMD> globalNetConnect VSSIOR -type pgpin -pin VSSIOR -inst *
[04/19 09:45:52   164s] <CMD> clearGlobalNets
[04/19 09:45:52   164s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst *
[04/19 09:45:52   164s] <CMD> globalNetConnect vss -type pgpin -pin VSS -inst *
[04/19 09:45:52   164s] <CMD> globalNetConnect VDDIOR -type pgpin -pin VDDIOR -inst *
[04/19 09:45:52   164s] <CMD> globalNetConnect VSSIOR -type pgpin -pin VSSIOR -inst *
[04/19 09:46:07   167s] <CMD> clearGlobalNets
[04/19 09:46:07   167s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst *
[04/19 09:46:07   167s] <CMD> globalNetConnect vss -type pgpin -pin VSS -inst *
[04/19 09:46:07   167s] <CMD> globalNetConnect VDDIOR -type pgpin -pin VDDIOR -inst *
[04/19 09:46:07   167s] <CMD> globalNetConnect VSSIOR -type pgpin -pin VSSIOR -inst *
[04/19 09:48:26   188s] <CMD> saveDesign DB/BlackJack_encounter.enc
[04/19 09:48:26   188s] Writing Netlist "DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.v.gz" ...
[04/19 09:48:26   188s] Saving AAE Data ...
[04/19 09:48:26   189s] Saving configuration ...
[04/19 09:48:26   189s] Saving preference file DB/BlackJack_encounter.enc.dat.tmp/enc.pref.tcl ...
[04/19 09:48:26   189s] Saving floorplan ...
[04/19 09:48:26   189s] Saving Drc markers ...
[04/19 09:48:26   189s] ... No Drc file written since there is no markers found.
[04/19 09:48:26   189s] Saving placement ...
[04/19 09:48:26   189s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=594.9M) ***
[04/19 09:48:26   189s] Saving route ...
[04/19 09:48:26   189s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=594.9M) ***
[04/19 09:48:26   189s] Writing DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz', current time is Thu Apr 19 09:48:26 2018 ...
[04/19 09:48:26   189s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/19 09:48:26   189s] DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz' is written, current time is Thu Apr 19 09:48:26 2018 ...
[04/19 09:48:26   189s] Copying LEF file...
[04/19 09:48:26   189s] Copying IO file...
[04/19 09:48:26   189s] Copying Non-ILM Constraints file(s) ...
[04/19 09:48:26   189s] Modifying Mode File...
[04/19 09:48:26   189s] Modifying View File...
[04/19 09:48:26   189s] Copying /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib...
[04/19 09:48:26   189s] Copying /opt/cadence/giolib045_v3.2/lan/flow/t1u1/reference_libs/GPDK045/giolib045_v3.2/giolib045/timing/pads.lib...
[04/19 09:48:26   189s] Copying /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib...
[04/19 09:48:26   189s] Copying /opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch...
[04/19 09:48:26   189s] Copying CONSTRAINTS/BlackJack_top_func.sdc...
[04/19 09:48:26   189s] Modifying Globals File...
[04/19 09:48:26   189s] Modifying Power Constraints File...
[04/19 09:48:26   189s] Generated self-contained design: /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB
[04/19 09:48:26   189s] *** Message Summary: 0 warning(s), 0 error(s)
[04/19 09:48:26   189s] 
[04/19 09:49:41   201s] 
[04/19 09:49:41   201s] *** Memory Usage v#1 (Current mem = 594.879M, initial mem = 100.270M) ***
[04/19 09:49:41   201s] 
[04/19 09:49:41   201s] *** Summary of all messages that are not suppressed in this session:
[04/19 09:49:41   201s] Severity  ID               Count  Summary                                  
[04/19 09:49:41   201s] WARNING   ENCLF-155            6  ViaRule only supports routing/cut layer,...
[04/19 09:49:41   201s] WARNING   ENCLF-200           19  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/19 09:49:41   201s] WARNING   ENCLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/19 09:49:41   201s] WARNING   ENCFP-325            1  Floorplan of the design is resized. All ...
[04/19 09:49:41   201s] WARNING   ENCFP-3961           4  The techSite '%s' has no related cells i...
[04/19 09:49:41   201s] WARNING   ENCTS-414            1  There is mismatch in pin direction for t...
[04/19 09:49:41   201s] *** Message Summary: 37 warning(s), 0 error(s)
[04/19 09:49:41   201s] 
[04/19 09:49:41   201s] --- Ending "Encounter" (totcpu=0:03:21, real=0:20:17, mem=594.9M) ---
