```verilog
module TopModule (
    input c,
    input d,
    output [3:0] mux_in
);

    wire m0, m1, m2, m3;
    
    // Implementing the K-map logic using 2-to-1 multiplexers
    assign m0 = (c & d) | (c & ~d);
    assign m1 = (c & ~d) | (~c & ~d);
    assign m2 = (c & d) | (~c & d) | (~c & ~d);
    assign m3 = (c & ~d) | (c & d) | (~c & ~d);
    
    // Connecting the outputs of the 2-to-1 multiplexers to the 4-to-1 multiplexer inputs
    assign mux_in[0] = m0 ? 1'b1 : 1'b0;
    assign mux_in[1] = m1 ? 1'b1 : 1'b0;
    assign mux_in[2] = m2 ? 1'b1 : 1'b0;
    assign mux_in[3] = m3 ? 1'b1 : 1'b0;
    
endmodule
```