Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 19 16:50:12 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: startbtn (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: flag_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: gameOn_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: n_0_129_BUFG_inst/O (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: pressed_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: r/cnt_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: r/cnt_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: r/cnt_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: r/cnt_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: r/cnt_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: r/cnt_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: reset_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: s/rnd_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: s/rnd_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: s/rnd_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: s/rnd_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 73 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 15 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.863        0.000                      0                   36        0.209        0.000                      0                   36        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.863        0.000                      0                   36        0.209        0.000                      0                   36        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 dis/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.730ns (18.144%)  route 3.293ns (81.856%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.618     5.139    dis/CLK
    SLICE_X0Y24          FDCE                                         r  dis/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  dis/clkdiv_reg[18]/Q
                         net (fo=10, routed)          2.707     8.302    dis/s[0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.426 r  dis/digit[0]_i_2/O
                         net (fo=1, routed)           0.586     9.013    dis/digit[0]_i_2_n_1
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.150     9.163 r  dis/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     9.163    dis/digit[0]_i_1_n_1
    SLICE_X38Y36         FDRE                                         r  dis/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.781    dis/CLK
    SLICE_X38Y36         FDRE                                         r  dis/digit_reg[0]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.092    15.026    dis/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 dis/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.580ns (18.648%)  route 2.530ns (81.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.618     5.139    dis/CLK
    SLICE_X0Y24          FDCE                                         r  dis/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  dis/clkdiv_reg[18]/Q
                         net (fo=10, routed)          2.530     8.126    dis/s[0]
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.124     8.250 r  dis/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     8.250    dis/digit[3]_i_1_n_1
    SLICE_X37Y36         FDRE                                         r  dis/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.781    dis/CLK
    SLICE_X37Y36         FDRE                                         r  dis/digit_reg[3]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X37Y36         FDRE (Setup_fdre_C_D)        0.029    14.963    dis/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 dis/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.580ns (18.580%)  route 2.542ns (81.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.618     5.139    dis/CLK
    SLICE_X0Y24          FDCE                                         r  dis/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  dis/clkdiv_reg[18]/Q
                         net (fo=10, routed)          2.542     8.137    dis/s[0]
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.261 r  dis/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     8.261    dis/digit[1]_i_1_n_1
    SLICE_X38Y36         FDRE                                         r  dis/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.781    dis/CLK
    SLICE_X38Y36         FDRE                                         r  dis/digit_reg[1]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.081    15.015    dis/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 dis/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.580ns (19.426%)  route 2.406ns (80.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.618     5.139    dis/CLK
    SLICE_X0Y24          FDCE                                         r  dis/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  dis/clkdiv_reg[19]/Q
                         net (fo=10, routed)          2.406     8.001    dis/s[1]
    SLICE_X36Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.125 r  dis/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     8.125    dis/digit[2]_i_1_n_1
    SLICE_X36Y36         FDRE                                         r  dis/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.781    dis/CLK
    SLICE_X36Y36         FDRE                                         r  dis/digit_reg[2]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X36Y36         FDRE (Setup_fdre_C_D)        0.029    14.963    dis/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 s/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rnd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.794ns (29.253%)  route 1.920ns (70.747%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563     5.084    s/CLK
    SLICE_X34Y41         FDRE                                         r  s/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  s/cnt_reg[3]/Q
                         net (fo=4, routed)           0.693     6.296    s/cnt_reg__0[3]
    SLICE_X35Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.420 r  s/rnd[3]_i_2/O
                         net (fo=2, routed)           0.639     7.059    s/rnd[3]_i_2_n_1
    SLICE_X35Y40         LUT2 (Prop_lut2_I0_O)        0.152     7.211 r  s/rnd[2]_i_1/O
                         net (fo=2, routed)           0.588     7.799    s/rnd[2]_i_1_n_1
    SLICE_X34Y40         FDRE                                         r  s/rnd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.442    14.783    s/CLK
    SLICE_X34Y40         FDRE                                         r  s/rnd_reg[2]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)       -0.236    14.787    s/rnd_reg[2]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 s/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.794ns (29.784%)  route 1.872ns (70.216%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563     5.084    s/CLK
    SLICE_X34Y41         FDRE                                         r  s/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  s/cnt_reg[3]/Q
                         net (fo=4, routed)           0.693     6.296    s/cnt_reg__0[3]
    SLICE_X35Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.420 r  s/rnd[3]_i_2/O
                         net (fo=2, routed)           0.639     7.059    s/rnd[3]_i_2_n_1
    SLICE_X35Y40         LUT2 (Prop_lut2_I0_O)        0.152     7.211 r  s/rnd[2]_i_1/O
                         net (fo=2, routed)           0.539     7.750    s/rnd[2]_i_1_n_1
    SLICE_X35Y40         FDRE                                         r  s/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.442    14.783    s/CLK
    SLICE_X35Y40         FDRE                                         r  s/cnt_reg[6]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)       -0.255    14.768    s/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 s/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rnd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.766ns (28.214%)  route 1.949ns (71.786%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563     5.084    s/CLK
    SLICE_X34Y41         FDRE                                         r  s/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  s/cnt_reg[3]/Q
                         net (fo=4, routed)           0.693     6.296    s/cnt_reg__0[3]
    SLICE_X35Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.420 r  s/rnd[3]_i_2/O
                         net (fo=2, routed)           0.639     7.059    s/rnd[3]_i_2_n_1
    SLICE_X35Y40         LUT3 (Prop_lut3_I0_O)        0.124     7.183 r  s/rnd[3]_i_1/O
                         net (fo=2, routed)           0.616     7.799    s/rnd[3]_i_1_n_1
    SLICE_X34Y40         FDRE                                         r  s/rnd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.442    14.783    s/CLK
    SLICE_X34Y40         FDRE                                         r  s/rnd_reg[3]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)       -0.028    14.995    s/rnd_reg[3]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 dis/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 1.657ns (68.822%)  route 0.751ns (31.178%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.625     5.146    dis/CLK
    SLICE_X0Y20          FDCE                                         r  dis/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  dis/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.751     6.353    dis/clkdiv_reg_n_1_[3]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.878 r  dis/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    dis/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  dis/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    dis/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  dis/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    dis/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  dis/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    dis/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.554 r  dis/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.554    dis/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y24          FDCE                                         r  dis/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.502    14.843    dis/CLK
    SLICE_X0Y24          FDCE                                         r  dis/clkdiv_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.062    15.144    dis/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 dis/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 1.636ns (68.548%)  route 0.751ns (31.452%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.625     5.146    dis/CLK
    SLICE_X0Y20          FDCE                                         r  dis/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  dis/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.751     6.353    dis/clkdiv_reg_n_1_[3]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.878 r  dis/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    dis/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  dis/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    dis/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  dis/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    dis/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  dis/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    dis/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.533 r  dis/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.533    dis/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y24          FDCE                                         r  dis/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.502    14.843    dis/CLK
    SLICE_X0Y24          FDCE                                         r  dis/clkdiv_reg[19]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.062    15.144    dis/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 dis/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.562ns (67.541%)  route 0.751ns (32.459%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.625     5.146    dis/CLK
    SLICE_X0Y20          FDCE                                         r  dis/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  dis/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.751     6.353    dis/clkdiv_reg_n_1_[3]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.878 r  dis/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    dis/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  dis/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    dis/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  dis/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    dis/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  dis/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    dis/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.459 r  dis/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.459    dis/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y24          FDCE                                         r  dis/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.502    14.843    dis/CLK
    SLICE_X0Y24          FDCE                                         r  dis/clkdiv_reg[18]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.062    15.144    dis/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  7.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 s/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.444    s/CLK
    SLICE_X34Y41         FDRE                                         r  s/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  s/cnt_reg[3]/Q
                         net (fo=4, routed)           0.105     1.713    s/cnt_reg__0[3]
    SLICE_X35Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.758 r  s/rnd[0]_i_1/O
                         net (fo=2, routed)           0.000     1.758    s/rnd[0]_i_1_n_1
    SLICE_X35Y41         FDRE                                         r  s/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.957    s/CLK
    SLICE_X35Y41         FDRE                                         r  s/cnt_reg[4]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.092     1.549    s/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 s/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.444    s/CLK
    SLICE_X35Y41         FDRE                                         r  s/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  s/cnt_reg[1]/Q
                         net (fo=6, routed)           0.163     1.748    s/cnt_reg__0[1]
    SLICE_X35Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  s/rnd[1]_i_1/O
                         net (fo=2, routed)           0.000     1.793    s/rnd[1]_i_1_n_1
    SLICE_X35Y41         FDRE                                         r  s/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.957    s/CLK
    SLICE_X35Y41         FDRE                                         r  s/cnt_reg[5]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.092     1.536    s/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 s/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.444    s/CLK
    SLICE_X35Y40         FDRE                                         r  s/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  s/cnt_reg[0]/Q
                         net (fo=7, routed)           0.168     1.753    s/cnt_reg__0[0]
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.798 r  s/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    s/p_0_in[0]
    SLICE_X35Y40         FDRE                                         r  s/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.957    s/CLK
    SLICE_X35Y40         FDRE                                         r  s/cnt_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.091     1.535    s/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dis/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    dis/CLK
    SLICE_X0Y22          FDCE                                         r  dis/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dis/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.121     1.731    dis/clkdiv_reg_n_1_[10]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  dis/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    dis/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y22          FDCE                                         r  dis/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.853     1.980    dis/CLK
    SLICE_X0Y22          FDCE                                         r  dis/clkdiv_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    dis/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dis/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.466    dis/CLK
    SLICE_X0Y23          FDCE                                         r  dis/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  dis/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.121     1.729    dis/clkdiv_reg_n_1_[14]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  dis/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    dis/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y23          FDCE                                         r  dis/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     1.978    dis/CLK
    SLICE_X0Y23          FDCE                                         r  dis/clkdiv_reg[14]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105     1.571    dis/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dis/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    dis/CLK
    SLICE_X0Y21          FDCE                                         r  dis/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dis/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.731    dis/clkdiv_reg_n_1_[6]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  dis/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    dis/clkdiv_reg[4]_i_1_n_6
    SLICE_X0Y21          FDCE                                         r  dis/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.854     1.981    dis/CLK
    SLICE_X0Y21          FDCE                                         r  dis/clkdiv_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.105     1.573    dis/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 s/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.756%)  route 0.147ns (39.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.444    s/CLK
    SLICE_X35Y40         FDRE                                         r  s/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  s/cnt_reg[6]/Q
                         net (fo=2, routed)           0.147     1.719    s/cnt_reg__0[6]
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.099     1.818 r  s/rnd[3]_i_1/O
                         net (fo=2, routed)           0.000     1.818    s/rnd[3]_i_1_n_1
    SLICE_X35Y40         FDRE                                         r  s/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.957    s/CLK
    SLICE_X35Y40         FDRE                                         r  s/cnt_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.092     1.536    s/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 s/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.183ns (43.142%)  route 0.241ns (56.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.444    s/CLK
    SLICE_X35Y40         FDRE                                         r  s/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  s/cnt_reg[0]/Q
                         net (fo=7, routed)           0.241     1.826    s/cnt_reg__0[0]
    SLICE_X35Y41         LUT3 (Prop_lut3_I0_O)        0.042     1.868 r  s/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.868    s/p_0_in[2]
    SLICE_X35Y41         FDRE                                         r  s/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.957    s/CLK
    SLICE_X35Y41         FDRE                                         r  s/cnt_reg[2]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.107     1.567    s/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dis/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    dis/CLK
    SLICE_X0Y22          FDCE                                         r  dis/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dis/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.121     1.731    dis/clkdiv_reg_n_1_[10]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.875 r  dis/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    dis/clkdiv_reg[8]_i_1_n_5
    SLICE_X0Y22          FDCE                                         r  dis/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.853     1.980    dis/CLK
    SLICE_X0Y22          FDCE                                         r  dis/clkdiv_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    dis/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dis/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.466    dis/CLK
    SLICE_X0Y23          FDCE                                         r  dis/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  dis/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.121     1.729    dis/clkdiv_reg_n_1_[14]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.873 r  dis/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    dis/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y23          FDCE                                         r  dis/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     1.978    dis/CLK
    SLICE_X0Y23          FDCE                                         r  dis/clkdiv_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105     1.571    dis/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk1_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    dis/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    dis/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    dis/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    dis/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    dis/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    dis/clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    dis/clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    dis/clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    dis/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    dis/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    dis/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    dis/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    dis/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    dis/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    dis/clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    dis/clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    dis/clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    dis/clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    dis/clkdiv_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    dis/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    dis/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    dis/clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    dis/clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    dis/clkdiv_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    dis/clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    dis/clkdiv_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    dis/clkdiv_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    dis/clkdiv_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    dis/clkdiv_reg[19]/C



