$comment
	File created using the following command:
		vcd file subtrator_completo.msim.vcd -direction
$end
$date
	Fri Sep 14 15:55:14 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module subtrator_completo_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # bin $end
$var wire 1 $ bout $end
$var wire 1 % d $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , d~output_o $end
$var wire 1 - bout~output_o $end
$var wire 1 . bin~input_o $end
$var wire 1 / a~input_o $end
$var wire 1 0 b~input_o $end
$var wire 1 1 MS2|d~combout $end
$var wire 1 2 bout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
1.
1/
00
01
02
$end
#30000
0#
0.
11
1,
1%
#70000
1"
1#
10
1.
12
1-
1$
#100000
0#
0.
02
01
0,
0-
0$
0%
#160000
0!
1#
0/
1.
12
1-
1$
#190000
0#
0.
11
1,
1%
#270000
0"
1#
00
1.
#300000
0#
0.
02
01
0,
0-
0$
0%
#1000000
