<div id="pf179" class="pf w0 h0" data-page-no="179"><div class="pc pc179 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg179.png"/><div class="t m0 x127 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">MCG_C5 field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x4 h9 y217e ff1 fs2 fc0 sc0 ls0 ws0">Table 24-7.<span class="_ _1a"> </span>PLL External Reference Divide Factor (continued)</div><div class="t m0 xa1 h7 y217f ff2 fs4 fc0 sc0 ls0 ws32e">00100 5<span class="_ _79"> </span>01100 13<span class="_ _7f"> </span>10100 21<span class="_ _94"> </span>11100 Reserve</div><div class="t m0 x12e h7 y2180 ff2 fs4 fc0 sc0 ls0">d</div><div class="t m0 xa1 h7 y2181 ff2 fs4 fc0 sc0 ls0 ws32e">00101 6<span class="_ _79"> </span>01101 14<span class="_ _7f"> </span>10101 22<span class="_ _94"> </span>11101 Reserve</div><div class="t m0 x12e h7 y2182 ff2 fs4 fc0 sc0 ls0">d</div><div class="t m0 xa1 h7 y2183 ff2 fs4 fc0 sc0 ls0 ws32e">00110 7<span class="_ _79"> </span>01110 15<span class="_ _7f"> </span>10110 23<span class="_ _94"> </span>11110 Reserve</div><div class="t m0 x12e h7 y2184 ff2 fs4 fc0 sc0 ls0">d</div><div class="t m0 xa1 h7 y2185 ff2 fs4 fc0 sc0 ls0 ws32e">00111 8<span class="_ _79"> </span>01111 16<span class="_ _7f"> </span>10111 24<span class="_ _94"> </span>11111 Reserve</div><div class="t m0 x12e h7 y2186 ff2 fs4 fc0 sc0 ls0">d</div><div class="t m0 x9 h1b y2187 ff1 fsc fc0 sc0 ls0 ws0">24.3.6<span class="_ _b"> </span>MCG Control 6 Register (MCG_C6)</div><div class="t m0 x9 h7 y13e7 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4006_4000h base + 5h offset = 4006_4005h</div><div class="t m0 x81 h1d y2188 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y2189 ff2 fs4 fc0 sc0 ls0 ws32f">Read <span class="ws330 ve">LOLIE0 PLLS<span class="_ _1b2"> </span>CME0<span class="_ _1a2"> </span>VDIV0</span></div><div class="t m0 x8b h7 y218a ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y218b ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x26 h9 y218c ff1 fs2 fc0 sc0 ls0 ws0">MCG_C6 field descriptions</div><div class="t m0 x12c h10 y218d ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y218e ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y218f ff2 fs4 fc0 sc0 ls0">LOLIE0</div><div class="t m0 x83 h7 y218e ff2 fs4 fc0 sc0 ls0 ws0">Loss of Lock Interrrupt Enable</div><div class="t m0 x83 h7 yf71 ff2 fs4 fc0 sc0 ls0 ws0">Determines if an interrupt request is made following a loss of lock indication. This bit only has an effect</div><div class="t m0 x83 h7 y2190 ff2 fs4 fc0 sc0 ls0 ws0">when LOLS 0 is set.</div><div class="t m0 x83 h7 y2191 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No interrupt request is generated on loss of lock.</div><div class="t m0 x83 h7 y2192 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Generate an interrupt request on loss of lock.</div><div class="t m0 x97 h7 y2193 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x3a h7 y2194 ff2 fs4 fc0 sc0 ls0">PLLS</div><div class="t m0 x83 h7 y2193 ff2 fs4 fc0 sc0 ls0 ws0">PLL Select</div><div class="t m0 x83 h7 y2195 ff2 fs4 fc0 sc0 ls0 ws0">Controls whether the PLL or FLL output is selected as the MCG source when CLKS[1:0]=00. If the PLLS</div><div class="t m0 x83 h7 y2196 ff2 fs4 fc0 sc0 ls0 ws0">bit is cleared and PLLCLKEN 0 is not set, the PLL is disabled in all modes. If the PLLS is set, the FLL is</div><div class="t m0 x83 h7 y2197 ff2 fs4 fc0 sc0 ls0 ws0">disabled in all modes.</div><div class="t m0 x83 h7 y2198 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>FLL is selected.</div><div class="t m0 x83 h7 y2199 ff2 fs4 fc0 sc0 ls1f4">1<span class="ls0 ws0 v18">PLL is selected (PRDIV 0 need to be programmed to the correct divider to generate a PLL reference</span></div><div class="t m0 x5 h7 y219a ff2 fs4 fc0 sc0 ls0 ws0">clock in the range of 2â€“4 MHz prior to setting the PLLS bit).</div><div class="t m0 x97 h7 y219b ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x95 h7 y219c ff2 fs4 fc0 sc0 ls0">CME0</div><div class="t m0 x83 h7 y219b ff2 fs4 fc0 sc0 ls0 ws0">Clock Monitor Enable</div><div class="t m0 x83 h7 y219d ff2 fs4 fc0 sc0 ls0 ws0">Enables the loss of clock monitoring circuit for the OSC0 external reference mux select. The LOCRE0 bit</div><div class="t m0 x83 h7 y219e ff2 fs4 fc0 sc0 ls0 ws0">will determine if a interrupt or a reset request is generated following a loss of OSC0 indication. The CME0</div><div class="t m0 x83 h7 y219f ff2 fs4 fc0 sc0 ls0 ws0">bit should only be set to a logic 1 when the MCG is in an operational mode that uses the external clock</div><div class="t m0 x83 h7 y21a0 ff2 fs4 fc0 sc0 ls0 ws0">(FEE, FBE, PEE, PBE, or BLPE) . Whenever the CME0 bit is set to a logic 1, the value of the RANGE0</div><div class="t m0 x83 h7 y21a1 ff2 fs4 fc0 sc0 ls0 ws0">bits in the C2 register should not be changed. CME0 bit should be set to a logic 0 before the MCG enters</div><div class="t m0 x1b h7 y21a2 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x102 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 24 Multipurpose Clock Generator (MCG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>377</div><a class="l" href="#pf179" data-dest-detail='[377,"XYZ",null,359.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:122.741000px;bottom:424.667000px;width:30.519000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf179" data-dest-detail='[377,"XYZ",null,277.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:182.993000px;bottom:424.667000px;width:22.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf179" data-dest-detail='[377,"XYZ",null,170.767,null]'><div class="d m1" style="border-style:none;position:absolute;left:237.499000px;bottom:424.667000px;width:25.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17a" data-dest-detail='[378,"XYZ",null,626.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:404.995000px;bottom:424.667000px;width:26.010000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
