<profile>

<section name = "Vitis HLS Report for 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s'" level="0">
<item name = "Date">Tue Jun 25 13:53:36 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Layer_Norm.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">550, 551, 5.500 us, 5.510 us, 512, 512, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_293_1">550, 550, 40, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 116, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 182, -</column>
<column name="Register">-, -, 703, 32, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln293_fu_232_p2">+, 0, 0, 71, 64, 64</column>
<column name="j_fu_198_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_state41_pp0_stage0_iter39">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_201">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_472">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln293_fu_204_p2">icmp, 0, 0, 11, 9, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="addr_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter39">9, 2, 1, 2</column>
<column name="ap_phi_mux_do_init_phi_fu_146_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_j1_phi_fu_162_p6">14, 3, 9, 27</column>
<column name="ap_phi_mux_ln_data_addr_rewind_idx_phi_fu_176_p6">14, 3, 64, 192</column>
<column name="ap_phi_reg_pp0_iter2_ln_data_addr_phi_idx_reg_186">9, 2, 64, 128</column>
<column name="done">9, 2, 1, 2</column>
<column name="j1_reg_158">9, 2, 9, 18</column>
<column name="ln_data_addr_phi_idx_reg_186">9, 2, 64, 128</column>
<column name="ln_data_addr_rewind_idx_reg_172">9, 2, 64, 128</column>
<column name="ln_data_blk_n_AW">9, 2, 1, 2</column>
<column name="ln_data_blk_n_B">9, 2, 1, 2</column>
<column name="ln_data_blk_n_W">9, 2, 1, 2</column>
<column name="outputs_blk_n">9, 2, 1, 2</column>
<column name="store_temp10_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ln_data_addr_phi_idx_reg_186">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter2_ln_data_addr_phi_idx_reg_186">64, 0, 64, 0</column>
<column name="do_init_reg_142">1, 0, 1, 0</column>
<column name="done_preg">1, 0, 32, 31</column>
<column name="icmp_ln293_reg_272">1, 0, 1, 0</column>
<column name="j1_reg_158">9, 0, 9, 0</column>
<column name="j_reg_267">9, 0, 9, 0</column>
<column name="l_x_reg_282">256, 0, 256, 0</column>
<column name="ln_data_addr_phi_idx_reg_186">64, 0, 64, 0</column>
<column name="ln_data_addr_rewind_idx_reg_172">64, 0, 64, 0</column>
<column name="sext_ln293_reg_276">64, 0, 64, 0</column>
<column name="icmp_ln293_reg_272">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, (anonymous namespace)Store&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, (anonymous namespace)Store&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, (anonymous namespace)Store&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, (anonymous namespace)Store&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, (anonymous namespace)Store&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, (anonymous namespace)Store&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, (anonymous namespace)Store&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="outputs_dout">in, 64, ap_fifo, outputs, pointer</column>
<column name="outputs_num_data_valid">in, 4, ap_fifo, outputs, pointer</column>
<column name="outputs_fifo_cap">in, 4, ap_fifo, outputs, pointer</column>
<column name="outputs_empty_n">in, 1, ap_fifo, outputs, pointer</column>
<column name="outputs_read">out, 1, ap_fifo, outputs, pointer</column>
<column name="addr_dout">in, 32, ap_fifo, addr, pointer</column>
<column name="addr_num_data_valid">in, 4, ap_fifo, addr, pointer</column>
<column name="addr_fifo_cap">in, 4, ap_fifo, addr, pointer</column>
<column name="addr_empty_n">in, 1, ap_fifo, addr, pointer</column>
<column name="addr_read">out, 1, ap_fifo, addr, pointer</column>
<column name="m_axi_ln_data_AWVALID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWREADY">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWADDR">out, 64, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWLEN">out, 32, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWSIZE">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWBURST">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWLOCK">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWCACHE">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWPROT">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWQOS">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWREGION">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWUSER">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WVALID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WREADY">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WDATA">out, 256, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WSTRB">out, 32, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WLAST">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WUSER">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARVALID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARREADY">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARADDR">out, 64, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARLEN">out, 32, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARSIZE">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARBURST">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARLOCK">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARCACHE">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARPROT">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARQOS">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARREGION">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARUSER">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RVALID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RREADY">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RDATA">in, 256, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RLAST">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RFIFONUM">in, 13, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RUSER">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RRESP">in, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BVALID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BREADY">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BRESP">in, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BUSER">in, 1, m_axi, ln_data, pointer</column>
<column name="store_temp10_dout">in, 256, ap_fifo, store_temp10, pointer</column>
<column name="store_temp10_num_data_valid">in, 5, ap_fifo, store_temp10, pointer</column>
<column name="store_temp10_fifo_cap">in, 5, ap_fifo, store_temp10, pointer</column>
<column name="store_temp10_empty_n">in, 1, ap_fifo, store_temp10, pointer</column>
<column name="store_temp10_read">out, 1, ap_fifo, store_temp10, pointer</column>
<column name="done">out, 32, ap_vld, done, pointer</column>
<column name="done_ap_vld">out, 1, ap_vld, done, pointer</column>
</table>
</item>
</section>
</profile>
