<profile>

<section name = "Vivado HLS Report for 'data_redir_m'" level="0">
<item name = "Date">Sun Dec 20 18:50:41 2020
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">rendering</item>
<item name = "Solution">data_redir_m</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.295, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">11, 11, 11, 11, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_rasterization1_odd_m_fu_70">rasterization1_odd_m, 4, 4, 4, 4, none</column>
<column name="grp_rasterization1_even_s_fu_97">rasterization1_even_s, 4, 4, 4, 4, none</column>
<column name="call_ret_projection_odd_m_fu_124">projection_odd_m, 0, 0, 0, 0, none</column>
<column name="call_ret1_projection_even_m_fu_132">projection_even_m, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 82</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 6, 590, 1356</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 62</column>
<column name="Register">-, -, 250, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="call_ret1_projection_even_m_fu_132">projection_even_m, 0, 0, 0, 169</column>
<column name="call_ret_projection_odd_m_fu_124">projection_odd_m, 0, 0, 0, 169</column>
<column name="grp_rasterization1_even_s_fu_97">rasterization1_even_s, 0, 3, 295, 509</column>
<column name="grp_rasterization1_odd_m_fu_70">rasterization1_odd_m, 0, 3, 295, 509</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="data_redir_m_in_1_as_fu_224_p2">+, 0, 0, 39, 32, 3</column>
<column name="data_redir_m_in_1_lo_1_fu_212_p2">+, 0, 0, 39, 32, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Input_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="data_redir_m_in_1">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="data_redir_m_in_1">32, 0, 32, 0</column>
<column name="data_redir_m_in_1_lo_reg_305">32, 0, 32, 0</column>
<column name="grp_rasterization1_even_s_fu_97_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rasterization1_odd_m_fu_70_ap_start_reg">1, 0, 1, 0</column>
<column name="reg_140">32, 0, 32, 0</column>
<column name="reg_146">32, 0, 32, 0</column>
<column name="triangle_2ds_1_x0_V_reg_235">8, 0, 8, 0</column>
<column name="triangle_2ds_1_x1_V_reg_245">8, 0, 8, 0</column>
<column name="triangle_2ds_1_x2_V_reg_255">8, 0, 8, 0</column>
<column name="triangle_2ds_1_y0_V_reg_240">8, 0, 8, 0</column>
<column name="triangle_2ds_1_y1_V_reg_250">8, 0, 8, 0</column>
<column name="triangle_2ds_1_y2_V_reg_260">8, 0, 8, 0</column>
<column name="triangle_2ds_1_z_V_reg_265">8, 0, 8, 0</column>
<column name="triangle_2ds_2_x0_V_reg_270">8, 0, 8, 0</column>
<column name="triangle_2ds_2_x1_V_reg_280">8, 0, 8, 0</column>
<column name="triangle_2ds_2_x2_V_reg_290">8, 0, 8, 0</column>
<column name="triangle_2ds_2_y0_V_reg_275">8, 0, 8, 0</column>
<column name="triangle_2ds_2_y1_V_reg_285">8, 0, 8, 0</column>
<column name="triangle_2ds_2_y2_V_reg_295">8, 0, 8, 0</column>
<column name="triangle_2ds_2_z_V_reg_300">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, data_redir_m, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, data_redir_m, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, data_redir_m, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, data_redir_m, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, data_redir_m, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, data_redir_m, return value</column>
<column name="Input_1_V_V">in, 32, ap_hs, Input_1_V_V, pointer</column>
<column name="Input_1_V_V_ap_vld">in, 1, ap_hs, Input_1_V_V, pointer</column>
<column name="Input_1_V_V_ap_ack">out, 1, ap_hs, Input_1_V_V, pointer</column>
<column name="Output_1_V_V">out, 32, ap_hs, Output_1_V_V, pointer</column>
<column name="Output_1_V_V_ap_vld">out, 1, ap_hs, Output_1_V_V, pointer</column>
<column name="Output_1_V_V_ap_ack">in, 1, ap_hs, Output_1_V_V, pointer</column>
<column name="Output_2_V_V">out, 32, ap_hs, Output_2_V_V, pointer</column>
<column name="Output_2_V_V_ap_vld">out, 1, ap_hs, Output_2_V_V, pointer</column>
<column name="Output_2_V_V_ap_ack">in, 1, ap_hs, Output_2_V_V, pointer</column>
</table>
</item>
</section>
</profile>
