#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 17 17:14:21 2023
# Process ID: 20028
# Current directory: E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.runs/synth_1
# Command line: vivado.exe -log Cordic_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Cordic_top.tcl
# Log file: E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.runs/synth_1/Cordic_top.vds
# Journal file: E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Cordic_top.tcl -notrace
Command: synth_design -top Cordic_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 457.336 ; gain = 95.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Cordic_top' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/Cordic_top.v:12]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/clk_div.v:13]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/clk_div.v:13]
INFO: [Synth 8-6157] synthesizing module 'keyBoard' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/keyBoard.v:12]
WARNING: [Synth 8-5788] Register xkey_reg in module keyBoard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/keyBoard.v:93]
INFO: [Synth 8-6155] done synthesizing module 'keyBoard' (2#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/keyBoard.v:12]
INFO: [Synth 8-6157] synthesizing module 'keyBoard_state' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:13]
	Parameter IDLE bound to: 3'b000 
	Parameter DATA_1 bound to: 3'b001 
	Parameter WAIT_1 bound to: 3'b010 
	Parameter DATA_2 bound to: 3'b011 
	Parameter WAIT_2 bound to: 3'b100 
	Parameter DATA_3 bound to: 3'b101 
	Parameter FINISH bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:57]
INFO: [Synth 8-6155] done synthesizing module 'keyBoard_state' (3#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/keyBoard_state.v:13]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/display.v:13]
INFO: [Synth 8-6157] synthesizing module 'seg7' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/seg7.v:13]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (4#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/seg7.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display' (5#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/display.v:13]
INFO: [Synth 8-6157] synthesizing module 'bcd2bin' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/bcd2bin.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bcd2bin' (6#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/bcd2bin.v:12]
INFO: [Synth 8-6157] synthesizing module 'cordic_sin_cos' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:12]
	Parameter rot_0 bound to: 2949120 - type: integer 
	Parameter rot_1 bound to: 1740970 - type: integer 
	Parameter rot_2 bound to: 919876 - type: integer 
	Parameter rot_3 bound to: 466944 - type: integer 
	Parameter rot_4 bound to: 234376 - type: integer 
	Parameter rot_5 bound to: 117303 - type: integer 
	Parameter rot_6 bound to: 58668 - type: integer 
	Parameter rot_7 bound to: 29334 - type: integer 
	Parameter rot_8 bound to: 14667 - type: integer 
	Parameter rot_9 bound to: 7333 - type: integer 
	Parameter rot_10 bound to: 3670 - type: integer 
	Parameter rot_11 bound to: 1835 - type: integer 
	Parameter rot_12 bound to: 918 - type: integer 
	Parameter rot_13 bound to: 459 - type: integer 
	Parameter rot_14 bound to: 229 - type: integer 
	Parameter rot_15 bound to: 118 - type: integer 
	Parameter PIPELINE bound to: 5'b10000 
	Parameter KN bound to: 39797 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START_CAL bound to: 2'b01 
	Parameter WAIT_CAL bound to: 2'b10 
	Parameter FINISH_CAL bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:85]
INFO: [Synth 8-226] default block is never used [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:134]
WARNING: [Synth 8-6014] Unused sequential element z16_reg was removed.  [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:559]
WARNING: [Synth 8-5788] Register quadrant_reg in module cordic_sin_cos is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:185]
INFO: [Synth 8-6155] done synthesizing module 'cordic_sin_cos' (7#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:12]
INFO: [Synth 8-6157] synthesizing module 'int2float' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/int2float.v:12]
	Parameter IDLE bound to: 2'b00 
	Parameter START_TO bound to: 2'b01 
	Parameter WAIT_TO bound to: 2'b10 
	Parameter FINISH_TO bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/int2float.v:61]
INFO: [Synth 8-226] default block is never used [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/int2float.v:88]
INFO: [Synth 8-6155] done synthesizing module 'int2float' (8#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/int2float.v:12]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd_54bits' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v:12]
	Parameter IDLE bound to: 2'b00 
	Parameter START_TO bound to: 2'b01 
	Parameter FINISH_TO bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd_54bits' (9#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v:12]
INFO: [Synth 8-6157] synthesizing module 'seg_select' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/seg_select.v:12]
INFO: [Synth 8-6155] done synthesizing module 'seg_select' (10#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/seg_select.v:12]
INFO: [Synth 8-6157] synthesizing module 'vga_640_480' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/vga_640_480.v:13]
	Parameter hpixels bound to: 10'b1100100000 
	Parameter vlines bound to: 10'b1000001101 
	Parameter hbp bound to: 10'b0010010000 
	Parameter hfp bound to: 10'b1100010000 
	Parameter vbp bound to: 10'b0000100011 
	Parameter vfp bound to: 10'b1000000011 
WARNING: [Synth 8-5788] Register vsenable_reg in module vga_640_480 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/vga_640_480.v:38]
INFO: [Synth 8-6155] done synthesizing module 'vga_640_480' (11#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/vga_640_480.v:13]
INFO: [Synth 8-6157] synthesizing module 'vga_initials' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/vga_initials.v:12]
	Parameter hbp bound to: 10'b0010010000 
	Parameter vbp bound to: 10'b0000100010 
	Parameter up_pos bound to: 267 - type: integer 
	Parameter down_pos bound to: 274 - type: integer 
	Parameter left_pos bound to: 441 - type: integer 
	Parameter right_pos bound to: 470 - type: integer 
	Parameter W bound to: 35 - type: integer 
	Parameter H bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM_set' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/RAM_set.v:12]
INFO: [Synth 8-6155] done synthesizing module 'RAM_set' (12#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/RAM_set.v:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_initials' (13#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/vga_initials.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Cordic_top' (14#1) [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/Cordic_top.v:12]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[31]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[30]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[29]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[28]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[27]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[26]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[25]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[24]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[23]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[22]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[21]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[20]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[19]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[18]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[17]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[31]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[30]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[29]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[28]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[27]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[26]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[25]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[24]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[23]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[22]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[21]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[20]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[19]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[18]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[17]
WARNING: [Synth 8-3331] design Cordic_top has unconnected port start_key
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 521.262 ; gain = 159.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 521.262 ; gain = 159.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 521.262 ; gain = 159.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc]
Finished Parsing XDC File [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Cordic_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Cordic_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 877.262 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 877.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 877.262 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 877.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 877.262 ; gain = 515.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 877.262 ; gain = 515.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 877.262 ; gain = 515.363
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_25M" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'keyBoard_state'
INFO: [Synth 8-5546] ROM "angle_bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finish" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:216]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:239]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:239]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:239]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:262]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:262]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:262]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:285]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:285]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:285]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:308]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:308]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:308]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:331]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:331]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:331]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:354]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:354]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:377]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:377]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:400]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:400]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:423]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:423]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:446]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:446]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:469]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:469]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:492]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:492]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:515]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:515]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:538]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:538]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:561]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:561]
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'cordic_sin_cos'
INFO: [Synth 8-5544] ROM "sin_sign" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sin" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "finish" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'int2float'
INFO: [Synth 8-5544] ROM "finish" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sin" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'bin2bcd_54bits'
INFO: [Synth 8-5544] ROM "finish" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'col6_reg[7:0]' into 'col0_reg[7:0]' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/RAM_set.v:34]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                  DATA_1 |                          0000010 |                              001
                  WAIT_1 |                          0000100 |                              010
                  DATA_2 |                          0001000 |                              011
                  WAIT_2 |                          0010000 |                              100
                  DATA_3 |                          0100000 |                              101
                  FINISH |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'one-hot' in module 'keyBoard_state'
WARNING: [Synth 8-327] inferring latch for variable 'sin_reg' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               START_CAL |                               01 |                               01
                WAIT_CAL |                               10 |                               10
              FINISH_CAL |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'cordic_sin_cos'
WARNING: [Synth 8-327] inferring latch for variable 'cos_reg' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'sin_sign_reg' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'cos_sign_reg' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'finish_reg' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v:87]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                START_TO |                               01 |                               01
                 WAIT_TO |                               10 |                               10
               FINISH_TO |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'int2float'
WARNING: [Synth 8-327] inferring latch for variable 'sin_reg' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/int2float.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'cos_reg' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/int2float.v:72]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                START_TO |                               01 |                               01
               FINISH_TO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'bin2bcd_54bits'
WARNING: [Synth 8-327] inferring latch for variable 'sin_bcd_reg' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'cos_bcd_reg' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 877.262 ; gain = 515.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 32    
	   2 Input     32 Bit       Adders := 19    
	   3 Input     32 Bit       Adders := 32    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 35    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              122 Bit    Registers := 2     
	               54 Bit    Registers := 34    
	               32 Bit    Registers := 50    
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 35    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    122 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 35    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 10    
	  14 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  11 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	  12 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module keyBoard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module keyBoard_state 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     12 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module bcd2bin 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module cordic_sin_cos 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 19    
	   3 Input     32 Bit       Adders := 32    
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 4     
Module int2float 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 32    
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 34    
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module bin2bcd_54bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 34    
+---Registers : 
	              122 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    122 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module seg_select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module vga_640_480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RAM_set 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
Module vga_initials 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "angle_bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'u_ram_2/col0_reg[7:0]' into 'u_ram_1/col0_reg[7:0]' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/RAM_set.v:28]
INFO: [Synth 8-4471] merging register 'u_ram_3/col0_reg[7:0]' into 'u_ram_1/col0_reg[7:0]' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/RAM_set.v:28]
INFO: [Synth 8-4471] merging register 'u_ram_4/col0_reg[7:0]' into 'u_ram_1/col0_reg[7:0]' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/RAM_set.v:28]
INFO: [Synth 8-4471] merging register 'u_ram_5/col0_reg[7:0]' into 'u_ram_1/col0_reg[7:0]' [E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.srcs/sources_1/new/RAM_set.v:28]
INFO: [Synth 8-5544] ROM "U1/clk_25M" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[31]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[30]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[29]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[28]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[27]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[26]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[25]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[24]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[23]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[22]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[21]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[20]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[19]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[18]
WARNING: [Synth 8-3331] design int2float has unconnected port sin_int[17]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[31]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[30]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[29]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[28]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[27]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[26]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[25]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[24]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[23]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[22]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[21]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[20]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[19]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[18]
WARNING: [Synth 8-3331] design int2float has unconnected port cos_int[17]
WARNING: [Synth 8-3331] design Cordic_top has unconnected port start_key
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[15] )
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[16]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[21] )
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[22]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[23]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[24]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[25]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[26]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[27]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[28] )
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[29]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[30]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[32] )
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[33]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[35] )
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[36]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[37]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[38]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[39]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[40] )
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[41]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[42]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[46] )
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[47]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[48]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/y0_reg[49]' (FDCE) to 'U7/y0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y0_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[15] )
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[16]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[21] )
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[22]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[23]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[24]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[25]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[26]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[27]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[28] )
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[29]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[30]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[32] )
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[33]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[35] )
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[36]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[37]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[38]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[39]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[40] )
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[41]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[42]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[46] )
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[47]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[48]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3886] merging instance 'U7/x0_reg[49]' (FDCE) to 'U7/x0_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x0_reg[52] )
INFO: [Synth 8-3886] merging instance 'U6/z0_reg[0]' (FDCE) to 'U6/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'U6/z0_reg[15]' (FDCE) to 'U6/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[0]' (FDCE) to 'U6/x0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[0]' (FDCE) to 'U6/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[1]' (FDCE) to 'U6/x0_reg[3]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[1]' (FDCE) to 'U6/x0_reg[3]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[2]' (FDCE) to 'U6/x0_reg[4]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[2]' (FDCE) to 'U6/x0_reg[3]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[3]' (FDCE) to 'U6/x0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[3]' (FDCE) to 'U6/x0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[4]' (FDCE) to 'U6/x0_reg[5]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[4]' (FDCE) to 'U6/x0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[5]' (FDCE) to 'U6/x0_reg[6]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[5]' (FDCE) to 'U6/x0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[6]' (FDCE) to 'U6/x0_reg[8]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[6]' (FDCE) to 'U6/x0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[7]' (FDCE) to 'U6/x0_reg[10]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[7]' (FDCE) to 'U6/x0_reg[10]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[8]' (FDCE) to 'U6/x0_reg[9]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[8]' (FDCE) to 'U6/x0_reg[10]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[9]' (FDCE) to 'U6/x0_reg[11]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[9]' (FDCE) to 'U6/x0_reg[10]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[10]' (FDCE) to 'U6/x0_reg[13]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[10]' (FDCE) to 'U6/x0_reg[13]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[11]' (FDCE) to 'U6/x0_reg[12]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[11]' (FDCE) to 'U6/x0_reg[13]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[12]' (FDCE) to 'U6/x0_reg[15]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[12]' (FDCE) to 'U6/x0_reg[13]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[13]' (FDCE) to 'U6/x0_reg[14]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[13]' (FDCE) to 'U6/x0_reg[14]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[14]' (FDCE) to 'U6/x0_reg[16]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[14]' (FDCE) to 'U6/x0_reg[16]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[15]' (FDCE) to 'U6/x0_reg[16]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[16]' (FDCE) to 'U6/x0_reg[17]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[16]' (FDCE) to 'U6/x0_reg[17]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[17]' (FDCE) to 'U6/x0_reg[18]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[17]' (FDCE) to 'U6/x0_reg[18]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[18]' (FDCE) to 'U6/x0_reg[19]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[18]' (FDCE) to 'U6/x0_reg[19]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[19]' (FDCE) to 'U6/x0_reg[20]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[19]' (FDCE) to 'U6/x0_reg[20]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[20]' (FDCE) to 'U6/x0_reg[21]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[20]' (FDCE) to 'U6/x0_reg[21]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[21]' (FDCE) to 'U6/x0_reg[22]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[21]' (FDCE) to 'U6/x0_reg[22]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[22]' (FDCE) to 'U6/x0_reg[23]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[22]' (FDCE) to 'U6/x0_reg[23]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[23]' (FDCE) to 'U6/x0_reg[24]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[23]' (FDCE) to 'U6/x0_reg[24]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[24]' (FDCE) to 'U6/x0_reg[25]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[24]' (FDCE) to 'U6/x0_reg[25]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[25]' (FDCE) to 'U6/x0_reg[26]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[25]' (FDCE) to 'U6/x0_reg[26]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[26]' (FDCE) to 'U6/x0_reg[27]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[26]' (FDCE) to 'U6/x0_reg[27]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[27]' (FDCE) to 'U6/x0_reg[28]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[27]' (FDCE) to 'U6/x0_reg[28]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[28]' (FDCE) to 'U6/x0_reg[29]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[28]' (FDCE) to 'U6/x0_reg[29]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[29]' (FDCE) to 'U6/x0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U6/y0_reg[29]' (FDCE) to 'U6/x0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U6/x0_reg[30]' (FDCE) to 'U6/x0_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U6/\z0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U11/\u_ram_1/col0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U11/\u_ram_1/col4_reg[1] )
WARNING: [Synth 8-3332] Sequential element (sin_reg[31]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[30]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[29]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[28]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[27]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[26]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[25]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[24]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[23]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[22]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[21]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[20]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[19]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[18]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (sin_reg[17]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[31]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[30]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[29]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[28]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[27]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[26]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[25]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[24]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[23]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[22]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[21]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[20]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[19]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[18]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (cos_reg[17]) is unused and will be removed from module cordic_sin_cos.
WARNING: [Synth 8-3332] Sequential element (finish_reg) is unused and will be removed from module cordic_sin_cos.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y5_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x5_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y8_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x8_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y9_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x9_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y10_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x10_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y11_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x11_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y12_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x12_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y13_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\x13_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\y14_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 877.262 ; gain = 515.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 877.262 ; gain = 515.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 877.262 ; gain = 515.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 906.383 ; gain = 544.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 906.383 ; gain = 544.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 906.383 ; gain = 544.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 906.383 ; gain = 544.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 906.383 ; gain = 544.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 906.383 ; gain = 544.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 906.383 ; gain = 544.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Cordic_top  | U7/x4_reg[16]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x5_reg[15]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x6_reg[14]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x7_reg[13]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x8_reg[12]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x9_reg[11]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x10_reg[10] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x11_reg[9]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x12_reg[8]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x13_reg[7]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x14_reg[6]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x16_reg[5]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x16_reg[4]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/x16_reg[3]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y4_reg[16]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y5_reg[15]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y6_reg[14]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y7_reg[13]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y8_reg[12]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y9_reg[11]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y10_reg[10] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y11_reg[9]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y12_reg[8]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y13_reg[7]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y14_reg[6]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y16_reg[5]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y16_reg[4]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Cordic_top  | U7/y16_reg[3]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |   708|
|3     |LUT1   |   189|
|4     |LUT2   |  1468|
|5     |LUT3   |  1651|
|6     |LUT4   |   212|
|7     |LUT5   |   112|
|8     |LUT6   |   230|
|9     |MUXF7  |     8|
|10    |SRL16E |    28|
|11    |FDCE   |  3214|
|12    |FDPE   |     5|
|13    |FDRE   |    90|
|14    |FDSE   |    12|
|15    |LD     |   168|
|16    |IBUF   |     6|
|17    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |  8147|
|2     |  U1        |clk_div        |     4|
|3     |  U10       |vga_640_480    |   119|
|4     |  U11       |vga_initials   |   128|
|5     |    u_ram_1 |RAM_set        |    15|
|6     |    u_ram_2 |RAM_set_0      |    31|
|7     |    u_ram_3 |RAM_set_1      |     1|
|8     |    u_ram_4 |RAM_set_2      |    37|
|9     |    u_ram_5 |RAM_set_3      |    44|
|10    |  U2        |keyBoard       |    45|
|11    |  U3        |keyBoard_state |   197|
|12    |  U4        |display        |    46|
|13    |    U1      |seg7           |     7|
|14    |  U6        |cordic_sin_cos |  3383|
|15    |  U7        |int2float      |  3428|
|16    |  U8        |bin2bcd_54bits |   590|
|17    |  U9        |seg_select     |   155|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 906.383 ; gain = 544.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 906.383 ; gain = 188.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 906.383 ; gain = 544.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 884 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 906.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 168 instances were transformed.
  LD => LDCE: 168 instances

INFO: [Common 17-83] Releasing license: Synthesis
324 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 906.383 ; gain = 557.172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 906.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/Cordic_calculator_copy2/Cordic_calculator.runs/synth_1/Cordic_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Cordic_top_utilization_synth.rpt -pb Cordic_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 17:14:49 2023...
