
stm32L4_lora.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e68  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08006ff8  08006ff8  00007ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007184  08007184  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007184  08007184  00008184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800718c  0800718c  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800718c  0800718c  0000818c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007190  08007190  00008190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007194  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  2000006c  08007200  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08007200  0000947c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d27  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029bd  00000000  00000000  0001bdc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  0001e780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d28  00000000  00000000  0001f888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028692  00000000  00000000  000205b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012aff  00000000  00000000  00048c42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f5657  00000000  00000000  0005b741  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00150d98  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e30  00000000  00000000  00150ddc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00155c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006fe0 	.word	0x08006fe0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006fe0 	.word	0x08006fe0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <read_register>:
 * @param *buffer pointer to data buffer to be written into the register
 * @param length  size_t specifying amount of bytes to be written
 *
 * @return: false if an SPI error occurred, true otherwise
 */
static bool read_register(rfm95_handle_t *handle, uint8_t reg, uint8_t *buffer, size_t length) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	607a      	str	r2, [r7, #4]
 80005a6:	603b      	str	r3, [r7, #0]
 80005a8:	460b      	mov	r3, r1
 80005aa:	72fb      	strb	r3, [r7, #11]
  HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	6858      	ldr	r0, [r3, #4]
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	891b      	ldrh	r3, [r3, #8]
 80005b4:	2200      	movs	r2, #0
 80005b6:	4619      	mov	r1, r3
 80005b8:	f002 f89e 	bl	80026f8 <HAL_GPIO_WritePin>

  uint8_t transmit_buffer = reg & 0x7fu;
 80005bc:	7afb      	ldrb	r3, [r7, #11]
 80005be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SPI_Transmit(handle->spi_handle, &transmit_buffer, 1, RFM95_SPI_TIMEOUT) != HAL_OK) {
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	6818      	ldr	r0, [r3, #0]
 80005ca:	f107 0117 	add.w	r1, r7, #23
 80005ce:	230a      	movs	r3, #10
 80005d0:	2201      	movs	r2, #1
 80005d2:	f004 f946 	bl	8004862 <HAL_SPI_Transmit>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <read_register+0x44>
    return false;
 80005dc:	2300      	movs	r3, #0
 80005de:	e015      	b.n	800060c <read_register+0x70>
  }

  if (HAL_SPI_Receive(handle->spi_handle, buffer, length, RFM95_SPI_TIMEOUT) != HAL_OK) {
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	6818      	ldr	r0, [r3, #0]
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	b29a      	uxth	r2, r3
 80005e8:	230a      	movs	r3, #10
 80005ea:	6879      	ldr	r1, [r7, #4]
 80005ec:	f004 faaf 	bl	8004b4e <HAL_SPI_Receive>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <read_register+0x5e>
    return false;
 80005f6:	2300      	movs	r3, #0
 80005f8:	e008      	b.n	800060c <read_register+0x70>
  }

  HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	6858      	ldr	r0, [r3, #4]
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	891b      	ldrh	r3, [r3, #8]
 8000602:	2201      	movs	r2, #1
 8000604:	4619      	mov	r1, r3
 8000606:	f002 f877 	bl	80026f8 <HAL_GPIO_WritePin>

  return true;
 800060a:	2301      	movs	r3, #1
}
 800060c:	4618      	mov	r0, r3
 800060e:	3718      	adds	r7, #24
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}

08000614 <write_register>:
 * @param value   uint8_t specifying byte to be written into the register
 *
 *
 * @return: false if an SPI error occurred, true otherwise
 */
static bool write_register(rfm95_handle_t *handle, uint8_t reg, uint8_t value) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	460b      	mov	r3, r1
 800061e:	70fb      	strb	r3, [r7, #3]
 8000620:	4613      	mov	r3, r2
 8000622:	70bb      	strb	r3, [r7, #2]
  HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	6858      	ldr	r0, [r3, #4]
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	891b      	ldrh	r3, [r3, #8]
 800062c:	2200      	movs	r2, #0
 800062e:	4619      	mov	r1, r3
 8000630:	f002 f862 	bl	80026f8 <HAL_GPIO_WritePin>

  uint8_t transmit_buffer[2] = {(reg | 0x80u), value};
 8000634:	78fb      	ldrb	r3, [r7, #3]
 8000636:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800063a:	b2db      	uxtb	r3, r3
 800063c:	733b      	strb	r3, [r7, #12]
 800063e:	78bb      	ldrb	r3, [r7, #2]
 8000640:	737b      	strb	r3, [r7, #13]

  if (HAL_SPI_Transmit(handle->spi_handle, transmit_buffer, 2, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	6818      	ldr	r0, [r3, #0]
 8000646:	f107 010c 	add.w	r1, r7, #12
 800064a:	230a      	movs	r3, #10
 800064c:	2202      	movs	r2, #2
 800064e:	f004 f908 	bl	8004862 <HAL_SPI_Transmit>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <write_register+0x48>
    return false;
 8000658:	2300      	movs	r3, #0
 800065a:	e008      	b.n	800066e <write_register+0x5a>
  }

  HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	6858      	ldr	r0, [r3, #4]
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	891b      	ldrh	r3, [r3, #8]
 8000664:	2201      	movs	r2, #1
 8000666:	4619      	mov	r1, r3
 8000668:	f002 f846 	bl	80026f8 <HAL_GPIO_WritePin>

  return true;
 800066c:	2301      	movs	r3, #1
}
 800066e:	4618      	mov	r0, r3
 8000670:	3710      	adds	r7, #16
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
	...

08000678 <rfm95_modify_power>:
 * @param *handle pointer to handle structure containing rfm95 configurations (refer to .h file for additional details
 *                about the structure).
 *
 * @return: false if an error occurred, true otherwise
 */
static bool rfm95_modify_power(rfm95_handle_t *handle){
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	memset(&pa_config, 0, sizeof(pa_config));
 8000680:	2201      	movs	r2, #1
 8000682:	2100      	movs	r1, #0
 8000684:	482e      	ldr	r0, [pc, #184]	@ (8000740 <rfm95_modify_power+0xc8>)
 8000686:	f005 fe53 	bl	8006330 <memset>
	uint8_t pa_dac_config = 0;
 800068a:	2300      	movs	r3, #0
 800068c:	73fb      	strb	r3, [r7, #15]

	uint8_t power = handle->config.tx_power;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000694:	73bb      	strb	r3, [r7, #14]

	if (power >= 2 && power <= 17) {
 8000696:	7bbb      	ldrb	r3, [r7, #14]
 8000698:	2b01      	cmp	r3, #1
 800069a:	d91a      	bls.n	80006d2 <rfm95_modify_power+0x5a>
 800069c:	7bbb      	ldrb	r3, [r7, #14]
 800069e:	2b11      	cmp	r3, #17
 80006a0:	d817      	bhi.n	80006d2 <rfm95_modify_power+0x5a>
		pa_config.max_power = 7;
 80006a2:	4a27      	ldr	r2, [pc, #156]	@ (8000740 <rfm95_modify_power+0xc8>)
 80006a4:	7813      	ldrb	r3, [r2, #0]
 80006a6:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80006aa:	7013      	strb	r3, [r2, #0]
		pa_config.pa_select = 1;
 80006ac:	4a24      	ldr	r2, [pc, #144]	@ (8000740 <rfm95_modify_power+0xc8>)
 80006ae:	7813      	ldrb	r3, [r2, #0]
 80006b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006b4:	7013      	strb	r3, [r2, #0]
		pa_config.output_power = (power - 2);
 80006b6:	7bbb      	ldrb	r3, [r7, #14]
 80006b8:	3b02      	subs	r3, #2
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	f003 030f 	and.w	r3, r3, #15
 80006c0:	b2d9      	uxtb	r1, r3
 80006c2:	4a1f      	ldr	r2, [pc, #124]	@ (8000740 <rfm95_modify_power+0xc8>)
 80006c4:	7813      	ldrb	r3, [r2, #0]
 80006c6:	f361 0303 	bfi	r3, r1, #0, #4
 80006ca:	7013      	strb	r3, [r2, #0]
		pa_dac_config = RFM95_PA_DAC_LOW_POWER;
 80006cc:	2384      	movs	r3, #132	@ 0x84
 80006ce:	73fb      	strb	r3, [r7, #15]
 80006d0:	e013      	b.n	80006fa <rfm95_modify_power+0x82>

	} else if (power == 20) {
 80006d2:	7bbb      	ldrb	r3, [r7, #14]
 80006d4:	2b14      	cmp	r3, #20
 80006d6:	d110      	bne.n	80006fa <rfm95_modify_power+0x82>
		pa_config.max_power = 7;
 80006d8:	4a19      	ldr	r2, [pc, #100]	@ (8000740 <rfm95_modify_power+0xc8>)
 80006da:	7813      	ldrb	r3, [r2, #0]
 80006dc:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80006e0:	7013      	strb	r3, [r2, #0]
		pa_config.pa_select = 1;
 80006e2:	4a17      	ldr	r2, [pc, #92]	@ (8000740 <rfm95_modify_power+0xc8>)
 80006e4:	7813      	ldrb	r3, [r2, #0]
 80006e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006ea:	7013      	strb	r3, [r2, #0]
		pa_config.output_power = 15;
 80006ec:	4a14      	ldr	r2, [pc, #80]	@ (8000740 <rfm95_modify_power+0xc8>)
 80006ee:	7813      	ldrb	r3, [r2, #0]
 80006f0:	f043 030f 	orr.w	r3, r3, #15
 80006f4:	7013      	strb	r3, [r2, #0]
		pa_dac_config = RFM95_PA_DAC_HIGH_POWER;
 80006f6:	2387      	movs	r3, #135	@ 0x87
 80006f8:	73fb      	strb	r3, [r7, #15]
	}

	if (!write_register(handle, RFM95_REGISTER_PA_CONFIG, pa_config.buffer)) return false;
 80006fa:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <rfm95_modify_power+0xc8>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	461a      	mov	r2, r3
 8000700:	2109      	movs	r1, #9
 8000702:	6878      	ldr	r0, [r7, #4]
 8000704:	f7ff ff86 	bl	8000614 <write_register>
 8000708:	4603      	mov	r3, r0
 800070a:	f083 0301 	eor.w	r3, r3, #1
 800070e:	b2db      	uxtb	r3, r3
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <rfm95_modify_power+0xa0>
 8000714:	2300      	movs	r3, #0
 8000716:	e00e      	b.n	8000736 <rfm95_modify_power+0xbe>
	if (!write_register(handle, RFM95_REGISTER_PA_DAC, pa_dac_config)) return false;
 8000718:	7bfb      	ldrb	r3, [r7, #15]
 800071a:	461a      	mov	r2, r3
 800071c:	214d      	movs	r1, #77	@ 0x4d
 800071e:	6878      	ldr	r0, [r7, #4]
 8000720:	f7ff ff78 	bl	8000614 <write_register>
 8000724:	4603      	mov	r3, r0
 8000726:	f083 0301 	eor.w	r3, r3, #1
 800072a:	b2db      	uxtb	r3, r3
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <rfm95_modify_power+0xbc>
 8000730:	2300      	movs	r3, #0
 8000732:	e000      	b.n	8000736 <rfm95_modify_power+0xbe>

	return true;
 8000734:	2301      	movs	r3, #1
}
 8000736:	4618      	mov	r0, r3
 8000738:	3710      	adds	r7, #16
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	20000088 	.word	0x20000088

08000744 <rfm95_modify_SF>:
 * @param *handle pointer to handle structure containing rfm95 configurations (refer to .h file for additional details
 *                about the structure).
 *
 * @return: false if an error occurred, true otherwise
 */
static bool rfm95_modify_SF(rfm95_handle_t *handle){
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
	uint8_t  sf = RFM95_SF[handle->config.sf];
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000752:	461a      	mov	r2, r3
 8000754:	4b2a      	ldr	r3, [pc, #168]	@ (8000800 <rfm95_modify_SF+0xbc>)
 8000756:	5c9b      	ldrb	r3, [r3, r2]
 8000758:	75fb      	strb	r3, [r7, #23]

	// Configure modem SF (depends on user configuration + DR offset):
	uint8_t sf_bits = (sf << 4) | 0x04; // set SF + CRC enable
 800075a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800075e:	011b      	lsls	r3, r3, #4
 8000760:	b25b      	sxtb	r3, r3
 8000762:	f043 0304 	orr.w	r3, r3, #4
 8000766:	b25b      	sxtb	r3, r3
 8000768:	75bb      	strb	r3, [r7, #22]
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, sf_bits)) return false;
 800076a:	7dbb      	ldrb	r3, [r7, #22]
 800076c:	461a      	mov	r2, r3
 800076e:	211e      	movs	r1, #30
 8000770:	6878      	ldr	r0, [r7, #4]
 8000772:	f7ff ff4f 	bl	8000614 <write_register>
 8000776:	4603      	mov	r3, r0
 8000778:	f083 0301 	eor.w	r3, r3, #1
 800077c:	b2db      	uxtb	r3, r3
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <rfm95_modify_SF+0x42>
 8000782:	2300      	movs	r3, #0
 8000784:	e038      	b.n	80007f8 <rfm95_modify_SF+0xb4>

	// AGC on (suggested in application note), LDR optimization only for Ts > 16 ms
	uint32_t bw = RFM95_BW_HZ[handle->config.bandwidth];
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800078c:	461a      	mov	r2, r3
 800078e:	4b1d      	ldr	r3, [pc, #116]	@ (8000804 <rfm95_modify_SF+0xc0>)
 8000790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000794:	613b      	str	r3, [r7, #16]

	// compute symbol time (in ms) based on current settings:
	float curr_ts = 1e3*(((float) (1<<sf)) / bw);
 8000796:	7dfb      	ldrb	r3, [r7, #23]
 8000798:	2201      	movs	r2, #1
 800079a:	fa02 f303 	lsl.w	r3, r2, r3
 800079e:	ee07 3a90 	vmov	s15, r3
 80007a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80007a6:	693b      	ldr	r3, [r7, #16]
 80007a8:	ee07 3a90 	vmov	s15, r3
 80007ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80007b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80007b4:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8000808 <rfm95_modify_SF+0xc4>
 80007b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007bc:	edc7 7a03 	vstr	s15, [r7, #12]
	uint8_t LDRoptimize = curr_ts >= 16 ? 0x0C : 0x04;
 80007c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80007c4:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80007c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007d0:	db01      	blt.n	80007d6 <rfm95_modify_SF+0x92>
 80007d2:	230c      	movs	r3, #12
 80007d4:	e000      	b.n	80007d8 <rfm95_modify_SF+0x94>
 80007d6:	2304      	movs	r3, #4
 80007d8:	72fb      	strb	r3, [r7, #11]
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, LDRoptimize)) return false;
 80007da:	7afb      	ldrb	r3, [r7, #11]
 80007dc:	461a      	mov	r2, r3
 80007de:	2126      	movs	r1, #38	@ 0x26
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f7ff ff17 	bl	8000614 <write_register>
 80007e6:	4603      	mov	r3, r0
 80007e8:	f083 0301 	eor.w	r3, r3, #1
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <rfm95_modify_SF+0xb2>
 80007f2:	2300      	movs	r3, #0
 80007f4:	e000      	b.n	80007f8 <rfm95_modify_SF+0xb4>

	return true;
 80007f6:	2301      	movs	r3, #1
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	3718      	adds	r7, #24
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	080070fc 	.word	0x080070fc
 8000804:	080070dc 	.word	0x080070dc
 8000808:	447a0000 	.word	0x447a0000

0800080c <rfm95_modify_CR_BW>:
 * @param *handle pointer to handle structure containing rfm95 configurations (refer to .h file for additional details
 *                about the structure).
 *
 * @return: false if an error occurred, true otherwise
 */
static bool rfm95_modify_CR_BW(rfm95_handle_t *handle){
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
	uint8_t  cr = RFM95_CR[handle->config.cr];
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800081a:	461a      	mov	r2, r3
 800081c:	4b13      	ldr	r3, [pc, #76]	@ (800086c <rfm95_modify_CR_BW+0x60>)
 800081e:	5c9b      	ldrb	r3, [r3, r2]
 8000820:	75fb      	strb	r3, [r7, #23]
	uint32_t bw = RFM95_BW_BIN[handle->config.bandwidth];
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8000828:	461a      	mov	r2, r3
 800082a:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <rfm95_modify_CR_BW+0x64>)
 800082c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000830:	613b      	str	r3, [r7, #16]

	uint8_t data = (bw << 4) | (cr << 1);
 8000832:	693b      	ldr	r3, [r7, #16]
 8000834:	b2db      	uxtb	r3, r3
 8000836:	011b      	lsls	r3, r3, #4
 8000838:	b2da      	uxtb	r2, r3
 800083a:	7dfb      	ldrb	r3, [r7, #23]
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	b2db      	uxtb	r3, r3
 8000840:	4313      	orrs	r3, r2
 8000842:	73fb      	strb	r3, [r7, #15]
	if(!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, data)) return false;
 8000844:	7bfb      	ldrb	r3, [r7, #15]
 8000846:	461a      	mov	r2, r3
 8000848:	211d      	movs	r1, #29
 800084a:	6878      	ldr	r0, [r7, #4]
 800084c:	f7ff fee2 	bl	8000614 <write_register>
 8000850:	4603      	mov	r3, r0
 8000852:	f083 0301 	eor.w	r3, r3, #1
 8000856:	b2db      	uxtb	r3, r3
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <rfm95_modify_CR_BW+0x54>
 800085c:	2300      	movs	r3, #0
 800085e:	e000      	b.n	8000862 <rfm95_modify_CR_BW+0x56>

	return true;
 8000860:	2301      	movs	r3, #1
}
 8000862:	4618      	mov	r0, r3
 8000864:	3718      	adds	r7, #24
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	08007104 	.word	0x08007104
 8000870:	080070ec 	.word	0x080070ec

08000874 <rfm95_modify_frequency>:
 * @param *handle pointer to handle structure containing rfm95 configurations (refer to .h file for additional details
 *                about the structure).
 *
 * @return: false if an error occurred, true otherwise
 */
static bool rfm95_modify_frequency(rfm95_handle_t *handle){
 8000874:	b5b0      	push	{r4, r5, r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = handle->config.channel_freq;
 800087c:	6879      	ldr	r1, [r7, #4]
 800087e:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8000880:	6179      	str	r1, [r7, #20]

  // FQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = ((uint64_t)frequency << 19) / RFM95_TCXO_FREQ;
 8000882:	6979      	ldr	r1, [r7, #20]
 8000884:	2000      	movs	r0, #0
 8000886:	460a      	mov	r2, r1
 8000888:	4603      	mov	r3, r0
 800088a:	0b55      	lsrs	r5, r2, #13
 800088c:	04d4      	lsls	r4, r2, #19
 800088e:	4a27      	ldr	r2, [pc, #156]	@ (800092c <rfm95_modify_frequency+0xb8>)
 8000890:	f04f 0300 	mov.w	r3, #0
 8000894:	4620      	mov	r0, r4
 8000896:	4629      	mov	r1, r5
 8000898:	f7ff fcea 	bl	8000270 <__aeabi_uldivmod>
 800089c:	4602      	mov	r2, r0
 800089e:	460b      	mov	r3, r1
 80008a0:	e9c7 2302 	strd	r2, r3, [r7, #8]

  if (!write_register(handle, RFM95_REGISTER_FR_MSB, (uint8_t)(frf >> 16))) return false;
 80008a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80008a8:	f04f 0200 	mov.w	r2, #0
 80008ac:	f04f 0300 	mov.w	r3, #0
 80008b0:	0c02      	lsrs	r2, r0, #16
 80008b2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008b6:	0c0b      	lsrs	r3, r1, #16
 80008b8:	b2d3      	uxtb	r3, r2
 80008ba:	461a      	mov	r2, r3
 80008bc:	2106      	movs	r1, #6
 80008be:	6878      	ldr	r0, [r7, #4]
 80008c0:	f7ff fea8 	bl	8000614 <write_register>
 80008c4:	4603      	mov	r3, r0
 80008c6:	f083 0301 	eor.w	r3, r3, #1
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <rfm95_modify_frequency+0x60>
 80008d0:	2300      	movs	r3, #0
 80008d2:	e026      	b.n	8000922 <rfm95_modify_frequency+0xae>
  if (!write_register(handle, RFM95_REGISTER_FR_MID, (uint8_t)(frf >> 8))) return false;
 80008d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80008d8:	f04f 0200 	mov.w	r2, #0
 80008dc:	f04f 0300 	mov.w	r3, #0
 80008e0:	0a02      	lsrs	r2, r0, #8
 80008e2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80008e6:	0a0b      	lsrs	r3, r1, #8
 80008e8:	b2d3      	uxtb	r3, r2
 80008ea:	461a      	mov	r2, r3
 80008ec:	2107      	movs	r1, #7
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f7ff fe90 	bl	8000614 <write_register>
 80008f4:	4603      	mov	r3, r0
 80008f6:	f083 0301 	eor.w	r3, r3, #1
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <rfm95_modify_frequency+0x90>
 8000900:	2300      	movs	r3, #0
 8000902:	e00e      	b.n	8000922 <rfm95_modify_frequency+0xae>
  if (!write_register(handle, RFM95_REGISTER_FR_LSB, (uint8_t)(frf >> 0))) return false;
 8000904:	7a3b      	ldrb	r3, [r7, #8]
 8000906:	461a      	mov	r2, r3
 8000908:	2108      	movs	r1, #8
 800090a:	6878      	ldr	r0, [r7, #4]
 800090c:	f7ff fe82 	bl	8000614 <write_register>
 8000910:	4603      	mov	r3, r0
 8000912:	f083 0301 	eor.w	r3, r3, #1
 8000916:	b2db      	uxtb	r3, r3
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <rfm95_modify_frequency+0xac>
 800091c:	2300      	movs	r3, #0
 800091e:	e000      	b.n	8000922 <rfm95_modify_frequency+0xae>

	return true;
 8000920:	2301      	movs	r3, #1
}
 8000922:	4618      	mov	r0, r3
 8000924:	3718      	adds	r7, #24
 8000926:	46bd      	mov	sp, r7
 8000928:	bdb0      	pop	{r4, r5, r7, pc}
 800092a:	bf00      	nop
 800092c:	01e84800 	.word	0x01e84800

08000930 <rfm95_modify_syncWord>:
 * @param *handle pointer to handle structure containing rfm95 configurations (refer to .h file for additional details
 *                about the structure).
 *
 * @return: false if an error occurred, true otherwise
 */
static bool rfm95_modify_syncWord(rfm95_handle_t *handle){
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  if (!write_register(handle, RFM95_REGISTER_SYNC_WORD, handle->config.sync_word)) return false;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800093e:	461a      	mov	r2, r3
 8000940:	2139      	movs	r1, #57	@ 0x39
 8000942:	6878      	ldr	r0, [r7, #4]
 8000944:	f7ff fe66 	bl	8000614 <write_register>
 8000948:	4603      	mov	r3, r0
 800094a:	f083 0301 	eor.w	r3, r3, #1
 800094e:	b2db      	uxtb	r3, r3
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <rfm95_modify_syncWord+0x28>
 8000954:	2300      	movs	r3, #0
 8000956:	e000      	b.n	800095a <rfm95_modify_syncWord+0x2a>

	return true;
 8000958:	2301      	movs	r3, #1
}
 800095a:	4618      	mov	r0, r3
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
	...

08000964 <config_load_default>:
 *
 * @param *handle rfm95_handle_t structure containing RFM95 configurations and function pointers.
 *
 * @return void.
 */
static void config_load_default(rfm95_handle_t *handle){
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  if (handle->config.sf == 0) 					rfm95_set_SF(handle, RFM95_SF7);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000972:	2b00      	cmp	r3, #0
 8000974:	d103      	bne.n	800097e <config_load_default+0x1a>
 8000976:	2100      	movs	r1, #0
 8000978:	6878      	ldr	r0, [r7, #4]
 800097a:	f000 f94d 	bl	8000c18 <rfm95_set_SF>
  if (handle->config.cr == 0) 					rfm95_set_CR(handle, RFM95_CR4_5);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8000984:	2b00      	cmp	r3, #0
 8000986:	d103      	bne.n	8000990 <config_load_default+0x2c>
 8000988:	2100      	movs	r1, #0
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f000 f954 	bl	8000c38 <rfm95_set_CR>
  if (handle->config.tx_power == 0)  		rfm95_set_power(handle, 14);
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000996:	2b00      	cmp	r3, #0
 8000998:	d103      	bne.n	80009a2 <config_load_default+0x3e>
 800099a:	210e      	movs	r1, #14
 800099c:	6878      	ldr	r0, [r7, #4]
 800099e:	f000 f91f 	bl	8000be0 <rfm95_set_power>
  if (handle->config.bandwidth == 0) 		rfm95_set_BW(handle, RFM95_BW125);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d103      	bne.n	80009b4 <config_load_default+0x50>
 80009ac:	2101      	movs	r1, #1
 80009ae:	6878      	ldr	r0, [r7, #4]
 80009b0:	f000 f952 	bl	8000c58 <rfm95_set_BW>
  if (handle->config.sync_word == 0) 		rfm95_set_syncWord(handle, LORA_DEF_SYNC_WORD);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d103      	bne.n	80009c6 <config_load_default+0x62>
 80009be:	2112      	movs	r1, #18
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f000 f979 	bl	8000cb8 <rfm95_set_syncWord>
  if (handle->config.channel_freq == 0) rfm95_set_frequency(handle, 868000000);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d104      	bne.n	80009d8 <config_load_default+0x74>
 80009ce:	4904      	ldr	r1, [pc, #16]	@ (80009e0 <config_load_default+0x7c>)
 80009d0:	6878      	ldr	r0, [r7, #4]
 80009d2:	f000 f951 	bl	8000c78 <rfm95_set_frequency>

  return;
 80009d6:	bf00      	nop
 80009d8:	bf00      	nop
}
 80009da:	3708      	adds	r7, #8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	33bca100 	.word	0x33bca100

080009e4 <wait_for_irq>:
 * @param interrupt  rfm95_interrupt_t defining the interrupt event to wait for (DIO0, DIO1, DIO5 supported in this version)
 * @param timeout_ms uint32_t defining the maximum timeout in ms.
 *
 * @return true if an interrupt is received within the specified timeout, false otherwise
 */
static bool wait_for_irq(rfm95_handle_t *handle, rfm95_interrupt_t interrupt, uint32_t timeout_ms) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	460b      	mov	r3, r1
 80009ee:	607a      	str	r2, [r7, #4]
 80009f0:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout_tick = handle->get_precision_tick() + timeout_ms * handle->precision_tick_frequency / 1000;
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	69db      	ldr	r3, [r3, #28]
 80009f6:	4798      	blx	r3
 80009f8:	4601      	mov	r1, r0
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	695b      	ldr	r3, [r3, #20]
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	fb02 f303 	mul.w	r3, r2, r3
 8000a04:	4a0e      	ldr	r2, [pc, #56]	@ (8000a40 <wait_for_irq+0x5c>)
 8000a06:	fba2 2303 	umull	r2, r3, r2, r3
 8000a0a:	099b      	lsrs	r3, r3, #6
 8000a0c:	440b      	add	r3, r1
 8000a0e:	617b      	str	r3, [r7, #20]

  while (handle->interrupt_times[interrupt] == 0) {
 8000a10:	e008      	b.n	8000a24 <wait_for_irq+0x40>
    if (handle->get_precision_tick() >= timeout_tick) {
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	69db      	ldr	r3, [r3, #28]
 8000a16:	4798      	blx	r3
 8000a18:	4602      	mov	r2, r0
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d801      	bhi.n	8000a24 <wait_for_irq+0x40>
      return false;
 8000a20:	2300      	movs	r3, #0
 8000a22:	e008      	b.n	8000a36 <wait_for_irq+0x52>
  while (handle->interrupt_times[interrupt] == 0) {
 8000a24:	7afb      	ldrb	r3, [r7, #11]
 8000a26:	68fa      	ldr	r2, [r7, #12]
 8000a28:	330a      	adds	r3, #10
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	4413      	add	r3, r2
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d0ee      	beq.n	8000a12 <wait_for_irq+0x2e>
    }
  }

  return true;
 8000a34:	2301      	movs	r3, #1
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3718      	adds	r7, #24
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	10624dd3 	.word	0x10624dd3

08000a44 <rfm95_init>:



// -------------------------------- USER PUBLIC FUNCTIONS -------------------------------

uint16_t rfm95_init(rfm95_handle_t *handle){
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]


  reset(handle);
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f000 f8a9 	bl	8000ba4 <reset>

  // setup default configurations:
  config_load_default(handle);
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f7ff ff86 	bl	8000964 <config_load_default>

  // Check for correct version.
  uint8_t version;
  if (!read_register(handle, RFM95_REGISTER_VERSION, &version, 1)) return false;
 8000a58:	f107 020f 	add.w	r2, r7, #15
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	2142      	movs	r1, #66	@ 0x42
 8000a60:	6878      	ldr	r0, [r7, #4]
 8000a62:	f7ff fd9b 	bl	800059c <read_register>
 8000a66:	4603      	mov	r3, r0
 8000a68:	f083 0301 	eor.w	r3, r3, #1
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <rfm95_init+0x32>
 8000a72:	2300      	movs	r3, #0
 8000a74:	e092      	b.n	8000b9c <rfm95_init+0x158>
  if (version != RFM9x_VER) return false;
 8000a76:	7bfb      	ldrb	r3, [r7, #15]
 8000a78:	2b12      	cmp	r3, #18
 8000a7a:	d001      	beq.n	8000a80 <rfm95_init+0x3c>
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	e08d      	b.n	8000b9c <rfm95_init+0x158>

  // Module must be placed in sleep mode before switching to LoRa.
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_SLEEP)) return false;
 8000a80:	2200      	movs	r2, #0
 8000a82:	2101      	movs	r1, #1
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f7ff fdc5 	bl	8000614 <write_register>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	f083 0301 	eor.w	r3, r3, #1
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <rfm95_init+0x56>
 8000a96:	2300      	movs	r3, #0
 8000a98:	e080      	b.n	8000b9c <rfm95_init+0x158>
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_SLEEP)) return false;
 8000a9a:	2280      	movs	r2, #128	@ 0x80
 8000a9c:	2101      	movs	r1, #1
 8000a9e:	6878      	ldr	r0, [r7, #4]
 8000aa0:	f7ff fdb8 	bl	8000614 <write_register>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	f083 0301 	eor.w	r3, r3, #1
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <rfm95_init+0x70>
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	e073      	b.n	8000b9c <rfm95_init+0x158>

  // Default interrupt configuration, must be done to prevent DIO5 clock interrupts at 1Mhz
  if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2140      	movs	r1, #64	@ 0x40
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f7ff fdab 	bl	8000614 <write_register>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	f083 0301 	eor.w	r3, r3, #1
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <rfm95_init+0x8a>
 8000aca:	2300      	movs	r3, #0
 8000acc:	e066      	b.n	8000b9c <rfm95_init+0x158>

  if (handle->on_after_interrupts_configured != NULL) {
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d002      	beq.n	8000adc <rfm95_init+0x98>
    handle->on_after_interrupts_configured();
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ada:	4798      	blx	r3
  }

  // Set LNA to the highest gain with 150% boost (suggested in AN)
  if (!write_register(handle, RFM95_REGISTER_LNA, 0x23)) return false;
 8000adc:	2223      	movs	r2, #35	@ 0x23
 8000ade:	210c      	movs	r1, #12
 8000ae0:	6878      	ldr	r0, [r7, #4]
 8000ae2:	f7ff fd97 	bl	8000614 <write_register>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	f083 0301 	eor.w	r3, r3, #1
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <rfm95_init+0xb2>
 8000af2:	2300      	movs	r3, #0
 8000af4:	e052      	b.n	8000b9c <rfm95_init+0x158>

  // Preamble set to 10 + 4.25 = 14.25 symbols
  if (!write_register(handle, RFM95_REGISTER_PREAMBLE_MSB, 0x00)) return false;
 8000af6:	2200      	movs	r2, #0
 8000af8:	2120      	movs	r1, #32
 8000afa:	6878      	ldr	r0, [r7, #4]
 8000afc:	f7ff fd8a 	bl	8000614 <write_register>
 8000b00:	4603      	mov	r3, r0
 8000b02:	f083 0301 	eor.w	r3, r3, #1
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <rfm95_init+0xcc>
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	e045      	b.n	8000b9c <rfm95_init+0x158>
  if (!write_register(handle, RFM95_REGISTER_PREAMBLE_LSB, 0x0A)) return false;
 8000b10:	220a      	movs	r2, #10
 8000b12:	2121      	movs	r1, #33	@ 0x21
 8000b14:	6878      	ldr	r0, [r7, #4]
 8000b16:	f7ff fd7d 	bl	8000614 <write_register>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	f083 0301 	eor.w	r3, r3, #1
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <rfm95_init+0xe6>
 8000b26:	2300      	movs	r3, #0
 8000b28:	e038      	b.n	8000b9c <rfm95_init+0x158>

  // Set up TX and RX FIFO base addresses.
  if (!write_register(handle, RFM95_REGISTER_FIFO_TX_BASE_ADDR, RFM95_FIFO_TX_BASE_ADDRESS)) return false;
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	210e      	movs	r1, #14
 8000b2e:	6878      	ldr	r0, [r7, #4]
 8000b30:	f7ff fd70 	bl	8000614 <write_register>
 8000b34:	4603      	mov	r3, r0
 8000b36:	f083 0301 	eor.w	r3, r3, #1
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <rfm95_init+0x100>
 8000b40:	2300      	movs	r3, #0
 8000b42:	e02b      	b.n	8000b9c <rfm95_init+0x158>
  if (!write_register(handle, RFM95_REGISTER_FIFO_RX_BASE_ADDR, RFM95_FIFO_RX_BASE_ADDRESS)) return false;
 8000b44:	2200      	movs	r2, #0
 8000b46:	210f      	movs	r1, #15
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f7ff fd63 	bl	8000614 <write_register>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	f083 0301 	eor.w	r3, r3, #1
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <rfm95_init+0x11a>
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	e01e      	b.n	8000b9c <rfm95_init+0x158>

  // Maximum payload length of the RFM95 is 0xFF.
  if (!write_register(handle, RFM95_REGISTER_MAX_PAYLOAD_LENGTH, 0xFF)) return false;
 8000b5e:	22ff      	movs	r2, #255	@ 0xff
 8000b60:	2123      	movs	r1, #35	@ 0x23
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f7ff fd56 	bl	8000614 <write_register>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	f083 0301 	eor.w	r3, r3, #1
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <rfm95_init+0x134>
 8000b74:	2300      	movs	r3, #0
 8000b76:	e011      	b.n	8000b9c <rfm95_init+0x158>

  // Let module sleep after initialization.
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_SLEEP)) return false;
 8000b78:	2280      	movs	r2, #128	@ 0x80
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	f7ff fd49 	bl	8000614 <write_register>
 8000b82:	4603      	mov	r3, r0
 8000b84:	f083 0301 	eor.w	r3, r3, #1
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <rfm95_init+0x14e>
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e004      	b.n	8000b9c <rfm95_init+0x158>
  handle->rfm_status = SLEEP_MODE;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	2200      	movs	r2, #0
 8000b96:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return true;
 8000b9a:	2301      	movs	r3, #1
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3710      	adds	r7, #16
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <reset>:
 *
 * @param *handle rfm95_handle_t structure containing RFM95 configurations and function pointers.
 *
 * @return void.
 */
void reset(rfm95_handle_t *handle){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_RESET);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	68d8      	ldr	r0, [r3, #12]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	8a1b      	ldrh	r3, [r3, #16]
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	f001 fd9e 	bl	80026f8 <HAL_GPIO_WritePin>
  HAL_Delay(1); // 0.1ms would theoretically be enough
 8000bbc:	2001      	movs	r0, #1
 8000bbe:	f001 fa9b 	bl	80020f8 <HAL_Delay>
  HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_SET);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	68d8      	ldr	r0, [r3, #12]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	8a1b      	ldrh	r3, [r3, #16]
 8000bca:	2201      	movs	r2, #1
 8000bcc:	4619      	mov	r1, r3
 8000bce:	f001 fd93 	bl	80026f8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000bd2:	2005      	movs	r0, #5
 8000bd4:	f001 fa90 	bl	80020f8 <HAL_Delay>

  return;
 8000bd8:	bf00      	nop
}
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <rfm95_set_power>:
 * @param *handle rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param uint8_t power          must be wihin the range 2 dbm - 17 dBm.
 *
 * @return void.
 */
void rfm95_set_power(rfm95_handle_t *handle, uint8_t power){
 8000be0:	b480      	push	{r7}
 8000be2:	b085      	sub	sp, #20
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	460b      	mov	r3, r1
 8000bea:	70fb      	strb	r3, [r7, #3]
	uint8_t pw = power;
 8000bec:	78fb      	ldrb	r3, [r7, #3]
 8000bee:	73fb      	strb	r3, [r7, #15]
	if (power < 2)  pw = 2;
 8000bf0:	78fb      	ldrb	r3, [r7, #3]
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	d801      	bhi.n	8000bfa <rfm95_set_power+0x1a>
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	73fb      	strb	r3, [r7, #15]
	if (power > 17) pw = 17;
 8000bfa:	78fb      	ldrb	r3, [r7, #3]
 8000bfc:	2b11      	cmp	r3, #17
 8000bfe:	d901      	bls.n	8000c04 <rfm95_set_power+0x24>
 8000c00:	2311      	movs	r3, #17
 8000c02:	73fb      	strb	r3, [r7, #15]

	handle->config.tx_power = pw;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	7bfa      	ldrb	r2, [r7, #15]
 8000c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

	return;
 8000c0c:	bf00      	nop
}
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <rfm95_set_SF>:
 * @param *handle    rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param rfm95_sf_t sf             must be within 7 - 12 (rely on the dedicated rfm95_sf_t structure, do not manually write).
 *
 * @return void.
 */
void rfm95_set_SF(rfm95_handle_t *handle, rfm95_sf_t sf){
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	460b      	mov	r3, r1
 8000c22:	70fb      	strb	r3, [r7, #3]
	handle->config.sf = sf;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	78fa      	ldrb	r2, [r7, #3]
 8000c28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	return;
 8000c2c:	bf00      	nop
}
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <rfm95_set_CR>:
 * @param *handle    rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param rfm95_cr_t cr             must be within 4/5 - 4/8 (rely on the dedicated rfm95_cr_t structure, do not manually write).
 *
 * @return void.
 */
void rfm95_set_CR(rfm95_handle_t *handle, rfm95_cr_t cr){
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	460b      	mov	r3, r1
 8000c42:	70fb      	strb	r3, [r7, #3]
	handle->config.cr = cr;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	78fa      	ldrb	r2, [r7, #3]
 8000c48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
	return;
 8000c4c:	bf00      	nop
}
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <rfm95_set_BW>:
 * @param *handle    rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param rfm95_bw_t bw             must be within 62.5 - 500 kHz (rely on the dedicated rfm95_cr_t structure, do not manually write).
 *
 * @return void.
 */
void rfm95_set_BW(rfm95_handle_t *handle, rfm95_bw_t bw){
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	70fb      	strb	r3, [r7, #3]
	handle->config.bandwidth = bw;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	78fa      	ldrb	r2, [r7, #3]
 8000c68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	return;
 8000c6c:	bf00      	nop
}
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr

08000c78 <rfm95_set_frequency>:
 * @param *handle  rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param uint32_t freq           must be within 863 - 870 MHz.
 *
 * @return void.
 */
void rfm95_set_frequency(rfm95_handle_t *handle, uint32_t freq){
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	6039      	str	r1, [r7, #0]
	uint32_t f = freq;
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	60fb      	str	r3, [r7, #12]
	if (f < LOW_FREQ_BAND_EU868)  f = LOW_FREQ_BAND_EU868;
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	4a09      	ldr	r2, [pc, #36]	@ (8000cb0 <rfm95_set_frequency+0x38>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d201      	bcs.n	8000c92 <rfm95_set_frequency+0x1a>
 8000c8e:	4b08      	ldr	r3, [pc, #32]	@ (8000cb0 <rfm95_set_frequency+0x38>)
 8000c90:	60fb      	str	r3, [r7, #12]
	if (f > HIGH_FREQ_BAND_EU868) f = HIGH_FREQ_BAND_EU868;
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	4a07      	ldr	r2, [pc, #28]	@ (8000cb4 <rfm95_set_frequency+0x3c>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d901      	bls.n	8000c9e <rfm95_set_frequency+0x26>
 8000c9a:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <rfm95_set_frequency+0x3c>)
 8000c9c:	60fb      	str	r3, [r7, #12]

	handle->config.channel_freq = f;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	68fa      	ldr	r2, [r7, #12]
 8000ca2:	645a      	str	r2, [r3, #68]	@ 0x44
	return;
 8000ca4:	bf00      	nop
}
 8000ca6:	3714      	adds	r7, #20
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr
 8000cb0:	337055c0 	.word	0x337055c0
 8000cb4:	33db2580 	.word	0x33db2580

08000cb8 <rfm95_set_syncWord>:
 * @param *handle  rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param uint8_t syncWord        any value (0x12 suggested, avoid 0x34 reserved for LoRaWAN).
 *
 * @return void.
 */
void rfm95_set_syncWord(rfm95_handle_t *handle, uint8_t syncWord){
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	70fb      	strb	r3, [r7, #3]
	uint8_t sync = syncWord;
 8000cc4:	78fb      	ldrb	r3, [r7, #3]
 8000cc6:	73fb      	strb	r3, [r7, #15]

	if(sync == 0x34) sync = LORA_DEF_SYNC_WORD;
 8000cc8:	7bfb      	ldrb	r3, [r7, #15]
 8000cca:	2b34      	cmp	r3, #52	@ 0x34
 8000ccc:	d101      	bne.n	8000cd2 <rfm95_set_syncWord+0x1a>
 8000cce:	2312      	movs	r3, #18
 8000cd0:	73fb      	strb	r3, [r7, #15]
	handle->config.sync_word = sync;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	7bfa      	ldrb	r2, [r7, #15]
 8000cd6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
	return;
 8000cda:	bf00      	nop
}
 8000cdc:	3714      	adds	r7, #20
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <rfm95_getRSSI>:
 * @param *handle  rfm95_handle_t   structure containing RFM95 configurations and function pointers.
 * @param *int16_t rssi             this variable will store the actual rssi value.
 *
 * @return true if no errors occurred.
 */
bool rfm95_getRSSI(rfm95_handle_t *handle, int16_t *rssi){
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b084      	sub	sp, #16
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
 8000cee:	6039      	str	r1, [r7, #0]
  uint8_t read;
  if(!read_register(handle, RFM95_REGISTER_PKT_RSSI, &read, 1)) return false;
 8000cf0:	f107 020f 	add.w	r2, r7, #15
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	211a      	movs	r1, #26
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f7ff fc4f 	bl	800059c <read_register>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	f083 0301 	eor.w	r3, r3, #1
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <rfm95_getRSSI+0x28>
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	e006      	b.n	8000d1c <rfm95_getRSSI+0x36>

  *rssi = -157 + read;
 8000d0e:	7bfb      	ldrb	r3, [r7, #15]
 8000d10:	3b9d      	subs	r3, #157	@ 0x9d
 8000d12:	b29b      	uxth	r3, r3
 8000d14:	b21a      	sxth	r2, r3
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	801a      	strh	r2, [r3, #0]
  return true;
 8000d1a:	2301      	movs	r3, #1
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3710      	adds	r7, #16
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <rfm95_getSNR>:
 * @param *handle  rfm95_handle_t   structure containing RFM95 configurations and function pointers.
 * @param *int16_t snr              this variable will store the actual snr value.
 *
 * @return true if no errors occurred.
 */
bool rfm95_getSNR(rfm95_handle_t *handle, int8_t *snr){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	6039      	str	r1, [r7, #0]
  uint8_t read;
  if(!read_register(handle, RFM95_REGISTER_PACKET_SNR, &read, 1)) return false;
 8000d2e:	f107 020f 	add.w	r2, r7, #15
 8000d32:	2301      	movs	r3, #1
 8000d34:	2119      	movs	r1, #25
 8000d36:	6878      	ldr	r0, [r7, #4]
 8000d38:	f7ff fc30 	bl	800059c <read_register>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	f083 0301 	eor.w	r3, r3, #1
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <rfm95_getSNR+0x28>
 8000d48:	2300      	movs	r3, #0
 8000d4a:	e009      	b.n	8000d60 <rfm95_getSNR+0x3c>

  *snr =  (((int8_t)read)/4);
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
 8000d4e:	b25b      	sxtb	r3, r3
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	da00      	bge.n	8000d56 <rfm95_getSNR+0x32>
 8000d54:	3303      	adds	r3, #3
 8000d56:	109b      	asrs	r3, r3, #2
 8000d58:	b25a      	sxtb	r2, r3
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	701a      	strb	r2, [r3, #0]
  return true;
 8000d5e:	2301      	movs	r3, #1
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <rfm95_getModemStatus>:
 * @param *handle  rfm95_handle_t   structure containing RFM95 configurations and function pointers.
 * @param *uint8_t status           this variable will store only the 5 LSBs of the modem status register (1st 3 bits ignored).
 *
 * @return true if no errors occurred.
 */
bool rfm95_getModemStatus(rfm95_handle_t *handle, uint8_t *status){
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  uint8_t read;
  if(!read_register(handle, RFM95_REGISTER_MODEM_STATUS, &read, 1)) return false;
 8000d72:	f107 020f 	add.w	r2, r7, #15
 8000d76:	2301      	movs	r3, #1
 8000d78:	2118      	movs	r1, #24
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	f7ff fc0e 	bl	800059c <read_register>
 8000d80:	4603      	mov	r3, r0
 8000d82:	f083 0301 	eor.w	r3, r3, #1
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <rfm95_getModemStatus+0x28>
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	e006      	b.n	8000d9e <rfm95_getModemStatus+0x36>

  *status = read & 0x1F;
 8000d90:	7bfb      	ldrb	r3, [r7, #15]
 8000d92:	f003 031f 	and.w	r3, r3, #31
 8000d96:	b2da      	uxtb	r2, r3
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	701a      	strb	r2, [r3, #0]
  return true;
 8000d9c:	2301      	movs	r3, #1
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3710      	adds	r7, #16
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <rfm95_stdby>:
 *
 * @param *handle rfm95_handle_t structure containing RFM95 configurations and function pointers
 *
 * @return true if no errors occurred
 */
bool rfm95_stdby(rfm95_handle_t *handle){
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b082      	sub	sp, #8
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
  // Move modem to LoRa standby
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_STANDBY)) return false;
 8000dae:	2281      	movs	r2, #129	@ 0x81
 8000db0:	2101      	movs	r1, #1
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f7ff fc2e 	bl	8000614 <write_register>
 8000db8:	4603      	mov	r3, r0
 8000dba:	f083 0301 	eor.w	r3, r3, #1
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <rfm95_stdby+0x22>
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	e011      	b.n	8000dec <rfm95_stdby+0x46>

  // Wait for the modem to be ready
  if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT)) return false;
 8000dc8:	220a      	movs	r2, #10
 8000dca:	2102      	movs	r1, #2
 8000dcc:	6878      	ldr	r0, [r7, #4]
 8000dce:	f7ff fe09 	bl	80009e4 <wait_for_irq>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	f083 0301 	eor.w	r3, r3, #1
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <rfm95_stdby+0x3c>
 8000dde:	2300      	movs	r3, #0
 8000de0:	e004      	b.n	8000dec <rfm95_stdby+0x46>

  handle->rfm_status = STNBY_MODE;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2201      	movs	r2, #1
 8000de6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return true;
 8000dea:	2301      	movs	r3, #1
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <rfm95_send>:
 * @param *uint8_t senda_daya       pointer to data buffer to be transmitted.
 * @param size_t   send_data_length size for the TX buffer
 *
 * @return true if no errors occurred.
 */
bool rfm95_send(rfm95_handle_t *handle, const uint8_t *send_data, size_t send_data_length){
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]

  // make changes effective
  if (!rfm95_modify_power(handle))     return false;
 8000e00:	68f8      	ldr	r0, [r7, #12]
 8000e02:	f7ff fc39 	bl	8000678 <rfm95_modify_power>
 8000e06:	4603      	mov	r3, r0
 8000e08:	f083 0301 	eor.w	r3, r3, #1
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <rfm95_send+0x22>
 8000e12:	2300      	movs	r3, #0
 8000e14:	e0d8      	b.n	8000fc8 <rfm95_send+0x1d4>
  if (!rfm95_modify_SF(handle))        return false;
 8000e16:	68f8      	ldr	r0, [r7, #12]
 8000e18:	f7ff fc94 	bl	8000744 <rfm95_modify_SF>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	f083 0301 	eor.w	r3, r3, #1
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <rfm95_send+0x38>
 8000e28:	2300      	movs	r3, #0
 8000e2a:	e0cd      	b.n	8000fc8 <rfm95_send+0x1d4>
  if (!rfm95_modify_frequency(handle)) return false;
 8000e2c:	68f8      	ldr	r0, [r7, #12]
 8000e2e:	f7ff fd21 	bl	8000874 <rfm95_modify_frequency>
 8000e32:	4603      	mov	r3, r0
 8000e34:	f083 0301 	eor.w	r3, r3, #1
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <rfm95_send+0x4e>
 8000e3e:	2300      	movs	r3, #0
 8000e40:	e0c2      	b.n	8000fc8 <rfm95_send+0x1d4>
  if (!rfm95_modify_CR_BW(handle))     return false;
 8000e42:	68f8      	ldr	r0, [r7, #12]
 8000e44:	f7ff fce2 	bl	800080c <rfm95_modify_CR_BW>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	f083 0301 	eor.w	r3, r3, #1
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <rfm95_send+0x64>
 8000e54:	2300      	movs	r3, #0
 8000e56:	e0b7      	b.n	8000fc8 <rfm95_send+0x1d4>
  if (!rfm95_modify_syncWord(handle))  return false;
 8000e58:	68f8      	ldr	r0, [r7, #12]
 8000e5a:	f7ff fd69 	bl	8000930 <rfm95_modify_syncWord>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	f083 0301 	eor.w	r3, r3, #1
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <rfm95_send+0x7a>
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	e0ac      	b.n	8000fc8 <rfm95_send+0x1d4>

  // Set the payload length.
  if (!write_register(handle, RFM95_REGISTER_PAYLOAD_LENGTH, send_data_length)) return false;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	461a      	mov	r2, r3
 8000e74:	2122      	movs	r1, #34	@ 0x22
 8000e76:	68f8      	ldr	r0, [r7, #12]
 8000e78:	f7ff fbcc 	bl	8000614 <write_register>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	f083 0301 	eor.w	r3, r3, #1
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <rfm95_send+0x98>
 8000e88:	2300      	movs	r3, #0
 8000e8a:	e09d      	b.n	8000fc8 <rfm95_send+0x1d4>

  // Enable tx-done interrupt, clear flags and previous interrupt time
  if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_DIO_MAPPING_1_IRQ_FOR_TXDONE)) return false;
 8000e8c:	2240      	movs	r2, #64	@ 0x40
 8000e8e:	2140      	movs	r1, #64	@ 0x40
 8000e90:	68f8      	ldr	r0, [r7, #12]
 8000e92:	f7ff fbbf 	bl	8000614 <write_register>
 8000e96:	4603      	mov	r3, r0
 8000e98:	f083 0301 	eor.w	r3, r3, #1
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <rfm95_send+0xb2>
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	e090      	b.n	8000fc8 <rfm95_send+0x1d4>
  if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xFF)) return false;
 8000ea6:	22ff      	movs	r2, #255	@ 0xff
 8000ea8:	2112      	movs	r1, #18
 8000eaa:	68f8      	ldr	r0, [r7, #12]
 8000eac:	f7ff fbb2 	bl	8000614 <write_register>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	f083 0301 	eor.w	r3, r3, #1
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <rfm95_send+0xcc>
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	e083      	b.n	8000fc8 <rfm95_send+0x1d4>
  handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	62da      	str	r2, [r3, #44]	@ 0x2c
  handle->interrupt_times[RFM95_INTERRUPT_DIO1] = 0;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	2200      	movs	r2, #0
 8000eca:	631a      	str	r2, [r3, #48]	@ 0x30
  handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	2200      	movs	r2, #0
 8000ed0:	635a      	str	r2, [r3, #52]	@ 0x34

  // Move modem to LoRa standby
  if (handle->rfm_status != STNBY_MODE){
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d01d      	beq.n	8000f1a <rfm95_send+0x126>
    if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_STANDBY)) return false;
 8000ede:	2281      	movs	r2, #129	@ 0x81
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	68f8      	ldr	r0, [r7, #12]
 8000ee4:	f7ff fb96 	bl	8000614 <write_register>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	f083 0301 	eor.w	r3, r3, #1
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <rfm95_send+0x104>
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	e067      	b.n	8000fc8 <rfm95_send+0x1d4>

    // Wait for the modem to be ready
    if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT)) return false;
 8000ef8:	220a      	movs	r2, #10
 8000efa:	2102      	movs	r1, #2
 8000efc:	68f8      	ldr	r0, [r7, #12]
 8000efe:	f7ff fd71 	bl	80009e4 <wait_for_irq>
 8000f02:	4603      	mov	r3, r0
 8000f04:	f083 0301 	eor.w	r3, r3, #1
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <rfm95_send+0x11e>
 8000f0e:	2300      	movs	r3, #0
 8000f10:	e05a      	b.n	8000fc8 <rfm95_send+0x1d4>
    handle->rfm_status = STNBY_MODE;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	2201      	movs	r2, #1
 8000f16:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  }

  // Set pointer to start of TX section in FIFO
  if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, RFM95_FIFO_TX_BASE_ADDRESS)) return false;
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	210d      	movs	r1, #13
 8000f1e:	68f8      	ldr	r0, [r7, #12]
 8000f20:	f7ff fb78 	bl	8000614 <write_register>
 8000f24:	4603      	mov	r3, r0
 8000f26:	f083 0301 	eor.w	r3, r3, #1
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <rfm95_send+0x140>
 8000f30:	2300      	movs	r3, #0
 8000f32:	e049      	b.n	8000fc8 <rfm95_send+0x1d4>

  // Write payload to FIFO.
  for (size_t i = 0; i < send_data_length; i++) {
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
 8000f38:	e00b      	b.n	8000f52 <rfm95_send+0x15e>
    write_register(handle, RFM95_REGISTER_FIFO_ACCESS, send_data[i]);
 8000f3a:	68ba      	ldr	r2, [r7, #8]
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	4413      	add	r3, r2
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	461a      	mov	r2, r3
 8000f44:	2100      	movs	r1, #0
 8000f46:	68f8      	ldr	r0, [r7, #12]
 8000f48:	f7ff fb64 	bl	8000614 <write_register>
  for (size_t i = 0; i < send_data_length; i++) {
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	617b      	str	r3, [r7, #20]
 8000f52:	697a      	ldr	r2, [r7, #20]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	429a      	cmp	r2, r3
 8000f58:	d3ef      	bcc.n	8000f3a <rfm95_send+0x146>
  }

  // Set modem to tx mode.
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_TX)) return false;
 8000f5a:	2283      	movs	r2, #131	@ 0x83
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	68f8      	ldr	r0, [r7, #12]
 8000f60:	f7ff fb58 	bl	8000614 <write_register>
 8000f64:	4603      	mov	r3, r0
 8000f66:	f083 0301 	eor.w	r3, r3, #1
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <rfm95_send+0x180>
 8000f70:	2300      	movs	r3, #0
 8000f72:	e029      	b.n	8000fc8 <rfm95_send+0x1d4>

  // Wait for the transfer complete interrupt.
  if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO0, RFM95_SEND_TIMEOUT)) return false;
 8000f74:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000f78:	2100      	movs	r1, #0
 8000f7a:	68f8      	ldr	r0, [r7, #12]
 8000f7c:	f7ff fd32 	bl	80009e4 <wait_for_irq>
 8000f80:	4603      	mov	r3, r0
 8000f82:	f083 0301 	eor.w	r3, r3, #1
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <rfm95_send+0x19c>
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	e01b      	b.n	8000fc8 <rfm95_send+0x1d4>
  handle->rfm_status = TRANSMIT_MODE;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	2202      	movs	r2, #2
 8000f94:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // LSE Tick corresponding to the end of TX --> not needed here
  uint32_t tx_ticks = handle->interrupt_times[RFM95_INTERRUPT_DIO0];
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f9c:	613b      	str	r3, [r7, #16]
  handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	62da      	str	r2, [r3, #44]	@ 0x2c

  // Return modem to sleep.
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_SLEEP)) return false;
 8000fa4:	2280      	movs	r2, #128	@ 0x80
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	68f8      	ldr	r0, [r7, #12]
 8000faa:	f7ff fb33 	bl	8000614 <write_register>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	f083 0301 	eor.w	r3, r3, #1
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <rfm95_send+0x1ca>
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e004      	b.n	8000fc8 <rfm95_send+0x1d4>
  handle->rfm_status = SLEEP_MODE;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return 1;
 8000fc6:	2301      	movs	r3, #1
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3718      	adds	r7, #24
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <rfm95_enter_rx_mode>:
 *
 * @param *handle  rfm95_handle_t   structure containing RFM95 configurations and function pointers.
 *
 * @return true if no errors occurred.
 */
bool rfm95_enter_rx_mode(rfm95_handle_t *handle){
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]

  // Clear flags and previous interrupt time, configure mapping for RX done.
  if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2140      	movs	r1, #64	@ 0x40
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff fb19 	bl	8000614 <write_register>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	f083 0301 	eor.w	r3, r3, #1
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <rfm95_enter_rx_mode+0x22>
 8000fee:	2300      	movs	r3, #0
 8000ff0:	e04b      	b.n	800108a <rfm95_enter_rx_mode+0xba>
  if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xFF)) return false;
 8000ff2:	22ff      	movs	r2, #255	@ 0xff
 8000ff4:	2112      	movs	r1, #18
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f7ff fb0c 	bl	8000614 <write_register>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	f083 0301 	eor.w	r3, r3, #1
 8001002:	b2db      	uxtb	r3, r3
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <rfm95_enter_rx_mode+0x3c>
 8001008:	2300      	movs	r3, #0
 800100a:	e03e      	b.n	800108a <rfm95_enter_rx_mode+0xba>
  handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2200      	movs	r2, #0
 8001010:	62da      	str	r2, [r3, #44]	@ 0x2c
  handle->interrupt_times[RFM95_INTERRUPT_DIO1] = 0;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2200      	movs	r2, #0
 8001016:	631a      	str	r2, [r3, #48]	@ 0x30
  handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2200      	movs	r2, #0
 800101c:	635a      	str	r2, [r3, #52]	@ 0x34

  // Move modem to LoRa standby
  if (handle->rfm_status != STNBY_MODE){
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2b01      	cmp	r3, #1
 8001028:	d01d      	beq.n	8001066 <rfm95_enter_rx_mode+0x96>
    if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_STANDBY)) return false;
 800102a:	2281      	movs	r2, #129	@ 0x81
 800102c:	2101      	movs	r1, #1
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff faf0 	bl	8000614 <write_register>
 8001034:	4603      	mov	r3, r0
 8001036:	f083 0301 	eor.w	r3, r3, #1
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <rfm95_enter_rx_mode+0x74>
 8001040:	2300      	movs	r3, #0
 8001042:	e022      	b.n	800108a <rfm95_enter_rx_mode+0xba>

    // Wait for the modem to be ready.
    if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT)) return false;
 8001044:	220a      	movs	r2, #10
 8001046:	2102      	movs	r1, #2
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff fccb 	bl	80009e4 <wait_for_irq>
 800104e:	4603      	mov	r3, r0
 8001050:	f083 0301 	eor.w	r3, r3, #1
 8001054:	b2db      	uxtb	r3, r3
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <rfm95_enter_rx_mode+0x8e>
 800105a:	2300      	movs	r3, #0
 800105c:	e015      	b.n	800108a <rfm95_enter_rx_mode+0xba>
    handle->rfm_status = STNBY_MODE;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2201      	movs	r2, #1
 8001062:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  }

  // Enter RX CONT mode
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_RX_CONT)) return false;
 8001066:	2285      	movs	r2, #133	@ 0x85
 8001068:	2101      	movs	r1, #1
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff fad2 	bl	8000614 <write_register>
 8001070:	4603      	mov	r3, r0
 8001072:	f083 0301 	eor.w	r3, r3, #1
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <rfm95_enter_rx_mode+0xb0>
 800107c:	2300      	movs	r3, #0
 800107e:	e004      	b.n	800108a <rfm95_enter_rx_mode+0xba>
  handle->rfm_status = RXCONTIN_MODE;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2203      	movs	r2, #3
 8001084:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

	return 1;
 8001088:	2301      	movs	r3, #1
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <rfm95_receive>:
 * @param *uint8_t rx_buff          will contain the received payload.
 * @param size_t   rx_data_length   will contain the received number of bytes.
 *
 * @return true if no errors occurred.
 */
bool rfm95_receive(rfm95_handle_t *handle, uint8_t *rx_buff, uint8_t *rx_data_length){
 8001092:	b580      	push	{r7, lr}
 8001094:	b086      	sub	sp, #24
 8001096:	af00      	add	r7, sp, #0
 8001098:	60f8      	str	r0, [r7, #12]
 800109a:	60b9      	str	r1, [r7, #8]
 800109c:	607a      	str	r2, [r7, #4]

  // Move modem to LoRa standby.
  if (handle->rfm_status != STNBY_MODE){
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d01d      	beq.n	80010e6 <rfm95_receive+0x54>
    if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_STANDBY)) return false;
 80010aa:	2281      	movs	r2, #129	@ 0x81
 80010ac:	2101      	movs	r1, #1
 80010ae:	68f8      	ldr	r0, [r7, #12]
 80010b0:	f7ff fab0 	bl	8000614 <write_register>
 80010b4:	4603      	mov	r3, r0
 80010b6:	f083 0301 	eor.w	r3, r3, #1
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <rfm95_receive+0x32>
 80010c0:	2300      	movs	r3, #0
 80010c2:	e07e      	b.n	80011c2 <rfm95_receive+0x130>

    // Wait for the modem to be ready.
    if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT)) return false;
 80010c4:	220a      	movs	r2, #10
 80010c6:	2102      	movs	r1, #2
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f7ff fc8b 	bl	80009e4 <wait_for_irq>
 80010ce:	4603      	mov	r3, r0
 80010d0:	f083 0301 	eor.w	r3, r3, #1
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <rfm95_receive+0x4c>
 80010da:	2300      	movs	r3, #0
 80010dc:	e071      	b.n	80011c2 <rfm95_receive+0x130>
    handle->rfm_status = STNBY_MODE;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	2201      	movs	r2, #1
 80010e2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  }

  // proceed with payload extraction:
  uint8_t irq_flags;
  read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irq_flags, 1);
 80010e6:	f107 0217 	add.w	r2, r7, #23
 80010ea:	2301      	movs	r3, #1
 80010ec:	2112      	movs	r1, #18
 80010ee:	68f8      	ldr	r0, [r7, #12]
 80010f0:	f7ff fa54 	bl	800059c <read_register>

  // Check if there was a CRC error.
  if (irq_flags & RFM95_PAYLOAD_CRC_ERR_MSK) {
 80010f4:	7dfb      	ldrb	r3, [r7, #23]
 80010f6:	f003 0320 	and.w	r3, r3, #32
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d012      	beq.n	8001124 <rfm95_receive+0x92>
   // Return modem to sleep.
   if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_SLEEP)) return false;
 80010fe:	2280      	movs	r2, #128	@ 0x80
 8001100:	2101      	movs	r1, #1
 8001102:	68f8      	ldr	r0, [r7, #12]
 8001104:	f7ff fa86 	bl	8000614 <write_register>
 8001108:	4603      	mov	r3, r0
 800110a:	f083 0301 	eor.w	r3, r3, #1
 800110e:	b2db      	uxtb	r3, r3
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <rfm95_receive+0x86>
 8001114:	2300      	movs	r3, #0
 8001116:	e054      	b.n	80011c2 <rfm95_receive+0x130>
   handle->rfm_status = SLEEP_MODE;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	2200      	movs	r2, #0
 800111c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
   return false;
 8001120:	2300      	movs	r3, #0
 8001122:	e04e      	b.n	80011c2 <rfm95_receive+0x130>
  }

  // Read received payload length.
  uint8_t rx_bytes;
  if (!read_register(handle, RFM95_REGISTER_FIFO_RX_BYTES_NB, &rx_bytes, 1)) return false;
 8001124:	f107 0216 	add.w	r2, r7, #22
 8001128:	2301      	movs	r3, #1
 800112a:	2113      	movs	r1, #19
 800112c:	68f8      	ldr	r0, [r7, #12]
 800112e:	f7ff fa35 	bl	800059c <read_register>
 8001132:	4603      	mov	r3, r0
 8001134:	f083 0301 	eor.w	r3, r3, #1
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <rfm95_receive+0xb0>
 800113e:	2300      	movs	r3, #0
 8001140:	e03f      	b.n	80011c2 <rfm95_receive+0x130>

  // Read packet location within the FIFO buffer
  uint8_t fifo_rx_entry;
  if (!read_register(handle, RFM95_REGISTER_FIFO_RX_CURR_ADDR, &fifo_rx_entry, 1)) return false;
 8001142:	f107 0215 	add.w	r2, r7, #21
 8001146:	2301      	movs	r3, #1
 8001148:	2110      	movs	r1, #16
 800114a:	68f8      	ldr	r0, [r7, #12]
 800114c:	f7ff fa26 	bl	800059c <read_register>
 8001150:	4603      	mov	r3, r0
 8001152:	f083 0301 	eor.w	r3, r3, #1
 8001156:	b2db      	uxtb	r3, r3
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <rfm95_receive+0xce>
 800115c:	2300      	movs	r3, #0
 800115e:	e030      	b.n	80011c2 <rfm95_receive+0x130>

  // Read received payload itself.
  if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, fifo_rx_entry)) return false;
 8001160:	7d7b      	ldrb	r3, [r7, #21]
 8001162:	461a      	mov	r2, r3
 8001164:	210d      	movs	r1, #13
 8001166:	68f8      	ldr	r0, [r7, #12]
 8001168:	f7ff fa54 	bl	8000614 <write_register>
 800116c:	4603      	mov	r3, r0
 800116e:	f083 0301 	eor.w	r3, r3, #1
 8001172:	b2db      	uxtb	r3, r3
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <rfm95_receive+0xea>
 8001178:	2300      	movs	r3, #0
 800117a:	e022      	b.n	80011c2 <rfm95_receive+0x130>
  if (!read_register(handle, RFM95_REGISTER_FIFO_ACCESS, rx_buff, rx_bytes)) return false;
 800117c:	7dbb      	ldrb	r3, [r7, #22]
 800117e:	68ba      	ldr	r2, [r7, #8]
 8001180:	2100      	movs	r1, #0
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f7ff fa0a 	bl	800059c <read_register>
 8001188:	4603      	mov	r3, r0
 800118a:	f083 0301 	eor.w	r3, r3, #1
 800118e:	b2db      	uxtb	r3, r3
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <rfm95_receive+0x106>
 8001194:	2300      	movs	r3, #0
 8001196:	e014      	b.n	80011c2 <rfm95_receive+0x130>

  // Return modem to sleep.
  if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_OP_MODE_LORA_SLEEP)) return false;
 8001198:	2280      	movs	r2, #128	@ 0x80
 800119a:	2101      	movs	r1, #1
 800119c:	68f8      	ldr	r0, [r7, #12]
 800119e:	f7ff fa39 	bl	8000614 <write_register>
 80011a2:	4603      	mov	r3, r0
 80011a4:	f083 0301 	eor.w	r3, r3, #1
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <rfm95_receive+0x120>
 80011ae:	2300      	movs	r3, #0
 80011b0:	e007      	b.n	80011c2 <rfm95_receive+0x130>
  handle->rfm_status = SLEEP_MODE;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  *rx_data_length = rx_bytes;
 80011ba:	7dba      	ldrb	r2, [r7, #22]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	701a      	strb	r2, [r3, #0]

	return true;
 80011c0:	2301      	movs	r3, #1
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <rfm95_on_interrupt>:
 * @param *handle   rfm95_handle_t structure containing RFM95 configurations and function pointers.
 * @param interrupt rfm95_interrupt_t defining which interrupt triggered the IRQ (either DIO0, DIO1 or DIO5).
 *
 * @return void.
 */
void rfm95_on_interrupt(rfm95_handle_t *handle, rfm95_interrupt_t interrupt) {
 80011ca:	b590      	push	{r4, r7, lr}
 80011cc:	b083      	sub	sp, #12
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
 80011d2:	460b      	mov	r3, r1
 80011d4:	70fb      	strb	r3, [r7, #3]
  handle->interrupt_times[interrupt] = handle->get_precision_tick();
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	78fc      	ldrb	r4, [r7, #3]
 80011dc:	4798      	blx	r3
 80011de:	4601      	mov	r1, r0
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	f104 030a 	add.w	r3, r4, #10
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	4413      	add	r3, r2
 80011ea:	6059      	str	r1, [r3, #4]
}
 80011ec:	bf00      	nop
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd90      	pop	{r4, r7, pc}

080011f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f4:	b590      	push	{r4, r7, lr}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011fa:	f000 ff01 	bl	8002000 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011fe:	f000 f93f 	bl	8001480 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001202:	f000 fa5f 	bl	80016c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001206:	f000 fa2d 	bl	8001664 <MX_USART2_UART_Init>
  MX_RTC_Init();
 800120a:	f000 f9c5 	bl	8001598 <MX_RTC_Init>
  MX_SPI3_Init();
 800120e:	f000 f9eb 	bl	80015e8 <MX_SPI3_Init>
  MX_LPTIM1_Init();
 8001212:	f000 f995 	bl	8001540 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_LPTIM_Counter_Start_IT(&hlptim1, 0xFFFF);
 8001216:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800121a:	487d      	ldr	r0, [pc, #500]	@ (8001410 <main+0x21c>)
 800121c:	f001 fb3e 	bl	800289c <HAL_LPTIM_Counter_Start_IT>

  // config RFM95
  rfm95_handle.spi_handle = &hspi3;
 8001220:	4b7c      	ldr	r3, [pc, #496]	@ (8001414 <main+0x220>)
 8001222:	4a7d      	ldr	r2, [pc, #500]	@ (8001418 <main+0x224>)
 8001224:	601a      	str	r2, [r3, #0]
  rfm95_handle.nrst_port  = RFM95_RST_GPIO_Port;
 8001226:	4b7b      	ldr	r3, [pc, #492]	@ (8001414 <main+0x220>)
 8001228:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800122c:	60da      	str	r2, [r3, #12]
  rfm95_handle.nrst_pin   = RFM95_RST_Pin;
 800122e:	4b79      	ldr	r3, [pc, #484]	@ (8001414 <main+0x220>)
 8001230:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001234:	821a      	strh	r2, [r3, #16]
  rfm95_handle.nss_port   = RFM95_CS_GPIO_Port;
 8001236:	4b77      	ldr	r3, [pc, #476]	@ (8001414 <main+0x220>)
 8001238:	4a78      	ldr	r2, [pc, #480]	@ (800141c <main+0x228>)
 800123a:	605a      	str	r2, [r3, #4]
  rfm95_handle.nss_pin    = RFM95_CS_Pin;
 800123c:	4b75      	ldr	r3, [pc, #468]	@ (8001414 <main+0x220>)
 800123e:	2204      	movs	r2, #4
 8001240:	811a      	strh	r2, [r3, #8]

  rfm95_handle.precision_tick_frequency = lse_clk;
 8001242:	4b77      	ldr	r3, [pc, #476]	@ (8001420 <main+0x22c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a73      	ldr	r2, [pc, #460]	@ (8001414 <main+0x220>)
 8001248:	6153      	str	r3, [r2, #20]
  rfm95_handle.precision_tick_drift_ns_per_s = 20000;
 800124a:	4b72      	ldr	r3, [pc, #456]	@ (8001414 <main+0x220>)
 800124c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001250:	619a      	str	r2, [r3, #24]
  rfm95_handle.get_precision_tick = get_precision_tick;
 8001252:	4b70      	ldr	r3, [pc, #448]	@ (8001414 <main+0x220>)
 8001254:	4a73      	ldr	r2, [pc, #460]	@ (8001424 <main+0x230>)
 8001256:	61da      	str	r2, [r3, #28]
  rfm95_handle.precision_sleep_until = precision_sleep_until;
 8001258:	4b6e      	ldr	r3, [pc, #440]	@ (8001414 <main+0x220>)
 800125a:	4a73      	ldr	r2, [pc, #460]	@ (8001428 <main+0x234>)
 800125c:	621a      	str	r2, [r3, #32]
  rfm95_handle.on_after_interrupts_configured = rfm95_after_interrupts_configured;
 800125e:	4b6d      	ldr	r3, [pc, #436]	@ (8001414 <main+0x220>)
 8001260:	4a72      	ldr	r2, [pc, #456]	@ (800142c <main+0x238>)
 8001262:	629a      	str	r2, [r3, #40]	@ 0x28
  //rfm95_handle.random_int = random_int;
  rfm95_handle.get_battery_level = get_battery_level;
 8001264:	4b6b      	ldr	r3, [pc, #428]	@ (8001414 <main+0x220>)
 8001266:	4a72      	ldr	r2, [pc, #456]	@ (8001430 <main+0x23c>)
 8001268:	625a      	str	r2, [r3, #36]	@ 0x24

  // Modify parameters here:
  rfm95_set_power(&rfm95_handle, 2); // power 2 dBm - 17 dBm
 800126a:	2102      	movs	r1, #2
 800126c:	4869      	ldr	r0, [pc, #420]	@ (8001414 <main+0x220>)
 800126e:	f7ff fcb7 	bl	8000be0 <rfm95_set_power>
  rfm95_set_frequency(&rfm95_handle, 868000000);
 8001272:	4970      	ldr	r1, [pc, #448]	@ (8001434 <main+0x240>)
 8001274:	4867      	ldr	r0, [pc, #412]	@ (8001414 <main+0x220>)
 8001276:	f7ff fcff 	bl	8000c78 <rfm95_set_frequency>

  // initialize RFM95
  if(!rfm95_init(&rfm95_handle)) printf("Err init\r\n");
 800127a:	4866      	ldr	r0, [pc, #408]	@ (8001414 <main+0x220>)
 800127c:	f7ff fbe2 	bl	8000a44 <rfm95_init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d102      	bne.n	800128c <main+0x98>
 8001286:	486c      	ldr	r0, [pc, #432]	@ (8001438 <main+0x244>)
 8001288:	f005 f84a 	bl	8006320 <puts>

  uint8_t buff[1] = {0x01};
 800128c:	2301      	movs	r3, #1
 800128e:	723b      	strb	r3, [r7, #8]
  uint32_t next_tick = 0*lse_clk;
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if(get_precision_tick() > next_tick){
 8001294:	f000 facc 	bl	8001830 <get_precision_tick>
 8001298:	4602      	mov	r2, r0
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	4293      	cmp	r3, r2
 800129e:	d21d      	bcs.n	80012dc <main+0xe8>
      printf("transmitting\r\n");
 80012a0:	4866      	ldr	r0, [pc, #408]	@ (800143c <main+0x248>)
 80012a2:	f005 f83d 	bl	8006320 <puts>
      if(!rfm95_send(&rfm95_handle, buff, 1)) printf("Error sending\r\n");
 80012a6:	f107 0308 	add.w	r3, r7, #8
 80012aa:	2201      	movs	r2, #1
 80012ac:	4619      	mov	r1, r3
 80012ae:	4859      	ldr	r0, [pc, #356]	@ (8001414 <main+0x220>)
 80012b0:	f7ff fda0 	bl	8000df4 <rfm95_send>
 80012b4:	4603      	mov	r3, r0
 80012b6:	f083 0301 	eor.w	r3, r3, #1
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <main+0xd2>
 80012c0:	485f      	ldr	r0, [pc, #380]	@ (8001440 <main+0x24c>)
 80012c2:	f005 f82d 	bl	8006320 <puts>

      next_tick = get_precision_tick() + 10*lse_clk;
 80012c6:	f000 fab3 	bl	8001830 <get_precision_tick>
 80012ca:	4601      	mov	r1, r0
 80012cc:	4b54      	ldr	r3, [pc, #336]	@ (8001420 <main+0x22c>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4613      	mov	r3, r2
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	4413      	add	r3, r2
 80012d6:	005b      	lsls	r3, r3, #1
 80012d8:	440b      	add	r3, r1
 80012da:	60fb      	str	r3, [r7, #12]
    }

    if(!rfm95_enter_rx_mode(&rfm95_handle)) printf("Err entering RX\r\n");
 80012dc:	484d      	ldr	r0, [pc, #308]	@ (8001414 <main+0x220>)
 80012de:	f7ff fe77 	bl	8000fd0 <rfm95_enter_rx_mode>
 80012e2:	4603      	mov	r3, r0
 80012e4:	f083 0301 	eor.w	r3, r3, #1
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d002      	beq.n	80012f4 <main+0x100>
 80012ee:	4855      	ldr	r0, [pc, #340]	@ (8001444 <main+0x250>)
 80012f0:	f005 f816 	bl	8006320 <puts>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    while(!pkt_received & (get_precision_tick() < next_tick));
 80012f4:	bf00      	nop
 80012f6:	4b54      	ldr	r3, [pc, #336]	@ (8001448 <main+0x254>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	f083 0301 	eor.w	r3, r3, #1
 8001300:	b2db      	uxtb	r3, r3
 8001302:	461c      	mov	r4, r3
 8001304:	f000 fa94 	bl	8001830 <get_precision_tick>
 8001308:	4602      	mov	r2, r0
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	4293      	cmp	r3, r2
 800130e:	bf8c      	ite	hi
 8001310:	2301      	movhi	r3, #1
 8001312:	2300      	movls	r3, #0
 8001314:	b2db      	uxtb	r3, r3
 8001316:	4023      	ands	r3, r4
 8001318:	2b00      	cmp	r3, #0
 800131a:	d1ec      	bne.n	80012f6 <main+0x102>

    int8_t  snr;
    int16_t rssi;
    if(!rfm95_getSNR(&rfm95_handle, &snr))   printf("Err reading snr\r\n");
 800131c:	1dfb      	adds	r3, r7, #7
 800131e:	4619      	mov	r1, r3
 8001320:	483c      	ldr	r0, [pc, #240]	@ (8001414 <main+0x220>)
 8001322:	f7ff fcff 	bl	8000d24 <rfm95_getSNR>
 8001326:	4603      	mov	r3, r0
 8001328:	f083 0301 	eor.w	r3, r3, #1
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2b00      	cmp	r3, #0
 8001330:	d002      	beq.n	8001338 <main+0x144>
 8001332:	4846      	ldr	r0, [pc, #280]	@ (800144c <main+0x258>)
 8001334:	f004 fff4 	bl	8006320 <puts>
    if(!rfm95_getRSSI(&rfm95_handle, &rssi)) printf("Err reading rssi\r\n");
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	4619      	mov	r1, r3
 800133c:	4835      	ldr	r0, [pc, #212]	@ (8001414 <main+0x220>)
 800133e:	f7ff fcd2 	bl	8000ce6 <rfm95_getRSSI>
 8001342:	4603      	mov	r3, r0
 8001344:	f083 0301 	eor.w	r3, r3, #1
 8001348:	b2db      	uxtb	r3, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	d002      	beq.n	8001354 <main+0x160>
 800134e:	4840      	ldr	r0, [pc, #256]	@ (8001450 <main+0x25c>)
 8001350:	f004 ffe6 	bl	8006320 <puts>

    if(!rfm95_stdby(&rfm95_handle)) printf("Err entering standby\r\n");
 8001354:	482f      	ldr	r0, [pc, #188]	@ (8001414 <main+0x220>)
 8001356:	f7ff fd26 	bl	8000da6 <rfm95_stdby>
 800135a:	4603      	mov	r3, r0
 800135c:	f083 0301 	eor.w	r3, r3, #1
 8001360:	b2db      	uxtb	r3, r3
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <main+0x178>
 8001366:	483b      	ldr	r0, [pc, #236]	@ (8001454 <main+0x260>)
 8001368:	f004 ffda 	bl	8006320 <puts>

    if (pkt_received){
 800136c:	4b36      	ldr	r3, [pc, #216]	@ (8001448 <main+0x254>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	b2db      	uxtb	r3, r3
 8001372:	2b00      	cmp	r3, #0
 8001374:	d08e      	beq.n	8001294 <main+0xa0>

      uint8_t status;
      if(!rfm95_getModemStatus(&rfm95_handle, &status))printf("Err reading status\r\n");
 8001376:	1cfb      	adds	r3, r7, #3
 8001378:	4619      	mov	r1, r3
 800137a:	4826      	ldr	r0, [pc, #152]	@ (8001414 <main+0x220>)
 800137c:	f7ff fcf4 	bl	8000d68 <rfm95_getModemStatus>
 8001380:	4603      	mov	r3, r0
 8001382:	f083 0301 	eor.w	r3, r3, #1
 8001386:	b2db      	uxtb	r3, r3
 8001388:	2b00      	cmp	r3, #0
 800138a:	d002      	beq.n	8001392 <main+0x19e>
 800138c:	4832      	ldr	r0, [pc, #200]	@ (8001458 <main+0x264>)
 800138e:	f004 ffc7 	bl	8006320 <puts>
      printf("Modem stat %d\r\n", status);
 8001392:	78fb      	ldrb	r3, [r7, #3]
 8001394:	4619      	mov	r1, r3
 8001396:	4831      	ldr	r0, [pc, #196]	@ (800145c <main+0x268>)
 8001398:	f004 ff5a 	bl	8006250 <iprintf>

      pkt_received = false;
 800139c:	4b2a      	ldr	r3, [pc, #168]	@ (8001448 <main+0x254>)
 800139e:	2200      	movs	r2, #0
 80013a0:	701a      	strb	r2, [r3, #0]
      if(!rfm95_receive(&rfm95_handle, &rx_buff[0], &rx_data_length)) printf("Err Rx\r\n");
 80013a2:	4a2f      	ldr	r2, [pc, #188]	@ (8001460 <main+0x26c>)
 80013a4:	492f      	ldr	r1, [pc, #188]	@ (8001464 <main+0x270>)
 80013a6:	481b      	ldr	r0, [pc, #108]	@ (8001414 <main+0x220>)
 80013a8:	f7ff fe73 	bl	8001092 <rfm95_receive>
 80013ac:	4603      	mov	r3, r0
 80013ae:	f083 0301 	eor.w	r3, r3, #1
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d003      	beq.n	80013c0 <main+0x1cc>
 80013b8:	482b      	ldr	r0, [pc, #172]	@ (8001468 <main+0x274>)
 80013ba:	f004 ffb1 	bl	8006320 <puts>
 80013be:	e005      	b.n	80013cc <main+0x1d8>
      else printf("pkt received: %d\r\n", rx_data_length);
 80013c0:	4b27      	ldr	r3, [pc, #156]	@ (8001460 <main+0x26c>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	4619      	mov	r1, r3
 80013c6:	4829      	ldr	r0, [pc, #164]	@ (800146c <main+0x278>)
 80013c8:	f004 ff42 	bl	8006250 <iprintf>

      for(uint8_t i = 0; i < rx_data_length; i++)printf("0x%X ", rx_buff[i]);
 80013cc:	2300      	movs	r3, #0
 80013ce:	72fb      	strb	r3, [r7, #11]
 80013d0:	e009      	b.n	80013e6 <main+0x1f2>
 80013d2:	7afb      	ldrb	r3, [r7, #11]
 80013d4:	4a23      	ldr	r2, [pc, #140]	@ (8001464 <main+0x270>)
 80013d6:	5cd3      	ldrb	r3, [r2, r3]
 80013d8:	4619      	mov	r1, r3
 80013da:	4825      	ldr	r0, [pc, #148]	@ (8001470 <main+0x27c>)
 80013dc:	f004 ff38 	bl	8006250 <iprintf>
 80013e0:	7afb      	ldrb	r3, [r7, #11]
 80013e2:	3301      	adds	r3, #1
 80013e4:	72fb      	strb	r3, [r7, #11]
 80013e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <main+0x26c>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	7afa      	ldrb	r2, [r7, #11]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d3f0      	bcc.n	80013d2 <main+0x1de>
      printf("\r\n");
 80013f0:	4820      	ldr	r0, [pc, #128]	@ (8001474 <main+0x280>)
 80013f2:	f004 ff95 	bl	8006320 <puts>

      printf("SNR:  %i\r\n", snr);
 80013f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fa:	4619      	mov	r1, r3
 80013fc:	481e      	ldr	r0, [pc, #120]	@ (8001478 <main+0x284>)
 80013fe:	f004 ff27 	bl	8006250 <iprintf>
      printf("RSSI: %i\r\n", rssi);
 8001402:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001406:	4619      	mov	r1, r3
 8001408:	481c      	ldr	r0, [pc, #112]	@ (800147c <main+0x288>)
 800140a:	f004 ff21 	bl	8006250 <iprintf>
  {
 800140e:	e741      	b.n	8001294 <main+0xa0>
 8001410:	200000d8 	.word	0x200000d8
 8001414:	2000008c 	.word	0x2000008c
 8001418:	20000134 	.word	0x20000134
 800141c:	48000c00 	.word	0x48000c00
 8001420:	20000000 	.word	0x20000000
 8001424:	08001831 	.word	0x08001831
 8001428:	08001861 	.word	0x08001861
 800142c:	08001929 	.word	0x08001929
 8001430:	08001919 	.word	0x08001919
 8001434:	33bca100 	.word	0x33bca100
 8001438:	08006ff8 	.word	0x08006ff8
 800143c:	08007004 	.word	0x08007004
 8001440:	08007014 	.word	0x08007014
 8001444:	08007024 	.word	0x08007024
 8001448:	20000224 	.word	0x20000224
 800144c:	08007038 	.word	0x08007038
 8001450:	0800704c 	.word	0x0800704c
 8001454:	08007060 	.word	0x08007060
 8001458:	08007078 	.word	0x08007078
 800145c:	0800708c 	.word	0x0800708c
 8001460:	20000327 	.word	0x20000327
 8001464:	20000228 	.word	0x20000228
 8001468:	0800709c 	.word	0x0800709c
 800146c:	080070a4 	.word	0x080070a4
 8001470:	080070b8 	.word	0x080070b8
 8001474:	080070c0 	.word	0x080070c0
 8001478:	080070c4 	.word	0x080070c4
 800147c:	080070d0 	.word	0x080070d0

08001480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b096      	sub	sp, #88	@ 0x58
 8001484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	2244      	movs	r2, #68	@ 0x44
 800148c:	2100      	movs	r1, #0
 800148e:	4618      	mov	r0, r3
 8001490:	f004 ff4e 	bl	8006330 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001494:	463b      	mov	r3, r7
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]
 800149c:	609a      	str	r2, [r3, #8]
 800149e:	60da      	str	r2, [r3, #12]
 80014a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014a6:	f001 fcad 	bl	8002e04 <HAL_PWREx_ControlVoltageScaling>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014b0:	f000 fb34 	bl	8001b1c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80014b4:	f001 fc88 	bl	8002dc8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80014b8:	4b20      	ldr	r3, [pc, #128]	@ (800153c <SystemClock_Config+0xbc>)
 80014ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014be:	4a1f      	ldr	r2, [pc, #124]	@ (800153c <SystemClock_Config+0xbc>)
 80014c0:	f023 0318 	bic.w	r3, r3, #24
 80014c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80014c8:	2306      	movs	r3, #6
 80014ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80014cc:	2301      	movs	r3, #1
 80014ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014d6:	2310      	movs	r3, #16
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014da:	2302      	movs	r3, #2
 80014dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014de:	2302      	movs	r3, #2
 80014e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014e2:	2301      	movs	r3, #1
 80014e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80014e6:	230a      	movs	r3, #10
 80014e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014ea:	2307      	movs	r3, #7
 80014ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014ee:	2302      	movs	r3, #2
 80014f0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014f2:	2302      	movs	r3, #2
 80014f4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	4618      	mov	r0, r3
 80014fc:	f001 fd04 	bl	8002f08 <HAL_RCC_OscConfig>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001506:	f000 fb09 	bl	8001b1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150a:	230f      	movs	r3, #15
 800150c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800150e:	2303      	movs	r3, #3
 8001510:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001512:	2300      	movs	r3, #0
 8001514:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800151e:	463b      	mov	r3, r7
 8001520:	2104      	movs	r1, #4
 8001522:	4618      	mov	r0, r3
 8001524:	f002 f8cc 	bl	80036c0 <HAL_RCC_ClockConfig>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800152e:	f000 faf5 	bl	8001b1c <Error_Handler>
  }
}
 8001532:	bf00      	nop
 8001534:	3758      	adds	r7, #88	@ 0x58
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40021000 	.word	0x40021000

08001540 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8001544:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <MX_LPTIM1_Init+0x50>)
 8001546:	4a13      	ldr	r2, [pc, #76]	@ (8001594 <MX_LPTIM1_Init+0x54>)
 8001548:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800154a:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <MX_LPTIM1_Init+0x50>)
 800154c:	2200      	movs	r2, #0
 800154e:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8001550:	4b0f      	ldr	r3, [pc, #60]	@ (8001590 <MX_LPTIM1_Init+0x50>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8001556:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <MX_LPTIM1_Init+0x50>)
 8001558:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800155c:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800155e:	4b0c      	ldr	r3, [pc, #48]	@ (8001590 <MX_LPTIM1_Init+0x50>)
 8001560:	2200      	movs	r2, #0
 8001562:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8001564:	4b0a      	ldr	r3, [pc, #40]	@ (8001590 <MX_LPTIM1_Init+0x50>)
 8001566:	2200      	movs	r2, #0
 8001568:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800156a:	4b09      	ldr	r3, [pc, #36]	@ (8001590 <MX_LPTIM1_Init+0x50>)
 800156c:	2200      	movs	r2, #0
 800156e:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001570:	4b07      	ldr	r3, [pc, #28]	@ (8001590 <MX_LPTIM1_Init+0x50>)
 8001572:	2200      	movs	r2, #0
 8001574:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8001576:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <MX_LPTIM1_Init+0x50>)
 8001578:	2200      	movs	r2, #0
 800157a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800157c:	4804      	ldr	r0, [pc, #16]	@ (8001590 <MX_LPTIM1_Init+0x50>)
 800157e:	f001 f8eb 	bl	8002758 <HAL_LPTIM_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 8001588:	f000 fac8 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800158c:	bf00      	nop
 800158e:	bd80      	pop	{r7, pc}
 8001590:	200000d8 	.word	0x200000d8
 8001594:	40007c00 	.word	0x40007c00

08001598 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800159c:	4b10      	ldr	r3, [pc, #64]	@ (80015e0 <MX_RTC_Init+0x48>)
 800159e:	4a11      	ldr	r2, [pc, #68]	@ (80015e4 <MX_RTC_Init+0x4c>)
 80015a0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80015a2:	4b0f      	ldr	r3, [pc, #60]	@ (80015e0 <MX_RTC_Init+0x48>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80015a8:	4b0d      	ldr	r3, [pc, #52]	@ (80015e0 <MX_RTC_Init+0x48>)
 80015aa:	227f      	movs	r2, #127	@ 0x7f
 80015ac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80015ae:	4b0c      	ldr	r3, [pc, #48]	@ (80015e0 <MX_RTC_Init+0x48>)
 80015b0:	22ff      	movs	r2, #255	@ 0xff
 80015b2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80015b4:	4b0a      	ldr	r3, [pc, #40]	@ (80015e0 <MX_RTC_Init+0x48>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80015ba:	4b09      	ldr	r3, [pc, #36]	@ (80015e0 <MX_RTC_Init+0x48>)
 80015bc:	2200      	movs	r2, #0
 80015be:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80015c0:	4b07      	ldr	r3, [pc, #28]	@ (80015e0 <MX_RTC_Init+0x48>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80015c6:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <MX_RTC_Init+0x48>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80015cc:	4804      	ldr	r0, [pc, #16]	@ (80015e0 <MX_RTC_Init+0x48>)
 80015ce:	f002 ff57 	bl	8004480 <HAL_RTC_Init>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80015d8:	f000 faa0 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	20000110 	.word	0x20000110
 80015e4:	40002800 	.word	0x40002800

080015e8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80015ec:	4b1b      	ldr	r3, [pc, #108]	@ (800165c <MX_SPI3_Init+0x74>)
 80015ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001660 <MX_SPI3_Init+0x78>)
 80015f0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80015f2:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <MX_SPI3_Init+0x74>)
 80015f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015f8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80015fa:	4b18      	ldr	r3, [pc, #96]	@ (800165c <MX_SPI3_Init+0x74>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001600:	4b16      	ldr	r3, [pc, #88]	@ (800165c <MX_SPI3_Init+0x74>)
 8001602:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001606:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001608:	4b14      	ldr	r3, [pc, #80]	@ (800165c <MX_SPI3_Init+0x74>)
 800160a:	2200      	movs	r2, #0
 800160c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800160e:	4b13      	ldr	r3, [pc, #76]	@ (800165c <MX_SPI3_Init+0x74>)
 8001610:	2200      	movs	r2, #0
 8001612:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001614:	4b11      	ldr	r3, [pc, #68]	@ (800165c <MX_SPI3_Init+0x74>)
 8001616:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800161a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800161c:	4b0f      	ldr	r3, [pc, #60]	@ (800165c <MX_SPI3_Init+0x74>)
 800161e:	2218      	movs	r2, #24
 8001620:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001622:	4b0e      	ldr	r3, [pc, #56]	@ (800165c <MX_SPI3_Init+0x74>)
 8001624:	2200      	movs	r2, #0
 8001626:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001628:	4b0c      	ldr	r3, [pc, #48]	@ (800165c <MX_SPI3_Init+0x74>)
 800162a:	2200      	movs	r2, #0
 800162c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800162e:	4b0b      	ldr	r3, [pc, #44]	@ (800165c <MX_SPI3_Init+0x74>)
 8001630:	2200      	movs	r2, #0
 8001632:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001634:	4b09      	ldr	r3, [pc, #36]	@ (800165c <MX_SPI3_Init+0x74>)
 8001636:	2207      	movs	r2, #7
 8001638:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800163a:	4b08      	ldr	r3, [pc, #32]	@ (800165c <MX_SPI3_Init+0x74>)
 800163c:	2200      	movs	r2, #0
 800163e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001640:	4b06      	ldr	r3, [pc, #24]	@ (800165c <MX_SPI3_Init+0x74>)
 8001642:	2208      	movs	r2, #8
 8001644:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001646:	4805      	ldr	r0, [pc, #20]	@ (800165c <MX_SPI3_Init+0x74>)
 8001648:	f003 f868 	bl	800471c <HAL_SPI_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001652:	f000 fa63 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000134 	.word	0x20000134
 8001660:	40003c00 	.word	0x40003c00

08001664 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001668:	4b14      	ldr	r3, [pc, #80]	@ (80016bc <MX_USART2_UART_Init+0x58>)
 800166a:	4a15      	ldr	r2, [pc, #84]	@ (80016c0 <MX_USART2_UART_Init+0x5c>)
 800166c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800166e:	4b13      	ldr	r3, [pc, #76]	@ (80016bc <MX_USART2_UART_Init+0x58>)
 8001670:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001674:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001676:	4b11      	ldr	r3, [pc, #68]	@ (80016bc <MX_USART2_UART_Init+0x58>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800167c:	4b0f      	ldr	r3, [pc, #60]	@ (80016bc <MX_USART2_UART_Init+0x58>)
 800167e:	2200      	movs	r2, #0
 8001680:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001682:	4b0e      	ldr	r3, [pc, #56]	@ (80016bc <MX_USART2_UART_Init+0x58>)
 8001684:	2200      	movs	r2, #0
 8001686:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001688:	4b0c      	ldr	r3, [pc, #48]	@ (80016bc <MX_USART2_UART_Init+0x58>)
 800168a:	220c      	movs	r2, #12
 800168c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800168e:	4b0b      	ldr	r3, [pc, #44]	@ (80016bc <MX_USART2_UART_Init+0x58>)
 8001690:	2200      	movs	r2, #0
 8001692:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001694:	4b09      	ldr	r3, [pc, #36]	@ (80016bc <MX_USART2_UART_Init+0x58>)
 8001696:	2200      	movs	r2, #0
 8001698:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800169a:	4b08      	ldr	r3, [pc, #32]	@ (80016bc <MX_USART2_UART_Init+0x58>)
 800169c:	2200      	movs	r2, #0
 800169e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016a0:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <MX_USART2_UART_Init+0x58>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016a6:	4805      	ldr	r0, [pc, #20]	@ (80016bc <MX_USART2_UART_Init+0x58>)
 80016a8:	f003 ff64 	bl	8005574 <HAL_UART_Init>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80016b2:	f000 fa33 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000198 	.word	0x20000198
 80016c0:	40004400 	.word	0x40004400

080016c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08a      	sub	sp, #40	@ 0x28
 80016c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ca:	f107 0314 	add.w	r3, r7, #20
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	609a      	str	r2, [r3, #8]
 80016d6:	60da      	str	r2, [r3, #12]
 80016d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016da:	4b52      	ldr	r3, [pc, #328]	@ (8001824 <MX_GPIO_Init+0x160>)
 80016dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016de:	4a51      	ldr	r2, [pc, #324]	@ (8001824 <MX_GPIO_Init+0x160>)
 80016e0:	f043 0304 	orr.w	r3, r3, #4
 80016e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e6:	4b4f      	ldr	r3, [pc, #316]	@ (8001824 <MX_GPIO_Init+0x160>)
 80016e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ea:	f003 0304 	and.w	r3, r3, #4
 80016ee:	613b      	str	r3, [r7, #16]
 80016f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016f2:	4b4c      	ldr	r3, [pc, #304]	@ (8001824 <MX_GPIO_Init+0x160>)
 80016f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f6:	4a4b      	ldr	r2, [pc, #300]	@ (8001824 <MX_GPIO_Init+0x160>)
 80016f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016fe:	4b49      	ldr	r3, [pc, #292]	@ (8001824 <MX_GPIO_Init+0x160>)
 8001700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800170a:	4b46      	ldr	r3, [pc, #280]	@ (8001824 <MX_GPIO_Init+0x160>)
 800170c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170e:	4a45      	ldr	r2, [pc, #276]	@ (8001824 <MX_GPIO_Init+0x160>)
 8001710:	f043 0301 	orr.w	r3, r3, #1
 8001714:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001716:	4b43      	ldr	r3, [pc, #268]	@ (8001824 <MX_GPIO_Init+0x160>)
 8001718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	60bb      	str	r3, [r7, #8]
 8001720:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001722:	4b40      	ldr	r3, [pc, #256]	@ (8001824 <MX_GPIO_Init+0x160>)
 8001724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001726:	4a3f      	ldr	r2, [pc, #252]	@ (8001824 <MX_GPIO_Init+0x160>)
 8001728:	f043 0308 	orr.w	r3, r3, #8
 800172c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800172e:	4b3d      	ldr	r3, [pc, #244]	@ (8001824 <MX_GPIO_Init+0x160>)
 8001730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001732:	f003 0308 	and.w	r3, r3, #8
 8001736:	607b      	str	r3, [r7, #4]
 8001738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800173a:	4b3a      	ldr	r3, [pc, #232]	@ (8001824 <MX_GPIO_Init+0x160>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173e:	4a39      	ldr	r2, [pc, #228]	@ (8001824 <MX_GPIO_Init+0x160>)
 8001740:	f043 0302 	orr.w	r3, r3, #2
 8001744:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001746:	4b37      	ldr	r3, [pc, #220]	@ (8001824 <MX_GPIO_Init+0x160>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174a:	f003 0302 	and.w	r3, r3, #2
 800174e:	603b      	str	r3, [r7, #0]
 8001750:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001752:	2200      	movs	r2, #0
 8001754:	2120      	movs	r1, #32
 8001756:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800175a:	f000 ffcd 	bl	80026f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RFM95_RST_GPIO_Port, RFM95_RST_Pin, GPIO_PIN_SET);
 800175e:	2201      	movs	r2, #1
 8001760:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001764:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001768:	f000 ffc6 	bl	80026f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RFM95_CS_GPIO_Port, RFM95_CS_Pin, GPIO_PIN_SET);
 800176c:	2201      	movs	r2, #1
 800176e:	2104      	movs	r1, #4
 8001770:	482d      	ldr	r0, [pc, #180]	@ (8001828 <MX_GPIO_Init+0x164>)
 8001772:	f000 ffc1 	bl	80026f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001776:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800177a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800177c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001780:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001786:	f107 0314 	add.w	r3, r7, #20
 800178a:	4619      	mov	r1, r3
 800178c:	4827      	ldr	r0, [pc, #156]	@ (800182c <MX_GPIO_Init+0x168>)
 800178e:	f000 fe09 	bl	80023a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001792:	2320      	movs	r3, #32
 8001794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001796:	2301      	movs	r3, #1
 8001798:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	2300      	movs	r3, #0
 800179c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179e:	2300      	movs	r3, #0
 80017a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017a2:	f107 0314 	add.w	r3, r7, #20
 80017a6:	4619      	mov	r1, r3
 80017a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ac:	f000 fdfa 	bl	80023a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RFM95_DIO0_Pin RFM95_DIO1_Pin RFM95_DIO5_Pin */
  GPIO_InitStruct.Pin = RFM95_DIO0_Pin|RFM95_DIO1_Pin|RFM95_DIO5_Pin;
 80017b0:	f44f 6360 	mov.w	r3, #3584	@ 0xe00
 80017b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	4619      	mov	r1, r3
 80017c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ca:	f000 fdeb 	bl	80023a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM95_RST_Pin */
  GPIO_InitStruct.Pin = RFM95_RST_Pin;
 80017ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80017d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80017d4:	2311      	movs	r3, #17
 80017d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017dc:	2300      	movs	r3, #0
 80017de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RFM95_RST_GPIO_Port, &GPIO_InitStruct);
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	4619      	mov	r1, r3
 80017e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ea:	f000 fddb 	bl	80023a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM95_CS_Pin */
  GPIO_InitStruct.Pin = RFM95_CS_Pin;
 80017ee:	2304      	movs	r3, #4
 80017f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f2:	2301      	movs	r3, #1
 80017f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017f6:	2301      	movs	r3, #1
 80017f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80017fa:	2301      	movs	r3, #1
 80017fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RFM95_CS_GPIO_Port, &GPIO_InitStruct);
 80017fe:	f107 0314 	add.w	r3, r7, #20
 8001802:	4619      	mov	r1, r3
 8001804:	4808      	ldr	r0, [pc, #32]	@ (8001828 <MX_GPIO_Init+0x164>)
 8001806:	f000 fdcd 	bl	80023a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800180a:	2200      	movs	r2, #0
 800180c:	2100      	movs	r1, #0
 800180e:	2017      	movs	r0, #23
 8001810:	f000 fd91 	bl	8002336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001814:	2017      	movs	r0, #23
 8001816:	f000 fdaa 	bl	800236e <HAL_NVIC_EnableIRQ>
//  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800181a:	bf00      	nop
 800181c:	3728      	adds	r7, #40	@ 0x28
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40021000 	.word	0x40021000
 8001828:	48000c00 	.word	0x48000c00
 800182c:	48000800 	.word	0x48000800

08001830 <get_precision_tick>:
// -------------- RFM95 user defined functions -------------------

/*
 * return precise timing based on internal LPTIM module
 */
static uint32_t get_precision_tick(){
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001836:	b672      	cpsid	i
}
 8001838:	bf00      	nop
	__disable_irq();
	uint32_t precision_tick = lptim_tick_msb | HAL_LPTIM_ReadCounter(&hlptim1);
 800183a:	4807      	ldr	r0, [pc, #28]	@ (8001858 <get_precision_tick+0x28>)
 800183c:	f001 f8ac 	bl	8002998 <HAL_LPTIM_ReadCounter>
 8001840:	4602      	mov	r2, r0
 8001842:	4b06      	ldr	r3, [pc, #24]	@ (800185c <get_precision_tick+0x2c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4313      	orrs	r3, r2
 8001848:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 800184a:	b662      	cpsie	i
}
 800184c:	bf00      	nop
	__enable_irq();
	return precision_tick;
 800184e:	687b      	ldr	r3, [r7, #4]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	200000d8 	.word	0x200000d8
 800185c:	20000220 	.word	0x20000220

08001860 <precision_sleep_until>:

/*
 * Allows to set the MCU into STOP2 mode
 */
static void precision_sleep_until(uint32_t target_ticks){
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	while(1){
		uint32_t curr_tick = get_precision_tick();
 8001868:	f7ff ffe2 	bl	8001830 <get_precision_tick>
 800186c:	6178      	str	r0, [r7, #20]

		// exit condition:
		if(target_ticks < curr_tick) break;
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	429a      	cmp	r2, r3
 8001874:	d33f      	bcc.n	80018f6 <precision_sleep_until+0x96>

		uint32_t sleep_ticks = target_ticks - curr_tick;
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	613b      	str	r3, [r7, #16]

		// avoid short sleep intervals:
		if(sleep_ticks < 10) break;
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	2b09      	cmp	r3, #9
 8001882:	d93a      	bls.n	80018fa <precision_sleep_until+0x9a>
		else {
			// overall CMP value - some margin (needed to reset clock configurations after stop mode2)
			uint32_t compare_tick = (curr_tick & 0xFFFF) + sleep_ticks - 10;
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	b29a      	uxth	r2, r3
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	4413      	add	r3, r2
 800188c:	3b0a      	subs	r3, #10
 800188e:	60fb      	str	r3, [r7, #12]

			if (compare_tick >= 0xFFFF){ // ARR will awake MCU before compare
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001896:	4293      	cmp	r3, r2
 8001898:	d904      	bls.n	80018a4 <precision_sleep_until+0x44>
				HAL_SuspendTick();
 800189a:	f000 fc51 	bl	8002140 <HAL_SuspendTick>
				enterStopMode();
 800189e:	f000 f84f 	bl	8001940 <enterStopMode>
 80018a2:	e7e1      	b.n	8001868 <precision_sleep_until+0x8>
			} else { // otherwise CMP keeps MCU sleep all time
				__HAL_LPTIM_CLEAR_FLAG(&hlptim1, LPTIM_FLAG_CMPOK);
 80018a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001914 <precision_sleep_until+0xb4>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2208      	movs	r2, #8
 80018aa:	605a      	str	r2, [r3, #4]
				__HAL_LPTIM_COMPARE_SET(&hlptim1, compare_tick);            // set CMP limit
 80018ac:	4b19      	ldr	r3, [pc, #100]	@ (8001914 <precision_sleep_until+0xb4>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	68fa      	ldr	r2, [r7, #12]
 80018b2:	615a      	str	r2, [r3, #20]

				while (!__HAL_LPTIM_GET_FLAG(&hlptim1, LPTIM_FLAG_CMPOK));  // wait for effective change
 80018b4:	bf00      	nop
 80018b6:	4b17      	ldr	r3, [pc, #92]	@ (8001914 <precision_sleep_until+0xb4>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	2b08      	cmp	r3, #8
 80018c2:	d1f8      	bne.n	80018b6 <precision_sleep_until+0x56>

				__HAL_LPTIM_CLEAR_FLAG(&hlptim1, LPTIM_FLAG_CMPM);          // clear CMP interrupt flag
 80018c4:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <precision_sleep_until+0xb4>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2201      	movs	r2, #1
 80018ca:	605a      	str	r2, [r3, #4]
				__HAL_LPTIM_ENABLE_IT(&hlptim1, LPTIM_IT_CMPM);             // enable CMP interrupt
 80018cc:	4b11      	ldr	r3, [pc, #68]	@ (8001914 <precision_sleep_until+0xb4>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	689a      	ldr	r2, [r3, #8]
 80018d2:	4b10      	ldr	r3, [pc, #64]	@ (8001914 <precision_sleep_until+0xb4>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f042 0201 	orr.w	r2, r2, #1
 80018da:	609a      	str	r2, [r3, #8]

				HAL_SuspendTick();
 80018dc:	f000 fc30 	bl	8002140 <HAL_SuspendTick>
				enterStopMode();
 80018e0:	f000 f82e 	bl	8001940 <enterStopMode>

				__HAL_LPTIM_DISABLE_IT(&hlptim1, LPTIM_IT_CMPM);            // disable CMP interrupt
 80018e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001914 <precision_sleep_until+0xb4>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	689a      	ldr	r2, [r3, #8]
 80018ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001914 <precision_sleep_until+0xb4>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f022 0201 	bic.w	r2, r2, #1
 80018f2:	609a      	str	r2, [r3, #8]
	while(1){
 80018f4:	e7b8      	b.n	8001868 <precision_sleep_until+0x8>
		if(target_ticks < curr_tick) break;
 80018f6:	bf00      	nop
 80018f8:	e000      	b.n	80018fc <precision_sleep_until+0x9c>
		if(sleep_ticks < 10) break;
 80018fa:	bf00      	nop
			}
		}
	}

	while(get_precision_tick() < target_ticks);                       // wait residue time here ( < 10 ticks)
 80018fc:	bf00      	nop
 80018fe:	f7ff ff97 	bl	8001830 <get_precision_tick>
 8001902:	4602      	mov	r2, r0
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4293      	cmp	r3, r2
 8001908:	d8f9      	bhi.n	80018fe <precision_sleep_until+0x9e>
}
 800190a:	bf00      	nop
 800190c:	bf00      	nop
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	200000d8 	.word	0x200000d8

08001918 <get_battery_level>:


static uint8_t get_battery_level(){
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
	return 0;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <rfm95_after_interrupts_configured>:

/*
 * This function is executed after initializing rfm95 (ready to accept interrupts
 * without hard fault errors)
 */
void rfm95_after_interrupts_configured(){
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800192c:	2200      	movs	r2, #0
 800192e:	2100      	movs	r1, #0
 8001930:	2028      	movs	r0, #40	@ 0x28
 8001932:	f000 fd00 	bl	8002336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001936:	2028      	movs	r0, #40	@ 0x28
 8001938:	f000 fd19 	bl	800236e <HAL_NVIC_EnableIRQ>
}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}

08001940 <enterStopMode>:
// -------------------------- System Power down routines --------------------------------

/*
 * Enter stop mode and resume clock configurations on exit
 */
void enterStopMode(){
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	// wake from HSI --> faster wake up sequence:
	__HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_HSI);
 8001944:	4b0a      	ldr	r3, [pc, #40]	@ (8001970 <enterStopMode+0x30>)
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	4a09      	ldr	r2, [pc, #36]	@ (8001970 <enterStopMode+0x30>)
 800194a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800194e:	6093      	str	r3, [r2, #8]

	// Enter stop mode 2:
	HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001950:	2001      	movs	r0, #1
 8001952:	f001 faad 	bl	8002eb0 <HAL_PWREx_EnterSTOP2Mode>

	// awake here...

	// resume system clock:
	if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) MySystemClock_Config();
 8001956:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <enterStopMode+0x30>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d101      	bne.n	8001966 <enterStopMode+0x26>
 8001962:	f000 f807 	bl	8001974 <MySystemClock_Config>

	// resume system tick with correct clock
	HAL_ResumeTick();
 8001966:	f000 fbfb 	bl	8002160 <HAL_ResumeTick>
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40021000 	.word	0x40021000

08001974 <MySystemClock_Config>:
/*
 * Modified clock setup function:
 * -> Avoid repeating initialization for the LSE 32 kHz clock if already running.
 *    Doing this every time the MCU exits STOP mode, results in a corrupted timing accuracy.
 */
void MySystemClock_Config(void) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b096      	sub	sp, #88	@ 0x58
 8001978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800197a:	f107 0314 	add.w	r3, r7, #20
 800197e:	2244      	movs	r2, #68	@ 0x44
 8001980:	2100      	movs	r1, #0
 8001982:	4618      	mov	r0, r3
 8001984:	f004 fcd4 	bl	8006330 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001988:	463b      	mov	r3, r7
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	605a      	str	r2, [r3, #4]
 8001990:	609a      	str	r2, [r3, #8]
 8001992:	60da      	str	r2, [r3, #12]
 8001994:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001996:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800199a:	f001 fa33 	bl	8002e04 <HAL_PWREx_ControlVoltageScaling>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MySystemClock_Config+0x34>
  {
    Error_Handler();
 80019a4:	f000 f8ba 	bl	8001b1c <Error_Handler>
  }

  /** Configure LSE Drive Capability only if it
  */
  if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON) == 0) || (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) != 1){
 80019a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a54 <MySystemClock_Config+0xe0>)
 80019aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d106      	bne.n	80019c4 <MySystemClock_Config+0x50>
 80019b6:	4b27      	ldr	r3, [pc, #156]	@ (8001a54 <MySystemClock_Config+0xe0>)
 80019b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d00b      	beq.n	80019dc <MySystemClock_Config+0x68>
  	HAL_PWR_EnableBkUpAccess();
 80019c4:	f001 fa00 	bl	8002dc8 <HAL_PWR_EnableBkUpAccess>
		__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80019c8:	4b22      	ldr	r3, [pc, #136]	@ (8001a54 <MySystemClock_Config+0xe0>)
 80019ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019ce:	4a21      	ldr	r2, [pc, #132]	@ (8001a54 <MySystemClock_Config+0xe0>)
 80019d0:	f023 0318 	bic.w	r3, r3, #24
 80019d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

		RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 80019d8:	2304      	movs	r3, #4
 80019da:	617b      	str	r3, [r7, #20]


  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType |= RCC_OSCILLATORTYPE_HSI;
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	f043 0302 	orr.w	r3, r3, #2
 80019e2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80019e4:	2301      	movs	r3, #1
 80019e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019ec:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019ee:	2310      	movs	r3, #16
 80019f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f2:	2302      	movs	r3, #2
 80019f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019f6:	2302      	movs	r3, #2
 80019f8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80019fa:	2301      	movs	r3, #1
 80019fc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80019fe:	230a      	movs	r3, #10
 8001a00:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001a02:	2307      	movs	r3, #7
 8001a04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a06:	2302      	movs	r3, #2
 8001a08:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4618      	mov	r0, r3
 8001a14:	f001 fa78 	bl	8002f08 <HAL_RCC_OscConfig>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MySystemClock_Config+0xae>
  {
    Error_Handler();
 8001a1e:	f000 f87d 	bl	8001b1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a22:	230f      	movs	r3, #15
 8001a24:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a26:	2303      	movs	r3, #3
 8001a28:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a32:	2300      	movs	r3, #0
 8001a34:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a36:	463b      	mov	r3, r7
 8001a38:	2104      	movs	r1, #4
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f001 fe40 	bl	80036c0 <HAL_RCC_ClockConfig>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MySystemClock_Config+0xd6>
  {
    Error_Handler();
 8001a46:	f000 f869 	bl	8001b1c <Error_Handler>
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	3758      	adds	r7, #88	@ 0x58
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40021000 	.word	0x40021000

08001a58 <HAL_LPTIM_AutoReloadMatchCallback>:


// ------------------------------------- Call-backs --------------------------------------

// Auto-reload callback for LPTIM module
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim){
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  lptim_tick_msb += 0x10000;
 8001a60:	4b05      	ldr	r3, [pc, #20]	@ (8001a78 <HAL_LPTIM_AutoReloadMatchCallback+0x20>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001a68:	4a03      	ldr	r2, [pc, #12]	@ (8001a78 <HAL_LPTIM_AutoReloadMatchCallback+0x20>)
 8001a6a:	6013      	str	r3, [r2, #0]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	20000220 	.word	0x20000220

08001a7c <HAL_LPTIM_CompareMatchCallback>:

// Compare match callback for LPTIM module
void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim){
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]

}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <HAL_GPIO_EXTI_Callback>:

// GPIO external interrupts callback
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	80fb      	strh	r3, [r7, #6]

	// Events on RFM95 interrupt pins
  if (GPIO_Pin == RFM95_DIO0_Pin) {
 8001a9a:	88fb      	ldrh	r3, [r7, #6]
 8001a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001aa0:	d10d      	bne.n	8001abe <HAL_GPIO_EXTI_Callback+0x2e>
    rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO0);
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	4810      	ldr	r0, [pc, #64]	@ (8001ae8 <HAL_GPIO_EXTI_Callback+0x58>)
 8001aa6:	f7ff fb90 	bl	80011ca <rfm95_on_interrupt>

    // something received
    if(rfm95_handle.rfm_status == RXCONTIN_MODE) pkt_received = true;
 8001aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae8 <HAL_GPIO_EXTI_Callback+0x58>)
 8001aac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2b03      	cmp	r3, #3
 8001ab4:	d114      	bne.n	8001ae0 <HAL_GPIO_EXTI_Callback+0x50>
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <HAL_GPIO_EXTI_Callback+0x5c>)
 8001ab8:	2201      	movs	r2, #1
 8001aba:	701a      	strb	r2, [r3, #0]
  } else if (GPIO_Pin == RFM95_DIO1_Pin) {
    rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
  } else if (GPIO_Pin == RFM95_DIO5_Pin) {
    rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
  }
}
 8001abc:	e010      	b.n	8001ae0 <HAL_GPIO_EXTI_Callback+0x50>
  } else if (GPIO_Pin == RFM95_DIO1_Pin) {
 8001abe:	88fb      	ldrh	r3, [r7, #6]
 8001ac0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ac4:	d104      	bne.n	8001ad0 <HAL_GPIO_EXTI_Callback+0x40>
    rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
 8001ac6:	2101      	movs	r1, #1
 8001ac8:	4807      	ldr	r0, [pc, #28]	@ (8001ae8 <HAL_GPIO_EXTI_Callback+0x58>)
 8001aca:	f7ff fb7e 	bl	80011ca <rfm95_on_interrupt>
}
 8001ace:	e007      	b.n	8001ae0 <HAL_GPIO_EXTI_Callback+0x50>
  } else if (GPIO_Pin == RFM95_DIO5_Pin) {
 8001ad0:	88fb      	ldrh	r3, [r7, #6]
 8001ad2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ad6:	d103      	bne.n	8001ae0 <HAL_GPIO_EXTI_Callback+0x50>
    rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
 8001ad8:	2102      	movs	r1, #2
 8001ada:	4803      	ldr	r0, [pc, #12]	@ (8001ae8 <HAL_GPIO_EXTI_Callback+0x58>)
 8001adc:	f7ff fb75 	bl	80011ca <rfm95_on_interrupt>
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	2000008c 	.word	0x2000008c
 8001aec:	20000224 	.word	0x20000224

08001af0 <_write>:
// ----------------------------------------------------------------------------------------



int _write(int file, char *ptr, int len)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	b29a      	uxth	r2, r3
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b04:	68b9      	ldr	r1, [r7, #8]
 8001b06:	4804      	ldr	r0, [pc, #16]	@ (8001b18 <_write+0x28>)
 8001b08:	f003 fd82 	bl	8005610 <HAL_UART_Transmit>
  return len;
 8001b0c:	687b      	ldr	r3, [r7, #4]
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3710      	adds	r7, #16
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	20000198 	.word	0x20000198

08001b1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001b20:	b672      	cpsid	i
}
 8001b22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <Error_Handler+0x8>

08001b28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b6c <HAL_MspInit+0x44>)
 8001b30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b32:	4a0e      	ldr	r2, [pc, #56]	@ (8001b6c <HAL_MspInit+0x44>)
 8001b34:	f043 0301 	orr.w	r3, r3, #1
 8001b38:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <HAL_MspInit+0x44>)
 8001b3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	607b      	str	r3, [r7, #4]
 8001b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b46:	4b09      	ldr	r3, [pc, #36]	@ (8001b6c <HAL_MspInit+0x44>)
 8001b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4a:	4a08      	ldr	r2, [pc, #32]	@ (8001b6c <HAL_MspInit+0x44>)
 8001b4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b50:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b52:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <HAL_MspInit+0x44>)
 8001b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b5a:	603b      	str	r3, [r7, #0]
 8001b5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	40021000 	.word	0x40021000

08001b70 <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b0a6      	sub	sp, #152	@ 0x98
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b78:	f107 0310 	add.w	r3, r7, #16
 8001b7c:	2288      	movs	r2, #136	@ 0x88
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4618      	mov	r0, r3
 8001b82:	f004 fbd5 	bl	8006330 <memset>
  if(hlptim->Instance==LPTIM1)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a15      	ldr	r2, [pc, #84]	@ (8001be0 <HAL_LPTIM_MspInit+0x70>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d123      	bne.n	8001bd8 <HAL_LPTIM_MspInit+0x68>

    /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8001b90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b94:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8001b96:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8001b9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b9c:	f107 0310 	add.w	r3, r7, #16
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f001 ffb1 	bl	8003b08 <HAL_RCCEx_PeriphCLKConfig>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <HAL_LPTIM_MspInit+0x40>
    {
      Error_Handler();
 8001bac:	f7ff ffb6 	bl	8001b1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001be4 <HAL_LPTIM_MspInit+0x74>)
 8001bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb4:	4a0b      	ldr	r2, [pc, #44]	@ (8001be4 <HAL_LPTIM_MspInit+0x74>)
 8001bb6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001bba:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bbc:	4b09      	ldr	r3, [pc, #36]	@ (8001be4 <HAL_LPTIM_MspInit+0x74>)
 8001bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2100      	movs	r1, #0
 8001bcc:	2041      	movs	r0, #65	@ 0x41
 8001bce:	f000 fbb2 	bl	8002336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8001bd2:	2041      	movs	r0, #65	@ 0x41
 8001bd4:	f000 fbcb 	bl	800236e <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPTIM1_MspInit 1 */

  }

}
 8001bd8:	bf00      	nop
 8001bda:	3798      	adds	r7, #152	@ 0x98
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40007c00 	.word	0x40007c00
 8001be4:	40021000 	.word	0x40021000

08001be8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b0a4      	sub	sp, #144	@ 0x90
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bf0:	f107 0308 	add.w	r3, r7, #8
 8001bf4:	2288      	movs	r2, #136	@ 0x88
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f004 fb99 	bl	8006330 <memset>
  if(hrtc->Instance==RTC)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a14      	ldr	r2, [pc, #80]	@ (8001c54 <HAL_RTC_MspInit+0x6c>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d120      	bne.n	8001c4a <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c0c:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001c0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c16:	f107 0308 	add.w	r3, r7, #8
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f001 ff74 	bl	8003b08 <HAL_RCCEx_PeriphCLKConfig>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001c26:	f7ff ff79 	bl	8001b1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c58 <HAL_RTC_MspInit+0x70>)
 8001c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c30:	4a09      	ldr	r2, [pc, #36]	@ (8001c58 <HAL_RTC_MspInit+0x70>)
 8001c32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	2003      	movs	r0, #3
 8001c40:	f000 fb79 	bl	8002336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001c44:	2003      	movs	r0, #3
 8001c46:	f000 fb92 	bl	800236e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001c4a:	bf00      	nop
 8001c4c:	3790      	adds	r7, #144	@ 0x90
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40002800 	.word	0x40002800
 8001c58:	40021000 	.word	0x40021000

08001c5c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	@ 0x28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a20      	ldr	r2, [pc, #128]	@ (8001cfc <HAL_SPI_MspInit+0xa0>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d139      	bne.n	8001cf2 <HAL_SPI_MspInit+0x96>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c7e:	4b20      	ldr	r3, [pc, #128]	@ (8001d00 <HAL_SPI_MspInit+0xa4>)
 8001c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c82:	4a1f      	ldr	r2, [pc, #124]	@ (8001d00 <HAL_SPI_MspInit+0xa4>)
 8001c84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c88:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d00 <HAL_SPI_MspInit+0xa4>)
 8001c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c92:	613b      	str	r3, [r7, #16]
 8001c94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c96:	4b1a      	ldr	r3, [pc, #104]	@ (8001d00 <HAL_SPI_MspInit+0xa4>)
 8001c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c9a:	4a19      	ldr	r2, [pc, #100]	@ (8001d00 <HAL_SPI_MspInit+0xa4>)
 8001c9c:	f043 0304 	orr.w	r3, r3, #4
 8001ca0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ca2:	4b17      	ldr	r3, [pc, #92]	@ (8001d00 <HAL_SPI_MspInit+0xa4>)
 8001ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca6:	f003 0304 	and.w	r3, r3, #4
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001cae:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001cb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cc0:	2306      	movs	r3, #6
 8001cc2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	4619      	mov	r1, r3
 8001cca:	480e      	ldr	r0, [pc, #56]	@ (8001d04 <HAL_SPI_MspInit+0xa8>)
 8001ccc:	f000 fb6a 	bl	80023a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001cd0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001cd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ce2:	2306      	movs	r3, #6
 8001ce4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ce6:	f107 0314 	add.w	r3, r7, #20
 8001cea:	4619      	mov	r1, r3
 8001cec:	4805      	ldr	r0, [pc, #20]	@ (8001d04 <HAL_SPI_MspInit+0xa8>)
 8001cee:	f000 fb59 	bl	80023a4 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001cf2:	bf00      	nop
 8001cf4:	3728      	adds	r7, #40	@ 0x28
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40003c00 	.word	0x40003c00
 8001d00:	40021000 	.word	0x40021000
 8001d04:	48000800 	.word	0x48000800

08001d08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b0ac      	sub	sp, #176	@ 0xb0
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d10:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	2288      	movs	r2, #136	@ 0x88
 8001d26:	2100      	movs	r1, #0
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f004 fb01 	bl	8006330 <memset>
  if(huart->Instance==USART2)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a21      	ldr	r2, [pc, #132]	@ (8001db8 <HAL_UART_MspInit+0xb0>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d13b      	bne.n	8001db0 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	4618      	mov	r0, r3
 8001d46:	f001 fedf 	bl	8003b08 <HAL_RCCEx_PeriphCLKConfig>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d50:	f7ff fee4 	bl	8001b1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d54:	4b19      	ldr	r3, [pc, #100]	@ (8001dbc <HAL_UART_MspInit+0xb4>)
 8001d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d58:	4a18      	ldr	r2, [pc, #96]	@ (8001dbc <HAL_UART_MspInit+0xb4>)
 8001d5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d60:	4b16      	ldr	r3, [pc, #88]	@ (8001dbc <HAL_UART_MspInit+0xb4>)
 8001d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6c:	4b13      	ldr	r3, [pc, #76]	@ (8001dbc <HAL_UART_MspInit+0xb4>)
 8001d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d70:	4a12      	ldr	r2, [pc, #72]	@ (8001dbc <HAL_UART_MspInit+0xb4>)
 8001d72:	f043 0301 	orr.w	r3, r3, #1
 8001d76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d78:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <HAL_UART_MspInit+0xb4>)
 8001d7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d84:	230c      	movs	r3, #12
 8001d86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d96:	2303      	movs	r3, #3
 8001d98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d9c:	2307      	movs	r3, #7
 8001d9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001da6:	4619      	mov	r1, r3
 8001da8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dac:	f000 fafa 	bl	80023a4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001db0:	bf00      	nop
 8001db2:	37b0      	adds	r7, #176	@ 0xb0
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40004400 	.word	0x40004400
 8001dbc:	40021000 	.word	0x40021000

08001dc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dc4:	bf00      	nop
 8001dc6:	e7fd      	b.n	8001dc4 <NMI_Handler+0x4>

08001dc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dcc:	bf00      	nop
 8001dce:	e7fd      	b.n	8001dcc <HardFault_Handler+0x4>

08001dd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dd4:	bf00      	nop
 8001dd6:	e7fd      	b.n	8001dd4 <MemManage_Handler+0x4>

08001dd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ddc:	bf00      	nop
 8001dde:	e7fd      	b.n	8001ddc <BusFault_Handler+0x4>

08001de0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001de4:	bf00      	nop
 8001de6:	e7fd      	b.n	8001de4 <UsageFault_Handler+0x4>

08001de8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dec:	bf00      	nop
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr

08001df6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001df6:	b480      	push	{r7}
 8001df8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e12:	b580      	push	{r7, lr}
 8001e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e16:	f000 f94f 	bl	80020b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001e24:	4802      	ldr	r0, [pc, #8]	@ (8001e30 <RTC_WKUP_IRQHandler+0x10>)
 8001e26:	f002 fc49 	bl	80046bc <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000110 	.word	0x20000110

08001e34 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO0_Pin);
 8001e38:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001e3c:	f000 fc74 	bl	8002728 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001e40:	bf00      	nop
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO1_Pin);
 8001e48:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001e4c:	f000 fc6c 	bl	8002728 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO5_Pin);
 8001e50:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001e54:	f000 fc68 	bl	8002728 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001e58:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001e5c:	f000 fc64 	bl	8002728 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8001e68:	4802      	ldr	r0, [pc, #8]	@ (8001e74 <LPTIM1_IRQHandler+0x10>)
 8001e6a:	f000 fda2 	bl	80029b2 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	200000d8 	.word	0x200000d8

08001e78 <_read>:
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
 8001e88:	e00a      	b.n	8001ea0 <_read+0x28>
 8001e8a:	f3af 8000 	nop.w
 8001e8e:	4601      	mov	r1, r0
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	1c5a      	adds	r2, r3, #1
 8001e94:	60ba      	str	r2, [r7, #8]
 8001e96:	b2ca      	uxtb	r2, r1
 8001e98:	701a      	strb	r2, [r3, #0]
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	697a      	ldr	r2, [r7, #20]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	dbf0      	blt.n	8001e8a <_read+0x12>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3718      	adds	r7, #24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <_close>:
 8001eb2:	b480      	push	{r7}
 8001eb4:	b083      	sub	sp, #12
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
 8001eba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <_fstat>:
 8001eca:	b480      	push	{r7}
 8001ecc:	b083      	sub	sp, #12
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
 8001ed2:	6039      	str	r1, [r7, #0]
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001eda:	605a      	str	r2, [r3, #4]
 8001edc:	2300      	movs	r3, #0
 8001ede:	4618      	mov	r0, r3
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr

08001eea <_isatty>:
 8001eea:	b480      	push	{r7}
 8001eec:	b083      	sub	sp, #12
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <_lseek>:
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3714      	adds	r7, #20
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
	...

08001f1c <_sbrk>:
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	4a14      	ldr	r2, [pc, #80]	@ (8001f78 <_sbrk+0x5c>)
 8001f26:	4b15      	ldr	r3, [pc, #84]	@ (8001f7c <_sbrk+0x60>)
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	617b      	str	r3, [r7, #20]
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	4b13      	ldr	r3, [pc, #76]	@ (8001f80 <_sbrk+0x64>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d102      	bne.n	8001f3e <_sbrk+0x22>
 8001f38:	4b11      	ldr	r3, [pc, #68]	@ (8001f80 <_sbrk+0x64>)
 8001f3a:	4a12      	ldr	r2, [pc, #72]	@ (8001f84 <_sbrk+0x68>)
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	4b10      	ldr	r3, [pc, #64]	@ (8001f80 <_sbrk+0x64>)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4413      	add	r3, r2
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d207      	bcs.n	8001f5c <_sbrk+0x40>
 8001f4c:	f004 f9f8 	bl	8006340 <__errno>
 8001f50:	4603      	mov	r3, r0
 8001f52:	220c      	movs	r2, #12
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f5a:	e009      	b.n	8001f70 <_sbrk+0x54>
 8001f5c:	4b08      	ldr	r3, [pc, #32]	@ (8001f80 <_sbrk+0x64>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	4b07      	ldr	r3, [pc, #28]	@ (8001f80 <_sbrk+0x64>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4413      	add	r3, r2
 8001f6a:	4a05      	ldr	r2, [pc, #20]	@ (8001f80 <_sbrk+0x64>)
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	4618      	mov	r0, r3
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20018000 	.word	0x20018000
 8001f7c:	00000400 	.word	0x00000400
 8001f80:	20000328 	.word	0x20000328
 8001f84:	20000480 	.word	0x20000480

08001f88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001f8c:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <SystemInit+0x20>)
 8001f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f92:	4a05      	ldr	r2, [pc, #20]	@ (8001fa8 <SystemInit+0x20>)
 8001f94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	e000ed00 	.word	0xe000ed00

08001fac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001fac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fe4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fb0:	f7ff ffea 	bl	8001f88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fb4:	480c      	ldr	r0, [pc, #48]	@ (8001fe8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001fb6:	490d      	ldr	r1, [pc, #52]	@ (8001fec <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fb8:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff0 <LoopForever+0xe>)
  movs r3, #0
 8001fba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fbc:	e002      	b.n	8001fc4 <LoopCopyDataInit>

08001fbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fc2:	3304      	adds	r3, #4

08001fc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fc8:	d3f9      	bcc.n	8001fbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fca:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fcc:	4c0a      	ldr	r4, [pc, #40]	@ (8001ff8 <LoopForever+0x16>)
  movs r3, #0
 8001fce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd0:	e001      	b.n	8001fd6 <LoopFillZerobss>

08001fd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fd4:	3204      	adds	r2, #4

08001fd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fd8:	d3fb      	bcc.n	8001fd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fda:	f004 f9b7 	bl	800634c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001fde:	f7ff f909 	bl	80011f4 <main>

08001fe2 <LoopForever>:

LoopForever:
    b LoopForever
 8001fe2:	e7fe      	b.n	8001fe2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001fe4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001fe8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fec:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001ff0:	08007194 	.word	0x08007194
  ldr r2, =_sbss
 8001ff4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001ff8:	2000047c 	.word	0x2000047c

08001ffc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ffc:	e7fe      	b.n	8001ffc <ADC1_2_IRQHandler>
	...

08002000 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002006:	2300      	movs	r3, #0
 8002008:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800200a:	4b0c      	ldr	r3, [pc, #48]	@ (800203c <HAL_Init+0x3c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a0b      	ldr	r2, [pc, #44]	@ (800203c <HAL_Init+0x3c>)
 8002010:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002014:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002016:	2003      	movs	r0, #3
 8002018:	f000 f982 	bl	8002320 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800201c:	2000      	movs	r0, #0
 800201e:	f000 f80f 	bl	8002040 <HAL_InitTick>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d002      	beq.n	800202e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	71fb      	strb	r3, [r7, #7]
 800202c:	e001      	b.n	8002032 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800202e:	f7ff fd7b 	bl	8001b28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002032:	79fb      	ldrb	r3, [r7, #7]
}
 8002034:	4618      	mov	r0, r3
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	40022000 	.word	0x40022000

08002040 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002048:	2300      	movs	r3, #0
 800204a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800204c:	4b17      	ldr	r3, [pc, #92]	@ (80020ac <HAL_InitTick+0x6c>)
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d023      	beq.n	800209c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002054:	4b16      	ldr	r3, [pc, #88]	@ (80020b0 <HAL_InitTick+0x70>)
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	4b14      	ldr	r3, [pc, #80]	@ (80020ac <HAL_InitTick+0x6c>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	4619      	mov	r1, r3
 800205e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002062:	fbb3 f3f1 	udiv	r3, r3, r1
 8002066:	fbb2 f3f3 	udiv	r3, r2, r3
 800206a:	4618      	mov	r0, r3
 800206c:	f000 f98d 	bl	800238a <HAL_SYSTICK_Config>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d10f      	bne.n	8002096 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b0f      	cmp	r3, #15
 800207a:	d809      	bhi.n	8002090 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800207c:	2200      	movs	r2, #0
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002084:	f000 f957 	bl	8002336 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002088:	4a0a      	ldr	r2, [pc, #40]	@ (80020b4 <HAL_InitTick+0x74>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6013      	str	r3, [r2, #0]
 800208e:	e007      	b.n	80020a0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	73fb      	strb	r3, [r7, #15]
 8002094:	e004      	b.n	80020a0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	73fb      	strb	r3, [r7, #15]
 800209a:	e001      	b.n	80020a0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	2000000c 	.word	0x2000000c
 80020b0:	20000004 	.word	0x20000004
 80020b4:	20000008 	.word	0x20000008

080020b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020bc:	4b06      	ldr	r3, [pc, #24]	@ (80020d8 <HAL_IncTick+0x20>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	461a      	mov	r2, r3
 80020c2:	4b06      	ldr	r3, [pc, #24]	@ (80020dc <HAL_IncTick+0x24>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4413      	add	r3, r2
 80020c8:	4a04      	ldr	r2, [pc, #16]	@ (80020dc <HAL_IncTick+0x24>)
 80020ca:	6013      	str	r3, [r2, #0]
}
 80020cc:	bf00      	nop
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	2000000c 	.word	0x2000000c
 80020dc:	2000032c 	.word	0x2000032c

080020e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  return uwTick;
 80020e4:	4b03      	ldr	r3, [pc, #12]	@ (80020f4 <HAL_GetTick+0x14>)
 80020e6:	681b      	ldr	r3, [r3, #0]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	2000032c 	.word	0x2000032c

080020f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002100:	f7ff ffee 	bl	80020e0 <HAL_GetTick>
 8002104:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002110:	d005      	beq.n	800211e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002112:	4b0a      	ldr	r3, [pc, #40]	@ (800213c <HAL_Delay+0x44>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	461a      	mov	r2, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	4413      	add	r3, r2
 800211c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800211e:	bf00      	nop
 8002120:	f7ff ffde 	bl	80020e0 <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	429a      	cmp	r2, r3
 800212e:	d8f7      	bhi.n	8002120 <HAL_Delay+0x28>
  {
  }
}
 8002130:	bf00      	nop
 8002132:	bf00      	nop
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	2000000c 	.word	0x2000000c

08002140 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8002144:	4b05      	ldr	r3, [pc, #20]	@ (800215c <HAL_SuspendTick+0x1c>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a04      	ldr	r2, [pc, #16]	@ (800215c <HAL_SuspendTick+0x1c>)
 800214a:	f023 0302 	bic.w	r3, r3, #2
 800214e:	6013      	str	r3, [r2, #0]
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	e000e010 	.word	0xe000e010

08002160 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8002164:	4b05      	ldr	r3, [pc, #20]	@ (800217c <HAL_ResumeTick+0x1c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a04      	ldr	r2, [pc, #16]	@ (800217c <HAL_ResumeTick+0x1c>)
 800216a:	f043 0302 	orr.w	r3, r3, #2
 800216e:	6013      	str	r3, [r2, #0]
}
 8002170:	bf00      	nop
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	e000e010 	.word	0xe000e010

08002180 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002190:	4b0c      	ldr	r3, [pc, #48]	@ (80021c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002196:	68ba      	ldr	r2, [r7, #8]
 8002198:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800219c:	4013      	ands	r3, r2
 800219e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021b2:	4a04      	ldr	r2, [pc, #16]	@ (80021c4 <__NVIC_SetPriorityGrouping+0x44>)
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	60d3      	str	r3, [r2, #12]
}
 80021b8:	bf00      	nop
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr
 80021c4:	e000ed00 	.word	0xe000ed00

080021c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021cc:	4b04      	ldr	r3, [pc, #16]	@ (80021e0 <__NVIC_GetPriorityGrouping+0x18>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	0a1b      	lsrs	r3, r3, #8
 80021d2:	f003 0307 	and.w	r3, r3, #7
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr
 80021e0:	e000ed00 	.word	0xe000ed00

080021e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	4603      	mov	r3, r0
 80021ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	db0b      	blt.n	800220e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	f003 021f 	and.w	r2, r3, #31
 80021fc:	4907      	ldr	r1, [pc, #28]	@ (800221c <__NVIC_EnableIRQ+0x38>)
 80021fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002202:	095b      	lsrs	r3, r3, #5
 8002204:	2001      	movs	r0, #1
 8002206:	fa00 f202 	lsl.w	r2, r0, r2
 800220a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800220e:	bf00      	nop
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	e000e100 	.word	0xe000e100

08002220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	6039      	str	r1, [r7, #0]
 800222a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800222c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002230:	2b00      	cmp	r3, #0
 8002232:	db0a      	blt.n	800224a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	b2da      	uxtb	r2, r3
 8002238:	490c      	ldr	r1, [pc, #48]	@ (800226c <__NVIC_SetPriority+0x4c>)
 800223a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223e:	0112      	lsls	r2, r2, #4
 8002240:	b2d2      	uxtb	r2, r2
 8002242:	440b      	add	r3, r1
 8002244:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002248:	e00a      	b.n	8002260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	b2da      	uxtb	r2, r3
 800224e:	4908      	ldr	r1, [pc, #32]	@ (8002270 <__NVIC_SetPriority+0x50>)
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	f003 030f 	and.w	r3, r3, #15
 8002256:	3b04      	subs	r3, #4
 8002258:	0112      	lsls	r2, r2, #4
 800225a:	b2d2      	uxtb	r2, r2
 800225c:	440b      	add	r3, r1
 800225e:	761a      	strb	r2, [r3, #24]
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	e000e100 	.word	0xe000e100
 8002270:	e000ed00 	.word	0xe000ed00

08002274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002274:	b480      	push	{r7}
 8002276:	b089      	sub	sp, #36	@ 0x24
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	f1c3 0307 	rsb	r3, r3, #7
 800228e:	2b04      	cmp	r3, #4
 8002290:	bf28      	it	cs
 8002292:	2304      	movcs	r3, #4
 8002294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	3304      	adds	r3, #4
 800229a:	2b06      	cmp	r3, #6
 800229c:	d902      	bls.n	80022a4 <NVIC_EncodePriority+0x30>
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	3b03      	subs	r3, #3
 80022a2:	e000      	b.n	80022a6 <NVIC_EncodePriority+0x32>
 80022a4:	2300      	movs	r3, #0
 80022a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	43da      	mvns	r2, r3
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	401a      	ands	r2, r3
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022bc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	fa01 f303 	lsl.w	r3, r1, r3
 80022c6:	43d9      	mvns	r1, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022cc:	4313      	orrs	r3, r2
         );
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3724      	adds	r7, #36	@ 0x24
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
	...

080022dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	3b01      	subs	r3, #1
 80022e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022ec:	d301      	bcc.n	80022f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022ee:	2301      	movs	r3, #1
 80022f0:	e00f      	b.n	8002312 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022f2:	4a0a      	ldr	r2, [pc, #40]	@ (800231c <SysTick_Config+0x40>)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3b01      	subs	r3, #1
 80022f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022fa:	210f      	movs	r1, #15
 80022fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002300:	f7ff ff8e 	bl	8002220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002304:	4b05      	ldr	r3, [pc, #20]	@ (800231c <SysTick_Config+0x40>)
 8002306:	2200      	movs	r2, #0
 8002308:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800230a:	4b04      	ldr	r3, [pc, #16]	@ (800231c <SysTick_Config+0x40>)
 800230c:	2207      	movs	r2, #7
 800230e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	e000e010 	.word	0xe000e010

08002320 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f7ff ff29 	bl	8002180 <__NVIC_SetPriorityGrouping>
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b086      	sub	sp, #24
 800233a:	af00      	add	r7, sp, #0
 800233c:	4603      	mov	r3, r0
 800233e:	60b9      	str	r1, [r7, #8]
 8002340:	607a      	str	r2, [r7, #4]
 8002342:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002348:	f7ff ff3e 	bl	80021c8 <__NVIC_GetPriorityGrouping>
 800234c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	68b9      	ldr	r1, [r7, #8]
 8002352:	6978      	ldr	r0, [r7, #20]
 8002354:	f7ff ff8e 	bl	8002274 <NVIC_EncodePriority>
 8002358:	4602      	mov	r2, r0
 800235a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800235e:	4611      	mov	r1, r2
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff ff5d 	bl	8002220 <__NVIC_SetPriority>
}
 8002366:	bf00      	nop
 8002368:	3718      	adds	r7, #24
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	b082      	sub	sp, #8
 8002372:	af00      	add	r7, sp, #0
 8002374:	4603      	mov	r3, r0
 8002376:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237c:	4618      	mov	r0, r3
 800237e:	f7ff ff31 	bl	80021e4 <__NVIC_EnableIRQ>
}
 8002382:	bf00      	nop
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b082      	sub	sp, #8
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f7ff ffa2 	bl	80022dc <SysTick_Config>
 8002398:	4603      	mov	r3, r0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
	...

080023a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b087      	sub	sp, #28
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023ae:	2300      	movs	r3, #0
 80023b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023b2:	e17f      	b.n	80026b4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	2101      	movs	r1, #1
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	fa01 f303 	lsl.w	r3, r1, r3
 80023c0:	4013      	ands	r3, r2
 80023c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	f000 8171 	beq.w	80026ae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f003 0303 	and.w	r3, r3, #3
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d005      	beq.n	80023e4 <HAL_GPIO_Init+0x40>
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f003 0303 	and.w	r3, r3, #3
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d130      	bne.n	8002446 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	2203      	movs	r2, #3
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	43db      	mvns	r3, r3
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	4013      	ands	r3, r2
 80023fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	68da      	ldr	r2, [r3, #12]
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	4313      	orrs	r3, r2
 800240c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800241a:	2201      	movs	r2, #1
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	43db      	mvns	r3, r3
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	4013      	ands	r3, r2
 8002428:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	091b      	lsrs	r3, r3, #4
 8002430:	f003 0201 	and.w	r2, r3, #1
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	4313      	orrs	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	2b03      	cmp	r3, #3
 8002450:	d118      	bne.n	8002484 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002456:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002458:	2201      	movs	r2, #1
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	43db      	mvns	r3, r3
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	4013      	ands	r3, r2
 8002466:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	08db      	lsrs	r3, r3, #3
 800246e:	f003 0201 	and.w	r2, r3, #1
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	4313      	orrs	r3, r2
 800247c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	693a      	ldr	r2, [r7, #16]
 8002482:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 0303 	and.w	r3, r3, #3
 800248c:	2b03      	cmp	r3, #3
 800248e:	d017      	beq.n	80024c0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	2203      	movs	r2, #3
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	43db      	mvns	r3, r3
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	4013      	ands	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f003 0303 	and.w	r3, r3, #3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d123      	bne.n	8002514 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	08da      	lsrs	r2, r3, #3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3208      	adds	r2, #8
 80024d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	220f      	movs	r2, #15
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	4013      	ands	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	691a      	ldr	r2, [r3, #16]
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	f003 0307 	and.w	r3, r3, #7
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	693a      	ldr	r2, [r7, #16]
 8002502:	4313      	orrs	r3, r2
 8002504:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	08da      	lsrs	r2, r3, #3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	3208      	adds	r2, #8
 800250e:	6939      	ldr	r1, [r7, #16]
 8002510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	2203      	movs	r2, #3
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	43db      	mvns	r3, r3
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4013      	ands	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f003 0203 	and.w	r2, r3, #3
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	4313      	orrs	r3, r2
 8002540:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002550:	2b00      	cmp	r3, #0
 8002552:	f000 80ac 	beq.w	80026ae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002556:	4b5f      	ldr	r3, [pc, #380]	@ (80026d4 <HAL_GPIO_Init+0x330>)
 8002558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800255a:	4a5e      	ldr	r2, [pc, #376]	@ (80026d4 <HAL_GPIO_Init+0x330>)
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	6613      	str	r3, [r2, #96]	@ 0x60
 8002562:	4b5c      	ldr	r3, [pc, #368]	@ (80026d4 <HAL_GPIO_Init+0x330>)
 8002564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	60bb      	str	r3, [r7, #8]
 800256c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800256e:	4a5a      	ldr	r2, [pc, #360]	@ (80026d8 <HAL_GPIO_Init+0x334>)
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	089b      	lsrs	r3, r3, #2
 8002574:	3302      	adds	r3, #2
 8002576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800257a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	f003 0303 	and.w	r3, r3, #3
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	220f      	movs	r2, #15
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	43db      	mvns	r3, r3
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	4013      	ands	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002598:	d025      	beq.n	80025e6 <HAL_GPIO_Init+0x242>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a4f      	ldr	r2, [pc, #316]	@ (80026dc <HAL_GPIO_Init+0x338>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d01f      	beq.n	80025e2 <HAL_GPIO_Init+0x23e>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a4e      	ldr	r2, [pc, #312]	@ (80026e0 <HAL_GPIO_Init+0x33c>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d019      	beq.n	80025de <HAL_GPIO_Init+0x23a>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a4d      	ldr	r2, [pc, #308]	@ (80026e4 <HAL_GPIO_Init+0x340>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d013      	beq.n	80025da <HAL_GPIO_Init+0x236>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a4c      	ldr	r2, [pc, #304]	@ (80026e8 <HAL_GPIO_Init+0x344>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d00d      	beq.n	80025d6 <HAL_GPIO_Init+0x232>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a4b      	ldr	r2, [pc, #300]	@ (80026ec <HAL_GPIO_Init+0x348>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d007      	beq.n	80025d2 <HAL_GPIO_Init+0x22e>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a4a      	ldr	r2, [pc, #296]	@ (80026f0 <HAL_GPIO_Init+0x34c>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d101      	bne.n	80025ce <HAL_GPIO_Init+0x22a>
 80025ca:	2306      	movs	r3, #6
 80025cc:	e00c      	b.n	80025e8 <HAL_GPIO_Init+0x244>
 80025ce:	2307      	movs	r3, #7
 80025d0:	e00a      	b.n	80025e8 <HAL_GPIO_Init+0x244>
 80025d2:	2305      	movs	r3, #5
 80025d4:	e008      	b.n	80025e8 <HAL_GPIO_Init+0x244>
 80025d6:	2304      	movs	r3, #4
 80025d8:	e006      	b.n	80025e8 <HAL_GPIO_Init+0x244>
 80025da:	2303      	movs	r3, #3
 80025dc:	e004      	b.n	80025e8 <HAL_GPIO_Init+0x244>
 80025de:	2302      	movs	r3, #2
 80025e0:	e002      	b.n	80025e8 <HAL_GPIO_Init+0x244>
 80025e2:	2301      	movs	r3, #1
 80025e4:	e000      	b.n	80025e8 <HAL_GPIO_Init+0x244>
 80025e6:	2300      	movs	r3, #0
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	f002 0203 	and.w	r2, r2, #3
 80025ee:	0092      	lsls	r2, r2, #2
 80025f0:	4093      	lsls	r3, r2
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80025f8:	4937      	ldr	r1, [pc, #220]	@ (80026d8 <HAL_GPIO_Init+0x334>)
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	089b      	lsrs	r3, r3, #2
 80025fe:	3302      	adds	r3, #2
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002606:	4b3b      	ldr	r3, [pc, #236]	@ (80026f4 <HAL_GPIO_Init+0x350>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	43db      	mvns	r3, r3
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	4013      	ands	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d003      	beq.n	800262a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4313      	orrs	r3, r2
 8002628:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800262a:	4a32      	ldr	r2, [pc, #200]	@ (80026f4 <HAL_GPIO_Init+0x350>)
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002630:	4b30      	ldr	r3, [pc, #192]	@ (80026f4 <HAL_GPIO_Init+0x350>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	43db      	mvns	r3, r3
 800263a:	693a      	ldr	r2, [r7, #16]
 800263c:	4013      	ands	r3, r2
 800263e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d003      	beq.n	8002654 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	4313      	orrs	r3, r2
 8002652:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002654:	4a27      	ldr	r2, [pc, #156]	@ (80026f4 <HAL_GPIO_Init+0x350>)
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800265a:	4b26      	ldr	r3, [pc, #152]	@ (80026f4 <HAL_GPIO_Init+0x350>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	43db      	mvns	r3, r3
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	4013      	ands	r3, r2
 8002668:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d003      	beq.n	800267e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	4313      	orrs	r3, r2
 800267c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800267e:	4a1d      	ldr	r2, [pc, #116]	@ (80026f4 <HAL_GPIO_Init+0x350>)
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002684:	4b1b      	ldr	r3, [pc, #108]	@ (80026f4 <HAL_GPIO_Init+0x350>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	43db      	mvns	r3, r3
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	4013      	ands	r3, r2
 8002692:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d003      	beq.n	80026a8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026a8:	4a12      	ldr	r2, [pc, #72]	@ (80026f4 <HAL_GPIO_Init+0x350>)
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	3301      	adds	r3, #1
 80026b2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	fa22 f303 	lsr.w	r3, r2, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	f47f ae78 	bne.w	80023b4 <HAL_GPIO_Init+0x10>
  }
}
 80026c4:	bf00      	nop
 80026c6:	bf00      	nop
 80026c8:	371c      	adds	r7, #28
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40010000 	.word	0x40010000
 80026dc:	48000400 	.word	0x48000400
 80026e0:	48000800 	.word	0x48000800
 80026e4:	48000c00 	.word	0x48000c00
 80026e8:	48001000 	.word	0x48001000
 80026ec:	48001400 	.word	0x48001400
 80026f0:	48001800 	.word	0x48001800
 80026f4:	40010400 	.word	0x40010400

080026f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	460b      	mov	r3, r1
 8002702:	807b      	strh	r3, [r7, #2]
 8002704:	4613      	mov	r3, r2
 8002706:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002708:	787b      	ldrb	r3, [r7, #1]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d003      	beq.n	8002716 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800270e:	887a      	ldrh	r2, [r7, #2]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002714:	e002      	b.n	800271c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002716:	887a      	ldrh	r2, [r7, #2]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002732:	4b08      	ldr	r3, [pc, #32]	@ (8002754 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002734:	695a      	ldr	r2, [r3, #20]
 8002736:	88fb      	ldrh	r3, [r7, #6]
 8002738:	4013      	ands	r3, r2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d006      	beq.n	800274c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800273e:	4a05      	ldr	r2, [pc, #20]	@ (8002754 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002740:	88fb      	ldrh	r3, [r7, #6]
 8002742:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002744:	88fb      	ldrh	r3, [r7, #6]
 8002746:	4618      	mov	r0, r3
 8002748:	f7ff f9a2 	bl	8001a90 <HAL_GPIO_EXTI_Callback>
  }
}
 800274c:	bf00      	nop
 800274e:	3708      	adds	r7, #8
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	40010400 	.word	0x40010400

08002758 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e08f      	b.n	800288a <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002776:	b2db      	uxtb	r3, r3
 8002778:	2b00      	cmp	r3, #0
 800277a:	d106      	bne.n	800278a <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f7ff f9f3 	bl	8001b70 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2202      	movs	r2, #2
 800278e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d004      	beq.n	80027ac <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80027aa:	d103      	bne.n	80027b4 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f023 031e 	bic.w	r3, r3, #30
 80027b2:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027bc:	4293      	cmp	r3, r2
 80027be:	d005      	beq.n	80027cc <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80027c6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80027ca:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	4b31      	ldr	r3, [pc, #196]	@ (8002894 <HAL_LPTIM_Init+0x13c>)
 80027d0:	4013      	ands	r3, r2
 80027d2:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80027dc:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80027e2:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 80027e8:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 80027ee:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80027f0:	68fa      	ldr	r2, [r7, #12]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d107      	bne.n	800280e <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002806:	4313      	orrs	r3, r2
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	4313      	orrs	r3, r2
 800280c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d004      	beq.n	8002820 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800281e:	d107      	bne.n	8002830 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002828:	4313      	orrs	r3, r2
 800282a:	68fa      	ldr	r2, [r7, #12]
 800282c:	4313      	orrs	r3, r2
 800282e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	695b      	ldr	r3, [r3, #20]
 8002834:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002838:	4293      	cmp	r3, r2
 800283a:	d00a      	beq.n	8002852 <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002844:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800284a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	4313      	orrs	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a0e      	ldr	r2, [pc, #56]	@ (8002898 <HAL_LPTIM_Init+0x140>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d108      	bne.n	8002876 <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	430a      	orrs	r2, r1
 8002872:	621a      	str	r2, [r3, #32]
 8002874:	e004      	b.n	8002880 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800287e:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	ff19f1fe 	.word	0xff19f1fe
 8002898:	40007c00 	.word	0x40007c00

0800289c <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2202      	movs	r2, #2
 80028aa:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a37      	ldr	r2, [pc, #220]	@ (8002990 <HAL_LPTIM_Counter_Start_IT+0xf4>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d106      	bne.n	80028c6 <HAL_LPTIM_Counter_Start_IT+0x2a>
 80028b8:	4b36      	ldr	r3, [pc, #216]	@ (8002994 <HAL_LPTIM_Counter_Start_IT+0xf8>)
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	4a35      	ldr	r2, [pc, #212]	@ (8002994 <HAL_LPTIM_Counter_Start_IT+0xf8>)
 80028be:	f043 0301 	orr.w	r3, r3, #1
 80028c2:	6213      	str	r3, [r2, #32]
 80028c4:	e005      	b.n	80028d2 <HAL_LPTIM_Counter_Start_IT+0x36>
 80028c6:	4b33      	ldr	r3, [pc, #204]	@ (8002994 <HAL_LPTIM_Counter_Start_IT+0xf8>)
 80028c8:	6a1b      	ldr	r3, [r3, #32]
 80028ca:	4a32      	ldr	r2, [pc, #200]	@ (8002994 <HAL_LPTIM_Counter_Start_IT+0xf8>)
 80028cc:	f043 0302 	orr.w	r3, r3, #2
 80028d0:	6213      	str	r3, [r2, #32]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d00c      	beq.n	80028f4 <HAL_LPTIM_Counter_Start_IT+0x58>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028de:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80028e2:	d107      	bne.n	80028f4 <HAL_LPTIM_Counter_Start_IT+0x58>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68da      	ldr	r2, [r3, #12]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f422 6260 	bic.w	r2, r2, #3584	@ 0xe00
 80028f2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	691a      	ldr	r2, [r3, #16]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 0201 	orr.w	r2, r2, #1
 8002902:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2210      	movs	r2, #16
 800290a:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8002914:	2110      	movs	r1, #16
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f926 	bl	8002b68 <LPTIM_WaitForFlag>
 800291c:	4603      	mov	r3, r0
 800291e:	2b03      	cmp	r3, #3
 8002920:	d101      	bne.n	8002926 <HAL_LPTIM_Counter_Start_IT+0x8a>
  {
    return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e02f      	b.n	8002986 <HAL_LPTIM_Counter_Start_IT+0xea>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 f94e 	bl	8002bc8 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f000 f90d 	bl	8002b4c <HAL_LPTIM_GetState>
 8002932:	4603      	mov	r3, r0
 8002934:	2b03      	cmp	r3, #3
 8002936:	d101      	bne.n	800293c <HAL_LPTIM_Counter_Start_IT+0xa0>
  {
    return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e024      	b.n	8002986 <HAL_LPTIM_Counter_Start_IT+0xea>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0210 	orr.w	r2, r2, #16
 800294a:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f042 0202 	orr.w	r2, r2, #2
 800295a:	609a      	str	r2, [r3, #8]
  /* Enable Update Event interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_UPDATE);

#endif
  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	691a      	ldr	r2, [r3, #16]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f042 0201 	orr.w	r2, r2, #1
 800296a:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	691a      	ldr	r2, [r3, #16]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f042 0204 	orr.w	r2, r2, #4
 800297a:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	40007c00 	.word	0x40007c00
 8002994:	40010400 	.word	0x40010400

08002998 <HAL_LPTIM_ReadCounter>:
  * @brief  Return the current counter value.
  * @param  hlptim LPTIM handle
  * @retval Counter value.
  */
uint32_t HAL_LPTIM_ReadCounter(const LPTIM_HandleTypeDef *hlptim)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  return (hlptim->Instance->CNT);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	69db      	ldr	r3, [r3, #28]
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr

080029b2 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d10d      	bne.n	80029e4 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d106      	bne.n	80029e4 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2201      	movs	r2, #1
 80029dc:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7ff f84c 	bl	8001a7c <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d10d      	bne.n	8002a0e <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d106      	bne.n	8002a0e <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2202      	movs	r2, #2
 8002a06:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f7ff f825 	bl	8001a58 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0304 	and.w	r3, r3, #4
 8002a18:	2b04      	cmp	r3, #4
 8002a1a:	d10d      	bne.n	8002a38 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 0304 	and.w	r3, r3, #4
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	d106      	bne.n	8002a38 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2204      	movs	r2, #4
 8002a30:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f858 	bl	8002ae8 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0308 	and.w	r3, r3, #8
 8002a42:	2b08      	cmp	r3, #8
 8002a44:	d10d      	bne.n	8002a62 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 0308 	and.w	r3, r3, #8
 8002a50:	2b08      	cmp	r3, #8
 8002a52:	d106      	bne.n	8002a62 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2208      	movs	r2, #8
 8002a5a:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f000 f84d 	bl	8002afc <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0310 	and.w	r3, r3, #16
 8002a6c:	2b10      	cmp	r3, #16
 8002a6e:	d10d      	bne.n	8002a8c <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 0310 	and.w	r3, r3, #16
 8002a7a:	2b10      	cmp	r3, #16
 8002a7c:	d106      	bne.n	8002a8c <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2210      	movs	r2, #16
 8002a84:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f842 	bl	8002b10 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0320 	and.w	r3, r3, #32
 8002a96:	2b20      	cmp	r3, #32
 8002a98:	d10d      	bne.n	8002ab6 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 0320 	and.w	r3, r3, #32
 8002aa4:	2b20      	cmp	r3, #32
 8002aa6:	d106      	bne.n	8002ab6 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2220      	movs	r2, #32
 8002aae:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f000 f837 	bl	8002b24 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ac0:	2b40      	cmp	r3, #64	@ 0x40
 8002ac2:	d10d      	bne.n	8002ae0 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ace:	2b40      	cmp	r3, #64	@ 0x40
 8002ad0:	d106      	bne.n	8002ae0 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2240      	movs	r2, #64	@ 0x40
 8002ad8:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 f82c 	bl	8002b38 <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8002ae0:	bf00      	nop
 8002ae2:	3708      	adds	r7, #8
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8002b18:	bf00      	nop
 8002b1a:	370c      	adds	r7, #12
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002b5a:	b2db      	uxtb	r3, r3
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8002b72:	2300      	movs	r3, #0
 8002b74:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8002b76:	4b12      	ldr	r3, [pc, #72]	@ (8002bc0 <LPTIM_WaitForFlag+0x58>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a12      	ldr	r2, [pc, #72]	@ (8002bc4 <LPTIM_WaitForFlag+0x5c>)
 8002b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b80:	0b9b      	lsrs	r3, r3, #14
 8002b82:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b86:	fb02 f303 	mul.w	r3, r2, r3
 8002b8a:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d002      	beq.n	8002bb2 <LPTIM_WaitForFlag+0x4a>
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1ec      	bne.n	8002b8c <LPTIM_WaitForFlag+0x24>

  return result;
 8002bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3714      	adds	r7, #20
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	20000004 	.word	0x20000004
 8002bc4:	d1b71759 	.word	0xd1b71759

08002bc8 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b08c      	sub	sp, #48	@ 0x30
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bd4:	f3ef 8310 	mrs	r3, PRIMASK
 8002bd8:	60fb      	str	r3, [r7, #12]
  return(result);
 8002bda:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8002bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002bde:	2301      	movs	r3, #1
 8002be0:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	f383 8810 	msr	PRIMASK, r3
}
 8002be8:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a73      	ldr	r2, [pc, #460]	@ (8002dbc <LPTIM_Disable+0x1f4>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d003      	beq.n	8002bfc <LPTIM_Disable+0x34>
 8002bf4:	4a72      	ldr	r2, [pc, #456]	@ (8002dc0 <LPTIM_Disable+0x1f8>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d007      	beq.n	8002c0a <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8002bfa:	e00d      	b.n	8002c18 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8002bfc:	4b71      	ldr	r3, [pc, #452]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c02:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8002c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8002c08:	e006      	b.n	8002c18 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8002c0a:	4b6e      	ldr	r3, [pc, #440]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c10:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8002c16:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6a1b      	ldr	r3, [r3, #32]
 8002c3e:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a5d      	ldr	r2, [pc, #372]	@ (8002dbc <LPTIM_Disable+0x1f4>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d003      	beq.n	8002c52 <LPTIM_Disable+0x8a>
 8002c4a:	4a5d      	ldr	r2, [pc, #372]	@ (8002dc0 <LPTIM_Disable+0x1f8>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d00d      	beq.n	8002c6c <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8002c50:	e019      	b.n	8002c86 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8002c52:	4b5c      	ldr	r3, [pc, #368]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c56:	4a5b      	ldr	r2, [pc, #364]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002c58:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002c5c:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8002c5e:	4b59      	ldr	r3, [pc, #356]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c62:	4a58      	ldr	r2, [pc, #352]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002c64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c68:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 8002c6a:	e00c      	b.n	8002c86 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8002c6c:	4b55      	ldr	r3, [pc, #340]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c70:	4a54      	ldr	r2, [pc, #336]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002c72:	f043 0320 	orr.w	r3, r3, #32
 8002c76:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8002c78:	4b52      	ldr	r3, [pc, #328]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c7c:	4a51      	ldr	r2, [pc, #324]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002c7e:	f023 0320 	bic.w	r3, r3, #32
 8002c82:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 8002c84:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d102      	bne.n	8002c92 <LPTIM_Disable+0xca>
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d075      	beq.n	8002d7e <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a49      	ldr	r2, [pc, #292]	@ (8002dbc <LPTIM_Disable+0x1f4>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d003      	beq.n	8002ca4 <LPTIM_Disable+0xdc>
 8002c9c:	4a48      	ldr	r2, [pc, #288]	@ (8002dc0 <LPTIM_Disable+0x1f8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d009      	beq.n	8002cb6 <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8002ca2:	e011      	b.n	8002cc8 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8002ca4:	4b47      	ldr	r3, [pc, #284]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002caa:	4a46      	ldr	r2, [pc, #280]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002cac:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8002cb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8002cb4:	e008      	b.n	8002cc8 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8002cb6:	4b43      	ldr	r3, [pc, #268]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cbc:	4a41      	ldr	r2, [pc, #260]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002cbe:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002cc2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8002cc6:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d01a      	beq.n	8002d04 <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	691a      	ldr	r2, [r3, #16]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f042 0201 	orr.w	r2, r2, #1
 8002cdc:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	69fa      	ldr	r2, [r7, #28]
 8002ce4:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8002ce6:	2108      	movs	r1, #8
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f7ff ff3d 	bl	8002b68 <LPTIM_WaitForFlag>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b03      	cmp	r3, #3
 8002cf2:	d103      	bne.n	8002cfc <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2208      	movs	r2, #8
 8002d02:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d01a      	beq.n	8002d40 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	691a      	ldr	r2, [r3, #16]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f042 0201 	orr.w	r2, r2, #1
 8002d18:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	69ba      	ldr	r2, [r7, #24]
 8002d20:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8002d22:	2110      	movs	r1, #16
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff ff1f 	bl	8002b68 <LPTIM_WaitForFlag>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b03      	cmp	r3, #3
 8002d2e:	d103      	bne.n	8002d38 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2203      	movs	r2, #3
 8002d34:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2210      	movs	r2, #16
 8002d3e:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a1d      	ldr	r2, [pc, #116]	@ (8002dbc <LPTIM_Disable+0x1f4>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d003      	beq.n	8002d52 <LPTIM_Disable+0x18a>
 8002d4a:	4a1d      	ldr	r2, [pc, #116]	@ (8002dc0 <LPTIM_Disable+0x1f8>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d00b      	beq.n	8002d68 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8002d50:	e015      	b.n	8002d7e <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8002d52:	4b1c      	ldr	r3, [pc, #112]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d58:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002d5c:	4919      	ldr	r1, [pc, #100]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d60:	4313      	orrs	r3, r2
 8002d62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8002d66:	e00a      	b.n	8002d7e <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8002d68:	4b16      	ldr	r3, [pc, #88]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d72:	4914      	ldr	r1, [pc, #80]	@ (8002dc4 <LPTIM_Disable+0x1fc>)
 8002d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d76:	4313      	orrs	r3, r2
 8002d78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8002d7c:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	691a      	ldr	r2, [r3, #16]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 0201 	bic.w	r2, r2, #1
 8002d8c:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d94:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6a3a      	ldr	r2, [r7, #32]
 8002d9c:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	697a      	ldr	r2, [r7, #20]
 8002da4:	621a      	str	r2, [r3, #32]
 8002da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	f383 8810 	msr	PRIMASK, r3
}
 8002db0:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8002db2:	bf00      	nop
 8002db4:	3730      	adds	r7, #48	@ 0x30
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	40007c00 	.word	0x40007c00
 8002dc0:	40009400 	.word	0x40009400
 8002dc4:	40021000 	.word	0x40021000

08002dc8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002dcc:	4b05      	ldr	r3, [pc, #20]	@ (8002de4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a04      	ldr	r2, [pc, #16]	@ (8002de4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002dd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dd6:	6013      	str	r3, [r2, #0]
}
 8002dd8:	bf00      	nop
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	40007000 	.word	0x40007000

08002de8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002dec:	4b04      	ldr	r3, [pc, #16]	@ (8002e00 <HAL_PWREx_GetVoltageRange+0x18>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40007000 	.word	0x40007000

08002e04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b085      	sub	sp, #20
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e12:	d130      	bne.n	8002e76 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e14:	4b23      	ldr	r3, [pc, #140]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e20:	d038      	beq.n	8002e94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e22:	4b20      	ldr	r3, [pc, #128]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e2c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e30:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e32:	4b1d      	ldr	r3, [pc, #116]	@ (8002ea8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2232      	movs	r2, #50	@ 0x32
 8002e38:	fb02 f303 	mul.w	r3, r2, r3
 8002e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8002eac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e42:	0c9b      	lsrs	r3, r3, #18
 8002e44:	3301      	adds	r3, #1
 8002e46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e48:	e002      	b.n	8002e50 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e50:	4b14      	ldr	r3, [pc, #80]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e5c:	d102      	bne.n	8002e64 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1f2      	bne.n	8002e4a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e64:	4b0f      	ldr	r3, [pc, #60]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e70:	d110      	bne.n	8002e94 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e00f      	b.n	8002e96 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e76:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e82:	d007      	beq.n	8002e94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e84:	4b07      	ldr	r3, [pc, #28]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e8c:	4a05      	ldr	r2, [pc, #20]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e92:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3714      	adds	r7, #20
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	40007000 	.word	0x40007000
 8002ea8:	20000004 	.word	0x20000004
 8002eac:	431bde83 	.word	0x431bde83

08002eb0 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 8002eba:	4b11      	ldr	r3, [pc, #68]	@ (8002f00 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f023 0307 	bic.w	r3, r3, #7
 8002ec2:	4a0f      	ldr	r2, [pc, #60]	@ (8002f00 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002ec4:	f043 0302 	orr.w	r3, r3, #2
 8002ec8:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002eca:	4b0e      	ldr	r3, [pc, #56]	@ (8002f04 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	4a0d      	ldr	r2, [pc, #52]	@ (8002f04 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002ed0:	f043 0304 	orr.w	r3, r3, #4
 8002ed4:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8002ed6:	79fb      	ldrb	r3, [r7, #7]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d101      	bne.n	8002ee0 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002edc:	bf30      	wfi
 8002ede:	e002      	b.n	8002ee6 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002ee0:	bf40      	sev
    __WFE();
 8002ee2:	bf20      	wfe
    __WFE();
 8002ee4:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002ee6:	4b07      	ldr	r3, [pc, #28]	@ (8002f04 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	4a06      	ldr	r2, [pc, #24]	@ (8002f04 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002eec:	f023 0304 	bic.w	r3, r3, #4
 8002ef0:	6113      	str	r3, [r2, #16]
}
 8002ef2:	bf00      	nop
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	40007000 	.word	0x40007000
 8002f04:	e000ed00 	.word	0xe000ed00

08002f08 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b088      	sub	sp, #32
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e3ca      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f1a:	4b97      	ldr	r3, [pc, #604]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f003 030c 	and.w	r3, r3, #12
 8002f22:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f24:	4b94      	ldr	r3, [pc, #592]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	f003 0303 	and.w	r3, r3, #3
 8002f2c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0310 	and.w	r3, r3, #16
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f000 80e4 	beq.w	8003104 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d007      	beq.n	8002f52 <HAL_RCC_OscConfig+0x4a>
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	2b0c      	cmp	r3, #12
 8002f46:	f040 808b 	bne.w	8003060 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	f040 8087 	bne.w	8003060 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f52:	4b89      	ldr	r3, [pc, #548]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0302 	and.w	r3, r3, #2
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d005      	beq.n	8002f6a <HAL_RCC_OscConfig+0x62>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	699b      	ldr	r3, [r3, #24]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e3a2      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a1a      	ldr	r2, [r3, #32]
 8002f6e:	4b82      	ldr	r3, [pc, #520]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0308 	and.w	r3, r3, #8
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d004      	beq.n	8002f84 <HAL_RCC_OscConfig+0x7c>
 8002f7a:	4b7f      	ldr	r3, [pc, #508]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f82:	e005      	b.n	8002f90 <HAL_RCC_OscConfig+0x88>
 8002f84:	4b7c      	ldr	r3, [pc, #496]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f8a:	091b      	lsrs	r3, r3, #4
 8002f8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d223      	bcs.n	8002fdc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f000 fd55 	bl	8003a48 <RCC_SetFlashLatencyFromMSIRange>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e383      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fa8:	4b73      	ldr	r3, [pc, #460]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a72      	ldr	r2, [pc, #456]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002fae:	f043 0308 	orr.w	r3, r3, #8
 8002fb2:	6013      	str	r3, [r2, #0]
 8002fb4:	4b70      	ldr	r3, [pc, #448]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a1b      	ldr	r3, [r3, #32]
 8002fc0:	496d      	ldr	r1, [pc, #436]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fc6:	4b6c      	ldr	r3, [pc, #432]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	021b      	lsls	r3, r3, #8
 8002fd4:	4968      	ldr	r1, [pc, #416]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	604b      	str	r3, [r1, #4]
 8002fda:	e025      	b.n	8003028 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fdc:	4b66      	ldr	r3, [pc, #408]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a65      	ldr	r2, [pc, #404]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002fe2:	f043 0308 	orr.w	r3, r3, #8
 8002fe6:	6013      	str	r3, [r2, #0]
 8002fe8:	4b63      	ldr	r3, [pc, #396]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a1b      	ldr	r3, [r3, #32]
 8002ff4:	4960      	ldr	r1, [pc, #384]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ffa:	4b5f      	ldr	r3, [pc, #380]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	69db      	ldr	r3, [r3, #28]
 8003006:	021b      	lsls	r3, r3, #8
 8003008:	495b      	ldr	r1, [pc, #364]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 800300a:	4313      	orrs	r3, r2
 800300c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d109      	bne.n	8003028 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	4618      	mov	r0, r3
 800301a:	f000 fd15 	bl	8003a48 <RCC_SetFlashLatencyFromMSIRange>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e343      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003028:	f000 fc4a 	bl	80038c0 <HAL_RCC_GetSysClockFreq>
 800302c:	4602      	mov	r2, r0
 800302e:	4b52      	ldr	r3, [pc, #328]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	091b      	lsrs	r3, r3, #4
 8003034:	f003 030f 	and.w	r3, r3, #15
 8003038:	4950      	ldr	r1, [pc, #320]	@ (800317c <HAL_RCC_OscConfig+0x274>)
 800303a:	5ccb      	ldrb	r3, [r1, r3]
 800303c:	f003 031f 	and.w	r3, r3, #31
 8003040:	fa22 f303 	lsr.w	r3, r2, r3
 8003044:	4a4e      	ldr	r2, [pc, #312]	@ (8003180 <HAL_RCC_OscConfig+0x278>)
 8003046:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003048:	4b4e      	ldr	r3, [pc, #312]	@ (8003184 <HAL_RCC_OscConfig+0x27c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4618      	mov	r0, r3
 800304e:	f7fe fff7 	bl	8002040 <HAL_InitTick>
 8003052:	4603      	mov	r3, r0
 8003054:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003056:	7bfb      	ldrb	r3, [r7, #15]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d052      	beq.n	8003102 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800305c:	7bfb      	ldrb	r3, [r7, #15]
 800305e:	e327      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d032      	beq.n	80030ce <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003068:	4b43      	ldr	r3, [pc, #268]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a42      	ldr	r2, [pc, #264]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 800306e:	f043 0301 	orr.w	r3, r3, #1
 8003072:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003074:	f7ff f834 	bl	80020e0 <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800307c:	f7ff f830 	bl	80020e0 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e310      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800308e:	4b3a      	ldr	r3, [pc, #232]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d0f0      	beq.n	800307c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800309a:	4b37      	ldr	r3, [pc, #220]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a36      	ldr	r2, [pc, #216]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 80030a0:	f043 0308 	orr.w	r3, r3, #8
 80030a4:	6013      	str	r3, [r2, #0]
 80030a6:	4b34      	ldr	r3, [pc, #208]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a1b      	ldr	r3, [r3, #32]
 80030b2:	4931      	ldr	r1, [pc, #196]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030b8:	4b2f      	ldr	r3, [pc, #188]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	69db      	ldr	r3, [r3, #28]
 80030c4:	021b      	lsls	r3, r3, #8
 80030c6:	492c      	ldr	r1, [pc, #176]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	604b      	str	r3, [r1, #4]
 80030cc:	e01a      	b.n	8003104 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80030ce:	4b2a      	ldr	r3, [pc, #168]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a29      	ldr	r2, [pc, #164]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 80030d4:	f023 0301 	bic.w	r3, r3, #1
 80030d8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030da:	f7ff f801 	bl	80020e0 <HAL_GetTick>
 80030de:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030e0:	e008      	b.n	80030f4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030e2:	f7fe fffd 	bl	80020e0 <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d901      	bls.n	80030f4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e2dd      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030f4:	4b20      	ldr	r3, [pc, #128]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d1f0      	bne.n	80030e2 <HAL_RCC_OscConfig+0x1da>
 8003100:	e000      	b.n	8003104 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003102:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b00      	cmp	r3, #0
 800310e:	d074      	beq.n	80031fa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	2b08      	cmp	r3, #8
 8003114:	d005      	beq.n	8003122 <HAL_RCC_OscConfig+0x21a>
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	2b0c      	cmp	r3, #12
 800311a:	d10e      	bne.n	800313a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	2b03      	cmp	r3, #3
 8003120:	d10b      	bne.n	800313a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003122:	4b15      	ldr	r3, [pc, #84]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d064      	beq.n	80031f8 <HAL_RCC_OscConfig+0x2f0>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d160      	bne.n	80031f8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e2ba      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003142:	d106      	bne.n	8003152 <HAL_RCC_OscConfig+0x24a>
 8003144:	4b0c      	ldr	r3, [pc, #48]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a0b      	ldr	r2, [pc, #44]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 800314a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800314e:	6013      	str	r3, [r2, #0]
 8003150:	e026      	b.n	80031a0 <HAL_RCC_OscConfig+0x298>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800315a:	d115      	bne.n	8003188 <HAL_RCC_OscConfig+0x280>
 800315c:	4b06      	ldr	r3, [pc, #24]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a05      	ldr	r2, [pc, #20]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 8003162:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003166:	6013      	str	r3, [r2, #0]
 8003168:	4b03      	ldr	r3, [pc, #12]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a02      	ldr	r2, [pc, #8]	@ (8003178 <HAL_RCC_OscConfig+0x270>)
 800316e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003172:	6013      	str	r3, [r2, #0]
 8003174:	e014      	b.n	80031a0 <HAL_RCC_OscConfig+0x298>
 8003176:	bf00      	nop
 8003178:	40021000 	.word	0x40021000
 800317c:	08007108 	.word	0x08007108
 8003180:	20000004 	.word	0x20000004
 8003184:	20000008 	.word	0x20000008
 8003188:	4ba0      	ldr	r3, [pc, #640]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a9f      	ldr	r2, [pc, #636]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 800318e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003192:	6013      	str	r3, [r2, #0]
 8003194:	4b9d      	ldr	r3, [pc, #628]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a9c      	ldr	r2, [pc, #624]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 800319a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800319e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d013      	beq.n	80031d0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a8:	f7fe ff9a 	bl	80020e0 <HAL_GetTick>
 80031ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031ae:	e008      	b.n	80031c2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031b0:	f7fe ff96 	bl	80020e0 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	2b64      	cmp	r3, #100	@ 0x64
 80031bc:	d901      	bls.n	80031c2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e276      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031c2:	4b92      	ldr	r3, [pc, #584]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d0f0      	beq.n	80031b0 <HAL_RCC_OscConfig+0x2a8>
 80031ce:	e014      	b.n	80031fa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d0:	f7fe ff86 	bl	80020e0 <HAL_GetTick>
 80031d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031d6:	e008      	b.n	80031ea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031d8:	f7fe ff82 	bl	80020e0 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	2b64      	cmp	r3, #100	@ 0x64
 80031e4:	d901      	bls.n	80031ea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e262      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031ea:	4b88      	ldr	r3, [pc, #544]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1f0      	bne.n	80031d8 <HAL_RCC_OscConfig+0x2d0>
 80031f6:	e000      	b.n	80031fa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d060      	beq.n	80032c8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	2b04      	cmp	r3, #4
 800320a:	d005      	beq.n	8003218 <HAL_RCC_OscConfig+0x310>
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	2b0c      	cmp	r3, #12
 8003210:	d119      	bne.n	8003246 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	2b02      	cmp	r3, #2
 8003216:	d116      	bne.n	8003246 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003218:	4b7c      	ldr	r3, [pc, #496]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003220:	2b00      	cmp	r3, #0
 8003222:	d005      	beq.n	8003230 <HAL_RCC_OscConfig+0x328>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e23f      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003230:	4b76      	ldr	r3, [pc, #472]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	061b      	lsls	r3, r3, #24
 800323e:	4973      	ldr	r1, [pc, #460]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003240:	4313      	orrs	r3, r2
 8003242:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003244:	e040      	b.n	80032c8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d023      	beq.n	8003296 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800324e:	4b6f      	ldr	r3, [pc, #444]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a6e      	ldr	r2, [pc, #440]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003258:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800325a:	f7fe ff41 	bl	80020e0 <HAL_GetTick>
 800325e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003260:	e008      	b.n	8003274 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003262:	f7fe ff3d 	bl	80020e0 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d901      	bls.n	8003274 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e21d      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003274:	4b65      	ldr	r3, [pc, #404]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800327c:	2b00      	cmp	r3, #0
 800327e:	d0f0      	beq.n	8003262 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003280:	4b62      	ldr	r3, [pc, #392]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	061b      	lsls	r3, r3, #24
 800328e:	495f      	ldr	r1, [pc, #380]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003290:	4313      	orrs	r3, r2
 8003292:	604b      	str	r3, [r1, #4]
 8003294:	e018      	b.n	80032c8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003296:	4b5d      	ldr	r3, [pc, #372]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a5c      	ldr	r2, [pc, #368]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 800329c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a2:	f7fe ff1d 	bl	80020e0 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032aa:	f7fe ff19 	bl	80020e0 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e1f9      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032bc:	4b53      	ldr	r3, [pc, #332]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d1f0      	bne.n	80032aa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0308 	and.w	r3, r3, #8
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d03c      	beq.n	800334e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d01c      	beq.n	8003316 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032dc:	4b4b      	ldr	r3, [pc, #300]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 80032de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032e2:	4a4a      	ldr	r2, [pc, #296]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 80032e4:	f043 0301 	orr.w	r3, r3, #1
 80032e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ec:	f7fe fef8 	bl	80020e0 <HAL_GetTick>
 80032f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032f2:	e008      	b.n	8003306 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032f4:	f7fe fef4 	bl	80020e0 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b02      	cmp	r3, #2
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e1d4      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003306:	4b41      	ldr	r3, [pc, #260]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003308:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800330c:	f003 0302 	and.w	r3, r3, #2
 8003310:	2b00      	cmp	r3, #0
 8003312:	d0ef      	beq.n	80032f4 <HAL_RCC_OscConfig+0x3ec>
 8003314:	e01b      	b.n	800334e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003316:	4b3d      	ldr	r3, [pc, #244]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003318:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800331c:	4a3b      	ldr	r2, [pc, #236]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 800331e:	f023 0301 	bic.w	r3, r3, #1
 8003322:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003326:	f7fe fedb 	bl	80020e0 <HAL_GetTick>
 800332a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800332c:	e008      	b.n	8003340 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800332e:	f7fe fed7 	bl	80020e0 <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b02      	cmp	r3, #2
 800333a:	d901      	bls.n	8003340 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e1b7      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003340:	4b32      	ldr	r3, [pc, #200]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003342:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1ef      	bne.n	800332e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0304 	and.w	r3, r3, #4
 8003356:	2b00      	cmp	r3, #0
 8003358:	f000 80a6 	beq.w	80034a8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800335c:	2300      	movs	r3, #0
 800335e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003360:	4b2a      	ldr	r3, [pc, #168]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003364:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d10d      	bne.n	8003388 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800336c:	4b27      	ldr	r3, [pc, #156]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 800336e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003370:	4a26      	ldr	r2, [pc, #152]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003372:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003376:	6593      	str	r3, [r2, #88]	@ 0x58
 8003378:	4b24      	ldr	r3, [pc, #144]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 800337a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800337c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003380:	60bb      	str	r3, [r7, #8]
 8003382:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003384:	2301      	movs	r3, #1
 8003386:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003388:	4b21      	ldr	r3, [pc, #132]	@ (8003410 <HAL_RCC_OscConfig+0x508>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003390:	2b00      	cmp	r3, #0
 8003392:	d118      	bne.n	80033c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003394:	4b1e      	ldr	r3, [pc, #120]	@ (8003410 <HAL_RCC_OscConfig+0x508>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a1d      	ldr	r2, [pc, #116]	@ (8003410 <HAL_RCC_OscConfig+0x508>)
 800339a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800339e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033a0:	f7fe fe9e 	bl	80020e0 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a8:	f7fe fe9a 	bl	80020e0 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e17a      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033ba:	4b15      	ldr	r3, [pc, #84]	@ (8003410 <HAL_RCC_OscConfig+0x508>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d0f0      	beq.n	80033a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d108      	bne.n	80033e0 <HAL_RCC_OscConfig+0x4d8>
 80033ce:	4b0f      	ldr	r3, [pc, #60]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 80033d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033d4:	4a0d      	ldr	r2, [pc, #52]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 80033d6:	f043 0301 	orr.w	r3, r3, #1
 80033da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033de:	e029      	b.n	8003434 <HAL_RCC_OscConfig+0x52c>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	2b05      	cmp	r3, #5
 80033e6:	d115      	bne.n	8003414 <HAL_RCC_OscConfig+0x50c>
 80033e8:	4b08      	ldr	r3, [pc, #32]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 80033ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ee:	4a07      	ldr	r2, [pc, #28]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 80033f0:	f043 0304 	orr.w	r3, r3, #4
 80033f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033f8:	4b04      	ldr	r3, [pc, #16]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 80033fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033fe:	4a03      	ldr	r2, [pc, #12]	@ (800340c <HAL_RCC_OscConfig+0x504>)
 8003400:	f043 0301 	orr.w	r3, r3, #1
 8003404:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003408:	e014      	b.n	8003434 <HAL_RCC_OscConfig+0x52c>
 800340a:	bf00      	nop
 800340c:	40021000 	.word	0x40021000
 8003410:	40007000 	.word	0x40007000
 8003414:	4b9c      	ldr	r3, [pc, #624]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 8003416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800341a:	4a9b      	ldr	r2, [pc, #620]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 800341c:	f023 0301 	bic.w	r3, r3, #1
 8003420:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003424:	4b98      	ldr	r3, [pc, #608]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 8003426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800342a:	4a97      	ldr	r2, [pc, #604]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 800342c:	f023 0304 	bic.w	r3, r3, #4
 8003430:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d016      	beq.n	800346a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800343c:	f7fe fe50 	bl	80020e0 <HAL_GetTick>
 8003440:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003442:	e00a      	b.n	800345a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003444:	f7fe fe4c 	bl	80020e0 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003452:	4293      	cmp	r3, r2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e12a      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800345a:	4b8b      	ldr	r3, [pc, #556]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 800345c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d0ed      	beq.n	8003444 <HAL_RCC_OscConfig+0x53c>
 8003468:	e015      	b.n	8003496 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800346a:	f7fe fe39 	bl	80020e0 <HAL_GetTick>
 800346e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003470:	e00a      	b.n	8003488 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003472:	f7fe fe35 	bl	80020e0 <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003480:	4293      	cmp	r3, r2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e113      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003488:	4b7f      	ldr	r3, [pc, #508]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 800348a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1ed      	bne.n	8003472 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003496:	7ffb      	ldrb	r3, [r7, #31]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d105      	bne.n	80034a8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800349c:	4b7a      	ldr	r3, [pc, #488]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 800349e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a0:	4a79      	ldr	r2, [pc, #484]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 80034a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034a6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 80fe 	beq.w	80036ae <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	f040 80d0 	bne.w	800365c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80034bc:	4b72      	ldr	r3, [pc, #456]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f003 0203 	and.w	r2, r3, #3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d130      	bne.n	8003532 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034da:	3b01      	subs	r3, #1
 80034dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034de:	429a      	cmp	r2, r3
 80034e0:	d127      	bne.n	8003532 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d11f      	bne.n	8003532 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80034fc:	2a07      	cmp	r2, #7
 80034fe:	bf14      	ite	ne
 8003500:	2201      	movne	r2, #1
 8003502:	2200      	moveq	r2, #0
 8003504:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003506:	4293      	cmp	r3, r2
 8003508:	d113      	bne.n	8003532 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003514:	085b      	lsrs	r3, r3, #1
 8003516:	3b01      	subs	r3, #1
 8003518:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800351a:	429a      	cmp	r2, r3
 800351c:	d109      	bne.n	8003532 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003528:	085b      	lsrs	r3, r3, #1
 800352a:	3b01      	subs	r3, #1
 800352c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800352e:	429a      	cmp	r2, r3
 8003530:	d06e      	beq.n	8003610 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	2b0c      	cmp	r3, #12
 8003536:	d069      	beq.n	800360c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003538:	4b53      	ldr	r3, [pc, #332]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d105      	bne.n	8003550 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003544:	4b50      	ldr	r3, [pc, #320]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e0ad      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003554:	4b4c      	ldr	r3, [pc, #304]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a4b      	ldr	r2, [pc, #300]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 800355a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800355e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003560:	f7fe fdbe 	bl	80020e0 <HAL_GetTick>
 8003564:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003566:	e008      	b.n	800357a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003568:	f7fe fdba 	bl	80020e0 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b02      	cmp	r3, #2
 8003574:	d901      	bls.n	800357a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e09a      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800357a:	4b43      	ldr	r3, [pc, #268]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1f0      	bne.n	8003568 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003586:	4b40      	ldr	r3, [pc, #256]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 8003588:	68da      	ldr	r2, [r3, #12]
 800358a:	4b40      	ldr	r3, [pc, #256]	@ (800368c <HAL_RCC_OscConfig+0x784>)
 800358c:	4013      	ands	r3, r2
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003596:	3a01      	subs	r2, #1
 8003598:	0112      	lsls	r2, r2, #4
 800359a:	4311      	orrs	r1, r2
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80035a0:	0212      	lsls	r2, r2, #8
 80035a2:	4311      	orrs	r1, r2
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80035a8:	0852      	lsrs	r2, r2, #1
 80035aa:	3a01      	subs	r2, #1
 80035ac:	0552      	lsls	r2, r2, #21
 80035ae:	4311      	orrs	r1, r2
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80035b4:	0852      	lsrs	r2, r2, #1
 80035b6:	3a01      	subs	r2, #1
 80035b8:	0652      	lsls	r2, r2, #25
 80035ba:	4311      	orrs	r1, r2
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80035c0:	0912      	lsrs	r2, r2, #4
 80035c2:	0452      	lsls	r2, r2, #17
 80035c4:	430a      	orrs	r2, r1
 80035c6:	4930      	ldr	r1, [pc, #192]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 80035c8:	4313      	orrs	r3, r2
 80035ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80035cc:	4b2e      	ldr	r3, [pc, #184]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a2d      	ldr	r2, [pc, #180]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 80035d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	4a2a      	ldr	r2, [pc, #168]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 80035de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035e4:	f7fe fd7c 	bl	80020e0 <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ec:	f7fe fd78 	bl	80020e0 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e058      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035fe:	4b22      	ldr	r3, [pc, #136]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0f0      	beq.n	80035ec <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800360a:	e050      	b.n	80036ae <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e04f      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003610:	4b1d      	ldr	r3, [pc, #116]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d148      	bne.n	80036ae <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800361c:	4b1a      	ldr	r3, [pc, #104]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a19      	ldr	r2, [pc, #100]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 8003622:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003626:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003628:	4b17      	ldr	r3, [pc, #92]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	4a16      	ldr	r2, [pc, #88]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 800362e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003632:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003634:	f7fe fd54 	bl	80020e0 <HAL_GetTick>
 8003638:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800363a:	e008      	b.n	800364e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800363c:	f7fe fd50 	bl	80020e0 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b02      	cmp	r3, #2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e030      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800364e:	4b0e      	ldr	r3, [pc, #56]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d0f0      	beq.n	800363c <HAL_RCC_OscConfig+0x734>
 800365a:	e028      	b.n	80036ae <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	2b0c      	cmp	r3, #12
 8003660:	d023      	beq.n	80036aa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003662:	4b09      	ldr	r3, [pc, #36]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a08      	ldr	r2, [pc, #32]	@ (8003688 <HAL_RCC_OscConfig+0x780>)
 8003668:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800366c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800366e:	f7fe fd37 	bl	80020e0 <HAL_GetTick>
 8003672:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003674:	e00c      	b.n	8003690 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003676:	f7fe fd33 	bl	80020e0 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b02      	cmp	r3, #2
 8003682:	d905      	bls.n	8003690 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e013      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
 8003688:	40021000 	.word	0x40021000
 800368c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003690:	4b09      	ldr	r3, [pc, #36]	@ (80036b8 <HAL_RCC_OscConfig+0x7b0>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d1ec      	bne.n	8003676 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800369c:	4b06      	ldr	r3, [pc, #24]	@ (80036b8 <HAL_RCC_OscConfig+0x7b0>)
 800369e:	68da      	ldr	r2, [r3, #12]
 80036a0:	4905      	ldr	r1, [pc, #20]	@ (80036b8 <HAL_RCC_OscConfig+0x7b0>)
 80036a2:	4b06      	ldr	r3, [pc, #24]	@ (80036bc <HAL_RCC_OscConfig+0x7b4>)
 80036a4:	4013      	ands	r3, r2
 80036a6:	60cb      	str	r3, [r1, #12]
 80036a8:	e001      	b.n	80036ae <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e000      	b.n	80036b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3720      	adds	r7, #32
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	40021000 	.word	0x40021000
 80036bc:	feeefffc 	.word	0xfeeefffc

080036c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d101      	bne.n	80036d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e0e7      	b.n	80038a4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036d4:	4b75      	ldr	r3, [pc, #468]	@ (80038ac <HAL_RCC_ClockConfig+0x1ec>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0307 	and.w	r3, r3, #7
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d910      	bls.n	8003704 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036e2:	4b72      	ldr	r3, [pc, #456]	@ (80038ac <HAL_RCC_ClockConfig+0x1ec>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f023 0207 	bic.w	r2, r3, #7
 80036ea:	4970      	ldr	r1, [pc, #448]	@ (80038ac <HAL_RCC_ClockConfig+0x1ec>)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036f2:	4b6e      	ldr	r3, [pc, #440]	@ (80038ac <HAL_RCC_ClockConfig+0x1ec>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0307 	and.w	r3, r3, #7
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d001      	beq.n	8003704 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e0cf      	b.n	80038a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d010      	beq.n	8003732 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	4b66      	ldr	r3, [pc, #408]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800371c:	429a      	cmp	r2, r3
 800371e:	d908      	bls.n	8003732 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003720:	4b63      	ldr	r3, [pc, #396]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	4960      	ldr	r1, [pc, #384]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 800372e:	4313      	orrs	r3, r2
 8003730:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d04c      	beq.n	80037d8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	2b03      	cmp	r3, #3
 8003744:	d107      	bne.n	8003756 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003746:	4b5a      	ldr	r3, [pc, #360]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d121      	bne.n	8003796 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e0a6      	b.n	80038a4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	2b02      	cmp	r3, #2
 800375c:	d107      	bne.n	800376e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800375e:	4b54      	ldr	r3, [pc, #336]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d115      	bne.n	8003796 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e09a      	b.n	80038a4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d107      	bne.n	8003786 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003776:	4b4e      	ldr	r3, [pc, #312]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0302 	and.w	r3, r3, #2
 800377e:	2b00      	cmp	r3, #0
 8003780:	d109      	bne.n	8003796 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e08e      	b.n	80038a4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003786:	4b4a      	ldr	r3, [pc, #296]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800378e:	2b00      	cmp	r3, #0
 8003790:	d101      	bne.n	8003796 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e086      	b.n	80038a4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003796:	4b46      	ldr	r3, [pc, #280]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f023 0203 	bic.w	r2, r3, #3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	4943      	ldr	r1, [pc, #268]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037a8:	f7fe fc9a 	bl	80020e0 <HAL_GetTick>
 80037ac:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ae:	e00a      	b.n	80037c6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037b0:	f7fe fc96 	bl	80020e0 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037be:	4293      	cmp	r3, r2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e06e      	b.n	80038a4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037c6:	4b3a      	ldr	r3, [pc, #232]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f003 020c 	and.w	r2, r3, #12
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d1eb      	bne.n	80037b0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0302 	and.w	r3, r3, #2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d010      	beq.n	8003806 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	4b31      	ldr	r3, [pc, #196]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d208      	bcs.n	8003806 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037f4:	4b2e      	ldr	r3, [pc, #184]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	492b      	ldr	r1, [pc, #172]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003802:	4313      	orrs	r3, r2
 8003804:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003806:	4b29      	ldr	r3, [pc, #164]	@ (80038ac <HAL_RCC_ClockConfig+0x1ec>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0307 	and.w	r3, r3, #7
 800380e:	683a      	ldr	r2, [r7, #0]
 8003810:	429a      	cmp	r2, r3
 8003812:	d210      	bcs.n	8003836 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003814:	4b25      	ldr	r3, [pc, #148]	@ (80038ac <HAL_RCC_ClockConfig+0x1ec>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f023 0207 	bic.w	r2, r3, #7
 800381c:	4923      	ldr	r1, [pc, #140]	@ (80038ac <HAL_RCC_ClockConfig+0x1ec>)
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	4313      	orrs	r3, r2
 8003822:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003824:	4b21      	ldr	r3, [pc, #132]	@ (80038ac <HAL_RCC_ClockConfig+0x1ec>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0307 	and.w	r3, r3, #7
 800382c:	683a      	ldr	r2, [r7, #0]
 800382e:	429a      	cmp	r2, r3
 8003830:	d001      	beq.n	8003836 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e036      	b.n	80038a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0304 	and.w	r3, r3, #4
 800383e:	2b00      	cmp	r3, #0
 8003840:	d008      	beq.n	8003854 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003842:	4b1b      	ldr	r3, [pc, #108]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	4918      	ldr	r1, [pc, #96]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003850:	4313      	orrs	r3, r2
 8003852:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0308 	and.w	r3, r3, #8
 800385c:	2b00      	cmp	r3, #0
 800385e:	d009      	beq.n	8003874 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003860:	4b13      	ldr	r3, [pc, #76]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	00db      	lsls	r3, r3, #3
 800386e:	4910      	ldr	r1, [pc, #64]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003870:	4313      	orrs	r3, r2
 8003872:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003874:	f000 f824 	bl	80038c0 <HAL_RCC_GetSysClockFreq>
 8003878:	4602      	mov	r2, r0
 800387a:	4b0d      	ldr	r3, [pc, #52]	@ (80038b0 <HAL_RCC_ClockConfig+0x1f0>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	091b      	lsrs	r3, r3, #4
 8003880:	f003 030f 	and.w	r3, r3, #15
 8003884:	490b      	ldr	r1, [pc, #44]	@ (80038b4 <HAL_RCC_ClockConfig+0x1f4>)
 8003886:	5ccb      	ldrb	r3, [r1, r3]
 8003888:	f003 031f 	and.w	r3, r3, #31
 800388c:	fa22 f303 	lsr.w	r3, r2, r3
 8003890:	4a09      	ldr	r2, [pc, #36]	@ (80038b8 <HAL_RCC_ClockConfig+0x1f8>)
 8003892:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003894:	4b09      	ldr	r3, [pc, #36]	@ (80038bc <HAL_RCC_ClockConfig+0x1fc>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f7fe fbd1 	bl	8002040 <HAL_InitTick>
 800389e:	4603      	mov	r3, r0
 80038a0:	72fb      	strb	r3, [r7, #11]

  return status;
 80038a2:	7afb      	ldrb	r3, [r7, #11]
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3710      	adds	r7, #16
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	40022000 	.word	0x40022000
 80038b0:	40021000 	.word	0x40021000
 80038b4:	08007108 	.word	0x08007108
 80038b8:	20000004 	.word	0x20000004
 80038bc:	20000008 	.word	0x20000008

080038c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b089      	sub	sp, #36	@ 0x24
 80038c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	61fb      	str	r3, [r7, #28]
 80038ca:	2300      	movs	r3, #0
 80038cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038ce:	4b3e      	ldr	r3, [pc, #248]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f003 030c 	and.w	r3, r3, #12
 80038d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038d8:	4b3b      	ldr	r3, [pc, #236]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	f003 0303 	and.w	r3, r3, #3
 80038e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d005      	beq.n	80038f4 <HAL_RCC_GetSysClockFreq+0x34>
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	2b0c      	cmp	r3, #12
 80038ec:	d121      	bne.n	8003932 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d11e      	bne.n	8003932 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80038f4:	4b34      	ldr	r3, [pc, #208]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0308 	and.w	r3, r3, #8
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d107      	bne.n	8003910 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003900:	4b31      	ldr	r3, [pc, #196]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003902:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003906:	0a1b      	lsrs	r3, r3, #8
 8003908:	f003 030f 	and.w	r3, r3, #15
 800390c:	61fb      	str	r3, [r7, #28]
 800390e:	e005      	b.n	800391c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003910:	4b2d      	ldr	r3, [pc, #180]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	091b      	lsrs	r3, r3, #4
 8003916:	f003 030f 	and.w	r3, r3, #15
 800391a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800391c:	4a2b      	ldr	r2, [pc, #172]	@ (80039cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003924:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d10d      	bne.n	8003948 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003930:	e00a      	b.n	8003948 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	2b04      	cmp	r3, #4
 8003936:	d102      	bne.n	800393e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003938:	4b25      	ldr	r3, [pc, #148]	@ (80039d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800393a:	61bb      	str	r3, [r7, #24]
 800393c:	e004      	b.n	8003948 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	2b08      	cmp	r3, #8
 8003942:	d101      	bne.n	8003948 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003944:	4b23      	ldr	r3, [pc, #140]	@ (80039d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003946:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	2b0c      	cmp	r3, #12
 800394c:	d134      	bne.n	80039b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800394e:	4b1e      	ldr	r3, [pc, #120]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	f003 0303 	and.w	r3, r3, #3
 8003956:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	2b02      	cmp	r3, #2
 800395c:	d003      	beq.n	8003966 <HAL_RCC_GetSysClockFreq+0xa6>
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	2b03      	cmp	r3, #3
 8003962:	d003      	beq.n	800396c <HAL_RCC_GetSysClockFreq+0xac>
 8003964:	e005      	b.n	8003972 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003966:	4b1a      	ldr	r3, [pc, #104]	@ (80039d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003968:	617b      	str	r3, [r7, #20]
      break;
 800396a:	e005      	b.n	8003978 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800396c:	4b19      	ldr	r3, [pc, #100]	@ (80039d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800396e:	617b      	str	r3, [r7, #20]
      break;
 8003970:	e002      	b.n	8003978 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	617b      	str	r3, [r7, #20]
      break;
 8003976:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003978:	4b13      	ldr	r3, [pc, #76]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	091b      	lsrs	r3, r3, #4
 800397e:	f003 0307 	and.w	r3, r3, #7
 8003982:	3301      	adds	r3, #1
 8003984:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003986:	4b10      	ldr	r3, [pc, #64]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	0a1b      	lsrs	r3, r3, #8
 800398c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003990:	697a      	ldr	r2, [r7, #20]
 8003992:	fb03 f202 	mul.w	r2, r3, r2
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	fbb2 f3f3 	udiv	r3, r2, r3
 800399c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800399e:	4b0a      	ldr	r3, [pc, #40]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	0e5b      	lsrs	r3, r3, #25
 80039a4:	f003 0303 	and.w	r3, r3, #3
 80039a8:	3301      	adds	r3, #1
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80039ae:	697a      	ldr	r2, [r7, #20]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80039b8:	69bb      	ldr	r3, [r7, #24]
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3724      	adds	r7, #36	@ 0x24
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	40021000 	.word	0x40021000
 80039cc:	08007120 	.word	0x08007120
 80039d0:	00f42400 	.word	0x00f42400
 80039d4:	007a1200 	.word	0x007a1200

080039d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039d8:	b480      	push	{r7}
 80039da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039dc:	4b03      	ldr	r3, [pc, #12]	@ (80039ec <HAL_RCC_GetHCLKFreq+0x14>)
 80039de:	681b      	ldr	r3, [r3, #0]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	20000004 	.word	0x20000004

080039f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80039f4:	f7ff fff0 	bl	80039d8 <HAL_RCC_GetHCLKFreq>
 80039f8:	4602      	mov	r2, r0
 80039fa:	4b06      	ldr	r3, [pc, #24]	@ (8003a14 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	0a1b      	lsrs	r3, r3, #8
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	4904      	ldr	r1, [pc, #16]	@ (8003a18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a06:	5ccb      	ldrb	r3, [r1, r3]
 8003a08:	f003 031f 	and.w	r3, r3, #31
 8003a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	40021000 	.word	0x40021000
 8003a18:	08007118 	.word	0x08007118

08003a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a20:	f7ff ffda 	bl	80039d8 <HAL_RCC_GetHCLKFreq>
 8003a24:	4602      	mov	r2, r0
 8003a26:	4b06      	ldr	r3, [pc, #24]	@ (8003a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	0adb      	lsrs	r3, r3, #11
 8003a2c:	f003 0307 	and.w	r3, r3, #7
 8003a30:	4904      	ldr	r1, [pc, #16]	@ (8003a44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a32:	5ccb      	ldrb	r3, [r1, r3]
 8003a34:	f003 031f 	and.w	r3, r3, #31
 8003a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	40021000 	.word	0x40021000
 8003a44:	08007118 	.word	0x08007118

08003a48 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b086      	sub	sp, #24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a50:	2300      	movs	r3, #0
 8003a52:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a54:	4b2a      	ldr	r3, [pc, #168]	@ (8003b00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d003      	beq.n	8003a68 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003a60:	f7ff f9c2 	bl	8002de8 <HAL_PWREx_GetVoltageRange>
 8003a64:	6178      	str	r0, [r7, #20]
 8003a66:	e014      	b.n	8003a92 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a68:	4b25      	ldr	r3, [pc, #148]	@ (8003b00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a6c:	4a24      	ldr	r2, [pc, #144]	@ (8003b00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a72:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a74:	4b22      	ldr	r3, [pc, #136]	@ (8003b00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a7c:	60fb      	str	r3, [r7, #12]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003a80:	f7ff f9b2 	bl	8002de8 <HAL_PWREx_GetVoltageRange>
 8003a84:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003a86:	4b1e      	ldr	r3, [pc, #120]	@ (8003b00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a8a:	4a1d      	ldr	r2, [pc, #116]	@ (8003b00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a90:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a98:	d10b      	bne.n	8003ab2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b80      	cmp	r3, #128	@ 0x80
 8003a9e:	d919      	bls.n	8003ad4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2ba0      	cmp	r3, #160	@ 0xa0
 8003aa4:	d902      	bls.n	8003aac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	613b      	str	r3, [r7, #16]
 8003aaa:	e013      	b.n	8003ad4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003aac:	2301      	movs	r3, #1
 8003aae:	613b      	str	r3, [r7, #16]
 8003ab0:	e010      	b.n	8003ad4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b80      	cmp	r3, #128	@ 0x80
 8003ab6:	d902      	bls.n	8003abe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003ab8:	2303      	movs	r3, #3
 8003aba:	613b      	str	r3, [r7, #16]
 8003abc:	e00a      	b.n	8003ad4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2b80      	cmp	r3, #128	@ 0x80
 8003ac2:	d102      	bne.n	8003aca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	613b      	str	r3, [r7, #16]
 8003ac8:	e004      	b.n	8003ad4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b70      	cmp	r3, #112	@ 0x70
 8003ace:	d101      	bne.n	8003ad4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8003b04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f023 0207 	bic.w	r2, r3, #7
 8003adc:	4909      	ldr	r1, [pc, #36]	@ (8003b04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ae4:	4b07      	ldr	r3, [pc, #28]	@ (8003b04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0307 	and.w	r3, r3, #7
 8003aec:	693a      	ldr	r2, [r7, #16]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d001      	beq.n	8003af6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e000      	b.n	8003af8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3718      	adds	r7, #24
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40021000 	.word	0x40021000
 8003b04:	40022000 	.word	0x40022000

08003b08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b086      	sub	sp, #24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b10:	2300      	movs	r3, #0
 8003b12:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b14:	2300      	movs	r3, #0
 8003b16:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d041      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b28:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b2c:	d02a      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003b2e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b32:	d824      	bhi.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b34:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b38:	d008      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003b3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b3e:	d81e      	bhi.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00a      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003b44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b48:	d010      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b4a:	e018      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b4c:	4b86      	ldr	r3, [pc, #536]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	4a85      	ldr	r2, [pc, #532]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b56:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b58:	e015      	b.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	3304      	adds	r3, #4
 8003b5e:	2100      	movs	r1, #0
 8003b60:	4618      	mov	r0, r3
 8003b62:	f000 fabb 	bl	80040dc <RCCEx_PLLSAI1_Config>
 8003b66:	4603      	mov	r3, r0
 8003b68:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b6a:	e00c      	b.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	3320      	adds	r3, #32
 8003b70:	2100      	movs	r1, #0
 8003b72:	4618      	mov	r0, r3
 8003b74:	f000 fba6 	bl	80042c4 <RCCEx_PLLSAI2_Config>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b7c:	e003      	b.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	74fb      	strb	r3, [r7, #19]
      break;
 8003b82:	e000      	b.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003b84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b86:	7cfb      	ldrb	r3, [r7, #19]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d10b      	bne.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b8c:	4b76      	ldr	r3, [pc, #472]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b92:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b9a:	4973      	ldr	r1, [pc, #460]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003ba2:	e001      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ba4:	7cfb      	ldrb	r3, [r7, #19]
 8003ba6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d041      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bb8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003bbc:	d02a      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003bbe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003bc2:	d824      	bhi.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bc4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bc8:	d008      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003bca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bce:	d81e      	bhi.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00a      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003bd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bd8:	d010      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003bda:	e018      	b.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003bdc:	4b62      	ldr	r3, [pc, #392]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	4a61      	ldr	r2, [pc, #388]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003be6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003be8:	e015      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	3304      	adds	r3, #4
 8003bee:	2100      	movs	r1, #0
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f000 fa73 	bl	80040dc <RCCEx_PLLSAI1_Config>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003bfa:	e00c      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	3320      	adds	r3, #32
 8003c00:	2100      	movs	r1, #0
 8003c02:	4618      	mov	r0, r3
 8003c04:	f000 fb5e 	bl	80042c4 <RCCEx_PLLSAI2_Config>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c0c:	e003      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	74fb      	strb	r3, [r7, #19]
      break;
 8003c12:	e000      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003c14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c16:	7cfb      	ldrb	r3, [r7, #19]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d10b      	bne.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c1c:	4b52      	ldr	r3, [pc, #328]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c22:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c2a:	494f      	ldr	r1, [pc, #316]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003c32:	e001      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c34:	7cfb      	ldrb	r3, [r7, #19]
 8003c36:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f000 80a0 	beq.w	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c46:	2300      	movs	r3, #0
 8003c48:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c4a:	4b47      	ldr	r3, [pc, #284]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00d      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c60:	4b41      	ldr	r3, [pc, #260]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c64:	4a40      	ldr	r2, [pc, #256]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c6c:	4b3e      	ldr	r3, [pc, #248]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c74:	60bb      	str	r3, [r7, #8]
 8003c76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c7c:	4b3b      	ldr	r3, [pc, #236]	@ (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a3a      	ldr	r2, [pc, #232]	@ (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c86:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c88:	f7fe fa2a 	bl	80020e0 <HAL_GetTick>
 8003c8c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003c8e:	e009      	b.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c90:	f7fe fa26 	bl	80020e0 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d902      	bls.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	74fb      	strb	r3, [r7, #19]
        break;
 8003ca2:	e005      	b.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ca4:	4b31      	ldr	r3, [pc, #196]	@ (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d0ef      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003cb0:	7cfb      	ldrb	r3, [r7, #19]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d15c      	bne.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003cb6:	4b2c      	ldr	r3, [pc, #176]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cc0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d01f      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d019      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003cd4:	4b24      	ldr	r3, [pc, #144]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cde:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ce0:	4b21      	ldr	r3, [pc, #132]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce6:	4a20      	ldr	r2, [pc, #128]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ce8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cf6:	4a1c      	ldr	r2, [pc, #112]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cf8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d00:	4a19      	ldr	r2, [pc, #100]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f003 0301 	and.w	r3, r3, #1
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d016      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d12:	f7fe f9e5 	bl	80020e0 <HAL_GetTick>
 8003d16:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d18:	e00b      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d1a:	f7fe f9e1 	bl	80020e0 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d902      	bls.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	74fb      	strb	r3, [r7, #19]
            break;
 8003d30:	e006      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d32:	4b0d      	ldr	r3, [pc, #52]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d0ec      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003d40:	7cfb      	ldrb	r3, [r7, #19]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10c      	bne.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d46:	4b08      	ldr	r3, [pc, #32]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d56:	4904      	ldr	r1, [pc, #16]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003d5e:	e009      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d60:	7cfb      	ldrb	r3, [r7, #19]
 8003d62:	74bb      	strb	r3, [r7, #18]
 8003d64:	e006      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003d66:	bf00      	nop
 8003d68:	40021000 	.word	0x40021000
 8003d6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d70:	7cfb      	ldrb	r3, [r7, #19]
 8003d72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d74:	7c7b      	ldrb	r3, [r7, #17]
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d105      	bne.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d7a:	4b9e      	ldr	r3, [pc, #632]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7e:	4a9d      	ldr	r2, [pc, #628]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d84:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d00a      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d92:	4b98      	ldr	r3, [pc, #608]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d98:	f023 0203 	bic.w	r2, r3, #3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da0:	4994      	ldr	r1, [pc, #592]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00a      	beq.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003db4:	4b8f      	ldr	r3, [pc, #572]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dba:	f023 020c 	bic.w	r2, r3, #12
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dc2:	498c      	ldr	r1, [pc, #560]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0304 	and.w	r3, r3, #4
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00a      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003dd6:	4b87      	ldr	r3, [pc, #540]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ddc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de4:	4983      	ldr	r1, [pc, #524]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0308 	and.w	r3, r3, #8
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00a      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003df8:	4b7e      	ldr	r3, [pc, #504]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dfe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e06:	497b      	ldr	r1, [pc, #492]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0310 	and.w	r3, r3, #16
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00a      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e1a:	4b76      	ldr	r3, [pc, #472]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e28:	4972      	ldr	r1, [pc, #456]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0320 	and.w	r3, r3, #32
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00a      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e3c:	4b6d      	ldr	r3, [pc, #436]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e42:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e4a:	496a      	ldr	r1, [pc, #424]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00a      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e5e:	4b65      	ldr	r3, [pc, #404]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e6c:	4961      	ldr	r1, [pc, #388]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00a      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003e80:	4b5c      	ldr	r3, [pc, #368]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e8e:	4959      	ldr	r1, [pc, #356]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00a      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ea2:	4b54      	ldr	r3, [pc, #336]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eb0:	4950      	ldr	r1, [pc, #320]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00a      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ec4:	4b4b      	ldr	r3, [pc, #300]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ed2:	4948      	ldr	r1, [pc, #288]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00a      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ee6:	4b43      	ldr	r3, [pc, #268]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef4:	493f      	ldr	r1, [pc, #252]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d028      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f08:	4b3a      	ldr	r3, [pc, #232]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f16:	4937      	ldr	r1, [pc, #220]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f26:	d106      	bne.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f28:	4b32      	ldr	r3, [pc, #200]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	4a31      	ldr	r2, [pc, #196]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f32:	60d3      	str	r3, [r2, #12]
 8003f34:	e011      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f3e:	d10c      	bne.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3304      	adds	r3, #4
 8003f44:	2101      	movs	r1, #1
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 f8c8 	bl	80040dc <RCCEx_PLLSAI1_Config>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003f50:	7cfb      	ldrb	r3, [r7, #19]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003f56:	7cfb      	ldrb	r3, [r7, #19]
 8003f58:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d028      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f66:	4b23      	ldr	r3, [pc, #140]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f6c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f74:	491f      	ldr	r1, [pc, #124]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f84:	d106      	bne.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f86:	4b1b      	ldr	r3, [pc, #108]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f8c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f90:	60d3      	str	r3, [r2, #12]
 8003f92:	e011      	b.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f98:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f9c:	d10c      	bne.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	2101      	movs	r1, #1
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f000 f899 	bl	80040dc <RCCEx_PLLSAI1_Config>
 8003faa:	4603      	mov	r3, r0
 8003fac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003fae:	7cfb      	ldrb	r3, [r7, #19]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d001      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003fb4:	7cfb      	ldrb	r3, [r7, #19]
 8003fb6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d02b      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fd2:	4908      	ldr	r1, [pc, #32]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fe2:	d109      	bne.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fe4:	4b03      	ldr	r3, [pc, #12]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	4a02      	ldr	r2, [pc, #8]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fee:	60d3      	str	r3, [r2, #12]
 8003ff0:	e014      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003ff2:	bf00      	nop
 8003ff4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ffc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004000:	d10c      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	3304      	adds	r3, #4
 8004006:	2101      	movs	r1, #1
 8004008:	4618      	mov	r0, r3
 800400a:	f000 f867 	bl	80040dc <RCCEx_PLLSAI1_Config>
 800400e:	4603      	mov	r3, r0
 8004010:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004012:	7cfb      	ldrb	r3, [r7, #19]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004018:	7cfb      	ldrb	r3, [r7, #19]
 800401a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d02f      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004028:	4b2b      	ldr	r3, [pc, #172]	@ (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800402a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004036:	4928      	ldr	r1, [pc, #160]	@ (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004038:	4313      	orrs	r3, r2
 800403a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004042:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004046:	d10d      	bne.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	3304      	adds	r3, #4
 800404c:	2102      	movs	r1, #2
 800404e:	4618      	mov	r0, r3
 8004050:	f000 f844 	bl	80040dc <RCCEx_PLLSAI1_Config>
 8004054:	4603      	mov	r3, r0
 8004056:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004058:	7cfb      	ldrb	r3, [r7, #19]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d014      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800405e:	7cfb      	ldrb	r3, [r7, #19]
 8004060:	74bb      	strb	r3, [r7, #18]
 8004062:	e011      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004068:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800406c:	d10c      	bne.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	3320      	adds	r3, #32
 8004072:	2102      	movs	r1, #2
 8004074:	4618      	mov	r0, r3
 8004076:	f000 f925 	bl	80042c4 <RCCEx_PLLSAI2_Config>
 800407a:	4603      	mov	r3, r0
 800407c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800407e:	7cfb      	ldrb	r3, [r7, #19]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004084:	7cfb      	ldrb	r3, [r7, #19]
 8004086:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00a      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004094:	4b10      	ldr	r3, [pc, #64]	@ (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800409a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040a2:	490d      	ldr	r1, [pc, #52]	@ (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00b      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040b6:	4b08      	ldr	r3, [pc, #32]	@ (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040bc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040c6:	4904      	ldr	r1, [pc, #16]	@ (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80040ce:	7cbb      	ldrb	r3, [r7, #18]
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3718      	adds	r7, #24
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	40021000 	.word	0x40021000

080040dc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80040e6:	2300      	movs	r3, #0
 80040e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80040ea:	4b75      	ldr	r3, [pc, #468]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	f003 0303 	and.w	r3, r3, #3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d018      	beq.n	8004128 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80040f6:	4b72      	ldr	r3, [pc, #456]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f003 0203 	and.w	r2, r3, #3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	429a      	cmp	r2, r3
 8004104:	d10d      	bne.n	8004122 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
       ||
 800410a:	2b00      	cmp	r3, #0
 800410c:	d009      	beq.n	8004122 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800410e:	4b6c      	ldr	r3, [pc, #432]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	091b      	lsrs	r3, r3, #4
 8004114:	f003 0307 	and.w	r3, r3, #7
 8004118:	1c5a      	adds	r2, r3, #1
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
       ||
 800411e:	429a      	cmp	r2, r3
 8004120:	d047      	beq.n	80041b2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	73fb      	strb	r3, [r7, #15]
 8004126:	e044      	b.n	80041b2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2b03      	cmp	r3, #3
 800412e:	d018      	beq.n	8004162 <RCCEx_PLLSAI1_Config+0x86>
 8004130:	2b03      	cmp	r3, #3
 8004132:	d825      	bhi.n	8004180 <RCCEx_PLLSAI1_Config+0xa4>
 8004134:	2b01      	cmp	r3, #1
 8004136:	d002      	beq.n	800413e <RCCEx_PLLSAI1_Config+0x62>
 8004138:	2b02      	cmp	r3, #2
 800413a:	d009      	beq.n	8004150 <RCCEx_PLLSAI1_Config+0x74>
 800413c:	e020      	b.n	8004180 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800413e:	4b60      	ldr	r3, [pc, #384]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0302 	and.w	r3, r3, #2
 8004146:	2b00      	cmp	r3, #0
 8004148:	d11d      	bne.n	8004186 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800414e:	e01a      	b.n	8004186 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004150:	4b5b      	ldr	r3, [pc, #364]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004158:	2b00      	cmp	r3, #0
 800415a:	d116      	bne.n	800418a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004160:	e013      	b.n	800418a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004162:	4b57      	ldr	r3, [pc, #348]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10f      	bne.n	800418e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800416e:	4b54      	ldr	r3, [pc, #336]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d109      	bne.n	800418e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800417e:	e006      	b.n	800418e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	73fb      	strb	r3, [r7, #15]
      break;
 8004184:	e004      	b.n	8004190 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004186:	bf00      	nop
 8004188:	e002      	b.n	8004190 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800418a:	bf00      	nop
 800418c:	e000      	b.n	8004190 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800418e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004190:	7bfb      	ldrb	r3, [r7, #15]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d10d      	bne.n	80041b2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004196:	4b4a      	ldr	r3, [pc, #296]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6819      	ldr	r1, [r3, #0]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	3b01      	subs	r3, #1
 80041a8:	011b      	lsls	r3, r3, #4
 80041aa:	430b      	orrs	r3, r1
 80041ac:	4944      	ldr	r1, [pc, #272]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80041b2:	7bfb      	ldrb	r3, [r7, #15]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d17d      	bne.n	80042b4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80041b8:	4b41      	ldr	r3, [pc, #260]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a40      	ldr	r2, [pc, #256]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80041c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041c4:	f7fd ff8c 	bl	80020e0 <HAL_GetTick>
 80041c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041ca:	e009      	b.n	80041e0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041cc:	f7fd ff88 	bl	80020e0 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d902      	bls.n	80041e0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	73fb      	strb	r3, [r7, #15]
        break;
 80041de:	e005      	b.n	80041ec <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041e0:	4b37      	ldr	r3, [pc, #220]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1ef      	bne.n	80041cc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80041ec:	7bfb      	ldrb	r3, [r7, #15]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d160      	bne.n	80042b4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d111      	bne.n	800421c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80041f8:	4b31      	ldr	r3, [pc, #196]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004200:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	6892      	ldr	r2, [r2, #8]
 8004208:	0211      	lsls	r1, r2, #8
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	68d2      	ldr	r2, [r2, #12]
 800420e:	0912      	lsrs	r2, r2, #4
 8004210:	0452      	lsls	r2, r2, #17
 8004212:	430a      	orrs	r2, r1
 8004214:	492a      	ldr	r1, [pc, #168]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004216:	4313      	orrs	r3, r2
 8004218:	610b      	str	r3, [r1, #16]
 800421a:	e027      	b.n	800426c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d112      	bne.n	8004248 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004222:	4b27      	ldr	r3, [pc, #156]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800422a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	6892      	ldr	r2, [r2, #8]
 8004232:	0211      	lsls	r1, r2, #8
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	6912      	ldr	r2, [r2, #16]
 8004238:	0852      	lsrs	r2, r2, #1
 800423a:	3a01      	subs	r2, #1
 800423c:	0552      	lsls	r2, r2, #21
 800423e:	430a      	orrs	r2, r1
 8004240:	491f      	ldr	r1, [pc, #124]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004242:	4313      	orrs	r3, r2
 8004244:	610b      	str	r3, [r1, #16]
 8004246:	e011      	b.n	800426c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004248:	4b1d      	ldr	r3, [pc, #116]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004250:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	6892      	ldr	r2, [r2, #8]
 8004258:	0211      	lsls	r1, r2, #8
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	6952      	ldr	r2, [r2, #20]
 800425e:	0852      	lsrs	r2, r2, #1
 8004260:	3a01      	subs	r2, #1
 8004262:	0652      	lsls	r2, r2, #25
 8004264:	430a      	orrs	r2, r1
 8004266:	4916      	ldr	r1, [pc, #88]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004268:	4313      	orrs	r3, r2
 800426a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800426c:	4b14      	ldr	r3, [pc, #80]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a13      	ldr	r2, [pc, #76]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004272:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004276:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004278:	f7fd ff32 	bl	80020e0 <HAL_GetTick>
 800427c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800427e:	e009      	b.n	8004294 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004280:	f7fd ff2e 	bl	80020e0 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	2b02      	cmp	r3, #2
 800428c:	d902      	bls.n	8004294 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	73fb      	strb	r3, [r7, #15]
          break;
 8004292:	e005      	b.n	80042a0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004294:	4b0a      	ldr	r3, [pc, #40]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d0ef      	beq.n	8004280 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d106      	bne.n	80042b4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80042a6:	4b06      	ldr	r3, [pc, #24]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042a8:	691a      	ldr	r2, [r3, #16]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	4904      	ldr	r1, [pc, #16]	@ (80042c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042b0:	4313      	orrs	r3, r2
 80042b2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80042b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3710      	adds	r7, #16
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	40021000 	.word	0x40021000

080042c4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042ce:	2300      	movs	r3, #0
 80042d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042d2:	4b6a      	ldr	r3, [pc, #424]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	f003 0303 	and.w	r3, r3, #3
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d018      	beq.n	8004310 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80042de:	4b67      	ldr	r3, [pc, #412]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	f003 0203 	and.w	r2, r3, #3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d10d      	bne.n	800430a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
       ||
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d009      	beq.n	800430a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80042f6:	4b61      	ldr	r3, [pc, #388]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	091b      	lsrs	r3, r3, #4
 80042fc:	f003 0307 	and.w	r3, r3, #7
 8004300:	1c5a      	adds	r2, r3, #1
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
       ||
 8004306:	429a      	cmp	r2, r3
 8004308:	d047      	beq.n	800439a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	73fb      	strb	r3, [r7, #15]
 800430e:	e044      	b.n	800439a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2b03      	cmp	r3, #3
 8004316:	d018      	beq.n	800434a <RCCEx_PLLSAI2_Config+0x86>
 8004318:	2b03      	cmp	r3, #3
 800431a:	d825      	bhi.n	8004368 <RCCEx_PLLSAI2_Config+0xa4>
 800431c:	2b01      	cmp	r3, #1
 800431e:	d002      	beq.n	8004326 <RCCEx_PLLSAI2_Config+0x62>
 8004320:	2b02      	cmp	r3, #2
 8004322:	d009      	beq.n	8004338 <RCCEx_PLLSAI2_Config+0x74>
 8004324:	e020      	b.n	8004368 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004326:	4b55      	ldr	r3, [pc, #340]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d11d      	bne.n	800436e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004336:	e01a      	b.n	800436e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004338:	4b50      	ldr	r3, [pc, #320]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004340:	2b00      	cmp	r3, #0
 8004342:	d116      	bne.n	8004372 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004348:	e013      	b.n	8004372 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800434a:	4b4c      	ldr	r3, [pc, #304]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10f      	bne.n	8004376 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004356:	4b49      	ldr	r3, [pc, #292]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d109      	bne.n	8004376 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004366:	e006      	b.n	8004376 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	73fb      	strb	r3, [r7, #15]
      break;
 800436c:	e004      	b.n	8004378 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800436e:	bf00      	nop
 8004370:	e002      	b.n	8004378 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004372:	bf00      	nop
 8004374:	e000      	b.n	8004378 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004376:	bf00      	nop
    }

    if(status == HAL_OK)
 8004378:	7bfb      	ldrb	r3, [r7, #15]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10d      	bne.n	800439a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800437e:	4b3f      	ldr	r3, [pc, #252]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6819      	ldr	r1, [r3, #0]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	3b01      	subs	r3, #1
 8004390:	011b      	lsls	r3, r3, #4
 8004392:	430b      	orrs	r3, r1
 8004394:	4939      	ldr	r1, [pc, #228]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004396:	4313      	orrs	r3, r2
 8004398:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800439a:	7bfb      	ldrb	r3, [r7, #15]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d167      	bne.n	8004470 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80043a0:	4b36      	ldr	r3, [pc, #216]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a35      	ldr	r2, [pc, #212]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 80043a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043ac:	f7fd fe98 	bl	80020e0 <HAL_GetTick>
 80043b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043b2:	e009      	b.n	80043c8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80043b4:	f7fd fe94 	bl	80020e0 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d902      	bls.n	80043c8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	73fb      	strb	r3, [r7, #15]
        break;
 80043c6:	e005      	b.n	80043d4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043c8:	4b2c      	ldr	r3, [pc, #176]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1ef      	bne.n	80043b4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043d4:	7bfb      	ldrb	r3, [r7, #15]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d14a      	bne.n	8004470 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d111      	bne.n	8004404 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80043e0:	4b26      	ldr	r3, [pc, #152]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 80043e2:	695b      	ldr	r3, [r3, #20]
 80043e4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80043e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	6892      	ldr	r2, [r2, #8]
 80043f0:	0211      	lsls	r1, r2, #8
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	68d2      	ldr	r2, [r2, #12]
 80043f6:	0912      	lsrs	r2, r2, #4
 80043f8:	0452      	lsls	r2, r2, #17
 80043fa:	430a      	orrs	r2, r1
 80043fc:	491f      	ldr	r1, [pc, #124]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	614b      	str	r3, [r1, #20]
 8004402:	e011      	b.n	8004428 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004404:	4b1d      	ldr	r3, [pc, #116]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004406:	695b      	ldr	r3, [r3, #20]
 8004408:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800440c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	6892      	ldr	r2, [r2, #8]
 8004414:	0211      	lsls	r1, r2, #8
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	6912      	ldr	r2, [r2, #16]
 800441a:	0852      	lsrs	r2, r2, #1
 800441c:	3a01      	subs	r2, #1
 800441e:	0652      	lsls	r2, r2, #25
 8004420:	430a      	orrs	r2, r1
 8004422:	4916      	ldr	r1, [pc, #88]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004424:	4313      	orrs	r3, r2
 8004426:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004428:	4b14      	ldr	r3, [pc, #80]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a13      	ldr	r2, [pc, #76]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 800442e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004432:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004434:	f7fd fe54 	bl	80020e0 <HAL_GetTick>
 8004438:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800443a:	e009      	b.n	8004450 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800443c:	f7fd fe50 	bl	80020e0 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d902      	bls.n	8004450 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	73fb      	strb	r3, [r7, #15]
          break;
 800444e:	e005      	b.n	800445c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004450:	4b0a      	ldr	r3, [pc, #40]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d0ef      	beq.n	800443c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800445c:	7bfb      	ldrb	r3, [r7, #15]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d106      	bne.n	8004470 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004462:	4b06      	ldr	r3, [pc, #24]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004464:	695a      	ldr	r2, [r3, #20]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	4904      	ldr	r1, [pc, #16]	@ (800447c <RCCEx_PLLSAI2_Config+0x1b8>)
 800446c:	4313      	orrs	r3, r2
 800446e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004470:	7bfb      	ldrb	r3, [r7, #15]
}
 8004472:	4618      	mov	r0, r3
 8004474:	3710      	adds	r7, #16
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	40021000 	.word	0x40021000

08004480 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d079      	beq.n	8004586 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d106      	bne.n	80044ac <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f7fd fb9e 	bl	8001be8 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2202      	movs	r2, #2
 80044b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	f003 0310 	and.w	r3, r3, #16
 80044be:	2b10      	cmp	r3, #16
 80044c0:	d058      	beq.n	8004574 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	22ca      	movs	r2, #202	@ 0xca
 80044c8:	625a      	str	r2, [r3, #36]	@ 0x24
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2253      	movs	r2, #83	@ 0x53
 80044d0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 f880 	bl	80045d8 <RTC_EnterInitMode>
 80044d8:	4603      	mov	r3, r0
 80044da:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80044dc:	7bfb      	ldrb	r3, [r7, #15]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d127      	bne.n	8004532 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	6812      	ldr	r2, [r2, #0]
 80044ec:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80044f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044f4:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6899      	ldr	r1, [r3, #8]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685a      	ldr	r2, [r3, #4]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	431a      	orrs	r2, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	431a      	orrs	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	68d2      	ldr	r2, [r2, #12]
 800451c:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6919      	ldr	r1, [r3, #16]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	041a      	lsls	r2, r3, #16
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	430a      	orrs	r2, r1
 8004530:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f884 	bl	8004640 <RTC_ExitInitMode>
 8004538:	4603      	mov	r3, r0
 800453a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800453c:	7bfb      	ldrb	r3, [r7, #15]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d113      	bne.n	800456a <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 0203 	bic.w	r2, r2, #3
 8004550:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	69da      	ldr	r2, [r3, #28]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	431a      	orrs	r2, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	22ff      	movs	r2, #255	@ 0xff
 8004570:	625a      	str	r2, [r3, #36]	@ 0x24
 8004572:	e001      	b.n	8004578 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004574:	2300      	movs	r3, #0
 8004576:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004578:	7bfb      	ldrb	r3, [r7, #15]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d103      	bne.n	8004586 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8004586:	7bfb      	ldrb	r3, [r7, #15]
}
 8004588:	4618      	mov	r0, r3
 800458a:	3710      	adds	r7, #16
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a0d      	ldr	r2, [pc, #52]	@ (80045d4 <HAL_RTC_WaitForSynchro+0x44>)
 800459e:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80045a0:	f7fd fd9e 	bl	80020e0 <HAL_GetTick>
 80045a4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80045a6:	e009      	b.n	80045bc <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80045a8:	f7fd fd9a 	bl	80020e0 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80045b6:	d901      	bls.n	80045bc <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e007      	b.n	80045cc <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	f003 0320 	and.w	r3, r3, #32
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d0ee      	beq.n	80045a8 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 80045ca:	2300      	movs	r3, #0
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3710      	adds	r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	0003ff5f 	.word	0x0003ff5f

080045d8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045e0:	2300      	movs	r3, #0
 80045e2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d120      	bne.n	8004634 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80045fa:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80045fc:	f7fd fd70 	bl	80020e0 <HAL_GetTick>
 8004600:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004602:	e00d      	b.n	8004620 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004604:	f7fd fd6c 	bl	80020e0 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004612:	d905      	bls.n	8004620 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2203      	movs	r2, #3
 800461c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800462a:	2b00      	cmp	r3, #0
 800462c:	d102      	bne.n	8004634 <RTC_EnterInitMode+0x5c>
 800462e:	7bfb      	ldrb	r3, [r7, #15]
 8004630:	2b03      	cmp	r3, #3
 8004632:	d1e7      	bne.n	8004604 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8004634:	7bfb      	ldrb	r3, [r7, #15]
}
 8004636:	4618      	mov	r0, r3
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
	...

08004640 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004648:	2300      	movs	r3, #0
 800464a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800464c:	4b1a      	ldr	r3, [pc, #104]	@ (80046b8 <RTC_ExitInitMode+0x78>)
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	4a19      	ldr	r2, [pc, #100]	@ (80046b8 <RTC_ExitInitMode+0x78>)
 8004652:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004656:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004658:	4b17      	ldr	r3, [pc, #92]	@ (80046b8 <RTC_ExitInitMode+0x78>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f003 0320 	and.w	r3, r3, #32
 8004660:	2b00      	cmp	r3, #0
 8004662:	d10c      	bne.n	800467e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f7ff ff93 	bl	8004590 <HAL_RTC_WaitForSynchro>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d01e      	beq.n	80046ae <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2203      	movs	r2, #3
 8004674:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	73fb      	strb	r3, [r7, #15]
 800467c:	e017      	b.n	80046ae <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800467e:	4b0e      	ldr	r3, [pc, #56]	@ (80046b8 <RTC_ExitInitMode+0x78>)
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	4a0d      	ldr	r2, [pc, #52]	@ (80046b8 <RTC_ExitInitMode+0x78>)
 8004684:	f023 0320 	bic.w	r3, r3, #32
 8004688:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f7ff ff80 	bl	8004590 <HAL_RTC_WaitForSynchro>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d005      	beq.n	80046a2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2203      	movs	r2, #3
 800469a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80046a2:	4b05      	ldr	r3, [pc, #20]	@ (80046b8 <RTC_ExitInitMode+0x78>)
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	4a04      	ldr	r2, [pc, #16]	@ (80046b8 <RTC_ExitInitMode+0x78>)
 80046a8:	f043 0320 	orr.w	r3, r3, #32
 80046ac:	6093      	str	r3, [r2, #8]
  }

  return status;
 80046ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3710      	adds	r7, #16
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	40002800 	.word	0x40002800

080046bc <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80046c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004704 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 80046c6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80046ca:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00b      	beq.n	80046f2 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	b2da      	uxtb	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80046ea:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f000 f80b 	bl	8004708 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 80046fa:	bf00      	nop
 80046fc:	3708      	adds	r7, #8
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	40010400 	.word	0x40010400

08004708 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e095      	b.n	800485a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004732:	2b00      	cmp	r3, #0
 8004734:	d108      	bne.n	8004748 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800473e:	d009      	beq.n	8004754 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	61da      	str	r2, [r3, #28]
 8004746:	e005      	b.n	8004754 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004760:	b2db      	uxtb	r3, r3
 8004762:	2b00      	cmp	r3, #0
 8004764:	d106      	bne.n	8004774 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f7fd fa74 	bl	8001c5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2202      	movs	r2, #2
 8004778:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800478a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004794:	d902      	bls.n	800479c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004796:	2300      	movs	r3, #0
 8004798:	60fb      	str	r3, [r7, #12]
 800479a:	e002      	b.n	80047a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800479c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80047a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80047aa:	d007      	beq.n	80047bc <HAL_SPI_Init+0xa0>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047b4:	d002      	beq.n	80047bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80047cc:	431a      	orrs	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	f003 0302 	and.w	r3, r3, #2
 80047d6:	431a      	orrs	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	431a      	orrs	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047ea:	431a      	orrs	r2, r3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	69db      	ldr	r3, [r3, #28]
 80047f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80047f4:	431a      	orrs	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047fe:	ea42 0103 	orr.w	r1, r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004806:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	430a      	orrs	r2, r1
 8004810:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	0c1b      	lsrs	r3, r3, #16
 8004818:	f003 0204 	and.w	r2, r3, #4
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004820:	f003 0310 	and.w	r3, r3, #16
 8004824:	431a      	orrs	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800482a:	f003 0308 	and.w	r3, r3, #8
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004838:	ea42 0103 	orr.w	r1, r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	430a      	orrs	r2, r1
 8004848:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}

08004862 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b088      	sub	sp, #32
 8004866:	af00      	add	r7, sp, #0
 8004868:	60f8      	str	r0, [r7, #12]
 800486a:	60b9      	str	r1, [r7, #8]
 800486c:	603b      	str	r3, [r7, #0]
 800486e:	4613      	mov	r3, r2
 8004870:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004872:	f7fd fc35 	bl	80020e0 <HAL_GetTick>
 8004876:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004878:	88fb      	ldrh	r3, [r7, #6]
 800487a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b01      	cmp	r3, #1
 8004886:	d001      	beq.n	800488c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004888:	2302      	movs	r3, #2
 800488a:	e15c      	b.n	8004b46 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d002      	beq.n	8004898 <HAL_SPI_Transmit+0x36>
 8004892:	88fb      	ldrh	r3, [r7, #6]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d101      	bne.n	800489c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e154      	b.n	8004b46 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d101      	bne.n	80048aa <HAL_SPI_Transmit+0x48>
 80048a6:	2302      	movs	r3, #2
 80048a8:	e14d      	b.n	8004b46 <HAL_SPI_Transmit+0x2e4>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2203      	movs	r2, #3
 80048b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	88fa      	ldrh	r2, [r7, #6]
 80048ca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	88fa      	ldrh	r2, [r7, #6]
 80048d0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2200      	movs	r2, #0
 80048ec:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048fc:	d10f      	bne.n	800491e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800490c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800491c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004928:	2b40      	cmp	r3, #64	@ 0x40
 800492a:	d007      	beq.n	800493c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800493a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004944:	d952      	bls.n	80049ec <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d002      	beq.n	8004954 <HAL_SPI_Transmit+0xf2>
 800494e:	8b7b      	ldrh	r3, [r7, #26]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d145      	bne.n	80049e0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004958:	881a      	ldrh	r2, [r3, #0]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004964:	1c9a      	adds	r2, r3, #2
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800496e:	b29b      	uxth	r3, r3
 8004970:	3b01      	subs	r3, #1
 8004972:	b29a      	uxth	r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004978:	e032      	b.n	80049e0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b02      	cmp	r3, #2
 8004986:	d112      	bne.n	80049ae <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800498c:	881a      	ldrh	r2, [r3, #0]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004998:	1c9a      	adds	r2, r3, #2
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	3b01      	subs	r3, #1
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049ac:	e018      	b.n	80049e0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049ae:	f7fd fb97 	bl	80020e0 <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	683a      	ldr	r2, [r7, #0]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d803      	bhi.n	80049c6 <HAL_SPI_Transmit+0x164>
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049c4:	d102      	bne.n	80049cc <HAL_SPI_Transmit+0x16a>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d109      	bne.n	80049e0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e0b2      	b.n	8004b46 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d1c7      	bne.n	800497a <HAL_SPI_Transmit+0x118>
 80049ea:	e083      	b.n	8004af4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d002      	beq.n	80049fa <HAL_SPI_Transmit+0x198>
 80049f4:	8b7b      	ldrh	r3, [r7, #26]
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d177      	bne.n	8004aea <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d912      	bls.n	8004a2a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a08:	881a      	ldrh	r2, [r3, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a14:	1c9a      	adds	r2, r3, #2
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	3b02      	subs	r3, #2
 8004a22:	b29a      	uxth	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a28:	e05f      	b.n	8004aea <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	330c      	adds	r3, #12
 8004a34:	7812      	ldrb	r2, [r2, #0]
 8004a36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a3c:	1c5a      	adds	r2, r3, #1
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004a50:	e04b      	b.n	8004aea <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d12b      	bne.n	8004ab8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d912      	bls.n	8004a90 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a6e:	881a      	ldrh	r2, [r3, #0]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a7a:	1c9a      	adds	r2, r3, #2
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	3b02      	subs	r3, #2
 8004a88:	b29a      	uxth	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a8e:	e02c      	b.n	8004aea <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	330c      	adds	r3, #12
 8004a9a:	7812      	ldrb	r2, [r2, #0]
 8004a9c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa2:	1c5a      	adds	r2, r3, #1
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	b29a      	uxth	r2, r3
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ab6:	e018      	b.n	8004aea <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ab8:	f7fd fb12 	bl	80020e0 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d803      	bhi.n	8004ad0 <HAL_SPI_Transmit+0x26e>
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ace:	d102      	bne.n	8004ad6 <HAL_SPI_Transmit+0x274>
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d109      	bne.n	8004aea <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e02d      	b.n	8004b46 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d1ae      	bne.n	8004a52 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004af4:	69fa      	ldr	r2, [r7, #28]
 8004af6:	6839      	ldr	r1, [r7, #0]
 8004af8:	68f8      	ldr	r0, [r7, #12]
 8004afa:	f000 fcf5 	bl	80054e8 <SPI_EndRxTxTransaction>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d002      	beq.n	8004b0a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2220      	movs	r2, #32
 8004b08:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d10a      	bne.n	8004b28 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b12:	2300      	movs	r3, #0
 8004b14:	617b      	str	r3, [r7, #20]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	617b      	str	r3, [r7, #20]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	617b      	str	r3, [r7, #20]
 8004b26:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d001      	beq.n	8004b44 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e000      	b.n	8004b46 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004b44:	2300      	movs	r3, #0
  }
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3720      	adds	r7, #32
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b088      	sub	sp, #32
 8004b52:	af02      	add	r7, sp, #8
 8004b54:	60f8      	str	r0, [r7, #12]
 8004b56:	60b9      	str	r1, [r7, #8]
 8004b58:	603b      	str	r3, [r7, #0]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d001      	beq.n	8004b6e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	e123      	b.n	8004db6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b76:	d112      	bne.n	8004b9e <HAL_SPI_Receive+0x50>
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d10e      	bne.n	8004b9e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2204      	movs	r2, #4
 8004b84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b88:	88fa      	ldrh	r2, [r7, #6]
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	68ba      	ldr	r2, [r7, #8]
 8004b92:	68b9      	ldr	r1, [r7, #8]
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f000 f912 	bl	8004dbe <HAL_SPI_TransmitReceive>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	e10b      	b.n	8004db6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b9e:	f7fd fa9f 	bl	80020e0 <HAL_GetTick>
 8004ba2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d002      	beq.n	8004bb0 <HAL_SPI_Receive+0x62>
 8004baa:	88fb      	ldrh	r3, [r7, #6]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d101      	bne.n	8004bb4 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e100      	b.n	8004db6 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d101      	bne.n	8004bc2 <HAL_SPI_Receive+0x74>
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	e0f9      	b.n	8004db6 <HAL_SPI_Receive+0x268>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2204      	movs	r2, #4
 8004bce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	88fa      	ldrh	r2, [r7, #6]
 8004be2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	88fa      	ldrh	r2, [r7, #6]
 8004bea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c14:	d908      	bls.n	8004c28 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	685a      	ldr	r2, [r3, #4]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c24:	605a      	str	r2, [r3, #4]
 8004c26:	e007      	b.n	8004c38 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685a      	ldr	r2, [r3, #4]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004c36:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c40:	d10f      	bne.n	8004c62 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c50:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c60:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c6c:	2b40      	cmp	r3, #64	@ 0x40
 8004c6e:	d007      	beq.n	8004c80 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c7e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c88:	d875      	bhi.n	8004d76 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004c8a:	e037      	b.n	8004cfc <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d117      	bne.n	8004cca <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f103 020c 	add.w	r2, r3, #12
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca6:	7812      	ldrb	r2, [r2, #0]
 8004ca8:	b2d2      	uxtb	r2, r2
 8004caa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb0:	1c5a      	adds	r2, r3, #1
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	b29a      	uxth	r2, r3
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004cc8:	e018      	b.n	8004cfc <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cca:	f7fd fa09 	bl	80020e0 <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d803      	bhi.n	8004ce2 <HAL_SPI_Receive+0x194>
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ce0:	d102      	bne.n	8004ce8 <HAL_SPI_Receive+0x19a>
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d109      	bne.n	8004cfc <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e05c      	b.n	8004db6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1c1      	bne.n	8004c8c <HAL_SPI_Receive+0x13e>
 8004d08:	e03b      	b.n	8004d82 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d115      	bne.n	8004d44 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d22:	b292      	uxth	r2, r2
 8004d24:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d2a:	1c9a      	adds	r2, r3, #2
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	b29a      	uxth	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004d42:	e018      	b.n	8004d76 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d44:	f7fd f9cc 	bl	80020e0 <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	683a      	ldr	r2, [r7, #0]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d803      	bhi.n	8004d5c <HAL_SPI_Receive+0x20e>
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d5a:	d102      	bne.n	8004d62 <HAL_SPI_Receive+0x214>
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d109      	bne.n	8004d76 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e01f      	b.n	8004db6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1c3      	bne.n	8004d0a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d82:	697a      	ldr	r2, [r7, #20]
 8004d84:	6839      	ldr	r1, [r7, #0]
 8004d86:	68f8      	ldr	r0, [r7, #12]
 8004d88:	f000 fb56 	bl	8005438 <SPI_EndRxTransaction>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d002      	beq.n	8004d98 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2220      	movs	r2, #32
 8004d96:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d001      	beq.n	8004db4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e000      	b.n	8004db6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004db4:	2300      	movs	r3, #0
  }
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3718      	adds	r7, #24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	b08a      	sub	sp, #40	@ 0x28
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	60f8      	str	r0, [r7, #12]
 8004dc6:	60b9      	str	r1, [r7, #8]
 8004dc8:	607a      	str	r2, [r7, #4]
 8004dca:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dd0:	f7fd f986 	bl	80020e0 <HAL_GetTick>
 8004dd4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ddc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004de4:	887b      	ldrh	r3, [r7, #2]
 8004de6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004de8:	887b      	ldrh	r3, [r7, #2]
 8004dea:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004dec:	7ffb      	ldrb	r3, [r7, #31]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d00c      	beq.n	8004e0c <HAL_SPI_TransmitReceive+0x4e>
 8004df2:	69bb      	ldr	r3, [r7, #24]
 8004df4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004df8:	d106      	bne.n	8004e08 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d102      	bne.n	8004e08 <HAL_SPI_TransmitReceive+0x4a>
 8004e02:	7ffb      	ldrb	r3, [r7, #31]
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d001      	beq.n	8004e0c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004e08:	2302      	movs	r3, #2
 8004e0a:	e1f3      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d005      	beq.n	8004e1e <HAL_SPI_TransmitReceive+0x60>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d002      	beq.n	8004e1e <HAL_SPI_TransmitReceive+0x60>
 8004e18:	887b      	ldrh	r3, [r7, #2]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e1e8      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d101      	bne.n	8004e30 <HAL_SPI_TransmitReceive+0x72>
 8004e2c:	2302      	movs	r3, #2
 8004e2e:	e1e1      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x436>
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b04      	cmp	r3, #4
 8004e42:	d003      	beq.n	8004e4c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2205      	movs	r2, #5
 8004e48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	887a      	ldrh	r2, [r7, #2]
 8004e5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	887a      	ldrh	r2, [r7, #2]
 8004e64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	68ba      	ldr	r2, [r7, #8]
 8004e6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	887a      	ldrh	r2, [r7, #2]
 8004e72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	887a      	ldrh	r2, [r7, #2]
 8004e78:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e8e:	d802      	bhi.n	8004e96 <HAL_SPI_TransmitReceive+0xd8>
 8004e90:	8abb      	ldrh	r3, [r7, #20]
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d908      	bls.n	8004ea8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004ea4:	605a      	str	r2, [r3, #4]
 8004ea6:	e007      	b.n	8004eb8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	685a      	ldr	r2, [r3, #4]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004eb6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ec2:	2b40      	cmp	r3, #64	@ 0x40
 8004ec4:	d007      	beq.n	8004ed6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ed4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ede:	f240 8083 	bls.w	8004fe8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d002      	beq.n	8004ef0 <HAL_SPI_TransmitReceive+0x132>
 8004eea:	8afb      	ldrh	r3, [r7, #22]
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d16f      	bne.n	8004fd0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef4:	881a      	ldrh	r2, [r3, #0]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f00:	1c9a      	adds	r2, r3, #2
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	b29a      	uxth	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f14:	e05c      	b.n	8004fd0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f003 0302 	and.w	r3, r3, #2
 8004f20:	2b02      	cmp	r3, #2
 8004f22:	d11b      	bne.n	8004f5c <HAL_SPI_TransmitReceive+0x19e>
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d016      	beq.n	8004f5c <HAL_SPI_TransmitReceive+0x19e>
 8004f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d113      	bne.n	8004f5c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f38:	881a      	ldrh	r2, [r3, #0]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f44:	1c9a      	adds	r2, r3, #2
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	3b01      	subs	r3, #1
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d11c      	bne.n	8004fa4 <HAL_SPI_TransmitReceive+0x1e6>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d016      	beq.n	8004fa4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	68da      	ldr	r2, [r3, #12]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f80:	b292      	uxth	r2, r2
 8004f82:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f88:	1c9a      	adds	r2, r3, #2
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	3b01      	subs	r3, #1
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004fa4:	f7fd f89c 	bl	80020e0 <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	6a3b      	ldr	r3, [r7, #32]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d80d      	bhi.n	8004fd0 <HAL_SPI_TransmitReceive+0x212>
 8004fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fba:	d009      	beq.n	8004fd0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e111      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d19d      	bne.n	8004f16 <HAL_SPI_TransmitReceive+0x158>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d197      	bne.n	8004f16 <HAL_SPI_TransmitReceive+0x158>
 8004fe6:	e0e5      	b.n	80051b4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d003      	beq.n	8004ff8 <HAL_SPI_TransmitReceive+0x23a>
 8004ff0:	8afb      	ldrh	r3, [r7, #22]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	f040 80d1 	bne.w	800519a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d912      	bls.n	8005028 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005006:	881a      	ldrh	r2, [r3, #0]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005012:	1c9a      	adds	r2, r3, #2
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800501c:	b29b      	uxth	r3, r3
 800501e:	3b02      	subs	r3, #2
 8005020:	b29a      	uxth	r2, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005026:	e0b8      	b.n	800519a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	330c      	adds	r3, #12
 8005032:	7812      	ldrb	r2, [r2, #0]
 8005034:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800503a:	1c5a      	adds	r2, r3, #1
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005044:	b29b      	uxth	r3, r3
 8005046:	3b01      	subs	r3, #1
 8005048:	b29a      	uxth	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800504e:	e0a4      	b.n	800519a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f003 0302 	and.w	r3, r3, #2
 800505a:	2b02      	cmp	r3, #2
 800505c:	d134      	bne.n	80050c8 <HAL_SPI_TransmitReceive+0x30a>
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005062:	b29b      	uxth	r3, r3
 8005064:	2b00      	cmp	r3, #0
 8005066:	d02f      	beq.n	80050c8 <HAL_SPI_TransmitReceive+0x30a>
 8005068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506a:	2b01      	cmp	r3, #1
 800506c:	d12c      	bne.n	80050c8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005072:	b29b      	uxth	r3, r3
 8005074:	2b01      	cmp	r3, #1
 8005076:	d912      	bls.n	800509e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800507c:	881a      	ldrh	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005088:	1c9a      	adds	r2, r3, #2
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005092:	b29b      	uxth	r3, r3
 8005094:	3b02      	subs	r3, #2
 8005096:	b29a      	uxth	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800509c:	e012      	b.n	80050c4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	330c      	adds	r3, #12
 80050a8:	7812      	ldrb	r2, [r2, #0]
 80050aa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b0:	1c5a      	adds	r2, r3, #1
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	3b01      	subs	r3, #1
 80050be:	b29a      	uxth	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d148      	bne.n	8005168 <HAL_SPI_TransmitReceive+0x3aa>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050dc:	b29b      	uxth	r3, r3
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d042      	beq.n	8005168 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d923      	bls.n	8005136 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68da      	ldr	r2, [r3, #12]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f8:	b292      	uxth	r2, r2
 80050fa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005100:	1c9a      	adds	r2, r3, #2
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800510c:	b29b      	uxth	r3, r3
 800510e:	3b02      	subs	r3, #2
 8005110:	b29a      	uxth	r2, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800511e:	b29b      	uxth	r3, r3
 8005120:	2b01      	cmp	r3, #1
 8005122:	d81f      	bhi.n	8005164 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685a      	ldr	r2, [r3, #4]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005132:	605a      	str	r2, [r3, #4]
 8005134:	e016      	b.n	8005164 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f103 020c 	add.w	r2, r3, #12
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005142:	7812      	ldrb	r2, [r2, #0]
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514c:	1c5a      	adds	r2, r3, #1
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005158:	b29b      	uxth	r3, r3
 800515a:	3b01      	subs	r3, #1
 800515c:	b29a      	uxth	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005164:	2301      	movs	r3, #1
 8005166:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005168:	f7fc ffba 	bl	80020e0 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	6a3b      	ldr	r3, [r7, #32]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005174:	429a      	cmp	r2, r3
 8005176:	d803      	bhi.n	8005180 <HAL_SPI_TransmitReceive+0x3c2>
 8005178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800517e:	d102      	bne.n	8005186 <HAL_SPI_TransmitReceive+0x3c8>
 8005180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005182:	2b00      	cmp	r3, #0
 8005184:	d109      	bne.n	800519a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e02c      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800519e:	b29b      	uxth	r3, r3
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	f47f af55 	bne.w	8005050 <HAL_SPI_TransmitReceive+0x292>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f47f af4e 	bne.w	8005050 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051b4:	6a3a      	ldr	r2, [r7, #32]
 80051b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f000 f995 	bl	80054e8 <SPI_EndRxTxTransaction>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d008      	beq.n	80051d6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2220      	movs	r2, #32
 80051c8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e00e      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2201      	movs	r2, #1
 80051da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e000      	b.n	80051f4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80051f2:	2300      	movs	r3, #0
  }
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3728      	adds	r7, #40	@ 0x28
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}

080051fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b088      	sub	sp, #32
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	603b      	str	r3, [r7, #0]
 8005208:	4613      	mov	r3, r2
 800520a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800520c:	f7fc ff68 	bl	80020e0 <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005214:	1a9b      	subs	r3, r3, r2
 8005216:	683a      	ldr	r2, [r7, #0]
 8005218:	4413      	add	r3, r2
 800521a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800521c:	f7fc ff60 	bl	80020e0 <HAL_GetTick>
 8005220:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005222:	4b39      	ldr	r3, [pc, #228]	@ (8005308 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	015b      	lsls	r3, r3, #5
 8005228:	0d1b      	lsrs	r3, r3, #20
 800522a:	69fa      	ldr	r2, [r7, #28]
 800522c:	fb02 f303 	mul.w	r3, r2, r3
 8005230:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005232:	e054      	b.n	80052de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800523a:	d050      	beq.n	80052de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800523c:	f7fc ff50 	bl	80020e0 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	69bb      	ldr	r3, [r7, #24]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	69fa      	ldr	r2, [r7, #28]
 8005248:	429a      	cmp	r2, r3
 800524a:	d902      	bls.n	8005252 <SPI_WaitFlagStateUntilTimeout+0x56>
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d13d      	bne.n	80052ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005260:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800526a:	d111      	bne.n	8005290 <SPI_WaitFlagStateUntilTimeout+0x94>
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005274:	d004      	beq.n	8005280 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800527e:	d107      	bne.n	8005290 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800528e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005294:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005298:	d10f      	bne.n	80052ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80052a8:	601a      	str	r2, [r3, #0]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80052b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2201      	movs	r2, #1
 80052be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e017      	b.n	80052fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d101      	bne.n	80052d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80052d4:	2300      	movs	r3, #0
 80052d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	3b01      	subs	r3, #1
 80052dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689a      	ldr	r2, [r3, #8]
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	4013      	ands	r3, r2
 80052e8:	68ba      	ldr	r2, [r7, #8]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	bf0c      	ite	eq
 80052ee:	2301      	moveq	r3, #1
 80052f0:	2300      	movne	r3, #0
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	461a      	mov	r2, r3
 80052f6:	79fb      	ldrb	r3, [r7, #7]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d19b      	bne.n	8005234 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3720      	adds	r7, #32
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	20000004 	.word	0x20000004

0800530c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b08a      	sub	sp, #40	@ 0x28
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
 8005318:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800531a:	2300      	movs	r3, #0
 800531c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800531e:	f7fc fedf 	bl	80020e0 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005326:	1a9b      	subs	r3, r3, r2
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	4413      	add	r3, r2
 800532c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800532e:	f7fc fed7 	bl	80020e0 <HAL_GetTick>
 8005332:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	330c      	adds	r3, #12
 800533a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800533c:	4b3d      	ldr	r3, [pc, #244]	@ (8005434 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	4613      	mov	r3, r2
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	4413      	add	r3, r2
 8005346:	00da      	lsls	r2, r3, #3
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	0d1b      	lsrs	r3, r3, #20
 800534c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800534e:	fb02 f303 	mul.w	r3, r2, r3
 8005352:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005354:	e060      	b.n	8005418 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800535c:	d107      	bne.n	800536e <SPI_WaitFifoStateUntilTimeout+0x62>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d104      	bne.n	800536e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	b2db      	uxtb	r3, r3
 800536a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800536c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005374:	d050      	beq.n	8005418 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005376:	f7fc feb3 	bl	80020e0 <HAL_GetTick>
 800537a:	4602      	mov	r2, r0
 800537c:	6a3b      	ldr	r3, [r7, #32]
 800537e:	1ad3      	subs	r3, r2, r3
 8005380:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005382:	429a      	cmp	r2, r3
 8005384:	d902      	bls.n	800538c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005388:	2b00      	cmp	r3, #0
 800538a:	d13d      	bne.n	8005408 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	685a      	ldr	r2, [r3, #4]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800539a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053a4:	d111      	bne.n	80053ca <SPI_WaitFifoStateUntilTimeout+0xbe>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053ae:	d004      	beq.n	80053ba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053b8:	d107      	bne.n	80053ca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053d2:	d10f      	bne.n	80053f4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053e2:	601a      	str	r2, [r3, #0]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80053f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2200      	movs	r2, #0
 8005400:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005404:	2303      	movs	r3, #3
 8005406:	e010      	b.n	800542a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005408:	69bb      	ldr	r3, [r7, #24]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d101      	bne.n	8005412 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800540e:	2300      	movs	r3, #0
 8005410:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	3b01      	subs	r3, #1
 8005416:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	689a      	ldr	r2, [r3, #8]
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	4013      	ands	r3, r2
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	429a      	cmp	r2, r3
 8005426:	d196      	bne.n	8005356 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	3728      	adds	r7, #40	@ 0x28
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	20000004 	.word	0x20000004

08005438 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b086      	sub	sp, #24
 800543c:	af02      	add	r7, sp, #8
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800544c:	d111      	bne.n	8005472 <SPI_EndRxTransaction+0x3a>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005456:	d004      	beq.n	8005462 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005460:	d107      	bne.n	8005472 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005470:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	2200      	movs	r2, #0
 800547a:	2180      	movs	r1, #128	@ 0x80
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f7ff febd 	bl	80051fc <SPI_WaitFlagStateUntilTimeout>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d007      	beq.n	8005498 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800548c:	f043 0220 	orr.w	r2, r3, #32
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e023      	b.n	80054e0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054a0:	d11d      	bne.n	80054de <SPI_EndRxTransaction+0xa6>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054aa:	d004      	beq.n	80054b6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054b4:	d113      	bne.n	80054de <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	9300      	str	r3, [sp, #0]
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2200      	movs	r2, #0
 80054be:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f7ff ff22 	bl	800530c <SPI_WaitFifoStateUntilTimeout>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d007      	beq.n	80054de <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054d2:	f043 0220 	orr.w	r2, r3, #32
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e000      	b.n	80054e0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3710      	adds	r7, #16
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af02      	add	r7, sp, #8
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	9300      	str	r3, [sp, #0]
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005500:	68f8      	ldr	r0, [r7, #12]
 8005502:	f7ff ff03 	bl	800530c <SPI_WaitFifoStateUntilTimeout>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d007      	beq.n	800551c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005510:	f043 0220 	orr.w	r2, r3, #32
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e027      	b.n	800556c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	2200      	movs	r2, #0
 8005524:	2180      	movs	r1, #128	@ 0x80
 8005526:	68f8      	ldr	r0, [r7, #12]
 8005528:	f7ff fe68 	bl	80051fc <SPI_WaitFlagStateUntilTimeout>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d007      	beq.n	8005542 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005536:	f043 0220 	orr.w	r2, r3, #32
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e014      	b.n	800556c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	2200      	movs	r2, #0
 800554a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800554e:	68f8      	ldr	r0, [r7, #12]
 8005550:	f7ff fedc 	bl	800530c <SPI_WaitFifoStateUntilTimeout>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d007      	beq.n	800556a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800555e:	f043 0220 	orr.w	r2, r3, #32
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e000      	b.n	800556c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d101      	bne.n	8005586 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e040      	b.n	8005608 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800558a:	2b00      	cmp	r3, #0
 800558c:	d106      	bne.n	800559c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f7fc fbb6 	bl	8001d08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2224      	movs	r2, #36	@ 0x24
 80055a0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f022 0201 	bic.w	r2, r2, #1
 80055b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d002      	beq.n	80055c0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 fb6a 	bl	8005c94 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f000 f8af 	bl	8005724 <UART_SetConfig>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d101      	bne.n	80055d0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e01b      	b.n	8005608 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80055de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	689a      	ldr	r2, [r3, #8]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80055ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f042 0201 	orr.w	r2, r2, #1
 80055fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 fbe9 	bl	8005dd8 <UART_CheckIdleState>
 8005606:	4603      	mov	r3, r0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3708      	adds	r7, #8
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b08a      	sub	sp, #40	@ 0x28
 8005614:	af02      	add	r7, sp, #8
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	603b      	str	r3, [r7, #0]
 800561c:	4613      	mov	r3, r2
 800561e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005624:	2b20      	cmp	r3, #32
 8005626:	d177      	bne.n	8005718 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d002      	beq.n	8005634 <HAL_UART_Transmit+0x24>
 800562e:	88fb      	ldrh	r3, [r7, #6]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d101      	bne.n	8005638 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e070      	b.n	800571a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2200      	movs	r2, #0
 800563c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2221      	movs	r2, #33	@ 0x21
 8005644:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005646:	f7fc fd4b 	bl	80020e0 <HAL_GetTick>
 800564a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	88fa      	ldrh	r2, [r7, #6]
 8005650:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	88fa      	ldrh	r2, [r7, #6]
 8005658:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005664:	d108      	bne.n	8005678 <HAL_UART_Transmit+0x68>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d104      	bne.n	8005678 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800566e:	2300      	movs	r3, #0
 8005670:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	61bb      	str	r3, [r7, #24]
 8005676:	e003      	b.n	8005680 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800567c:	2300      	movs	r3, #0
 800567e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005680:	e02f      	b.n	80056e2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	2200      	movs	r2, #0
 800568a:	2180      	movs	r1, #128	@ 0x80
 800568c:	68f8      	ldr	r0, [r7, #12]
 800568e:	f000 fc4b 	bl	8005f28 <UART_WaitOnFlagUntilTimeout>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d004      	beq.n	80056a2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2220      	movs	r2, #32
 800569c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e03b      	b.n	800571a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80056a2:	69fb      	ldr	r3, [r7, #28]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d10b      	bne.n	80056c0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	881a      	ldrh	r2, [r3, #0]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056b4:	b292      	uxth	r2, r2
 80056b6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	3302      	adds	r3, #2
 80056bc:	61bb      	str	r3, [r7, #24]
 80056be:	e007      	b.n	80056d0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	781a      	ldrb	r2, [r3, #0]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	3301      	adds	r3, #1
 80056ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	3b01      	subs	r3, #1
 80056da:	b29a      	uxth	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1c9      	bne.n	8005682 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	2200      	movs	r2, #0
 80056f6:	2140      	movs	r1, #64	@ 0x40
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 fc15 	bl	8005f28 <UART_WaitOnFlagUntilTimeout>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d004      	beq.n	800570e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2220      	movs	r2, #32
 8005708:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e005      	b.n	800571a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2220      	movs	r2, #32
 8005712:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005714:	2300      	movs	r3, #0
 8005716:	e000      	b.n	800571a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005718:	2302      	movs	r3, #2
  }
}
 800571a:	4618      	mov	r0, r3
 800571c:	3720      	adds	r7, #32
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
	...

08005724 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005724:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005728:	b08a      	sub	sp, #40	@ 0x28
 800572a:	af00      	add	r7, sp, #0
 800572c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800572e:	2300      	movs	r3, #0
 8005730:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	689a      	ldr	r2, [r3, #8]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	691b      	ldr	r3, [r3, #16]
 800573c:	431a      	orrs	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	431a      	orrs	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	69db      	ldr	r3, [r3, #28]
 8005748:	4313      	orrs	r3, r2
 800574a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	4ba4      	ldr	r3, [pc, #656]	@ (80059e4 <UART_SetConfig+0x2c0>)
 8005754:	4013      	ands	r3, r2
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	6812      	ldr	r2, [r2, #0]
 800575a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800575c:	430b      	orrs	r3, r1
 800575e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	68da      	ldr	r2, [r3, #12]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a99      	ldr	r2, [pc, #612]	@ (80059e8 <UART_SetConfig+0x2c4>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d004      	beq.n	8005790 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6a1b      	ldr	r3, [r3, #32]
 800578a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800578c:	4313      	orrs	r3, r2
 800578e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057a0:	430a      	orrs	r2, r1
 80057a2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a90      	ldr	r2, [pc, #576]	@ (80059ec <UART_SetConfig+0x2c8>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d126      	bne.n	80057fc <UART_SetConfig+0xd8>
 80057ae:	4b90      	ldr	r3, [pc, #576]	@ (80059f0 <UART_SetConfig+0x2cc>)
 80057b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057b4:	f003 0303 	and.w	r3, r3, #3
 80057b8:	2b03      	cmp	r3, #3
 80057ba:	d81b      	bhi.n	80057f4 <UART_SetConfig+0xd0>
 80057bc:	a201      	add	r2, pc, #4	@ (adr r2, 80057c4 <UART_SetConfig+0xa0>)
 80057be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c2:	bf00      	nop
 80057c4:	080057d5 	.word	0x080057d5
 80057c8:	080057e5 	.word	0x080057e5
 80057cc:	080057dd 	.word	0x080057dd
 80057d0:	080057ed 	.word	0x080057ed
 80057d4:	2301      	movs	r3, #1
 80057d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057da:	e116      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80057dc:	2302      	movs	r3, #2
 80057de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057e2:	e112      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80057e4:	2304      	movs	r3, #4
 80057e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057ea:	e10e      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80057ec:	2308      	movs	r3, #8
 80057ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057f2:	e10a      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80057f4:	2310      	movs	r3, #16
 80057f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057fa:	e106      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a7c      	ldr	r2, [pc, #496]	@ (80059f4 <UART_SetConfig+0x2d0>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d138      	bne.n	8005878 <UART_SetConfig+0x154>
 8005806:	4b7a      	ldr	r3, [pc, #488]	@ (80059f0 <UART_SetConfig+0x2cc>)
 8005808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580c:	f003 030c 	and.w	r3, r3, #12
 8005810:	2b0c      	cmp	r3, #12
 8005812:	d82d      	bhi.n	8005870 <UART_SetConfig+0x14c>
 8005814:	a201      	add	r2, pc, #4	@ (adr r2, 800581c <UART_SetConfig+0xf8>)
 8005816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800581a:	bf00      	nop
 800581c:	08005851 	.word	0x08005851
 8005820:	08005871 	.word	0x08005871
 8005824:	08005871 	.word	0x08005871
 8005828:	08005871 	.word	0x08005871
 800582c:	08005861 	.word	0x08005861
 8005830:	08005871 	.word	0x08005871
 8005834:	08005871 	.word	0x08005871
 8005838:	08005871 	.word	0x08005871
 800583c:	08005859 	.word	0x08005859
 8005840:	08005871 	.word	0x08005871
 8005844:	08005871 	.word	0x08005871
 8005848:	08005871 	.word	0x08005871
 800584c:	08005869 	.word	0x08005869
 8005850:	2300      	movs	r3, #0
 8005852:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005856:	e0d8      	b.n	8005a0a <UART_SetConfig+0x2e6>
 8005858:	2302      	movs	r3, #2
 800585a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800585e:	e0d4      	b.n	8005a0a <UART_SetConfig+0x2e6>
 8005860:	2304      	movs	r3, #4
 8005862:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005866:	e0d0      	b.n	8005a0a <UART_SetConfig+0x2e6>
 8005868:	2308      	movs	r3, #8
 800586a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800586e:	e0cc      	b.n	8005a0a <UART_SetConfig+0x2e6>
 8005870:	2310      	movs	r3, #16
 8005872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005876:	e0c8      	b.n	8005a0a <UART_SetConfig+0x2e6>
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a5e      	ldr	r2, [pc, #376]	@ (80059f8 <UART_SetConfig+0x2d4>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d125      	bne.n	80058ce <UART_SetConfig+0x1aa>
 8005882:	4b5b      	ldr	r3, [pc, #364]	@ (80059f0 <UART_SetConfig+0x2cc>)
 8005884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005888:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800588c:	2b30      	cmp	r3, #48	@ 0x30
 800588e:	d016      	beq.n	80058be <UART_SetConfig+0x19a>
 8005890:	2b30      	cmp	r3, #48	@ 0x30
 8005892:	d818      	bhi.n	80058c6 <UART_SetConfig+0x1a2>
 8005894:	2b20      	cmp	r3, #32
 8005896:	d00a      	beq.n	80058ae <UART_SetConfig+0x18a>
 8005898:	2b20      	cmp	r3, #32
 800589a:	d814      	bhi.n	80058c6 <UART_SetConfig+0x1a2>
 800589c:	2b00      	cmp	r3, #0
 800589e:	d002      	beq.n	80058a6 <UART_SetConfig+0x182>
 80058a0:	2b10      	cmp	r3, #16
 80058a2:	d008      	beq.n	80058b6 <UART_SetConfig+0x192>
 80058a4:	e00f      	b.n	80058c6 <UART_SetConfig+0x1a2>
 80058a6:	2300      	movs	r3, #0
 80058a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058ac:	e0ad      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80058ae:	2302      	movs	r3, #2
 80058b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058b4:	e0a9      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80058b6:	2304      	movs	r3, #4
 80058b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058bc:	e0a5      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80058be:	2308      	movs	r3, #8
 80058c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058c4:	e0a1      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80058c6:	2310      	movs	r3, #16
 80058c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058cc:	e09d      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a4a      	ldr	r2, [pc, #296]	@ (80059fc <UART_SetConfig+0x2d8>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d125      	bne.n	8005924 <UART_SetConfig+0x200>
 80058d8:	4b45      	ldr	r3, [pc, #276]	@ (80059f0 <UART_SetConfig+0x2cc>)
 80058da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058de:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80058e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80058e4:	d016      	beq.n	8005914 <UART_SetConfig+0x1f0>
 80058e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80058e8:	d818      	bhi.n	800591c <UART_SetConfig+0x1f8>
 80058ea:	2b80      	cmp	r3, #128	@ 0x80
 80058ec:	d00a      	beq.n	8005904 <UART_SetConfig+0x1e0>
 80058ee:	2b80      	cmp	r3, #128	@ 0x80
 80058f0:	d814      	bhi.n	800591c <UART_SetConfig+0x1f8>
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d002      	beq.n	80058fc <UART_SetConfig+0x1d8>
 80058f6:	2b40      	cmp	r3, #64	@ 0x40
 80058f8:	d008      	beq.n	800590c <UART_SetConfig+0x1e8>
 80058fa:	e00f      	b.n	800591c <UART_SetConfig+0x1f8>
 80058fc:	2300      	movs	r3, #0
 80058fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005902:	e082      	b.n	8005a0a <UART_SetConfig+0x2e6>
 8005904:	2302      	movs	r3, #2
 8005906:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800590a:	e07e      	b.n	8005a0a <UART_SetConfig+0x2e6>
 800590c:	2304      	movs	r3, #4
 800590e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005912:	e07a      	b.n	8005a0a <UART_SetConfig+0x2e6>
 8005914:	2308      	movs	r3, #8
 8005916:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800591a:	e076      	b.n	8005a0a <UART_SetConfig+0x2e6>
 800591c:	2310      	movs	r3, #16
 800591e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005922:	e072      	b.n	8005a0a <UART_SetConfig+0x2e6>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a35      	ldr	r2, [pc, #212]	@ (8005a00 <UART_SetConfig+0x2dc>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d12a      	bne.n	8005984 <UART_SetConfig+0x260>
 800592e:	4b30      	ldr	r3, [pc, #192]	@ (80059f0 <UART_SetConfig+0x2cc>)
 8005930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005934:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005938:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800593c:	d01a      	beq.n	8005974 <UART_SetConfig+0x250>
 800593e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005942:	d81b      	bhi.n	800597c <UART_SetConfig+0x258>
 8005944:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005948:	d00c      	beq.n	8005964 <UART_SetConfig+0x240>
 800594a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800594e:	d815      	bhi.n	800597c <UART_SetConfig+0x258>
 8005950:	2b00      	cmp	r3, #0
 8005952:	d003      	beq.n	800595c <UART_SetConfig+0x238>
 8005954:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005958:	d008      	beq.n	800596c <UART_SetConfig+0x248>
 800595a:	e00f      	b.n	800597c <UART_SetConfig+0x258>
 800595c:	2300      	movs	r3, #0
 800595e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005962:	e052      	b.n	8005a0a <UART_SetConfig+0x2e6>
 8005964:	2302      	movs	r3, #2
 8005966:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800596a:	e04e      	b.n	8005a0a <UART_SetConfig+0x2e6>
 800596c:	2304      	movs	r3, #4
 800596e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005972:	e04a      	b.n	8005a0a <UART_SetConfig+0x2e6>
 8005974:	2308      	movs	r3, #8
 8005976:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800597a:	e046      	b.n	8005a0a <UART_SetConfig+0x2e6>
 800597c:	2310      	movs	r3, #16
 800597e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005982:	e042      	b.n	8005a0a <UART_SetConfig+0x2e6>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a17      	ldr	r2, [pc, #92]	@ (80059e8 <UART_SetConfig+0x2c4>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d13a      	bne.n	8005a04 <UART_SetConfig+0x2e0>
 800598e:	4b18      	ldr	r3, [pc, #96]	@ (80059f0 <UART_SetConfig+0x2cc>)
 8005990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005994:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005998:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800599c:	d01a      	beq.n	80059d4 <UART_SetConfig+0x2b0>
 800599e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80059a2:	d81b      	bhi.n	80059dc <UART_SetConfig+0x2b8>
 80059a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059a8:	d00c      	beq.n	80059c4 <UART_SetConfig+0x2a0>
 80059aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059ae:	d815      	bhi.n	80059dc <UART_SetConfig+0x2b8>
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d003      	beq.n	80059bc <UART_SetConfig+0x298>
 80059b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059b8:	d008      	beq.n	80059cc <UART_SetConfig+0x2a8>
 80059ba:	e00f      	b.n	80059dc <UART_SetConfig+0x2b8>
 80059bc:	2300      	movs	r3, #0
 80059be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059c2:	e022      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80059c4:	2302      	movs	r3, #2
 80059c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ca:	e01e      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80059cc:	2304      	movs	r3, #4
 80059ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059d2:	e01a      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80059d4:	2308      	movs	r3, #8
 80059d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059da:	e016      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80059dc:	2310      	movs	r3, #16
 80059de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059e2:	e012      	b.n	8005a0a <UART_SetConfig+0x2e6>
 80059e4:	efff69f3 	.word	0xefff69f3
 80059e8:	40008000 	.word	0x40008000
 80059ec:	40013800 	.word	0x40013800
 80059f0:	40021000 	.word	0x40021000
 80059f4:	40004400 	.word	0x40004400
 80059f8:	40004800 	.word	0x40004800
 80059fc:	40004c00 	.word	0x40004c00
 8005a00:	40005000 	.word	0x40005000
 8005a04:	2310      	movs	r3, #16
 8005a06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a9f      	ldr	r2, [pc, #636]	@ (8005c8c <UART_SetConfig+0x568>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d17a      	bne.n	8005b0a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a18:	2b08      	cmp	r3, #8
 8005a1a:	d824      	bhi.n	8005a66 <UART_SetConfig+0x342>
 8005a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8005a24 <UART_SetConfig+0x300>)
 8005a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a22:	bf00      	nop
 8005a24:	08005a49 	.word	0x08005a49
 8005a28:	08005a67 	.word	0x08005a67
 8005a2c:	08005a51 	.word	0x08005a51
 8005a30:	08005a67 	.word	0x08005a67
 8005a34:	08005a57 	.word	0x08005a57
 8005a38:	08005a67 	.word	0x08005a67
 8005a3c:	08005a67 	.word	0x08005a67
 8005a40:	08005a67 	.word	0x08005a67
 8005a44:	08005a5f 	.word	0x08005a5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a48:	f7fd ffd2 	bl	80039f0 <HAL_RCC_GetPCLK1Freq>
 8005a4c:	61f8      	str	r0, [r7, #28]
        break;
 8005a4e:	e010      	b.n	8005a72 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a50:	4b8f      	ldr	r3, [pc, #572]	@ (8005c90 <UART_SetConfig+0x56c>)
 8005a52:	61fb      	str	r3, [r7, #28]
        break;
 8005a54:	e00d      	b.n	8005a72 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a56:	f7fd ff33 	bl	80038c0 <HAL_RCC_GetSysClockFreq>
 8005a5a:	61f8      	str	r0, [r7, #28]
        break;
 8005a5c:	e009      	b.n	8005a72 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a62:	61fb      	str	r3, [r7, #28]
        break;
 8005a64:	e005      	b.n	8005a72 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005a66:	2300      	movs	r3, #0
 8005a68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005a70:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f000 80fb 	beq.w	8005c70 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	685a      	ldr	r2, [r3, #4]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	4413      	add	r3, r2
 8005a84:	69fa      	ldr	r2, [r7, #28]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d305      	bcc.n	8005a96 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a90:	69fa      	ldr	r2, [r7, #28]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d903      	bls.n	8005a9e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005a9c:	e0e8      	b.n	8005c70 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	461c      	mov	r4, r3
 8005aa4:	4615      	mov	r5, r2
 8005aa6:	f04f 0200 	mov.w	r2, #0
 8005aaa:	f04f 0300 	mov.w	r3, #0
 8005aae:	022b      	lsls	r3, r5, #8
 8005ab0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005ab4:	0222      	lsls	r2, r4, #8
 8005ab6:	68f9      	ldr	r1, [r7, #12]
 8005ab8:	6849      	ldr	r1, [r1, #4]
 8005aba:	0849      	lsrs	r1, r1, #1
 8005abc:	2000      	movs	r0, #0
 8005abe:	4688      	mov	r8, r1
 8005ac0:	4681      	mov	r9, r0
 8005ac2:	eb12 0a08 	adds.w	sl, r2, r8
 8005ac6:	eb43 0b09 	adc.w	fp, r3, r9
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	603b      	str	r3, [r7, #0]
 8005ad2:	607a      	str	r2, [r7, #4]
 8005ad4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ad8:	4650      	mov	r0, sl
 8005ada:	4659      	mov	r1, fp
 8005adc:	f7fa fbc8 	bl	8000270 <__aeabi_uldivmod>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	460b      	mov	r3, r1
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005aee:	d308      	bcc.n	8005b02 <UART_SetConfig+0x3de>
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005af6:	d204      	bcs.n	8005b02 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	69ba      	ldr	r2, [r7, #24]
 8005afe:	60da      	str	r2, [r3, #12]
 8005b00:	e0b6      	b.n	8005c70 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005b08:	e0b2      	b.n	8005c70 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	69db      	ldr	r3, [r3, #28]
 8005b0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b12:	d15e      	bne.n	8005bd2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005b14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b18:	2b08      	cmp	r3, #8
 8005b1a:	d828      	bhi.n	8005b6e <UART_SetConfig+0x44a>
 8005b1c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b24 <UART_SetConfig+0x400>)
 8005b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b22:	bf00      	nop
 8005b24:	08005b49 	.word	0x08005b49
 8005b28:	08005b51 	.word	0x08005b51
 8005b2c:	08005b59 	.word	0x08005b59
 8005b30:	08005b6f 	.word	0x08005b6f
 8005b34:	08005b5f 	.word	0x08005b5f
 8005b38:	08005b6f 	.word	0x08005b6f
 8005b3c:	08005b6f 	.word	0x08005b6f
 8005b40:	08005b6f 	.word	0x08005b6f
 8005b44:	08005b67 	.word	0x08005b67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b48:	f7fd ff52 	bl	80039f0 <HAL_RCC_GetPCLK1Freq>
 8005b4c:	61f8      	str	r0, [r7, #28]
        break;
 8005b4e:	e014      	b.n	8005b7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b50:	f7fd ff64 	bl	8003a1c <HAL_RCC_GetPCLK2Freq>
 8005b54:	61f8      	str	r0, [r7, #28]
        break;
 8005b56:	e010      	b.n	8005b7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b58:	4b4d      	ldr	r3, [pc, #308]	@ (8005c90 <UART_SetConfig+0x56c>)
 8005b5a:	61fb      	str	r3, [r7, #28]
        break;
 8005b5c:	e00d      	b.n	8005b7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b5e:	f7fd feaf 	bl	80038c0 <HAL_RCC_GetSysClockFreq>
 8005b62:	61f8      	str	r0, [r7, #28]
        break;
 8005b64:	e009      	b.n	8005b7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b6a:	61fb      	str	r3, [r7, #28]
        break;
 8005b6c:	e005      	b.n	8005b7a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005b78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d077      	beq.n	8005c70 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	005a      	lsls	r2, r3, #1
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	085b      	lsrs	r3, r3, #1
 8005b8a:	441a      	add	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b94:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	2b0f      	cmp	r3, #15
 8005b9a:	d916      	bls.n	8005bca <UART_SetConfig+0x4a6>
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ba2:	d212      	bcs.n	8005bca <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	f023 030f 	bic.w	r3, r3, #15
 8005bac:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	085b      	lsrs	r3, r3, #1
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	f003 0307 	and.w	r3, r3, #7
 8005bb8:	b29a      	uxth	r2, r3
 8005bba:	8afb      	ldrh	r3, [r7, #22]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	8afa      	ldrh	r2, [r7, #22]
 8005bc6:	60da      	str	r2, [r3, #12]
 8005bc8:	e052      	b.n	8005c70 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005bd0:	e04e      	b.n	8005c70 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005bd2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005bd6:	2b08      	cmp	r3, #8
 8005bd8:	d827      	bhi.n	8005c2a <UART_SetConfig+0x506>
 8005bda:	a201      	add	r2, pc, #4	@ (adr r2, 8005be0 <UART_SetConfig+0x4bc>)
 8005bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be0:	08005c05 	.word	0x08005c05
 8005be4:	08005c0d 	.word	0x08005c0d
 8005be8:	08005c15 	.word	0x08005c15
 8005bec:	08005c2b 	.word	0x08005c2b
 8005bf0:	08005c1b 	.word	0x08005c1b
 8005bf4:	08005c2b 	.word	0x08005c2b
 8005bf8:	08005c2b 	.word	0x08005c2b
 8005bfc:	08005c2b 	.word	0x08005c2b
 8005c00:	08005c23 	.word	0x08005c23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c04:	f7fd fef4 	bl	80039f0 <HAL_RCC_GetPCLK1Freq>
 8005c08:	61f8      	str	r0, [r7, #28]
        break;
 8005c0a:	e014      	b.n	8005c36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c0c:	f7fd ff06 	bl	8003a1c <HAL_RCC_GetPCLK2Freq>
 8005c10:	61f8      	str	r0, [r7, #28]
        break;
 8005c12:	e010      	b.n	8005c36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c14:	4b1e      	ldr	r3, [pc, #120]	@ (8005c90 <UART_SetConfig+0x56c>)
 8005c16:	61fb      	str	r3, [r7, #28]
        break;
 8005c18:	e00d      	b.n	8005c36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c1a:	f7fd fe51 	bl	80038c0 <HAL_RCC_GetSysClockFreq>
 8005c1e:	61f8      	str	r0, [r7, #28]
        break;
 8005c20:	e009      	b.n	8005c36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c26:	61fb      	str	r3, [r7, #28]
        break;
 8005c28:	e005      	b.n	8005c36 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c34:	bf00      	nop
    }

    if (pclk != 0U)
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d019      	beq.n	8005c70 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	085a      	lsrs	r2, r3, #1
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	441a      	add	r2, r3
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c4e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	2b0f      	cmp	r3, #15
 8005c54:	d909      	bls.n	8005c6a <UART_SetConfig+0x546>
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c5c:	d205      	bcs.n	8005c6a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	b29a      	uxth	r2, r3
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	60da      	str	r2, [r3, #12]
 8005c68:	e002      	b.n	8005c70 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005c7c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3728      	adds	r7, #40	@ 0x28
 8005c84:	46bd      	mov	sp, r7
 8005c86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c8a:	bf00      	nop
 8005c8c:	40008000 	.word	0x40008000
 8005c90:	00f42400 	.word	0x00f42400

08005c94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca0:	f003 0308 	and.w	r3, r3, #8
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00a      	beq.n	8005cbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc2:	f003 0301 	and.w	r3, r3, #1
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00a      	beq.n	8005ce0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	430a      	orrs	r2, r1
 8005cde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce4:	f003 0302 	and.w	r3, r3, #2
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00a      	beq.n	8005d02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	430a      	orrs	r2, r1
 8005d00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d06:	f003 0304 	and.w	r3, r3, #4
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00a      	beq.n	8005d24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	430a      	orrs	r2, r1
 8005d22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d28:	f003 0310 	and.w	r3, r3, #16
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d00a      	beq.n	8005d46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	430a      	orrs	r2, r1
 8005d44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d4a:	f003 0320 	and.w	r3, r3, #32
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d00a      	beq.n	8005d68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	430a      	orrs	r2, r1
 8005d66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d01a      	beq.n	8005daa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	430a      	orrs	r2, r1
 8005d88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d92:	d10a      	bne.n	8005daa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d00a      	beq.n	8005dcc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	430a      	orrs	r2, r1
 8005dca:	605a      	str	r2, [r3, #4]
  }
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b098      	sub	sp, #96	@ 0x60
 8005ddc:	af02      	add	r7, sp, #8
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005de8:	f7fc f97a 	bl	80020e0 <HAL_GetTick>
 8005dec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0308 	and.w	r3, r3, #8
 8005df8:	2b08      	cmp	r3, #8
 8005dfa:	d12e      	bne.n	8005e5a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dfc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e00:	9300      	str	r3, [sp, #0]
 8005e02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e04:	2200      	movs	r2, #0
 8005e06:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 f88c 	bl	8005f28 <UART_WaitOnFlagUntilTimeout>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d021      	beq.n	8005e5a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e1e:	e853 3f00 	ldrex	r3, [r3]
 8005e22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	461a      	mov	r2, r3
 8005e32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e34:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e36:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e3c:	e841 2300 	strex	r3, r2, [r1]
 8005e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d1e6      	bne.n	8005e16 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2220      	movs	r2, #32
 8005e4c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e062      	b.n	8005f20 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0304 	and.w	r3, r3, #4
 8005e64:	2b04      	cmp	r3, #4
 8005e66:	d149      	bne.n	8005efc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e68:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e6c:	9300      	str	r3, [sp, #0]
 8005e6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e70:	2200      	movs	r2, #0
 8005e72:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 f856 	bl	8005f28 <UART_WaitOnFlagUntilTimeout>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d03c      	beq.n	8005efc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8a:	e853 3f00 	ldrex	r3, [r3]
 8005e8e:	623b      	str	r3, [r7, #32]
   return(result);
 8005e90:	6a3b      	ldr	r3, [r7, #32]
 8005e92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ea0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ea2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ea6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ea8:	e841 2300 	strex	r3, r2, [r1]
 8005eac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d1e6      	bne.n	8005e82 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	3308      	adds	r3, #8
 8005eba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	e853 3f00 	ldrex	r3, [r3]
 8005ec2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f023 0301 	bic.w	r3, r3, #1
 8005eca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	3308      	adds	r3, #8
 8005ed2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ed4:	61fa      	str	r2, [r7, #28]
 8005ed6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed8:	69b9      	ldr	r1, [r7, #24]
 8005eda:	69fa      	ldr	r2, [r7, #28]
 8005edc:	e841 2300 	strex	r3, r2, [r1]
 8005ee0:	617b      	str	r3, [r7, #20]
   return(result);
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d1e5      	bne.n	8005eb4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2220      	movs	r2, #32
 8005eec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e011      	b.n	8005f20 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2220      	movs	r2, #32
 8005f00:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2220      	movs	r2, #32
 8005f06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3758      	adds	r7, #88	@ 0x58
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	603b      	str	r3, [r7, #0]
 8005f34:	4613      	mov	r3, r2
 8005f36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f38:	e04f      	b.n	8005fda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f40:	d04b      	beq.n	8005fda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f42:	f7fc f8cd 	bl	80020e0 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	69ba      	ldr	r2, [r7, #24]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d302      	bcc.n	8005f58 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d101      	bne.n	8005f5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f58:	2303      	movs	r3, #3
 8005f5a:	e04e      	b.n	8005ffa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 0304 	and.w	r3, r3, #4
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d037      	beq.n	8005fda <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	2b80      	cmp	r3, #128	@ 0x80
 8005f6e:	d034      	beq.n	8005fda <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	2b40      	cmp	r3, #64	@ 0x40
 8005f74:	d031      	beq.n	8005fda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	69db      	ldr	r3, [r3, #28]
 8005f7c:	f003 0308 	and.w	r3, r3, #8
 8005f80:	2b08      	cmp	r3, #8
 8005f82:	d110      	bne.n	8005fa6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2208      	movs	r2, #8
 8005f8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	f000 f838 	bl	8006002 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2208      	movs	r2, #8
 8005f96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e029      	b.n	8005ffa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	69db      	ldr	r3, [r3, #28]
 8005fac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fb4:	d111      	bne.n	8005fda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005fbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f000 f81e 	bl	8006002 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e00f      	b.n	8005ffa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	69da      	ldr	r2, [r3, #28]
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	68ba      	ldr	r2, [r7, #8]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	bf0c      	ite	eq
 8005fea:	2301      	moveq	r3, #1
 8005fec:	2300      	movne	r3, #0
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	79fb      	ldrb	r3, [r7, #7]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d0a0      	beq.n	8005f3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006002:	b480      	push	{r7}
 8006004:	b095      	sub	sp, #84	@ 0x54
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006012:	e853 3f00 	ldrex	r3, [r3]
 8006016:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800601a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800601e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	461a      	mov	r2, r3
 8006026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006028:	643b      	str	r3, [r7, #64]	@ 0x40
 800602a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800602e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006030:	e841 2300 	strex	r3, r2, [r1]
 8006034:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006038:	2b00      	cmp	r3, #0
 800603a:	d1e6      	bne.n	800600a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	3308      	adds	r3, #8
 8006042:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006044:	6a3b      	ldr	r3, [r7, #32]
 8006046:	e853 3f00 	ldrex	r3, [r3]
 800604a:	61fb      	str	r3, [r7, #28]
   return(result);
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	f023 0301 	bic.w	r3, r3, #1
 8006052:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	3308      	adds	r3, #8
 800605a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800605c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800605e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006060:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006062:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006064:	e841 2300 	strex	r3, r2, [r1]
 8006068:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800606a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606c:	2b00      	cmp	r3, #0
 800606e:	d1e5      	bne.n	800603c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006074:	2b01      	cmp	r3, #1
 8006076:	d118      	bne.n	80060aa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	e853 3f00 	ldrex	r3, [r3]
 8006084:	60bb      	str	r3, [r7, #8]
   return(result);
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	f023 0310 	bic.w	r3, r3, #16
 800608c:	647b      	str	r3, [r7, #68]	@ 0x44
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	461a      	mov	r2, r3
 8006094:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006096:	61bb      	str	r3, [r7, #24]
 8006098:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609a:	6979      	ldr	r1, [r7, #20]
 800609c:	69ba      	ldr	r2, [r7, #24]
 800609e:	e841 2300 	strex	r3, r2, [r1]
 80060a2:	613b      	str	r3, [r7, #16]
   return(result);
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1e6      	bne.n	8006078 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2220      	movs	r2, #32
 80060ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80060be:	bf00      	nop
 80060c0:	3754      	adds	r7, #84	@ 0x54
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr
	...

080060cc <std>:
 80060cc:	2300      	movs	r3, #0
 80060ce:	b510      	push	{r4, lr}
 80060d0:	4604      	mov	r4, r0
 80060d2:	e9c0 3300 	strd	r3, r3, [r0]
 80060d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060da:	6083      	str	r3, [r0, #8]
 80060dc:	8181      	strh	r1, [r0, #12]
 80060de:	6643      	str	r3, [r0, #100]	@ 0x64
 80060e0:	81c2      	strh	r2, [r0, #14]
 80060e2:	6183      	str	r3, [r0, #24]
 80060e4:	4619      	mov	r1, r3
 80060e6:	2208      	movs	r2, #8
 80060e8:	305c      	adds	r0, #92	@ 0x5c
 80060ea:	f000 f921 	bl	8006330 <memset>
 80060ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006124 <std+0x58>)
 80060f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80060f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006128 <std+0x5c>)
 80060f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80060f6:	4b0d      	ldr	r3, [pc, #52]	@ (800612c <std+0x60>)
 80060f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80060fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006130 <std+0x64>)
 80060fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80060fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006134 <std+0x68>)
 8006100:	6224      	str	r4, [r4, #32]
 8006102:	429c      	cmp	r4, r3
 8006104:	d006      	beq.n	8006114 <std+0x48>
 8006106:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800610a:	4294      	cmp	r4, r2
 800610c:	d002      	beq.n	8006114 <std+0x48>
 800610e:	33d0      	adds	r3, #208	@ 0xd0
 8006110:	429c      	cmp	r4, r3
 8006112:	d105      	bne.n	8006120 <std+0x54>
 8006114:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800611c:	f000 b93a 	b.w	8006394 <__retarget_lock_init_recursive>
 8006120:	bd10      	pop	{r4, pc}
 8006122:	bf00      	nop
 8006124:	08006be9 	.word	0x08006be9
 8006128:	08006c0b 	.word	0x08006c0b
 800612c:	08006c43 	.word	0x08006c43
 8006130:	08006c67 	.word	0x08006c67
 8006134:	20000330 	.word	0x20000330

08006138 <stdio_exit_handler>:
 8006138:	4a02      	ldr	r2, [pc, #8]	@ (8006144 <stdio_exit_handler+0xc>)
 800613a:	4903      	ldr	r1, [pc, #12]	@ (8006148 <stdio_exit_handler+0x10>)
 800613c:	4803      	ldr	r0, [pc, #12]	@ (800614c <stdio_exit_handler+0x14>)
 800613e:	f000 b869 	b.w	8006214 <_fwalk_sglue>
 8006142:	bf00      	nop
 8006144:	20000010 	.word	0x20000010
 8006148:	08006b81 	.word	0x08006b81
 800614c:	20000020 	.word	0x20000020

08006150 <cleanup_stdio>:
 8006150:	6841      	ldr	r1, [r0, #4]
 8006152:	4b0c      	ldr	r3, [pc, #48]	@ (8006184 <cleanup_stdio+0x34>)
 8006154:	4299      	cmp	r1, r3
 8006156:	b510      	push	{r4, lr}
 8006158:	4604      	mov	r4, r0
 800615a:	d001      	beq.n	8006160 <cleanup_stdio+0x10>
 800615c:	f000 fd10 	bl	8006b80 <_fflush_r>
 8006160:	68a1      	ldr	r1, [r4, #8]
 8006162:	4b09      	ldr	r3, [pc, #36]	@ (8006188 <cleanup_stdio+0x38>)
 8006164:	4299      	cmp	r1, r3
 8006166:	d002      	beq.n	800616e <cleanup_stdio+0x1e>
 8006168:	4620      	mov	r0, r4
 800616a:	f000 fd09 	bl	8006b80 <_fflush_r>
 800616e:	68e1      	ldr	r1, [r4, #12]
 8006170:	4b06      	ldr	r3, [pc, #24]	@ (800618c <cleanup_stdio+0x3c>)
 8006172:	4299      	cmp	r1, r3
 8006174:	d004      	beq.n	8006180 <cleanup_stdio+0x30>
 8006176:	4620      	mov	r0, r4
 8006178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800617c:	f000 bd00 	b.w	8006b80 <_fflush_r>
 8006180:	bd10      	pop	{r4, pc}
 8006182:	bf00      	nop
 8006184:	20000330 	.word	0x20000330
 8006188:	20000398 	.word	0x20000398
 800618c:	20000400 	.word	0x20000400

08006190 <global_stdio_init.part.0>:
 8006190:	b510      	push	{r4, lr}
 8006192:	4b0b      	ldr	r3, [pc, #44]	@ (80061c0 <global_stdio_init.part.0+0x30>)
 8006194:	4c0b      	ldr	r4, [pc, #44]	@ (80061c4 <global_stdio_init.part.0+0x34>)
 8006196:	4a0c      	ldr	r2, [pc, #48]	@ (80061c8 <global_stdio_init.part.0+0x38>)
 8006198:	601a      	str	r2, [r3, #0]
 800619a:	4620      	mov	r0, r4
 800619c:	2200      	movs	r2, #0
 800619e:	2104      	movs	r1, #4
 80061a0:	f7ff ff94 	bl	80060cc <std>
 80061a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80061a8:	2201      	movs	r2, #1
 80061aa:	2109      	movs	r1, #9
 80061ac:	f7ff ff8e 	bl	80060cc <std>
 80061b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80061b4:	2202      	movs	r2, #2
 80061b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061ba:	2112      	movs	r1, #18
 80061bc:	f7ff bf86 	b.w	80060cc <std>
 80061c0:	20000468 	.word	0x20000468
 80061c4:	20000330 	.word	0x20000330
 80061c8:	08006139 	.word	0x08006139

080061cc <__sfp_lock_acquire>:
 80061cc:	4801      	ldr	r0, [pc, #4]	@ (80061d4 <__sfp_lock_acquire+0x8>)
 80061ce:	f000 b8e2 	b.w	8006396 <__retarget_lock_acquire_recursive>
 80061d2:	bf00      	nop
 80061d4:	2000046d 	.word	0x2000046d

080061d8 <__sfp_lock_release>:
 80061d8:	4801      	ldr	r0, [pc, #4]	@ (80061e0 <__sfp_lock_release+0x8>)
 80061da:	f000 b8dd 	b.w	8006398 <__retarget_lock_release_recursive>
 80061de:	bf00      	nop
 80061e0:	2000046d 	.word	0x2000046d

080061e4 <__sinit>:
 80061e4:	b510      	push	{r4, lr}
 80061e6:	4604      	mov	r4, r0
 80061e8:	f7ff fff0 	bl	80061cc <__sfp_lock_acquire>
 80061ec:	6a23      	ldr	r3, [r4, #32]
 80061ee:	b11b      	cbz	r3, 80061f8 <__sinit+0x14>
 80061f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061f4:	f7ff bff0 	b.w	80061d8 <__sfp_lock_release>
 80061f8:	4b04      	ldr	r3, [pc, #16]	@ (800620c <__sinit+0x28>)
 80061fa:	6223      	str	r3, [r4, #32]
 80061fc:	4b04      	ldr	r3, [pc, #16]	@ (8006210 <__sinit+0x2c>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d1f5      	bne.n	80061f0 <__sinit+0xc>
 8006204:	f7ff ffc4 	bl	8006190 <global_stdio_init.part.0>
 8006208:	e7f2      	b.n	80061f0 <__sinit+0xc>
 800620a:	bf00      	nop
 800620c:	08006151 	.word	0x08006151
 8006210:	20000468 	.word	0x20000468

08006214 <_fwalk_sglue>:
 8006214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006218:	4607      	mov	r7, r0
 800621a:	4688      	mov	r8, r1
 800621c:	4614      	mov	r4, r2
 800621e:	2600      	movs	r6, #0
 8006220:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006224:	f1b9 0901 	subs.w	r9, r9, #1
 8006228:	d505      	bpl.n	8006236 <_fwalk_sglue+0x22>
 800622a:	6824      	ldr	r4, [r4, #0]
 800622c:	2c00      	cmp	r4, #0
 800622e:	d1f7      	bne.n	8006220 <_fwalk_sglue+0xc>
 8006230:	4630      	mov	r0, r6
 8006232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006236:	89ab      	ldrh	r3, [r5, #12]
 8006238:	2b01      	cmp	r3, #1
 800623a:	d907      	bls.n	800624c <_fwalk_sglue+0x38>
 800623c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006240:	3301      	adds	r3, #1
 8006242:	d003      	beq.n	800624c <_fwalk_sglue+0x38>
 8006244:	4629      	mov	r1, r5
 8006246:	4638      	mov	r0, r7
 8006248:	47c0      	blx	r8
 800624a:	4306      	orrs	r6, r0
 800624c:	3568      	adds	r5, #104	@ 0x68
 800624e:	e7e9      	b.n	8006224 <_fwalk_sglue+0x10>

08006250 <iprintf>:
 8006250:	b40f      	push	{r0, r1, r2, r3}
 8006252:	b507      	push	{r0, r1, r2, lr}
 8006254:	4906      	ldr	r1, [pc, #24]	@ (8006270 <iprintf+0x20>)
 8006256:	ab04      	add	r3, sp, #16
 8006258:	6808      	ldr	r0, [r1, #0]
 800625a:	f853 2b04 	ldr.w	r2, [r3], #4
 800625e:	6881      	ldr	r1, [r0, #8]
 8006260:	9301      	str	r3, [sp, #4]
 8006262:	f000 f8c3 	bl	80063ec <_vfiprintf_r>
 8006266:	b003      	add	sp, #12
 8006268:	f85d eb04 	ldr.w	lr, [sp], #4
 800626c:	b004      	add	sp, #16
 800626e:	4770      	bx	lr
 8006270:	2000001c 	.word	0x2000001c

08006274 <_puts_r>:
 8006274:	6a03      	ldr	r3, [r0, #32]
 8006276:	b570      	push	{r4, r5, r6, lr}
 8006278:	6884      	ldr	r4, [r0, #8]
 800627a:	4605      	mov	r5, r0
 800627c:	460e      	mov	r6, r1
 800627e:	b90b      	cbnz	r3, 8006284 <_puts_r+0x10>
 8006280:	f7ff ffb0 	bl	80061e4 <__sinit>
 8006284:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006286:	07db      	lsls	r3, r3, #31
 8006288:	d405      	bmi.n	8006296 <_puts_r+0x22>
 800628a:	89a3      	ldrh	r3, [r4, #12]
 800628c:	0598      	lsls	r0, r3, #22
 800628e:	d402      	bmi.n	8006296 <_puts_r+0x22>
 8006290:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006292:	f000 f880 	bl	8006396 <__retarget_lock_acquire_recursive>
 8006296:	89a3      	ldrh	r3, [r4, #12]
 8006298:	0719      	lsls	r1, r3, #28
 800629a:	d502      	bpl.n	80062a2 <_puts_r+0x2e>
 800629c:	6923      	ldr	r3, [r4, #16]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d135      	bne.n	800630e <_puts_r+0x9a>
 80062a2:	4621      	mov	r1, r4
 80062a4:	4628      	mov	r0, r5
 80062a6:	f000 fd21 	bl	8006cec <__swsetup_r>
 80062aa:	b380      	cbz	r0, 800630e <_puts_r+0x9a>
 80062ac:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80062b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80062b2:	07da      	lsls	r2, r3, #31
 80062b4:	d405      	bmi.n	80062c2 <_puts_r+0x4e>
 80062b6:	89a3      	ldrh	r3, [r4, #12]
 80062b8:	059b      	lsls	r3, r3, #22
 80062ba:	d402      	bmi.n	80062c2 <_puts_r+0x4e>
 80062bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062be:	f000 f86b 	bl	8006398 <__retarget_lock_release_recursive>
 80062c2:	4628      	mov	r0, r5
 80062c4:	bd70      	pop	{r4, r5, r6, pc}
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	da04      	bge.n	80062d4 <_puts_r+0x60>
 80062ca:	69a2      	ldr	r2, [r4, #24]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	dc17      	bgt.n	8006300 <_puts_r+0x8c>
 80062d0:	290a      	cmp	r1, #10
 80062d2:	d015      	beq.n	8006300 <_puts_r+0x8c>
 80062d4:	6823      	ldr	r3, [r4, #0]
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	6022      	str	r2, [r4, #0]
 80062da:	7019      	strb	r1, [r3, #0]
 80062dc:	68a3      	ldr	r3, [r4, #8]
 80062de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80062e2:	3b01      	subs	r3, #1
 80062e4:	60a3      	str	r3, [r4, #8]
 80062e6:	2900      	cmp	r1, #0
 80062e8:	d1ed      	bne.n	80062c6 <_puts_r+0x52>
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	da11      	bge.n	8006312 <_puts_r+0x9e>
 80062ee:	4622      	mov	r2, r4
 80062f0:	210a      	movs	r1, #10
 80062f2:	4628      	mov	r0, r5
 80062f4:	f000 fcbb 	bl	8006c6e <__swbuf_r>
 80062f8:	3001      	adds	r0, #1
 80062fa:	d0d7      	beq.n	80062ac <_puts_r+0x38>
 80062fc:	250a      	movs	r5, #10
 80062fe:	e7d7      	b.n	80062b0 <_puts_r+0x3c>
 8006300:	4622      	mov	r2, r4
 8006302:	4628      	mov	r0, r5
 8006304:	f000 fcb3 	bl	8006c6e <__swbuf_r>
 8006308:	3001      	adds	r0, #1
 800630a:	d1e7      	bne.n	80062dc <_puts_r+0x68>
 800630c:	e7ce      	b.n	80062ac <_puts_r+0x38>
 800630e:	3e01      	subs	r6, #1
 8006310:	e7e4      	b.n	80062dc <_puts_r+0x68>
 8006312:	6823      	ldr	r3, [r4, #0]
 8006314:	1c5a      	adds	r2, r3, #1
 8006316:	6022      	str	r2, [r4, #0]
 8006318:	220a      	movs	r2, #10
 800631a:	701a      	strb	r2, [r3, #0]
 800631c:	e7ee      	b.n	80062fc <_puts_r+0x88>
	...

08006320 <puts>:
 8006320:	4b02      	ldr	r3, [pc, #8]	@ (800632c <puts+0xc>)
 8006322:	4601      	mov	r1, r0
 8006324:	6818      	ldr	r0, [r3, #0]
 8006326:	f7ff bfa5 	b.w	8006274 <_puts_r>
 800632a:	bf00      	nop
 800632c:	2000001c 	.word	0x2000001c

08006330 <memset>:
 8006330:	4402      	add	r2, r0
 8006332:	4603      	mov	r3, r0
 8006334:	4293      	cmp	r3, r2
 8006336:	d100      	bne.n	800633a <memset+0xa>
 8006338:	4770      	bx	lr
 800633a:	f803 1b01 	strb.w	r1, [r3], #1
 800633e:	e7f9      	b.n	8006334 <memset+0x4>

08006340 <__errno>:
 8006340:	4b01      	ldr	r3, [pc, #4]	@ (8006348 <__errno+0x8>)
 8006342:	6818      	ldr	r0, [r3, #0]
 8006344:	4770      	bx	lr
 8006346:	bf00      	nop
 8006348:	2000001c 	.word	0x2000001c

0800634c <__libc_init_array>:
 800634c:	b570      	push	{r4, r5, r6, lr}
 800634e:	4d0d      	ldr	r5, [pc, #52]	@ (8006384 <__libc_init_array+0x38>)
 8006350:	4c0d      	ldr	r4, [pc, #52]	@ (8006388 <__libc_init_array+0x3c>)
 8006352:	1b64      	subs	r4, r4, r5
 8006354:	10a4      	asrs	r4, r4, #2
 8006356:	2600      	movs	r6, #0
 8006358:	42a6      	cmp	r6, r4
 800635a:	d109      	bne.n	8006370 <__libc_init_array+0x24>
 800635c:	4d0b      	ldr	r5, [pc, #44]	@ (800638c <__libc_init_array+0x40>)
 800635e:	4c0c      	ldr	r4, [pc, #48]	@ (8006390 <__libc_init_array+0x44>)
 8006360:	f000 fe3e 	bl	8006fe0 <_init>
 8006364:	1b64      	subs	r4, r4, r5
 8006366:	10a4      	asrs	r4, r4, #2
 8006368:	2600      	movs	r6, #0
 800636a:	42a6      	cmp	r6, r4
 800636c:	d105      	bne.n	800637a <__libc_init_array+0x2e>
 800636e:	bd70      	pop	{r4, r5, r6, pc}
 8006370:	f855 3b04 	ldr.w	r3, [r5], #4
 8006374:	4798      	blx	r3
 8006376:	3601      	adds	r6, #1
 8006378:	e7ee      	b.n	8006358 <__libc_init_array+0xc>
 800637a:	f855 3b04 	ldr.w	r3, [r5], #4
 800637e:	4798      	blx	r3
 8006380:	3601      	adds	r6, #1
 8006382:	e7f2      	b.n	800636a <__libc_init_array+0x1e>
 8006384:	0800718c 	.word	0x0800718c
 8006388:	0800718c 	.word	0x0800718c
 800638c:	0800718c 	.word	0x0800718c
 8006390:	08007190 	.word	0x08007190

08006394 <__retarget_lock_init_recursive>:
 8006394:	4770      	bx	lr

08006396 <__retarget_lock_acquire_recursive>:
 8006396:	4770      	bx	lr

08006398 <__retarget_lock_release_recursive>:
 8006398:	4770      	bx	lr

0800639a <__sfputc_r>:
 800639a:	6893      	ldr	r3, [r2, #8]
 800639c:	3b01      	subs	r3, #1
 800639e:	2b00      	cmp	r3, #0
 80063a0:	b410      	push	{r4}
 80063a2:	6093      	str	r3, [r2, #8]
 80063a4:	da08      	bge.n	80063b8 <__sfputc_r+0x1e>
 80063a6:	6994      	ldr	r4, [r2, #24]
 80063a8:	42a3      	cmp	r3, r4
 80063aa:	db01      	blt.n	80063b0 <__sfputc_r+0x16>
 80063ac:	290a      	cmp	r1, #10
 80063ae:	d103      	bne.n	80063b8 <__sfputc_r+0x1e>
 80063b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063b4:	f000 bc5b 	b.w	8006c6e <__swbuf_r>
 80063b8:	6813      	ldr	r3, [r2, #0]
 80063ba:	1c58      	adds	r0, r3, #1
 80063bc:	6010      	str	r0, [r2, #0]
 80063be:	7019      	strb	r1, [r3, #0]
 80063c0:	4608      	mov	r0, r1
 80063c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <__sfputs_r>:
 80063c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ca:	4606      	mov	r6, r0
 80063cc:	460f      	mov	r7, r1
 80063ce:	4614      	mov	r4, r2
 80063d0:	18d5      	adds	r5, r2, r3
 80063d2:	42ac      	cmp	r4, r5
 80063d4:	d101      	bne.n	80063da <__sfputs_r+0x12>
 80063d6:	2000      	movs	r0, #0
 80063d8:	e007      	b.n	80063ea <__sfputs_r+0x22>
 80063da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063de:	463a      	mov	r2, r7
 80063e0:	4630      	mov	r0, r6
 80063e2:	f7ff ffda 	bl	800639a <__sfputc_r>
 80063e6:	1c43      	adds	r3, r0, #1
 80063e8:	d1f3      	bne.n	80063d2 <__sfputs_r+0xa>
 80063ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080063ec <_vfiprintf_r>:
 80063ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f0:	460d      	mov	r5, r1
 80063f2:	b09d      	sub	sp, #116	@ 0x74
 80063f4:	4614      	mov	r4, r2
 80063f6:	4698      	mov	r8, r3
 80063f8:	4606      	mov	r6, r0
 80063fa:	b118      	cbz	r0, 8006404 <_vfiprintf_r+0x18>
 80063fc:	6a03      	ldr	r3, [r0, #32]
 80063fe:	b90b      	cbnz	r3, 8006404 <_vfiprintf_r+0x18>
 8006400:	f7ff fef0 	bl	80061e4 <__sinit>
 8006404:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006406:	07d9      	lsls	r1, r3, #31
 8006408:	d405      	bmi.n	8006416 <_vfiprintf_r+0x2a>
 800640a:	89ab      	ldrh	r3, [r5, #12]
 800640c:	059a      	lsls	r2, r3, #22
 800640e:	d402      	bmi.n	8006416 <_vfiprintf_r+0x2a>
 8006410:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006412:	f7ff ffc0 	bl	8006396 <__retarget_lock_acquire_recursive>
 8006416:	89ab      	ldrh	r3, [r5, #12]
 8006418:	071b      	lsls	r3, r3, #28
 800641a:	d501      	bpl.n	8006420 <_vfiprintf_r+0x34>
 800641c:	692b      	ldr	r3, [r5, #16]
 800641e:	b99b      	cbnz	r3, 8006448 <_vfiprintf_r+0x5c>
 8006420:	4629      	mov	r1, r5
 8006422:	4630      	mov	r0, r6
 8006424:	f000 fc62 	bl	8006cec <__swsetup_r>
 8006428:	b170      	cbz	r0, 8006448 <_vfiprintf_r+0x5c>
 800642a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800642c:	07dc      	lsls	r4, r3, #31
 800642e:	d504      	bpl.n	800643a <_vfiprintf_r+0x4e>
 8006430:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006434:	b01d      	add	sp, #116	@ 0x74
 8006436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800643a:	89ab      	ldrh	r3, [r5, #12]
 800643c:	0598      	lsls	r0, r3, #22
 800643e:	d4f7      	bmi.n	8006430 <_vfiprintf_r+0x44>
 8006440:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006442:	f7ff ffa9 	bl	8006398 <__retarget_lock_release_recursive>
 8006446:	e7f3      	b.n	8006430 <_vfiprintf_r+0x44>
 8006448:	2300      	movs	r3, #0
 800644a:	9309      	str	r3, [sp, #36]	@ 0x24
 800644c:	2320      	movs	r3, #32
 800644e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006452:	f8cd 800c 	str.w	r8, [sp, #12]
 8006456:	2330      	movs	r3, #48	@ 0x30
 8006458:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006608 <_vfiprintf_r+0x21c>
 800645c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006460:	f04f 0901 	mov.w	r9, #1
 8006464:	4623      	mov	r3, r4
 8006466:	469a      	mov	sl, r3
 8006468:	f813 2b01 	ldrb.w	r2, [r3], #1
 800646c:	b10a      	cbz	r2, 8006472 <_vfiprintf_r+0x86>
 800646e:	2a25      	cmp	r2, #37	@ 0x25
 8006470:	d1f9      	bne.n	8006466 <_vfiprintf_r+0x7a>
 8006472:	ebba 0b04 	subs.w	fp, sl, r4
 8006476:	d00b      	beq.n	8006490 <_vfiprintf_r+0xa4>
 8006478:	465b      	mov	r3, fp
 800647a:	4622      	mov	r2, r4
 800647c:	4629      	mov	r1, r5
 800647e:	4630      	mov	r0, r6
 8006480:	f7ff ffa2 	bl	80063c8 <__sfputs_r>
 8006484:	3001      	adds	r0, #1
 8006486:	f000 80a7 	beq.w	80065d8 <_vfiprintf_r+0x1ec>
 800648a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800648c:	445a      	add	r2, fp
 800648e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006490:	f89a 3000 	ldrb.w	r3, [sl]
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 809f 	beq.w	80065d8 <_vfiprintf_r+0x1ec>
 800649a:	2300      	movs	r3, #0
 800649c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80064a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80064a4:	f10a 0a01 	add.w	sl, sl, #1
 80064a8:	9304      	str	r3, [sp, #16]
 80064aa:	9307      	str	r3, [sp, #28]
 80064ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80064b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80064b2:	4654      	mov	r4, sl
 80064b4:	2205      	movs	r2, #5
 80064b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064ba:	4853      	ldr	r0, [pc, #332]	@ (8006608 <_vfiprintf_r+0x21c>)
 80064bc:	f7f9 fe88 	bl	80001d0 <memchr>
 80064c0:	9a04      	ldr	r2, [sp, #16]
 80064c2:	b9d8      	cbnz	r0, 80064fc <_vfiprintf_r+0x110>
 80064c4:	06d1      	lsls	r1, r2, #27
 80064c6:	bf44      	itt	mi
 80064c8:	2320      	movmi	r3, #32
 80064ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80064ce:	0713      	lsls	r3, r2, #28
 80064d0:	bf44      	itt	mi
 80064d2:	232b      	movmi	r3, #43	@ 0x2b
 80064d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80064d8:	f89a 3000 	ldrb.w	r3, [sl]
 80064dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80064de:	d015      	beq.n	800650c <_vfiprintf_r+0x120>
 80064e0:	9a07      	ldr	r2, [sp, #28]
 80064e2:	4654      	mov	r4, sl
 80064e4:	2000      	movs	r0, #0
 80064e6:	f04f 0c0a 	mov.w	ip, #10
 80064ea:	4621      	mov	r1, r4
 80064ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064f0:	3b30      	subs	r3, #48	@ 0x30
 80064f2:	2b09      	cmp	r3, #9
 80064f4:	d94b      	bls.n	800658e <_vfiprintf_r+0x1a2>
 80064f6:	b1b0      	cbz	r0, 8006526 <_vfiprintf_r+0x13a>
 80064f8:	9207      	str	r2, [sp, #28]
 80064fa:	e014      	b.n	8006526 <_vfiprintf_r+0x13a>
 80064fc:	eba0 0308 	sub.w	r3, r0, r8
 8006500:	fa09 f303 	lsl.w	r3, r9, r3
 8006504:	4313      	orrs	r3, r2
 8006506:	9304      	str	r3, [sp, #16]
 8006508:	46a2      	mov	sl, r4
 800650a:	e7d2      	b.n	80064b2 <_vfiprintf_r+0xc6>
 800650c:	9b03      	ldr	r3, [sp, #12]
 800650e:	1d19      	adds	r1, r3, #4
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	9103      	str	r1, [sp, #12]
 8006514:	2b00      	cmp	r3, #0
 8006516:	bfbb      	ittet	lt
 8006518:	425b      	neglt	r3, r3
 800651a:	f042 0202 	orrlt.w	r2, r2, #2
 800651e:	9307      	strge	r3, [sp, #28]
 8006520:	9307      	strlt	r3, [sp, #28]
 8006522:	bfb8      	it	lt
 8006524:	9204      	strlt	r2, [sp, #16]
 8006526:	7823      	ldrb	r3, [r4, #0]
 8006528:	2b2e      	cmp	r3, #46	@ 0x2e
 800652a:	d10a      	bne.n	8006542 <_vfiprintf_r+0x156>
 800652c:	7863      	ldrb	r3, [r4, #1]
 800652e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006530:	d132      	bne.n	8006598 <_vfiprintf_r+0x1ac>
 8006532:	9b03      	ldr	r3, [sp, #12]
 8006534:	1d1a      	adds	r2, r3, #4
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	9203      	str	r2, [sp, #12]
 800653a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800653e:	3402      	adds	r4, #2
 8006540:	9305      	str	r3, [sp, #20]
 8006542:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006618 <_vfiprintf_r+0x22c>
 8006546:	7821      	ldrb	r1, [r4, #0]
 8006548:	2203      	movs	r2, #3
 800654a:	4650      	mov	r0, sl
 800654c:	f7f9 fe40 	bl	80001d0 <memchr>
 8006550:	b138      	cbz	r0, 8006562 <_vfiprintf_r+0x176>
 8006552:	9b04      	ldr	r3, [sp, #16]
 8006554:	eba0 000a 	sub.w	r0, r0, sl
 8006558:	2240      	movs	r2, #64	@ 0x40
 800655a:	4082      	lsls	r2, r0
 800655c:	4313      	orrs	r3, r2
 800655e:	3401      	adds	r4, #1
 8006560:	9304      	str	r3, [sp, #16]
 8006562:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006566:	4829      	ldr	r0, [pc, #164]	@ (800660c <_vfiprintf_r+0x220>)
 8006568:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800656c:	2206      	movs	r2, #6
 800656e:	f7f9 fe2f 	bl	80001d0 <memchr>
 8006572:	2800      	cmp	r0, #0
 8006574:	d03f      	beq.n	80065f6 <_vfiprintf_r+0x20a>
 8006576:	4b26      	ldr	r3, [pc, #152]	@ (8006610 <_vfiprintf_r+0x224>)
 8006578:	bb1b      	cbnz	r3, 80065c2 <_vfiprintf_r+0x1d6>
 800657a:	9b03      	ldr	r3, [sp, #12]
 800657c:	3307      	adds	r3, #7
 800657e:	f023 0307 	bic.w	r3, r3, #7
 8006582:	3308      	adds	r3, #8
 8006584:	9303      	str	r3, [sp, #12]
 8006586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006588:	443b      	add	r3, r7
 800658a:	9309      	str	r3, [sp, #36]	@ 0x24
 800658c:	e76a      	b.n	8006464 <_vfiprintf_r+0x78>
 800658e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006592:	460c      	mov	r4, r1
 8006594:	2001      	movs	r0, #1
 8006596:	e7a8      	b.n	80064ea <_vfiprintf_r+0xfe>
 8006598:	2300      	movs	r3, #0
 800659a:	3401      	adds	r4, #1
 800659c:	9305      	str	r3, [sp, #20]
 800659e:	4619      	mov	r1, r3
 80065a0:	f04f 0c0a 	mov.w	ip, #10
 80065a4:	4620      	mov	r0, r4
 80065a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80065aa:	3a30      	subs	r2, #48	@ 0x30
 80065ac:	2a09      	cmp	r2, #9
 80065ae:	d903      	bls.n	80065b8 <_vfiprintf_r+0x1cc>
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d0c6      	beq.n	8006542 <_vfiprintf_r+0x156>
 80065b4:	9105      	str	r1, [sp, #20]
 80065b6:	e7c4      	b.n	8006542 <_vfiprintf_r+0x156>
 80065b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80065bc:	4604      	mov	r4, r0
 80065be:	2301      	movs	r3, #1
 80065c0:	e7f0      	b.n	80065a4 <_vfiprintf_r+0x1b8>
 80065c2:	ab03      	add	r3, sp, #12
 80065c4:	9300      	str	r3, [sp, #0]
 80065c6:	462a      	mov	r2, r5
 80065c8:	4b12      	ldr	r3, [pc, #72]	@ (8006614 <_vfiprintf_r+0x228>)
 80065ca:	a904      	add	r1, sp, #16
 80065cc:	4630      	mov	r0, r6
 80065ce:	f3af 8000 	nop.w
 80065d2:	4607      	mov	r7, r0
 80065d4:	1c78      	adds	r0, r7, #1
 80065d6:	d1d6      	bne.n	8006586 <_vfiprintf_r+0x19a>
 80065d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80065da:	07d9      	lsls	r1, r3, #31
 80065dc:	d405      	bmi.n	80065ea <_vfiprintf_r+0x1fe>
 80065de:	89ab      	ldrh	r3, [r5, #12]
 80065e0:	059a      	lsls	r2, r3, #22
 80065e2:	d402      	bmi.n	80065ea <_vfiprintf_r+0x1fe>
 80065e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80065e6:	f7ff fed7 	bl	8006398 <__retarget_lock_release_recursive>
 80065ea:	89ab      	ldrh	r3, [r5, #12]
 80065ec:	065b      	lsls	r3, r3, #25
 80065ee:	f53f af1f 	bmi.w	8006430 <_vfiprintf_r+0x44>
 80065f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80065f4:	e71e      	b.n	8006434 <_vfiprintf_r+0x48>
 80065f6:	ab03      	add	r3, sp, #12
 80065f8:	9300      	str	r3, [sp, #0]
 80065fa:	462a      	mov	r2, r5
 80065fc:	4b05      	ldr	r3, [pc, #20]	@ (8006614 <_vfiprintf_r+0x228>)
 80065fe:	a904      	add	r1, sp, #16
 8006600:	4630      	mov	r0, r6
 8006602:	f000 f91b 	bl	800683c <_printf_i>
 8006606:	e7e4      	b.n	80065d2 <_vfiprintf_r+0x1e6>
 8006608:	08007150 	.word	0x08007150
 800660c:	0800715a 	.word	0x0800715a
 8006610:	00000000 	.word	0x00000000
 8006614:	080063c9 	.word	0x080063c9
 8006618:	08007156 	.word	0x08007156

0800661c <sbrk_aligned>:
 800661c:	b570      	push	{r4, r5, r6, lr}
 800661e:	4e0f      	ldr	r6, [pc, #60]	@ (800665c <sbrk_aligned+0x40>)
 8006620:	460c      	mov	r4, r1
 8006622:	6831      	ldr	r1, [r6, #0]
 8006624:	4605      	mov	r5, r0
 8006626:	b911      	cbnz	r1, 800662e <sbrk_aligned+0x12>
 8006628:	f000 fc4c 	bl	8006ec4 <_sbrk_r>
 800662c:	6030      	str	r0, [r6, #0]
 800662e:	4621      	mov	r1, r4
 8006630:	4628      	mov	r0, r5
 8006632:	f000 fc47 	bl	8006ec4 <_sbrk_r>
 8006636:	1c43      	adds	r3, r0, #1
 8006638:	d103      	bne.n	8006642 <sbrk_aligned+0x26>
 800663a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800663e:	4620      	mov	r0, r4
 8006640:	bd70      	pop	{r4, r5, r6, pc}
 8006642:	1cc4      	adds	r4, r0, #3
 8006644:	f024 0403 	bic.w	r4, r4, #3
 8006648:	42a0      	cmp	r0, r4
 800664a:	d0f8      	beq.n	800663e <sbrk_aligned+0x22>
 800664c:	1a21      	subs	r1, r4, r0
 800664e:	4628      	mov	r0, r5
 8006650:	f000 fc38 	bl	8006ec4 <_sbrk_r>
 8006654:	3001      	adds	r0, #1
 8006656:	d1f2      	bne.n	800663e <sbrk_aligned+0x22>
 8006658:	e7ef      	b.n	800663a <sbrk_aligned+0x1e>
 800665a:	bf00      	nop
 800665c:	20000470 	.word	0x20000470

08006660 <_malloc_r>:
 8006660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006664:	1ccd      	adds	r5, r1, #3
 8006666:	f025 0503 	bic.w	r5, r5, #3
 800666a:	3508      	adds	r5, #8
 800666c:	2d0c      	cmp	r5, #12
 800666e:	bf38      	it	cc
 8006670:	250c      	movcc	r5, #12
 8006672:	2d00      	cmp	r5, #0
 8006674:	4606      	mov	r6, r0
 8006676:	db01      	blt.n	800667c <_malloc_r+0x1c>
 8006678:	42a9      	cmp	r1, r5
 800667a:	d904      	bls.n	8006686 <_malloc_r+0x26>
 800667c:	230c      	movs	r3, #12
 800667e:	6033      	str	r3, [r6, #0]
 8006680:	2000      	movs	r0, #0
 8006682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006686:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800675c <_malloc_r+0xfc>
 800668a:	f000 faa1 	bl	8006bd0 <__malloc_lock>
 800668e:	f8d8 3000 	ldr.w	r3, [r8]
 8006692:	461c      	mov	r4, r3
 8006694:	bb44      	cbnz	r4, 80066e8 <_malloc_r+0x88>
 8006696:	4629      	mov	r1, r5
 8006698:	4630      	mov	r0, r6
 800669a:	f7ff ffbf 	bl	800661c <sbrk_aligned>
 800669e:	1c43      	adds	r3, r0, #1
 80066a0:	4604      	mov	r4, r0
 80066a2:	d158      	bne.n	8006756 <_malloc_r+0xf6>
 80066a4:	f8d8 4000 	ldr.w	r4, [r8]
 80066a8:	4627      	mov	r7, r4
 80066aa:	2f00      	cmp	r7, #0
 80066ac:	d143      	bne.n	8006736 <_malloc_r+0xd6>
 80066ae:	2c00      	cmp	r4, #0
 80066b0:	d04b      	beq.n	800674a <_malloc_r+0xea>
 80066b2:	6823      	ldr	r3, [r4, #0]
 80066b4:	4639      	mov	r1, r7
 80066b6:	4630      	mov	r0, r6
 80066b8:	eb04 0903 	add.w	r9, r4, r3
 80066bc:	f000 fc02 	bl	8006ec4 <_sbrk_r>
 80066c0:	4581      	cmp	r9, r0
 80066c2:	d142      	bne.n	800674a <_malloc_r+0xea>
 80066c4:	6821      	ldr	r1, [r4, #0]
 80066c6:	1a6d      	subs	r5, r5, r1
 80066c8:	4629      	mov	r1, r5
 80066ca:	4630      	mov	r0, r6
 80066cc:	f7ff ffa6 	bl	800661c <sbrk_aligned>
 80066d0:	3001      	adds	r0, #1
 80066d2:	d03a      	beq.n	800674a <_malloc_r+0xea>
 80066d4:	6823      	ldr	r3, [r4, #0]
 80066d6:	442b      	add	r3, r5
 80066d8:	6023      	str	r3, [r4, #0]
 80066da:	f8d8 3000 	ldr.w	r3, [r8]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	bb62      	cbnz	r2, 800673c <_malloc_r+0xdc>
 80066e2:	f8c8 7000 	str.w	r7, [r8]
 80066e6:	e00f      	b.n	8006708 <_malloc_r+0xa8>
 80066e8:	6822      	ldr	r2, [r4, #0]
 80066ea:	1b52      	subs	r2, r2, r5
 80066ec:	d420      	bmi.n	8006730 <_malloc_r+0xd0>
 80066ee:	2a0b      	cmp	r2, #11
 80066f0:	d917      	bls.n	8006722 <_malloc_r+0xc2>
 80066f2:	1961      	adds	r1, r4, r5
 80066f4:	42a3      	cmp	r3, r4
 80066f6:	6025      	str	r5, [r4, #0]
 80066f8:	bf18      	it	ne
 80066fa:	6059      	strne	r1, [r3, #4]
 80066fc:	6863      	ldr	r3, [r4, #4]
 80066fe:	bf08      	it	eq
 8006700:	f8c8 1000 	streq.w	r1, [r8]
 8006704:	5162      	str	r2, [r4, r5]
 8006706:	604b      	str	r3, [r1, #4]
 8006708:	4630      	mov	r0, r6
 800670a:	f000 fa67 	bl	8006bdc <__malloc_unlock>
 800670e:	f104 000b 	add.w	r0, r4, #11
 8006712:	1d23      	adds	r3, r4, #4
 8006714:	f020 0007 	bic.w	r0, r0, #7
 8006718:	1ac2      	subs	r2, r0, r3
 800671a:	bf1c      	itt	ne
 800671c:	1a1b      	subne	r3, r3, r0
 800671e:	50a3      	strne	r3, [r4, r2]
 8006720:	e7af      	b.n	8006682 <_malloc_r+0x22>
 8006722:	6862      	ldr	r2, [r4, #4]
 8006724:	42a3      	cmp	r3, r4
 8006726:	bf0c      	ite	eq
 8006728:	f8c8 2000 	streq.w	r2, [r8]
 800672c:	605a      	strne	r2, [r3, #4]
 800672e:	e7eb      	b.n	8006708 <_malloc_r+0xa8>
 8006730:	4623      	mov	r3, r4
 8006732:	6864      	ldr	r4, [r4, #4]
 8006734:	e7ae      	b.n	8006694 <_malloc_r+0x34>
 8006736:	463c      	mov	r4, r7
 8006738:	687f      	ldr	r7, [r7, #4]
 800673a:	e7b6      	b.n	80066aa <_malloc_r+0x4a>
 800673c:	461a      	mov	r2, r3
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	42a3      	cmp	r3, r4
 8006742:	d1fb      	bne.n	800673c <_malloc_r+0xdc>
 8006744:	2300      	movs	r3, #0
 8006746:	6053      	str	r3, [r2, #4]
 8006748:	e7de      	b.n	8006708 <_malloc_r+0xa8>
 800674a:	230c      	movs	r3, #12
 800674c:	6033      	str	r3, [r6, #0]
 800674e:	4630      	mov	r0, r6
 8006750:	f000 fa44 	bl	8006bdc <__malloc_unlock>
 8006754:	e794      	b.n	8006680 <_malloc_r+0x20>
 8006756:	6005      	str	r5, [r0, #0]
 8006758:	e7d6      	b.n	8006708 <_malloc_r+0xa8>
 800675a:	bf00      	nop
 800675c:	20000474 	.word	0x20000474

08006760 <_printf_common>:
 8006760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006764:	4616      	mov	r6, r2
 8006766:	4698      	mov	r8, r3
 8006768:	688a      	ldr	r2, [r1, #8]
 800676a:	690b      	ldr	r3, [r1, #16]
 800676c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006770:	4293      	cmp	r3, r2
 8006772:	bfb8      	it	lt
 8006774:	4613      	movlt	r3, r2
 8006776:	6033      	str	r3, [r6, #0]
 8006778:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800677c:	4607      	mov	r7, r0
 800677e:	460c      	mov	r4, r1
 8006780:	b10a      	cbz	r2, 8006786 <_printf_common+0x26>
 8006782:	3301      	adds	r3, #1
 8006784:	6033      	str	r3, [r6, #0]
 8006786:	6823      	ldr	r3, [r4, #0]
 8006788:	0699      	lsls	r1, r3, #26
 800678a:	bf42      	ittt	mi
 800678c:	6833      	ldrmi	r3, [r6, #0]
 800678e:	3302      	addmi	r3, #2
 8006790:	6033      	strmi	r3, [r6, #0]
 8006792:	6825      	ldr	r5, [r4, #0]
 8006794:	f015 0506 	ands.w	r5, r5, #6
 8006798:	d106      	bne.n	80067a8 <_printf_common+0x48>
 800679a:	f104 0a19 	add.w	sl, r4, #25
 800679e:	68e3      	ldr	r3, [r4, #12]
 80067a0:	6832      	ldr	r2, [r6, #0]
 80067a2:	1a9b      	subs	r3, r3, r2
 80067a4:	42ab      	cmp	r3, r5
 80067a6:	dc26      	bgt.n	80067f6 <_printf_common+0x96>
 80067a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067ac:	6822      	ldr	r2, [r4, #0]
 80067ae:	3b00      	subs	r3, #0
 80067b0:	bf18      	it	ne
 80067b2:	2301      	movne	r3, #1
 80067b4:	0692      	lsls	r2, r2, #26
 80067b6:	d42b      	bmi.n	8006810 <_printf_common+0xb0>
 80067b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80067bc:	4641      	mov	r1, r8
 80067be:	4638      	mov	r0, r7
 80067c0:	47c8      	blx	r9
 80067c2:	3001      	adds	r0, #1
 80067c4:	d01e      	beq.n	8006804 <_printf_common+0xa4>
 80067c6:	6823      	ldr	r3, [r4, #0]
 80067c8:	6922      	ldr	r2, [r4, #16]
 80067ca:	f003 0306 	and.w	r3, r3, #6
 80067ce:	2b04      	cmp	r3, #4
 80067d0:	bf02      	ittt	eq
 80067d2:	68e5      	ldreq	r5, [r4, #12]
 80067d4:	6833      	ldreq	r3, [r6, #0]
 80067d6:	1aed      	subeq	r5, r5, r3
 80067d8:	68a3      	ldr	r3, [r4, #8]
 80067da:	bf0c      	ite	eq
 80067dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067e0:	2500      	movne	r5, #0
 80067e2:	4293      	cmp	r3, r2
 80067e4:	bfc4      	itt	gt
 80067e6:	1a9b      	subgt	r3, r3, r2
 80067e8:	18ed      	addgt	r5, r5, r3
 80067ea:	2600      	movs	r6, #0
 80067ec:	341a      	adds	r4, #26
 80067ee:	42b5      	cmp	r5, r6
 80067f0:	d11a      	bne.n	8006828 <_printf_common+0xc8>
 80067f2:	2000      	movs	r0, #0
 80067f4:	e008      	b.n	8006808 <_printf_common+0xa8>
 80067f6:	2301      	movs	r3, #1
 80067f8:	4652      	mov	r2, sl
 80067fa:	4641      	mov	r1, r8
 80067fc:	4638      	mov	r0, r7
 80067fe:	47c8      	blx	r9
 8006800:	3001      	adds	r0, #1
 8006802:	d103      	bne.n	800680c <_printf_common+0xac>
 8006804:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800680c:	3501      	adds	r5, #1
 800680e:	e7c6      	b.n	800679e <_printf_common+0x3e>
 8006810:	18e1      	adds	r1, r4, r3
 8006812:	1c5a      	adds	r2, r3, #1
 8006814:	2030      	movs	r0, #48	@ 0x30
 8006816:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800681a:	4422      	add	r2, r4
 800681c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006820:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006824:	3302      	adds	r3, #2
 8006826:	e7c7      	b.n	80067b8 <_printf_common+0x58>
 8006828:	2301      	movs	r3, #1
 800682a:	4622      	mov	r2, r4
 800682c:	4641      	mov	r1, r8
 800682e:	4638      	mov	r0, r7
 8006830:	47c8      	blx	r9
 8006832:	3001      	adds	r0, #1
 8006834:	d0e6      	beq.n	8006804 <_printf_common+0xa4>
 8006836:	3601      	adds	r6, #1
 8006838:	e7d9      	b.n	80067ee <_printf_common+0x8e>
	...

0800683c <_printf_i>:
 800683c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006840:	7e0f      	ldrb	r7, [r1, #24]
 8006842:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006844:	2f78      	cmp	r7, #120	@ 0x78
 8006846:	4691      	mov	r9, r2
 8006848:	4680      	mov	r8, r0
 800684a:	460c      	mov	r4, r1
 800684c:	469a      	mov	sl, r3
 800684e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006852:	d807      	bhi.n	8006864 <_printf_i+0x28>
 8006854:	2f62      	cmp	r7, #98	@ 0x62
 8006856:	d80a      	bhi.n	800686e <_printf_i+0x32>
 8006858:	2f00      	cmp	r7, #0
 800685a:	f000 80d1 	beq.w	8006a00 <_printf_i+0x1c4>
 800685e:	2f58      	cmp	r7, #88	@ 0x58
 8006860:	f000 80b8 	beq.w	80069d4 <_printf_i+0x198>
 8006864:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006868:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800686c:	e03a      	b.n	80068e4 <_printf_i+0xa8>
 800686e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006872:	2b15      	cmp	r3, #21
 8006874:	d8f6      	bhi.n	8006864 <_printf_i+0x28>
 8006876:	a101      	add	r1, pc, #4	@ (adr r1, 800687c <_printf_i+0x40>)
 8006878:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800687c:	080068d5 	.word	0x080068d5
 8006880:	080068e9 	.word	0x080068e9
 8006884:	08006865 	.word	0x08006865
 8006888:	08006865 	.word	0x08006865
 800688c:	08006865 	.word	0x08006865
 8006890:	08006865 	.word	0x08006865
 8006894:	080068e9 	.word	0x080068e9
 8006898:	08006865 	.word	0x08006865
 800689c:	08006865 	.word	0x08006865
 80068a0:	08006865 	.word	0x08006865
 80068a4:	08006865 	.word	0x08006865
 80068a8:	080069e7 	.word	0x080069e7
 80068ac:	08006913 	.word	0x08006913
 80068b0:	080069a1 	.word	0x080069a1
 80068b4:	08006865 	.word	0x08006865
 80068b8:	08006865 	.word	0x08006865
 80068bc:	08006a09 	.word	0x08006a09
 80068c0:	08006865 	.word	0x08006865
 80068c4:	08006913 	.word	0x08006913
 80068c8:	08006865 	.word	0x08006865
 80068cc:	08006865 	.word	0x08006865
 80068d0:	080069a9 	.word	0x080069a9
 80068d4:	6833      	ldr	r3, [r6, #0]
 80068d6:	1d1a      	adds	r2, r3, #4
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	6032      	str	r2, [r6, #0]
 80068dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068e4:	2301      	movs	r3, #1
 80068e6:	e09c      	b.n	8006a22 <_printf_i+0x1e6>
 80068e8:	6833      	ldr	r3, [r6, #0]
 80068ea:	6820      	ldr	r0, [r4, #0]
 80068ec:	1d19      	adds	r1, r3, #4
 80068ee:	6031      	str	r1, [r6, #0]
 80068f0:	0606      	lsls	r6, r0, #24
 80068f2:	d501      	bpl.n	80068f8 <_printf_i+0xbc>
 80068f4:	681d      	ldr	r5, [r3, #0]
 80068f6:	e003      	b.n	8006900 <_printf_i+0xc4>
 80068f8:	0645      	lsls	r5, r0, #25
 80068fa:	d5fb      	bpl.n	80068f4 <_printf_i+0xb8>
 80068fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006900:	2d00      	cmp	r5, #0
 8006902:	da03      	bge.n	800690c <_printf_i+0xd0>
 8006904:	232d      	movs	r3, #45	@ 0x2d
 8006906:	426d      	negs	r5, r5
 8006908:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800690c:	4858      	ldr	r0, [pc, #352]	@ (8006a70 <_printf_i+0x234>)
 800690e:	230a      	movs	r3, #10
 8006910:	e011      	b.n	8006936 <_printf_i+0xfa>
 8006912:	6821      	ldr	r1, [r4, #0]
 8006914:	6833      	ldr	r3, [r6, #0]
 8006916:	0608      	lsls	r0, r1, #24
 8006918:	f853 5b04 	ldr.w	r5, [r3], #4
 800691c:	d402      	bmi.n	8006924 <_printf_i+0xe8>
 800691e:	0649      	lsls	r1, r1, #25
 8006920:	bf48      	it	mi
 8006922:	b2ad      	uxthmi	r5, r5
 8006924:	2f6f      	cmp	r7, #111	@ 0x6f
 8006926:	4852      	ldr	r0, [pc, #328]	@ (8006a70 <_printf_i+0x234>)
 8006928:	6033      	str	r3, [r6, #0]
 800692a:	bf14      	ite	ne
 800692c:	230a      	movne	r3, #10
 800692e:	2308      	moveq	r3, #8
 8006930:	2100      	movs	r1, #0
 8006932:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006936:	6866      	ldr	r6, [r4, #4]
 8006938:	60a6      	str	r6, [r4, #8]
 800693a:	2e00      	cmp	r6, #0
 800693c:	db05      	blt.n	800694a <_printf_i+0x10e>
 800693e:	6821      	ldr	r1, [r4, #0]
 8006940:	432e      	orrs	r6, r5
 8006942:	f021 0104 	bic.w	r1, r1, #4
 8006946:	6021      	str	r1, [r4, #0]
 8006948:	d04b      	beq.n	80069e2 <_printf_i+0x1a6>
 800694a:	4616      	mov	r6, r2
 800694c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006950:	fb03 5711 	mls	r7, r3, r1, r5
 8006954:	5dc7      	ldrb	r7, [r0, r7]
 8006956:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800695a:	462f      	mov	r7, r5
 800695c:	42bb      	cmp	r3, r7
 800695e:	460d      	mov	r5, r1
 8006960:	d9f4      	bls.n	800694c <_printf_i+0x110>
 8006962:	2b08      	cmp	r3, #8
 8006964:	d10b      	bne.n	800697e <_printf_i+0x142>
 8006966:	6823      	ldr	r3, [r4, #0]
 8006968:	07df      	lsls	r7, r3, #31
 800696a:	d508      	bpl.n	800697e <_printf_i+0x142>
 800696c:	6923      	ldr	r3, [r4, #16]
 800696e:	6861      	ldr	r1, [r4, #4]
 8006970:	4299      	cmp	r1, r3
 8006972:	bfde      	ittt	le
 8006974:	2330      	movle	r3, #48	@ 0x30
 8006976:	f806 3c01 	strble.w	r3, [r6, #-1]
 800697a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800697e:	1b92      	subs	r2, r2, r6
 8006980:	6122      	str	r2, [r4, #16]
 8006982:	f8cd a000 	str.w	sl, [sp]
 8006986:	464b      	mov	r3, r9
 8006988:	aa03      	add	r2, sp, #12
 800698a:	4621      	mov	r1, r4
 800698c:	4640      	mov	r0, r8
 800698e:	f7ff fee7 	bl	8006760 <_printf_common>
 8006992:	3001      	adds	r0, #1
 8006994:	d14a      	bne.n	8006a2c <_printf_i+0x1f0>
 8006996:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800699a:	b004      	add	sp, #16
 800699c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069a0:	6823      	ldr	r3, [r4, #0]
 80069a2:	f043 0320 	orr.w	r3, r3, #32
 80069a6:	6023      	str	r3, [r4, #0]
 80069a8:	4832      	ldr	r0, [pc, #200]	@ (8006a74 <_printf_i+0x238>)
 80069aa:	2778      	movs	r7, #120	@ 0x78
 80069ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069b0:	6823      	ldr	r3, [r4, #0]
 80069b2:	6831      	ldr	r1, [r6, #0]
 80069b4:	061f      	lsls	r7, r3, #24
 80069b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80069ba:	d402      	bmi.n	80069c2 <_printf_i+0x186>
 80069bc:	065f      	lsls	r7, r3, #25
 80069be:	bf48      	it	mi
 80069c0:	b2ad      	uxthmi	r5, r5
 80069c2:	6031      	str	r1, [r6, #0]
 80069c4:	07d9      	lsls	r1, r3, #31
 80069c6:	bf44      	itt	mi
 80069c8:	f043 0320 	orrmi.w	r3, r3, #32
 80069cc:	6023      	strmi	r3, [r4, #0]
 80069ce:	b11d      	cbz	r5, 80069d8 <_printf_i+0x19c>
 80069d0:	2310      	movs	r3, #16
 80069d2:	e7ad      	b.n	8006930 <_printf_i+0xf4>
 80069d4:	4826      	ldr	r0, [pc, #152]	@ (8006a70 <_printf_i+0x234>)
 80069d6:	e7e9      	b.n	80069ac <_printf_i+0x170>
 80069d8:	6823      	ldr	r3, [r4, #0]
 80069da:	f023 0320 	bic.w	r3, r3, #32
 80069de:	6023      	str	r3, [r4, #0]
 80069e0:	e7f6      	b.n	80069d0 <_printf_i+0x194>
 80069e2:	4616      	mov	r6, r2
 80069e4:	e7bd      	b.n	8006962 <_printf_i+0x126>
 80069e6:	6833      	ldr	r3, [r6, #0]
 80069e8:	6825      	ldr	r5, [r4, #0]
 80069ea:	6961      	ldr	r1, [r4, #20]
 80069ec:	1d18      	adds	r0, r3, #4
 80069ee:	6030      	str	r0, [r6, #0]
 80069f0:	062e      	lsls	r6, r5, #24
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	d501      	bpl.n	80069fa <_printf_i+0x1be>
 80069f6:	6019      	str	r1, [r3, #0]
 80069f8:	e002      	b.n	8006a00 <_printf_i+0x1c4>
 80069fa:	0668      	lsls	r0, r5, #25
 80069fc:	d5fb      	bpl.n	80069f6 <_printf_i+0x1ba>
 80069fe:	8019      	strh	r1, [r3, #0]
 8006a00:	2300      	movs	r3, #0
 8006a02:	6123      	str	r3, [r4, #16]
 8006a04:	4616      	mov	r6, r2
 8006a06:	e7bc      	b.n	8006982 <_printf_i+0x146>
 8006a08:	6833      	ldr	r3, [r6, #0]
 8006a0a:	1d1a      	adds	r2, r3, #4
 8006a0c:	6032      	str	r2, [r6, #0]
 8006a0e:	681e      	ldr	r6, [r3, #0]
 8006a10:	6862      	ldr	r2, [r4, #4]
 8006a12:	2100      	movs	r1, #0
 8006a14:	4630      	mov	r0, r6
 8006a16:	f7f9 fbdb 	bl	80001d0 <memchr>
 8006a1a:	b108      	cbz	r0, 8006a20 <_printf_i+0x1e4>
 8006a1c:	1b80      	subs	r0, r0, r6
 8006a1e:	6060      	str	r0, [r4, #4]
 8006a20:	6863      	ldr	r3, [r4, #4]
 8006a22:	6123      	str	r3, [r4, #16]
 8006a24:	2300      	movs	r3, #0
 8006a26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a2a:	e7aa      	b.n	8006982 <_printf_i+0x146>
 8006a2c:	6923      	ldr	r3, [r4, #16]
 8006a2e:	4632      	mov	r2, r6
 8006a30:	4649      	mov	r1, r9
 8006a32:	4640      	mov	r0, r8
 8006a34:	47d0      	blx	sl
 8006a36:	3001      	adds	r0, #1
 8006a38:	d0ad      	beq.n	8006996 <_printf_i+0x15a>
 8006a3a:	6823      	ldr	r3, [r4, #0]
 8006a3c:	079b      	lsls	r3, r3, #30
 8006a3e:	d413      	bmi.n	8006a68 <_printf_i+0x22c>
 8006a40:	68e0      	ldr	r0, [r4, #12]
 8006a42:	9b03      	ldr	r3, [sp, #12]
 8006a44:	4298      	cmp	r0, r3
 8006a46:	bfb8      	it	lt
 8006a48:	4618      	movlt	r0, r3
 8006a4a:	e7a6      	b.n	800699a <_printf_i+0x15e>
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	4632      	mov	r2, r6
 8006a50:	4649      	mov	r1, r9
 8006a52:	4640      	mov	r0, r8
 8006a54:	47d0      	blx	sl
 8006a56:	3001      	adds	r0, #1
 8006a58:	d09d      	beq.n	8006996 <_printf_i+0x15a>
 8006a5a:	3501      	adds	r5, #1
 8006a5c:	68e3      	ldr	r3, [r4, #12]
 8006a5e:	9903      	ldr	r1, [sp, #12]
 8006a60:	1a5b      	subs	r3, r3, r1
 8006a62:	42ab      	cmp	r3, r5
 8006a64:	dcf2      	bgt.n	8006a4c <_printf_i+0x210>
 8006a66:	e7eb      	b.n	8006a40 <_printf_i+0x204>
 8006a68:	2500      	movs	r5, #0
 8006a6a:	f104 0619 	add.w	r6, r4, #25
 8006a6e:	e7f5      	b.n	8006a5c <_printf_i+0x220>
 8006a70:	08007161 	.word	0x08007161
 8006a74:	08007172 	.word	0x08007172

08006a78 <__sflush_r>:
 8006a78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a80:	0716      	lsls	r6, r2, #28
 8006a82:	4605      	mov	r5, r0
 8006a84:	460c      	mov	r4, r1
 8006a86:	d454      	bmi.n	8006b32 <__sflush_r+0xba>
 8006a88:	684b      	ldr	r3, [r1, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	dc02      	bgt.n	8006a94 <__sflush_r+0x1c>
 8006a8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	dd48      	ble.n	8006b26 <__sflush_r+0xae>
 8006a94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a96:	2e00      	cmp	r6, #0
 8006a98:	d045      	beq.n	8006b26 <__sflush_r+0xae>
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006aa0:	682f      	ldr	r7, [r5, #0]
 8006aa2:	6a21      	ldr	r1, [r4, #32]
 8006aa4:	602b      	str	r3, [r5, #0]
 8006aa6:	d030      	beq.n	8006b0a <__sflush_r+0x92>
 8006aa8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006aaa:	89a3      	ldrh	r3, [r4, #12]
 8006aac:	0759      	lsls	r1, r3, #29
 8006aae:	d505      	bpl.n	8006abc <__sflush_r+0x44>
 8006ab0:	6863      	ldr	r3, [r4, #4]
 8006ab2:	1ad2      	subs	r2, r2, r3
 8006ab4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006ab6:	b10b      	cbz	r3, 8006abc <__sflush_r+0x44>
 8006ab8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006aba:	1ad2      	subs	r2, r2, r3
 8006abc:	2300      	movs	r3, #0
 8006abe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ac0:	6a21      	ldr	r1, [r4, #32]
 8006ac2:	4628      	mov	r0, r5
 8006ac4:	47b0      	blx	r6
 8006ac6:	1c43      	adds	r3, r0, #1
 8006ac8:	89a3      	ldrh	r3, [r4, #12]
 8006aca:	d106      	bne.n	8006ada <__sflush_r+0x62>
 8006acc:	6829      	ldr	r1, [r5, #0]
 8006ace:	291d      	cmp	r1, #29
 8006ad0:	d82b      	bhi.n	8006b2a <__sflush_r+0xb2>
 8006ad2:	4a2a      	ldr	r2, [pc, #168]	@ (8006b7c <__sflush_r+0x104>)
 8006ad4:	40ca      	lsrs	r2, r1
 8006ad6:	07d6      	lsls	r6, r2, #31
 8006ad8:	d527      	bpl.n	8006b2a <__sflush_r+0xb2>
 8006ada:	2200      	movs	r2, #0
 8006adc:	6062      	str	r2, [r4, #4]
 8006ade:	04d9      	lsls	r1, r3, #19
 8006ae0:	6922      	ldr	r2, [r4, #16]
 8006ae2:	6022      	str	r2, [r4, #0]
 8006ae4:	d504      	bpl.n	8006af0 <__sflush_r+0x78>
 8006ae6:	1c42      	adds	r2, r0, #1
 8006ae8:	d101      	bne.n	8006aee <__sflush_r+0x76>
 8006aea:	682b      	ldr	r3, [r5, #0]
 8006aec:	b903      	cbnz	r3, 8006af0 <__sflush_r+0x78>
 8006aee:	6560      	str	r0, [r4, #84]	@ 0x54
 8006af0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006af2:	602f      	str	r7, [r5, #0]
 8006af4:	b1b9      	cbz	r1, 8006b26 <__sflush_r+0xae>
 8006af6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006afa:	4299      	cmp	r1, r3
 8006afc:	d002      	beq.n	8006b04 <__sflush_r+0x8c>
 8006afe:	4628      	mov	r0, r5
 8006b00:	f000 fa24 	bl	8006f4c <_free_r>
 8006b04:	2300      	movs	r3, #0
 8006b06:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b08:	e00d      	b.n	8006b26 <__sflush_r+0xae>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	47b0      	blx	r6
 8006b10:	4602      	mov	r2, r0
 8006b12:	1c50      	adds	r0, r2, #1
 8006b14:	d1c9      	bne.n	8006aaa <__sflush_r+0x32>
 8006b16:	682b      	ldr	r3, [r5, #0]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d0c6      	beq.n	8006aaa <__sflush_r+0x32>
 8006b1c:	2b1d      	cmp	r3, #29
 8006b1e:	d001      	beq.n	8006b24 <__sflush_r+0xac>
 8006b20:	2b16      	cmp	r3, #22
 8006b22:	d11e      	bne.n	8006b62 <__sflush_r+0xea>
 8006b24:	602f      	str	r7, [r5, #0]
 8006b26:	2000      	movs	r0, #0
 8006b28:	e022      	b.n	8006b70 <__sflush_r+0xf8>
 8006b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b2e:	b21b      	sxth	r3, r3
 8006b30:	e01b      	b.n	8006b6a <__sflush_r+0xf2>
 8006b32:	690f      	ldr	r7, [r1, #16]
 8006b34:	2f00      	cmp	r7, #0
 8006b36:	d0f6      	beq.n	8006b26 <__sflush_r+0xae>
 8006b38:	0793      	lsls	r3, r2, #30
 8006b3a:	680e      	ldr	r6, [r1, #0]
 8006b3c:	bf08      	it	eq
 8006b3e:	694b      	ldreq	r3, [r1, #20]
 8006b40:	600f      	str	r7, [r1, #0]
 8006b42:	bf18      	it	ne
 8006b44:	2300      	movne	r3, #0
 8006b46:	eba6 0807 	sub.w	r8, r6, r7
 8006b4a:	608b      	str	r3, [r1, #8]
 8006b4c:	f1b8 0f00 	cmp.w	r8, #0
 8006b50:	dde9      	ble.n	8006b26 <__sflush_r+0xae>
 8006b52:	6a21      	ldr	r1, [r4, #32]
 8006b54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006b56:	4643      	mov	r3, r8
 8006b58:	463a      	mov	r2, r7
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	47b0      	blx	r6
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	dc08      	bgt.n	8006b74 <__sflush_r+0xfc>
 8006b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b6a:	81a3      	strh	r3, [r4, #12]
 8006b6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b74:	4407      	add	r7, r0
 8006b76:	eba8 0800 	sub.w	r8, r8, r0
 8006b7a:	e7e7      	b.n	8006b4c <__sflush_r+0xd4>
 8006b7c:	20400001 	.word	0x20400001

08006b80 <_fflush_r>:
 8006b80:	b538      	push	{r3, r4, r5, lr}
 8006b82:	690b      	ldr	r3, [r1, #16]
 8006b84:	4605      	mov	r5, r0
 8006b86:	460c      	mov	r4, r1
 8006b88:	b913      	cbnz	r3, 8006b90 <_fflush_r+0x10>
 8006b8a:	2500      	movs	r5, #0
 8006b8c:	4628      	mov	r0, r5
 8006b8e:	bd38      	pop	{r3, r4, r5, pc}
 8006b90:	b118      	cbz	r0, 8006b9a <_fflush_r+0x1a>
 8006b92:	6a03      	ldr	r3, [r0, #32]
 8006b94:	b90b      	cbnz	r3, 8006b9a <_fflush_r+0x1a>
 8006b96:	f7ff fb25 	bl	80061e4 <__sinit>
 8006b9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d0f3      	beq.n	8006b8a <_fflush_r+0xa>
 8006ba2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ba4:	07d0      	lsls	r0, r2, #31
 8006ba6:	d404      	bmi.n	8006bb2 <_fflush_r+0x32>
 8006ba8:	0599      	lsls	r1, r3, #22
 8006baa:	d402      	bmi.n	8006bb2 <_fflush_r+0x32>
 8006bac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bae:	f7ff fbf2 	bl	8006396 <__retarget_lock_acquire_recursive>
 8006bb2:	4628      	mov	r0, r5
 8006bb4:	4621      	mov	r1, r4
 8006bb6:	f7ff ff5f 	bl	8006a78 <__sflush_r>
 8006bba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bbc:	07da      	lsls	r2, r3, #31
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	d4e4      	bmi.n	8006b8c <_fflush_r+0xc>
 8006bc2:	89a3      	ldrh	r3, [r4, #12]
 8006bc4:	059b      	lsls	r3, r3, #22
 8006bc6:	d4e1      	bmi.n	8006b8c <_fflush_r+0xc>
 8006bc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bca:	f7ff fbe5 	bl	8006398 <__retarget_lock_release_recursive>
 8006bce:	e7dd      	b.n	8006b8c <_fflush_r+0xc>

08006bd0 <__malloc_lock>:
 8006bd0:	4801      	ldr	r0, [pc, #4]	@ (8006bd8 <__malloc_lock+0x8>)
 8006bd2:	f7ff bbe0 	b.w	8006396 <__retarget_lock_acquire_recursive>
 8006bd6:	bf00      	nop
 8006bd8:	2000046c 	.word	0x2000046c

08006bdc <__malloc_unlock>:
 8006bdc:	4801      	ldr	r0, [pc, #4]	@ (8006be4 <__malloc_unlock+0x8>)
 8006bde:	f7ff bbdb 	b.w	8006398 <__retarget_lock_release_recursive>
 8006be2:	bf00      	nop
 8006be4:	2000046c 	.word	0x2000046c

08006be8 <__sread>:
 8006be8:	b510      	push	{r4, lr}
 8006bea:	460c      	mov	r4, r1
 8006bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bf0:	f000 f956 	bl	8006ea0 <_read_r>
 8006bf4:	2800      	cmp	r0, #0
 8006bf6:	bfab      	itete	ge
 8006bf8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006bfa:	89a3      	ldrhlt	r3, [r4, #12]
 8006bfc:	181b      	addge	r3, r3, r0
 8006bfe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006c02:	bfac      	ite	ge
 8006c04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006c06:	81a3      	strhlt	r3, [r4, #12]
 8006c08:	bd10      	pop	{r4, pc}

08006c0a <__swrite>:
 8006c0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c0e:	461f      	mov	r7, r3
 8006c10:	898b      	ldrh	r3, [r1, #12]
 8006c12:	05db      	lsls	r3, r3, #23
 8006c14:	4605      	mov	r5, r0
 8006c16:	460c      	mov	r4, r1
 8006c18:	4616      	mov	r6, r2
 8006c1a:	d505      	bpl.n	8006c28 <__swrite+0x1e>
 8006c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c20:	2302      	movs	r3, #2
 8006c22:	2200      	movs	r2, #0
 8006c24:	f000 f92a 	bl	8006e7c <_lseek_r>
 8006c28:	89a3      	ldrh	r3, [r4, #12]
 8006c2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c32:	81a3      	strh	r3, [r4, #12]
 8006c34:	4632      	mov	r2, r6
 8006c36:	463b      	mov	r3, r7
 8006c38:	4628      	mov	r0, r5
 8006c3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c3e:	f000 b951 	b.w	8006ee4 <_write_r>

08006c42 <__sseek>:
 8006c42:	b510      	push	{r4, lr}
 8006c44:	460c      	mov	r4, r1
 8006c46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c4a:	f000 f917 	bl	8006e7c <_lseek_r>
 8006c4e:	1c43      	adds	r3, r0, #1
 8006c50:	89a3      	ldrh	r3, [r4, #12]
 8006c52:	bf15      	itete	ne
 8006c54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006c56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006c5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006c5e:	81a3      	strheq	r3, [r4, #12]
 8006c60:	bf18      	it	ne
 8006c62:	81a3      	strhne	r3, [r4, #12]
 8006c64:	bd10      	pop	{r4, pc}

08006c66 <__sclose>:
 8006c66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c6a:	f000 b94d 	b.w	8006f08 <_close_r>

08006c6e <__swbuf_r>:
 8006c6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c70:	460e      	mov	r6, r1
 8006c72:	4614      	mov	r4, r2
 8006c74:	4605      	mov	r5, r0
 8006c76:	b118      	cbz	r0, 8006c80 <__swbuf_r+0x12>
 8006c78:	6a03      	ldr	r3, [r0, #32]
 8006c7a:	b90b      	cbnz	r3, 8006c80 <__swbuf_r+0x12>
 8006c7c:	f7ff fab2 	bl	80061e4 <__sinit>
 8006c80:	69a3      	ldr	r3, [r4, #24]
 8006c82:	60a3      	str	r3, [r4, #8]
 8006c84:	89a3      	ldrh	r3, [r4, #12]
 8006c86:	071a      	lsls	r2, r3, #28
 8006c88:	d501      	bpl.n	8006c8e <__swbuf_r+0x20>
 8006c8a:	6923      	ldr	r3, [r4, #16]
 8006c8c:	b943      	cbnz	r3, 8006ca0 <__swbuf_r+0x32>
 8006c8e:	4621      	mov	r1, r4
 8006c90:	4628      	mov	r0, r5
 8006c92:	f000 f82b 	bl	8006cec <__swsetup_r>
 8006c96:	b118      	cbz	r0, 8006ca0 <__swbuf_r+0x32>
 8006c98:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006c9c:	4638      	mov	r0, r7
 8006c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ca0:	6823      	ldr	r3, [r4, #0]
 8006ca2:	6922      	ldr	r2, [r4, #16]
 8006ca4:	1a98      	subs	r0, r3, r2
 8006ca6:	6963      	ldr	r3, [r4, #20]
 8006ca8:	b2f6      	uxtb	r6, r6
 8006caa:	4283      	cmp	r3, r0
 8006cac:	4637      	mov	r7, r6
 8006cae:	dc05      	bgt.n	8006cbc <__swbuf_r+0x4e>
 8006cb0:	4621      	mov	r1, r4
 8006cb2:	4628      	mov	r0, r5
 8006cb4:	f7ff ff64 	bl	8006b80 <_fflush_r>
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	d1ed      	bne.n	8006c98 <__swbuf_r+0x2a>
 8006cbc:	68a3      	ldr	r3, [r4, #8]
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	60a3      	str	r3, [r4, #8]
 8006cc2:	6823      	ldr	r3, [r4, #0]
 8006cc4:	1c5a      	adds	r2, r3, #1
 8006cc6:	6022      	str	r2, [r4, #0]
 8006cc8:	701e      	strb	r6, [r3, #0]
 8006cca:	6962      	ldr	r2, [r4, #20]
 8006ccc:	1c43      	adds	r3, r0, #1
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d004      	beq.n	8006cdc <__swbuf_r+0x6e>
 8006cd2:	89a3      	ldrh	r3, [r4, #12]
 8006cd4:	07db      	lsls	r3, r3, #31
 8006cd6:	d5e1      	bpl.n	8006c9c <__swbuf_r+0x2e>
 8006cd8:	2e0a      	cmp	r6, #10
 8006cda:	d1df      	bne.n	8006c9c <__swbuf_r+0x2e>
 8006cdc:	4621      	mov	r1, r4
 8006cde:	4628      	mov	r0, r5
 8006ce0:	f7ff ff4e 	bl	8006b80 <_fflush_r>
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	d0d9      	beq.n	8006c9c <__swbuf_r+0x2e>
 8006ce8:	e7d6      	b.n	8006c98 <__swbuf_r+0x2a>
	...

08006cec <__swsetup_r>:
 8006cec:	b538      	push	{r3, r4, r5, lr}
 8006cee:	4b29      	ldr	r3, [pc, #164]	@ (8006d94 <__swsetup_r+0xa8>)
 8006cf0:	4605      	mov	r5, r0
 8006cf2:	6818      	ldr	r0, [r3, #0]
 8006cf4:	460c      	mov	r4, r1
 8006cf6:	b118      	cbz	r0, 8006d00 <__swsetup_r+0x14>
 8006cf8:	6a03      	ldr	r3, [r0, #32]
 8006cfa:	b90b      	cbnz	r3, 8006d00 <__swsetup_r+0x14>
 8006cfc:	f7ff fa72 	bl	80061e4 <__sinit>
 8006d00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d04:	0719      	lsls	r1, r3, #28
 8006d06:	d422      	bmi.n	8006d4e <__swsetup_r+0x62>
 8006d08:	06da      	lsls	r2, r3, #27
 8006d0a:	d407      	bmi.n	8006d1c <__swsetup_r+0x30>
 8006d0c:	2209      	movs	r2, #9
 8006d0e:	602a      	str	r2, [r5, #0]
 8006d10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d14:	81a3      	strh	r3, [r4, #12]
 8006d16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d1a:	e033      	b.n	8006d84 <__swsetup_r+0x98>
 8006d1c:	0758      	lsls	r0, r3, #29
 8006d1e:	d512      	bpl.n	8006d46 <__swsetup_r+0x5a>
 8006d20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d22:	b141      	cbz	r1, 8006d36 <__swsetup_r+0x4a>
 8006d24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d28:	4299      	cmp	r1, r3
 8006d2a:	d002      	beq.n	8006d32 <__swsetup_r+0x46>
 8006d2c:	4628      	mov	r0, r5
 8006d2e:	f000 f90d 	bl	8006f4c <_free_r>
 8006d32:	2300      	movs	r3, #0
 8006d34:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d36:	89a3      	ldrh	r3, [r4, #12]
 8006d38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006d3c:	81a3      	strh	r3, [r4, #12]
 8006d3e:	2300      	movs	r3, #0
 8006d40:	6063      	str	r3, [r4, #4]
 8006d42:	6923      	ldr	r3, [r4, #16]
 8006d44:	6023      	str	r3, [r4, #0]
 8006d46:	89a3      	ldrh	r3, [r4, #12]
 8006d48:	f043 0308 	orr.w	r3, r3, #8
 8006d4c:	81a3      	strh	r3, [r4, #12]
 8006d4e:	6923      	ldr	r3, [r4, #16]
 8006d50:	b94b      	cbnz	r3, 8006d66 <__swsetup_r+0x7a>
 8006d52:	89a3      	ldrh	r3, [r4, #12]
 8006d54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d5c:	d003      	beq.n	8006d66 <__swsetup_r+0x7a>
 8006d5e:	4621      	mov	r1, r4
 8006d60:	4628      	mov	r0, r5
 8006d62:	f000 f83f 	bl	8006de4 <__smakebuf_r>
 8006d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d6a:	f013 0201 	ands.w	r2, r3, #1
 8006d6e:	d00a      	beq.n	8006d86 <__swsetup_r+0x9a>
 8006d70:	2200      	movs	r2, #0
 8006d72:	60a2      	str	r2, [r4, #8]
 8006d74:	6962      	ldr	r2, [r4, #20]
 8006d76:	4252      	negs	r2, r2
 8006d78:	61a2      	str	r2, [r4, #24]
 8006d7a:	6922      	ldr	r2, [r4, #16]
 8006d7c:	b942      	cbnz	r2, 8006d90 <__swsetup_r+0xa4>
 8006d7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006d82:	d1c5      	bne.n	8006d10 <__swsetup_r+0x24>
 8006d84:	bd38      	pop	{r3, r4, r5, pc}
 8006d86:	0799      	lsls	r1, r3, #30
 8006d88:	bf58      	it	pl
 8006d8a:	6962      	ldrpl	r2, [r4, #20]
 8006d8c:	60a2      	str	r2, [r4, #8]
 8006d8e:	e7f4      	b.n	8006d7a <__swsetup_r+0x8e>
 8006d90:	2000      	movs	r0, #0
 8006d92:	e7f7      	b.n	8006d84 <__swsetup_r+0x98>
 8006d94:	2000001c 	.word	0x2000001c

08006d98 <__swhatbuf_r>:
 8006d98:	b570      	push	{r4, r5, r6, lr}
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006da0:	2900      	cmp	r1, #0
 8006da2:	b096      	sub	sp, #88	@ 0x58
 8006da4:	4615      	mov	r5, r2
 8006da6:	461e      	mov	r6, r3
 8006da8:	da0d      	bge.n	8006dc6 <__swhatbuf_r+0x2e>
 8006daa:	89a3      	ldrh	r3, [r4, #12]
 8006dac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006db0:	f04f 0100 	mov.w	r1, #0
 8006db4:	bf14      	ite	ne
 8006db6:	2340      	movne	r3, #64	@ 0x40
 8006db8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006dbc:	2000      	movs	r0, #0
 8006dbe:	6031      	str	r1, [r6, #0]
 8006dc0:	602b      	str	r3, [r5, #0]
 8006dc2:	b016      	add	sp, #88	@ 0x58
 8006dc4:	bd70      	pop	{r4, r5, r6, pc}
 8006dc6:	466a      	mov	r2, sp
 8006dc8:	f000 f8ae 	bl	8006f28 <_fstat_r>
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	dbec      	blt.n	8006daa <__swhatbuf_r+0x12>
 8006dd0:	9901      	ldr	r1, [sp, #4]
 8006dd2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006dd6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006dda:	4259      	negs	r1, r3
 8006ddc:	4159      	adcs	r1, r3
 8006dde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006de2:	e7eb      	b.n	8006dbc <__swhatbuf_r+0x24>

08006de4 <__smakebuf_r>:
 8006de4:	898b      	ldrh	r3, [r1, #12]
 8006de6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006de8:	079d      	lsls	r5, r3, #30
 8006dea:	4606      	mov	r6, r0
 8006dec:	460c      	mov	r4, r1
 8006dee:	d507      	bpl.n	8006e00 <__smakebuf_r+0x1c>
 8006df0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006df4:	6023      	str	r3, [r4, #0]
 8006df6:	6123      	str	r3, [r4, #16]
 8006df8:	2301      	movs	r3, #1
 8006dfa:	6163      	str	r3, [r4, #20]
 8006dfc:	b003      	add	sp, #12
 8006dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e00:	ab01      	add	r3, sp, #4
 8006e02:	466a      	mov	r2, sp
 8006e04:	f7ff ffc8 	bl	8006d98 <__swhatbuf_r>
 8006e08:	9f00      	ldr	r7, [sp, #0]
 8006e0a:	4605      	mov	r5, r0
 8006e0c:	4639      	mov	r1, r7
 8006e0e:	4630      	mov	r0, r6
 8006e10:	f7ff fc26 	bl	8006660 <_malloc_r>
 8006e14:	b948      	cbnz	r0, 8006e2a <__smakebuf_r+0x46>
 8006e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e1a:	059a      	lsls	r2, r3, #22
 8006e1c:	d4ee      	bmi.n	8006dfc <__smakebuf_r+0x18>
 8006e1e:	f023 0303 	bic.w	r3, r3, #3
 8006e22:	f043 0302 	orr.w	r3, r3, #2
 8006e26:	81a3      	strh	r3, [r4, #12]
 8006e28:	e7e2      	b.n	8006df0 <__smakebuf_r+0xc>
 8006e2a:	89a3      	ldrh	r3, [r4, #12]
 8006e2c:	6020      	str	r0, [r4, #0]
 8006e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e32:	81a3      	strh	r3, [r4, #12]
 8006e34:	9b01      	ldr	r3, [sp, #4]
 8006e36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006e3a:	b15b      	cbz	r3, 8006e54 <__smakebuf_r+0x70>
 8006e3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e40:	4630      	mov	r0, r6
 8006e42:	f000 f80b 	bl	8006e5c <_isatty_r>
 8006e46:	b128      	cbz	r0, 8006e54 <__smakebuf_r+0x70>
 8006e48:	89a3      	ldrh	r3, [r4, #12]
 8006e4a:	f023 0303 	bic.w	r3, r3, #3
 8006e4e:	f043 0301 	orr.w	r3, r3, #1
 8006e52:	81a3      	strh	r3, [r4, #12]
 8006e54:	89a3      	ldrh	r3, [r4, #12]
 8006e56:	431d      	orrs	r5, r3
 8006e58:	81a5      	strh	r5, [r4, #12]
 8006e5a:	e7cf      	b.n	8006dfc <__smakebuf_r+0x18>

08006e5c <_isatty_r>:
 8006e5c:	b538      	push	{r3, r4, r5, lr}
 8006e5e:	4d06      	ldr	r5, [pc, #24]	@ (8006e78 <_isatty_r+0x1c>)
 8006e60:	2300      	movs	r3, #0
 8006e62:	4604      	mov	r4, r0
 8006e64:	4608      	mov	r0, r1
 8006e66:	602b      	str	r3, [r5, #0]
 8006e68:	f7fb f83f 	bl	8001eea <_isatty>
 8006e6c:	1c43      	adds	r3, r0, #1
 8006e6e:	d102      	bne.n	8006e76 <_isatty_r+0x1a>
 8006e70:	682b      	ldr	r3, [r5, #0]
 8006e72:	b103      	cbz	r3, 8006e76 <_isatty_r+0x1a>
 8006e74:	6023      	str	r3, [r4, #0]
 8006e76:	bd38      	pop	{r3, r4, r5, pc}
 8006e78:	20000478 	.word	0x20000478

08006e7c <_lseek_r>:
 8006e7c:	b538      	push	{r3, r4, r5, lr}
 8006e7e:	4d07      	ldr	r5, [pc, #28]	@ (8006e9c <_lseek_r+0x20>)
 8006e80:	4604      	mov	r4, r0
 8006e82:	4608      	mov	r0, r1
 8006e84:	4611      	mov	r1, r2
 8006e86:	2200      	movs	r2, #0
 8006e88:	602a      	str	r2, [r5, #0]
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	f7fb f838 	bl	8001f00 <_lseek>
 8006e90:	1c43      	adds	r3, r0, #1
 8006e92:	d102      	bne.n	8006e9a <_lseek_r+0x1e>
 8006e94:	682b      	ldr	r3, [r5, #0]
 8006e96:	b103      	cbz	r3, 8006e9a <_lseek_r+0x1e>
 8006e98:	6023      	str	r3, [r4, #0]
 8006e9a:	bd38      	pop	{r3, r4, r5, pc}
 8006e9c:	20000478 	.word	0x20000478

08006ea0 <_read_r>:
 8006ea0:	b538      	push	{r3, r4, r5, lr}
 8006ea2:	4d07      	ldr	r5, [pc, #28]	@ (8006ec0 <_read_r+0x20>)
 8006ea4:	4604      	mov	r4, r0
 8006ea6:	4608      	mov	r0, r1
 8006ea8:	4611      	mov	r1, r2
 8006eaa:	2200      	movs	r2, #0
 8006eac:	602a      	str	r2, [r5, #0]
 8006eae:	461a      	mov	r2, r3
 8006eb0:	f7fa ffe2 	bl	8001e78 <_read>
 8006eb4:	1c43      	adds	r3, r0, #1
 8006eb6:	d102      	bne.n	8006ebe <_read_r+0x1e>
 8006eb8:	682b      	ldr	r3, [r5, #0]
 8006eba:	b103      	cbz	r3, 8006ebe <_read_r+0x1e>
 8006ebc:	6023      	str	r3, [r4, #0]
 8006ebe:	bd38      	pop	{r3, r4, r5, pc}
 8006ec0:	20000478 	.word	0x20000478

08006ec4 <_sbrk_r>:
 8006ec4:	b538      	push	{r3, r4, r5, lr}
 8006ec6:	4d06      	ldr	r5, [pc, #24]	@ (8006ee0 <_sbrk_r+0x1c>)
 8006ec8:	2300      	movs	r3, #0
 8006eca:	4604      	mov	r4, r0
 8006ecc:	4608      	mov	r0, r1
 8006ece:	602b      	str	r3, [r5, #0]
 8006ed0:	f7fb f824 	bl	8001f1c <_sbrk>
 8006ed4:	1c43      	adds	r3, r0, #1
 8006ed6:	d102      	bne.n	8006ede <_sbrk_r+0x1a>
 8006ed8:	682b      	ldr	r3, [r5, #0]
 8006eda:	b103      	cbz	r3, 8006ede <_sbrk_r+0x1a>
 8006edc:	6023      	str	r3, [r4, #0]
 8006ede:	bd38      	pop	{r3, r4, r5, pc}
 8006ee0:	20000478 	.word	0x20000478

08006ee4 <_write_r>:
 8006ee4:	b538      	push	{r3, r4, r5, lr}
 8006ee6:	4d07      	ldr	r5, [pc, #28]	@ (8006f04 <_write_r+0x20>)
 8006ee8:	4604      	mov	r4, r0
 8006eea:	4608      	mov	r0, r1
 8006eec:	4611      	mov	r1, r2
 8006eee:	2200      	movs	r2, #0
 8006ef0:	602a      	str	r2, [r5, #0]
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	f7fa fdfc 	bl	8001af0 <_write>
 8006ef8:	1c43      	adds	r3, r0, #1
 8006efa:	d102      	bne.n	8006f02 <_write_r+0x1e>
 8006efc:	682b      	ldr	r3, [r5, #0]
 8006efe:	b103      	cbz	r3, 8006f02 <_write_r+0x1e>
 8006f00:	6023      	str	r3, [r4, #0]
 8006f02:	bd38      	pop	{r3, r4, r5, pc}
 8006f04:	20000478 	.word	0x20000478

08006f08 <_close_r>:
 8006f08:	b538      	push	{r3, r4, r5, lr}
 8006f0a:	4d06      	ldr	r5, [pc, #24]	@ (8006f24 <_close_r+0x1c>)
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	4604      	mov	r4, r0
 8006f10:	4608      	mov	r0, r1
 8006f12:	602b      	str	r3, [r5, #0]
 8006f14:	f7fa ffcd 	bl	8001eb2 <_close>
 8006f18:	1c43      	adds	r3, r0, #1
 8006f1a:	d102      	bne.n	8006f22 <_close_r+0x1a>
 8006f1c:	682b      	ldr	r3, [r5, #0]
 8006f1e:	b103      	cbz	r3, 8006f22 <_close_r+0x1a>
 8006f20:	6023      	str	r3, [r4, #0]
 8006f22:	bd38      	pop	{r3, r4, r5, pc}
 8006f24:	20000478 	.word	0x20000478

08006f28 <_fstat_r>:
 8006f28:	b538      	push	{r3, r4, r5, lr}
 8006f2a:	4d07      	ldr	r5, [pc, #28]	@ (8006f48 <_fstat_r+0x20>)
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	4604      	mov	r4, r0
 8006f30:	4608      	mov	r0, r1
 8006f32:	4611      	mov	r1, r2
 8006f34:	602b      	str	r3, [r5, #0]
 8006f36:	f7fa ffc8 	bl	8001eca <_fstat>
 8006f3a:	1c43      	adds	r3, r0, #1
 8006f3c:	d102      	bne.n	8006f44 <_fstat_r+0x1c>
 8006f3e:	682b      	ldr	r3, [r5, #0]
 8006f40:	b103      	cbz	r3, 8006f44 <_fstat_r+0x1c>
 8006f42:	6023      	str	r3, [r4, #0]
 8006f44:	bd38      	pop	{r3, r4, r5, pc}
 8006f46:	bf00      	nop
 8006f48:	20000478 	.word	0x20000478

08006f4c <_free_r>:
 8006f4c:	b538      	push	{r3, r4, r5, lr}
 8006f4e:	4605      	mov	r5, r0
 8006f50:	2900      	cmp	r1, #0
 8006f52:	d041      	beq.n	8006fd8 <_free_r+0x8c>
 8006f54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f58:	1f0c      	subs	r4, r1, #4
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	bfb8      	it	lt
 8006f5e:	18e4      	addlt	r4, r4, r3
 8006f60:	f7ff fe36 	bl	8006bd0 <__malloc_lock>
 8006f64:	4a1d      	ldr	r2, [pc, #116]	@ (8006fdc <_free_r+0x90>)
 8006f66:	6813      	ldr	r3, [r2, #0]
 8006f68:	b933      	cbnz	r3, 8006f78 <_free_r+0x2c>
 8006f6a:	6063      	str	r3, [r4, #4]
 8006f6c:	6014      	str	r4, [r2, #0]
 8006f6e:	4628      	mov	r0, r5
 8006f70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f74:	f7ff be32 	b.w	8006bdc <__malloc_unlock>
 8006f78:	42a3      	cmp	r3, r4
 8006f7a:	d908      	bls.n	8006f8e <_free_r+0x42>
 8006f7c:	6820      	ldr	r0, [r4, #0]
 8006f7e:	1821      	adds	r1, r4, r0
 8006f80:	428b      	cmp	r3, r1
 8006f82:	bf01      	itttt	eq
 8006f84:	6819      	ldreq	r1, [r3, #0]
 8006f86:	685b      	ldreq	r3, [r3, #4]
 8006f88:	1809      	addeq	r1, r1, r0
 8006f8a:	6021      	streq	r1, [r4, #0]
 8006f8c:	e7ed      	b.n	8006f6a <_free_r+0x1e>
 8006f8e:	461a      	mov	r2, r3
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	b10b      	cbz	r3, 8006f98 <_free_r+0x4c>
 8006f94:	42a3      	cmp	r3, r4
 8006f96:	d9fa      	bls.n	8006f8e <_free_r+0x42>
 8006f98:	6811      	ldr	r1, [r2, #0]
 8006f9a:	1850      	adds	r0, r2, r1
 8006f9c:	42a0      	cmp	r0, r4
 8006f9e:	d10b      	bne.n	8006fb8 <_free_r+0x6c>
 8006fa0:	6820      	ldr	r0, [r4, #0]
 8006fa2:	4401      	add	r1, r0
 8006fa4:	1850      	adds	r0, r2, r1
 8006fa6:	4283      	cmp	r3, r0
 8006fa8:	6011      	str	r1, [r2, #0]
 8006faa:	d1e0      	bne.n	8006f6e <_free_r+0x22>
 8006fac:	6818      	ldr	r0, [r3, #0]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	6053      	str	r3, [r2, #4]
 8006fb2:	4408      	add	r0, r1
 8006fb4:	6010      	str	r0, [r2, #0]
 8006fb6:	e7da      	b.n	8006f6e <_free_r+0x22>
 8006fb8:	d902      	bls.n	8006fc0 <_free_r+0x74>
 8006fba:	230c      	movs	r3, #12
 8006fbc:	602b      	str	r3, [r5, #0]
 8006fbe:	e7d6      	b.n	8006f6e <_free_r+0x22>
 8006fc0:	6820      	ldr	r0, [r4, #0]
 8006fc2:	1821      	adds	r1, r4, r0
 8006fc4:	428b      	cmp	r3, r1
 8006fc6:	bf04      	itt	eq
 8006fc8:	6819      	ldreq	r1, [r3, #0]
 8006fca:	685b      	ldreq	r3, [r3, #4]
 8006fcc:	6063      	str	r3, [r4, #4]
 8006fce:	bf04      	itt	eq
 8006fd0:	1809      	addeq	r1, r1, r0
 8006fd2:	6021      	streq	r1, [r4, #0]
 8006fd4:	6054      	str	r4, [r2, #4]
 8006fd6:	e7ca      	b.n	8006f6e <_free_r+0x22>
 8006fd8:	bd38      	pop	{r3, r4, r5, pc}
 8006fda:	bf00      	nop
 8006fdc:	20000474 	.word	0x20000474

08006fe0 <_init>:
 8006fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fe2:	bf00      	nop
 8006fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fe6:	bc08      	pop	{r3}
 8006fe8:	469e      	mov	lr, r3
 8006fea:	4770      	bx	lr

08006fec <_fini>:
 8006fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fee:	bf00      	nop
 8006ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ff2:	bc08      	pop	{r3}
 8006ff4:	469e      	mov	lr, r3
 8006ff6:	4770      	bx	lr
