##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for debSerial_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. debSerial_IntClock:R)
		5.2::Critical Path Report for (debSerial_IntClock:R vs. debSerial_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK           | Frequency: 58.58 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: debSerial_IntClock  | Frequency: 50.84 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           debSerial_IntClock  41666.7          24595       N/A              N/A         N/A              N/A         N/A              N/A         
debSerial_IntClock  debSerial_IntClock  1.08333e+006     1063665     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase      
-----------  ------------  --------------------  
Tx_1(0)_PAD  29458         debSerial_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.58 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \debSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debSerial_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13602
-------------------------------------   ----- 
End-of-path arrival time (ps)           13602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell1         1873   1873  24595  RISE       1
\debSerial:BUART:rx_postpoll\/main_1         macrocell6      6070   7943  24595  RISE       1
\debSerial:BUART:rx_postpoll\/q              macrocell6      3350  11293  24595  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13602  24595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for debSerial_IntClock
************************************************
Clock: debSerial_IntClock
Frequency: 50.84 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063665p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14309
-------------------------------------   ----- 
End-of-path arrival time (ps)           14309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  1063665  RISE       1
\debSerial:BUART:rx_counter_load\/main_0  macrocell5    6780   8030  1063665  RISE       1
\debSerial:BUART:rx_counter_load\/q       macrocell5    3350  11380  1063665  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/load   count7cell    2929  14309  1063665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. debSerial_IntClock:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \debSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debSerial_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13602
-------------------------------------   ----- 
End-of-path arrival time (ps)           13602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell1         1873   1873  24595  RISE       1
\debSerial:BUART:rx_postpoll\/main_1         macrocell6      6070   7943  24595  RISE       1
\debSerial:BUART:rx_postpoll\/q              macrocell6      3350  11293  24595  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13602  24595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (debSerial_IntClock:R vs. debSerial_IntClock:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063665p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14309
-------------------------------------   ----- 
End-of-path arrival time (ps)           14309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  1063665  RISE       1
\debSerial:BUART:rx_counter_load\/main_0  macrocell5    6780   8030  1063665  RISE       1
\debSerial:BUART:rx_counter_load\/q       macrocell5    3350  11380  1063665  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/load   count7cell    2929  14309  1063665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \debSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debSerial_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13602
-------------------------------------   ----- 
End-of-path arrival time (ps)           13602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell1         1873   1873  24595  RISE       1
\debSerial:BUART:rx_postpoll\/main_1         macrocell6      6070   7943  24595  RISE       1
\debSerial:BUART:rx_postpoll\/q              macrocell6      3350  11293  24595  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13602  24595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \debSerial:BUART:rx_state_2\/main_8
Capture Clock  : \debSerial:BUART:rx_state_2\/clock_0
Path slack     : 30190p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debSerial_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       1873   1873  24595  RISE       1
\debSerial:BUART:rx_state_2\/main_8  macrocell18   6093   7966  30190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \debSerial:BUART:rx_status_3\/main_6
Capture Clock  : \debSerial:BUART:rx_status_3\/clock_0
Path slack     : 30190p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debSerial_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell1       1873   1873  24595  RISE       1
\debSerial:BUART:rx_status_3\/main_6  macrocell23   6093   7966  30190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \debSerial:BUART:rx_state_0\/main_9
Capture Clock  : \debSerial:BUART:rx_state_0\/clock_0
Path slack     : 30214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debSerial_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7943
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       1873   1873  24595  RISE       1
\debSerial:BUART:rx_state_0\/main_9  macrocell15   6070   7943  30214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \debSerial:BUART:rx_last\/main_0
Capture Clock  : \debSerial:BUART:rx_last\/clock_0
Path slack     : 30214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debSerial_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7943
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       1873   1873  24595  RISE       1
\debSerial:BUART:rx_last\/main_0  macrocell24   6070   7943  30214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_last\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \debSerial:BUART:pollcount_0\/main_2
Capture Clock  : \debSerial:BUART:pollcount_0\/clock_0
Path slack     : 31270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debSerial_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell1       1873   1873  24595  RISE       1
\debSerial:BUART:pollcount_0\/main_2  macrocell22   5013   6886  31270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \debSerial:BUART:pollcount_1\/main_3
Capture Clock  : \debSerial:BUART:pollcount_1\/clock_0
Path slack     : 31288p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debSerial_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6869
-------------------------------------   ---- 
End-of-path arrival time (ps)           6869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell1       1873   1873  24595  RISE       1
\debSerial:BUART:pollcount_1\/main_3  macrocell21   4996   6869  31288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063665p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14309
-------------------------------------   ----- 
End-of-path arrival time (ps)           14309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  1063665  RISE       1
\debSerial:BUART:rx_counter_load\/main_0  macrocell5    6780   8030  1063665  RISE       1
\debSerial:BUART:rx_counter_load\/q       macrocell5    3350  11380  1063665  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/load   count7cell    2929  14309  1063665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_1\/q
Path End       : \debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065713p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_1\/q                      macrocell10     1250   1250  1065713  RISE       1
\debSerial:BUART:counter_load_not\/main_0           macrocell2      4526   5776  1065713  RISE       1
\debSerial:BUART:counter_load_not\/q                macrocell2      3350   9126  1065713  RISE       1
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2304  11430  1065713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \debSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066044p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11279
-------------------------------------   ----- 
End-of-path arrival time (ps)           11279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  1063665  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3  10029  11279  1066044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debSerial:BUART:rx_state_0\/main_0
Capture Clock  : \debSerial:BUART:rx_state_0\/clock_0
Path slack     : 1066612p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13211
-------------------------------------   ----- 
End-of-path arrival time (ps)           13211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1063665  RISE       1
\debSerial:BUART:rx_state_0\/main_0    macrocell15  11961  13211  1066612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debSerial:BUART:rx_state_3\/main_0
Capture Clock  : \debSerial:BUART:rx_state_3\/clock_0
Path slack     : 1066612p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13211
-------------------------------------   ----- 
End-of-path arrival time (ps)           13211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1063665  RISE       1
\debSerial:BUART:rx_state_3\/main_0    macrocell17  11961  13211  1066612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \debSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1067168p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12655
-------------------------------------   ----- 
End-of-path arrival time (ps)           12655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1063665  RISE       1
\debSerial:BUART:rx_load_fifo\/main_0  macrocell16  11405  12655  1067168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debSerial:BUART:rx_state_2\/main_0
Capture Clock  : \debSerial:BUART:rx_state_2\/clock_0
Path slack     : 1067168p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12655
-------------------------------------   ----- 
End-of-path arrival time (ps)           12655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1063665  RISE       1
\debSerial:BUART:rx_state_2\/main_0    macrocell18  11405  12655  1067168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debSerial:BUART:rx_status_3\/main_0
Capture Clock  : \debSerial:BUART:rx_status_3\/clock_0
Path slack     : 1067168p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12655
-------------------------------------   ----- 
End-of-path arrival time (ps)           12655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1063665  RISE       1
\debSerial:BUART:rx_status_3\/main_0   macrocell23  11405  12655  1067168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \debSerial:BUART:sTX:TxSts\/clock
Path slack     : 1068827p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068827  RISE       1
\debSerial:BUART:tx_status_0\/main_3                 macrocell3      4765   8345  1068827  RISE       1
\debSerial:BUART:tx_status_0\/q                      macrocell3      3350  11695  1068827  RISE       1
\debSerial:BUART:sTX:TxSts\/status_0                 statusicell1    2312  14007  1068827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:TxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_1\/q
Path End       : \debSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \debSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070851p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_1\/q                macrocell10     1250   1250  1065713  RISE       1
\debSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5222   6472  1070851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_0\/q
Path End       : \debSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \debSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071013p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_0\/q                macrocell11     1250   1250  1065867  RISE       1
\debSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5061   6311  1071013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_0\/q
Path End       : \debSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \debSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071050p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_0\/q                macrocell15     1250   1250  1065788  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5023   6273  1071050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \debSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \debSerial:BUART:sRX:RxSts\/clock
Path slack     : 1071250p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           11583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1071250  RISE       1
\debSerial:BUART:rx_status_4\/main_1                 macrocell7      2322   5902  1071250  RISE       1
\debSerial:BUART:rx_status_4\/q                      macrocell7      3350   9252  1071250  RISE       1
\debSerial:BUART:sRX:RxSts\/status_4                 statusicell2    2331  11583  1071250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debSerial:BUART:tx_state_0\/main_3
Capture Clock  : \debSerial:BUART:tx_state_0\/clock_0
Path slack     : 1071479p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068827  RISE       1
\debSerial:BUART:tx_state_0\/main_3                  macrocell11     4765   8345  1071479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \debSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071793p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8030
-------------------------------------   ---- 
End-of-path arrival time (ps)           8030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  1063665  RISE       1
\debSerial:BUART:rx_state_stop1_reg\/main_0  macrocell20   6780   8030  1071793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_0\/q
Path End       : \debSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \debSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1072120p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_0\/q         macrocell15   1250   1250  1065788  RISE       1
\debSerial:BUART:rx_load_fifo\/main_1  macrocell16   6453   7703  1072120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_0\/q
Path End       : \debSerial:BUART:rx_state_2\/main_1
Capture Clock  : \debSerial:BUART:rx_state_2\/clock_0
Path slack     : 1072120p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_0\/q       macrocell15   1250   1250  1065788  RISE       1
\debSerial:BUART:rx_state_2\/main_1  macrocell18   6453   7703  1072120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_0\/q
Path End       : \debSerial:BUART:rx_status_3\/main_1
Capture Clock  : \debSerial:BUART:rx_status_3\/clock_0
Path slack     : 1072120p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_0\/q        macrocell15   1250   1250  1065788  RISE       1
\debSerial:BUART:rx_status_3\/main_1  macrocell23   6453   7703  1072120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_2\/q
Path End       : \debSerial:BUART:rx_state_0\/main_4
Capture Clock  : \debSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072651p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_2\/q       macrocell18   1250   1250  1065136  RISE       1
\debSerial:BUART:rx_state_0\/main_4  macrocell15   5922   7172  1072651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_2\/q
Path End       : \debSerial:BUART:rx_state_3\/main_4
Capture Clock  : \debSerial:BUART:rx_state_3\/clock_0
Path slack     : 1072651p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_2\/q       macrocell18   1250   1250  1065136  RISE       1
\debSerial:BUART:rx_state_3\/main_4  macrocell17   5922   7172  1072651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_bitclk_enable\/q
Path End       : \debSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \debSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072978p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1072978  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3095   4345  1072978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \debSerial:BUART:txn\/main_3
Capture Clock  : \debSerial:BUART:txn\/clock_0
Path slack     : 1073137p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073137  RISE       1
\debSerial:BUART:txn\/main_3                macrocell9      2316   6686  1073137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \debSerial:BUART:pollcount_1\/main_1
Capture Clock  : \debSerial:BUART:pollcount_1\/clock_0
Path slack     : 1073140p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073140  RISE       1
\debSerial:BUART:pollcount_1\/main_1        macrocell21   4744   6684  1073140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_2\/q
Path End       : \debSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \debSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073265p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_2\/q               macrocell18   1250   1250  1065136  RISE       1
\debSerial:BUART:rx_state_stop1_reg\/main_3  macrocell20   5308   6558  1073265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_1\/q
Path End       : \debSerial:BUART:txn\/main_1
Capture Clock  : \debSerial:BUART:txn\/clock_0
Path slack     : 1073347p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_1\/q  macrocell10   1250   1250  1065713  RISE       1
\debSerial:BUART:txn\/main_1    macrocell9    5226   6476  1073347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_1\/q
Path End       : \debSerial:BUART:tx_state_1\/main_0
Capture Clock  : \debSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073347p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_1\/q       macrocell10   1250   1250  1065713  RISE       1
\debSerial:BUART:tx_state_1\/main_0  macrocell10   5226   6476  1073347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_0\/q
Path End       : \debSerial:BUART:txn\/main_2
Capture Clock  : \debSerial:BUART:txn\/clock_0
Path slack     : 1073514p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_0\/q  macrocell11   1250   1250  1065867  RISE       1
\debSerial:BUART:txn\/main_2    macrocell9    5060   6310  1073514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_0\/q
Path End       : \debSerial:BUART:tx_state_1\/main_1
Capture Clock  : \debSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073514p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_0\/q       macrocell11   1250   1250  1065867  RISE       1
\debSerial:BUART:tx_state_1\/main_1  macrocell10   5060   6310  1073514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_0\/q
Path End       : \debSerial:BUART:rx_state_0\/main_1
Capture Clock  : \debSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073542p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_0\/q       macrocell15   1250   1250  1065788  RISE       1
\debSerial:BUART:rx_state_0\/main_1  macrocell15   5032   6282  1073542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_0\/q
Path End       : \debSerial:BUART:rx_state_3\/main_1
Capture Clock  : \debSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073542p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_0\/q       macrocell15   1250   1250  1065788  RISE       1
\debSerial:BUART:rx_state_3\/main_1  macrocell17   5032   6282  1073542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:pollcount_0\/q
Path End       : \debSerial:BUART:rx_status_3\/main_7
Capture Clock  : \debSerial:BUART:rx_status_3\/clock_0
Path slack     : 1073618p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6205
-------------------------------------   ---- 
End-of-path arrival time (ps)           6205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:pollcount_0\/q       macrocell22   1250   1250  1068573  RISE       1
\debSerial:BUART:rx_status_3\/main_7  macrocell23   4955   6205  1073618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \debSerial:BUART:pollcount_0\/main_1
Capture Clock  : \debSerial:BUART:pollcount_0\/clock_0
Path slack     : 1073690p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073140  RISE       1
\debSerial:BUART:pollcount_0\/main_1        macrocell22   4194   6134  1073690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_0\/q
Path End       : \debSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \debSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073916p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_0\/q               macrocell15   1250   1250  1065788  RISE       1
\debSerial:BUART:rx_state_stop1_reg\/main_1  macrocell20   4657   5907  1073916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_1\/q
Path End       : \debSerial:BUART:tx_state_2\/main_0
Capture Clock  : \debSerial:BUART:tx_state_2\/clock_0
Path slack     : 1074048p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_1\/q       macrocell10   1250   1250  1065713  RISE       1
\debSerial:BUART:tx_state_2\/main_0  macrocell12   4526   5776  1074048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_1\/q
Path End       : \debSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \debSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1074048p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_1\/q      macrocell10   1250   1250  1065713  RISE       1
\debSerial:BUART:tx_bitclk\/main_0  macrocell13   4526   5776  1074048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \debSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074071p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3252
-------------------------------------   ---- 
End-of-path arrival time (ps)           3252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068235  RISE       1
\debSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3062   3252  1074071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_2\/q
Path End       : \debSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \debSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074143p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_2\/q         macrocell18   1250   1250  1065136  RISE       1
\debSerial:BUART:rx_load_fifo\/main_4  macrocell16   4431   5681  1074143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_2\/q
Path End       : \debSerial:BUART:rx_state_2\/main_4
Capture Clock  : \debSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074143p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_2\/q       macrocell18   1250   1250  1065136  RISE       1
\debSerial:BUART:rx_state_2\/main_4  macrocell18   4431   5681  1074143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_2\/q
Path End       : \debSerial:BUART:rx_status_3\/main_4
Capture Clock  : \debSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074143p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_2\/q        macrocell18   1250   1250  1065136  RISE       1
\debSerial:BUART:rx_status_3\/main_4  macrocell23   4431   5681  1074143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \debSerial:BUART:pollcount_0\/main_0
Capture Clock  : \debSerial:BUART:pollcount_0\/clock_0
Path slack     : 1074148p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074148  RISE       1
\debSerial:BUART:pollcount_0\/main_0        macrocell22   3736   5676  1074148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \debSerial:BUART:pollcount_1\/main_0
Capture Clock  : \debSerial:BUART:pollcount_1\/clock_0
Path slack     : 1074154p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074148  RISE       1
\debSerial:BUART:pollcount_1\/main_0        macrocell21   3730   5670  1074154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:pollcount_0\/q
Path End       : \debSerial:BUART:rx_state_0\/main_10
Capture Clock  : \debSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074192p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:pollcount_0\/q       macrocell22   1250   1250  1068573  RISE       1
\debSerial:BUART:rx_state_0\/main_10  macrocell15   4382   5632  1074192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_0\/q
Path End       : \debSerial:BUART:tx_state_2\/main_1
Capture Clock  : \debSerial:BUART:tx_state_2\/clock_0
Path slack     : 1074201p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_0\/q       macrocell11   1250   1250  1065867  RISE       1
\debSerial:BUART:tx_state_2\/main_1  macrocell12   4372   5622  1074201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_0\/q
Path End       : \debSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \debSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1074201p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_0\/q      macrocell11   1250   1250  1065867  RISE       1
\debSerial:BUART:tx_bitclk\/main_1  macrocell13   4372   5622  1074201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_0\/q
Path End       : \debSerial:BUART:tx_state_0\/main_1
Capture Clock  : \debSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074769p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_0\/q       macrocell11   1250   1250  1065867  RISE       1
\debSerial:BUART:tx_state_0\/main_1  macrocell11   3804   5054  1074769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_3\/q
Path End       : \debSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \debSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074882p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_3\/q               macrocell17   1250   1250  1066754  RISE       1
\debSerial:BUART:rx_state_stop1_reg\/main_2  macrocell20   3691   4941  1074882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \debSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \debSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074899p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074148  RISE       1
\debSerial:BUART:rx_bitclk_enable\/main_0   macrocell19   2984   4924  1074899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debSerial:BUART:rx_state_0\/main_7
Capture Clock  : \debSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075067p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075067  RISE       1
\debSerial:BUART:rx_state_0\/main_7         macrocell15   2816   4756  1075067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debSerial:BUART:rx_state_3\/main_7
Capture Clock  : \debSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075067p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075067  RISE       1
\debSerial:BUART:rx_state_3\/main_7         macrocell17   2816   4756  1075067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \debSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075067  RISE       1
\debSerial:BUART:rx_load_fifo\/main_7       macrocell16   2803   4743  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debSerial:BUART:rx_state_2\/main_7
Capture Clock  : \debSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075067  RISE       1
\debSerial:BUART:rx_state_2\/main_7         macrocell18   2803   4743  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debSerial:BUART:rx_state_0\/main_6
Capture Clock  : \debSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\debSerial:BUART:rx_state_0\/main_6         macrocell15   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debSerial:BUART:rx_state_3\/main_6
Capture Clock  : \debSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\debSerial:BUART:rx_state_3\/main_6         macrocell17   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \debSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\debSerial:BUART:rx_load_fifo\/main_6       macrocell16   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debSerial:BUART:rx_state_2\/main_6
Capture Clock  : \debSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\debSerial:BUART:rx_state_2\/main_6         macrocell18   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_1\/q
Path End       : \debSerial:BUART:tx_state_0\/main_0
Capture Clock  : \debSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075140p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_1\/q       macrocell10   1250   1250  1065713  RISE       1
\debSerial:BUART:tx_state_0\/main_0  macrocell11   3433   4683  1075140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:pollcount_1\/q
Path End       : \debSerial:BUART:rx_status_3\/main_5
Capture Clock  : \debSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075189p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:pollcount_1\/q       macrocell21   1250   1250  1069591  RISE       1
\debSerial:BUART:rx_status_3\/main_5  macrocell23   3385   4635  1075189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:pollcount_1\/q
Path End       : \debSerial:BUART:rx_state_0\/main_8
Capture Clock  : \debSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075210p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:pollcount_1\/q      macrocell21   1250   1250  1069591  RISE       1
\debSerial:BUART:rx_state_0\/main_8  macrocell15   3364   4614  1075210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debSerial:BUART:rx_state_0\/main_5
Capture Clock  : \debSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\debSerial:BUART:rx_state_0\/main_5         macrocell15   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debSerial:BUART:rx_state_3\/main_5
Capture Clock  : \debSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\debSerial:BUART:rx_state_3\/main_5         macrocell17   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \debSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\debSerial:BUART:rx_load_fifo\/main_5       macrocell16   2610   4550  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debSerial:BUART:rx_state_2\/main_5
Capture Clock  : \debSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\debSerial:BUART:rx_state_2\/main_5         macrocell18   2610   4550  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_bitclk\/q
Path End       : \debSerial:BUART:txn\/main_6
Capture Clock  : \debSerial:BUART:txn\/clock_0
Path slack     : 1075482p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_bitclk\/q  macrocell13   1250   1250  1075482  RISE       1
\debSerial:BUART:txn\/main_6   macrocell9    3092   4342  1075482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_bitclk\/q
Path End       : \debSerial:BUART:tx_state_1\/main_5
Capture Clock  : \debSerial:BUART:tx_state_1\/clock_0
Path slack     : 1075482p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075482  RISE       1
\debSerial:BUART:tx_state_1\/main_5  macrocell10   3092   4342  1075482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_bitclk\/q
Path End       : \debSerial:BUART:tx_state_2\/main_5
Capture Clock  : \debSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075482p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075482  RISE       1
\debSerial:BUART:tx_state_2\/main_5  macrocell12   3092   4342  1075482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_bitclk_enable\/q
Path End       : \debSerial:BUART:rx_state_0\/main_2
Capture Clock  : \debSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075490p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072978  RISE       1
\debSerial:BUART:rx_state_0\/main_2   macrocell15   3083   4333  1075490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_bitclk_enable\/q
Path End       : \debSerial:BUART:rx_state_3\/main_2
Capture Clock  : \debSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075490p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072978  RISE       1
\debSerial:BUART:rx_state_3\/main_2   macrocell17   3083   4333  1075490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \debSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \debSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075547p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075547  RISE       1
\debSerial:BUART:rx_bitclk_enable\/main_2   macrocell19   2336   4276  1075547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \debSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \debSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075555p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073140  RISE       1
\debSerial:BUART:rx_bitclk_enable\/main_1   macrocell19   2329   4269  1075555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_bitclk\/q
Path End       : \debSerial:BUART:tx_state_0\/main_5
Capture Clock  : \debSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075605p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075482  RISE       1
\debSerial:BUART:tx_state_0\/main_5  macrocell11   2969   4219  1075605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_bitclk_enable\/q
Path End       : \debSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \debSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075610p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1072978  RISE       1
\debSerial:BUART:rx_load_fifo\/main_2  macrocell16   2964   4214  1075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_bitclk_enable\/q
Path End       : \debSerial:BUART:rx_state_2\/main_2
Capture Clock  : \debSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075610p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072978  RISE       1
\debSerial:BUART:rx_state_2\/main_2   macrocell18   2964   4214  1075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_bitclk_enable\/q
Path End       : \debSerial:BUART:rx_status_3\/main_2
Capture Clock  : \debSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075610p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072978  RISE       1
\debSerial:BUART:rx_status_3\/main_2  macrocell23   2964   4214  1075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_2\/q
Path End       : \debSerial:BUART:tx_state_0\/main_4
Capture Clock  : \debSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075679p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_2\/q       macrocell12   1250   1250  1067350  RISE       1
\debSerial:BUART:tx_state_0\/main_4  macrocell11   2894   4144  1075679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_2\/q
Path End       : \debSerial:BUART:txn\/main_4
Capture Clock  : \debSerial:BUART:txn\/clock_0
Path slack     : 1075680p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_2\/q  macrocell12   1250   1250  1067350  RISE       1
\debSerial:BUART:txn\/main_4    macrocell9    2893   4143  1075680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_2\/q
Path End       : \debSerial:BUART:tx_state_1\/main_3
Capture Clock  : \debSerial:BUART:tx_state_1\/clock_0
Path slack     : 1075680p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_2\/q       macrocell12   1250   1250  1067350  RISE       1
\debSerial:BUART:tx_state_1\/main_3  macrocell10   2893   4143  1075680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_2\/q
Path End       : \debSerial:BUART:tx_state_2\/main_3
Capture Clock  : \debSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075685p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_2\/q       macrocell12   1250   1250  1067350  RISE       1
\debSerial:BUART:tx_state_2\/main_3  macrocell12   2889   4139  1075685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:tx_state_2\/q
Path End       : \debSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \debSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1075685p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:tx_state_2\/q      macrocell12   1250   1250  1067350  RISE       1
\debSerial:BUART:tx_bitclk\/main_3  macrocell13   2889   4139  1075685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_3\/q
Path End       : \debSerial:BUART:rx_state_0\/main_3
Capture Clock  : \debSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_3\/q       macrocell17   1250   1250  1066754  RISE       1
\debSerial:BUART:rx_state_0\/main_3  macrocell15   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_3\/q
Path End       : \debSerial:BUART:rx_state_3\/main_3
Capture Clock  : \debSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_3\/q       macrocell17   1250   1250  1066754  RISE       1
\debSerial:BUART:rx_state_3\/main_3  macrocell17   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_3\/q
Path End       : \debSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \debSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075802p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_3\/q         macrocell17   1250   1250  1066754  RISE       1
\debSerial:BUART:rx_load_fifo\/main_3  macrocell16   2771   4021  1075802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_3\/q
Path End       : \debSerial:BUART:rx_state_2\/main_3
Capture Clock  : \debSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075802p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_3\/q       macrocell17   1250   1250  1066754  RISE       1
\debSerial:BUART:rx_state_2\/main_3  macrocell18   2771   4021  1075802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_state_3\/q
Path End       : \debSerial:BUART:rx_status_3\/main_3
Capture Clock  : \debSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075802p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_state_3\/q        macrocell17   1250   1250  1066754  RISE       1
\debSerial:BUART:rx_status_3\/main_3  macrocell23   2771   4021  1075802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:pollcount_0\/q
Path End       : \debSerial:BUART:pollcount_0\/main_3
Capture Clock  : \debSerial:BUART:pollcount_0\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:pollcount_0\/q       macrocell22   1250   1250  1068573  RISE       1
\debSerial:BUART:pollcount_0\/main_3  macrocell22   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:pollcount_0\/q
Path End       : \debSerial:BUART:pollcount_1\/main_4
Capture Clock  : \debSerial:BUART:pollcount_1\/clock_0
Path slack     : 1075987p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:pollcount_0\/q       macrocell22   1250   1250  1068573  RISE       1
\debSerial:BUART:pollcount_1\/main_4  macrocell21   2586   3836  1075987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:pollcount_1\/q
Path End       : \debSerial:BUART:pollcount_1\/main_2
Capture Clock  : \debSerial:BUART:pollcount_1\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:pollcount_1\/q       macrocell21   1250   1250  1069591  RISE       1
\debSerial:BUART:pollcount_1\/main_2  macrocell21   2308   3558  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:txn\/q
Path End       : \debSerial:BUART:txn\/main_0
Capture Clock  : \debSerial:BUART:txn\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:txn\/q       macrocell9    1250   1250  1076270  RISE       1
\debSerial:BUART:txn\/main_0  macrocell9    2303   3553  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_last\/q
Path End       : \debSerial:BUART:rx_state_2\/main_9
Capture Clock  : \debSerial:BUART:rx_state_2\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_last\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_last\/q          macrocell24   1250   1250  1076282  RISE       1
\debSerial:BUART:rx_state_2\/main_9  macrocell18   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_load_fifo\/q
Path End       : \debSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \debSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076341p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3130
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_load_fifo\/q            macrocell16     1250   1250  1073297  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2612   3862  1076341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debSerial:BUART:tx_state_2\/main_2
Capture Clock  : \debSerial:BUART:tx_state_2\/clock_0
Path slack     : 1076569p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3254
-------------------------------------   ---- 
End-of-path arrival time (ps)           3254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068235  RISE       1
\debSerial:BUART:tx_state_2\/main_2               macrocell12     3064   3254  1076569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \debSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1076569p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3254
-------------------------------------   ---- 
End-of-path arrival time (ps)           3254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068235  RISE       1
\debSerial:BUART:tx_bitclk\/main_2                macrocell13     3064   3254  1076569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debSerial:BUART:tx_state_1\/main_2
Capture Clock  : \debSerial:BUART:tx_state_1\/clock_0
Path slack     : 1076694p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3130
-------------------------------------   ---- 
End-of-path arrival time (ps)           3130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068235  RISE       1
\debSerial:BUART:tx_state_1\/main_2               macrocell10     2940   3130  1076694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debSerial:BUART:txn\/main_5
Capture Clock  : \debSerial:BUART:txn\/clock_0
Path slack     : 1077028p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2795
-------------------------------------   ---- 
End-of-path arrival time (ps)           2795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077028  RISE       1
\debSerial:BUART:txn\/main_5                      macrocell9      2605   2795  1077028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debSerial:BUART:tx_state_1\/main_4
Capture Clock  : \debSerial:BUART:tx_state_1\/clock_0
Path slack     : 1077028p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2795
-------------------------------------   ---- 
End-of-path arrival time (ps)           2795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077028  RISE       1
\debSerial:BUART:tx_state_1\/main_4               macrocell10     2605   2795  1077028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debSerial:BUART:tx_state_2\/main_4
Capture Clock  : \debSerial:BUART:tx_state_2\/clock_0
Path slack     : 1077037p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2786
-------------------------------------   ---- 
End-of-path arrival time (ps)           2786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077028  RISE       1
\debSerial:BUART:tx_state_2\/main_4               macrocell12     2596   2786  1077037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debSerial:BUART:tx_state_0\/main_2
Capture Clock  : \debSerial:BUART:tx_state_0\/clock_0
Path slack     : 1077327p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068235  RISE       1
\debSerial:BUART:tx_state_0\/main_2               macrocell11     2306   2496  1077327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debSerial:BUART:rx_status_3\/q
Path End       : \debSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \debSerial:BUART:sRX:RxSts\/clock
Path slack     : 1079274p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (debSerial_IntClock:R#1 vs. debSerial_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\debSerial:BUART:rx_status_3\/q       macrocell23    1250   1250  1079274  RISE       1
\debSerial:BUART:sRX:RxSts\/status_3  statusicell2   2310   3560  1079274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\debSerial:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

