/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DCD_PIPE_CTL_2_0_H__
#define BCHP_DCD_PIPE_CTL_2_0_H__

/***************************************************************************
 *DCD_PIPE_CTL_2_0
 ***************************************************************************/
#define BCHP_DCD_PIPE_CTL_2_0_CORE_CONFIG        0x00146000 /* [RO] Decoder Core configuration information */
#define BCHP_DCD_PIPE_CTL_2_0_AVD_CLK_GATE       0x00146004 /* [RW] pipe clock gating */
#define BCHP_DCD_PIPE_CTL_2_0_SW_RESET_REG       0x00146008 /* [XRW] Software reset register */
#define BCHP_DCD_PIPE_CTL_2_0_BLD_CLK_GATE       0x0014600c /* [RW] BLD pipe clock gating */
#define BCHP_DCD_PIPE_CTL_2_0_OUTPUT_CLIENT_SEL  0x00146010 /* [RW] Output SCB Client Selection */
#define BCHP_DCD_PIPE_CTL_2_0_MULTIPIPE_PFRI_ARB_CTL 0x00146014 /* [RW] Multipipe PFRI Arbiter Controls */
#define BCHP_DCD_PIPE_CTL_2_0_IL_RM2_ARB_TIMEOUT 0x00146024 /* [RW] RM2 ARBITER TIMEOUT Register */
#define BCHP_DCD_PIPE_CTL_2_0_IL_RM2_ARB_TIMEOUT_SEEN 0x00146028 /* [XRW] Arbiter timeout detected */
#define BCHP_DCD_PIPE_CTL_2_0_IPCOMM_L2R_TRANSMIT 0x00146030 /* [RW] Inter-CPU L2R Transmit Data Register */
#define BCHP_DCD_PIPE_CTL_2_0_IPCOMM_L2R_RECEIVE 0x00146034 /* [RO] Inter-CPU L2R Receive Data Register */
#define BCHP_DCD_PIPE_CTL_2_0_IPCOMM_L2R_STATUS  0x00146038 /* [RW] Inter-CPU L2R Status Register */
#define BCHP_DCD_PIPE_CTL_2_0_IPCOMM_R2L_TRANSMIT 0x0014603c /* [RW] Inter-CPU R2L Transmit Data Register */
#define BCHP_DCD_PIPE_CTL_2_0_IPCOMM_R2L_RECEIVE 0x00146040 /* [RO] Inter-CPU R2L Receive Data Register */
#define BCHP_DCD_PIPE_CTL_2_0_IPCOMM_R2L_STATUS  0x00146044 /* [RW] Inter-CPU R2L Status Register */
#define BCHP_DCD_PIPE_CTL_2_0_RECON_DEBUG_REG    0x00146080 /* [RW] Reconstructor debug register */
#define BCHP_DCD_PIPE_CTL_2_0_IXFORM_DEBUG_REG   0x00146084 /* [RW] Ixform debug register */
#define BCHP_DCD_PIPE_CTL_2_0_ILSI_DEBUG_REG     0x00146088 /* [RW] ILSI debug register */
#define BCHP_DCD_PIPE_CTL_2_0_SHIM_DEBUG_CTL     0x0014608c /* [RW] SCB Shim debug register */
#define BCHP_DCD_PIPE_CTL_2_0_SHIM_DEBUG_READ    0x00146090 /* [RO] SCB Shim debug register */
#define BCHP_DCD_PIPE_CTL_2_0_SHIM_ERROR_REG     0x00146094 /* [RO] SCB Shim error register */
#define BCHP_DCD_PIPE_CTL_2_0_DBLK_STRIPE_HEIGHT 0x00146100 /* [RW] Legacy deblock stripe height */
#define BCHP_DCD_PIPE_CTL_2_0_DBLK_STRIPE_WIDTH  0x00146180 /* [RW] Legacy deblock stripe width */
#define BCHP_DCD_PIPE_CTL_2_0_DBLK_PICT_BASE_LUMA 0x00146400 /* [WO] Legacy deblock luma picture base */
#define BCHP_DCD_PIPE_CTL_2_0_DBLK_PICT_BASE_CHROMA 0x00146404 /* [WO] Legacy deblock chroma picture base */

#endif /* #ifndef BCHP_DCD_PIPE_CTL_2_0_H__ */

/* End of File */
