// Seed: 1878991159
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    input uwire id_6
    , id_15,
    output tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    output supply1 id_11,
    input wor id_12,
    input wire id_13
);
  assign id_4 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd22
) (
    output supply0 id_0,
    output logic id_1,
    input tri id_2,
    input tri _id_3
);
  assign id_1 = -1 & "";
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2
  );
  parameter [id_3 : -1 'b0] id_5 = 1;
  wire id_6;
  always begin : LABEL_0
    id_1 <= id_3;
  end
endmodule
