fifo16x32.v,verilog,xil_defaultlib,../../../../int_cusum_multi_stream.gen/sources_1/ip/fifo16x32/sim/fifo16x32.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
