 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : pe_tile_new_unq1
Version: L-2016.03-SP5-5
Date   : Fri May 10 12:33:38 2019
****************************************


Library(s) Used:

    tcbn40lpbwphvttc (File: /cad/synopsys_EDK2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwphvt_110b/tcbn40lpbwphvttc.db)


Operating Conditions: NCCOM   Library: tcbn40lpbwphvttc
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
pe_tile_new_unq1       ZeroWireload      tcbn40lpbwphvttc
cb_unq1_2              ZeroWireload      tcbn40lpbwphvttc
cb_unq1_3              ZeroWireload      tcbn40lpbwphvttc
cb_unq2_4              ZeroWireload      tcbn40lpbwphvttc
cb_unq2_5              ZeroWireload      tcbn40lpbwphvttc
cb_unq2_6              ZeroWireload      tcbn40lpbwphvttc
cb_unq2_7              ZeroWireload      tcbn40lpbwphvttc
sb_unq1_0              ZeroWireload      tcbn40lpbwphvttc
sb_unq2_0              ZeroWireload      tcbn40lpbwphvttc
test_pe_unq1_0         ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_cb_unq1_0_2
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_cb_unq1_0_3
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_cb_unq2_0_4
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_cb_unq2_0_5
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_cb_unq2_0_7
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_cb_unq2_0_6
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_23
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_24
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_45
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_44
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_43
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_42
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_41
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_40
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_39
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_38
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_37
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_36
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_35
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_34
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_33
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_32
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_31
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_30
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_29
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_28
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_27
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_26
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq1_25
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq2_3
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq2_4
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_sb_unq2_5
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_file_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth1_3
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth1_4
                       ZeroWireload      tcbn40lpbwphvttc
test_opt_reg_DataWidth1_5
                       ZeroWireload      tcbn40lpbwphvttc
test_pe_comp_unq1_0    ZeroWireload      tcbn40lpbwphvttc
test_lut_DataWidth1_0  ZeroWireload      tcbn40lpbwphvttc
test_debug_reg_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_debug_reg_DataWidth1_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_pe_unq1_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_full_add_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_cmpr_0            ZeroWireload      tcbn40lpbwphvttc
test_mult_add_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
test_shifter_unq1_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
                       ZeroWireload      tcbn40lpbwphvttc
SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
                       ZeroWireload      tcbn40lpbwphvttc


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
pe_tile_new_unq1                       4.73e-02    0.168  234.943    0.215 100.0
  test_pe (test_pe_unq1_0)             6.96e-03 1.57e-02   68.173 2.27e-02  10.5
    test_debug_bit (test_debug_reg_DataWidth1_0)
                                       6.54e-05 2.75e-04    0.205 3.41e-04   0.2
    test_debug_data (test_debug_reg_DataWidth16_0)
                                       9.93e-04 3.59e-03    2.923 4.59e-03   2.1
    test_lut (test_lut_DataWidth1_0)   5.34e-04 1.99e-03    1.454 2.53e-03   1.2
    test_pe_comp (test_pe_comp_unq1_0) 1.59e-05 4.49e-05   46.797 1.08e-04   0.0
      test_shifter (test_shifter_unq1_DataWidth16_0)
                                       1.37e-05 2.15e-05    3.464 3.87e-05   0.0
      test_mult_add (test_mult_add_DataWidth16_0)
                                       2.21e-06 2.33e-05   33.207 5.87e-05   0.0
      cmpr (test_cmpr_0)                  0.000    0.000    0.186 1.86e-07   0.0
      GEN_ADD[0].full_add (test_full_add_DataWidth16_0)
                                          0.000    0.000    3.136 3.14e-06   0.0
    test_opt_reg_f (test_opt_reg_DataWidth1_5)
                                       8.56e-05 3.57e-04    0.321 4.42e-04   0.2
    test_opt_reg_e (test_opt_reg_DataWidth1_4)
                                       8.56e-05 3.56e-04    0.321 4.42e-04   0.2
    test_opt_reg_d (test_opt_reg_DataWidth1_3)
                                       8.56e-05 3.57e-04    0.321 4.42e-04   0.2
    test_opt_reg_file (test_opt_reg_file_DataWidth16_0)
                                       9.95e-04 2.87e-04    3.642 1.29e-03   0.6
    test_opt_reg_a (test_opt_reg_DataWidth16_0)
                                       9.95e-04 2.95e-04    3.637 1.29e-03   0.6
  sb_1b (sb_unq2_0)                    9.32e-03 3.21e-02   21.938 4.14e-02  19.2
  sb_wide (sb_unq1_0)                  1.52e-02 7.11e-02  100.060 8.63e-02  40.1
  cb_cg_en (cb_unq2_7)                 2.16e-03 7.58e-03    5.503 9.74e-03   4.5
  cb_bit2 (cb_unq2_6)                  2.18e-03 7.58e-03    5.503 9.77e-03   4.5
  cb_bit1 (cb_unq2_5)                  2.18e-03 7.58e-03    5.503 9.76e-03   4.5
  cb_bit0 (cb_unq2_4)                  2.18e-03 7.58e-03    5.503 9.77e-03   4.5
  cb_data1 (cb_unq1_3)                 2.07e-03 7.21e-03    8.185 9.28e-03   4.3
  cb_data0 (cb_unq1_2)                 2.07e-03 7.19e-03    8.179 9.26e-03   4.3
1
