 # ğŸ’« About Me:
ğŸ”­ Electronics & Communication Engineering graduate (2021â€“2025) with focused training in VLSI Design and Verification.<br><br>Currently trained in Verilog, SystemVerilog, and UVM, with hands-on experience building RTL modules and developing simulation-based verification environments.<br><br>ğŸ“ B.E. in ECE | CGPA: 8.14<br><br>ğŸŒ± Actively learning functional verification concepts including assertions, coverage, scoreboards, and protocol-level behavior.<br><br>ğŸ”§ Actively building and sharing projects related to RTL design, FIFO architectures, and verification testbenches.<br><br>ğŸ‘¯ Looking to collaborate on beginner-to-intermediate RTL and verification projects.<br>ğŸ¤ Looking for guidance on industry-standard verification practices and interview preparation.<br>ğŸ’¬ Ask me about digital electronics, Verilog/SystemVerilog basics, and verification fundamentals.<br>âš¡ Fun fact: I prefer debugging waveforms over reading theory.<br>


## ğŸŒ Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/https://www.linkedin.com/in/yashwanthm18/) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:yashwanthm1188@gmail.com) 

# ğŸ’» Tech Stack:
![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white)
# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Yashwanth-vlsi&theme=dark&hide_border=false&include_all_commits=true&count_private=true)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Yashwanth-vlsi&theme=dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Yashwanth-vlsi&theme=dark&hide_border=false&include_all_commits=true&count_private=true&layout=compact)

### ğŸ” Top Contributed Repo
![](https://github-contributor-stats.vercel.app/api?username=Yashwanth-vlsi&limit=5&theme=dark&combine_all_yearly_contributions=true)

---
[![](https://visitcount.itsvg.in/api?id=Yashwanth-vlsi&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
