// Seed: 4068201563
module module_0 (
    id_1,
    id_2,
    access,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout supply0 id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_1.id_0 = 0;
  input wire id_1;
  assign id_5 = module_0 - 1'b0;
  logic [7:0] id_8;
  assign id_8[1] = id_8;
  wire id_9;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input uwire id_2,
    output tri id_3,
    input tri0 id_4,
    input wire id_5,
    input tri1 id_6,
    input wor id_7,
    input wire id_8,
    output wire id_9,
    output tri1 id_10,
    input supply1 id_11,
    input wire id_12,
    output tri1 id_13,
    input tri0 id_14
);
  parameter id_16 = -1;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  assign id_3 = (-1) ? id_5 : id_0 ? id_8 : (-1) ? id_0 == -1 : 1 ^ !id_16;
endmodule
