[
    {
        "age": null,
        "album": "",
        "author": "Pablo Valerio",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-14T17:45:30.318831+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-14T17:00:00+00:00",
        "description": "<p>The current U.S. tariff strategy is built on a core fallacy that misdiagnoses the complex realities of the global semiconductor industry. </p>\n<p>The post <a href=\"https://www.eetimes.com/trumps-tariff-fallacy-a-self-inflicted-defeat/\">Trump&#8217;s Tariff Fallacy, a Self-Inflicted Defeat</a> appeared first on <a href=\"https://www.eetimes.com\">EE Times</a>.</p>",
        "id": 3330907,
        "language": "en-US",
        "link": "https://www.eetimes.com/trumps-tariff-fallacy-a-self-inflicted-defeat",
        "manual_status_code": 0,
        "page_rating": 32,
        "page_rating_contents": 100,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 483,
        "source_url": "https://eetimes.com/feed",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://www.eetimes.com/wp-content/uploads/Chip-hammer.jpg",
        "title": "Trump\u2019s Tariff Fallacy, a Self-Inflicted Defeat",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "Menta",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-14T13:24:36.473521+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-14T12:00:00+00:00",
        "description": "<p>Adaptable eFPGA-powered digital twins bring real-time adaptability, predictive maintenance, and extended lifecycle performance to ASICs in demanding industrial environments.</p>\n<p>The post <a href=\"https://www.eetimes.com/unlocking-the-power-of-digital-twins-in-asics-with-adaptable-efpga-hardware/\">Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware\u00a0</a> appeared first on <a href=\"https://www.eetimes.com\">EE Times</a>.</p>",
        "id": 3328693,
        "language": "en-US",
        "link": "https://www.eetimes.com/unlocking-the-power-of-digital-twins-in-asics-with-adaptable-efpga-hardware",
        "manual_status_code": 0,
        "page_rating": 32,
        "page_rating_contents": 100,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 483,
        "source_url": "https://eetimes.com/feed",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://www.eetimes.com/wp-content/uploads/Thumbnail-600x340-1.png",
        "title": "Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "Sally Ward-Foxton",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-08-14T07:02:50.918372+00:00",
        "date_dead_since": null,
        "date_published": "2025-08-14T07:00:00+00:00",
        "description": "<p>Ambarella CTO Les Kohn describes reasoning alternatives for robotics and autonomous driving.</p>\n<p>The post <a href=\"https://www.eetimes.com/will-robots-use-reasoning-at-the-edge/\">Will Robots Use Reasoning At The Edge?</a> appeared first on <a href=\"https://www.eetimes.com\">EE Times</a>.</p>",
        "id": 3326431,
        "language": "en-US",
        "link": "https://www.eetimes.com/will-robots-use-reasoning-at-the-edge",
        "manual_status_code": 0,
        "page_rating": 32,
        "page_rating_contents": 100,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 483,
        "source_url": "https://eetimes.com/feed",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://www.eetimes.com/wp-content/uploads/humanoid-robot-sq.jpg",
        "title": "Will Robots Use Reasoning At The Edge?",
        "vote": 0
    }
]