[2025-09-17 02:10:54] START suite=qualcomm_srv trace=srv404_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv404_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2630039 heartbeat IPC: 3.802 cumulative IPC: 3.802 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5074009 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5074009 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5074010 heartbeat IPC: 4.092 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13926902 heartbeat IPC: 1.13 cumulative IPC: 1.13 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 22699380 heartbeat IPC: 1.14 cumulative IPC: 1.135 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 31404790 heartbeat IPC: 1.149 cumulative IPC: 1.139 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 40261132 heartbeat IPC: 1.129 cumulative IPC: 1.137 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 49102314 heartbeat IPC: 1.131 cumulative IPC: 1.136 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 57878794 heartbeat IPC: 1.139 cumulative IPC: 1.136 (Simulation time: 00 hr 08 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv404_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 66854016 heartbeat IPC: 1.114 cumulative IPC: 1.133 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 75598761 heartbeat IPC: 1.144 cumulative IPC: 1.134 (Simulation time: 00 hr 10 min 17 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 84356049 heartbeat IPC: 1.142 cumulative IPC: 1.135 (Simulation time: 00 hr 11 min 27 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 88058331 cumulative IPC: 1.136 (Simulation time: 00 hr 12 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 88058331 cumulative IPC: 1.136 (Simulation time: 00 hr 12 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv404_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.136 instructions: 100000000 cycles: 88058331
CPU 0 Branch Prediction Accuracy: 92.42% MPKI: 13.62 Average ROB Occupancy at Mispredict: 28.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1316
BRANCH_INDIRECT: 0.3698
BRANCH_CONDITIONAL: 11.69
BRANCH_DIRECT_CALL: 0.4799
BRANCH_INDIRECT_CALL: 0.5329
BRANCH_RETURN: 0.4202


====Backend Stall Breakdown====
ROB_STALL: 74268
LQ_STALL: 0
SQ_STALL: 331901


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 33.642857
REPLAY_LOAD: 34.34577
NON_REPLAY_LOAD: 7.9507985

== Total ==
ADDR_TRANS: 4710
REPLAY_LOAD: 13807
NON_REPLAY_LOAD: 55751

== Counts ==
ADDR_TRANS: 140
REPLAY_LOAD: 402
NON_REPLAY_LOAD: 7012

cpu0->cpu0_STLB TOTAL        ACCESS:    2065553 HIT:    2051531 MISS:      14022 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2065553 HIT:    2051531 MISS:      14022 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 80.49 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9669953 HIT:    8609026 MISS:    1060927 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7885397 HIT:    6926584 MISS:     958813 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     600487 HIT:     518087 MISS:      82400 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1160519 HIT:    1151672 MISS:       8847 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23550 HIT:      12683 MISS:      10867 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.15 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15253573 HIT:    7736846 MISS:    7516727 MSHR_MERGE:    1814257
cpu0->cpu0_L1I LOAD         ACCESS:   15253573 HIT:    7736846 MISS:    7516727 MSHR_MERGE:    1814257
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29841346 HIT:   25356574 MISS:    4484772 MSHR_MERGE:    1677805
cpu0->cpu0_L1D LOAD         ACCESS:   16614924 HIT:   13948919 MISS:    2666005 MSHR_MERGE:     483077
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13198116 HIT:   11403053 MISS:    1795063 MSHR_MERGE:    1194574
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28306 HIT:       4602 MISS:      23704 MSHR_MERGE:        154
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.58 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12511987 HIT:   10402654 MISS:    2109333 MSHR_MERGE:    1058399
cpu0->cpu0_ITLB LOAD         ACCESS:   12511987 HIT:   10402654 MISS:    2109333 MSHR_MERGE:    1058399
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.34 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28394912 HIT:   27054702 MISS:    1340210 MSHR_MERGE:     325591
cpu0->cpu0_DTLB LOAD         ACCESS:   28394912 HIT:   27054702 MISS:    1340210 MSHR_MERGE:     325591
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.739 cycles
cpu0->LLC TOTAL        ACCESS:    1222531 HIT:    1197142 MISS:      25389 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     958813 HIT:     940769 MISS:      18044 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      82400 HIT:      78094 MISS:       4306 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     170451 HIT:     170283 MISS:        168 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10867 HIT:       7996 MISS:       2871 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        645
  ROW_BUFFER_MISS:      24570
  AVG DBUS CONGESTED CYCLE: 3.233
Channel 0 WQ ROW_BUFFER_HIT:         90
  ROW_BUFFER_MISS:       1429
  FULL:          0
Channel 0 REFRESHES ISSUED:       7339

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       496454       553020        93877         2137
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           61         2146         1052          227
  STLB miss resolved @ L2C                0         2002         3036         1344          141
  STLB miss resolved @ LLC                0          463         1337         3108          726
  STLB miss resolved @ MEM                0            1          718         2073         1197

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             187099        54922      1386820       148522          241
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1050          588           41
  STLB miss resolved @ L2C                0         1137         7503         1458            4
  STLB miss resolved @ LLC                0          211         2723         1575           39
  STLB miss resolved @ MEM                0            0           58          140          135
[2025-09-17 02:23:31] END   suite=qualcomm_srv trace=srv404_ap (rc=0)
