<stg><name>calculate_pseudoimage</name>


<trans_list>

<trans id="186" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="35" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64">
<![CDATA[
entry:1 %avg_x_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="avg_x_1_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %avg_y_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="avg_y_1_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
entry:3 %avg_z_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="avg_z_1_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %pillar_count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="pillar_count_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %indices = alloca i64 1

]]></Node>
<StgValue><ssdm name="indices"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %indices_first = alloca i64 1

]]></Node>
<StgValue><ssdm name="indices_first"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:14 %call_ln0 = call void @calculate_pseudoimage_Pipeline_1, i32 %indices, i32 %indices_first

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %store_ln52 = store i32 0, i32 %i_1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:14 %call_ln0 = call void @calculate_pseudoimage_Pipeline_1, i32 %indices, i32 %indices_first

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="576" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:15 %call_ln0 = call void @calculate_pseudoimage_Pipeline_collection_loop, i256 %pointcloud, i32 %pseudoimage_count, i576 %pseudoimage_data, i32 %indices, i32 %indices_first, i32 %pillar_count_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="576" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:15 %call_ln0 = call void @calculate_pseudoimage_Pipeline_collection_loop, i256 %pointcloud, i32 %pseudoimage_count, i576 %pseudoimage_data, i32 %indices, i32 %indices_first, i32 %pillar_count_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:5 %spectopmodule_ln28 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln28"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %pointcloud, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %pointcloud

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pseudoimage_count, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pseudoimage_count

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="576" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %pseudoimage_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="576">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i576 %pseudoimage_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:16 %pillar_count_loc_load = load i32 %pillar_count_loc

]]></Node>
<StgValue><ssdm name="pillar_count_loc_load"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
entry:18 %br_ln52 = br void %sum_loop

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sum_loop:0 %i = load i32 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sum_loop:1 %icmp_ln52 = icmp_eq  i32 %i, i32 %pillar_count_loc_load

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sum_loop:2 %add_ln52 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sum_loop:3 %br_ln52 = br i1 %icmp_ln52, void %sum_loop.split, void %for.end174

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:0 %zext_ln52 = zext i32 %i

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sum_loop.split:2 %indices_addr = getelementptr i32 %indices, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="indices_addr"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
sum_loop.split:3 %x = load i10 %indices_addr

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sum_loop.split:5 %indices_first_addr = getelementptr i32 %indices_first, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="indices_first_addr"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="10">
<![CDATA[
sum_loop.split:6 %y = load i10 %indices_first_addr

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sum_loop.split:29 %store_ln52 = store i32 %add_ln52, i32 %i_1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
for.end174:0 %ret_ln78 = ret

]]></Node>
<StgValue><ssdm name="ret_ln78"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
sum_loop.split:3 %x = load i10 %indices_addr

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32">
<![CDATA[
sum_loop.split:4 %trunc_ln53 = trunc i32 %x

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="10">
<![CDATA[
sum_loop.split:6 %y = load i10 %indices_first_addr

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
sum_loop.split:7 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln53, i7 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="32">
<![CDATA[
sum_loop.split:8 %trunc_ln60 = trunc i32 %y

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
sum_loop.split:9 %add_ln60 = add i14 %tmp_s, i14 %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="14">
<![CDATA[
sum_loop.split:10 %zext_ln60 = zext i14 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sum_loop.split:11 %pseudoimage_count_addr = getelementptr i32 %pseudoimage_count, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="pseudoimage_count_addr"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="14">
<![CDATA[
sum_loop.split:13 %pseudoimage_count_load = load i14 %pseudoimage_count_addr

]]></Node>
<StgValue><ssdm name="pseudoimage_count_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="14">
<![CDATA[
sum_loop.split:13 %pseudoimage_count_load = load i14 %pseudoimage_count_addr

]]></Node>
<StgValue><ssdm name="pseudoimage_count_load"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:18 %conv1 = uitodp i32 %pseudoimage_count_load

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="79" st_id="9" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:18 %conv1 = uitodp i32 %pseudoimage_count_load

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
sum_loop.split:12 %tmp = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %add_ln60, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="20" op_3_bw="576" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0">
<![CDATA[
sum_loop.split:14 %call_ln60 = call void @calculate_pseudoimage_Pipeline_sum_loop, i32 %pseudoimage_count_load, i20 %tmp, i576 %pseudoimage_data, i64 %avg_z_1_loc, i64 %avg_y_1_loc, i64 %avg_x_1_loc

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:18 %conv1 = uitodp i32 %pseudoimage_count_load

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="20" op_3_bw="576" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0">
<![CDATA[
sum_loop.split:14 %call_ln60 = call void @calculate_pseudoimage_Pipeline_sum_loop, i32 %pseudoimage_count_load, i20 %tmp, i576 %pseudoimage_data, i64 %avg_z_1_loc, i64 %avg_y_1_loc, i64 %avg_x_1_loc

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:18 %conv1 = uitodp i32 %pseudoimage_count_load

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
sum_loop.split:15 %avg_z_1_loc_load = load i64 %avg_z_1_loc

]]></Node>
<StgValue><ssdm name="avg_z_1_loc_load"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
sum_loop.split:16 %avg_y_1_loc_load = load i64 %avg_y_1_loc

]]></Node>
<StgValue><ssdm name="avg_y_1_loc_load"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
sum_loop.split:17 %avg_x_1_loc_load = load i64 %avg_x_1_loc

]]></Node>
<StgValue><ssdm name="avg_x_1_loc_load"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="91" st_id="13" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="94" st_id="14" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="100" st_id="16" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="103" st_id="17" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="106" st_id="18" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="108" st_id="18" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="109" st_id="19" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="112" st_id="20" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:22 %conv2 = uitodp i32 %x

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:25 %conv3 = uitodp i32 %y

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="117" st_id="21" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="118" st_id="21" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:22 %conv2 = uitodp i32 %x

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:25 %conv3 = uitodp i32 %y

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="122" st_id="22" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="123" st_id="22" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="125" st_id="22" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:22 %conv2 = uitodp i32 %x

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:25 %conv3 = uitodp i32 %y

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="127" st_id="23" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="128" st_id="23" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="129" st_id="23" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="130" st_id="23" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:22 %conv2 = uitodp i32 %x

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
sum_loop.split:25 %conv3 = uitodp i32 %y

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="132" st_id="24" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="134" st_id="24" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="135" st_id="24" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:23 %mul = dmul i64 %conv2, i64 500

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="136" st_id="24" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:26 %mul1 = dmul i64 %conv3, i64 500

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="137" st_id="25" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="138" st_id="25" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="139" st_id="25" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="140" st_id="25" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:23 %mul = dmul i64 %conv2, i64 500

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="141" st_id="25" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:26 %mul1 = dmul i64 %conv3, i64 500

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="142" st_id="26" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="143" st_id="26" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="144" st_id="26" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="145" st_id="26" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:23 %mul = dmul i64 %conv2, i64 500

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="146" st_id="26" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:26 %mul1 = dmul i64 %conv3, i64 500

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="147" st_id="27" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="148" st_id="27" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="149" st_id="27" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="150" st_id="27" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:23 %mul = dmul i64 %conv2, i64 500

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="151" st_id="27" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:26 %mul1 = dmul i64 %conv3, i64 500

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="152" st_id="28" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="153" st_id="28" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="154" st_id="28" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="155" st_id="28" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:23 %mul = dmul i64 %conv2, i64 500

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="156" st_id="28" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:26 %mul1 = dmul i64 %conv3, i64 500

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="157" st_id="29" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="158" st_id="29" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="159" st_id="29" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="160" st_id="29" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:24 %div5 = dmul i64 %mul, i64 0.0078125

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>

<operation id="161" st_id="29" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:27 %div6 = dmul i64 %mul1, i64 0.0078125

]]></Node>
<StgValue><ssdm name="div6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="162" st_id="30" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="163" st_id="30" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="164" st_id="30" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="165" st_id="30" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:24 %div5 = dmul i64 %mul, i64 0.0078125

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>

<operation id="166" st_id="30" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:27 %div6 = dmul i64 %mul1, i64 0.0078125

]]></Node>
<StgValue><ssdm name="div6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="167" st_id="31" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="168" st_id="31" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="169" st_id="31" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="170" st_id="31" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:24 %div5 = dmul i64 %mul, i64 0.0078125

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>

<operation id="171" st_id="31" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:27 %div6 = dmul i64 %mul1, i64 0.0078125

]]></Node>
<StgValue><ssdm name="div6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="172" st_id="32" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="173" st_id="32" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="174" st_id="32" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="175" st_id="32" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:24 %div5 = dmul i64 %mul, i64 0.0078125

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>

<operation id="176" st_id="32" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:27 %div6 = dmul i64 %mul1, i64 0.0078125

]]></Node>
<StgValue><ssdm name="div6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="177" st_id="33" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:19 %avg_x = ddiv i64 %avg_x_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_x"/></StgValue>
</operation>

<operation id="178" st_id="33" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:20 %avg_y = ddiv i64 %avg_y_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_y"/></StgValue>
</operation>

<operation id="179" st_id="33" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:21 %avg_z = ddiv i64 %avg_z_1_loc_load, i64 %conv1

]]></Node>
<StgValue><ssdm name="avg_z"/></StgValue>
</operation>

<operation id="180" st_id="33" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:24 %div5 = dmul i64 %mul, i64 0.0078125

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>

<operation id="181" st_id="33" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
sum_loop.split:27 %div6 = dmul i64 %mul1, i64 0.0078125

]]></Node>
<StgValue><ssdm name="div6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="182" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="20" op_3_bw="576" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
sum_loop.split:28 %call_ln60 = call void @calculate_pseudoimage_Pipeline_assign_loop, i32 %pseudoimage_count_load, i20 %tmp, i576 %pseudoimage_data, i64 %avg_x, i64 %avg_y, i64 %avg_z, i64 %div5, i64 %div6

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
sum_loop.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="184" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="20" op_3_bw="576" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
sum_loop.split:28 %call_ln60 = call void @calculate_pseudoimage_Pipeline_assign_loop, i32 %pseudoimage_count_load, i20 %tmp, i576 %pseudoimage_data, i64 %avg_x, i64 %avg_y, i64 %avg_z, i64 %div5, i64 %div6

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>

<operation id="185" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
sum_loop.split:30 %br_ln52 = br void %sum_loop

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
