{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712328025322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712328025323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 10:40:25 2024 " "Processing started: Fri Apr  5 10:40:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712328025323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328025323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328025323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712328026038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712328026038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prbs_checker.v(15) " "Verilog HDL information at prbs_checker.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/Tx_sim/prbs_checker.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Tx_sim/prbs_checker.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712328030704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tx_sim/prbs_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tx_sim/prbs_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 prbs31_checker " "Found entity 1: prbs31_checker" {  } { { "rtl/Tx_sim/prbs_checker.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Tx_sim/prbs_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise_mem_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise_mem_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_128_wrapper_mem " "Found entity 1: noise_128_wrapper_mem" {  } { { "rtl/noise/noise_mem_wrapper.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_mem_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise_mem_128.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise_mem_128.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_128_mem " "Found entity 1: noise_128_mem" {  } { { "rtl/noise/noise_mem_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_mem_128.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rx_sim/rx_prl_ocm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rx_sim/rx_prl_ocm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFE_prl " "Found entity 1: DFE_prl" {  } { { "rtl/Rx_sim/Rx_prl_ocm.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/Rx_prl_ocm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030721 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decision_maker_prl.sv(78) " "Verilog HDL information at decision_maker_prl.sv(78): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/Rx_sim/decision_maker_prl.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/decision_maker_prl.sv" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712328030727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rx_sim/decision_maker_prl.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rx_sim/decision_maker_prl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decision_maker_prl " "Found entity 1: decision_maker_prl" {  } { { "rtl/Rx_sim/decision_maker_prl.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/decision_maker_prl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/channel_sim/channel_model_ocm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/channel_sim/channel_model_ocm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISI_channel_ocm " "Found entity 1: ISI_channel_ocm" {  } { { "rtl/channel_sim/channel_model_ocm.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/channel_sim/channel_model_ocm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_128.sv(64) " "Verilog HDL information at noise_128.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712328030734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_128.sv(87) " "Verilog HDL information at noise_128.sv(87): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712328030734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise_128.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise_128.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_128 " "Found entity 1: noise_128" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/nios_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/nios_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART " "Found entity 1: NIOS_UART" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_irq_mapper " "Found entity 1: NIOS_UART_irq_mapper" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0 " "Found entity 1: NIOS_UART_mm_interconnect_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_UART_mm_interconnect_0_rsp_mux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030810 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS_UART_mm_interconnect_0_rsp_demux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_mux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_demux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712328030844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712328030844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_002_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030844 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router_002 " "Found entity 2: NIOS_UART_mm_interconnect_0_router_002" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712328030852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712328030852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030853 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router " "Found entity 2: NIOS_UART_mm_interconnect_0_router" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_uart_0_tx " "Found entity 1: NIOS_UART_uart_0_tx" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030914 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_uart_0_rx_stimulus_source " "Found entity 2: NIOS_UART_uart_0_rx_stimulus_source" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030914 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_UART_uart_0_rx " "Found entity 3: NIOS_UART_uart_0_rx" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030914 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_UART_uart_0_regs " "Found entity 4: NIOS_UART_uart_0_regs" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030914 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_UART_uart_0 " "Found entity 5: NIOS_UART_uart_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_on_chip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_on_chip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_on_chip_mem " "Found entity 1: NIOS_UART_on_chip_mem" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0 " "Found entity 1: NIOS_UART_nios2_gen2_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_UART_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: NIOS_UART_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_UART_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: NIOS_UART_nios2_gen2_0_cpu_nios2_oci" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_UART_nios2_gen2_0_cpu " "Found entity 21: NIOS_UART_nios2_gen2_0_cpu" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_test_bench" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030975 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "urng_64.sv(34) " "Verilog HDL information at urng_64.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/noise/urng_64.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/urng_64.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712328030984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/urng_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/urng_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urng_64 " "Found entity 1: urng_64" {  } { { "rtl/noise/urng_64.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/urng_64.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_128_wrapper " "Found entity 1: noise_128_wrapper" {  } { { "rtl/noise/noise_wrapper.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise " "Found entity 1: noise" {  } { { "rtl/noise/noise.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "qsys/RX/synthesis/RX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/RX/synthesis/RX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328030999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328030999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/RX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/pam_4_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/pam_4_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pam_4_decode " "Found entity 1: pam_4_decode" {  } { { "qsys/RX/synthesis/submodules/PAM_4_decoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/RX/synthesis/submodules/PAM_4_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/gray_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/gray_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 grey_decode " "Found entity 1: grey_decode" {  } { { "qsys/RX/synthesis/submodules/gray_decoder.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/RX/synthesis/submodules/gray_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "qsys/channel/synthesis/channel.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/channel/synthesis/channel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/channel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/channel_model.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/channel_model.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISI_channel " "Found entity 1: ISI_channel" {  } { { "qsys/channel/synthesis/submodules/channel_model.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/channel/synthesis/submodules/channel_model.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/TX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031049 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prbs.v(13) " "Verilog HDL information at prbs.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/prbs.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712328031054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/prbs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/prbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 prbs31 " "Found entity 1: prbs31" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/prbs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/gray_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/gray_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 grey_encode " "Found entity 1: grey_encode" {  } { { "qsys/TX/synthesis/submodules/gray_encoder.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/gray_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/pam_4_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/pam_4_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pam_4_encode " "Found entity 1: pam_4_encode" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SerDes_Sys.sv(280) " "Verilog HDL information at SerDes_Sys.sv(280): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 280 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712328031068 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SerDes_Sys.sv(419) " "Verilog HDL information at SerDes_Sys.sv(419): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 419 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712328031068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serdes_sys.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerDes_Sys " "Found entity 1: SerDes_Sys" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ips/pll.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tx_sim/hexdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "rtl/Tx_sim/hexDisplay.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Tx_sim/hexDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328031083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerDes_Sys " "Elaborating entity \"SerDes_Sys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712328031171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "channel_enable SerDes_Sys.sv(125) " "Verilog HDL or VHDL warning at SerDes_Sys.sv(125): object \"channel_enable\" assigned a value but never read" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712328031174 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "channel_in_valid SerDes_Sys.sv(126) " "Verilog HDL or VHDL warning at SerDes_Sys.sv(126): object \"channel_in_valid\" assigned a value but never read" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712328031174 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "noise_enable SerDes_Sys.sv(260) " "Verilog HDL or VHDL warning at SerDes_Sys.sv(260): object \"noise_enable\" assigned a value but never read" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712328031174 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "71 64 SerDes_Sys.sv(242) " "Verilog HDL assignment warning at SerDes_Sys.sv(242): truncated value with size 71 to match size of target (64)" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031176 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SerDes_Sys.sv(246) " "Verilog HDL assignment warning at SerDes_Sys.sv(246): truncated value with size 32 to match size of target (14)" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031176 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..7\] SerDes_Sys.sv(18) " "Output port \"LEDR\[9..7\]\" at SerDes_Sys.sv(18) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712328031179 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..1\] SerDes_Sys.sv(18) " "Output port \"LEDR\[5..1\]\" at SerDes_Sys.sv(18) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712328031179 "|SerDes_Sys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:G100MHz " "Elaborating entity \"pll\" for hierarchy \"pll:G100MHz\"" {  } { { "rtl/SerDes_Sys.sv" "G100MHz" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:G100MHz\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\"" {  } { { "ips/pll.v" "pll_inst" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "altera_pll_i" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031236 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1712328031242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328031252 ""}  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712328031252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:transmitter " "Elaborating entity \"TX\" for hierarchy \"TX:transmitter\"" {  } { { "rtl/SerDes_Sys.sv" "transmitter" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pam_4_encode TX:transmitter\|pam_4_encode:pam_encoder_0 " "Elaborating entity \"pam_4_encode\" for hierarchy \"TX:transmitter\|pam_4_encode:pam_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "pam_encoder_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/TX.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(17) " "Verilog HDL assignment warning at PAM_4_encoder.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031259 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(18) " "Verilog HDL assignment warning at PAM_4_encoder.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031259 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_encode TX:transmitter\|grey_encode:gray_encoder_0 " "Elaborating entity \"grey_encode\" for hierarchy \"TX:transmitter\|grey_encode:gray_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "gray_encoder_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/TX.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prbs31 TX:transmitter\|prbs31:prbs_0 " "Elaborating entity \"prbs31\" for hierarchy \"TX:transmitter\|prbs31:prbs_0\"" {  } { { "qsys/TX/synthesis/TX.v" "prbs_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/TX.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(8) " "Verilog HDL assignment warning at prbs.v(8): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/prbs.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031268 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(15) " "Verilog HDL assignment warning at prbs.v(15): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/prbs.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031268 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TX:transmitter\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\"" {  } { { "qsys/TX/synthesis/TX.v" "rst_controller" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/TX.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/TX/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISI_channel_ocm ISI_channel_ocm:channel " "Elaborating entity \"ISI_channel_ocm\" for hierarchy \"ISI_channel_ocm:channel\"" {  } { { "rtl/SerDes_Sys.sv" "channel" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 channel_model_ocm.sv(78) " "Verilog HDL assignment warning at channel_model_ocm.sv(78): truncated value with size 17 to match size of target (8)" {  } { { "rtl/channel_sim/channel_model_ocm.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/channel_sim/channel_model_ocm.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031290 "|SerDes_Sys|ISI_channel_ocm:channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_128_wrapper noise_128_wrapper:noise_wrapper_noise " "Elaborating entity \"noise_128_wrapper\" for hierarchy \"noise_128_wrapper:noise_wrapper_noise\"" {  } { { "rtl/SerDes_Sys.sv" "noise_wrapper_noise" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031298 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp noise_wrapper.sv(18) " "Verilog HDL or VHDL warning at noise_wrapper.sv(18): object \"temp\" assigned a value but never read" {  } { { "rtl/noise/noise_wrapper.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_wrapper.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712328031299 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_128 noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128 " "Elaborating entity \"noise_128\" for hierarchy \"noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128\"" {  } { { "rtl/noise/noise_wrapper.sv" "noise_128" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_wrapper.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328031304 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_debug noise_128.sv(37) " "Verilog HDL or VHDL warning at noise_128.sv(37): object \"sel_debug\" assigned a value but never read" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712328031306 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(57) " "Verilog HDL assignment warning at noise_128.sv(57): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031307 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(58) " "Verilog HDL assignment warning at noise_128.sv(58): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031307 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(59) " "Verilog HDL assignment warning at noise_128.sv(59): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031308 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(60) " "Verilog HDL assignment warning at noise_128.sv(60): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031308 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(61) " "Verilog HDL assignment warning at noise_128.sv(61): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031308 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(62) " "Verilog HDL assignment warning at noise_128.sv(62): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031308 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 noise_128.sv(63) " "Verilog HDL assignment warning at noise_128.sv(63): truncated value with size 8 to match size of target (7)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031308 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 noise_128.sv(76) " "Verilog HDL assignment warning at noise_128.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031316 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 noise_128.sv(94) " "Verilog HDL assignment warning at noise_128.sv(94): truncated value with size 32 to match size of target (8)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328031368 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031490 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031490 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031490 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031490 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031490 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031490 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[0\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[1\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[2\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[2\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[3\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[3\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[4\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[4\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[0\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[0\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[1\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[1\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[2\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[2\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[3\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[3\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[4\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[4\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[5\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[5\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[5\]\[6\] noise_128.sv(87) " "Inferred latch for \"level\[5\]\[6\]\" at noise_128.sv(87)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031491 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[0\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[0\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[1\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[1\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[2\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[2\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[3\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[3\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[4\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[4\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031492 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[5\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[5\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[6\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[6\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[7\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[7\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[8\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[8\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[9\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[9\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031493 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[10\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[10\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[11\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[11\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[12\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[12\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[13\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[13\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[14\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[14\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031494 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[15\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[15\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[16\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[16\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[17\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[17\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[18\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[18\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[19\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[19\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031495 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[20\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[20\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[21\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[21\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[22\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[22\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031496 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[23\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[23\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[24\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[24\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[25\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[25\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[26\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[26\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[27\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[27\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031498 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[28\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[28\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[29\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[29\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[30\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[30\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[31\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[31\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[32\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[32\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031499 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[33\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[33\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[34\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[34\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[35\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[35\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[36\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[36\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[37\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[37\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031500 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[38\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[38\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[39\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[39\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[40\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[40\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[41\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[41\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[42\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[42\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031501 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[43\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[43\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[44\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[44\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[45\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[45\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[46\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[46\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[47\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[47\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031502 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[48\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[48\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[49\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[49\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[50\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[50\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[51\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[51\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031503 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[52\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[52\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[53\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[53\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[54\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[54\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[55\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[55\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031504 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[56\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[56\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[57\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[57\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[58\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[58\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[59\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[59\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[60\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[60\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031505 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[61\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[61\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[62\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[62\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[63\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[63\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[64\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[64\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031506 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[65\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[65\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[66\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[66\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[67\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[67\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[68\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[68\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[69\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[69\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031507 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[70\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[70\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[71\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[71\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[72\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[72\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[73\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[73\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031508 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[74\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[74\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[75\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[75\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[76\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[76\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[77\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[77\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031509 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[78\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[78\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[79\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[79\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[80\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[80\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[81\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[81\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031510 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[82\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[82\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[83\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[83\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[84\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[84\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[85\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[85\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[86\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[86\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031511 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[87\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[87\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[88\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[88\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[89\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[89\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[90\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[90\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031512 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[91\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[91\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[92\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[92\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[93\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[93\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[94\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[94\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031513 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[95\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[95\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[96\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[96\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[97\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[97\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[98\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[98\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031514 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[99\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[99\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[100\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[100\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[101\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[101\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[102\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[102\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031515 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[103\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[103\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[104\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[104\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[105\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[105\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[106\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[106\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031516 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[107\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[107\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[108\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[108\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[109\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[109\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[110\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[110\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031517 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[111\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[111\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[112\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[112\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[113\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[113\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[114\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[114\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031518 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[115\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[115\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[116\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[116\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[117\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[117\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031519 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[118\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[118\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[119\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[119\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[120\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[120\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[121\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[121\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031520 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[122\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[122\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[123\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[123\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[124\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[124\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[125\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[125\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031521 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031522 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[126\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[126\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031522 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[0\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[0\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031522 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[1\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[1\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031522 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[2\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[2\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031522 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[3\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[3\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031522 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[4\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[4\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031522 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[5\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[5\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031522 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[6\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[6\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031522 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "noise_value\[127\]\[7\] noise_128.sv(119) " "Inferred latch for \"noise_value\[127\]\[7\]\" at noise_128.sv(119)" {  } { { "rtl/noise/noise_128.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328031522 "|SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "urng_64 noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128\|urng_64:dut " "Elaborating entity \"urng_64\" for hierarchy \"noise_128_wrapper:noise_wrapper_noise\|noise_128:noise_128\|urng_64:dut\"" {  } { { "rtl/noise/noise_128.sv" "dut" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/noise/noise_128.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFE_prl DFE_prl:DFE " "Elaborating entity \"DFE_prl\" for hierarchy \"DFE_prl:DFE\"" {  } { { "rtl/SerDes_Sys.sv" "DFE" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032238 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Rx_prl_ocm.sv(75) " "Verilog HDL warning at Rx_prl_ocm.sv(75): converting signed shift amount to unsigned" {  } { { "rtl/Rx_sim/Rx_prl_ocm.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/Rx_prl_ocm.sv" 75 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1712328032239 "|SerDes_Sys|DFE_prl:DFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 17 Rx_prl_ocm.sv(95) " "Verilog HDL assignment warning at Rx_prl_ocm.sv(95): truncated value with size 40 to match size of target (17)" {  } { { "rtl/Rx_sim/Rx_prl_ocm.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/Rx_prl_ocm.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328032240 "|SerDes_Sys|DFE_prl:DFE"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Rx_prl_ocm.sv(103) " "Verilog HDL warning at Rx_prl_ocm.sv(103): converting signed shift amount to unsigned" {  } { { "rtl/Rx_sim/Rx_prl_ocm.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/Rx_prl_ocm.sv" 103 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1712328032240 "|SerDes_Sys|DFE_prl:DFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 16 Rx_prl_ocm.sv(103) " "Verilog HDL assignment warning at Rx_prl_ocm.sv(103): truncated value with size 56 to match size of target (16)" {  } { { "rtl/Rx_sim/Rx_prl_ocm.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/Rx_prl_ocm.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712328032240 "|SerDes_Sys|DFE_prl:DFE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decision_maker_prl DFE_prl:DFE\|decision_maker_prl:DM " "Elaborating entity \"decision_maker_prl\" for hierarchy \"DFE_prl:DFE\|decision_maker_prl:DM\"" {  } { { "rtl/Rx_sim/Rx_prl_ocm.sv" "DM" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/Rx_sim/Rx_prl_ocm.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pam_4_decode pam_4_decode:pd " "Elaborating entity \"pam_4_decode\" for hierarchy \"pam_4_decode:pd\"" {  } { { "rtl/SerDes_Sys.sv" "pd" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_decode grey_decode:gd " "Elaborating entity \"grey_decode\" for hierarchy \"grey_decode:gd\"" {  } { { "rtl/SerDes_Sys.sv" "gd" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART NIOS_UART:u0 " "Elaborating entity \"NIOS_UART\" for hierarchy \"NIOS_UART:u0\"" {  } { { "rtl/SerDes_Sys.sv" "u0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0 NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NIOS_UART_nios2_gen2_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "nios2_gen2_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" "cpu" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_test_bench NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_test_bench" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_register_bank_a" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032414 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712328032414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328032448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328032448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_register_bank_b" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032514 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712328032514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032634 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712328032634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328032663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328032663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328032714 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712328032714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032715 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328032719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_on_chip_mem NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem " "Elaborating entity \"NIOS_UART_on_chip_mem\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "on_chip_mem" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "the_altsyncram" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rtl/mem_prob/uart_test_1_2_sigma6.hex " "Parameter \"init_file\" = \"rtl/mem_prob/uart_test_1_2_sigma6.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 17920 " "Parameter \"maximum_depth\" = \"17920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 17920 " "Parameter \"numwords_a\" = \"17920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8960 " "Parameter \"numwords_b\" = \"8960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 8 " "Parameter \"width_byteena_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712328033147 ""}  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712328033147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lia2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lia2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lia2 " "Found entity 1: altsyncram_lia2" {  } { { "db/altsyncram_lia2.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_lia2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328033270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328033270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lia2 NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated " "Elaborating entity \"altsyncram_lia2\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033271 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "uart_test_1_2_sigma6.hex 364 10 " "Width of data items in \"uart_test_1_2_sigma6.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 364 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 uart_test_1_2_sigma6.hex " "Data at line (1) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712328033318 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 uart_test_1_2_sigma6.hex " "Data at line (2) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712328033318 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 uart_test_1_2_sigma6.hex " "Data at line (3) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712328033318 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 uart_test_1_2_sigma6.hex " "Data at line (4) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712328033318 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 uart_test_1_2_sigma6.hex " "Data at line (5) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712328033318 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 uart_test_1_2_sigma6.hex " "Data at line (6) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712328033318 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 uart_test_1_2_sigma6.hex " "Data at line (7) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712328033318 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 uart_test_1_2_sigma6.hex " "Data at line (8) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712328033318 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 uart_test_1_2_sigma6.hex " "Data at line (9) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712328033318 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 uart_test_1_2_sigma6.hex " "Data at line (10) of memory initialization file \"uart_test_1_2_sigma6.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1712328033318 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1712328033318 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "17920 1454 C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex " "Memory depth (17920) in the design file differs from memory depth (1454) in the Memory Initialization File \"C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/mem_prob/uart_test_1_2_sigma6.hex\" -- setting initial value for remaining addresses to 0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 101 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1712328033319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0na " "Found entity 1: decode_0na" {  } { { "db/decode_0na.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/decode_0na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328033556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328033556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0na NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|decode_0na:decode2 " "Elaborating entity \"decode_0na\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|decode_0na:decode2\"" {  } { { "db/altsyncram_lia2.tdf" "decode2" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_lia2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tib " "Found entity 1: mux_tib" {  } { { "db/mux_tib.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/mux_tib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328033600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328033600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tib NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|mux_tib:mux4 " "Elaborating entity \"mux_tib\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|mux_tib:mux4\"" {  } { { "db/altsyncram_lia2.tdf" "mux4" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_lia2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2jb " "Found entity 1: mux_2jb" {  } { { "db/mux_2jb.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/mux_2jb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328033684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328033684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2jb NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|mux_2jb:mux5 " "Elaborating entity \"mux_2jb\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_on_chip_mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_lia2:auto_generated\|mux_2jb:mux5\"" {  } { { "db/altsyncram_lia2.tdf" "mux5" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_lia2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0 NIOS_UART:u0\|NIOS_UART_uart_0:uart_0 " "Elaborating entity \"NIOS_UART_uart_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "uart_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_tx NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx " "Elaborating entity \"NIOS_UART_uart_0_tx\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_tx" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_rx NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx " "Elaborating entity \"NIOS_UART_uart_0_rx\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_rx" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_rx_stimulus_source NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx\|NIOS_UART_uart_0_rx_stimulus_source:the_NIOS_UART_uart_0_rx_stimulus_source " "Elaborating entity \"NIOS_UART_uart_0_rx_stimulus_source\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx\|NIOS_UART_uart_0_rx_stimulus_source:the_NIOS_UART_uart_0_rx_stimulus_source\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_rx_stimulus_source" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_uart_0_regs NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs " "Elaborating entity \"NIOS_UART_uart_0_regs\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_uart_0:uart_0\|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "the_NIOS_UART_uart_0_regs" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_UART_mm_interconnect_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "mm_interconnect_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_mem_s1_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "on_chip_mem_s1_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "router" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_default_decode NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router\|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router:router\|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_002 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_002\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "router_002" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_router_002_default_decode NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002\|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS_UART_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_router_002:router_002\|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_cmd_demux NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS_UART_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "cmd_demux" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_cmd_mux NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS_UART_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "cmd_mux" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328033995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_rsp_demux NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS_UART_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "rsp_demux" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_rsp_mux NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS_UART_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "rsp_mux" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_avalon_st_adapter NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS_UART_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_mm_interconnect_0:mm_interconnect_0\|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_UART_irq_mapper NIOS_UART:u0\|NIOS_UART_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_UART_irq_mapper\" for hierarchy \"NIOS_UART:u0\|NIOS_UART_irq_mapper:irq_mapper\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "irq_mapper" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_UART:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "rst_controller" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS_UART:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS_UART:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "rst_controller_001" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/qsys/NIOS_UART/synthesis/NIOS_UART.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328034076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_ado.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_ado.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_ado " "Found entity 1: sld_ela_trigger_ado" {  } { { "db/sld_ela_trigger_ado.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/sld_ela_trigger_ado.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328035425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328035425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_serdes_sys_data_flow_1_23f7.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_serdes_sys_data_flow_1_23f7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_SerDes_Sys_data_flow_1_23f7 " "Found entity 1: sld_reserved_SerDes_Sys_data_flow_1_23f7" {  } { { "db/sld_reserved_serdes_sys_data_flow_1_23f7.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/sld_reserved_serdes_sys_data_flow_1_23f7.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328035800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328035800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_l3l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_l3l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_l3l " "Found entity 1: cmpr_l3l" {  } { { "db/cmpr_l3l.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cmpr_l3l.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328035985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328035985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_22l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_22l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_22l " "Found entity 1: cmpr_22l" {  } { { "db/cmpr_22l.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cmpr_22l.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328036039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328036039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_82l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_82l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_82l " "Found entity 1: cmpr_82l" {  } { { "db/cmpr_82l.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cmpr_82l.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328036084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328036084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q3l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q3l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q3l " "Found entity 1: cmpr_q3l" {  } { { "db/cmpr_q3l.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cmpr_q3l.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328036134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328036134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o3l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o3l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o3l " "Found entity 1: cmpr_o3l" {  } { { "db/cmpr_o3l.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cmpr_o3l.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328036227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328036227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n3l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n3l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n3l " "Found entity 1: cmpr_n3l" {  } { { "db/cmpr_n3l.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cmpr_n3l.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328036282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328036282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tk84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tk84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tk84 " "Found entity 1: altsyncram_tk84" {  } { { "db/altsyncram_tk84.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_tk84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328038433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328038433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328038575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328038575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328038625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328038625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pbi " "Found entity 1: cntr_pbi" {  } { { "db/cntr_pbi.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cntr_pbi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328038814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328038814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328038865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328038865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328038929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328038929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328038960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328038960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328039004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328039004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328039037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328039037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_29o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_29o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_29o " "Found entity 1: sld_ela_trigger_29o" {  } { { "db/sld_ela_trigger_29o.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/sld_ela_trigger_29o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328039467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328039467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_serdes_sys_mem_init_1_5456.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_serdes_sys_mem_init_1_5456.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_SerDes_Sys_mem_init_1_5456 " "Found entity 1: sld_reserved_SerDes_Sys_mem_init_1_5456" {  } { { "db/sld_reserved_serdes_sys_mem_init_1_5456.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/sld_reserved_serdes_sys_mem_init_1_5456.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328040238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328040238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gf84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gf84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gf84 " "Found entity 1: altsyncram_gf84" {  } { { "db/altsyncram_gf84.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/altsyncram_gf84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328044412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328044412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328044631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328044631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bci " "Found entity 1: cntr_bci" {  } { { "db/cntr_bci.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cntr_bci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328044703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328044703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328044734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328044734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cntr_3vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328044779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328044779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j9i " "Found entity 1: cntr_j9i" {  } { { "db/cntr_j9i.tdf" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/cntr_j9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328044917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328044917 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "data_flow " "Analysis and Synthesis generated Signal Tap or debug node instance \"data_flow\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328045338 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "mem_init " "Analysis and Synthesis generated Signal Tap or debug node instance \"mem_init\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328045351 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712328045735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.05.10:40:47 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl " "2024.04.05.10:40:47 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328047966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328049482 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328049553 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328051550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328051599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328051662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328051736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328051739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328051739 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712328052405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldebe3d027/alt_sld_fab.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328052534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328052534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328052592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328052592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328052600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328052600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328052630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328052630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328052696 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328052696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328052696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712328052732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328052732 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1712328058897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1712328058897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1712328058898 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1712328058898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1712328059226 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1712328059226 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 15 1712328059255 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 15 1712328059255 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1712328059312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1712328059312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1712328059335 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1712328059335 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1712328059372 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1712328059372 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1712328059227 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1712328059227 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1712328059387 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1712328059387 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 12 1712328059387 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 12 1712328059387 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1712328059428 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1712328059428 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1712328059473 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1712328059473 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1712328059313 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1712328059313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 15 1712328059256 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 15 1712328059256 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1712328059336 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1712328059336 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 13 1712328059526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 13 1712328059526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1712328059387 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1712328059387 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 14 1712328059541 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 14 1712328059542 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 12 1712328059387 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 12 1712328059387 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1712328059373 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1712328059373 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1712328059571 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1712328059571 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1712328059429 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1712328059429 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1712328059474 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1712328059474 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 13 1712328059526 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 13 1712328059526 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 14 1712328059542 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 14 1712328059542 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1712328059571 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1712328059571 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1712328059881 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1712328059881 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1712328059881 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1712328059881 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1712328060390 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1712328060393 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1712328060393 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1712328060390 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1712328060394 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1712328060394 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1712328060391 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1712328060391 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712328062810 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712328066943 "|SerDes_Sys|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712328066943 "|SerDes_Sys|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712328066943 "|SerDes_Sys|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712328066943 "|SerDes_Sys|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712328066943 "|SerDes_Sys|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712328066943 "|SerDes_Sys|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712328066943 "|SerDes_Sys|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712328066943 "|SerDes_Sys|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712328066943 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328067508 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712328070478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:data_flow " "Timing-Driven Synthesis is running on partition \"sld_signaltap:data_flow\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328072126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328073604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1712328073791 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1712328073791 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328073791 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1712328073791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/output_files/SerDes_Sys.map.smsg " "Generated suppressed messages file C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/output_files/SerDes_Sys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328074058 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "mem_init 1405 " "Successfully connected in-system debug instance \"mem_init\" to all 1405 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1712328077825 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "data_flow 509 545 0 0 36 " "Partially connected in-system debug instance \"data_flow\" to 509 of its 545 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 36 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1712328077843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712328078316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712328078316 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1712328079286 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1712328079286 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/rtl/SerDes_Sys.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712328080154 "|SerDes_Sys|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712328080154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32304 " "Implemented 32304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712328080212 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712328080212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30653 " "Implemented 30653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712328080212 ""} { "Info" "ICUT_CUT_TM_RAMS" "1614 " "Implemented 1614 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712328080212 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712328080212 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712328080212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712328080212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 525 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 525 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5422 " "Peak virtual memory: 5422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712328080370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  5 10:41:20 2024 " "Processing ended: Fri Apr  5 10:41:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712328080370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712328080370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712328080370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712328080370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712328081560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712328081560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 10:41:21 2024 " "Processing started: Fri Apr  5 10:41:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712328081560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712328081560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712328081560 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712328081607 ""}
{ "Info" "0" "" "Project  = SerDes_Sys" {  } {  } 0 0 "Project  = SerDes_Sys" 0 0 "Fitter" 0 0 1712328081607 ""}
{ "Info" "0" "" "Revision = SerDes_Sys" {  } {  } 0 0 "Revision = SerDes_Sys" 0 0 "Fitter" 0 0 1712328081607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712328081902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712328081902 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SerDes_Sys 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SerDes_Sys\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712328082010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712328082043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712328082043 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1712328082102 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1712328082102 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1712328082122 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712328082541 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712328082591 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712328083394 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1712328083960 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1712328090513 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1712328090865 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1712328090865 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 19324 global CLKCTRL_G7 " "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 19324 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712328091162 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1712328091162 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 6960 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 6960 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1712328091163 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712328091163 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:mem_init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 3614 global CLKCTRL_G3 " "sld_signaltap:mem_init\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 3614 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1712328091163 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712328091163 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 602 global CLKCTRL_G4 " "KEY\[0\]~inputCLKENA0 with 602 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1712328091163 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712328091163 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1712328091163 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1712328091163 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1712328091163 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1712328091163 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712328091165 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712328092286 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712328092286 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712328092286 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712328092286 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712328092286 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712328092286 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1712328092286 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712328092379 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712328092409 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/RX/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/RX/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712328092413 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/channel/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/channel/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712328092415 ""}
{ "Info" "ISTA_SDC_FOUND" "documents/de1soc.sdc " "Reading SDC File: 'documents/de1soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712328092416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 18 VGA_CLK port " "Ignored filter at de1soc.sdc(18): VGA_CLK could not be matched with a port" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712328092417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock de1soc.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at de1soc.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328092417 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092417 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712328092420 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712328092420 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1712328092420 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1712328092420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 65 VGA_R* port " "Ignored filter at de1soc.sdc(65): VGA_R* could not be matched with a port" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712328092422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 65 clk_vga clock " "Ignored filter at de1soc.sdc(65): clk_vga could not be matched with a clock" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712328092422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328092422 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(65): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328092423 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(66): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 67 VGA_G* port " "Ignored filter at de1soc.sdc(67): VGA_G* could not be matched with a port" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328092423 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(67): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328092423 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(68): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 69 VGA_B\[* port " "Ignored filter at de1soc.sdc(69): VGA_B\[* could not be matched with a port" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports \{VGA_B\[*\}\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports \{VGA_B\[*\}\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328092423 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(69): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports \{VGA_B\[*\}\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports \{VGA_B\[*\}\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328092423 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(70): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 71 VGA_BLANK_N port " "Ignored filter at de1soc.sdc(71): VGA_BLANK_N could not be matched with a port" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328092423 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(71): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328092423 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(72): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712328092424 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/TX/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/TX/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712328092425 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328092575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328092575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328092575 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1712328092575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712328092809 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1712328092816 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712328092817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712328092817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 actual_clock " "  20.000 actual_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712328092817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712328092817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712328092817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712328092817 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1712328092817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712328093405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712328093450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712328093560 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712328093635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712328093735 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712328093772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712328095936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "45 DSP block " "Packed 45 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1712328095977 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712328095977 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712328096991 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1712328096991 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712328096993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712328100407 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1712328104298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:43 " "Fitter placement preparation operations ending: elapsed time is 00:02:43" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712328263104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712328434503 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712328442275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712328442275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712328445648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+03 ns 3.1% " "6e+03 ns of routing delay (approximately 3.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1712328463055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/" { { 1 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712328465588 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712328465588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712328473223 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1712328473223 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712328473223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712328473232 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 37.71 " "Total time spent on timing analysis during the Fitter is 37.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712328495153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712328495396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712328498487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712328498499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712328501538 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712328522896 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712328523892 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/output_files/SerDes_Sys.fit.smsg " "Generated suppressed messages file C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/output_files/SerDes_Sys.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712328525637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 104 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8324 " "Peak virtual memory: 8324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712328531969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  5 10:48:51 2024 " "Processing ended: Fri Apr  5 10:48:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712328531969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:30 " "Elapsed time: 00:07:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712328531969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:21:26 " "Total CPU time (on all processors): 00:21:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712328531969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712328531969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712328533093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712328533093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 10:48:53 2024 " "Processing started: Fri Apr  5 10:48:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712328533093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712328533093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712328533093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712328534622 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712328544389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5109 " "Peak virtual memory: 5109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712328544938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  5 10:49:04 2024 " "Processing ended: Fri Apr  5 10:49:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712328544938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712328544938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712328544938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712328544938 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712328545701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712328546114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712328546114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 10:49:05 2024 " "Processing started: Fri Apr  5 10:49:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712328546114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712328546114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SerDes_Sys -c SerDes_Sys " "Command: quartus_sta SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712328546114 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712328546173 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RX 19 " "Ignored 19 assignments for entity \"RX\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1712328547839 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "channel 19 " "Ignored 19 assignments for entity \"channel\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1712328547839 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1712328547839 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1712328547839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712328547969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712328547969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328547995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328547995 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712328549326 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712328549326 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712328549326 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712328549326 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712328549326 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712328549326 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1712328549326 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712328549418 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712328549452 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/RX/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/RX/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712328549457 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/channel/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/channel/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712328549458 ""}
{ "Info" "ISTA_SDC_FOUND" "documents/de1soc.sdc " "Reading SDC File: 'documents/de1soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712328549460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 18 VGA_CLK port " "Ignored filter at de1soc.sdc(18): VGA_CLK could not be matched with a port" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock de1soc.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at de1soc.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328549460 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549460 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712328549464 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712328549464 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712328549464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1712328549465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 65 VGA_R* port " "Ignored filter at de1soc.sdc(65): VGA_R* could not be matched with a port" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 65 clk_vga clock " "Ignored filter at de1soc.sdc(65): clk_vga could not be matched with a clock" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328549467 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(65): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328549467 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(66): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 67 VGA_G* port " "Ignored filter at de1soc.sdc(67): VGA_G* could not be matched with a port" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328549467 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(67): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328549467 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(68): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 69 VGA_B\[* port " "Ignored filter at de1soc.sdc(69): VGA_B\[* could not be matched with a port" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports \{VGA_B\[*\}\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports \{VGA_B\[*\}\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328549467 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(69): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports \{VGA_B\[*\}\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports \{VGA_B\[*\}\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328549467 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(70): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 71 VGA_BLANK_N port " "Ignored filter at de1soc.sdc(71): VGA_BLANK_N could not be matched with a port" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328549468 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(71): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712328549468 ""}  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(72): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/documents/de1soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712328549468 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/TX/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/TX/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712328549470 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328549608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328549608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328549608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328549608 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712328549608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712328549746 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712328549753 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712328549790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.028 " "Worst-case setup slack is 5.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.028               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.028               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.579               0.000 altera_reserved_tck  " "    9.579               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.613               0.000 actual_clock  " "    9.613               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328550394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 altera_reserved_tck  " "    0.233               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.236               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.945               0.000 actual_clock  " "    4.945               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328550525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.207 " "Worst-case recovery slack is 7.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.207               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.207               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.438               0.000 altera_reserved_tck  " "   26.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328550567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.781 " "Worst-case removal slack is 0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 altera_reserved_tck  " "    0.781               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.824               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328550603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.767               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.767               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 actual_clock  " "    9.670               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.476               0.000 altera_reserved_tck  " "   15.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328550615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328550615 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328550732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328550732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 70 " "Number of Synchronizer Chains Found: 70" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328550732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328550732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.900 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.900" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328550732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.367 ns " "Worst Case Available Settling Time: 18.367 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328550732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328550732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328550732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328550732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328550732 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328550732 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712328550732 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712328550734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712328550788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712328554446 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328555318 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328555318 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328555318 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328555318 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712328555318 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712328555319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.890 " "Worst-case setup slack is 5.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.890               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.890               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.576               0.000 altera_reserved_tck  " "    9.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.967               0.000 actual_clock  " "    9.967               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328555728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.154               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 altera_reserved_tck  " "    0.215               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.744               0.000 actual_clock  " "    4.744               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328555880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.713 " "Worst-case recovery slack is 7.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.713               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.713               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.583               0.000 altera_reserved_tck  " "   26.583               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328555922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.714 " "Worst-case removal slack is 0.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714               0.000 altera_reserved_tck  " "    0.714               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.763               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328555957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.743               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.743               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 actual_clock  " "    9.673               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.483               0.000 altera_reserved_tck  " "   15.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328555976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328555976 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328556105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328556105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 70 " "Number of Synchronizer Chains Found: 70" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328556105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328556105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.900 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.900" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328556105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.401 ns " "Worst Case Available Settling Time: 18.401 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328556105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328556105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328556105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328556105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328556105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328556105 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712328556105 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712328556109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712328556285 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712328559886 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328560771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328560771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328560771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328560771 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712328560771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712328560772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.091 " "Worst-case setup slack is 9.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328560920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328560920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.091               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.091               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328560920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.696               0.000 altera_reserved_tck  " "   12.696               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328560920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.834               0.000 actual_clock  " "   13.834               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328560920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328560920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.160               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 actual_clock  " "    2.788               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328561080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.328 " "Worst-case recovery slack is 11.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.328               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.328               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.746               0.000 altera_reserved_tck  " "   28.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328561120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.451 " "Worst-case removal slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altera_reserved_tck  " "    0.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.463               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328561167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.885               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.885               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 actual_clock  " "    9.336               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.130               0.000 altera_reserved_tck  " "   15.130               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328561184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328561184 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328561316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328561316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 70 " "Number of Synchronizer Chains Found: 70" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328561316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328561316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.900 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.900" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328561316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.944 ns " "Worst Case Available Settling Time: 18.944 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328561316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328561316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328561316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328561316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328561316 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328561316 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712328561316 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712328561320 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328561949 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328561949 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328561949 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: NIOS_UART:u0\|NIOS_UART_nios2_gen2_0:nios2_gen2_0\|NIOS_UART_nios2_gen2_0_cpu:cpu\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712328561949 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712328561949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712328561950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.801 " "Worst-case setup slack is 9.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.801               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.801               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.114               0.000 altera_reserved_tck  " "   13.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.286               0.000 actual_clock  " "   14.286               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328562100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.091               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 altera_reserved_tck  " "    0.132               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.524               0.000 actual_clock  " "    2.524               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328562252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.393 " "Worst-case recovery slack is 11.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.393               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.393               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.308               0.000 altera_reserved_tck  " "   29.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328562288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.397 " "Worst-case removal slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 altera_reserved_tck  " "    0.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.415               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328562327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.884               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.884               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 actual_clock  " "    9.286               0.000 actual_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.143               0.000 altera_reserved_tck  " "   15.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712328562342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712328562342 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328562455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328562455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 70 " "Number of Synchronizer Chains Found: 70" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328562455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328562455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.900 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.900" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328562455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.042 ns " "Worst Case Available Settling Time: 19.042 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328562455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328562455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328562455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328562455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328562455 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712328562455 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712328562455 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712328563345 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712328563346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 51 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5779 " "Peak virtual memory: 5779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712328563589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  5 10:49:23 2024 " "Processing ended: Fri Apr  5 10:49:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712328563589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712328563589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712328563589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712328563589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1712328564649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712328564649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 10:49:24 2024 " "Processing started: Fri Apr  5 10:49:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712328564649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712328564649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712328564649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1712328566287 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SerDes_Sys.vo C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/simulation/modelsim/ simulation " "Generated file SerDes_Sys.vo in folder \"C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_TIMING_CHANGE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1712328568958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5127 " "Peak virtual memory: 5127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712328569884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  5 10:49:29 2024 " "Processing ended: Fri Apr  5 10:49:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712328569884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712328569884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712328569884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712328569884 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 682 s " "Quartus Prime Full Compilation was successful. 0 errors, 682 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712328570649 ""}
