WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500043 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000043 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250044 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250044 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 7969531 heartbeat IPC: 3.368 cumulative IPC: 2.908 (Simulation time: 00 hr 00 min 56 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 11134128 heartbeat IPC: 3.16 cumulative IPC: 3.071 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 14394239 heartbeat IPC: 3.067 cumulative IPC: 3.07 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 17679586 heartbeat IPC: 3.044 cumulative IPC: 3.062 (Simulation time: 00 hr 02 min 07 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 20769022 heartbeat IPC: 3.237 cumulative IPC: 3.099 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 23941264 heartbeat IPC: 3.152 cumulative IPC: 3.109 (Simulation time: 00 hr 02 min 53 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 27156922 heartbeat IPC: 3.11 cumulative IPC: 3.109 (Simulation time: 00 hr 03 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 30212782 heartbeat IPC: 3.272 cumulative IPC: 3.13 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 33346988 heartbeat IPC: 3.191 cumulative IPC: 3.137 (Simulation time: 00 hr 04 min 02 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 36526136 heartbeat IPC: 3.145 cumulative IPC: 3.138 (Simulation time: 00 hr 04 min 26 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_13.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 31800075 cumulative IPC: 3.145 (Simulation time: 00 hr 04 min 37 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 31800075 cumulative IPC: 3.145 (Simulation time: 00 hr 04 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_fp_13.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.145 instructions: 100000002 cycles: 31800075
CPU 0 Branch Prediction Accuracy: 95.55% MPKI: 0.9925 Average ROB Occupancy at Mispredict: 231.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.991
BRANCH_CONDITIONAL: 0.00176
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 8e-05
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   17457882 HIT:   16961602 MISS:     496280
L1D LOAD         ACCESS:   10494407 HIT:   10000393 MISS:     494014
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    6963330 HIT:    6961199 MISS:       2131
L1D TRANSLATION  ACCESS:        145 HIT:         10 MISS:        135
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 45.51 cycles
L1I TOTAL        ACCESS:       5638 HIT:       5509 MISS:        129
L1I LOAD         ACCESS:       5638 HIT:       5509 MISS:        129
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 34.21 cycles
L2C TOTAL        ACCESS:     308551 HIT:     120124 MISS:     188427
L2C LOAD         ACCESS:     257179 HIT:      70383 MISS:     186796
L2C RFO          ACCESS:        602 HIT:        450 MISS:        152
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      50676 HIT:      49201 MISS:       1475
L2C TRANSLATION  ACCESS:         94 HIT:         90 MISS:          4
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 112.6 cycles
LLC TOTAL        ACCESS:     236453 HIT:     117112 MISS:     119341
LLC LOAD         ACCESS:     186796 HIT:      74058 MISS:     112738
LLC RFO          ACCESS:        152 HIT:        152 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      49501 HIT:      42899 MISS:       6602
LLC TRANSLATION  ACCESS:          4 HIT:          3 MISS:          1
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 145.4 cycles
cpu0_DTLB TOTAL        ACCESS:   13750575 HIT:   13080491 MISS:     670084
cpu0_DTLB LOAD         ACCESS:   13750575 HIT:   13080491 MISS:     670084
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.402 cycles
cpu0_ITLB TOTAL        ACCESS:       4893 HIT:       4453 MISS:        440
cpu0_ITLB LOAD         ACCESS:       4893 HIT:       4453 MISS:        440
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.855 cycles
cpu0_STLB TOTAL        ACCESS:     554892 HIT:     554746 MISS:        146
cpu0_STLB LOAD         ACCESS:     554892 HIT:     554746 MISS:        146
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 217.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      89150
  ROW_BUFFER_MISS:      23589
 AVG DBUS CONGESTED CYCLE: 3.804
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1135
  FULL:       5426
