<profile>

<section name = "Vivado HLS Report for 'AXIvideo2Mat'" level="0">
<item name = "Date">Thu Mar 21 11:21:00 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">test1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.816, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 2080083, 3, 2080083, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_wait_for_start">0, 0, 1, 1, 1, 0, yes</column>
<column name="- loop_height">0, 2080080, 6 ~ 1926, -, -, 0 ~ 1080, no</column>
<column name=" + loop_width">1, 1921, 2, 1, 1, 0 ~ 1920, yes</column>
<column name=" + loop_wait_for_eol">0, 0, 1, 1, 1, 0, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 186</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 317</column>
<column name="Register">-, -, 276, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 6</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_330_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_341_p2">+, 0, 0, 39, 32, 1</column>
<column name="AXI_video_strm_V_id_V0_status">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state8">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_149">and, 0, 0, 8, 1, 1</column>
<column name="ap_predicate_op74_read_state6">and, 0, 0, 8, 1, 1</column>
<column name="exitcond5_i_fu_325_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_i_fu_336_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state6_pp1_stage0_iter1">or, 0, 0, 8, 1, 1</column>
<column name="brmerge_i_fu_350_p2">or, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AXI_video_strm_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="AXI_video_strm_V_dest_V_blk_n">9, 2, 1, 2</column>
<column name="AXI_video_strm_V_id_V_blk_n">9, 2, 1, 2</column>
<column name="AXI_video_strm_V_keep_V_blk_n">9, 2, 1, 2</column>
<column name="AXI_video_strm_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="AXI_video_strm_V_strb_V_blk_n">9, 2, 1, 2</column>
<column name="AXI_video_strm_V_user_V_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_axi_last_V_2_i_phi_fu_252_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_p_Val2_s_phi_fu_264_p4">15, 3, 24, 72</column>
<column name="axi_data_V1_i_reg_181">9, 2, 24, 48</column>
<column name="axi_data_V_1_i_reg_224">9, 2, 24, 48</column>
<column name="axi_data_V_3_i_reg_284">9, 2, 24, 48</column>
<column name="axi_last_V1_i_reg_171">9, 2, 1, 2</column>
<column name="axi_last_V_3_i_reg_272">9, 2, 1, 2</column>
<column name="eol_2_i_reg_296">9, 2, 1, 2</column>
<column name="eol_i_reg_235">9, 2, 1, 2</column>
<column name="eol_reg_213">9, 2, 1, 2</column>
<column name="img_cols_V_blk_n">9, 2, 1, 2</column>
<column name="img_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="img_rows_V_blk_n">9, 2, 1, 2</column>
<column name="img_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="t_V_3_reg_202">9, 2, 32, 64</column>
<column name="t_V_reg_191">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="axi_data_V1_i_reg_181">24, 0, 24, 0</column>
<column name="axi_data_V_1_i_reg_224">24, 0, 24, 0</column>
<column name="axi_data_V_3_i_reg_284">24, 0, 24, 0</column>
<column name="axi_last_V1_i_reg_171">1, 0, 1, 0</column>
<column name="axi_last_V_3_i_reg_272">1, 0, 1, 0</column>
<column name="cols_V_reg_393">32, 0, 32, 0</column>
<column name="eol_2_i_reg_296">1, 0, 1, 0</column>
<column name="eol_i_reg_235">1, 0, 1, 0</column>
<column name="eol_reg_213">1, 0, 1, 0</column>
<column name="exitcond_i_reg_427">1, 0, 1, 0</column>
<column name="i_V_reg_422">32, 0, 32, 0</column>
<column name="rows_V_reg_388">32, 0, 32, 0</column>
<column name="sof_1_i_fu_100">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t_V_3_reg_202">32, 0, 32, 0</column>
<column name="t_V_reg_191">32, 0, 32, 0</column>
<column name="tmp_data_V_reg_398">24, 0, 24, 0</column>
<column name="tmp_last_V_reg_406">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="AXI_video_strm_V_data_V_dout">in, 24, ap_fifo, AXI_video_strm_V_data_V, pointer</column>
<column name="AXI_video_strm_V_data_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_data_V, pointer</column>
<column name="AXI_video_strm_V_data_V_read">out, 1, ap_fifo, AXI_video_strm_V_data_V, pointer</column>
<column name="AXI_video_strm_V_keep_V_dout">in, 3, ap_fifo, AXI_video_strm_V_keep_V, pointer</column>
<column name="AXI_video_strm_V_keep_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_keep_V, pointer</column>
<column name="AXI_video_strm_V_keep_V_read">out, 1, ap_fifo, AXI_video_strm_V_keep_V, pointer</column>
<column name="AXI_video_strm_V_strb_V_dout">in, 3, ap_fifo, AXI_video_strm_V_strb_V, pointer</column>
<column name="AXI_video_strm_V_strb_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_strb_V, pointer</column>
<column name="AXI_video_strm_V_strb_V_read">out, 1, ap_fifo, AXI_video_strm_V_strb_V, pointer</column>
<column name="AXI_video_strm_V_user_V_dout">in, 1, ap_fifo, AXI_video_strm_V_user_V, pointer</column>
<column name="AXI_video_strm_V_user_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_user_V, pointer</column>
<column name="AXI_video_strm_V_user_V_read">out, 1, ap_fifo, AXI_video_strm_V_user_V, pointer</column>
<column name="AXI_video_strm_V_last_V_dout">in, 1, ap_fifo, AXI_video_strm_V_last_V, pointer</column>
<column name="AXI_video_strm_V_last_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_last_V, pointer</column>
<column name="AXI_video_strm_V_last_V_read">out, 1, ap_fifo, AXI_video_strm_V_last_V, pointer</column>
<column name="AXI_video_strm_V_id_V_dout">in, 1, ap_fifo, AXI_video_strm_V_id_V, pointer</column>
<column name="AXI_video_strm_V_id_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_id_V, pointer</column>
<column name="AXI_video_strm_V_id_V_read">out, 1, ap_fifo, AXI_video_strm_V_id_V, pointer</column>
<column name="AXI_video_strm_V_dest_V_dout">in, 1, ap_fifo, AXI_video_strm_V_dest_V, pointer</column>
<column name="AXI_video_strm_V_dest_V_empty_n">in, 1, ap_fifo, AXI_video_strm_V_dest_V, pointer</column>
<column name="AXI_video_strm_V_dest_V_read">out, 1, ap_fifo, AXI_video_strm_V_dest_V, pointer</column>
<column name="img_rows_V_dout">in, 32, ap_fifo, img_rows_V, pointer</column>
<column name="img_rows_V_empty_n">in, 1, ap_fifo, img_rows_V, pointer</column>
<column name="img_rows_V_read">out, 1, ap_fifo, img_rows_V, pointer</column>
<column name="img_cols_V_dout">in, 32, ap_fifo, img_cols_V, pointer</column>
<column name="img_cols_V_empty_n">in, 1, ap_fifo, img_cols_V, pointer</column>
<column name="img_cols_V_read">out, 1, ap_fifo, img_cols_V, pointer</column>
<column name="img_data_stream_0_V_din">out, 8, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_full_n">in, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_write">out, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_1_V_din">out, 8, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_full_n">in, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_write">out, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_2_V_din">out, 8, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_full_n">in, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_write">out, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_rows_V_out_din">out, 32, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_rows_V_out_full_n">in, 1, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_rows_V_out_write">out, 1, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_cols_V_out_din">out, 32, ap_fifo, img_cols_V_out, pointer</column>
<column name="img_cols_V_out_full_n">in, 1, ap_fifo, img_cols_V_out, pointer</column>
<column name="img_cols_V_out_write">out, 1, ap_fifo, img_cols_V_out, pointer</column>
</table>
</item>
</section>
</profile>
