# generated on Fri Oct 10 02:45:43 2025
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.548  | -0.293  | -0.548  | 20.824  | 55.010  |  0.319  |
|           TNS (ns):| -20.112 | -0.585  | -19.527 |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   87    |    2    |   85    |    0    |    0    |    0    |
|          All Paths:|  1023   |  1009   |   313   |    7    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 81.215%
Routing Overflow: 0.00% H and 0.77% V
------------------------------------------------------------
