{"sha": "eab4abeb4d4463182fe24fe3ef8a7b40d1a1eec5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZWFiNGFiZWI0ZDQ0NjMxODJmZTI0ZmUzZWY4YTdiNDBkMWExZWVjNQ==", "commit": {"author": {"name": "Nick Clifton", "email": "nickc@redhat.com", "date": "2001-02-04T22:02:48Z"}, "committer": {"name": "Nick Clifton", "email": "nickc@gcc.gnu.org", "date": "2001-02-04T22:02:48Z"}, "message": "Add sopme more names of ARM cores.\n\nFrom-SVN: r39442", "tree": {"sha": "01b4a3bbadddf582d9cf3ff68a6637fc7b137d27", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/01b4a3bbadddf582d9cf3ff68a6637fc7b137d27"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/eab4abeb4d4463182fe24fe3ef8a7b40d1a1eec5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/eab4abeb4d4463182fe24fe3ef8a7b40d1a1eec5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/eab4abeb4d4463182fe24fe3ef8a7b40d1a1eec5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/eab4abeb4d4463182fe24fe3ef8a7b40d1a1eec5/comments", "author": {"login": "nickclifton", "id": 31441682, "node_id": "MDQ6VXNlcjMxNDQxNjgy", "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4", "gravatar_id": "", "url": "https://api.github.com/users/nickclifton", "html_url": "https://github.com/nickclifton", "followers_url": "https://api.github.com/users/nickclifton/followers", "following_url": "https://api.github.com/users/nickclifton/following{/other_user}", "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}", "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions", "organizations_url": "https://api.github.com/users/nickclifton/orgs", "repos_url": "https://api.github.com/users/nickclifton/repos", "events_url": "https://api.github.com/users/nickclifton/events{/privacy}", "received_events_url": "https://api.github.com/users/nickclifton/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "7ce2fcb9395a180601a692711d47c31716a93dc1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7ce2fcb9395a180601a692711d47c31716a93dc1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7ce2fcb9395a180601a692711d47c31716a93dc1"}], "stats": {"total": 29, "additions": 20, "deletions": 9}, "files": [{"sha": "721efd4d37a466f1907779746de2efdd9f21f590", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/eab4abeb4d4463182fe24fe3ef8a7b40d1a1eec5/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/eab4abeb4d4463182fe24fe3ef8a7b40d1a1eec5/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=eab4abeb4d4463182fe24fe3ef8a7b40d1a1eec5", "patch": "@@ -1,3 +1,8 @@\n+2001-02-04  Nick Clifton  <nickc@redhat.com>\n+\n+\t* config/arm/arm.c (all_cores): Add 710T, 720T, 740T, 940T, 9e,\n+\tStrongARM1110, 10TDMI, and 1020T.\n+\n 2001-02-04  Kaveh R. Ghazi  <ghazi@caip.rutgers.edu>\n \n \t* mips.h (MULTILIB_ISA_DEFAULT): Don't use #elif."}, {"sha": "f26c571d7182e95ec2567df6e1f53287034d6884", "filename": "gcc/config/arm/arm.c", "status": "modified", "additions": 15, "deletions": 9, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/eab4abeb4d4463182fe24fe3ef8a7b40d1a1eec5/gcc%2Fconfig%2Farm%2Farm.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/eab4abeb4d4463182fe24fe3ef8a7b40d1a1eec5/gcc%2Fconfig%2Farm%2Farm.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.c?ref=eab4abeb4d4463182fe24fe3ef8a7b40d1a1eec5", "patch": "@@ -267,7 +267,10 @@ static struct processors all_cores[] =\n   {\"arm700\",\tFL_CO_PROC | FL_MODE26 | FL_MODE32 },\n   {\"arm700i\",\tFL_CO_PROC | FL_MODE26 | FL_MODE32 },\n   {\"arm710\",\t             FL_MODE26 | FL_MODE32 },\n+  {\"arm710t\",\t             FL_MODE26 | FL_MODE32                           | FL_THUMB },\n   {\"arm720\",\t             FL_MODE26 | FL_MODE32 },\n+  {\"arm720t\",\t             FL_MODE26 | FL_MODE32                           | FL_THUMB },\n+  {\"arm740t\",\t             FL_MODE26 | FL_MODE32                           | FL_THUMB },\n   {\"arm710c\",\t             FL_MODE26 | FL_MODE32 },\n   {\"arm7100\",\t             FL_MODE26 | FL_MODE32 },\n   {\"arm7500\",\t             FL_MODE26 | FL_MODE32 },\n@@ -279,11 +282,16 @@ static struct processors all_cores[] =\n   {\"arm9\",\t                         FL_MODE32 | FL_FAST_MULT | FL_ARCH4 | FL_THUMB | FL_LDSCHED },\n   {\"arm920\",\t                         FL_MODE32 | FL_FAST_MULT | FL_ARCH4 |            FL_LDSCHED },\n   {\"arm920t\",\t                         FL_MODE32 | FL_FAST_MULT | FL_ARCH4 | FL_THUMB | FL_LDSCHED },\n+  {\"arm940t\",\t                         FL_MODE32 | FL_FAST_MULT | FL_ARCH4 | FL_THUMB | FL_LDSCHED },\n   {\"arm9tdmi\",\t                         FL_MODE32 | FL_FAST_MULT | FL_ARCH4 | FL_THUMB | FL_LDSCHED },\n+  {\"arm9e\",\t       \t      \t\t FL_MODE32 | FL_FAST_MULT | FL_ARCH4 |            FL_LDSCHED },\n   {\"strongarm\",\t             FL_MODE26 | FL_MODE32 | FL_FAST_MULT | FL_ARCH4 |            FL_LDSCHED | FL_STRONG },\n   {\"strongarm110\",           FL_MODE26 | FL_MODE32 | FL_FAST_MULT | FL_ARCH4 |            FL_LDSCHED | FL_STRONG },\n   {\"strongarm1100\",          FL_MODE26 | FL_MODE32 | FL_FAST_MULT | FL_ARCH4 |            FL_LDSCHED | FL_STRONG },\n-  {\"xscale\",                             FL_MODE32 | FL_FAST_MULT | FL_ARCH4 | FL_THUMB | FL_LDSCHED | FL_STRONG | FL_XSCALE | FL_ARCH5 | FL_ARCH5E },\n+  {\"strongarm1110\",          FL_MODE26 | FL_MODE32 | FL_FAST_MULT | FL_ARCH4 |            FL_LDSCHED | FL_STRONG },\n+  {\"arm10tdmi\",\t                         FL_MODE32 | FL_FAST_MULT | FL_ARCH4 | FL_THUMB | FL_LDSCHED             | FL_ARCH5 },\n+  {\"arm1020t\",\t                         FL_MODE32 | FL_FAST_MULT | FL_ARCH4 | FL_THUMB | FL_LDSCHED             | FL_ARCH5 },\n+  {\"xscale\",                             FL_MODE32 | FL_FAST_MULT | FL_ARCH4 | FL_THUMB | FL_LDSCHED | FL_STRONG | FL_ARCH5 | FL_ARCH5E | FL_XSCALE },\n   \n   {NULL, 0}\n };\n@@ -2235,8 +2243,10 @@ legitimize_pic_address (orig, mode, reg)\n    generated insns at the start of the function);  false if called\n    by an exception receiver that needs the PIC register reloaded\n    (in which case the insns are just dumped at the current location).  */\n+\n void\n-arm_finalize_pic (int prologue)\n+arm_finalize_pic (prologue)\n+     int prologue;\n {\n #ifndef AOF_ASSEMBLER\n   rtx l1, pic_tmp, pic_tmp2, seq, pic_rtx;\n@@ -8817,16 +8827,12 @@ arm_init_builtins ()\n \n   /* Initialize arm V5 builtins.  */\n   if (arm_arch5)\n-    {\n-      def_builtin (\"__builtin_clz\", int_ftype_int, ARM_BUILTIN_CLZ);\n-    }\n+    def_builtin (\"__builtin_clz\", int_ftype_int, ARM_BUILTIN_CLZ);\n \n   /* Initialize arm V5E builtins.  */\n   if (arm_arch5e)\n-    {\n-      def_builtin (\"__builtin_prefetch\", void_ftype_pchar,\n-\t\t   ARM_BUILTIN_PREFETCH);\n-    }\n+    def_builtin (\"__builtin_prefetch\", void_ftype_pchar,\n+\t\t ARM_BUILTIN_PREFETCH);\n }\n \n /* Expand an expression EXP that calls a built-in function,"}]}