{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 21:49:10 2015 " "Info: Processing started: Thu Mar 26 21:49:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off xulie -c xulie --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xulie -c xulie --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "seg:u3\|clk_scan " "Info: Detected ripple clock \"seg:u3\|clk_scan\" as buffer" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:u3\|clk_scan" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register xulie:u1\|counter_reg2\[3\] register seg:u3\|seg_duan\[0\] 154.77 MHz 6.461 ns Internal " "Info: Clock \"clk\" has Internal fmax of 154.77 MHz between source register \"xulie:u1\|counter_reg2\[3\]\" and destination register \"seg:u3\|seg_duan\[0\]\" (period= 6.461 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.038 ns + Longest register register " "Info: + Longest register to register delay is 4.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xulie:u1\|counter_reg2\[3\] 1 REG LCFF_X26_Y12_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N27; Fanout = 5; REG Node = 'xulie:u1\|counter_reg2\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xulie:u1|counter_reg2[3] } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.366 ns) 1.450 ns seg:u3\|seg_duan\[4\]~4 2 COMB LCCOMB_X26_Y11_N30 1 " "Info: 2: + IC(1.084 ns) + CELL(0.366 ns) = 1.450 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 1; COMB Node = 'seg:u3\|seg_duan\[4\]~4'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { xulie:u1|counter_reg2[3] seg:u3|seg_duan[4]~4 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.206 ns) 2.056 ns seg:u3\|seg_duan\[4\]~5 3 COMB LCCOMB_X26_Y11_N16 8 " "Info: 3: + IC(0.400 ns) + CELL(0.206 ns) = 2.056 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 8; COMB Node = 'seg:u3\|seg_duan\[4\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { seg:u3|seg_duan[4]~4 seg:u3|seg_duan[4]~5 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.370 ns) 2.869 ns seg:u3\|seg_duan\[4\]~9 4 COMB LCCOMB_X26_Y11_N14 7 " "Info: 4: + IC(0.443 ns) + CELL(0.370 ns) = 2.869 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 7; COMB Node = 'seg:u3\|seg_duan\[4\]~9'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { seg:u3|seg_duan[4]~5 seg:u3|seg_duan[4]~9 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.855 ns) 4.038 ns seg:u3\|seg_duan\[0\] 5 REG LCFF_X26_Y11_N9 1 " "Info: 5: + IC(0.314 ns) + CELL(0.855 ns) = 4.038 ns; Loc. = LCFF_X26_Y11_N9; Fanout = 1; REG Node = 'seg:u3\|seg_duan\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { seg:u3|seg_duan[4]~9 seg:u3|seg_duan[0] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 44.50 % ) " "Info: Total cell delay = 1.797 ns ( 44.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.241 ns ( 55.50 % ) " "Info: Total interconnect delay = 2.241 ns ( 55.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.038 ns" { xulie:u1|counter_reg2[3] seg:u3|seg_duan[4]~4 seg:u3|seg_duan[4]~5 seg:u3|seg_duan[4]~9 seg:u3|seg_duan[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.038 ns" { xulie:u1|counter_reg2[3] {} seg:u3|seg_duan[4]~4 {} seg:u3|seg_duan[4]~5 {} seg:u3|seg_duan[4]~9 {} seg:u3|seg_duan[0] {} } { 0.000ns 1.084ns 0.400ns 0.443ns 0.314ns } { 0.000ns 0.366ns 0.206ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.159 ns - Smallest " "Info: - Smallest clock skew is -2.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.766 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.766 ns seg:u3\|seg_duan\[0\] 3 REG LCFF_X26_Y11_N9 1 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X26_Y11_N9; Fanout = 1; REG Node = 'seg:u3\|seg_duan\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl seg:u3|seg_duan[0] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.85 % ) " "Info: Total cell delay = 1.766 ns ( 63.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.15 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl seg:u3|seg_duan[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} seg:u3|seg_duan[0] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.925 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns seg:u3\|clk_scan 2 REG LCFF_X1_Y6_N25 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 2; REG Node = 'seg:u3\|clk_scan'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk seg:u3|clk_scan } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.000 ns) 3.400 ns seg:u3\|clk_scan~clkctrl 3 COMB CLKCTRL_G0 27 " "Info: 3: + IC(0.808 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = CLKCTRL_G0; Fanout = 27; COMB Node = 'seg:u3\|clk_scan~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { seg:u3|clk_scan seg:u3|clk_scan~clkctrl } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 4.925 ns xulie:u1\|counter_reg2\[3\] 4 REG LCFF_X26_Y12_N27 5 " "Info: 4: + IC(0.859 ns) + CELL(0.666 ns) = 4.925 ns; Loc. = LCFF_X26_Y12_N27; Fanout = 5; REG Node = 'xulie:u1\|counter_reg2\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { seg:u3|clk_scan~clkctrl xulie:u1|counter_reg2[3] } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.55 % ) " "Info: Total cell delay = 2.736 ns ( 55.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.189 ns ( 44.45 % ) " "Info: Total interconnect delay = 2.189 ns ( 44.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.925 ns" { clk seg:u3|clk_scan seg:u3|clk_scan~clkctrl xulie:u1|counter_reg2[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.925 ns" { clk {} clk~combout {} seg:u3|clk_scan {} seg:u3|clk_scan~clkctrl {} xulie:u1|counter_reg2[3] {} } { 0.000ns 0.000ns 0.522ns 0.808ns 0.859ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl seg:u3|seg_duan[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} seg:u3|seg_duan[0] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.925 ns" { clk seg:u3|clk_scan seg:u3|clk_scan~clkctrl xulie:u1|counter_reg2[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.925 ns" { clk {} clk~combout {} seg:u3|clk_scan {} seg:u3|clk_scan~clkctrl {} xulie:u1|counter_reg2[3] {} } { 0.000ns 0.000ns 0.522ns 0.808ns 0.859ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.038 ns" { xulie:u1|counter_reg2[3] seg:u3|seg_duan[4]~4 seg:u3|seg_duan[4]~5 seg:u3|seg_duan[4]~9 seg:u3|seg_duan[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.038 ns" { xulie:u1|counter_reg2[3] {} seg:u3|seg_duan[4]~4 {} seg:u3|seg_duan[4]~5 {} seg:u3|seg_duan[4]~9 {} seg:u3|seg_duan[0] {} } { 0.000ns 1.084ns 0.400ns 0.443ns 0.314ns } { 0.000ns 0.366ns 0.206ns 0.370ns 0.855ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl seg:u3|seg_duan[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} seg:u3|seg_duan[0] {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.925 ns" { clk seg:u3|clk_scan seg:u3|clk_scan~clkctrl xulie:u1|counter_reg2[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.925 ns" { clk {} clk~combout {} seg:u3|clk_scan {} seg:u3|clk_scan~clkctrl {} xulie:u1|counter_reg2[3] {} } { 0.000ns 0.000ns 0.522ns 0.808ns 0.859ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "m_seq:u2\|m_se reset clk 3.446 ns register " "Info: tsu for register \"m_seq:u2\|m_se\" (data pin = \"reset\", clock pin = \"clk\") is 3.446 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.409 ns + Longest pin register " "Info: + Longest pin to register delay is 8.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_64 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 2; PIN Node = 'reset'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.610 ns) + CELL(0.855 ns) 8.409 ns m_seq:u2\|m_se 2 REG LCFF_X27_Y11_N23 5 " "Info: 2: + IC(6.610 ns) + CELL(0.855 ns) = 8.409 ns; Loc. = LCFF_X27_Y11_N23; Fanout = 5; REG Node = 'm_seq:u2\|m_se'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.465 ns" { reset m_seq:u2|m_se } "NODE_NAME" } } { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 21.39 % ) " "Info: Total cell delay = 1.799 ns ( 21.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.610 ns ( 78.61 % ) " "Info: Total interconnect delay = 6.610 ns ( 78.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.409 ns" { reset m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.409 ns" { reset {} reset~combout {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 6.610ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.923 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns seg:u3\|clk_scan 2 REG LCFF_X1_Y6_N25 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 2; REG Node = 'seg:u3\|clk_scan'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk seg:u3|clk_scan } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.000 ns) 3.400 ns seg:u3\|clk_scan~clkctrl 3 COMB CLKCTRL_G0 27 " "Info: 3: + IC(0.808 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = CLKCTRL_G0; Fanout = 27; COMB Node = 'seg:u3\|clk_scan~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { seg:u3|clk_scan seg:u3|clk_scan~clkctrl } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 4.923 ns m_seq:u2\|m_se 4 REG LCFF_X27_Y11_N23 5 " "Info: 4: + IC(0.857 ns) + CELL(0.666 ns) = 4.923 ns; Loc. = LCFF_X27_Y11_N23; Fanout = 5; REG Node = 'm_seq:u2\|m_se'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { seg:u3|clk_scan~clkctrl m_seq:u2|m_se } "NODE_NAME" } } { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.58 % ) " "Info: Total cell delay = 2.736 ns ( 55.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.187 ns ( 44.42 % ) " "Info: Total interconnect delay = 2.187 ns ( 44.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { clk seg:u3|clk_scan seg:u3|clk_scan~clkctrl m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { clk {} clk~combout {} seg:u3|clk_scan {} seg:u3|clk_scan~clkctrl {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 0.522ns 0.808ns 0.857ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.409 ns" { reset m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.409 ns" { reset {} reset~combout {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 6.610ns } { 0.000ns 0.944ns 0.855ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { clk seg:u3|clk_scan seg:u3|clk_scan~clkctrl m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { clk {} clk~combout {} seg:u3|clk_scan {} seg:u3|clk_scan~clkctrl {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 0.522ns 0.808ns 0.857ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk AB\[3\] xulie:u1\|Q\[2\] 13.384 ns register " "Info: tco from clock \"clk\" to destination pin \"AB\[3\]\" through register \"xulie:u1\|Q\[2\]\" is 13.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.923 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns seg:u3\|clk_scan 2 REG LCFF_X1_Y6_N25 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 2; REG Node = 'seg:u3\|clk_scan'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk seg:u3|clk_scan } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.000 ns) 3.400 ns seg:u3\|clk_scan~clkctrl 3 COMB CLKCTRL_G0 27 " "Info: 3: + IC(0.808 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = CLKCTRL_G0; Fanout = 27; COMB Node = 'seg:u3\|clk_scan~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { seg:u3|clk_scan seg:u3|clk_scan~clkctrl } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 4.923 ns xulie:u1\|Q\[2\] 4 REG LCFF_X27_Y11_N1 5 " "Info: 4: + IC(0.857 ns) + CELL(0.666 ns) = 4.923 ns; Loc. = LCFF_X27_Y11_N1; Fanout = 5; REG Node = 'xulie:u1\|Q\[2\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { seg:u3|clk_scan~clkctrl xulie:u1|Q[2] } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.58 % ) " "Info: Total cell delay = 2.736 ns ( 55.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.187 ns ( 44.42 % ) " "Info: Total interconnect delay = 2.187 ns ( 44.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { clk seg:u3|clk_scan seg:u3|clk_scan~clkctrl xulie:u1|Q[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { clk {} clk~combout {} seg:u3|clk_scan {} seg:u3|clk_scan~clkctrl {} xulie:u1|Q[2] {} } { 0.000ns 0.000ns 0.522ns 0.808ns 0.857ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.157 ns + Longest register pin " "Info: + Longest register to pin delay is 8.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xulie:u1\|Q\[2\] 1 REG LCFF_X27_Y11_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N1; Fanout = 5; REG Node = 'xulie:u1\|Q\[2\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xulie:u1|Q[2] } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.535 ns) 2.080 ns xulie:u1\|Equal3~0 2 COMB LCCOMB_X26_Y12_N20 4 " "Info: 2: + IC(1.545 ns) + CELL(0.535 ns) = 2.080 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 4; COMB Node = 'xulie:u1\|Equal3~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { xulie:u1|Q[2] xulie:u1|Equal3~0 } "NODE_NAME" } } { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.831 ns) + CELL(3.246 ns) 8.157 ns AB\[3\] 3 PIN PIN_70 0 " "Info: 3: + IC(2.831 ns) + CELL(3.246 ns) = 8.157 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'AB\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.077 ns" { xulie:u1|Equal3~0 AB[3] } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.781 ns ( 46.35 % ) " "Info: Total cell delay = 3.781 ns ( 46.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.376 ns ( 53.65 % ) " "Info: Total interconnect delay = 4.376 ns ( 53.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { xulie:u1|Q[2] xulie:u1|Equal3~0 AB[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { xulie:u1|Q[2] {} xulie:u1|Equal3~0 {} AB[3] {} } { 0.000ns 1.545ns 2.831ns } { 0.000ns 0.535ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { clk seg:u3|clk_scan seg:u3|clk_scan~clkctrl xulie:u1|Q[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { clk {} clk~combout {} seg:u3|clk_scan {} seg:u3|clk_scan~clkctrl {} xulie:u1|Q[2] {} } { 0.000ns 0.000ns 0.522ns 0.808ns 0.857ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { xulie:u1|Q[2] xulie:u1|Equal3~0 AB[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { xulie:u1|Q[2] {} xulie:u1|Equal3~0 {} AB[3] {} } { 0.000ns 1.545ns 2.831ns } { 0.000ns 0.535ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "m_seq:u2\|m_se reset clk -3.180 ns register " "Info: th for register \"m_seq:u2\|m_se\" (data pin = \"reset\", clock pin = \"clk\") is -3.180 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.923 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns seg:u3\|clk_scan 2 REG LCFF_X1_Y6_N25 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 2; REG Node = 'seg:u3\|clk_scan'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk seg:u3|clk_scan } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.000 ns) 3.400 ns seg:u3\|clk_scan~clkctrl 3 COMB CLKCTRL_G0 27 " "Info: 3: + IC(0.808 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = CLKCTRL_G0; Fanout = 27; COMB Node = 'seg:u3\|clk_scan~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { seg:u3|clk_scan seg:u3|clk_scan~clkctrl } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 4.923 ns m_seq:u2\|m_se 4 REG LCFF_X27_Y11_N23 5 " "Info: 4: + IC(0.857 ns) + CELL(0.666 ns) = 4.923 ns; Loc. = LCFF_X27_Y11_N23; Fanout = 5; REG Node = 'm_seq:u2\|m_se'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { seg:u3|clk_scan~clkctrl m_seq:u2|m_se } "NODE_NAME" } } { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.58 % ) " "Info: Total cell delay = 2.736 ns ( 55.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.187 ns ( 44.42 % ) " "Info: Total interconnect delay = 2.187 ns ( 44.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { clk seg:u3|clk_scan seg:u3|clk_scan~clkctrl m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { clk {} clk~combout {} seg:u3|clk_scan {} seg:u3|clk_scan~clkctrl {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 0.522ns 0.808ns 0.857ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.409 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_64 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 2; PIN Node = 'reset'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.610 ns) + CELL(0.855 ns) 8.409 ns m_seq:u2\|m_se 2 REG LCFF_X27_Y11_N23 5 " "Info: 2: + IC(6.610 ns) + CELL(0.855 ns) = 8.409 ns; Loc. = LCFF_X27_Y11_N23; Fanout = 5; REG Node = 'm_seq:u2\|m_se'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.465 ns" { reset m_seq:u2|m_se } "NODE_NAME" } } { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 21.39 % ) " "Info: Total cell delay = 1.799 ns ( 21.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.610 ns ( 78.61 % ) " "Info: Total interconnect delay = 6.610 ns ( 78.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.409 ns" { reset m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.409 ns" { reset {} reset~combout {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 6.610ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.923 ns" { clk seg:u3|clk_scan seg:u3|clk_scan~clkctrl m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.923 ns" { clk {} clk~combout {} seg:u3|clk_scan {} seg:u3|clk_scan~clkctrl {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 0.522ns 0.808ns 0.857ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.409 ns" { reset m_seq:u2|m_se } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.409 ns" { reset {} reset~combout {} m_seq:u2|m_se {} } { 0.000ns 0.000ns 6.610ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 21:49:13 2015 " "Info: Processing ended: Thu Mar 26 21:49:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
