{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685665198266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685665198282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 17:19:55 2023 " "Processing started: Thu Jun 01 17:19:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685665198282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685665198282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_2 -c vga_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_2 -c vga_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685665198283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685665199704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685665199704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_2-rtl " "Found design unit 1: vga_2-rtl" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685665215661 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_2 " "Found entity 1: vga_2" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685665215661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685665215661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_2 " "Elaborating entity \"vga_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685665215732 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_2.vhd(111) " "VHDL Process Statement warning at vga_2.vhd(111): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685665215746 "|vga_2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "green_row_thickness vga_2.vhd(178) " "VHDL Variable Declaration warning at vga_2.vhd(178): used initial value expression for variable \"green_row_thickness\" because variable was never assigned a value" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 178 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685665215748 "|vga_2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "red_row_thickness vga_2.vhd(178) " "VHDL Variable Declaration warning at vga_2.vhd(178): used initial value expression for variable \"red_row_thickness\" because variable was never assigned a value" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 178 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685665215748 "|vga_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dena vga_2.vhd(218) " "VHDL Process Statement warning at vga_2.vhd(218): signal \"dena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685665215748 "|vga_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B vga_2.vhd(170) " "VHDL Process Statement warning at vga_2.vhd(170): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685665215749 "|vga_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] vga_2.vhd(170) " "Inferred latch for \"B\[0\]\" at vga_2.vhd(170)" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685665215751 "|vga_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] vga_2.vhd(170) " "Inferred latch for \"B\[1\]\" at vga_2.vhd(170)" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685665215751 "|vga_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] vga_2.vhd(170) " "Inferred latch for \"B\[2\]\" at vga_2.vhd(170)" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685665215752 "|vga_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] vga_2.vhd(170) " "Inferred latch for \"B\[3\]\" at vga_2.vhd(170)" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685665215752 "|vga_2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLANKn VCC " "Pin \"BLANKn\" is stuck at VCC" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|BLANKn"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYNCn GND " "Pin \"SYNCn\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|SYNCn"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[9\] GND " "Pin \"temp\[9\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[10\] GND " "Pin \"temp\[10\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[11\] GND " "Pin \"temp\[11\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[12\] GND " "Pin \"temp\[12\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[13\] GND " "Pin \"temp\[13\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[14\] GND " "Pin \"temp\[14\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[15\] GND " "Pin \"temp\[15\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[16\] GND " "Pin \"temp\[16\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[17\] GND " "Pin \"temp\[17\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[18\] GND " "Pin \"temp\[18\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[19\] GND " "Pin \"temp\[19\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[20\] GND " "Pin \"temp\[20\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[21\] GND " "Pin \"temp\[21\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[22\] GND " "Pin \"temp\[22\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[23\] GND " "Pin \"temp\[23\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[24\] GND " "Pin \"temp\[24\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[25\] GND " "Pin \"temp\[25\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[26\] GND " "Pin \"temp\[26\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[27\] GND " "Pin \"temp\[27\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[28\] GND " "Pin \"temp\[28\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[29\] GND " "Pin \"temp\[29\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[30\] GND " "Pin \"temp\[30\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp\[31\] GND " "Pin \"temp\[31\]\" is stuck at GND" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685665217341 "|vga_2|temp[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685665217341 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685665217465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685665219060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685665219060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_switch " "No output dependent on input pin \"R_switch\"" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685665219205 "|vga_2|R_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_switch " "No output dependent on input pin \"G_switch\"" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685665219205 "|vga_2|G_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_switch " "No output dependent on input pin \"B_switch\"" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685665219205 "|vga_2|B_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key0_n " "No output dependent on input pin \"key0_n\"" {  } { { "vga_2.vhd" "" { Text "C:/intelFPGA_lite/18.0/my_designs/hw6_1/vga_2.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685665219205 "|vga_2|key0_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685665219205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685665219208 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685665219208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "311 " "Implemented 311 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685665219208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685665219208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685665219259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 17:20:19 2023 " "Processing ended: Thu Jun 01 17:20:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685665219259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685665219259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685665219259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685665219259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685665223265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685665223279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 17:20:20 2023 " "Processing started: Thu Jun 01 17:20:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685665223279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685665223279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_2 -c vga_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_2 -c vga_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685665223279 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685665223678 ""}
{ "Info" "0" "" "Project  = vga_2" {  } {  } 0 0 "Project  = vga_2" 0 0 "Fitter" 0 0 1685665223680 ""}
{ "Info" "0" "" "Revision = vga_2" {  } {  } 0 0 "Revision = vga_2" 0 0 "Fitter" 0 0 1685665223681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685665223912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685665223912 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_2 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"vga_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685665223931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685665223998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685665223998 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685665224377 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685665224465 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685665225058 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 57 " "No exact pin location assignment(s) for 39 pins of 57 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1685665225332 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1685665231886 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 62 global CLKCTRL_G6 " "clk~inputCLKENA0 with 62 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1685665232087 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1685665232087 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685665232088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685665232110 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685665232112 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685665232113 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685665232114 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685665232115 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685665232115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_2.sdc " "Synopsys Design Constraints File file not found: 'vga_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685665233198 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685665233200 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685665233209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685665233210 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685665233212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685665233262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685665233263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685665233263 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685665233424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685665236605 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1685665237018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685665238078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685665239351 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685665242397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685665242397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685665244393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y34 X21_Y45 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y34 to location X21_Y45" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/my_designs/hw6_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y34 to location X21_Y45"} { { 12 { 0 ""} 11 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685665248434 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685665248434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685665251112 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685665251112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685665251118 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.33 " "Total time spent on timing analysis during the Fitter is 1.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685665254596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685665254626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685665255445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685665255446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685665256362 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685665260894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/my_designs/hw6_1/output_files/vga_2.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/my_designs/hw6_1/output_files/vga_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685665261366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6266 " "Peak virtual memory: 6266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685665262492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 17:21:02 2023 " "Processing ended: Thu Jun 01 17:21:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685665262492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685665262492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685665262492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685665262492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685665265977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685665265988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 17:21:03 2023 " "Processing started: Thu Jun 01 17:21:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685665265988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685665265988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_2 -c vga_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_2 -c vga_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685665265988 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685665267608 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685665272182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685665273311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 17:21:13 2023 " "Processing ended: Thu Jun 01 17:21:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685665273311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685665273311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685665273311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685665273311 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685665274054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685665276904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685665276915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 17:21:14 2023 " "Processing started: Thu Jun 01 17:21:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685665276915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685665276915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_2 -c vga_2 " "Command: quartus_sta vga_2 -c vga_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685665276915 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1685665277188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685665278609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685665278609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665278663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665278663 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_2.sdc " "Synopsys Design Constraints File file not found: 'vga_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1685665279178 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665279179 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_vga clk_vga " "create_clock -period 1.000 -name clk_vga clk_vga" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685665279180 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685665279180 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_red clk_red " "create_clock -period 1.000 -name clk_red clk_red" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685665279180 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_green clk_green " "create_clock -period 1.000 -name clk_green clk_green" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685665279180 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Hsyn Hsyn " "create_clock -period 1.000 -name Hsyn Hsyn" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685665279180 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685665279180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1685665279184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685665279196 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685665279198 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685665279214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685665279276 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685665279276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.021 " "Worst-case setup slack is -5.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.021             -65.485 clk_vga  " "   -5.021             -65.485 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.065            -243.426 clk  " "   -4.065            -243.426 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.057             -66.213 Hsyn  " "   -4.057             -66.213 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.221             -23.568 clk_red  " "   -2.221             -23.568 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.079             -25.024 clk_green  " "   -2.079             -25.024 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665279281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 clk_vga  " "    0.359               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 clk  " "    0.441               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 clk_green  " "    0.680               0.000 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 Hsyn  " "    0.781               0.000 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782               0.000 clk_red  " "    0.782               0.000 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665279291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685665279296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685665279305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -50.820 clk  " "   -0.538             -50.820 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -17.790 Hsyn  " "   -0.538             -17.790 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -17.681 clk_vga  " "   -0.538             -17.681 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -10.792 clk_green  " "   -0.538             -10.792 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -9.228 clk_red  " "   -0.538              -9.228 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665279310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665279310 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685665279328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685665279382 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685665281043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685665281170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685665281187 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685665281187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.238 " "Worst-case setup slack is -5.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.238             -66.745 clk_vga  " "   -5.238             -66.745 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.215             -68.694 Hsyn  " "   -4.215             -68.694 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.965            -238.924 clk  " "   -3.965            -238.924 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324             -24.208 clk_red  " "   -2.324             -24.208 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.251             -25.976 clk_green  " "   -2.251             -25.976 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665281192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.371 " "Worst-case hold slack is 0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 clk_vga  " "    0.371               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 clk  " "    0.446               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 clk_green  " "    0.620               0.000 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 Hsyn  " "    0.780               0.000 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786               0.000 clk_red  " "    0.786               0.000 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665281211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685665281215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685665281229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.568 " "Worst-case minimum pulse width slack is -0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568             -53.280 clk  " "   -0.568             -53.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -17.555 Hsyn  " "   -0.538             -17.555 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -17.495 clk_vga  " "   -0.538             -17.495 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -10.846 clk_green  " "   -0.538             -10.846 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -9.264 clk_red  " "   -0.538              -9.264 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665281233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665281233 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685665281253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685665281622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685665282978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685665283103 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685665283111 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685665283111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.745 " "Worst-case setup slack is -2.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.745             -93.515 clk  " "   -2.745             -93.515 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118             -24.042 clk_vga  " "   -2.118             -24.042 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.615             -25.390 Hsyn  " "   -1.615             -25.390 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.677              -7.488 clk_red  " "   -0.677              -7.488 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671              -7.558 clk_green  " "   -0.671              -7.558 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665283116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 clk_vga  " "    0.112               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clk  " "    0.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clk_green  " "    0.260               0.000 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 clk_red  " "    0.332               0.000 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 Hsyn  " "    0.338               0.000 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665283131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685665283141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685665283151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.484 " "Worst-case minimum pulse width slack is -0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -7.324 clk  " "   -0.484              -7.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 clk_vga  " "    0.010               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 Hsyn  " "    0.062               0.000 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clk_green  " "    0.126               0.000 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_red  " "    0.143               0.000 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665283161 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685665283189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685665283621 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685665283629 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685665283629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.365 " "Worst-case setup slack is -2.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.365             -80.495 clk  " "   -2.365             -80.495 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.951             -21.417 clk_vga  " "   -1.951             -21.417 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.504             -22.862 Hsyn  " "   -1.504             -22.862 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.613              -6.541 clk_red  " "   -0.613              -6.541 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -6.665 clk_green  " "   -0.599              -6.665 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665283634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.065 " "Worst-case hold slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 clk_vga  " "    0.065               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clk  " "    0.189               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 clk_green  " "    0.223               0.000 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clk_red  " "    0.304               0.000 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 Hsyn  " "    0.308               0.000 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665283649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685665283660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685665283670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.480 " "Worst-case minimum pulse width slack is -0.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.480              -7.480 clk  " "   -0.480              -7.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 clk_vga  " "    0.041               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 Hsyn  " "    0.083               0.000 Hsyn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_green  " "    0.125               0.000 clk_green " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_red  " "    0.143               0.000 clk_red " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685665283682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685665283682 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685665286619 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685665286622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5071 " "Peak virtual memory: 5071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685665286786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 17:21:26 2023 " "Processing ended: Thu Jun 01 17:21:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685665286786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685665286786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685665286786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685665286786 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685665287639 ""}
