Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  9 22:45:24 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file sound_top_timing_summary_routed.rpt -pb sound_top_timing_summary_routed.pb -rpx sound_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sound_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clkdiv_MAP/q_reg[12]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.541        0.000                      0                   48        0.252        0.000                      0                   48        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.541        0.000                      0                   48        0.252        0.000                      0                   48        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NOTE2SOUND_reg_MAP/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 3.089ns (50.906%)  route 2.979ns (49.094%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.898     5.500    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.954 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.491     9.445    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][5]
    SLICE_X72Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.569    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X72Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     9.781 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.488    11.269    NOTEMUX_MAP/q_reg[7]_0[5]
    SLICE_X65Y65         LUT6 (Prop_lut6_I2_O)        0.299    11.568 r  NOTEMUX_MAP/q[5]_i_1/O
                         net (fo=1, routed)           0.000    11.568    NOTE2SOUND_reg_MAP/D[5]
    SLICE_X65Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.506    14.929    NOTE2SOUND_reg_MAP/clka
    SLICE_X65Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[5]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y65         FDCE (Setup_fdce_C_D)        0.029    15.109    NOTE2SOUND_reg_MAP/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NOTE2SOUND_reg_MAP/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 3.094ns (51.588%)  route 2.903ns (48.412%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.849     5.451    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X1Y19         RAMB18E1                                     r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.905 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.418     9.323    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X72Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.447 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.447    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     9.664 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.486    11.150    NOTEMUX_MAP/q_reg[7]_0[2]
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.299    11.449 r  NOTEMUX_MAP/q[2]_i_1/O
                         net (fo=1, routed)           0.000    11.449    NOTE2SOUND_reg_MAP/D[2]
    SLICE_X64Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.506    14.929    NOTE2SOUND_reg_MAP/clka
    SLICE_X64Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[2]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y65         FDCE (Setup_fdce_C_D)        0.031    15.111    NOTE2SOUND_reg_MAP/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NOTE2SOUND_reg_MAP/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 3.089ns (52.153%)  route 2.834ns (47.847%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.898     5.500    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.954 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.192     9.146    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][0]
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.270 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.270    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X73Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     9.482 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.642    11.124    NOTEMUX_MAP/q_reg[7]_0[0]
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.299    11.423 r  NOTEMUX_MAP/q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.423    NOTE2SOUND_reg_MAP/D[0]
    SLICE_X64Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.506    14.929    NOTE2SOUND_reg_MAP/clka
    SLICE_X64Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[0]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y65         FDCE (Setup_fdce_C_D)        0.029    15.109    NOTE2SOUND_reg_MAP/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NOTE2SOUND_reg_MAP/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 3.114ns (53.123%)  route 2.748ns (46.877%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.898     5.500    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.954 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.362     9.316    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X72Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.440 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.440    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X72Y51         MUXF7 (Prop_muxf7_I0_O)      0.238     9.678 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.386    11.064    NOTEMUX_MAP/q_reg[7]_0[7]
    SLICE_X63Y64         LUT6 (Prop_lut6_I2_O)        0.298    11.362 r  NOTEMUX_MAP/q[7]_i_1/O
                         net (fo=1, routed)           0.000    11.362    NOTE2SOUND_reg_MAP/D[7]
    SLICE_X63Y64         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.506    14.929    NOTE2SOUND_reg_MAP/clka
    SLICE_X63Y64         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[7]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y64         FDCE (Setup_fdce_C_D)        0.029    15.109    NOTE2SOUND_reg_MAP/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NOTE2SOUND_reg_MAP/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 3.114ns (53.203%)  route 2.739ns (46.797%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.898     5.500    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.954 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.502     9.456    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][6]
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.580 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.580    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X73Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     9.818 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.237    11.055    NOTEMUX_MAP/q_reg[7]_0[6]
    SLICE_X65Y65         LUT6 (Prop_lut6_I2_O)        0.298    11.353 r  NOTEMUX_MAP/q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.353    NOTE2SOUND_reg_MAP/D[6]
    SLICE_X65Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.506    14.929    NOTE2SOUND_reg_MAP/clka
    SLICE_X65Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[6]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y65         FDCE (Setup_fdce_C_D)        0.031    15.111    NOTE2SOUND_reg_MAP/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NOTE2SOUND_reg_MAP/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 3.114ns (54.342%)  route 2.616ns (45.658%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.898     5.500    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.954 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.501     9.455    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][4]
    SLICE_X72Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.579 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.579    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     9.817 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.116    10.933    NOTEMUX_MAP/q_reg[7]_0[4]
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.298    11.231 r  NOTEMUX_MAP/q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.231    NOTE2SOUND_reg_MAP/D[4]
    SLICE_X64Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.506    14.929    NOTE2SOUND_reg_MAP/clka
    SLICE_X64Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[4]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y65         FDCE (Setup_fdce_C_D)        0.032    15.112    NOTE2SOUND_reg_MAP/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NOTE2SOUND_reg_MAP/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 3.114ns (55.052%)  route 2.542ns (44.948%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.899     5.501    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.955 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.313     9.268    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_0[3]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.392 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.392    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X72Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     9.630 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.230    10.860    NOTEMUX_MAP/q_reg[7]_0[3]
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.298    11.158 r  NOTEMUX_MAP/q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.158    NOTE2SOUND_reg_MAP/D[3]
    SLICE_X64Y66         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.505    14.928    NOTE2SOUND_reg_MAP/clka
    SLICE_X64Y66         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[3]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y66         FDCE (Setup_fdce_C_D)        0.029    15.108    NOTE2SOUND_reg_MAP/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NOTE2SOUND_reg_MAP/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 3.089ns (55.446%)  route 2.482ns (44.554%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.899     5.501    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.955 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.173     9.128    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_0[1]
    SLICE_X72Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.252 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.252    audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X72Y50         MUXF7 (Prop_muxf7_I0_O)      0.212     9.464 r  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.309    10.773    NOTEMUX_MAP/q_reg[7]_0[1]
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.299    11.072 r  NOTEMUX_MAP/q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.072    NOTE2SOUND_reg_MAP/D[1]
    SLICE_X64Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.506    14.929    NOTE2SOUND_reg_MAP/clka
    SLICE_X64Y65         FDCE                                         r  NOTE2SOUND_reg_MAP/q_reg[1]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y65         FDCE (Setup_fdce_C_D)        0.031    15.111    NOTE2SOUND_reg_MAP/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 aud_pwm_mod_MAP/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/sound_s_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.268ns (38.197%)  route 2.052ns (61.803%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.625     5.228    aud_pwm_mod_MAP/clka
    SLICE_X62Y65         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  aud_pwm_mod_MAP/counter_reg[5]/Q
                         net (fo=4, routed)           1.058     6.804    NOTE2SOUND_reg_MAP/counter_reg[5]
    SLICE_X63Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.928 r  NOTE2SOUND_reg_MAP/gtOp_carry_i_6/O
                         net (fo=1, routed)           0.000     6.928    aud_pwm_mod_MAP/S[2]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.326 r  aud_pwm_mod_MAP/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.326    aud_pwm_mod_MAP/gtOp_carry_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.554 r  aud_pwm_mod_MAP/gtOp_carry__0/CO[2]
                         net (fo=1, routed)           0.993     8.547    aud_pwm_mod_MAP/gtOp
    SLICE_X62Y69         FDRE                                         r  aud_pwm_mod_MAP/sound_s_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.500    14.923    aud_pwm_mod_MAP/clka
    SLICE_X62Y69         FDRE                                         r  aud_pwm_mod_MAP/sound_s_reg/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X62Y69         FDRE (Setup_fdre_C_R)       -0.713    14.450    aud_pwm_mod_MAP/sound_s_reg
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 aud_pwm_mod_MAP/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.766ns (30.441%)  route 1.750ns (69.559%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.624     5.227    aud_pwm_mod_MAP/clka
    SLICE_X62Y66         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.518     5.745 f  aud_pwm_mod_MAP/counter_reg[8]/Q
                         net (fo=4, routed)           0.839     6.583    aud_pwm_mod_MAP/counter_reg[8]
    SLICE_X63Y64         LUT4 (Prop_lut4_I3_O)        0.124     6.707 r  aud_pwm_mod_MAP/counter[0]_i_3/O
                         net (fo=1, routed)           0.263     6.970    aud_pwm_mod_MAP/counter[0]_i_3_n_0
    SLICE_X63Y64         LUT5 (Prop_lut5_I3_O)        0.124     7.094 r  aud_pwm_mod_MAP/counter[0]_i_1/O
                         net (fo=13, routed)          0.649     7.743    aud_pwm_mod_MAP/clear
    SLICE_X62Y67         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.503    14.926    aud_pwm_mod_MAP/clka
    SLICE_X62Y67         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[12]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.524    14.642    aud_pwm_mod_MAP/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  6.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.560     1.479    clkdiv_MAP/clka
    SLICE_X65Y69         FDCE                                         r  clkdiv_MAP/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_MAP/q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.729    clkdiv_MAP/q_reg_n_0_[11]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  clkdiv_MAP/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    clkdiv_MAP/q_reg[8]_i_1_n_4
    SLICE_X65Y69         FDCE                                         r  clkdiv_MAP/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.830     1.995    clkdiv_MAP/clka
    SLICE_X65Y69         FDCE                                         r  clkdiv_MAP/q_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y69         FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_MAP/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.562     1.481    clkdiv_MAP/clka
    SLICE_X65Y67         FDCE                                         r  clkdiv_MAP/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  clkdiv_MAP/q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.731    clkdiv_MAP/q_reg_n_0_[3]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  clkdiv_MAP/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    clkdiv_MAP/q_reg[0]_i_1_n_4
    SLICE_X65Y67         FDCE                                         r  clkdiv_MAP/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.832     1.997    clkdiv_MAP/clka
    SLICE_X65Y67         FDCE                                         r  clkdiv_MAP/q_reg[3]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X65Y67         FDCE (Hold_fdce_C_D)         0.105     1.586    clkdiv_MAP/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.561     1.480    clkdiv_MAP/clka
    SLICE_X65Y68         FDCE                                         r  clkdiv_MAP/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  clkdiv_MAP/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.730    clkdiv_MAP/q_reg_n_0_[7]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  clkdiv_MAP/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    clkdiv_MAP/q_reg[4]_i_1_n_4
    SLICE_X65Y68         FDCE                                         r  clkdiv_MAP/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.831     1.996    clkdiv_MAP/clka
    SLICE_X65Y68         FDCE                                         r  clkdiv_MAP/q_reg[7]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X65Y68         FDCE (Hold_fdce_C_D)         0.105     1.585    clkdiv_MAP/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.561     1.480    clkdiv_MAP/clka
    SLICE_X65Y68         FDCE                                         r  clkdiv_MAP/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  clkdiv_MAP/q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.727    clkdiv_MAP/q_reg_n_0_[4]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  clkdiv_MAP/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.842    clkdiv_MAP/q_reg[4]_i_1_n_7
    SLICE_X65Y68         FDCE                                         r  clkdiv_MAP/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.831     1.996    clkdiv_MAP/clka
    SLICE_X65Y68         FDCE                                         r  clkdiv_MAP/q_reg[4]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X65Y68         FDCE (Hold_fdce_C_D)         0.105     1.585    clkdiv_MAP/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.560     1.479    clkdiv_MAP/clka
    SLICE_X65Y69         FDCE                                         r  clkdiv_MAP/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_MAP/q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.726    clkdiv_MAP/q_reg_n_0_[8]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  clkdiv_MAP/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    clkdiv_MAP/q_reg[8]_i_1_n_7
    SLICE_X65Y69         FDCE                                         r  clkdiv_MAP/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.830     1.995    clkdiv_MAP/clka
    SLICE_X65Y69         FDCE                                         r  clkdiv_MAP/q_reg[8]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y69         FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_MAP/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.560     1.479    clkdiv_MAP/clka
    SLICE_X65Y69         FDCE                                         r  clkdiv_MAP/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  clkdiv_MAP/q_reg[10]/Q
                         net (fo=1, routed)           0.109     1.730    clkdiv_MAP/q_reg_n_0_[10]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  clkdiv_MAP/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    clkdiv_MAP/q_reg[8]_i_1_n_5
    SLICE_X65Y69         FDCE                                         r  clkdiv_MAP/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.830     1.995    clkdiv_MAP/clka
    SLICE_X65Y69         FDCE                                         r  clkdiv_MAP/q_reg[10]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y69         FDCE (Hold_fdce_C_D)         0.105     1.584    clkdiv_MAP/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.562     1.481    clkdiv_MAP/clka
    SLICE_X65Y67         FDCE                                         r  clkdiv_MAP/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  clkdiv_MAP/q_reg[2]/Q
                         net (fo=1, routed)           0.109     1.732    clkdiv_MAP/q_reg_n_0_[2]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  clkdiv_MAP/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    clkdiv_MAP/q_reg[0]_i_1_n_5
    SLICE_X65Y67         FDCE                                         r  clkdiv_MAP/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.832     1.997    clkdiv_MAP/clka
    SLICE_X65Y67         FDCE                                         r  clkdiv_MAP/q_reg[2]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X65Y67         FDCE (Hold_fdce_C_D)         0.105     1.586    clkdiv_MAP/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_MAP/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_MAP/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.561     1.480    clkdiv_MAP/clka
    SLICE_X65Y68         FDCE                                         r  clkdiv_MAP/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  clkdiv_MAP/q_reg[6]/Q
                         net (fo=1, routed)           0.109     1.731    clkdiv_MAP/q_reg_n_0_[6]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  clkdiv_MAP/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    clkdiv_MAP/q_reg[4]_i_1_n_5
    SLICE_X65Y68         FDCE                                         r  clkdiv_MAP/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.831     1.996    clkdiv_MAP/clka
    SLICE_X65Y68         FDCE                                         r  clkdiv_MAP/q_reg[6]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X65Y68         FDCE (Hold_fdce_C_D)         0.105     1.585    clkdiv_MAP/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.483    aud_pwm_mod_MAP/clka
    SLICE_X62Y64         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  aud_pwm_mod_MAP/counter_reg[2]/Q
                         net (fo=4, routed)           0.138     1.785    aud_pwm_mod_MAP/counter_reg[7]_0[2]
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  aud_pwm_mod_MAP/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.895    aud_pwm_mod_MAP/counter_reg[0]_i_2_n_5
    SLICE_X62Y64         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.999    aud_pwm_mod_MAP/clka
    SLICE_X62Y64         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X62Y64         FDRE (Hold_fdre_C_D)         0.134     1.617    aud_pwm_mod_MAP/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 aud_pwm_mod_MAP/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm_mod_MAP/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.483    aud_pwm_mod_MAP/clka
    SLICE_X62Y65         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  aud_pwm_mod_MAP/counter_reg[6]/Q
                         net (fo=4, routed)           0.138     1.785    aud_pwm_mod_MAP/counter_reg[7]_0[6]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  aud_pwm_mod_MAP/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    aud_pwm_mod_MAP/counter_reg[4]_i_1_n_5
    SLICE_X62Y65         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.833     1.998    aud_pwm_mod_MAP/clka
    SLICE_X62Y65         FDRE                                         r  aud_pwm_mod_MAP/counter_reg[6]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.134     1.617    aud_pwm_mod_MAP/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19  audio_rom3_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  audio_rom0_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  audio_rom1_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65  NOTE2SOUND_reg_MAP/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65  NOTE2SOUND_reg_MAP/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65  NOTE2SOUND_reg_MAP/q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65  NOTE2SOUND_reg_MAP/q_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y65  NOTE2SOUND_reg_MAP/q_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y65  NOTE2SOUND_reg_MAP/q_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y64  NOTE2SOUND_reg_MAP/q_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y67  clkdiv_MAP/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y67  clkdiv_MAP/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y67  clkdiv_MAP/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y71  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y71  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y71  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y71  audio_rom2_MAP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65  NOTE2SOUND_reg_MAP/q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65  NOTE2SOUND_reg_MAP/q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65  NOTE2SOUND_reg_MAP/q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y66  NOTE2SOUND_reg_MAP/q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65  NOTE2SOUND_reg_MAP/q_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y65  NOTE2SOUND_reg_MAP/q_reg[5]/C



