<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/bitsel7.v</a>
time_elapsed: 8.572s
ram usage: 187328 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel7.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/bitsel7.v:64</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel7.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/bitsel7.v:33</a>: Bit extraction of var[63:0] requires 6 bit index, not 7 bits.
                                                                                         : ... In instance main
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel7.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/bitsel7.v:64</a>: Bit extraction of var[63:0] requires 6 bit index, not 7 bits.
                                                                                         : ... In instance main
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/bitsel7.v.html#l-67" target="file-frame">third_party/tests/ivtest/ivltests/bitsel7.v:67</a>: Bit extraction of var[63:0] requires 6 bit index, not 7 bits.
                                                                                         : ... In instance main
Using constant indices:
    1=v[45]
    1=v[54]
    0=v[18]
    0=v[ 9]
Using calcuated indices:
target0[ 0]=0, mux0=0
target1[ 1]=0, mux1=0
target0[ 1]=0, mux0=0
target1[ 2]=0, mux1=0
target0[ 2]=0, mux0=0
target1[ 3]=0, mux1=0
target0[ 3]=0, mux0=0
target1[ 4]=0, mux1=0
target0[ 4]=0, mux0=0
target1[ 5]=0, mux1=0
target0[ 5]=0, mux0=0
target1[ 6]=0, mux1=0
target0[ 6]=0, mux0=0
target1[ 7]=0, mux1=0
target0[ 7]=0, mux0=0
target1[ 8]=0, mux1=0
target0[ 8]=0, mux0=0
target1[ 9]=0, mux1=0
target0[ 9]=0, mux0=0
target1[10]=0, mux1=0
target0[10]=0, mux0=0
target1[11]=0, mux1=0
target0[11]=0, mux0=0
target1[12]=0, mux1=0
target0[12]=0, mux0=0
target1[13]=0, mux1=0
target0[13]=0, mux0=0
target1[14]=0, mux1=0
target0[14]=0, mux0=0
target1[15]=0, mux1=0
target0[15]=0, mux0=0
target1[16]=0, mux1=0
target0[16]=0, mux0=0
target1[17]=0, mux1=0
target0[17]=0, mux0=0
target1[18]=0, mux1=0
target0[18]=0, mux0=0
target1[19]=0, mux1=0
target0[19]=0, mux0=0
target1[20]=0, mux1=0
target0[20]=0, mux0=0
target1[21]=0, mux1=0
target0[21]=0, mux0=0
target1[22]=0, mux1=0
target0[22]=0, mux0=0
target1[23]=0, mux1=0
target0[23]=0, mux0=0
target1[24]=0, mux1=0
target0[24]=0, mux0=0
target1[25]=0, mux1=0
target0[25]=0, mux0=0
target1[26]=0, mux1=0
target0[26]=0, mux0=0
target1[27]=0, mux1=0
target0[27]=0, mux0=0
target1[28]=0, mux1=0
target0[28]=0, mux0=0
target1[29]=0, mux1=0
target0[29]=0, mux0=0
target1[30]=0, mux1=0
target0[30]=0, mux0=0
target1[31]=0, mux1=0
target0[31]=0, mux0=0
target1[32]=0, mux1=0
target0[32]=0, mux0=0
target1[33]=0, mux1=0
target0[33]=0, mux0=0
target1[34]=0, mux1=0
target0[34]=0, mux0=0
target1[35]=0, mux1=0
target0[35]=0, mux0=0
target1[36]=0, mux1=0
target0[36]=0, mux0=0
target1[37]=0, mux1=0
target0[37]=0, mux0=0
target1[38]=0, mux1=0
target0[38]=0, mux0=0
target1[39]=0, mux1=0
target0[39]=0, mux0=0
target1[40]=0, mux1=0
target0[40]=0, mux0=0
target1[41]=0, mux1=0
target0[41]=0, mux0=0
target1[42]=0, mux1=0
target0[42]=0, mux0=0
target1[43]=0, mux1=0
target0[43]=0, mux0=0
target1[44]=0, mux1=0
target0[44]=0, mux0=0
target1[45]=0, mux1=0
target0[45]=1, mux0=0
target1[46]=1, mux1=0
FAILED -- target0[idx] != mux0
- <a href="../../../../third_party/tests/ivtest/ivltests/bitsel7.v.html#l-69" target="file-frame">third_party/tests/ivtest/ivltests/bitsel7.v:69</a>: Verilog $finish
FAILED -- target1[idx+1] != mux1
- <a href="../../../../third_party/tests/ivtest/ivltests/bitsel7.v.html#l-74" target="file-frame">third_party/tests/ivtest/ivltests/bitsel7.v:74</a>: Verilog $finish
- <a href="../../../../third_party/tests/ivtest/ivltests/bitsel7.v.html#l-74" target="file-frame">third_party/tests/ivtest/ivltests/bitsel7.v:74</a>: Second verilog $finish, exiting

</pre>
</body>