{
    "DESIGN_NAME": "APU",
    "VERILOG_FILES": "dir::src/APU.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "FP_CORE_UTIL": "35",
    "CLOCK_PERIOD": "17.0",
    "pdk::sky130A": {
        "SYNTH_MAX_FANOUT": "6"
    }
}