
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 999.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [E:/vivado/lab_13/lab_13.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstrMem' [E:/vivado/lab_13/lab_13.srcs/sources_1/new/InstrMem.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'InstrMem' (1#1) [E:/vivado/lab_13/lab_13.srcs/sources_1/new/InstrMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [E:/vivado/lab_13/lab_13.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_13/lab_13.srcs/sources_1/new/Control.v:48]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_13/lab_13.srcs/sources_1/new/Control.v:57]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_13/lab_13.srcs/sources_1/new/Control.v:67]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_13/lab_13.srcs/sources_1/new/Control.v:69]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_13/lab_13.srcs/sources_1/new/Control.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [E:/vivado/lab_13/lab_13.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/vivado/lab_13/lab_13.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (3#1) [E:/vivado/lab_13/lab_13.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstrToImm' [E:/vivado/lab_13/lab_13.srcs/sources_1/new/InstrToImm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstrToImm' (4#1) [E:/vivado/lab_13/lab_13.srcs/sources_1/new/InstrToImm.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2' [E:/vivado/lab_13/lab_13.srcs/sources_1/new/MUX2.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_13/lab_13.srcs/sources_1/new/MUX2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'MUX2' (5#1) [E:/vivado/lab_13/lab_13.srcs/sources_1/new/MUX2.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX3' [E:/vivado/lab_13/lab_13.srcs/sources_1/new/MUX3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX3' (6#1) [E:/vivado/lab_13/lab_13.srcs/sources_1/new/MUX3.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/vivado/lab_13/lab_13.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [E:/vivado/lab_13/lab_13.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [E:/vivado/lab_13/lab_13.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado/lab_13/lab_13.srcs/sources_1/new/DataMem.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado/lab_13/lab_13.srcs/sources_1/new/DataMem.v:103]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
ERROR: [Synth 8-3391] Unable to infer a block/distributed RAM for 'mem_reg' because the memory pattern used is not supported. Failed to dissolve the memory into bits because the number of bits (524288) is too large. Use 'set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 524288}' to allow the memory to be dissolved into individual bits
ERROR: [Synth 8-6156] failed synthesizing module 'DataMem' [E:/vivado/lab_13/lab_13.srcs/sources_1/new/DataMem.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Top' [E:/vivado/lab_13/lab_13.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 999.934 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jan  3 14:29:11 2023...
