Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/alltester_isim_beh.exe -prj C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/alltester_beh.prj work.alltester work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/BCDCounterx6.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/BCDCounterx10.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/counter60.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/counter24.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/PoseDecode.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/Mix6to1.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/BCD7SEG.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/AlarmSet.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/HourAlarm.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/DigitalScan.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/Day24or12.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/ClockAndSet.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/ClockAlarm.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/ClkDivider.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/CloclSystem.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/alltester.v" into library work
Analyzing Verilog file "d:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ClkDivider
Compiling module BCDCounterx10
Compiling module BCDCounterx6
Compiling module counter60
Compiling module counter24
Compiling module ClockAndSet
Compiling module AlarmSet
Compiling module ClockAlarm
Compiling module Day24or12
Compiling module HourAlarm
Compiling module Mix6to1
Compiling module PoseDecode
Compiling module BCD7SEG
Compiling module DigitalScan
Compiling module CloclSystem
Compiling module alltester
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable C:/Users/Administrator/Desktop/hust-digital-circuits-lab-master/DigitalClock/alltester_isim_beh.exe
Fuse Memory Usage: 29124 KB
Fuse CPU Usage: 498 ms
