Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:38:30 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_double_div9_timing_summary_routed.rpt -pb operator_double_div9_timing_summary_routed.pb -rpx operator_double_div9_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_double_div9
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.416       -1.911                      6                 1401        0.086        0.000                      0                 1401        0.470        0.000                       0                  1050  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.416       -1.911                      6                 1401        0.086        0.000                      0                 1401        0.470        0.000                       0                  1050  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            6  Failing Endpoints,  Worst Slack       -0.416ns,  Total Violation       -1.911ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.534ns (18.299%)  route 2.384ns (81.701%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.672     0.672    grp_int_57_div9_fu_74/ap_clk
    SLICE_X9Y118         FDRE                                         r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/Q
                         net (fo=9, routed)           0.525     1.466    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/Q[15]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.053     1.519 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/reg_169[3]_i_5/O
                         net (fo=3, routed)           0.260     1.779    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/reg_169_reg[0]_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I0_O)        0.053     1.832 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__4_i_7/O
                         net (fo=4, routed)           0.544     2.375    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_1
    SLICE_X11Y119        LUT5 (Prop_lut5_I4_O)        0.053     2.428 f  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__4_i_1_rewire/O
                         net (fo=4, routed)           0.467     2.896    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_2
    SLICE_X10Y120        LUT3 (Prop_lut3_I2_O)        0.053     2.949 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_6_rewire/O
                         net (fo=5, routed)           0.589     3.537    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/r_in_V[3]
    SLICE_X10Y121        LUT6 (Prop_lut6_I5_O)        0.053     3.590 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.590    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X10Y121        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1049, unset)         0.638     3.138    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/ap_clk
    SLICE_X10Y121        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X10Y121        FDRE (Setup_fdre_C_D)        0.071     3.174    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.534ns (18.318%)  route 2.381ns (81.682%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.672     0.672    grp_int_57_div9_fu_74/ap_clk
    SLICE_X9Y118         FDRE                                         r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/Q
                         net (fo=9, routed)           0.525     1.466    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/Q[15]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.053     1.519 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/reg_169[3]_i_5/O
                         net (fo=3, routed)           0.260     1.779    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/reg_169_reg[0]_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I0_O)        0.053     1.832 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__4_i_7/O
                         net (fo=4, routed)           0.544     2.375    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_1
    SLICE_X11Y119        LUT5 (Prop_lut5_I4_O)        0.053     2.428 f  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__4_i_1_rewire/O
                         net (fo=4, routed)           0.467     2.896    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_2
    SLICE_X10Y120        LUT3 (Prop_lut3_I2_O)        0.053     2.949 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_6_rewire/O
                         net (fo=5, routed)           0.586     3.534    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/r_in_V[3]
    SLICE_X10Y121        LUT6 (Prop_lut6_I5_O)        0.053     3.587 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.587    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2_n_0
    SLICE_X10Y121        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1049, unset)         0.638     3.138    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/ap_clk
    SLICE_X10Y121        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X10Y121        FDRE (Setup_fdre_C_D)        0.072     3.175    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.371ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.534ns (18.575%)  route 2.341ns (81.425%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.672     0.672    grp_int_57_div9_fu_74/ap_clk
    SLICE_X9Y118         FDRE                                         r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/Q
                         net (fo=9, routed)           0.525     1.466    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/Q[15]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.053     1.519 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/reg_169[3]_i_5/O
                         net (fo=3, routed)           0.690     2.209    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/reg_169_reg[0]_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I1_O)        0.053     2.262 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_11/O
                         net (fo=1, routed)           0.292     2.554    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_11_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I1_O)        0.053     2.607 f  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7/O
                         net (fo=1, routed)           0.194     2.801    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I0_O)        0.053     2.854 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.640     3.494    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/sel[0]
    SLICE_X10Y121        LUT6 (Prop_lut6_I0_O)        0.053     3.547 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.547    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X10Y121        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1049, unset)         0.638     3.138    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/ap_clk
    SLICE_X10Y121        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X10Y121        FDRE (Setup_fdre_C_D)        0.073     3.176    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.534ns (18.958%)  route 2.283ns (81.042%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.672     0.672    grp_int_57_div9_fu_74/ap_clk
    SLICE_X9Y118         FDRE                                         r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/Q
                         net (fo=9, routed)           0.525     1.466    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/Q[15]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.053     1.519 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/reg_169[3]_i_5/O
                         net (fo=3, routed)           0.260     1.779    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/reg_169_reg[0]_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I0_O)        0.053     1.832 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__4_i_7/O
                         net (fo=4, routed)           0.544     2.375    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_1
    SLICE_X11Y119        LUT5 (Prop_lut5_I4_O)        0.053     2.428 f  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__4_i_1_rewire/O
                         net (fo=4, routed)           0.377     2.805    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_2
    SLICE_X12Y119        LUT3 (Prop_lut3_I2_O)        0.053     2.858 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_5_rewire/O
                         net (fo=5, routed)           0.578     3.436    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/r_in_V[2]
    SLICE_X11Y120        LUT6 (Prop_lut6_I4_O)        0.053     3.489 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.489    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3_n_0
    SLICE_X11Y120        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1049, unset)         0.638     3.138    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/ap_clk
    SLICE_X11Y120        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X11Y120        FDRE (Setup_fdre_C_D)        0.034     3.137    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.273ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.534ns (19.494%)  route 2.205ns (80.506%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.672     0.672    grp_int_57_div9_fu_74/ap_clk
    SLICE_X9Y118         FDRE                                         r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[33]/Q
                         net (fo=9, routed)           0.525     1.466    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/Q[15]
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.053     1.519 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/reg_169[3]_i_5/O
                         net (fo=3, routed)           0.260     1.779    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/reg_169_reg[0]_0
    SLICE_X8Y119         LUT4 (Prop_lut4_I0_O)        0.053     1.832 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__4_i_7/O
                         net (fo=4, routed)           0.544     2.375    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_1
    SLICE_X11Y119        LUT5 (Prop_lut5_I4_O)        0.053     2.428 f  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__4_i_1_rewire/O
                         net (fo=4, routed)           0.296     2.724    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_2
    SLICE_X8Y120         LUT3 (Prop_lut3_I2_O)        0.053     2.777 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_3_rewire/O
                         net (fo=5, routed)           0.581     3.358    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/r_in_V[0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I2_O)        0.053     3.411 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.411    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/p_0_out
    SLICE_X11Y120        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1049, unset)         0.638     3.138    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/ap_clk
    SLICE_X11Y120        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X11Y120        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                 -0.273    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_338_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            shift_V_3_reg_381_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.467ns (21.486%)  route 1.707ns (78.514%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.672     0.672    ap_clk
    SLICE_X16Y125        FDRE                                         r  new_exp_V_1_reg_338_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y125        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  new_exp_V_1_reg_338_reg[5]/Q
                         net (fo=8, routed)           0.506     1.486    new_exp_V_1_reg_338_reg_n_0_[5]
    SLICE_X16Y125        LUT5 (Prop_lut5_I1_O)        0.053     1.539 f  shift_V_3_reg_381[6]_i_2/O
                         net (fo=3, routed)           0.269     1.809    shift_V_3_reg_381[6]_i_2_n_0
    SLICE_X16Y124        LUT3 (Prop_lut3_I0_O)        0.053     1.862 f  shift_V_3_reg_381[10]_i_3/O
                         net (fo=4, routed)           0.405     2.267    shift_V_3_reg_381[10]_i_3_n_0
    SLICE_X16Y124        LUT6 (Prop_lut6_I2_O)        0.053     2.320 r  shift_V_3_reg_381[10]_i_1/O
                         net (fo=11, routed)          0.526     2.846    shift_V_3_reg_381
    SLICE_X16Y124        FDRE                                         r  shift_V_3_reg_381_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1049, unset)         0.638     3.138    ap_clk
    SLICE_X16Y124        FDRE                                         r  shift_V_3_reg_381_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y124        FDRE (Setup_fdre_C_R)       -0.344     2.759    shift_V_3_reg_381_reg[0]
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_74/ap_CS_fsm_reg[47]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.699ns (28.121%)  route 1.787ns (71.879%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.672     0.672    grp_int_57_div9_fu_74/ap_clk
    SLICE_X11Y118        FDRE                                         r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[47]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[47]_replica/Q
                         net (fo=4, routed)           0.614     1.555    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_state48_repN_alias
    SLICE_X9Y117         LUT6 (Prop_lut6_I1_O)        0.053     1.608 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_33/O
                         net (fo=1, routed)           0.463     2.071    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_33_n_0
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.053     2.124 f  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_18/O
                         net (fo=1, routed)           0.000     2.124    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_18_n_0
    SLICE_X8Y120         MUXF7 (Prop_muxf7_I0_O)      0.121     2.245 f  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_9/O
                         net (fo=1, routed)           0.425     2.670    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_9_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.150     2.820 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=6, routed)           0.284     3.105    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_0[0]
    SLICE_X10Y121        LUT6 (Prop_lut6_I5_O)        0.053     3.158 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     3.158    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0__4_n_0
    SLICE_X10Y121        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1049, unset)         0.638     3.138    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/ap_clk
    SLICE_X10Y121        FDRE                                         r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X10Y121        FDRE (Setup_fdre_C_D)        0.073     3.176    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -3.158    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_74/ap_CS_fsm_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_74/reg_169_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.481ns (22.316%)  route 1.674ns (77.684%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.672     0.672    grp_int_57_div9_fu_74/ap_clk
    SLICE_X11Y117        FDRE                                         r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[39]/Q
                         net (fo=9, routed)           0.599     1.540    grp_int_57_div9_fu_74/ap_CS_fsm_state40
    SLICE_X9Y121         LUT2 (Prop_lut2_I1_O)        0.053     1.593 r  grp_int_57_div9_fu_74/reg_169[3]_i_9/O
                         net (fo=1, routed)           0.469     2.062    grp_int_57_div9_fu_74/reg_169[3]_i_9_n_0
    SLICE_X12Y119        LUT6 (Prop_lut6_I3_O)        0.053     2.115 f  grp_int_57_div9_fu_74/reg_169[3]_i_6/O
                         net (fo=1, routed)           0.328     2.442    grp_int_57_div9_fu_74/reg_169[3]_i_6_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.495 f  grp_int_57_div9_fu_74/reg_169[3]_i_3/O
                         net (fo=1, routed)           0.136     2.631    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/ap_CS_fsm_reg[41]
    SLICE_X12Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.684 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/reg_169[3]_i_1/O
                         net (fo=4, routed)           0.143     2.827    grp_int_57_div9_fu_74/reg_1690
    SLICE_X13Y120        FDRE                                         r  grp_int_57_div9_fu_74/reg_169_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1049, unset)         0.638     3.138    grp_int_57_div9_fu_74/ap_clk
    SLICE_X13Y120        FDRE                                         r  grp_int_57_div9_fu_74/reg_169_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y120        FDRE (Setup_fdre_C_CE)      -0.244     2.859    grp_int_57_div9_fu_74/reg_169_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_74/ap_CS_fsm_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_74/reg_169_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.481ns (22.316%)  route 1.674ns (77.684%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.672     0.672    grp_int_57_div9_fu_74/ap_clk
    SLICE_X11Y117        FDRE                                         r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[39]/Q
                         net (fo=9, routed)           0.599     1.540    grp_int_57_div9_fu_74/ap_CS_fsm_state40
    SLICE_X9Y121         LUT2 (Prop_lut2_I1_O)        0.053     1.593 r  grp_int_57_div9_fu_74/reg_169[3]_i_9/O
                         net (fo=1, routed)           0.469     2.062    grp_int_57_div9_fu_74/reg_169[3]_i_9_n_0
    SLICE_X12Y119        LUT6 (Prop_lut6_I3_O)        0.053     2.115 f  grp_int_57_div9_fu_74/reg_169[3]_i_6/O
                         net (fo=1, routed)           0.328     2.442    grp_int_57_div9_fu_74/reg_169[3]_i_6_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.495 f  grp_int_57_div9_fu_74/reg_169[3]_i_3/O
                         net (fo=1, routed)           0.136     2.631    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/ap_CS_fsm_reg[41]
    SLICE_X12Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.684 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/reg_169[3]_i_1/O
                         net (fo=4, routed)           0.143     2.827    grp_int_57_div9_fu_74/reg_1690
    SLICE_X13Y120        FDRE                                         r  grp_int_57_div9_fu_74/reg_169_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1049, unset)         0.638     3.138    grp_int_57_div9_fu_74/ap_clk
    SLICE_X13Y120        FDRE                                         r  grp_int_57_div9_fu_74/reg_169_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y120        FDRE (Setup_fdre_C_CE)      -0.244     2.859    grp_int_57_div9_fu_74/reg_169_reg[1]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_74/ap_CS_fsm_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_74/reg_169_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.481ns (22.316%)  route 1.674ns (77.684%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.672     0.672    grp_int_57_div9_fu_74/ap_clk
    SLICE_X11Y117        FDRE                                         r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_57_div9_fu_74/ap_CS_fsm_reg[39]/Q
                         net (fo=9, routed)           0.599     1.540    grp_int_57_div9_fu_74/ap_CS_fsm_state40
    SLICE_X9Y121         LUT2 (Prop_lut2_I1_O)        0.053     1.593 r  grp_int_57_div9_fu_74/reg_169[3]_i_9/O
                         net (fo=1, routed)           0.469     2.062    grp_int_57_div9_fu_74/reg_169[3]_i_9_n_0
    SLICE_X12Y119        LUT6 (Prop_lut6_I3_O)        0.053     2.115 f  grp_int_57_div9_fu_74/reg_169[3]_i_6/O
                         net (fo=1, routed)           0.328     2.442    grp_int_57_div9_fu_74/reg_169[3]_i_6_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.495 f  grp_int_57_div9_fu_74/reg_169[3]_i_3/O
                         net (fo=1, routed)           0.136     2.631    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/ap_CS_fsm_reg[41]
    SLICE_X12Y120        LUT6 (Prop_lut6_I0_O)        0.053     2.684 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/reg_169[3]_i_1/O
                         net (fo=4, routed)           0.143     2.827    grp_int_57_div9_fu_74/reg_1690
    SLICE_X13Y120        FDRE                                         r  grp_int_57_div9_fu_74/reg_169_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1049, unset)         0.638     3.138    grp_int_57_div9_fu_74/ap_clk
    SLICE_X13Y120        FDRE                                         r  grp_int_57_div9_fu_74/reg_169_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y120        FDRE (Setup_fdre_C_CE)      -0.244     2.859    grp_int_57_div9_fu_74/reg_169_reg[2]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  0.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 shift_V_4_reg_386_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U11/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U11_dout_array_loop_r_0/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.302%)  route 0.154ns (60.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.283     0.283    ap_clk
    SLICE_X19Y121        FDRE                                         r  shift_V_4_reg_386_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  shift_V_4_reg_386_reg[3]/Q
                         net (fo=1, routed)           0.154     0.538    operator_double_dcud_U11/shift_V_4_reg_386_reg[3]
    SLICE_X18Y120        SRL16E                                       r  operator_double_dcud_U11/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U11_dout_array_loop_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.298     0.298    operator_double_dcud_U11/ap_clk
    SLICE_X18Y120        SRL16E                                       r  operator_double_dcud_U11/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U11_dout_array_loop_r_0/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X18Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    operator_double_dcud_U11/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U11_dout_array_loop_r_0
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 grp_int_57_div9_fu_74/q_chunk_V_7_reg_684_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_74/ap_return_preg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.792%)  route 0.076ns (37.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.283     0.283    grp_int_57_div9_fu_74/ap_clk
    SLICE_X3Y119         FDRE                                         r  grp_int_57_div9_fu_74/q_chunk_V_7_reg_684_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_int_57_div9_fu_74/q_chunk_V_7_reg_684_reg[1]/Q
                         net (fo=3, routed)           0.076     0.459    grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/q_chunk_V_7_reg_684[1]
    SLICE_X2Y119         LUT6 (Prop_lut6_I0_O)        0.028     0.487 r  grp_int_57_div9_fu_74/grp_lut_div9_chunk_fu_142/ap_return_preg[41]_i_1/O
                         net (fo=1, routed)           0.000     0.487    grp_int_57_div9_fu_74/grp_int_57_div9_fu_74_ap_return[41]
    SLICE_X2Y119         FDRE                                         r  grp_int_57_div9_fu_74/ap_return_preg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.298     0.298    grp_int_57_div9_fu_74/ap_clk
    SLICE_X2Y119         FDRE                                         r  grp_int_57_div9_fu_74/ap_return_preg_reg[41]/C
                         clock pessimism              0.000     0.298    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.087     0.385    grp_int_57_div9_fu_74/ap_return_preg_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U10/dout_array_loop[2].dout_array_reg[2][41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U10/dout_array_loop[3].dout_array_reg[3][41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.906%)  route 0.053ns (29.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.283     0.283    operator_double_dbkb_U10/ap_clk
    SLICE_X0Y116         FDRE                                         r  operator_double_dbkb_U10/dout_array_loop[2].dout_array_reg[2][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U10/dout_array_loop[2].dout_array_reg[2][41]/Q
                         net (fo=1, routed)           0.053     0.436    operator_double_dcud_U11/dout_array_loop[2].dout_array_reg[2]_6[37]
    SLICE_X1Y116         LUT3 (Prop_lut3_I2_O)        0.028     0.464 r  operator_double_dcud_U11/dout_array_loop[3].dout_array[3][41]_i_1/O
                         net (fo=1, routed)           0.000     0.464    operator_double_dbkb_U10/dout_array_loop[2].din1_cast_array_reg[2][6]_10
    SLICE_X1Y116         FDRE                                         r  operator_double_dbkb_U10/dout_array_loop[3].dout_array_reg[3][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.298     0.298    operator_double_dbkb_U10/ap_clk
    SLICE_X1Y116         FDRE                                         r  operator_double_dbkb_U10/dout_array_loop[3].dout_array_reg[3][41]/C
                         clock pessimism              0.000     0.298    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.061     0.359    operator_double_dbkb_U10/dout_array_loop[3].dout_array_reg[3][41]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U10/dout_array_reg[0][35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U10/dout_array_loop[1].dout_array_reg[1][35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.283     0.283    operator_double_dbkb_U10/ap_clk
    SLICE_X19Y117        FDRE                                         r  operator_double_dbkb_U10/dout_array_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y117        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U10/dout_array_reg[0][35]/Q
                         net (fo=1, routed)           0.081     0.465    operator_double_dbkb_U10/dout_array_reg[0]_0[35]
    SLICE_X18Y117        LUT2 (Prop_lut2_I0_O)        0.028     0.493 r  operator_double_dbkb_U10/dout_array_loop[1].dout_array[1][35]_i_1/O
                         net (fo=1, routed)           0.000     0.493    operator_double_dbkb_U10/dout_array_loop[1].dout_array[1][35]_i_1_n_0
    SLICE_X18Y117        FDRE                                         r  operator_double_dbkb_U10/dout_array_loop[1].dout_array_reg[1][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.298     0.298    operator_double_dbkb_U10/ap_clk
    SLICE_X18Y117        FDRE                                         r  operator_double_dbkb_U10/dout_array_loop[1].dout_array_reg[1][35]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y117        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U10/dout_array_loop[1].dout_array_reg[1][35]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 r_V_1_reg_422_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_427_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.283     0.283    ap_clk
    SLICE_X13Y107        FDRE                                         r  r_V_1_reg_422_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_1_reg_422_reg[12]/Q
                         net (fo=1, routed)           0.081     0.465    r_V_1_reg_422[12]
    SLICE_X12Y107        LUT3 (Prop_lut3_I2_O)        0.028     0.493 r  xf_V_7_reg_427[12]_i_1/O
                         net (fo=1, routed)           0.000     0.493    xf_V_7_fu_283_p3[12]
    SLICE_X12Y107        FDRE                                         r  xf_V_7_reg_427_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.298     0.298    ap_clk
    SLICE_X12Y107        FDRE                                         r  xf_V_7_reg_427_reg[12]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y107        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_7_reg_427_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 r_V_reg_417_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_427_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.283     0.283    ap_clk
    SLICE_X15Y108        FDRE                                         r  r_V_reg_417_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_reg_417_reg[14]/Q
                         net (fo=1, routed)           0.081     0.465    r_V_reg_417[14]
    SLICE_X14Y108        LUT3 (Prop_lut3_I0_O)        0.028     0.493 r  xf_V_7_reg_427[14]_i_1/O
                         net (fo=1, routed)           0.000     0.493    xf_V_7_fu_283_p3[14]
    SLICE_X14Y108        FDRE                                         r  xf_V_7_reg_427_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.298     0.298    ap_clk
    SLICE_X14Y108        FDRE                                         r  xf_V_7_reg_427_reg[14]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_7_reg_427_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 operator_double_dcud_U11/dout_array_loop[4].dout_array_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U11/dout_array_loop[5].dout_array_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.441%)  route 0.087ns (40.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.283     0.283    operator_double_dcud_U11/ap_clk
    SLICE_X17Y108        FDRE                                         r  operator_double_dcud_U11/dout_array_loop[4].dout_array_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y108        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dcud_U11/dout_array_loop[4].dout_array_reg[4][7]/Q
                         net (fo=4, routed)           0.087     0.471    operator_double_dcud_U11/dout_array_loop[4].dout_array_reg[4]_6[7]
    SLICE_X16Y108        LUT6 (Prop_lut6_I0_O)        0.028     0.499 r  operator_double_dcud_U11/dout_array_loop[5].dout_array[5][19]_i_1/O
                         net (fo=1, routed)           0.000     0.499    operator_double_dcud_U11/dout_array_loop[5].dout_array[5][19]_i_1_n_0
    SLICE_X16Y108        FDRE                                         r  operator_double_dcud_U11/dout_array_loop[5].dout_array_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.298     0.298    operator_double_dcud_U11/ap_clk
    SLICE_X16Y108        FDRE                                         r  operator_double_dcud_U11/dout_array_loop[5].dout_array_reg[5][19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y108        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dcud_U11/dout_array_loop[5].dout_array_reg[5][19]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U10/dout_array_loop[4].dout_array_reg[4][46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U10/dout_array_loop[5].dout_array_reg[5][38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.188%)  route 0.088ns (40.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.283     0.283    operator_double_dbkb_U10/ap_clk
    SLICE_X15Y112        FDRE                                         r  operator_double_dbkb_U10/dout_array_loop[4].dout_array_reg[4][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U10/dout_array_loop[4].dout_array_reg[4][46]/Q
                         net (fo=4, routed)           0.088     0.472    operator_double_dbkb_U10/dout_array_loop[4].dout_array_reg[4]_1[46]
    SLICE_X14Y112        LUT6 (Prop_lut6_I3_O)        0.028     0.500 r  operator_double_dbkb_U10/dout_array_loop[5].dout_array[5][38]_i_1/O
                         net (fo=1, routed)           0.000     0.500    operator_double_dbkb_U10/dout_array_loop[5].dout_array[5][38]_i_1_n_0
    SLICE_X14Y112        FDRE                                         r  operator_double_dbkb_U10/dout_array_loop[5].dout_array_reg[5][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.298     0.298    operator_double_dbkb_U10/ap_clk
    SLICE_X14Y112        FDRE                                         r  operator_double_dbkb_U10/dout_array_loop[5].dout_array_reg[5][38]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y112        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U10/dout_array_loop[5].dout_array_reg[5][38]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 r_V_1_reg_422_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_427_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.146ns (74.006%)  route 0.051ns (25.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.283     0.283    ap_clk
    SLICE_X6Y107         FDRE                                         r  r_V_1_reg_422_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  r_V_1_reg_422_reg[4]/Q
                         net (fo=1, routed)           0.051     0.453    r_V_1_reg_422[4]
    SLICE_X7Y107         LUT3 (Prop_lut3_I2_O)        0.028     0.481 r  xf_V_7_reg_427[4]_i_1/O
                         net (fo=1, routed)           0.000     0.481    xf_V_7_fu_283_p3[4]
    SLICE_X7Y107         FDRE                                         r  xf_V_7_reg_427_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.298     0.298    ap_clk
    SLICE_X7Y107         FDRE                                         r  xf_V_7_reg_427_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X7Y107         FDRE (Hold_fdre_C_D)         0.061     0.359    xf_V_7_reg_427_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 r_V_1_reg_422_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_427_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.146ns (74.006%)  route 0.051ns (25.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.283     0.283    ap_clk
    SLICE_X8Y107         FDRE                                         r  r_V_1_reg_422_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  r_V_1_reg_422_reg[7]/Q
                         net (fo=1, routed)           0.051     0.453    r_V_1_reg_422[7]
    SLICE_X9Y107         LUT3 (Prop_lut3_I2_O)        0.028     0.481 r  xf_V_7_reg_427[7]_i_1/O
                         net (fo=1, routed)           0.000     0.481    xf_V_7_fu_283_p3[7]
    SLICE_X9Y107         FDRE                                         r  xf_V_7_reg_427_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1049, unset)         0.298     0.298    ap_clk
    SLICE_X9Y107         FDRE                                         r  xf_V_7_reg_427_reg[7]/C
                         clock pessimism              0.000     0.298    
    SLICE_X9Y107         FDRE (Hold_fdre_C_D)         0.061     0.359    xf_V_7_reg_427_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X15Y120  ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X14Y122  ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X14Y121  ap_CS_fsm_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X14Y121  ap_CS_fsm_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X11Y121  grp_int_57_div9_fu_74/d_chunk_V_11_reg_554_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X6Y120   operator_double_dbkb_U10/dout_array_reg[0][38]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X10Y124  operator_double_dbkb_U10/dout_array_reg[0][39]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X3Y120   operator_double_dbkb_U10/dout_array_reg[0][40]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X0Y116   operator_double_dbkb_U10/dout_array_reg[0][41]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X11Y122  operator_double_dbkb_U10/dout_array_reg[0][42]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dcud_U11_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dcud_U11_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X22Y119  operator_double_dcud_U11/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dcud_U11_dout_array_loop_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X22Y119  operator_double_dcud_U11/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dcud_U11_dout_array_loop_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dcud_U11_dout_array_loop_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U11_dout_array_loop_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dcud_U11_dout_array_loop_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dcud_U11_dout_array_loop_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X22Y119  operator_double_dcud_U11/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dcud_U11_dout_array_loop_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X22Y119  operator_double_dcud_U11/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dcud_U11_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dcud_U11_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dcud_U11_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X22Y119  operator_double_dcud_U11/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dcud_U11_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X22Y119  operator_double_dcud_U11/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dcud_U11_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dcud_U11_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U11_dout_array_loop_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dcud_U11_dout_array_loop_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y120  operator_double_dcud_U11/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dcud_U11_dout_array_loop_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X22Y119  operator_double_dcud_U11/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dcud_U11_dout_array_loop_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X22Y119  operator_double_dcud_U11/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dcud_U11_dout_array_loop_r/CLK



