{"vcs1":{"timestamp_begin":1682328945.247662101, "rt":0.88, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1682328946.160311778, "rt":1.29, "ut":0.20, "st":0.29}}
{"link":{"timestamp_begin":1682328947.473517038, "rt":2.07, "ut":0.07, "st":1.72}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682328944.952385653}
{"VCS_COMP_START_TIME": 1682328944.952385653}
{"VCS_COMP_END_TIME": 1682328950.146021662}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339932}}
{"stitch_vcselab": {"peak_mem": 238984}}
