// Seed: 2374904914
module module_0 (
    output uwire id_0,
    input wor id_1,
    input wand id_2,
    input tri0 id_3,
    output tri id_4,
    input wand id_5,
    output tri1 id_6,
    output uwire id_7,
    input tri0 id_8,
    output tri id_9,
    input wor id_10,
    input supply1 id_11,
    input uwire id_12
    , id_14
);
  assign id_4 = id_14 ? id_3 : 1;
  wire id_15 = 1;
  wire id_16;
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  wire id_3,
    output tri0 id_4,
    input  tri  id_5,
    output wand id_6,
    input  wand id_7
    , id_9
);
  wire id_10;
  module_0(
      id_6, id_5, id_1, id_1, id_4, id_5, id_6, id_4, id_1, id_6, id_1, id_2, id_2
  );
  wire id_11;
endmodule : id_12
