# devoir4-1227
## Processor Conception
Implementation of a single cycle mips datapath with added custom instructions using vhdl code and modelsim to simulate the processor.
