$date
	Tue Oct 21 00:05:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module siso_tb $end
$var wire 1 ! serial_out $end
$var reg 1 " Rst $end
$var reg 1 # clk $end
$var reg 1 $ serial_in $end
$scope module dut $end
$var wire 1 " Rst $end
$var wire 1 # clk $end
$var wire 1 $ serial_in $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 1 ' D $end
$var reg 1 ! serial_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
1"
0!
$end
#5
1#
#10
0#
#12
0"
#15
1#
#20
0#
#22
1$
#25
1'
1#
#30
0#
#32
0$
#35
0'
1&
1#
#40
0#
#42
1$
#45
1'
0&
1%
1#
#50
0#
#55
1&
0%
1!
1#
#60
0#
#65
1%
0!
1#
#70
0#
#75
1!
1#
#80
0#
#82
