# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_10.srcs/sources_1/new/clock_divider.v" \
"../../../../lab_10.srcs/sources_1/new/lab_10.v" \
"../../../../lab_10.srcs/sources_1/new/pixel_gen.v" \
"../../../../lab_10.srcs/sources_1/new/top.v" \
"../../../../lab_10.srcs/sources_1/new/v_counter.v" \
"../../../../lab_10.srcs/sources_1/new/vga_sync.v" \
"../../../../lab_10.srcs/sim_1/new/test_hcount.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
