// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _towerMerge_top_HH_
#define _towerMerge_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "stitchInPhi.h"

namespace ap_rtl {

struct towerMerge_top : public sc_module {
    // Port declarations 46
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > link_out_0_TREADY;
    sc_in< sc_logic > link_out_1_TREADY;
    sc_in< sc_logic > link_out_2_TREADY;
    sc_in< sc_logic > link_out_3_TREADY;
    sc_in< sc_lv<576> > link_in_0_TDATA;
    sc_in< sc_logic > link_in_0_TVALID;
    sc_out< sc_logic > link_in_0_TREADY;
    sc_in< sc_lv<576> > link_in_1_TDATA;
    sc_in< sc_logic > link_in_1_TVALID;
    sc_out< sc_logic > link_in_1_TREADY;
    sc_in< sc_lv<576> > link_in_2_TDATA;
    sc_in< sc_logic > link_in_2_TVALID;
    sc_out< sc_logic > link_in_2_TREADY;
    sc_in< sc_lv<576> > link_in_3_TDATA;
    sc_in< sc_logic > link_in_3_TVALID;
    sc_out< sc_logic > link_in_3_TREADY;
    sc_in< sc_lv<8> > link_in_0_TUSER;
    sc_in< sc_lv<8> > link_in_1_TUSER;
    sc_in< sc_lv<8> > link_in_2_TUSER;
    sc_in< sc_lv<8> > link_in_3_TUSER;
    sc_in< sc_lv<1> > link_in_0_TLAST;
    sc_in< sc_lv<1> > link_in_1_TLAST;
    sc_in< sc_lv<1> > link_in_2_TLAST;
    sc_in< sc_lv<1> > link_in_3_TLAST;
    sc_out< sc_lv<576> > link_out_0_TDATA;
    sc_out< sc_logic > link_out_0_TVALID;
    sc_out< sc_lv<576> > link_out_1_TDATA;
    sc_out< sc_logic > link_out_1_TVALID;
    sc_out< sc_lv<576> > link_out_2_TDATA;
    sc_out< sc_logic > link_out_2_TVALID;
    sc_out< sc_lv<576> > link_out_3_TDATA;
    sc_out< sc_logic > link_out_3_TVALID;
    sc_out< sc_lv<8> > link_out_0_TUSER;
    sc_out< sc_lv<8> > link_out_1_TUSER;
    sc_out< sc_lv<8> > link_out_2_TUSER;
    sc_out< sc_lv<8> > link_out_3_TUSER;
    sc_out< sc_lv<1> > link_out_0_TLAST;
    sc_out< sc_lv<1> > link_out_1_TLAST;
    sc_out< sc_lv<1> > link_out_2_TLAST;
    sc_out< sc_lv<1> > link_out_3_TLAST;


    // Module declarations
    towerMerge_top(sc_module_name name);
    SC_HAS_PROCESS(towerMerge_top);

    ~towerMerge_top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    stitchInPhi* call_ret_stitchInPhi_fu_250;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > link_in_1_V_data_V_0_vld_out;
    sc_signal< sc_logic > link_in_2_V_data_V_0_vld_out;
    sc_signal< sc_logic > link_in_0_V_data_V_0_vld_out;
    sc_signal< sc_logic > link_in_3_V_data_V_0_vld_out;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_logic > link_out_0_V_data_V_1_ack_in;
    sc_signal< sc_logic > link_out_1_V_data_V_1_ack_in;
    sc_signal< sc_logic > link_out_2_V_data_V_1_ack_in;
    sc_signal< sc_logic > link_out_3_V_data_V_1_ack_in;
    sc_signal< bool > ap_block_state1_io;
    sc_signal< sc_logic > link_out_0_V_data_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_0_V_data_V_1_state;
    sc_signal< sc_logic > link_out_1_V_data_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_1_V_data_V_1_state;
    sc_signal< sc_logic > link_out_2_V_data_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_2_V_data_V_1_state;
    sc_signal< sc_logic > link_out_3_V_data_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_3_V_data_V_1_state;
    sc_signal< sc_logic > link_out_0_V_user_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_0_V_user_V_1_state;
    sc_signal< sc_logic > link_out_1_V_user_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_1_V_user_V_1_state;
    sc_signal< sc_logic > link_out_2_V_user_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_2_V_user_V_1_state;
    sc_signal< sc_logic > link_out_3_V_user_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_3_V_user_V_1_state;
    sc_signal< sc_logic > link_out_0_V_last_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_0_V_last_V_1_state;
    sc_signal< sc_logic > link_out_1_V_last_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_1_V_last_V_1_state;
    sc_signal< sc_logic > link_out_2_V_last_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_2_V_last_V_1_state;
    sc_signal< sc_logic > link_out_3_V_last_V_1_ack_out;
    sc_signal< sc_lv<2> > link_out_3_V_last_V_1_state;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state2_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<576> > link_in_0_V_data_V_0_data_out;
    sc_signal< sc_logic > link_in_0_V_data_V_0_vld_in;
    sc_signal< sc_logic > link_in_0_V_data_V_0_ack_in;
    sc_signal< sc_logic > link_in_0_V_data_V_0_ack_out;
    sc_signal< sc_lv<576> > link_in_0_V_data_V_0_payload_A;
    sc_signal< sc_lv<576> > link_in_0_V_data_V_0_payload_B;
    sc_signal< sc_logic > link_in_0_V_data_V_0_sel_rd;
    sc_signal< sc_logic > link_in_0_V_data_V_0_sel_wr;
    sc_signal< sc_logic > link_in_0_V_data_V_0_sel;
    sc_signal< sc_logic > link_in_0_V_data_V_0_load_A;
    sc_signal< sc_logic > link_in_0_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > link_in_0_V_data_V_0_state;
    sc_signal< sc_logic > link_in_0_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<576> > link_in_1_V_data_V_0_data_out;
    sc_signal< sc_logic > link_in_1_V_data_V_0_vld_in;
    sc_signal< sc_logic > link_in_1_V_data_V_0_ack_in;
    sc_signal< sc_logic > link_in_1_V_data_V_0_ack_out;
    sc_signal< sc_lv<576> > link_in_1_V_data_V_0_payload_A;
    sc_signal< sc_lv<576> > link_in_1_V_data_V_0_payload_B;
    sc_signal< sc_logic > link_in_1_V_data_V_0_sel_rd;
    sc_signal< sc_logic > link_in_1_V_data_V_0_sel_wr;
    sc_signal< sc_logic > link_in_1_V_data_V_0_sel;
    sc_signal< sc_logic > link_in_1_V_data_V_0_load_A;
    sc_signal< sc_logic > link_in_1_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > link_in_1_V_data_V_0_state;
    sc_signal< sc_logic > link_in_1_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<576> > link_in_2_V_data_V_0_data_out;
    sc_signal< sc_logic > link_in_2_V_data_V_0_vld_in;
    sc_signal< sc_logic > link_in_2_V_data_V_0_ack_in;
    sc_signal< sc_logic > link_in_2_V_data_V_0_ack_out;
    sc_signal< sc_lv<576> > link_in_2_V_data_V_0_payload_A;
    sc_signal< sc_lv<576> > link_in_2_V_data_V_0_payload_B;
    sc_signal< sc_logic > link_in_2_V_data_V_0_sel_rd;
    sc_signal< sc_logic > link_in_2_V_data_V_0_sel_wr;
    sc_signal< sc_logic > link_in_2_V_data_V_0_sel;
    sc_signal< sc_logic > link_in_2_V_data_V_0_load_A;
    sc_signal< sc_logic > link_in_2_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > link_in_2_V_data_V_0_state;
    sc_signal< sc_logic > link_in_2_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<576> > link_in_3_V_data_V_0_data_out;
    sc_signal< sc_logic > link_in_3_V_data_V_0_vld_in;
    sc_signal< sc_logic > link_in_3_V_data_V_0_ack_in;
    sc_signal< sc_logic > link_in_3_V_data_V_0_ack_out;
    sc_signal< sc_lv<576> > link_in_3_V_data_V_0_payload_A;
    sc_signal< sc_lv<576> > link_in_3_V_data_V_0_payload_B;
    sc_signal< sc_logic > link_in_3_V_data_V_0_sel_rd;
    sc_signal< sc_logic > link_in_3_V_data_V_0_sel_wr;
    sc_signal< sc_logic > link_in_3_V_data_V_0_sel;
    sc_signal< sc_logic > link_in_3_V_data_V_0_load_A;
    sc_signal< sc_logic > link_in_3_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > link_in_3_V_data_V_0_state;
    sc_signal< sc_logic > link_in_3_V_data_V_0_state_cmp_full;
    sc_signal< sc_logic > link_in_0_V_last_V_0_vld_in;
    sc_signal< sc_logic > link_in_0_V_last_V_0_ack_out;
    sc_signal< sc_lv<2> > link_in_0_V_last_V_0_state;
    sc_signal< sc_logic > link_in_1_V_last_V_0_vld_in;
    sc_signal< sc_logic > link_in_1_V_last_V_0_ack_out;
    sc_signal< sc_lv<2> > link_in_1_V_last_V_0_state;
    sc_signal< sc_logic > link_in_2_V_last_V_0_vld_in;
    sc_signal< sc_logic > link_in_2_V_last_V_0_ack_out;
    sc_signal< sc_lv<2> > link_in_2_V_last_V_0_state;
    sc_signal< sc_logic > link_in_3_V_last_V_0_vld_in;
    sc_signal< sc_logic > link_in_3_V_last_V_0_ack_out;
    sc_signal< sc_lv<2> > link_in_3_V_last_V_0_state;
    sc_signal< sc_lv<576> > link_out_0_V_data_V_1_data_out;
    sc_signal< sc_logic > link_out_0_V_data_V_1_vld_in;
    sc_signal< sc_logic > link_out_0_V_data_V_1_vld_out;
    sc_signal< sc_lv<576> > link_out_0_V_data_V_1_payload_A;
    sc_signal< sc_lv<576> > link_out_0_V_data_V_1_payload_B;
    sc_signal< sc_logic > link_out_0_V_data_V_1_sel_rd;
    sc_signal< sc_logic > link_out_0_V_data_V_1_sel_wr;
    sc_signal< sc_logic > link_out_0_V_data_V_1_sel;
    sc_signal< sc_logic > link_out_0_V_data_V_1_load_A;
    sc_signal< sc_logic > link_out_0_V_data_V_1_load_B;
    sc_signal< sc_logic > link_out_0_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<576> > link_out_1_V_data_V_1_data_out;
    sc_signal< sc_logic > link_out_1_V_data_V_1_vld_in;
    sc_signal< sc_logic > link_out_1_V_data_V_1_vld_out;
    sc_signal< sc_lv<576> > link_out_1_V_data_V_1_payload_A;
    sc_signal< sc_lv<576> > link_out_1_V_data_V_1_payload_B;
    sc_signal< sc_logic > link_out_1_V_data_V_1_sel_rd;
    sc_signal< sc_logic > link_out_1_V_data_V_1_sel_wr;
    sc_signal< sc_logic > link_out_1_V_data_V_1_sel;
    sc_signal< sc_logic > link_out_1_V_data_V_1_load_A;
    sc_signal< sc_logic > link_out_1_V_data_V_1_load_B;
    sc_signal< sc_logic > link_out_1_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<576> > link_out_2_V_data_V_1_data_out;
    sc_signal< sc_logic > link_out_2_V_data_V_1_vld_in;
    sc_signal< sc_logic > link_out_2_V_data_V_1_vld_out;
    sc_signal< sc_lv<576> > link_out_2_V_data_V_1_payload_A;
    sc_signal< sc_lv<576> > link_out_2_V_data_V_1_payload_B;
    sc_signal< sc_logic > link_out_2_V_data_V_1_sel_rd;
    sc_signal< sc_logic > link_out_2_V_data_V_1_sel_wr;
    sc_signal< sc_logic > link_out_2_V_data_V_1_sel;
    sc_signal< sc_logic > link_out_2_V_data_V_1_load_A;
    sc_signal< sc_logic > link_out_2_V_data_V_1_load_B;
    sc_signal< sc_logic > link_out_2_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<576> > link_out_3_V_data_V_1_data_out;
    sc_signal< sc_logic > link_out_3_V_data_V_1_vld_in;
    sc_signal< sc_logic > link_out_3_V_data_V_1_vld_out;
    sc_signal< sc_lv<576> > link_out_3_V_data_V_1_payload_A;
    sc_signal< sc_lv<576> > link_out_3_V_data_V_1_payload_B;
    sc_signal< sc_logic > link_out_3_V_data_V_1_sel_rd;
    sc_signal< sc_logic > link_out_3_V_data_V_1_sel_wr;
    sc_signal< sc_logic > link_out_3_V_data_V_1_sel;
    sc_signal< sc_logic > link_out_3_V_data_V_1_load_A;
    sc_signal< sc_logic > link_out_3_V_data_V_1_load_B;
    sc_signal< sc_logic > link_out_3_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > link_out_0_V_user_V_1_data_out;
    sc_signal< sc_logic > link_out_0_V_user_V_1_vld_in;
    sc_signal< sc_logic > link_out_0_V_user_V_1_vld_out;
    sc_signal< sc_logic > link_out_0_V_user_V_1_sel_rd;
    sc_signal< sc_logic > link_out_0_V_user_V_1_sel;
    sc_signal< sc_lv<8> > link_out_1_V_user_V_1_data_out;
    sc_signal< sc_logic > link_out_1_V_user_V_1_vld_in;
    sc_signal< sc_logic > link_out_1_V_user_V_1_vld_out;
    sc_signal< sc_logic > link_out_1_V_user_V_1_sel_rd;
    sc_signal< sc_logic > link_out_1_V_user_V_1_sel;
    sc_signal< sc_lv<8> > link_out_2_V_user_V_1_data_out;
    sc_signal< sc_logic > link_out_2_V_user_V_1_vld_in;
    sc_signal< sc_logic > link_out_2_V_user_V_1_vld_out;
    sc_signal< sc_logic > link_out_2_V_user_V_1_sel_rd;
    sc_signal< sc_logic > link_out_2_V_user_V_1_sel;
    sc_signal< sc_lv<8> > link_out_3_V_user_V_1_data_out;
    sc_signal< sc_logic > link_out_3_V_user_V_1_vld_in;
    sc_signal< sc_logic > link_out_3_V_user_V_1_vld_out;
    sc_signal< sc_logic > link_out_3_V_user_V_1_sel_rd;
    sc_signal< sc_logic > link_out_3_V_user_V_1_sel;
    sc_signal< sc_lv<1> > link_out_0_V_last_V_1_data_out;
    sc_signal< sc_logic > link_out_0_V_last_V_1_vld_in;
    sc_signal< sc_logic > link_out_0_V_last_V_1_vld_out;
    sc_signal< sc_logic > link_out_0_V_last_V_1_sel_rd;
    sc_signal< sc_logic > link_out_0_V_last_V_1_sel;
    sc_signal< sc_lv<1> > link_out_1_V_last_V_1_data_out;
    sc_signal< sc_logic > link_out_1_V_last_V_1_vld_in;
    sc_signal< sc_logic > link_out_1_V_last_V_1_vld_out;
    sc_signal< sc_logic > link_out_1_V_last_V_1_sel_rd;
    sc_signal< sc_logic > link_out_1_V_last_V_1_sel;
    sc_signal< sc_lv<1> > link_out_2_V_last_V_1_data_out;
    sc_signal< sc_logic > link_out_2_V_last_V_1_vld_in;
    sc_signal< sc_logic > link_out_2_V_last_V_1_vld_out;
    sc_signal< sc_logic > link_out_2_V_last_V_1_sel_rd;
    sc_signal< sc_logic > link_out_2_V_last_V_1_sel;
    sc_signal< sc_lv<1> > link_out_3_V_last_V_1_data_out;
    sc_signal< sc_logic > link_out_3_V_last_V_1_vld_in;
    sc_signal< sc_logic > link_out_3_V_last_V_1_vld_out;
    sc_signal< sc_logic > link_out_3_V_last_V_1_sel_rd;
    sc_signal< sc_logic > link_out_3_V_last_V_1_sel;
    sc_signal< sc_logic > link_in_0_TDATA_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > link_in_1_TDATA_blk_n;
    sc_signal< sc_logic > link_in_2_TDATA_blk_n;
    sc_signal< sc_logic > link_in_3_TDATA_blk_n;
    sc_signal< sc_logic > link_out_0_TDATA_blk_n;
    sc_signal< sc_logic > link_out_1_TDATA_blk_n;
    sc_signal< sc_logic > link_out_2_TDATA_blk_n;
    sc_signal< sc_logic > link_out_3_TDATA_blk_n;
    sc_signal< sc_lv<576> > tmp_data_V_4_fu_837_p5;
    sc_signal< sc_lv<576> > tmp_data_V_5_fu_888_p5;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > call_ret_stitchInPhi_fu_250_ap_ready;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read1;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read2;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read3;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read4;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read5;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read6;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read7;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read8;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read9;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read10;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read11;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read12;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read13;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read14;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read15;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read16;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read17;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read18;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read19;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read20;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read21;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read22;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read23;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read24;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read25;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read26;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read27;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read28;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read29;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read30;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read31;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read32;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_p_read33;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_0;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_1;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_2;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_3;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_4;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_5;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_6;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_7;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_8;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_9;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_10;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_11;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_12;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_13;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_14;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_15;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_16;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_17;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_18;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_19;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_20;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_21;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_22;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_23;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_24;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_25;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_26;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_27;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_28;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_29;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_30;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_31;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_32;
    sc_signal< sc_lv<32> > call_ret_stitchInPhi_fu_250_ap_return_33;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<544> > tmp_fu_799_p18;
    sc_signal< sc_lv<544> > tmp_1_fu_850_p18;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<32> ap_const_lv32_21F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_io();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_io();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_call_ret_stitchInPhi_fu_250_p_read();
    void thread_call_ret_stitchInPhi_fu_250_p_read1();
    void thread_call_ret_stitchInPhi_fu_250_p_read10();
    void thread_call_ret_stitchInPhi_fu_250_p_read11();
    void thread_call_ret_stitchInPhi_fu_250_p_read12();
    void thread_call_ret_stitchInPhi_fu_250_p_read13();
    void thread_call_ret_stitchInPhi_fu_250_p_read14();
    void thread_call_ret_stitchInPhi_fu_250_p_read15();
    void thread_call_ret_stitchInPhi_fu_250_p_read16();
    void thread_call_ret_stitchInPhi_fu_250_p_read17();
    void thread_call_ret_stitchInPhi_fu_250_p_read18();
    void thread_call_ret_stitchInPhi_fu_250_p_read19();
    void thread_call_ret_stitchInPhi_fu_250_p_read2();
    void thread_call_ret_stitchInPhi_fu_250_p_read20();
    void thread_call_ret_stitchInPhi_fu_250_p_read21();
    void thread_call_ret_stitchInPhi_fu_250_p_read22();
    void thread_call_ret_stitchInPhi_fu_250_p_read23();
    void thread_call_ret_stitchInPhi_fu_250_p_read24();
    void thread_call_ret_stitchInPhi_fu_250_p_read25();
    void thread_call_ret_stitchInPhi_fu_250_p_read26();
    void thread_call_ret_stitchInPhi_fu_250_p_read27();
    void thread_call_ret_stitchInPhi_fu_250_p_read28();
    void thread_call_ret_stitchInPhi_fu_250_p_read29();
    void thread_call_ret_stitchInPhi_fu_250_p_read3();
    void thread_call_ret_stitchInPhi_fu_250_p_read30();
    void thread_call_ret_stitchInPhi_fu_250_p_read31();
    void thread_call_ret_stitchInPhi_fu_250_p_read32();
    void thread_call_ret_stitchInPhi_fu_250_p_read33();
    void thread_call_ret_stitchInPhi_fu_250_p_read4();
    void thread_call_ret_stitchInPhi_fu_250_p_read5();
    void thread_call_ret_stitchInPhi_fu_250_p_read6();
    void thread_call_ret_stitchInPhi_fu_250_p_read7();
    void thread_call_ret_stitchInPhi_fu_250_p_read8();
    void thread_call_ret_stitchInPhi_fu_250_p_read9();
    void thread_link_in_0_TDATA_blk_n();
    void thread_link_in_0_TREADY();
    void thread_link_in_0_V_data_V_0_ack_in();
    void thread_link_in_0_V_data_V_0_ack_out();
    void thread_link_in_0_V_data_V_0_data_out();
    void thread_link_in_0_V_data_V_0_load_A();
    void thread_link_in_0_V_data_V_0_load_B();
    void thread_link_in_0_V_data_V_0_sel();
    void thread_link_in_0_V_data_V_0_state_cmp_full();
    void thread_link_in_0_V_data_V_0_vld_in();
    void thread_link_in_0_V_data_V_0_vld_out();
    void thread_link_in_0_V_last_V_0_ack_out();
    void thread_link_in_0_V_last_V_0_vld_in();
    void thread_link_in_1_TDATA_blk_n();
    void thread_link_in_1_TREADY();
    void thread_link_in_1_V_data_V_0_ack_in();
    void thread_link_in_1_V_data_V_0_ack_out();
    void thread_link_in_1_V_data_V_0_data_out();
    void thread_link_in_1_V_data_V_0_load_A();
    void thread_link_in_1_V_data_V_0_load_B();
    void thread_link_in_1_V_data_V_0_sel();
    void thread_link_in_1_V_data_V_0_state_cmp_full();
    void thread_link_in_1_V_data_V_0_vld_in();
    void thread_link_in_1_V_data_V_0_vld_out();
    void thread_link_in_1_V_last_V_0_ack_out();
    void thread_link_in_1_V_last_V_0_vld_in();
    void thread_link_in_2_TDATA_blk_n();
    void thread_link_in_2_TREADY();
    void thread_link_in_2_V_data_V_0_ack_in();
    void thread_link_in_2_V_data_V_0_ack_out();
    void thread_link_in_2_V_data_V_0_data_out();
    void thread_link_in_2_V_data_V_0_load_A();
    void thread_link_in_2_V_data_V_0_load_B();
    void thread_link_in_2_V_data_V_0_sel();
    void thread_link_in_2_V_data_V_0_state_cmp_full();
    void thread_link_in_2_V_data_V_0_vld_in();
    void thread_link_in_2_V_data_V_0_vld_out();
    void thread_link_in_2_V_last_V_0_ack_out();
    void thread_link_in_2_V_last_V_0_vld_in();
    void thread_link_in_3_TDATA_blk_n();
    void thread_link_in_3_TREADY();
    void thread_link_in_3_V_data_V_0_ack_in();
    void thread_link_in_3_V_data_V_0_ack_out();
    void thread_link_in_3_V_data_V_0_data_out();
    void thread_link_in_3_V_data_V_0_load_A();
    void thread_link_in_3_V_data_V_0_load_B();
    void thread_link_in_3_V_data_V_0_sel();
    void thread_link_in_3_V_data_V_0_state_cmp_full();
    void thread_link_in_3_V_data_V_0_vld_in();
    void thread_link_in_3_V_data_V_0_vld_out();
    void thread_link_in_3_V_last_V_0_ack_out();
    void thread_link_in_3_V_last_V_0_vld_in();
    void thread_link_out_0_TDATA();
    void thread_link_out_0_TDATA_blk_n();
    void thread_link_out_0_TLAST();
    void thread_link_out_0_TUSER();
    void thread_link_out_0_TVALID();
    void thread_link_out_0_V_data_V_1_ack_in();
    void thread_link_out_0_V_data_V_1_ack_out();
    void thread_link_out_0_V_data_V_1_data_out();
    void thread_link_out_0_V_data_V_1_load_A();
    void thread_link_out_0_V_data_V_1_load_B();
    void thread_link_out_0_V_data_V_1_sel();
    void thread_link_out_0_V_data_V_1_state_cmp_full();
    void thread_link_out_0_V_data_V_1_vld_in();
    void thread_link_out_0_V_data_V_1_vld_out();
    void thread_link_out_0_V_last_V_1_ack_out();
    void thread_link_out_0_V_last_V_1_data_out();
    void thread_link_out_0_V_last_V_1_sel();
    void thread_link_out_0_V_last_V_1_vld_in();
    void thread_link_out_0_V_last_V_1_vld_out();
    void thread_link_out_0_V_user_V_1_ack_out();
    void thread_link_out_0_V_user_V_1_data_out();
    void thread_link_out_0_V_user_V_1_sel();
    void thread_link_out_0_V_user_V_1_vld_in();
    void thread_link_out_0_V_user_V_1_vld_out();
    void thread_link_out_1_TDATA();
    void thread_link_out_1_TDATA_blk_n();
    void thread_link_out_1_TLAST();
    void thread_link_out_1_TUSER();
    void thread_link_out_1_TVALID();
    void thread_link_out_1_V_data_V_1_ack_in();
    void thread_link_out_1_V_data_V_1_ack_out();
    void thread_link_out_1_V_data_V_1_data_out();
    void thread_link_out_1_V_data_V_1_load_A();
    void thread_link_out_1_V_data_V_1_load_B();
    void thread_link_out_1_V_data_V_1_sel();
    void thread_link_out_1_V_data_V_1_state_cmp_full();
    void thread_link_out_1_V_data_V_1_vld_in();
    void thread_link_out_1_V_data_V_1_vld_out();
    void thread_link_out_1_V_last_V_1_ack_out();
    void thread_link_out_1_V_last_V_1_data_out();
    void thread_link_out_1_V_last_V_1_sel();
    void thread_link_out_1_V_last_V_1_vld_in();
    void thread_link_out_1_V_last_V_1_vld_out();
    void thread_link_out_1_V_user_V_1_ack_out();
    void thread_link_out_1_V_user_V_1_data_out();
    void thread_link_out_1_V_user_V_1_sel();
    void thread_link_out_1_V_user_V_1_vld_in();
    void thread_link_out_1_V_user_V_1_vld_out();
    void thread_link_out_2_TDATA();
    void thread_link_out_2_TDATA_blk_n();
    void thread_link_out_2_TLAST();
    void thread_link_out_2_TUSER();
    void thread_link_out_2_TVALID();
    void thread_link_out_2_V_data_V_1_ack_in();
    void thread_link_out_2_V_data_V_1_ack_out();
    void thread_link_out_2_V_data_V_1_data_out();
    void thread_link_out_2_V_data_V_1_load_A();
    void thread_link_out_2_V_data_V_1_load_B();
    void thread_link_out_2_V_data_V_1_sel();
    void thread_link_out_2_V_data_V_1_state_cmp_full();
    void thread_link_out_2_V_data_V_1_vld_in();
    void thread_link_out_2_V_data_V_1_vld_out();
    void thread_link_out_2_V_last_V_1_ack_out();
    void thread_link_out_2_V_last_V_1_data_out();
    void thread_link_out_2_V_last_V_1_sel();
    void thread_link_out_2_V_last_V_1_vld_in();
    void thread_link_out_2_V_last_V_1_vld_out();
    void thread_link_out_2_V_user_V_1_ack_out();
    void thread_link_out_2_V_user_V_1_data_out();
    void thread_link_out_2_V_user_V_1_sel();
    void thread_link_out_2_V_user_V_1_vld_in();
    void thread_link_out_2_V_user_V_1_vld_out();
    void thread_link_out_3_TDATA();
    void thread_link_out_3_TDATA_blk_n();
    void thread_link_out_3_TLAST();
    void thread_link_out_3_TUSER();
    void thread_link_out_3_TVALID();
    void thread_link_out_3_V_data_V_1_ack_in();
    void thread_link_out_3_V_data_V_1_ack_out();
    void thread_link_out_3_V_data_V_1_data_out();
    void thread_link_out_3_V_data_V_1_load_A();
    void thread_link_out_3_V_data_V_1_load_B();
    void thread_link_out_3_V_data_V_1_sel();
    void thread_link_out_3_V_data_V_1_state_cmp_full();
    void thread_link_out_3_V_data_V_1_vld_in();
    void thread_link_out_3_V_data_V_1_vld_out();
    void thread_link_out_3_V_last_V_1_ack_out();
    void thread_link_out_3_V_last_V_1_data_out();
    void thread_link_out_3_V_last_V_1_sel();
    void thread_link_out_3_V_last_V_1_vld_in();
    void thread_link_out_3_V_last_V_1_vld_out();
    void thread_link_out_3_V_user_V_1_ack_out();
    void thread_link_out_3_V_user_V_1_data_out();
    void thread_link_out_3_V_user_V_1_sel();
    void thread_link_out_3_V_user_V_1_vld_in();
    void thread_link_out_3_V_user_V_1_vld_out();
    void thread_tmp_1_fu_850_p18();
    void thread_tmp_data_V_4_fu_837_p5();
    void thread_tmp_data_V_5_fu_888_p5();
    void thread_tmp_fu_799_p18();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
