0.6
2018.3
Dec  7 2018
00:33:28
D:/Pranay/VLSI/practice/practice_solutions/d_latch/d_ff_tb.v,1729784533,verilog,,,,d_ff_tb,,,,,,,,
D:/Pranay/VLSI/practice/practice_solutions/d_latch/d_latch.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Pranay/VLSI/practice/practice_solutions/d_latch/d_latch.v,1729784408,verilog,,D:/Pranay/VLSI/practice/practice_solutions/d_latch/d_ff_tb.v,,d_latch,,,,,,,,
