<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1565" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1565{left:69px;bottom:68px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t2_1565{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1565{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1565{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1565{left:70px;bottom:1083px;letter-spacing:0.19px;word-spacing:0.01px;}
#t6_1565{left:360px;bottom:714px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1565{left:70px;bottom:626px;letter-spacing:0.13px;}
#t8_1565{left:70px;bottom:601px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t9_1565{left:70px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_1565{left:70px;bottom:562px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tb_1565{left:70px;bottom:545px;letter-spacing:-0.19px;word-spacing:-0.39px;}
#tc_1565{left:70px;bottom:520px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_1565{left:70px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_1565{left:70px;bottom:481px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tf_1565{left:70px;bottom:458px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tg_1565{left:70px;bottom:433px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#th_1565{left:70px;bottom:410px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ti_1565{left:70px;bottom:387px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_1565{left:70px;bottom:348px;letter-spacing:0.13px;}
#tk_1565{left:70px;bottom:323px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tl_1565{left:91px;bottom:305px;letter-spacing:-0.11px;}
#tm_1565{left:91px;bottom:287px;letter-spacing:-0.11px;}
#tn_1565{left:91px;bottom:268px;letter-spacing:-0.11px;}
#to_1565{left:91px;bottom:250px;letter-spacing:-0.1px;}
#tp_1565{left:91px;bottom:232px;letter-spacing:-0.12px;}
#tq_1565{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tr_1565{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#ts_1565{left:394px;bottom:1065px;letter-spacing:-0.14px;}
#tt_1565{left:394px;bottom:1050px;letter-spacing:-0.18px;}
#tu_1565{left:432px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tv_1565{left:432px;bottom:1050px;letter-spacing:-0.14px;}
#tw_1565{left:432px;bottom:1034px;letter-spacing:-0.13px;}
#tx_1565{left:505px;bottom:1065px;letter-spacing:-0.12px;}
#ty_1565{left:505px;bottom:1050px;letter-spacing:-0.12px;}
#tz_1565{left:505px;bottom:1034px;letter-spacing:-0.12px;}
#t10_1565{left:577px;bottom:1065px;letter-spacing:-0.13px;}
#t11_1565{left:75px;bottom:1011px;letter-spacing:-0.12px;}
#t12_1565{left:143px;bottom:1018px;}
#t13_1565{left:75px;bottom:990px;letter-spacing:-0.14px;}
#t14_1565{left:71px;bottom:828px;letter-spacing:-0.14px;}
#t15_1565{left:70px;bottom:809px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t16_1565{left:646px;bottom:816px;}
#t17_1565{left:660px;bottom:809px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t18_1565{left:85px;bottom:792px;letter-spacing:-0.12px;}
#t19_1565{left:85px;bottom:775px;letter-spacing:-0.11px;}
#t1a_1565{left:213px;bottom:782px;}
#t1b_1565{left:228px;bottom:775px;letter-spacing:-0.12px;}
#t1c_1565{left:394px;bottom:1011px;letter-spacing:-0.19px;}
#t1d_1565{left:432px;bottom:1011px;letter-spacing:-0.13px;}
#t1e_1565{left:505px;bottom:1011px;letter-spacing:-0.14px;}
#t1f_1565{left:577px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_1565{left:577px;bottom:995px;letter-spacing:-0.11px;}
#t1h_1565{left:75px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_1565{left:75px;bottom:946px;letter-spacing:-0.14px;}
#t1j_1565{left:394px;bottom:967px;letter-spacing:-0.18px;}
#t1k_1565{left:432px;bottom:967px;letter-spacing:-0.11px;}
#t1l_1565{left:505px;bottom:967px;letter-spacing:-0.15px;}
#t1m_1565{left:577px;bottom:967px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_1565{left:577px;bottom:950px;letter-spacing:-0.11px;}
#t1o_1565{left:75px;bottom:923px;letter-spacing:-0.12px;}
#t1p_1565{left:75px;bottom:901px;letter-spacing:-0.15px;}
#t1q_1565{left:394px;bottom:923px;letter-spacing:-0.17px;}
#t1r_1565{left:432px;bottom:923px;letter-spacing:-0.14px;}
#t1s_1565{left:505px;bottom:923px;letter-spacing:-0.18px;}
#t1t_1565{left:577px;bottom:923px;letter-spacing:-0.13px;}
#t1u_1565{left:577px;bottom:906px;letter-spacing:-0.1px;}
#t1v_1565{left:75px;bottom:878px;letter-spacing:-0.12px;}
#t1w_1565{left:75px;bottom:857px;letter-spacing:-0.15px;}
#t1x_1565{left:394px;bottom:878px;letter-spacing:-0.17px;}
#t1y_1565{left:432px;bottom:878px;letter-spacing:-0.17px;}
#t1z_1565{left:505px;bottom:878px;letter-spacing:-0.17px;}
#t20_1565{left:577px;bottom:878px;letter-spacing:-0.12px;}
#t21_1565{left:577px;bottom:862px;letter-spacing:-0.1px;}
#t22_1565{left:85px;bottom:693px;letter-spacing:-0.14px;}
#t23_1565{left:194px;bottom:693px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t24_1565{left:373px;bottom:693px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t25_1565{left:549px;bottom:693px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t26_1565{left:726px;bottom:693px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t27_1565{left:95px;bottom:668px;letter-spacing:-0.2px;}
#t28_1565{left:183px;bottom:668px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t29_1565{left:364px;bottom:668px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2a_1565{left:570px;bottom:668px;letter-spacing:-0.12px;}
#t2b_1565{left:747px;bottom:668px;letter-spacing:-0.12px;}

.s1_1565{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1565{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1565{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1565{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1565{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1565{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1565{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1565{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_1565{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_1565{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1565" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1565Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1565" style="-webkit-user-select: none;"><object width="935" height="1210" data="1565/1565.svg" type="image/svg+xml" id="pdf1565" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1565" class="t s1_1565">PMOVMSKB—Move Byte Mask </span>
<span id="t2_1565" class="t s2_1565">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1565" class="t s1_1565">Vol. 2B </span><span id="t4_1565" class="t s1_1565">4-345 </span>
<span id="t5_1565" class="t s3_1565">PMOVMSKB—Move Byte Mask </span>
<span id="t6_1565" class="t s4_1565">Instruction Operand Encoding </span>
<span id="t7_1565" class="t s4_1565">Description </span>
<span id="t8_1565" class="t s5_1565">Creates a mask made up of the most significant bit of each byte of the source operand (second operand) and stores </span>
<span id="t9_1565" class="t s5_1565">the result in the low byte or word of the destination operand (first operand). </span>
<span id="ta_1565" class="t s5_1565">The byte mask is 8 bits for 64-bit source operand, 16 bits for 128-bit source operand and 32 bits for 256-bit source </span>
<span id="tb_1565" class="t s5_1565">operand. The destination operand is a general-purpose register. </span>
<span id="tc_1565" class="t s5_1565">In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R </span>
<span id="td_1565" class="t s5_1565">prefix. The default operand size is 64-bit in 64-bit mode. </span>
<span id="te_1565" class="t s5_1565">Legacy SSE version: The source operand is an MMX technology register. </span>
<span id="tf_1565" class="t s5_1565">128-bit Legacy SSE version: The source operand is an XMM register. </span>
<span id="tg_1565" class="t s5_1565">VEX.128 encoded version: The source operand is an XMM register. </span>
<span id="th_1565" class="t s5_1565">VEX.256 encoded version: The source operand is a YMM register. </span>
<span id="ti_1565" class="t s5_1565">Note: VEX.vvvv is reserved and must be 1111b. </span>
<span id="tj_1565" class="t s4_1565">Operation </span>
<span id="tk_1565" class="t s6_1565">PMOVMSKB (With 64-bit Source Operand and r32) </span>
<span id="tl_1565" class="t s7_1565">r32[0] := SRC[7]; </span>
<span id="tm_1565" class="t s7_1565">r32[1] := SRC[15]; </span>
<span id="tn_1565" class="t s7_1565">(* Repeat operation for bytes 2 through 6 *) </span>
<span id="to_1565" class="t s7_1565">r32[7] := SRC[63]; </span>
<span id="tp_1565" class="t s7_1565">r32[31:8] := ZERO_FILL; </span>
<span id="tq_1565" class="t s6_1565">Opcode/ </span>
<span id="tr_1565" class="t s6_1565">Instruction </span>
<span id="ts_1565" class="t s6_1565">Op/ </span>
<span id="tt_1565" class="t s6_1565">En </span>
<span id="tu_1565" class="t s6_1565">64/32 bit </span>
<span id="tv_1565" class="t s6_1565">Mode </span>
<span id="tw_1565" class="t s6_1565">Support </span>
<span id="tx_1565" class="t s6_1565">CPUID </span>
<span id="ty_1565" class="t s6_1565">Feature </span>
<span id="tz_1565" class="t s6_1565">Flag </span>
<span id="t10_1565" class="t s6_1565">Description </span>
<span id="t11_1565" class="t s7_1565">NP 0F D7 /r </span>
<span id="t12_1565" class="t s8_1565">1 </span>
<span id="t13_1565" class="t s7_1565">PMOVMSKB reg, mm </span>
<span id="t14_1565" class="t s9_1565">NOTES: </span>
<span id="t15_1565" class="t s7_1565">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t16_1565" class="t sa_1565">® </span>
<span id="t17_1565" class="t s7_1565">64 and IA-32 Architectures Soft- </span>
<span id="t18_1565" class="t s7_1565">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="t19_1565" class="t s7_1565">Registers,” in the Intel </span>
<span id="t1a_1565" class="t sa_1565">® </span>
<span id="t1b_1565" class="t s7_1565">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t1c_1565" class="t s7_1565">RM </span><span id="t1d_1565" class="t s7_1565">V/V </span><span id="t1e_1565" class="t s7_1565">SSE </span><span id="t1f_1565" class="t s7_1565">Move a byte mask of mm to reg. The upper </span>
<span id="t1g_1565" class="t s7_1565">bits of r32 or r64 are zeroed </span>
<span id="t1h_1565" class="t s7_1565">66 0F D7 /r </span>
<span id="t1i_1565" class="t s7_1565">PMOVMSKB reg, xmm </span>
<span id="t1j_1565" class="t s7_1565">RM </span><span id="t1k_1565" class="t s7_1565">V/V </span><span id="t1l_1565" class="t s7_1565">SSE2 </span><span id="t1m_1565" class="t s7_1565">Move a byte mask of xmm to reg. The upper </span>
<span id="t1n_1565" class="t s7_1565">bits of r32 or r64 are zeroed </span>
<span id="t1o_1565" class="t s7_1565">VEX.128.66.0F.WIG D7 /r </span>
<span id="t1p_1565" class="t s7_1565">VPMOVMSKB reg, xmm1 </span>
<span id="t1q_1565" class="t s7_1565">RM </span><span id="t1r_1565" class="t s7_1565">V/V </span><span id="t1s_1565" class="t s7_1565">AVX </span><span id="t1t_1565" class="t s7_1565">Move a byte mask of xmm1 to reg. The upper </span>
<span id="t1u_1565" class="t s7_1565">bits of r32 or r64 are filled with zeros. </span>
<span id="t1v_1565" class="t s7_1565">VEX.256.66.0F.WIG D7 /r </span>
<span id="t1w_1565" class="t s7_1565">VPMOVMSKB reg, ymm1 </span>
<span id="t1x_1565" class="t s7_1565">RM </span><span id="t1y_1565" class="t s7_1565">V/V </span><span id="t1z_1565" class="t s7_1565">AVX2 </span><span id="t20_1565" class="t s7_1565">Move a 32-bit mask of ymm1 to reg. The </span>
<span id="t21_1565" class="t s7_1565">upper bits of r64 are filled with zeros. </span>
<span id="t22_1565" class="t s6_1565">Op/En </span><span id="t23_1565" class="t s6_1565">Operand 1 </span><span id="t24_1565" class="t s6_1565">Operand 2 </span><span id="t25_1565" class="t s6_1565">Operand 3 </span><span id="t26_1565" class="t s6_1565">Operand 4 </span>
<span id="t27_1565" class="t s7_1565">RM </span><span id="t28_1565" class="t s7_1565">ModRM:reg (w) </span><span id="t29_1565" class="t s7_1565">ModRM:r/m (r) </span><span id="t2a_1565" class="t s7_1565">N/A </span><span id="t2b_1565" class="t s7_1565">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
