EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 9
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 5300 5300 1000 1500
U 5DC83261
F0 "SDRAM" 50
F1 "sdram.sch" 50
F2 "SDRAM_BA[1..0]" I L 5300 6300 50 
F3 "SDRAM_A[12..0]" I L 5300 6400 50 
F4 "SDRAM_DM[1..0]" I L 5300 6600 50 
F5 "SDRAM_CS0" I L 5300 5700 50 
F6 "SDRAM_CKE" I L 5300 5500 50 
F7 "SDRAM_CLK" I L 5300 5600 50 
F8 "SDRAM_WE" I L 5300 6100 50 
F9 "SDRAM_CAS" I L 5300 5900 50 
F10 "SDRAM_RAS" I L 5300 6000 50 
F11 "SDRAM_CS1" I L 5300 5800 50 
F12 "SDRAM_D[15..0]" I L 5300 6500 50 
$EndSheet
$Sheet
S 3000 1600 1800 6550
U 5D0408DF
F0 "MCU" 50
F1 "mcu.sch" 50
F2 "LCD_CLK" O L 3000 1900 50 
F3 "LCD_EN" O L 3000 2000 50 
F4 "LCD_HSYNC" O L 3000 2100 50 
F5 "LCD_VSYNC" O L 3000 2200 50 
F6 "CSI_HSYNC" I R 4800 2300 50 
F7 "CSI_PCLK" I R 4800 2100 50 
F8 "CSI_VSYNC" I R 4800 2400 50 
F9 "SD_CLK" O L 3000 3200 50 
F10 "SD_CMD" O L 3000 3300 50 
F11 "QSPI_SCK" O L 3000 3900 50 
F12 "QSPI_SS_B" O L 3000 4000 50 
F13 "LCD_PWM" O L 3000 2300 50 
F14 "I2C_SDA" B L 3000 4600 50 
F15 "I2C_SCL" O L 3000 4700 50 
F16 "USB_DN" B L 3000 5800 50 
F17 "USB_DP" B L 3000 5700 50 
F18 "USB_VBUS" I L 3000 5900 50 
F19 "SD_D[3..0]" B L 3000 3400 50 
F20 "QSPI_D[3..0]" B L 3000 4100 50 
F21 "BOOT0" I R 4800 7400 50 
F22 "BOOT1" I R 4800 7500 50 
F23 "JTAG_MOD" I R 4800 6700 50 
F24 "JTAG_TCK" I R 4800 6800 50 
F25 "JTAG_TDI" I R 4800 6900 50 
F26 "JTAG_TDO" O R 4800 7000 50 
F27 "JTAG_TMS" B R 4800 7100 50 
F28 "JTAG_TRSTB" I R 4800 7200 50 
F29 "SD_VSELECT" O L 3000 3100 50 
F30 "SD_WP" O L 3000 3500 50 
F31 "SD_CD_B" O L 3000 3600 50 
F32 "UART_RX" I L 3000 6850 50 
F33 "UART_TX" O L 3000 6950 50 
F34 "SPI_SCK" O R 4800 2800 50 
F35 "SPI_MOSI" O R 4800 2900 50 
F36 "SPI_CS" O R 4800 3000 50 
F37 "LCD_D[0..17]" O L 3000 1800 50 
F38 "CSI_D[0..13]" I R 4800 2200 50 
F39 "SDRAM_CKE" O R 4800 5500 50 
F40 "SDRAM_CLK" O R 4800 5600 50 
F41 "SDRAM_CS0" O R 4800 5700 50 
F42 "SDRAM_RAS" O R 4800 6000 50 
F43 "SDRAM_WE" O R 4800 6100 50 
F44 "SDRAM_D[15..0]" B R 4800 6500 50 
F45 "PMIC_ON_REQ" O L 3000 5300 50 
F46 "PMIC_STBY_REQ" O L 3000 5400 50 
F47 "SDRAM_A[12..0]" O R 4800 6400 50 
F48 "SDRAM_CAS" O R 4800 5900 50 
F49 "SDRAM_DM[1..0]" O R 4800 6600 50 
F50 "SDRAM_BA[1..0]" O R 4800 6300 50 
F51 "SDRAM_CS1" O R 4800 5800 50 
$EndSheet
$Sheet
S 6800 4400 1000 700 
U 5F5596FF
F0 "vsub" 50
F1 "vsub.sch" 50
F2 "VAB_ADJ" I L 6800 4900 50 
F3 "VAB_EN" I L 6800 4800 50 
F4 "STROBE_AB" I L 6800 4600 50 
F5 "VSUB" O R 7800 4700 50 
F6 "SUBCK" I L 6800 4700 50 
$EndSheet
$Sheet
S 6800 1600 1000 1500
U 5FAA94D1
F0 "hdriver" 50
F1 "hdriver.sch" 50
F2 "RR_AFE" I L 6800 2900 50 
F3 "H1BINR_AFE" I L 6800 2800 50 
F4 "H2BR_AFE" I L 6800 2400 50 
F5 "H2_AFE" I L 6800 2000 50 
F6 "H1BINL_AFE" I L 6800 1900 50 
F7 "RL_AFE" I L 6800 1800 50 
F8 "H1_AFE" I L 6800 2100 50 
F9 "H1BR_AFE" I L 6800 2600 50 
F10 "RR" O R 7800 2900 50 
F11 "RL" O R 7800 1800 50 
F12 "H1BINR" O R 7800 2800 50 
F13 "H2BR" O R 7800 2400 50 
F14 "H1BR" O R 7800 2600 50 
F15 "H1SR" O R 7800 2500 50 
F16 "H2SR" O R 7800 2700 50 
F17 "H2SL" O R 7800 2000 50 
F18 "H1SL" O R 7800 2100 50 
F19 "H1BL" O R 7800 2200 50 
F20 "H2BL" O R 7800 2300 50 
F21 "H1BINL" O R 7800 1900 50 
$EndSheet
$Sheet
S 6800 3400 1000 700 
U 5F8E5255
F0 "vdriver" 50
F1 "vdriver.sch" 50
F2 "V2_3rd_AFE" I L 6800 3800 50 
F3 "V2" O R 7800 3700 50 
F4 "V1_AFE" I L 6800 3600 50 
F5 "V1" O R 7800 3600 50 
F6 "FDG_CD_AFE" I L 6800 3900 50 
F7 "FDG" O R 7800 3900 50 
F8 "V2_AFE" I L 6800 3700 50 
$EndSheet
$Sheet
S 8300 1600 1000 3500
U 5F4D8A66
F0 "ccd" 50
F1 "ccd.sch" 50
F2 "RL" I L 8300 1800 50 
F3 "H1BINL" I L 8300 1900 50 
F4 "H2SL" I L 8300 2000 50 
F5 "H1SL" I L 8300 2100 50 
F6 "H1BL" I L 8300 2200 50 
F7 "H2BL" I L 8300 2300 50 
F8 "H2BR" I L 8300 2400 50 
F9 "H1SR" I L 8300 2500 50 
F10 "H2SR" I L 8300 2700 50 
F11 "H1BINR" I L 8300 2800 50 
F12 "RR" I L 8300 2900 50 
F13 "H1BR" I L 8300 2600 50 
F14 "FDG" I L 8300 3900 50 
F15 "VSUB" I L 8300 4700 50 
F16 "V1" I L 8300 3600 50 
F17 "V2" I L 8300 3700 50 
F18 "VOUTL" O R 9300 2600 50 
F19 "VOUTR" O R 9300 2700 50 
$EndSheet
Wire Wire Line
	7800 1800 8300 1800
Wire Wire Line
	7800 1900 8300 1900
Wire Wire Line
	7800 2000 8300 2000
Wire Wire Line
	7800 2100 8300 2100
Wire Wire Line
	7800 2200 8300 2200
Wire Wire Line
	7800 2300 8300 2300
Wire Wire Line
	7800 2400 8300 2400
Wire Wire Line
	7800 2500 8300 2500
Wire Wire Line
	7800 2600 8300 2600
Wire Wire Line
	7800 2700 8300 2700
Wire Wire Line
	7800 2800 8300 2800
Wire Wire Line
	7800 2900 8300 2900
Wire Wire Line
	7800 3600 8300 3600
Wire Wire Line
	7800 3700 8300 3700
Wire Wire Line
	7800 3900 8300 3900
Wire Wire Line
	7800 4700 8300 4700
Wire Wire Line
	6300 1800 6800 1800
Wire Wire Line
	6300 1900 6800 1900
Wire Wire Line
	6300 2000 6800 2000
Wire Wire Line
	6300 2100 6800 2100
Wire Wire Line
	6300 2400 6800 2400
Wire Wire Line
	6300 2600 6800 2600
Wire Wire Line
	6300 2800 6800 2800
Wire Wire Line
	6300 2900 6800 2900
Wire Wire Line
	6300 3600 6800 3600
Wire Wire Line
	6300 3700 6800 3700
Wire Wire Line
	6300 3800 6800 3800
Wire Wire Line
	6300 3900 6800 3900
Wire Wire Line
	6300 4100 6600 4100
Wire Wire Line
	6600 4100 6600 4600
Wire Wire Line
	6600 4600 6800 4600
Wire Wire Line
	6800 4700 6500 4700
Wire Wire Line
	6500 4700 6500 4200
Wire Wire Line
	6500 4200 6300 4200
$Sheet
S 5300 1600 1000 2800
U 5D0B94DA
F0 "afe" 50
F1 "afe.sch" 50
F2 "CSI_PCLK" O L 5300 2100 50 
F3 "CSI_HSYNC" O L 5300 2300 50 
F4 "CSI_VSYNC" O L 5300 2400 50 
F5 "AFE_SYNC" I L 5300 2600 50 
F6 "AFE_RST" I L 5300 2700 50 
F7 "AFE_SCK" I L 5300 2800 50 
F8 "AFE_SDATA" I L 5300 2900 50 
F9 "AFE_SL" I L 5300 3000 50 
F10 "CSI_D[0..13]" O L 5300 2200 50 
F11 "CCDIN_A" I L 5300 1800 50 
F12 "AFE_RG_A" O R 6300 1800 50 
F13 "AFE_H1_A" O R 6300 2100 50 
F14 "AFE_H2_A" O R 6300 2000 50 
F15 "AFE_HL_A" O R 6300 1900 50 
F16 "AFE_RG_B" O R 6300 2900 50 
F17 "AFE_H1_B" O R 6300 2600 50 
F18 "AFE_H2_B" O R 6300 2400 50 
F19 "AFE_HL_B" O R 6300 2800 50 
F20 "AFE_SUBCK" O R 6300 4200 50 
F21 "AFE_V1" O R 6300 3600 50 
F22 "AFE_V2" O R 6300 3700 50 
F23 "AFE_V2_3rd" O R 6300 3800 50 
F24 "CCDIN_B" I L 5300 1900 50 
F25 "AFE_FDG" O R 6300 3900 50 
F26 "GPO1_STROBE" O R 6300 4100 50 
$EndSheet
Wire Wire Line
	4800 5500 5300 5500
Wire Wire Line
	4800 5600 5300 5600
Wire Wire Line
	4800 5700 5300 5700
Wire Wire Line
	4800 5800 5300 5800
Wire Wire Line
	4800 5900 5300 5900
Wire Wire Line
	4800 6000 5300 6000
Wire Wire Line
	4800 6100 5300 6100
Wire Bus Line
	4800 6300 5300 6300
Wire Bus Line
	4800 6400 5300 6400
Wire Bus Line
	4800 6500 5300 6500
Wire Bus Line
	4800 6600 5300 6600
Wire Wire Line
	4800 2100 5300 2100
Wire Wire Line
	5300 2300 4800 2300
Wire Wire Line
	4800 2400 5300 2400
Wire Bus Line
	5300 2200 4800 2200
Wire Wire Line
	4800 2800 5300 2800
Wire Wire Line
	4800 2900 5300 2900
Wire Wire Line
	4800 3000 5300 3000
Wire Wire Line
	9300 2600 9600 2600
Wire Wire Line
	9600 1400 5100 1400
Wire Wire Line
	5100 1400 5100 1800
Wire Wire Line
	5100 1800 5300 1800
Wire Wire Line
	9600 2600 9600 1400
Wire Wire Line
	9300 2700 9700 2700
Wire Wire Line
	9700 2700 9700 1300
Wire Wire Line
	9700 1300 5000 1300
Wire Wire Line
	5000 1300 5000 1900
Wire Wire Line
	5000 1900 5300 1900
$Sheet
S 1400 1600 1000 2600
U 5FE3519F
F0 "lcd" 50
F1 "lcd.sch" 50
$EndSheet
$EndSCHEMATC
