read_verilog ../top_div_by_zery.v
proc
 sat -ignore_div_by_zero middle
