[connectivity]
sp=sbl4_1_opt_d32_accel_1.img_update_0_sm40_046_read_pipe0:DDR[0]
sp=sbl4_1_opt_d32_accel_1.sbl4_1_update_0_sm43_064_write_pipe0:DDR[1]
