<p>In Terrarum, there is only one logic component called “Signal Blocker”. It has two inputs: Collector and Gate, and whenever the collector receives a signal, it emits the signal, as long as the gate is pulled low; when the gate receives a signal, this component “blocks” it, the component emits nothing regardless of the state of the Collector.</p>
<center><img class="gallery_autoresize" src="articles/vnlogic_fourstates.png"></center>

<p>Is it possible to build a logic circuit with this?</p>

<p>As it turns out, we can.</p>

<h2>Verum-Nimply Logic</h2>

<p>Terrarum allows us to have two atoms required for this logic system.</p>

<h3>Verum (⊤)</h3>

<p>Verum is merely an “existence of the power”. In other words, it is a signal that is always high.</p>

<h3>Nimply (↛)</h3>

<p>Nimply is a logic gate modelling of the aforementioned Signal Blocker. Its truth table is as follows:</p>

<table>
<thead><td>Collector (left-hand)</td><td>Gate (right-hand)</td><td colspan="2">Emitter</td></thead>
<tr><td>0</td><td>0</td><td><img class="gallery_autoresize" src="articles/nimply_0.png"></td><td>0</td></tr>
<tr><td>0</td><td>1</td><td><img class="gallery_autoresize" src="articles/nimply_1.png"></td><td>0</td></tr>
<tr><td>1</td><td>0</td><td><img class="gallery_autoresize" src="articles/nimply_2.png"></td><td>1</td></tr>
<tr><td>1</td><td>1</td><td><img class="gallery_autoresize" src="articles/nimply_3.png"></td><td>0</td></tr>
</table>

<p>And with lots of reasoning, we can build all the logic components out of these:</p>

<h3>Falsum (⊥)</h3>

<p>Falsum is a signal that is always low, or “absence of the power”. The game also allows the “No-Connect” input, so the construction of this circuit is rarely necessary.</p>

<math display="block"><mi>⊥</mi><mo>=</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>⊤</mi><mo stretchy="false">)</mo></math>

<h3>NOT (<mo>¬</mo>)</h3>

<p>Inverter, also known as NOT gate, negates the input.</p>

<math display="block"><mo>¬</mo><mi>p</mi><mo>=</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>p</mi><mo stretchy="false">)</mo></math>

<h3>Buffer</h3>

<p>Buffer, colloquially known as <emph>diode</emph>, passes the input as-is.</p>

<math display="block"><mi>p</mi><mo>=</mo><mo stretchy="false">(</mo><mi>p</mi><mo>↛</mo><mi>⊥</mi><mo stretchy="false">)</mo></math>
<math display="block"><mi>p</mi><mo>=</mo><mo>¬</mo><mo>¬</mo><mi>p</mi><mo>=</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>p</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>

<h3>AND (·)</h3>

<p>Conjunction, also known as AND gate, outputs a signal when all of its inputs are high.</p>

<math display="block"><mi>p</mi><mo>·</mo><mi>q</mi><mo>=</mo><mo stretchy="false">(</mo><mi>p</mi><mo>↛</mo><mo>¬</mo><mi>q</mi><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo stretchy="false">(</mo><mi>p</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>

<h3>NAND (↑)</h3>

<p>NAND gate is an AND gate followed by a NOT gate.</p>

<math display="block"><mi>p</mi><mo>↑</mo><mi>q</mi><mo>=</mo><mo>¬</mo><mo stretchy="false">(</mo><mi>p</mi><mo>·</mo><mi>q</mi><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo>¬</mo><mo stretchy="false">(</mo><mi>p</mi><mo>↛</mo><mo stretchy="false">(</mo><mo>¬</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo>¬</mo><mo stretchy="false">(</mo><mi>p</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>p</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>

<h3>OR (+)</h3>

<p>Disjunction, also known as OR gate, outputs a signal when one or more of its inputs are high.</p>

<math display="block"><mi>p</mi><mo>+</mo><mi>q</mi><mo>=</mo><mo>¬</mo><mo stretchy="false">(</mo><mo>¬</mo><mi>p</mi><mo>·</mo><mo>¬</mo><mi>q</mi><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo>¬</mo><mo stretchy="false">(</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>p</mi><mo stretchy="false">)</mo><mo>·</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo>¬</mo><mo stretchy="false">(</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>p</mi><mo stretchy="false">)</mo><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo>¬</mo><mo stretchy="false">(</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>p</mi><mo stretchy="false">)</mo><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mo stretchy="false">(</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>p</mi><mo stretchy="false">)</mo><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>

<h3>NOR (↓)</h3>

<p>NOR gate is an OR gate followed by a NOT gate.</p>

<math display="block"><mi>p</mi><mo>↓</mo><mi>q</mi><mo>=</mo><mo>¬</mo><mo stretchy="false">(</mo><mi>p</mi><mo>+</mo><mi>q</mi><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo>¬</mo><mi>p</mi><mo>·</mo><mo>¬</mo><mi>q</mi></math>
<math display="block"><mo>=</mo><mo stretchy="false">(</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>p</mi><mo stretchy="false">)</mo><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo stretchy="false">(</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>p</mi><mo stretchy="false">)</mo><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo></math>

<h3>XOR (↮)</h3>

<p>XOR output a signal when then number of high inputs is odd.</p>

<math display="block"><mi>p</mi><mo>↮</mo><mi>q</mi><mo>=</mo><mo stretchy="false">(</mo><mi>p</mi><mo>+</mo><mi>q</mi><mo stretchy="false">)</mo><mo>·</mo><mo>¬</mo><mo stretchy="false">(</mo><mi>p</mi><mo>·</mo><mi>q</mi><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo stretchy="false">(</mo><mi>p</mi><mo>+</mo><mi>q</mi><mo stretchy="false">)</mo><mo>·</mo><mo stretchy="false">(</mo><mi>p</mi><mo>↑</mo><mi>q</mi><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mo stretchy="false">(</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>p</mi><mo stretchy="false">)</mo><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo><mo>·</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>p</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo stretchy="false">(</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mo stretchy="false">(</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>p</mi><mo stretchy="false">)</mo><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>p</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo><mo stretchy="false">)</mo><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>
<math display="block"><mo>=</mo><mo stretchy="false">(</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mo stretchy="false">(</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>p</mi><mo stretchy="false">)</mo><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo><mo>↛</mo><mo stretchy="false">(</mo><mi>p</mi><mo>↛</mo><mo stretchy="false">(</mo><mi>⊤</mi><mo>↛</mo><mi>q</mi><mo stretchy="false">)</mo><mo stretchy="false">)</mo><mo stretchy="false">)</mo></math>

<h3>Proof-by-Simulation</h3>

<p>The logic constructions above can be verified using the following Kotlin code:</p>

<pre>
val T = true
val F = false
infix fun Boolean.nimply(other: Boolean) = (this && !other)
fun Boolean.toInt() = if (this) 1 else 0
fun printTruthTable(fn: (Boolean, Boolean) -> Boolean) {
    println("p | q | out")
    println("--+---+----")
    for (p0 in 0..1) {
        for (q0 in 0..1) {
            val p = (p0 == 1)
            val q = (q0 == 1)
            println("${p.toInt()} | ${q.toInt()} | ${fn(p, q).toInt()}")
        }
    }
    println()
}
fun printTruthTable2(fn: (Boolean) -> Boolean) {
    println("p | out")
    println("--+----")
    for (p0 in 0..1) {
        val p = (p0 == 1)
        println("${p.toInt()} | ${fn(p).toInt()}")
    }
    println()
}
fun main() {
    println("NIMPLY")
    printTruthTable { p, q -> p nimply q }
    println("FALSUM")
    printTruthTable2 { p -> T nimply T }
    println("NOT")
    printTruthTable2 { p -> T nimply p }
    println("BUFFER")
    printTruthTable2 { p -> T nimply (T nimply p) }
    printTruthTable2 { p -> p nimply F }
    println("AND")
    printTruthTable { p, q -> p nimply (T nimply q) }
    println("NAND")
    printTruthTable { p, q -> T nimply (p nimply (T nimply q)) }
    println("OR")
    printTruthTable { p, q -> T nimply ((T nimply p) nimply q) }
    println("NOR")
    printTruthTable { p, q -> (T nimply p) nimply q }
    println("XOR")
    printTruthTable { p, q -> (T nimply ((T nimply p) nimply q)) nimply (p nimply (T nimply q)) }
}
</pre>
