.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000001000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000001100
000000000000000100
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000010000000000100
000000110000100001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000010010
000111010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
100000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000100
000011010000000001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000100010
000100000000000000
000010000000000000
000001110000000001
000000000000000110
000000000000111100
001000000000000100
000000000000100000
000000000000000010
000100000000000011
000000000000000000
000000000000000000
000010000000000100
000001010000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
001100000000000000
010000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000001
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000100000000000000
000000111000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000010
000100000000010000
000000000000000000
000000000000010001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000010000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000001010000000010
000000001000000000

.ipcon_tile 0 1
000000010000000111100011100101111100110000110010001000
000000010000000001000100000011000000110000110000000000
001000000000000111000000001111111110110000110010001000
100000000000000000100010011011100000110000110000000000
000000000000000000000111100001001110110000110000001001
000000000000000111000110011111110000110000110000000000
000000000000000111000011100001011010110000110010001000
000000000000000111000100000011010000110000110000000000
000000000000000111100000010001011000110000110010001000
000010000000010001000011101011000000110000110000000000
000000000000000111100010100101001110110000110000001000
000000000000001111100000000101100000110000110010000000
000000000000000111000010101111111110110000110000001000
000000000000000000000010100011010000110000110000000010
000000000000000101000010010101111000110000110000001000
000000001110001001000111101101010000110000110000000010

.logic_tile 1 1
000000000000000000000011100111011100101000000000000001
000010000000000111000010000101001110010000100000000000
000000000000001000000011101001011101100000010000000000
000000000000001011000011100101111011101000000000000100
000001000000000001000000001101101000110000010000000000
000000000000001111100010011001011001010000000000100000
000000000001010011100111011001011010101000000000000000
000010100000100001100111010101111010100000010000000010
000000000001011000000000000111011000101000010000000100
000000000000001111000000000101111100000100000000000000
000000000000100111100011111111001010101000000000000000
000000000001010000000111011011101110011000000000000001
000001000100001011100111001101001110101000010000000000
000000000000001111100011100001101000000000010000000100
000000000000000011100000000111111011101001000000000000
000000000000000000100000001101001010010000000000000010

.logic_tile 2 1
000000000000001000000000000101101110100000000000000000
000000000000000111000000000001111101110000010000000000
000000000000000011100111100001001101101000000000000001
000000000000000000100100000011001001010000100000000000
000000000000000001000111101011011000101001000000000001
000000000110000000000010000111001011100000000000000000
000000001000101000000011110001000000000010000010000000
000000000001011111000011100000001011000000000000000010
000000000000101011100010010111011010110000010000000001
000000000000000111000111000001001101100000000000000000
000000000000000000000000010001011011101000000010000000
000000000100000000000011110011011111010000100000000000
000000000000101000000000010101000000000000000010000000
000000000000001111000011100101100000000010000000000100
000000000110000011100000000101011100100000000000000000
000000100000000000100011111011111100110000100000100000

.logic_tile 3 1
000000000011001111000010000001011110000100000000000000
000000000100000111100100000000010000000000000000100000
000000000000000000000000000000000000000000000010000000
000000000000000000000011111001001000000010000000000000
000000000000000000000000000000001110000100000010000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000001001000000000001000000000000
000000000000000000000000001111000000000000000001000000
000000000000000000000000000001000000000000000000000000
000010000000000001000000000000101000000000010001000000
000001000000000000000000000001000000000001000000000000
000010100000000000000000000111000000000000000001000000
000000000000000000000000001000000000000000000000000000
000000000000001001000000001001001100000000100001000000
000000000000000000000000010000001100000100000000000000
000000000000000000000011000000001000000000000000100000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000000000000000001000001100000000000000000000
000000000000000000000000000001010000000100000001000000
000000000000000000000000000000011000000000000010000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000010100000000000000000000011100000000000000100000000
000001001110000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000010000000000000000000100000000
000000000000000000000011110101000000000010000000000000
001010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000111100000000011100000000000000100000000
010010000000000000000000000000000000000001000010000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001001000000000000011100000100000110000000
000000000000001011000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000110000000000000001111100000000001010001000000
000000000000000000000000000101101110000010110010000000
001000000000011111000000001000000000000000000101000110
100000000000100111100000000001000000000010000000000100
000000000000001000000110100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000001001000000101100111100000000001000000100100000000
000010001110000111100100000000001100000000000000000000
000000000000100011100110001111101101010111100010000000
000000000000000000100000001111101101001011100000000000
000001000000000001000110100101101011010000000000000000
000010000000000000100011110101111010110000000000000000
000000000000000001000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000010
000001000000000000000111111001111011000000010000000000
000010000000000011000011110111011101010000100000100000

.logic_tile 11 1
000001000000000111100010001001101111000010000000000000
000000000000010000000100000001111001000000000000000000
001000001010000101000011110101000001000001110010000000
100000001100001001100011111011001011000000110000000110
010000000000000111000010000001101000000110000010000000
110000000000000001000011101111010000000101000000000000
000000000000000111000110110011111101100000000000000000
000000001110001111000110110111101111000000000000000100
000000000100101111100011000011011010000010000000000000
000000000000010011100011111011001110000000000000000000
000000000000001000000000000101100000000000000100000001
000000000000000001000010010000000000000001000000000000
000000000000001101000111101111101011000010000000000000
000000000000000001000110010111001011000000000000000000
110000000000000001000110110111101100001001010000000000
100000000001010101000010000001101011000000000000000000

.logic_tile 12 1
000000001110000101100111100101100000000000000100000000
000001000000100000100111110000100000000001000000000000
001000000111010000000000010000000000000000100100000000
100000000000101111000011100000001011000000000000000000
010000000000000000000010010000011100000100000100000000
010000100000000000000111110000010000000000000001000000
000000001111000000000000000000000000000000000100000000
000000001100000000000010111011000000000010000010000000
000000000000000000000011110001011110010111100000000000
000000000000000000000011001101111110001011100000000100
000000000010100000000110100001100000000000000110000000
000000000000010000000000000000000000000001000000000000
000000000000100111100111000000000000000000000100000000
000000000000000000100100001011000000000010000000000000
110000000110000000000000010111011001010111100000000000
100000100000001001000010000001111110001011100000000000

.logic_tile 13 1
000000000000001111000000001001001010001000000001000000
000000000000000101100011110001011101010100000000000000
001000000000101111000111000101111100010000100100100001
100000100000000001100100000000001010000001010000000100
000000000000001101100000010011011000010111100000000000
000000100110000111000010000001111100000111010000000000
000000000000001111100000010001011110000110100000000000
000000000000000111100011110000101111001000000000000000
000000000000001000000111100111011010000110100000000000
000000100000001011000011101001001010001111110000000000
000000000110001001100000001111100001000011100000000000
000000001000001111000000000001001011000001000000000000
000000000000000011100110000000001101010100100111000000
000000000001001001100011111111011010000100000000100000
110001000110000111100000000111011011000100000100000001
100000101100000000100000000000001100001001010001000000

.logic_tile 14 1
000000001000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010001000000000000000111100000000000000000000100000001
110010000000000000000100001111000000000010000001000000
000001001000010000000000000000000000000000000000000000
000010000001110000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000100000000010000011111111010111100000000000
000000000000010000000000000001011111000111010001000000
110000001000000000000010010000000000000000000000000000
100000000000000000000110100000000000000000000000000000

.logic_tile 15 1
000000000000001000000000010000001010000100000110000000
000000000000010111000011110000000000000000000001000000
001000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000001010000000000111100000000000000000000100000000
010000000000001101000000000011000000000010000000000001
000001000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000010000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
110000000110100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000

.logic_tile 16 1
000000000000001000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001001000000100000000111011101101111000110100000000010
100000100001000000000110100101101111001111110000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001010001111000111100001011100001110000000000000
000000000001010111100000001011000000000100000000000000
000001000000000111000111101111101000000001000100100000
000010000000000000100000001001010000000111000010000000
000000001010101000000000001111100000000010100000000000
000001000000010001000000000101101101000001100000000000
000000000010000101100010100000011001010110100000000000
000000000000000000000100001111011010010110000001000000
110000000110001000000110010111000000001100110000000000
100010100000001011000011000000101100110011000000000000

.logic_tile 17 1
000000000010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001001001000000000000000000000011100000100000100000000
100010100001010000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000001100000000000000111000000
000000000000000000000000000000000000000001000000000000
001000000000000111000000000000000001000000100100000000
100010100000000000100000000000001011000000000000000100
010000000000000000000011100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000011100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001001110000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001100000100000000000000000000000000000
000010000000010000000000000000000000000000

.logic_tile 20 1
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000100100000000
000000000001000000000000000000001010000000000000100000
000000000000000000000000010000001000000100000110000000
000000100000000000000011010000010000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000100001010000000000000000000000000000000000000000

.logic_tile 21 1
000000000000100101000000010000000000000000000000000000
000000000110010000100011100000000000000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001011000000000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000100100000000
000000000000000000000011100000001000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000001000000000000000110100000
000000100010000000000000000000100000000001000000000000
000000000100000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000111100000000011000000000001000000000000
000000000000000000100000000101000000000000000000100000
000000000000000000000000000000001110010000000000000000
000000000000000000000000000000011000000000000010000000
000000000000000111100000000001000001000000000010000000
000000000000000000100000000000001101000000010000000000
000000001010000000000000000111000000000000000010000000
000000000000000000000000000001100000000001000000000000
000000000000000011100000010001000000000000100010000000
000000000000000000100011100000001101000000000000000000
000000000000000000000000000011100000000000000010000000
000000000001010000000011110001100000000001000000000000
000000000000000000000111000011000000000000000010000000
000000000000000000000100000101000000000001000000000000
000000001000000000000000000101001100000000000000000000
000000000000000000000000000000010000001000000010000000

.logic_tile 23 1
000000000000000000000010010000000001000000000000000001
000000000000000001000011111011001100000000100000000000
000000000000001000000111000011011100000000000000000000
000000000000000111000100000000100000000001000010000000
000010100010001000000000001111111100100000000000000001
000001000000000111000010010011011000110000010000000000
000000000000000000000000000111111100101000010000000000
000000000000000000000000001001001110000000100001000000
000000000000001000000000001001001110101000000000000000
000000000000001011000011110011111001100000010001000000
000001000000100000000010000001111100100001010000000000
000010100001011111000100001001001011010000000001000000
000000000000000000000000011101001000100000000000000000
000000000000000001000011000011011100111000000000000100
000000000000000111000111000111111101101000010000000100
000000000000000001000100001001101001000000100000000000

.logic_tile 24 1
000000000000000000000010000111101000101000010000000000
000000100001000000000000000011111111000100000001000000
000000000000000000000000001011001111101000010000000000
000000000000000000000000000111011010000000010001000000
000000001000000000000011101101001110101000000000000000
000000000000010001000110011101101111100100000001000000
000000000000001111100111100111101110100000010000000000
000000000000001011000110011111111110010000010010000000
000000000010001001000011101111001010101001000010000000
000000000000000011000100000101001111100000000000000000
000000000000000001000000000101001110100000010000000000
000000000000000000100000000011111110010000010001000000
000000000000001000000010000011011010100000000000000010
000000000000000011000011101111111100110000010000000000
000001000000001001000010011111011110100000000000000000
000010000000001011100111010011101110110000100000000010

.ipcon_tile 25 1
000010010000000111100111100111111000110000110000001000
000000010000000111100000001101100000110000110001000000
001000000000000111100011100101011000110000110000001000
100000000000000111000000001111000000110000110001000000
000000000000001111000011111101101000110000110000001000
000000100000001111000111111111110000110000110001000000
000000001110001111000111100101111100110000110000001000
000000000000001011000011101011110000110000110001000000
000000000000000000000010101001001010110000110010001000
000000000000000000000111110101010000110000110000000000
000000000000000000000000001011011100110000110000001000
000000000000001111000010111001100000110000110001000000
000000100000000011100000001101001110110000110000001000
000001000001001101000010110111000000110000110000000100
000000000000000101000111101001001110110000110000001000
000001000000000000100011100101000000110000110010000000

.ipcon_tile 0 2
000000000000001111000011100011001010110000110000001000
000000000000000111000011101011010000110000110000000010
001000000000000111100111100101111010110000110000001000
100000000000001001100000000111100000110000110000000010
000000000001001000000111110011101010110000110010001000
000000000000001111000011111001100000110000110000000000
000000000000000111100111101001011110110000110000001000
000000000000000111000010011101010000110000110000000100
000000000001000011000000011001011000110000110010001000
000000000000000000100011100111100000110000110000000000
000000000000000000000011001011101110110000110000001000
000000000000000001000000000101010000110000110000000010
000000100000000011000011100001011110110000110010001000
000000000000000001100100000111010000110000110000000000
000000000000000011100010101001101010110000110000001001
000000000000000000000010101001010000110000110000000000

.logic_tile 1 2
000000000000000000000000000111111101110000010000000000
000000000000000000000000000111101100010000000010000000
000000000000000000000000000101011110000000000000000000
000000000000000000000000000000100000001000000000000100
000000000001011000000011101000001100000000000000000000
000000000000011011000100000111000000000100000000000000
000000000001010111000000000111100000000000000000000000
000000000000000000100000000011000000000010000000000000
000000000000000111000000000000011110000000100010000000
000000000000000000100000000000011011000000000000000000
000000000000000111000000000000011111010000000000000000
000000000000000001000000000000001110000000000000000000
000000000000000111100000001101011111101000010000000000
000000001010000000000000000011011010000000100000000010
000000000000010001000000001000000001000000000000000000
000000000000100001100010010111001111000010000000000000

.logic_tile 2 2
000010000010000000000000000111100001000000000000000000
000001000000000000000000000000001101000001000010000000
000000000000010000000000000000011100010000000000000000
000000000000100000000000000000011110000000000000100000
000000000000000000000011100011111110000000000000000000
000000000000000000000000000000000000001000000000000001
000001000001000000000011100000011011000010000010100000
000010000000100000000000000000011100000000000000000000
000000000000000000000000000111011100000000000010000000
000000000000000000000000000000000000000001000000000000
000000100000000111000000000101000001000000000000000000
000001001010001001000011100000101100000001000001000000
000000000000000000000000000000000001000000000010000000
000000001110000001000000001101001101000000100000000000
000000001000000000000000000011111010000000000000000000
000000000000000001000000000000010000000001000000000010

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000011000001000000000000000000
000000000110000000000000000000001100000000010001000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010000001010111010000000101011110001001000110000001
000000000000110000000000000111000000001110001000000100
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000101100000001011000000000000000000000000
000000000000000000000000000011000000000001000001000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010000000100000000000000000001100000100000111000000
000001000001010000000000000000000000000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000100110000000
000100100000000000000000000000001101000000000010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000100101000000
000000000000000000000000000000001110000000000010000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010100000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000001100000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000010000000011101000011111010000000100000010
100001000001110000000000001011011001010110101010000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
000000000001000000000100000000000000000000000000000000

.logic_tile 8 2
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000010000000000110000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000100000000000000000000000000011110000110000000000000
000100001110000000000000000101010000000100000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000010000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110010000000000000000110100000000000000000000000000000
100001001000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000101011000010110000000000000000000000000000
000000000010001111000011110000000000000000000000000000
001000000000000000000000010101011001000000000000000000
100000000000000000000011000001111111000110100001000000
000001000100000101100110000111100001000001010010000000
000010000000000000100000000001101111000010110001000100
000001000000000111100000001000000000000000000000000000
000010100000001101000000000101001001000000100000000000
000010000000000000000000001011100000000001110100000001
000001000000000101000010000101101001000000111001000000
000000000000010000000111111101001100001001000100000010
000000000000100000000111011011010000001101001000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000011100011011100000100000000000000
000000001100100000000110100000010000000000000000000000

.logic_tile 10 2
000000000000000001000000001111011101010111100000000000
000001000000000000000011110011111011001011100000000000
001000000001000111000010101000000000000000000110000110
100000001110000000100100000011000000000010000001100101
000000000000001111100111000001001010000001000110000000
000000100000000111000010111111010000000111000000000001
000000000000000101000111100011000000000000100110000000
000000000000100000000000000001101100000010110000000001
000000000000001111000010101001101110000100000100000000
000000000000000001100111101111100000001100000000000100
000000001001010011100111000001000000000001000100000010
000000001110100001100100000001101101000011010000000010
000010000000000000000111100111011000001001010100000100
000000001000000111000010000011001011101001010000000000
110100000000000000000111100101101010001001010100000001
100000001110000000000100000111001010010110100000000000

.logic_tile 11 2
000001000000000000000111100000000000000000001000000000
000000000000000000000100000000001100000000000000001000
000001001011000000000000010111000001000000001000000000
000000000000100000000011000000001011000000000000000000
000000001000000011100000000101101001001100111000000000
000000001010000000100000000000101100110011000000000000
000100000000001000000000010001101001001100111010000000
000100000001011101000011000000101010110011000000000000
000001101000000101100000000101101001001100111000000100
000011101010100001000000000000101111110011000000000000
000000101110001000000000000101001000001100111000000000
000010100000000101000011110000001001110011000000000000
000010000000000001000000000101101001001100111000000100
000000000010000000100000000000101101110011000000000000
000000000000010000000010000001101000001100111000000000
000000000001110000000100000000101100110011000000000000

.logic_tile 12 2
000001000000000011100110011111011100000110100000000000
000010000000000000100010100001101110001111110001000000
001010100000001111000111110101011110000101000100000000
100000000000000111000011010101110000000110000000000001
000000000000000000000010011001000000000001000000000000
000000001110000111000110111001000000000000000001000000
000000000000010011100110101111101000000111000000000000
000000000001110000100000000001010000000010000000000000
000000000111000011100000001001000001000001100110000000
000000000001000000100011101001101111000010100000000000
000000000110001001000000001000011011000110100000000001
000000000000000111000000001001011000000000100000000000
000010100100000001000000000011001010010100100100000101
000000000001010000000010000000011101001000000000000000
110000000000000111100111001101111101000001000000000000
100000000000000000000110001111001100000001010000000000

.logic_tile 13 2
000000000000010111000111101011100001000001010000100000
000000000000000000100111100001001111000010110000000000
001000100000001011000110100011011110000110100000000000
100001101110001111100000000101001000001111110000000000
000000001000000001100010010001101111010000100100000000
000010100000001111000010110000001010101000011001000100
000000000001010111000111001101001000001001010000000000
000001000000111011100100001001011011000000000000000100
000001000000000101000000000011001001010111100000000000
000010100000000101000011101001011011001011100001000000
000000000000010101000010001000001100000110000100000000
000010000001100000000100001111010000000100001001000000
000010000110000111000000000011101111010111100000000000
000001000000000001000010101101111110000111010001000000
010010001010000101000011101111001000010111100000000000
000001000000100000000111100101011111001011100000000000

.logic_tile 14 2
000000000000000111100000000001011001000110100000000000
000000000000001001000000000000001000000000010000000000
001010000000000011100000010000011000000100000110000000
100001000001001001000011100000010000000000000000000010
110000100001010101000000010000000000000000100110000000
110000000000101101100010110000001000000000000000000100
000000001010000001100110110000000000000000000110000000
000000000110000000100010000111000000000010000000000010
000001000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000111111010010111100000100000
000000000000000000000000000101001000000111010000000000
000000000000101000000111000111000001000000000000000000
000000000001000101000111000000101110000000010000000000
110000000110000111100000000101101011000001000000000000
100000000000000000000000001101101011001001000000000000

.logic_tile 15 2
000010000000000111000010000011000000000000000111000000
000001000000000000000110110000000000000001000011000101
001010100010000101000110100000000000000000000000000000
100000000001010000000000000000000000000000000000000000
000000000000001001000111100101011000000100000101000000
000000001100000101100010100101000000001110000000000001
000010000000000001100110000000011010010000100100000000
000010100001000001100000001001001011000010100001000000
000000100000000111000000001000001000010100100100000000
000000000000000000000010111101011011000000100001000000
000000000000001101000111101111101000001001010100000001
000001000001000011100100001001011000101001010000000000
000001000000000001000000001101111100010111100000000001
000010000000000000100000001111001101001011100000000000
110000001010100001000110100111011101000110100000000000
100010101011010000100000000000001101001000000000000000

.logic_tile 16 2
000000000001100111100000000001000000000000000100000000
000000000000010000100000000000000000000001000001000010
001000000001010000000111101000000000000000000101000000
100001000000100000000100001001000000000010000001000000
110000000000100000000000000000000000000000000000000000
110000001001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011101000000000000000000000000000000000000000000000
000001100001000000000000000000000000000000000000000000
000001000000000000000000000011100000000000000110000000
000000100000000000000010000000100000000001000000000000
000000000000000000000111100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
110100000000000000000000011000000000000000000100000000
100100100000000000000011101111000000000010000000000100

.logic_tile 17 2
000000000000000000000111100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001101000100100000000000000000000000000000000101000000
100110100001010000000000000101000000000010000000000010
010000000000001000000111100000000000000000000000000000
110000000000001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000001000000000000001000000000000000100000100
000000100001011111000000000000100000000001000000000000
110000000000000000000000000000000000000000100100000000
100000000000000000000000000000001110000000000000000110

.logic_tile 18 2
000000000000001000000000000000011000000100000100000000
000000000010000001000011100000010000000000000000000001
001000000000000111100111110000000000000000000000000000
100000100000000000100111100000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000011001000100000000000000
000000000000000000000000000001001001010100100000000001
000000001111010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001011000000000000000000000000000000
000000001111000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001100101000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
110000000001100000000000000000000000000000000000000000
000000000010000000000000000001000000000000000111000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 21 2
000001000000000000000000000111100000000000000101000011
000010000000000000000000000000100000000001000001100001
001000000000000000000000000000011000000100000101000010
100000000000001001000010110000000000000000000001100011
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000101000000000010000000000000000000000000000
000010100010010001000010000000000000000000000000000000
000000001000000000000000000000011010000010000100000000
000000000000000000000011100000010000000000000000000000
000100000000000000000000000011011001000000100000000000
000100000000000000000000000000111010101000010000000100
000000000000010000000000000000011010000010000100000000
000000100000100000000000000000010000000000000000100100
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 22 2
000001000000000000000000001000011110000100000010000000
000010000000000000000000000001010000000000000000000000
000001000000101000000000000000011001010000000000000000
000000100001001111000000000000001111000000000010000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000011011110000000000000000000
000000000000100000000000000000010000001000000001000000
000000000001000000000000000000011100000000000000000000
000000000000000000000000000011000000000100000001000000
000000000000000000000000000111101100000000000000000000
000000000000000000000000000000000000000001000000000001
000000000000100000000000000000000001000000100000000000
000000000001000000000000000111001111000000000000000001
000001000000000111100011100111001100000000000000000000
000000000000000000000000000000010000001000000010000000
000001001100001000000000001000000000000000000000000000
000000100000001011000000000111001100000000100010000000
000000000000000000000000000011001110000000000010000000
000000000000011111000000000000100000000001000000000000
000000000000000000000000000011100000000000000000000100
000000000000001011000010000011000000000001000000000000

.logic_tile 24 2
000010100000101001000000000011111110000000000000000000
000000001000000011000000000000100000000001000000000000
000000000010000000000000000111101111110000010000000000
000000000000000000000000000001001011010000000000000100
000000001100000000000000000111100000000000000000000000
000000000000100000000000000000001000000000010000000000
000000000000000000000010010101100001000000000000000000
000000000000000000000011010000101110000000010000000000
000000000010000000000000000111100000000000000000000000
000000000000000000010000000001000000000010000000000010
000000000000000000000011101000000001000000000000000000
000000000000000000000000001011001110000000100000000000
000000000000000001000011101000011110000000000000000000
000001000000000000000100001101000000000010000000000000
000000000000001111100000001111011111100000010001000000
000000000010101111000010011111101011010000010000000000

.ipcon_tile 25 2
000000000000000000000011111001111100110000110010001000
000000001010000111000111110111100000110000110000000000
001000000000100011100111100111001100110000110000001000
100000000000000000100011111101100000110000110000000100
000010000001000111100111001011011100110000110010001000
000011101100100000100011100101010000110000110000000000
000000000000000111000011100101011100110000110000001000
000001000000000111000011101001100000110000110001000000
000011100000011111000000000101101110110000110000001000
000001000100100111000000000001100000110000110000000100
000000000000000111000111101101101010110000110010001000
000000000000000111000010110001100000110000110000000000
000000000001011000000111110101101110110000110000001000
000000001100101111000011101001010000110000110010000000
000000000000000111100000001001111100110000110000001000
000000000000000000000011111111110000110000110000100000

.ipcon_tile 0 3
000000000000000011000111110001111110110000110000001000
000000000000001111100011111011100000110000110000000001
000000000000000001000011100111001010110000110000001000
000000000000001111100100000011100000110000110000000010
000000000000001111100011110011101000110000110000001000
000000000100001111100011111001110000110000110000000001
000000000000001011100111000001111100110000110010001000
000000000000000011100111101101010000110000110000000000
000010000000000111100000011001011010110000110000001000
000000001000000000000011010101000000110000110000000010
000000000000000000000011111001011100110000110000001001
000000000000000001000111110001000000110000110000000000
000000100000000000000010000101101010110000110000001000
000000000000010000000000001101100000110000110000000010
000000000000000000000111101101111110110000110000001001
000000000000000011000010011111110000110000110000000000

.logic_tile 1 3
000000000000000000000010000001000000000000000000100000
000000000010000000000100000000101111000000010000000000
000000000000000000000000010000011000000100000000100000
000000000001010000000011100000011101000000000000000000
000000001111000000000111100001000000000000000000000000
000000000000000000000100000000101100000000010000100000
000000000000000000000000000000011000010000000000100000
000000000000000000000000000000011101000000000000000000
000000000000000000000010000000001100000000000000000000
000000000000001111000100001101010000000010000000000100
000000000000000000000000000000001010010000000000000000
000000001010000000000000000000011101000000000000000100
000000000000000000000111000001000000000000000000000000
000000000000000000000100000011100000000010000000000000
000000000000100000000000000111000000000000000000000000
000000000000010000000000000000101101000001000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110001000001000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000110100000000110000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100010000000010100000000000000000000000000000
000001000000100000000000000000000000000000000000000000
110000000000000000000000000101101100001100110100000001
100000000000000000000000000000110000110011000000000011

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000010000000000000001000000000000000000100000000
010000000000000000000000001101000000000010000000000001
000000001010000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000001000000100100000100
000000000000100000000000000000001100000000000000000000
000100001010000000000000000000000000000000000000000000
000100100000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000001111000000000010000000000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000010000000000000000001100000000000000111000011
000000000000000000000000000000000000000001000001000000
001001000000000101000000000000000000000000000000000000
100010100000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001000010000000011110000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000010000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 3
000000000010000000000011010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000001100000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110001000000001000000000000001100000000001110100000000
110000000000011111000000000011001001000000010001000001
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000101001000000100000110000000
000010000001000111000000000000011100101000010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001101010000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000011100110011101001000010110100000000000
000010000100000000000011011101111110000110100000000000
001000000000000011000010000000001100000100000100000000
100000000000001001000100000000010000000000000010000001
010000000010000000000011110000011000000100000100000000
010000000000000000000011100000000000000000000000000000
000001000000000000000111111011111110001000000000000000
000000100000100000000111101101111100000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000001111100011110000000000000000000000000000
000001000000100000000000010001101011101001010010000000
000000100000010000000011100001011001110110100000100000
000000000000000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000100000100000000010000000001100000100000101000000
100000000001000000000100000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000001000011000001100110000000000
000000000000001111000000001101000000110011000000000000
001000000000000001100011100101000001000000100100000000
100000000110000000000100000000001010000000000000000001
010000000001000111000111100000000001000000100000000000
110000000000010000000100000000001010000000000000000000
000000000001000101100111000011101101000110100000000000
000010100000001001110100000000101111001000000000000000
000000000000001101100010000011111000000001000010000100
000000000000000101000000000111111111000000000010000011
000000001100000000000011110000001010000000000100000001
000000000000000000000011010111000000000010000010000000
000000000000001111000111101011011110001000000010000000
000010100000000001100000001111001000101000000000000000
110000000000001101100111100011111110000100000000000000
100000000000001011000110001011100000001100000000000000

.logic_tile 10 3
000000000000000111000111101000011000000110000001100001
000000000000001111100111111011000000000010000001000100
001000000000000101000110100111011001010111100000000000
100000100000001001100010010101101110001011100000000000
010000000000001111100011110000011111000010100000000000
010000000000001101100010110011011001000110000000000000
000010101011010111100010000001000000000000000110000000
000000000000100000000000000000000000000001000000000000
000000000000001000000111101111101000000110100000000000
000000000000000001000100000101111111001111110000000000
000011101111111111000000001101011010010111100000000000
000010000000010001000010000011111011001011100000000000
000000001010000000000111100011001110000100000000000000
000010000000101001000000000000100000000000000010000000
110101000000000000000000010011101011000000010000000000
100010001110000001000011010001001001000000000000000000

.logic_tile 11 3
000010000000100000000000000111101000001100111000000001
000001001000010000000000000000101111110011000000010000
000010000000000000000000000011101000001100111000000000
000001001010000000000000000000101011110011000000000001
000001001000000000000000010011001001001100111000000000
000000000001000000000011110000001101110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000101111110011000010000000
000000000000001101100011110011001001001100111000000010
000000001001010101000110100000101101110011000000000000
000100000000000000000000010011101000001100111001000000
000001001100100000000011010000101111110011000000000000
000000000010000000000011100111101000001100111000000000
000010000001001001000011110000101100110011000000000000
000000001110000000000000010011101000001100111000000000
000000000000000000000011010000101110110011000000000001

.logic_tile 12 3
000000000100000000000000011011100000000000100100000000
000000000000000000000010101111001010000010110000000001
001000000000000001000000011011111110000101000100100000
100000000000000000100010100111110000001001000000100000
000100000001000001000000001111100001000000100100100000
000000000000101111000010111111101011000010110000000000
000010000000000000000111100111101111010000110100000000
000001000001000011000111001101011000110000110000100000
000000000110010011100111000101101010000010000000000000
000000000111110111000011001001000000001011000000000000
000001000000000001100111111000011000000110000000000000
000000100000000001000011110101011101000010100000000000
000000001010111000000110100011011011000000000100000000
000000100000000001000000000000011100100000000000000010
110000001010101011100111011011001100000010000000000000
100000000001000001000010101011101110000000000000100000

.logic_tile 13 3
000000100001001001100011100101000000000000000100000000
000010000100001101000111100000100000000001000000000000
001001000000100001000011001011111111000110100000000000
100010100000011001100000001101111000001111110000000000
010000001110001111100111110001001010010111100000000000
110001001011010001100110101001101100000111010001000000
000001000110000000000000000011101100101001000000000000
000100100000000000000011110001011101010100000000000000
000001000000110000000110100111111101010111100000000000
000000001110110001000011110101001000001011100000000000
000000001100001001000000000111011110000000000001100000
000010100000100001000010000000000000001000000000000000
000000000000010111000111100001111110000110000000000000
000001000000100000000000000000111100000001010000000000
110000000000001001000111000001001110000000000000000000
100000001000001111000111110000010000000001000011000000

.logic_tile 14 3
000000000110000000000011101000000001000000100001000000
000000000000000000000000001111001000000000000000100001
001101000001011011100000001000011110000000000011000000
100110000000011011110010010001010000000010000000000000
010000000001000000000010011011001001000000000000000000
110000000000000000000111100101111101010000000001100000
000000001000001111100011100101111001101000010000000000
000000100001000001000100001101111101110100010000000000
000000100001001000000010010111001110000010000000000100
000001000000101011000010000000100000000000000000000000
000100000100000000000010010000001100000100000000000000
000100100001000000000111101011000000000000000001000000
000000100000100000000000000000011110000000000000000000
000000000000000001000011111011010000000100000010000000
000000000000000000000111111000000000000000000100000001
000000000000000000000010100101000000000010000000000100

.logic_tile 15 3
000000000000000000000000000000000001000000100100000000
000010001100000000000010100000001111000000000000000000
001000000000000000000000000000000000000000000100000000
100010100010000101000000000111000000000010000001000000
110100000000000000000000011101100000000001000000000000
010000001101010000000010101101101111000001010000000000
000000000000000011100110001111001100010111100000000001
000000000000000000100010110011101011000111010000000000
000000000000101000000000001000000000000000000100000100
000000000000010001000010000101000000000010000000000000
000000000000000001100000000011100000000000000100000000
000000000000001111000000000000000000000001000000000000
000000001010011000000110100000000000000000000100000000
000000000001110011000000001001000000000010000000000000
110010000000000000000110100001100000000000000100000000
100001000000000000000000000000000000000001000000000000

.logic_tile 16 3
000000001000101001100000001011111101100000000000000000
000000001110011111000011110101011110100110000000000000
001001000000100011000000001101111111000000000000000000
100010100000011011000000001101101100000100000000000000
000000000001000000000111101111011110000110100000000000
000000000001011001000000001011111001001111110000000000
000000001000100011100111111101111110000000000000100001
000000000000001111100111110011101010010000000001000010
000000001000000011100000011001100000000010000000000000
000010100001000000000011100001001101000011100000000000
000000000000001111100111000001001010010100000000100001
000010100000000001000110000000011000101000010010100110
000000000000000000000000010111000000000001110010000000
000010100000000000000011110001101011000000110010000010
110010100000000001000000011000011100000000100100000000
100000000000000000100010100101001100000110100001000000

.logic_tile 17 3
000000000000000000000011101001001100000000000001000001
000000000000000000000100000011110000001000000000000011
001010000000000000000000010001101011101001010000000011
100001001100000000000011110111101111111001010000000100
010001100000000101000111000000000000000000000000000000
110010000000000000110100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000101000000000000000000001000000100100000000
000100000000010011000000000000001111000000000000000000
110000000000010000000010110000000000000000000000000000
100000100000100000000111110000000000000000000000000000

.logic_tile 18 3
000000000000000000000111100101011100010000100101000000
000000000000000000000010010000111101101000000010000000
001000000000000111000000010000000001000000000000000000
100000100000000000000011111111001111000000100000000000
010000000000000000000000010011101011010000000100000000
010000000000000000000011110000011001100001010000000100
000001000000000111000000000101101111111100010000000000
000000100011000000000000001001011110111100000010000000
000000000000000001000000010000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000010100111000011100111011101010111100000000000
000010100001010000100111110011011000101111010000000000
000000000000000001100111100000000000000000000000000000
000000000001000000000010000000000000000000000000000000
110010100100000000000000010000000000000000000000000000
100000100000001101000011110000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000110010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000010010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 3
000001000000000000000010000000000000000000000000000000
000010000100000000000110110000000000000000000000000000
001001000000000000000000000111111101010010100000000000
100000100000000000000000000000011011100000000010000000
010000001010000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010100000001001000000000000000000
000000000110100000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
100010000001000000000000000000000000000000000000000000
111000001010100000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000011
000000000000000000000000000000000000000000000000000111
000000001010000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000111100000000000000000100110000100
000010000000000000000100000000001110000000000000000000
110011101010000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000100000000000000111100000000000000100000010
000000000001010000000011110000000000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000011110010010100000000000
000000000000000000000000000000011111000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000110000000000000010000000000000000000000000000
100110000000000001000010010000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000110000000000000000101011101101100000010000000
100001000000000000000010110011101011101000000000000000
000000000010000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000001101100000010000000000000
000000000001010000000010110111100000000000000000000000
000000001010000111100011101111101100100000000000000000
000000000000101001100100001011001111100001010000000100
000000000000001000000000010000000000000000100111100111
000000000000001011000010000000001101000000000010000101
000000000000100000000010001111000000000001010000000000
000000000000000001000000001001001100000010110000000000
111000000000001000000000000000000000000000000000000000
100010000000001011000000000000000000000000000000000000

.logic_tile 24 3
000010000111000000000000000101111110010000110000000000
000001001000000111000000000001011101000000110000000000
000000000000000000000000001011001011001001000000000000
000000000000001111000000000101111111001001010000000000
000011101000000000000110100111000000000000000000000000
000111100000000111000000001011000000000001000001000000
000000000000000000000000000011011100000100000000000000
000000000000001111000000000000110000000000000000000001
000000000001010000000000000111101011010110100000000000
000000001100100000000010011011101000000001000000000001
000000000000000000000000011101001101000010100000000000
000000000000000000000011001111111010000011010000000000
000000000001000000000000001000000000000000000000000000
000100000001110001000000001011001101000000100000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000010010000101110000000010000000001

.ipcon_tile 25 3
000011100000001101100110101101111110110000110000001000
000011001101010101000111110001100000110000110001000000
000000000000001101100000010001111100110000110000101000
000000000000000101000011100011110000110000110000000000
000000000001001101100111111111001000110000110010001000
000000000000000101000010110101010000110000110000000000
000001000000000101100011111001001010110000110000101000
000110100000001011000111110001110000110000110000000000
000000001000000111000111100101011010110000110000001000
000000001100000000000000000001100000110000110000000100
000000000000000000000011110111101110110000110010001000
000000000000001111000111010101110000110000110000000000
000000000000111000000011100011011100110000110000001000
000000001110111111000000000101110000110000110000100000
000000000000001000000111100011111010110000110000001000
000000000000000011000100000001010000110000110000000100

.ipcon_tile 0 4
000000000000010000000111100000011100110000110000001000
000000000000000000000000000000000000110000110000000001
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000000000110000110000000010
000000000000000000000000000000011100110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000000000011100000011110110000110000001001
000000000000000000000100000000000000110000110000000000
000000010010000000000000000000001000110000110010001000
000000010000000000000000000000010000110000110000000000
000000010000000111000000000000011010110000110000001000
000000010000000000100000000000010000110000110000100000
000000010000110000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000100000
000000010000000111000000000000000000110000110000001001
000000010000000000100000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000011000000000000001000000000
000000000100000000000000000000100000000000000000001000
000000000000000101000000000011000000000000001000000000
000000000000000000100010110000100000000000000000000000
000000000000100000000000000000001001001100111000000000
000000001011000000000000000000001011110011000000000000
000010000000000000000010100000001001001100111000000000
000001000000000000000100000000001000110011000000000000
000010110000000000000011111000001000001100110000000000
000000010000000000000011011001000000110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001101101000010000010000000
000000010000000000000000001011011011000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 2 4
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010100001010000000000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001110000000000010000000
110000010000000101100000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000111001010001000000100000000
000010100000001101000011100001010000001110000000000010
001000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000000000000000001101000000000001000010000000
010000000000001111000010010011000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000001010001001000000110100000001101010100100000000000
000000010000000001000000000000011001000000000000000010
000000010000000001000000000001111101101110000000000000
000000011110000001100000000101101011101101010010000100
000000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
110000010000000000000000000011000001000000010100000001
100000010000000000000000000111001100000001110000000000

.logic_tile 4 4
000010100000100000000000000000011101000010100100000000
000000000001000000000011001001011010010010100000100000
001010100000000101100000000000000000000000000000000000
100001000000010000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000111000000001000000000000000100000000001
000000000000000000000000000001001100000010100000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100011110000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000101000000000001001101100001101010110000000
000000001000000111000000000111101000001111110000000000
001001000000001000000010000000000000000000000000000000
100000100000000001000100000000000000000000000000000000
110000000110000000000110000000000000000000000000000000
110000000000000101010000000000000000000000000000000000
000010100000000001000010000011011001000100000100000000
000001100000001111000100000011101001011110100000100000
000000011010101011000000010001101101010101110100000100
000000010000000001000011010111101101101001110000000000
000000010000000000000000011101100000000000000000000000
000000011110000011000010000101001010000010000010000001
000000010000000111000111001011011110010001110110000000
000000010000000000000000001101001100000001010000000000
110000010000001011100000001011101010010100100100000010
100010110011001101100000001001011100011000100010000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000001000000000000000000000000000000
000001000001000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000100000000000000000000000000000
000010001100010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000011110001000000000000000000000000000000
000100010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000110000000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
001000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100100000000
010000000000000000000000000000001111000000000010000000
000101000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000110000000000000111000000000000000000000000000000
100000010000000000000100000000000000000000000000000000

.logic_tile 8 4
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001011001110100000000000000000
100000000000000000000000000011001111000000000000000000
110000000000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000111100000000000000000000000
000000000000100000000000000111000000000010000000000000
000000110000001001100000010000000000000000100100100000
000000010000001011000011110000001111000000000010000000
000000011101000001000000000000000000000000000000000000
000000110000000000010000000000000000000000000000000000
000000010000001001000110010000000000000000000000000000
000000010000000101000011100000000000000000000000000000
110000010000011111000000001000001110010100100000000000
100000011100101011100000000111011100010110100001000000

.logic_tile 9 4
000000000000011111100000000000011110000100000100000000
000000000010111101100000000000000000000000000000000000
001010001000000000000000000001001010000000000100000000
100001001100001111000000000000001111100000000000000010
000000000000001111000000011101000001000011100010000000
000000001110001001000011110111001000000001000000000000
000000000000000101000000000001001010000000000100000000
000010100000000000100000000000001100100000000000000100
000000010000000001100010000001001111010100000100000000
000000010000000000100100000000001101001001000010000000
000000010000000000000000010101100000000000100101000000
000000010100000000000010000001001101000010110000000000
000000011000001011000000010101001010000111000000000000
000000010000000011010010010111010000000001000000000000
110000010000001011000000000000000000000000000100000000
100000110000001111000000000101000000000010000000100000

.logic_tile 10 4
000001000100001111100000010001001100000110100000000000
000010000000000001000010001001011011001111110000000000
001011000001011101000010000001001110000000000000000010
100010100001100101100110110000011111001001010000000000
110000001110001101000111110000000001000000100100000000
010000000000001111100111100000001001000000000000000000
000100001010011101100110011000000000000000000100000000
000100000000101011000011101011000000000010000001000000
000001110000000000000011011001101011000010000000000000
000011010000000000000110010101001000000000000000000000
000000011000101000000010010011111011100000000000000000
000010010000010001000010111101011010000000000000000000
000100010000000000000111000000000001000000100100000100
000000010000100000000110010000001010000000000000000000
110010110101010000000000001101011101000010000000000000
100001010100000000000000001101011001000000000000000000

.logic_tile 11 4
000001000110000000000000000011001000001100111000000000
000000000011000000000000000000101111110011000000010000
000000000000000000000000010111001001001100111000000000
000000000000000000000010110000101101110011000000000100
000001000110000000000000000011001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000011001000001100111010000000
000000001001000000000000000000101100110011000000000000
000000010010000011100110110011001001001100111010000000
000000010000000000100011000000001001110011000000000000
000110010000010101000111000111001000001100111000000000
000001011010100000100000000000101110110011000001000000
000011111110101101000111000111101000001100111010000000
000011010001000111100000000000001111110011000000000000
000000010000000000000000000111001001001100111000000000
000000011010000001000000000000101100110011000000100000

.logic_tile 12 4
000000001011000000000011110111011101000000000100100000
000000100000000000000111110000001101001001010000000000
001000000000000101000110000001011110000010000000000000
100000000000001111100111111011111100000000000001000000
000000000000101000000010100001101000010100000000000000
000100000001010101000111101101111110001000000000000000
000000101000000101100111100000011001010100000100100000
000001000000000000100110001101011111000110000001000000
000000010000000111000010001001111110000110100000000000
000000010000001101100100000101101111001111110010000000
000001010000000011000000001101101100000111000001000000
000010111100000000100010000111100000000001000000000000
000010011110100001000010001101000001000010100000000000
000001010000010001100100000101001011000001100000000000
110000011010100000000110011000011001000100000100000000
100000010001000011000010001101001000000110100000000010

.logic_tile 13 4
000000000110010000000000010000000000000000100100000000
000000000010100000000011000000001011000000000000000001
001000000110000001100110001011011101011101010000000000
100000000000000000000000000011101000111110100000000000
010000000000000111100010000001111011010000100000000000
010000000000000000000100001011111101000000100000000000
000000100000100000000000011111101101000001000000000000
000001000000000000000010000011001101101010100000000000
000000010000001101100000000000000001000000100100000000
000000010010000101000010110000001111000000000000000001
000011010110001101000010110111001010000011000000000000
000011010110000101000110100011101110000000000000000000
000010010000000101000110110011101110000000000000000000
000000010000000111100010100011001110000001000000000000
110001010001010101100111001111101100000010000000000000
000010010000100000000100000011001111000000000000000000

.logic_tile 14 4
000000100000000000000000000000000000000000000111000010
000001000111010000000000000101000000000010000000000110
001000000000000101000011101000000000000000000110000010
100000000001010000100000000111000000000010000000000100
010000000000000011000110100000011110000100000110000001
100010000000000000100000000000010000000000000000100100
000000000000000001100000010000000001000000100110000000
000010101001010000000011010000001001000000000000100101
000000110001010001100000010111011000110001000000000000
000000010001010000000010001111101011110011010000000000
000000010110001000000110000000000001000000100100100010
000000010001010101000000000000001011000000000010000100
000000010000001000000110011111011101011101100000000000
000000010000100001000010100011011010101101010000000000
000001010001011000000000000011000001000001000000000000
000000010000100111000010010011101000000010100000000000

.logic_tile 15 4
000010000110001101100000010001001100000010000010000010
000001000001000101000011100000000000000000000000000000
001000000000000001100111101000000000000000000100000010
100000000000000000000000000101000000000010000000000000
110000001001010101100000001001001100111000100000000000
000000001110100000010011110101001000111001010000000000
000000000000001101100011101011001111000110100000000000
000001001011000001000011101011111110001111110000000000
000000011010000111100000000101101100100000010000000000
000000010000000000000011110101101000100000000000000000
000000010000001001000010000000000001000000100010000001
000010110001011101100100001101001111000000000001100000
000000010001000000000010001001111101010111100000000000
000000110000001001000000000011001110000111010000000000
000110110001001001100000001101101000111000110010000001
000100011100101011100010101001111110110000110000100000

.logic_tile 16 4
000000000110000111000110100101011101010000110100000000
000000100010000101100011000101101000110000110000000001
001000000000100001000000001101101010101000000000000000
100000000001001101100000001101111100101100000000000000
000001000110001001100111101111111001010111110000000000
000010100000000111000010101011001011100111110000000000
000010001010001011100111110111100001000010100010000000
000010000000100111000010000001101010000010010000000000
000000011010000001000111000011011010100000000000000000
000010010000101001000111111011101100000000000000000010
000001010000000001100000000111111010100000000000000000
000000010000000000000011101001001111000000000000000000
000000010000100001000000010101001110000110100000000000
000000010000011001100010000111001000001111110000000000
110001010000000011000111000001000001000000100100000000
100010010000000001000100000101101110000010110000100000

.logic_tile 17 4
000000001000000000000110010000000001000000100100000000
000000000000000000000010000000001110000000000000000001
001000000001000000000000000001100000000001000000000000
100000000000001101000000001001000000000000000001100000
110000100000000000000000000011000000000010000000000000
110010100001010000000010001011000000000000000000000000
000000000010000000000000000011000000000000100000000000
000010001100100000000000000000101100000000000000000000
000000011010100101100000010000000001000000000000100000
000000010000010000000010101001001000000000100000100000
000000010000100000000000000000011100000100000100000001
000000011000001001000000000000000000000000000001000000
000000010001100000000010000000001101000000000000100000
000000110001010000000000001011001000000000100001000001
110010111010000111000000000000000000000000000100000000
100101010000100000000000001101000000000010000000000100

.logic_tile 18 4
000000000111000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001010101100000000000000010000011000000100000100000000
100010100000000000000011110000010000000000000000000000
000000000000001000000000000000001010000100000100000000
000000000000000111000000000000000000000000000000000000
000000101110001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010001010001000000000011011011101100000100000001
000000010000101101000000000011001010001100000000000000
000001010000000000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
110010010000000000000000000000000000000000000000000000
100001010000010000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000010010000000000000000000000000000
000000010110000000000000000000000000000000
000000010010000000000000000000000000000000
000001010000000000000000000000000000000000
000010011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001011000000000011000000000000
000000000000000000000000000111100000000001000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000100111100000000111000001000000000100000100
000000011001010000100000000000101100000001000000000100
000000010000000111000111100000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000110000000001000000000000001110000100000100000010
000000010000000000000000000000000000000000000000000100

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000100000000000000000000000000000000000000000
100000001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000010110000000000000000000000000000
000000010010100000000000000101100000000000000100000001
000000010001010000000000000000100000000001000000000001
000000010000000000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000001010010000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000010001000000000000000000001000000100111000000
000010000000001111000000000000001010000000000001100001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110001010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
100000000000110000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000100110000001
000000000000000000000000000000001011000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000111000111000000000000000100000000
000000010000000000000110000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000001000000000000000001
000001000000100000000000000011001111000000100000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010010000001000000000000000000000000000000000000000
000000011000001011000000000000000000000000000000000000
000000010000000000000000000011011110000000000000000000
000000010000000000000000000000010000000001000000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000001010000000000000000011010110000110000001000
000000000000100000000000000000000000110000110001000000
000000000000001101100000000000011000110000110010001000
000000000000000011100000000000000000110000110000000000
000000000001010000000000000000011010110000110010001000
000000000000000000000000000000000000110000110000000000
000000000000001101100000000000011000110000110000001000
000000000000000011100000000000000000110000110000100000
000000010000000000000000000000011000110000110000001000
000000010000000000000000000000000000110000110000100000
000000010000000000000000000000011010110000110010001000
000000010100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110010000000
000001010000000000000000000000000000110000110000001000
000000110000100000000000000000000000110000110010000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000100010000000000000000000000000000110000110000001000
000100010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000001100000000101100001000000001000000000
100000000000000000000000000000001110000000000000000000
010000000000000000000010100011101001001100111000000000
110000000000000000000110100000101101110011000000000000
000100000000000101000000010011101001001100111000000000
000100000000000101100010000000101000110011000000000000
000000010000000000000000010101101001001100110000000000
000000010000000000000010000000101101110011000000000000
000000010001011000000110010000001110000100000100000000
000000010000100001000011101001011111010100100000000000
000000010001000000000110011111011010001000000100000000
000000010000000000000010110011100000001110000010000000
110000010000001000000000010000001100000100000100000000
100000010000001111000011001101011111010100100000000000

.logic_tile 2 5
000000000000000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000010000000111000000000000000000000000000000
100000000000100000000100000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111001011100000000001110100000000
000000100000000000000000001001001001000000111000100001
000000010000010000010000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000100010001001000000000010111011001010000100100000010
000000010000100101000010100000111011101000011010000100
010001010000000000000000000001000001000001010100000000
000010110000000000000000000111101001000001111010000101

.logic_tile 3 5
000000000000000000000000011000011011000100000100000000
000000000010001111000011011001001110010100100000000000
001000001010000111000110001111100000000001110100000010
100000000000000000000011111101001011000000100000000001
010000000000000000000000011011100001000001010100000000
010000000000000000000010001101001110000010010000000000
000000000000001000000010101000011110000000000100000010
000000000000000001000010011111000000000010000000000000
000000010000001000000000000001100001000001010100000000
000010011110101111000000000011001110000010010000000000
000000010001010011100110101111100000000000010110000000
000000011110100000000000001001001110000010110010000000
000000010000001000000000001000011100000100000100000000
000000010010000111000000000111010000000000000000000001
110000010001011111000000010001011111010000000100000000
100000010000101101100010000000001110100001010010000000

.logic_tile 4 5
000000000000000000000110000011100001000000100010000001
000000001100000000000000000000001110000001010000000000
001000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010001000000000000000100000000
010010000000000000000010000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000100000
000000011100000000000000010000000000000000000000000000
000000010000100000000011110000000000000000000000000000
000000010000000001000011100000000000000000000000000000
000000010000000000100100000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000111100000000000000000000000100100000000
100000010000000000000000000000001011000000000000000000

.logic_tile 5 5
000000000000000000000000001000001101010100000100000001
000000000000000000000000001001001101010100101000000001
001000000000001000000000010001101101010000100100000000
100010101000001111000011000000111011101000011000000111
000000000000101000000000001000001010000010000100000011
000000000000001111000000000101000000000110001000000000
000010100000100111100000000000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000000010100000001000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000011010111000000010000010000000000000000000000000000
000010010001010000000011100000000000000000000000000000
000000011100100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
010000010000000000000000000001100001000010100100000100
000000010000000000000000000000001010000000011001000000

.ramb_tile 6 5
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000010100000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000010000000000000000000000
000100010000000000000000000000000000000000
000000010100000000000000000000000000000000
000010010000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 7 5
000001000000000000000110010111000000000000001000000000
000000000000000000000010000000100000000000000000001000
001001000110110000000000000011100000000000001000000000
100000000000110000000000000000100000000000000000000000
110001000010110000000000000000001000001100111100000000
010000000000100000000000000000001001110011000000000001
000000000000000000000000000000001000001100110100000000
000000000000000000000000001001000000110011000010000000
000000010000010000000111111111111101010111100000000000
000000010000000000000011100011001111000111010001000000
000000010000100011100000010000000000000000000000000000
000000010001000111000011100000000000000000000000000000
000000010001010000000010011111101100010111100000000000
000000010000100000000011111111011111001011100001000000
110010010000001000000010000000000000000000000000000000
100001010000001011000000000000000000000000000000000000

.logic_tile 8 5
000000000010001001100000000000000000000000000000000000
000000000000011111000011110000000000000000000000000000
001000000000000000000000000001101010111110100000000000
100010000000001001000011011011101100111101100000000000
010000000000001111000000001111011011000110100000000000
010000000000001011100010011101011000001111110000000010
000000000010010000000011100101001110000110000100000000
000000000100100000000010010000001000101001000001000000
000000010110000011000010000000001010000100000110000000
000010110000000000100100000000010000000000000010000000
000000010000100000000000000101011000111000100100000000
000000010001000000000000000011011101111100000000100000
000000010000000111000000000000000000000000100100000000
000000010000000111000000000000001000000000000010000000
000000010001010000000000000101000000000000010100000000
000000010000000000000000001101001010000010110000000100

.logic_tile 9 5
000000000000000000000000010111001110000110100000000000
000000000000000001000010000000101100000000010000000000
001000000000001001000000000011000000000000000100000001
100000100000001111100000000000100000000001000000000000
010000000010100001100010111000000000000000000100000000
110000000011000111000110110011000000000010000000000000
000010000111010111100000000001001100000110000000000000
000001000000100000000000001101000000001010000000000010
000000010000100000000000011011100000000010100000000000
000000010010010001000011010001101100000010010000000000
000100010000001011100010000011001011000010100000000000
000100010000001011100000000000001100001001000000000000
000000010110001000000000011001101010010111100000000000
000000010100000111000010001111001001001011100000100000
110001010000000000000111100101100000000000000100000000
100010010000000000000100000000000000000001000000100000

.logic_tile 10 5
000010000000101000000000010101001100000010000000000000
000001000011010101000010011001000000001011000000000000
001000100001011000000000000101100000000001000110000000
100001000000000101000000001011101110000011010000000000
000001001001101001000000000011011010010000100100000000
000000100001011011000000000000101110000001010000000101
000100000000001001000011100001101010000100000100000000
000100000000000001000000001011000000001110000000000011
000000011000000011000111101101000000000011100000000000
000000010000000001000000000111001100000001000000000000
000010110000000000000000000001000000000000100100000000
000001010000000111000000001011001111000010110000000100
000000011010001001000000000011011111010100000110000000
000010110000000001100010110000101111001001000000000000
110100011100010111000110000101111100000010000000000000
100110110001101001000000000101000000000111000000000000

.logic_tile 11 5
000000000000001000000000010111101001001100111000000000
000000000000000011000011000000101001110011000000010000
000010000000000000000000010001101000001100111000000000
000001001101000000000011010000101110110011000000000100
000001000110000000000110110101001001001100111000000000
000010000000000011000010100000001001110011000000000000
000110100000000000000110010001001001001100111000100000
000101000000000000000111010000001011110011000000000000
000000010110000000000000000101001001001100111000000000
000000110000000000000000000000101001110011000000100000
000000010000010000000000000101101001001100111000000000
000000010000110000000000000000101011110011000000000000
000000010000000000000000000101101000001100111000000000
000000010001011001000000000000101011110011000001000000
000000011000100000000000010001001001001100110001000000
000010111100010000000011100000101011110011000000000000

.logic_tile 12 5
000000000000001111000011111001011100000010000000000000
000000001000001011000110100011101101000000000001000000
001000000000000011000000010000011110000100000100000000
100010100000000000100011100000000000000000000010100001
010000100000000000000010100001011010000010000000000000
100000000000000000000100000111011011000000000000000000
000000000000100101100000000000001110000000000000000000
000000100000010000000010110011010000000100000000000000
000000011001000001000000010000001110010110000000000000
000000111010100000100010101001011000000010000000000000
000110110000001001000000001000011010000110100000000000
000101010000001101000000000001001111000000100000000000
000000010000100101000111000111100000000000000101000001
000000011110010000100111110000000000000001000001000100
000010010001110111100000000000011000000100000110000110
000001010000111111100000000000010000000000000000000000

.logic_tile 13 5
000000000000000101000111101101011001000000000000000000
000001000000000000000110101111101101000100000000000001
001101101000000001100010110111000000000000000100000010
100110001111000000100010101001101111000000010011000001
000000001000001001100110001101100000000000100101000000
000000000100101001100111100101001110000010110000000100
000000100000001111100111101001000000000011110000000000
000011000000000101100010001111101000000011100000000000
000000010001000001000110100101001100000000000000000000
000000010000100000000000000101001011000001000000000000
000010010001011000000000000000011101000000000000000000
000011010000000101000010111011001001010000000000000000
000000011001010001000010110101100000000010000000000010
000000010000100000000011110000100000000000000000000001
110000010000000000000110000001111010000010000000000000
100001010111010000000010100000110000000000000000000000

.logic_tile 14 5
000000000000000011000010100101001100111100010000000000
000000000001010101100000001101011000111100110000000100
001000101010001101000000001001001010100000000000000000
100001100000001011000000000001001010000000000000000000
010010100000001101000010101000000000000000000101000000
100001000110001001100000001011000000000010000010000001
000000000000000101100000000000000000000000100110000000
000000001010000000000000000000001000000000000000100001
000001010000110001100110000000000001000000100110000000
000110010000010000000000000000001100000000000000000100
000000010000000001000000010000011000000100000101100111
000000010110000001000011110000000000000000000010000011
000100010000100000000110101001001100100000110000000000
000000011101000000000000000101101111100000010000000000
000000010001000000000000001000000000000000000100000001
000000010001010000000000000011000000000010000000000000

.logic_tile 15 5
000000000000000000000110100111001010000000100100000000
000000000001010000000000000000111011101000010001000100
001010100110100000000111010000011100000100000101000010
100001100001000000000011010111011011010100100000000100
000000001000001000000010011000001010010000000100000000
000010101100001111000110110111011110010010100000000101
000000000001011101100000000000000000000010100000000000
000000000001100101000000001011001001000010000000000000
000000110000001000010010001101101000110100010010000000
000000010000001001000000000101011100100000010000000000
000000010000000001100000011101101101000001000000000000
000000010001000000100011010011001010010001000000000010
000000010000000001000000011101011001101111010000000000
000000011100001011000011111111011001111110100000000000
010001010001000111000010001000000000000010100000100001
100010010010100000000000000011001001000000100000000100

.logic_tile 16 5
000000000000000000000000010011000000000000010100000000
000000000010000000000011111001001010000000000000000100
001000001010000001100110001101011111000000000000000000
100001000000000000000011100011111000000000010000000000
000000000001010001100110000011011010000000000100000000
000000000110100000000100000000001010100000000000100000
000001001001011001100000001111101011000000000110000100
000000000001111111000000000001111100001000000000000000
000000010000000101000010000011111001000000000010000000
000000010000000000000100001101011010010000000001100000
000000010000000101100111100000000000000000000100000000
000000010001000000000100001011000000000010000000000000
000000010000000011100000001011111110000001000000000000
000000010000000000100000001001100000000000000010100001
110010111110000000000110000111000000000000000100000000
100111110000000101000000000000000000000001000000000000

.logic_tile 17 5
000000000000000101100000001000011100000010000011100011
000000000001000000000010100001000000000000000011000000
001000000110001001100110101101101001000000000000000011
100001000010101111000000000001011001001000000001100000
000001001110000101000000000001011010000000000100000000
000000100000000000100011110000001010100000000000000100
000011000000001101100111100000000000000000000010100000
000010000010001011000000001101001000000000100000000000
000000010111100000000000001001111000000010000000000000
000000010000100000000000000101100000000000000000000000
000011110100000101000000000101100000000000000100000000
000010010000000000100000000000100000000001000000000000
000000010000000000000000000001001110000000000100000000
000000010001000000000010000000011010100000000010000000
110000010000000000000000001001011011000001000010000001
100100110000000000000000001001101000000000000010100010

.logic_tile 18 5
000000100110000001000010010101000000000000001000000000
000010100001010000000111110000100000000000000000001000
001000100000000111000000000101100000000000001000000000
100001001110000000000000000000000000000000000000000000
010010001010100111100000000101101000001100111000100000
010000000000000000000011110000000000110011000000000000
000000000000000111000000000011001000001100110000000000
000010100001011111100000000000100000110011000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000111101010010011110000000000
000000010010100000010000001001101000100010100000000000
000000011000000000000000000000011000000100000100000000
000000010000000000000000000000000000000000000010000000
000000010000000000000010100000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000111000011100000001000000000
000000010110100000100100000000010000000000
001000000000010000000000010000001010000000
100010100000100000000011110000000000000000
110000000000000111100000000000001000000000
010000000000000000000000000000010000000000
000100000000100000000000000000001010000000
000100001110010000000010000000000000000000
000001010110000101100000011000001000000000
000010010100000000000011111001010000000000
000000011110000000000000000000001010000000
000000010000000000000000000001000000000000
000000011010000101100000001000001100000000
000000010010000000000000001111000000000000
110011010000010011100010001000001110000000
110011111010100000000000001101000000000000

.logic_tile 20 5
000000000000000000000111101000000000000000000100000000
000000000000000000000100000011000000000010000000000000
001000000000101011100000000101000000000010000000100000
100000000001011011100000000000000000000000000000000000
110000000011000001000000000101000000000000000100000000
110000000000100000000011100000100000000001000000000000
000010001011000000000000000000000000000000100100000000
000101000000100000000000000000001001000000000000000000
000000010000000000000000001000000000000000000100000000
000001010000000000000000000001000000000010000000000000
000000011110101000000000001000000000000000000100000000
000000010001011011000000000001000000000010000000000000
000000010000000000000010000111000000000000000100000000
000000010000001001000000000000000000000001000000000000
110000010000000000000000000000000000000000000000000000
100010110000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000111100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001100000000000000000000000000010000100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000100000001
000000001000000001000000000001000000000010000000000000
000000010000010000000000010000000000000000000010000000
000000010000101001000010001011001100000000100000000000
000100010000000000000000001000000000000000000110100011
000000010000000000000000001111000000000010000001100100
000000010000000000000000001000000000000000000111100000
000010110000000000000000001111000000000010000011100010
110001011100000000000010000000000001000000100100000000
100000110000100000000110100000001010000000000000000100

.logic_tile 22 5
000000000000000000000000000000000001000000001000000000
000000000000010000000011110000001101000000000000001000
001000000001000000000000000000000001000000001000000000
100001000000100000000000000000001011000000000000000000
010000000000000000000110010101001000001100111100000000
010000000110000000000010000000100000110011000001000000
000000100000000000000000010101001000001100110100100000
000000000000000000000011010000100000110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010001000000000000000000000000000000000000000000
100000010000010000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000010001100000000000001000000000
000000001110000000000011100000100000000000000000001000
001000000000000000000110000000000001000000001000000000
100000000000000000000000000000001101000000000000000000
010000000000000000000000010101001000001100111100000000
010000000000000000000010000000100000110011000000100000
000001000001100000000000000000001000001100110100000000
000010100001010000000000000000001101110011000001000000
000010010000100000000110001111011000001001000000000000
000000011011010000000000000111010000001101000000000010
000000010000000000000110100111100000000000100000000000
000000010000000000000011010000001110000001010010000000
000000010000000000000000001000000000000010000000000001
000000010000000001000000001111000000000000000000000000
110001010000100111000010001000011100001100110100000000
100000110110010000100000001001010000110011000000100000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000001010100100000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000001000010000100000000
100000010000000000000000000000001001000000000000100000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000101010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001101100010000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
000000000000010001100000000011001010010100100000000000
000000000000000000000000000000101010100001010000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000011110000000000000000000000000000
000000000000000000000000000101100000000010000100000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000101001000101001110000000000
000000000000000000000000000101011101101101010001000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000110010000000000000000000000000000
000010000000000000000111000000000000000000000000000000
001010100000000011100000001001000000000001010100000000
100001000000000000100000000001101111000010111001000101
000011100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000111101000010000000100000011
000000000000000000000000000000111001101001011010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000011100000000000000000000000000000
010000000000010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 3 6
000001000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
001000000000110000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000011100000000000000000000000000000
000000000100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011001010001001000000000000
000000000000000000000000001011110000001101000001000000
110000100000000000000000000000011010000010000100000000
100000000000000000000000000000010000000000000000000011

.logic_tile 4 6
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100001001000000010100001111010001001000100000010
100000000000100011000000001011010000001110001010000000
000010100000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000001000000000000000001111101010000100110000100
000000000000100000000011010000011110101000011001000000
000000000000100000000000001001100000000001110100100001
000000000000000000000000000001101101000000111011000000
010000000000000000000111000111111000001001000100000100
000000000000000001000100001101100000001101001010100000

.logic_tile 5 6
000100000000100111100000000000000000000000000000000000
000000000001010000110000000000000000000000000000000000
001010100000000011000000000000000001000000100100000000
100000000000000000110000000000001111000000000001000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010100000110000000000000000000000000000000000000000
000100001000000000000010000000001110000100000100000001
000100000000000000000000000000010000000000000000000000
000010100000100000000000001000000001000000000010000101
000001001111010000000000000111001000000010000000000001
000010001110000000000000010011000000000000000100000100
000000100000000000000011110000100000000001000000000000
110000000000000000000000010000000000000000000100000000
000000000000001001000011100001000000000010000000000100

.ramt_tile 6 6
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000001001100100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000110000000000000000000000000000
000100000111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000101001000000010000000000000000000000000000
000000100000000011100011110000000000000000000000000000
001000000000000000000000010001000000000000000100000000
100000000110000000000011000000000000000001000000000010
010100001010000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000100100000000
000000000000100000000000000000001000000000000000000010
000010100000100001000110000011000000000000000100000001
000000000000000000100000000000100000000001000000000000
000100100000000000000000000000000000000000100100000000
000100001100000000000000000000001100000000000000000110
000001001010010001100000011111000001000001010011000000
000000000001010000000010100111101001000010010001100000
110100000000000001010000000000001110000100000100000100
100100000000000000000000000000000000000000000000000100

.logic_tile 8 6
000000000000000000000000001000000000000000000100000000
000000000001010011000000001001000000000010000010000000
001000000000000000000111000001000000000000000100000000
100000001010100000000111110000000000000001000000100000
010000001110000000000111100111100000000000000100000000
110000000000000000000100000000100000000001000000000000
000000001010000001100000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000101101000000000010001011100001000011010100000000
000000000000000000000100000111001010000011000000000010
000000000000000011100011101111101111111011110000000000
000000000000000000100011001011001011101011010000000000
000100000000000001000111101101111000110100010100000000
000000000001000000100100000111111111110000110010000000
000000000000000111000000001111111100101001110100000000
000000000100000001000011110111011101010100100000000001

.logic_tile 9 6
000000001010001111000111100101000000000000000100100001
000000000001001101000011100000000000000001000000000000
001000101011001111000000000001000000000000000100100000
100000100000001011000000000000100000000001000000000000
010000000000001111100111000000000000000000100101000000
110000001100001011100100000000001110000000000000000000
000000000000000101000000000000011100000100000000000000
000000001110000000100000000000010000000000000000000000
000000000000001011000000001111001101010111100000000000
000010000000000101000000000011001000000111010000000010
000010100000001000000000010101100000000000000100000000
000001100000001111010010000000000000000001000000000010
000000000000000011100000000111001000001101000000000000
000000000000000001000000000011010000001100000000000001
110010100000000000000000000001001011000110100001000000
100001000000000000000000000001001000001111110000000000

.logic_tile 10 6
000000001000000001100010000000000001000000000001000001
000000000000000000000100001111001111000000100000000010
001000000000010111000110000011011110010111100000000000
100000000110100111000011101011001011001011100000000000
000010000000000101100000000111001111000010000010000000
000001000000010000000011100111011010000000000000000000
000110100000001001100000010101000001000001000100000000
000101001000100011000010001001001011000011010000000011
000001001010001111000010001001011101101000000000000000
000000100000001011000010001001011100001000000000000000
000001001010001101100110101011101111011100000100000000
000010000000000101000011000111111001111100000000000000
000000000000000111100011110011011000000110100000000000
000000000000000011100011100000001101001000000000000000
110010101010001101000010001001111001001111110000000000
100000001010000001000100000011101010001001010000000000

.logic_tile 11 6
000001001000100000000011110000001000000000100000100100
000000000000011101000011100000011000000000000001000010
001000000000000111000010000111000000000000000100000000
100000001110000000100100000000000000000001000001000000
010010000000001000000111100000000000000000100100000000
100001000100101111000100000000001001000000000010100001
000000000000000111100000000000000001000000100100000001
000000000000000000100000000000001100000000000000100000
000000000000000011100000001111111001111001010000000000
000000000001010000100000000111001100110000000000000000
000001001000001101100000000001011010101000010000000000
000010100000000011100010000111001100110100010000000000
000110101010100111000000010101000000000000000110000010
000001100000010111000010110000000000000001000000000010
000010100000001001000000001011101010010111100000000000
000001001000101111100000001001111111000111010000000000

.logic_tile 12 6
000000000000000000000110010101101010000010000000000000
000000000000000000000110110000111011000000000000000000
001000001000001000000000010001100000000000000100000010
100000000000001111000011110000000000000001000001100000
010000000000101000000110110000000001000000100100100000
100010000001011011000010100000001001000000000000100100
000001000000000000000000010001000000000000000100000010
000000100000000000000010100000100000000001000001000010
000000000111010000000000010111101000101001010000000000
000000000001110000000010101111011101001001010001000000
000010100001110000000000001000000000000000000100000110
000001100101010000000000001111000000000010000001000000
000000000111010111000011100000000000000000100100000011
000000000001000000100000000000001110000000000000000000
000000001010001000000000010000000000000000000101000000
000000100000000101000011010101000000000010000000000000

.logic_tile 13 6
000000000001011111100010011101001000000000000000000000
000000000000100101100010011111111001000001000000000000
001001000000010101100110110001100000000001000000000000
100000100100100101000011110111000000000000000000000000
110001000000000111000000011011011000000000000000000000
110000100011010000100010101101110000000100000000000000
000000100000010001000110011001000001000000000000000000
000000000110000000000110010001001101000001000000000001
000000000110100000000010001001111011110000100000000000
000000000000000000000000001101111001110000110000000000
000100000000000000000111100101100000000000000100000010
000100001000000000000100000000000000000001000000000000
000000001010001000000110100000000000000000100100000000
000010100000000001000100000000001010000000000000000100
000010000000100000000110000000000000000000100100000000
000000001110010000000100000000001000000000000000000001

.logic_tile 14 6
000000000000000011000110100011111100001001000101000010
000000001110000000100000000011010000001101001000000000
001000000000010101000000011000011000000010000000000000
100000001011100101000011100001000000000000000000000100
000010000000001101100000000101001011111011110000000000
000000000000010011000011111011101110111001010000000000
000001000001000101100000000000000000000000000010000000
000010000000100111000011110111001111000000100000000010
000000000000000000000000001101001010011111110000000000
000000000000000001000010000101101111011110100000000000
000000000000000111100011100000000001000010100100000000
000000001101000000100100000001001110000000101001000000
000000000000001001000011110001011010100000000000000000
000000000000000111000111000101101110000000000000000000
010011100001000001000000001000011001010100000100000001
000001001001100001100000001011011011010100101000000100

.logic_tile 15 6
000000000001001111100111111101111111111111110100000001
000100001010000111100010101101101010111110110000000000
001000000000001001100110000000011110000000000100000100
100000000000000101000010101101011001000110100000000000
000001000110101000010110010011111000001110000101000000
000010000100011111000111111011110000001111000000000000
000001000000001001000110001000000001001100110000000000
000010000001110011100010111111001000110011000000000000
000001001100000000000110000101001110000100000100000000
000000100000000000000010101001010000001100000000000000
000000000000010000000110100001000000000001000100000010
000000000000100000000010011011000000000000000000000000
000000000000000000000000011111000001000001000100000000
000000000000000000000011011001101000000001010000000000
110000100000001000000011010011101011001000000000000000
100000000000000001000111100001111010001100000000000000

.logic_tile 16 6
000000000110001101000010101001011111000000000000000000
000000000000000001000000001011101010001000010000000000
001101000010011111000011110000001011010000000000000001
100010100010110111100110000101011010010110100001000000
000000000000010011000111001000000000000000100010000000
000000000010001111100000000011001110000000000000000010
000000101000000011100010010000001111000000000100000001
000001001010001011000010100001001001010000000000000000
000010000000100001000000000111011111111111110100000000
000000000000010000000000000001011111111110110000100000
000100000000001000000011010000000001000000100110100111
000000100000000101000011010000001000000000000000100000
000000000001011101100000001111011100100001010100000000
000000000000101111000010001101111010000010100000000000
110000000000000000000110111001111000000010000000000000
100000101010001111000010101101011100000000000000000000

.logic_tile 17 6
000000000001000001100000001111011011011101000101100010
000100000010101111000000001011011100001001000001000000
001000000110000101100010100000011010000000100000000000
100000000001010000000010010000001010000000000001000000
000000000000000111100000000001001100000000000100000000
000010100000000101000000000000001000100000000000100000
000000000110000111100111011101001110100000110100000001
000000000000000000100011100001011100000000110000000000
000001000000001001100010010000000000000000000110000001
000010100000001101100010100011000000000010000000100100
000100100000001000000000000011000000000000000100000000
000001000000000111000011110000101100000000010000000000
001100000000001000000110101101011110001000000100000000
000000000001000001000000001101000000000000000000000000
110000000000000000000000000001100001000000100100000000
100001001000000111000000001011101001000000110000000000

.logic_tile 18 6
000000000000000111100000011011101100100000000010000001
000000000000000000100011100011111100000000000000000000
001001001010011101000000010000001010010000000011000000
100000100000000101000010000111001101000000000001000101
010000000000000101100010101001101110110110010000000000
010000000000000000000111110111001101100000000000000000
000011101000000000000000001011101100011111110000000000
000011000100000000000010011011101000000111110000000000
000000000000001000000110000000000000000000000000000000
000000001000001001000110010000000000000000000000000000
000010000010001000000010011000000000000000000110000000
000000101110011011000010101101000000000010000000000000
000000000000101000000000001011100000000000000000000001
000000001100001011000000000001101100000000010000000111
110000000000100001000000010101011001001011100000000000
000000000000010000000010111101111111010111100001000000

.ramt_tile 19 6
000000000000100111100011100101001110100000
000000000000001001000100000000100000000000
001010100100001001100000010101001010000000
100000000110001001100010010000100000010000
110010101010001001100110010011001110001000
010000000000001001100110010000000000000000
000000100001000000000000000001101010001000
000000000000100000000000000000000000000000
000001001000100011100000001101001110000000
000010000000010001000011111011000000010000
000000000000000000000000000001001010100000
000001000000000111000010010001000000000000
000000000000000000000000000001101110000000
000000001111011001000000000011000000000000
110000000000000000000000000001101010000000
010000000000000000000000001001100000000000

.logic_tile 20 6
000000000000000001000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001001000000010111000111110000000000000000000000000000
100010100010000000000010010000000000000000000000000000
110000000000000111000000001001011100001000000100000000
110010000000000000000000000011000000001110000000000000
000001001110100001100111000000001101010100000100000001
000010100001010111000110010001011011010000100000000000
000000000000000000000011110001011001010000100100000000
000000000000100000000010000000011010101000000000000000
000001000000001011100000001101000000000001010100000000
000000000000000001100000000001001000000010010000000000
000000101001000000000111101011011011001001100000000000
000001000010110000000000000111101001000000010001000000
111001000000000001000000001101100000000001000000000001
100010100000000001000000000111100000000011000000000101

.logic_tile 21 6
000000000000100000000000001000000001000000100000100000
000000000000000000000011100111001011000010100000000001
001010100100100000000000010000000000000000000000000000
100000000001010000000011100000000000000000000000000000
010000000000000000000111101000000000000000000100000000
010000000001000000000100001001000000000010000001000000
000000001010000000000011100000000000000000000000000000
000001001010100000000100000000000000000000000000000000
000001000100000000000010000000000001000010000100000000
000011100000000000000100001101001011000000000000000010
000000100000001000000000000000000000000000000100000001
000001000000000011000000001011000000000010000000000000
000001000110000000000000001000000000000000000100000000
000010000001000000000000000011000000000010000001000000
000000001011000001000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000

.logic_tile 22 6
000000001100001000000000000000000000000000000000000000
000000000000001111000011000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
100000001010010000000000000000000000000000000000000000
110000100000000000000000010000001011010100100000000000
110000000000000000000011110001011100010110100000000000
000000000111100011100000000000011010000100000100000000
000000000001110000110000000000000000000000000000100000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000101000000000001001001100110000010100000000
000010100001011001000000000111101110110010110000000001
000000000000000000000111100111100000000000000110000000
000000000000000001000100000000000000000001000000000000
000000101110001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000010000001110000100000100000000
000000001110000000000010100000000000000000000011000000
001000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
010000000001010000000000001011111100001101000000000000
010000000000000000010000000111010000001100000000000000
000001000001000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000001000011100000000000000000000000000000
000001000000000000110100000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
110001000001000001000000000000000000000000000000000000
100000001000000000100000000000000000000000000000000000

.logic_tile 24 6
000000000001000001100000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
001000000001010000000000000000000000000010000100000000
100000000000000000000000000000001000000000000011000000
010000000001010000000000000000000000000000000000000000
010000001100100000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000001110100000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000001001100110000000000
100000001110000000000000001001001011110011000000000000
010000000010000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000111101110001001000100100000
000000000000000000000010010011100000000101000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000110000000000001001100110000000000
100000000000000000000000001001001011110011000000000000

.logic_tile 2 7
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000100100000001
100000000000000000000000000000001110000000000010000010
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000011001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000001111110001000000100000000
000000000000001111000000000011010000000000000000000001
110000000001010000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000

.logic_tile 3 7
000100000100000000000011100000011100000100000110000000
000100000000000000000110010000010000000000000000000000
001000000000000011100000000011011101010100000100100000
100000000000000011100000000000001010100000010000000000
010000000001000000000000000111001010001101000100000000
010010000000000000000011010011110000001000000000000100
000000000000000000000000000011011001000010100100100000
000000000000000111000000000000001110100001010000000000
000000000000000011000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000110100111101100001110000100000000
000000000000000011000100000011100000000110000000100000
000000001111000000000010010001000000000000000100000000
000000000000000000000011000000100000000001000000000000
000000000000000000000110101011001110001000000100000000
000000000000001111000000000001010000001110000000000010

.logic_tile 4 7
000010000000000000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
001001000000000011000000000000000000000000000100000000
100000100000000000100000000011000000000010000001000000
110001000000000001000111100000000000000000000000000000
110000100000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000000101000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000001
000001000010000000000000010101001010110010110000000000
000010100000000000000011111101011110111011110000100000
000100000100001000000011000111100000000000000100000000
000000000000001011000000000000100000000001000000000001
000000000000000000000010000001011111101111010000000000
000000000000000000000111000111111000010111110000000000

.logic_tile 5 7
000011000001001000000111100000000000000000000000000000
000001000001100111000100000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010110000000000000000000000000000
110000000110101000000000000111100001000010000000100000
110000000000001101000000000011101111000011010000000000
000010000000000000000000000111111100010000000000100000
000001000000000000000000000000011001100001010010000000
000000000000001000000000000000011111000000100010000000
000000000000001111000000000001011001010100100000100000
000000001000000111000000010000000000000000000000000000
000000001110000000100010110000000000000000000000000000
000000001100100000000011100111100000000000000100000000
000000000001010000000000000000000000000001000000100000
000000000000000111100010010011100001000001110010000000
000000000000001111100010110101101100000000100000000001

.ramb_tile 6 7
000000000111000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000001000001110000000000000000000000000000
000010100000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000010000000000000000000000
000001000001010000010000000000000000000000
000000100001110000000000000000000000000000
000100000000000000000000000000000000000000
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000010100110000111000010000011100000000000000100000000
000001000000100000000110010000000000000001000001000000
001000000000000111000000000000001011000000100100000000
100000000000000011000000000001011111010100100000000010
010000000111000101000010000000001100000110000100100000
010001000000000000100100001101001010010110000000000000
000100001110110000000000001000000000000000000100000000
000100000001110000000010110111000000000010000000000000
000000000001000011000110001000011000010000000100000000
000000000000000000100011001011001011010110000001000000
000000000000010001000000010011011110001001000000000000
000000000000100000100011111011110000000101000000000010
000000000100000111100000000111001001111110000000100000
000000000000000000000010000111111110111111010000000000
000010100000001011100011101001100000000010110100000000
000001000000000011000010011101001001000001010000100000

.logic_tile 8 7
000000000000000011100010000011001010000110000110000000
000010000010100000100000000000100000001000001000000001
001000000000001111000111001000011110010000000110000001
100000000000000111000100000111011000010110101000000000
000000000000100111100000000101101000000110000100000010
000010100001001011000000000000010000001000001001000000
000000000000000000010000001011111111010111100000000000
000001000000001101010010111111011011001011100000000000
000000000001010000000110000000000001000010000100000101
000000000000100000000000001111001101000010101000000000
000000000001001000000000010001111111010000000110000000
000000100000100101000010000000011001101001011000000000
000000001000100111100111001001111010000110100000000000
000000000000000000100110001111011010001111110000000000
010000000000101000000011110111011110001001000100000001
000000001111010011000011111111010000001101001000100001

.logic_tile 9 7
000010100000011000000011010000011110010010100000000000
000001100000001001000011110000001110000000000000000010
001010100000000111000000000111000000000000000100000001
100001001110000000000000000000000000000001000000000000
000000000010000000000111000111001011000010000000000000
000000000111001001000011001101001101000000000000000000
000000100000010111100000000000000000000010100100100000
000010001110000000100000001111001001000010000000000000
000000000001010000000000000000011100000010000100000000
000000000010100000010000001001000000000110000000000000
000000001000000101100111100000000000000000100111100100
000000000000000000010110100000001011000000000001100000
000010000000001111100000010000011000000100000100000000
000001000000000011000010000000000000000000000011000000
110101000000001000010000000001011011010100000000000101
100010000000000101000000000000001101101000010000000000

.logic_tile 10 7
000010001010000111100010111011011001000110100000000100
000001000000000001000111011101001100001111110000000000
001000000000011011100111000001000001000000100010000000
100000001000101111000111100000001101000000000000100011
010001000000000000000000010101101001000010000000000000
010000100000000001000010000011111001000000000000000000
000000000000000011100011100001000001000000000010000000
000001000000000000100111000000001101000000010001000000
000000000000000111100000000001001110000010000001000000
000000001000001111100000000000000000000000000010000000
000010000000001000000111000101111000000000000000000000
000001000010000011000100001101001111000010000000000000
000001000111111000000000000000011000000100000100000000
000010000000110111000010010000010000000000000010000000
110000100110000000000000000000000000000000100100000000
100001000110000000000000000000001010000000000001100000

.logic_tile 11 7
000000000110101111000011100011000001000000000000000001
000000000000001111100111101101101100000010000001100000
001001100000001000000000001000001000000110100000000000
100010000000001001000000001111011011000100000000000000
110000001101010101100110110011100000000000000100000000
110000000000100000100011010000000000000001000000000010
000000000000001000000000000000000000000000000100000000
000000001010000111000000000001000000000010000000000000
000100000000000000000110100000001110000110000000000000
000100000000001111000000001001001010000010100000000000
000010100000010101000111100111111101000000000000000000
000001000001010111110100001011101010001000000000000010
000000001010001000000011100000011101000010000000000000
000000000000001101000100000000011000000000000000000010
000011000000010000000011100001001100010000100000000000
000010000000000000000011000000001001101000000000100000

.logic_tile 12 7
000000000001010101100111011001000000000000100100000100
000000001100001111000011110011001111000010110000100000
001100000000000101100000011001011100000101000100000100
100100000110000000000011010101000000001001000000000011
000000001110001101100010100101011110111111110110000000
000000100001001111100111100111011010111011110000000000
000000000101011001100011101000000000000000000110000101
000000000000000101000010110111000000000010000000000110
000000101010000111000110100101001001000110100000000100
000000000000000001000000001001111011001111110000000000
000000001011011011100000001011001011000110100000000000
000010100001000011100010001101011000001111110000000000
000000000000000101100011101011011101000010000000000000
000000000000000111000000001001001101000000000000000000
110000000000001011100000010101111110000000010000000010
100100101010001101000010001011001110100000010000000000

.logic_tile 13 7
000000001010010000000011101011011101111100010000100100
000000001100000000000100001101001101111100000010000001
001100000000000000000010100000001110000010000000000000
100000000111000000000011101011011001000000000000000000
110000001110100101100000011001111101001011110000000000
000000001101010000100011011111111010101111110000000001
000001100000000111000011101011000000000000000000100000
000011000000000000000100000111000000000001000000000010
000000001000001011100110101111101110001000000110000000
000000000001000111000100001001110000000000000000000000
000000000000000111000010000000000000000000000000000000
000010100000000011000111000000000000000000000000000000
000000100000000000000011101000001111010110100001000000
000001000001001011000010000111001100010000000010000000
000000000010001111100011100101011100100000000010000000
000000100000100111100010000111001011000000000000000000

.logic_tile 14 7
000000000110000111000110001111001100111000110000000000
000000000000000000000010011001001100110000110000000001
001010100001100001000000000111101011110110100000000000
100000000000100000100011110101001011101001010010000000
010000000001000111100011110111001011010000100000000001
010000000001010011100111100000111100101000000000000000
000000100000100000000011101111011011010000110000000000
000001000111010000000110010111011000100000010000000000
000101000000001111100011101001111110001000000000000000
000000000000000111100000001101001110000000000001000000
000000100101000000000000001111011011001001010000000000
000010000110000001000000000001011110010110100000000001
000000000100000001000000010011001001000010000000100000
000010100001001001100010111101111111000000000000000000
110000000000000111000111100000000000000000100110000001
100000000000000011100000000000001000000000000000000000

.logic_tile 15 7
000001000110101000000010010111100000000000000100100000
000000000000011011000011110000100000000001000000000000
001100000000000111100110000001011110010000000000000000
100100000000000000100000000000001010100001010000000010
110000001000000001000111000001100000000000000100000000
010000000000000111000000000000000000000001000000000000
000000100001000000000000000000000000000000000100000001
000011000010100111000000001111000000000010000000000000
000000000100000000000000000101100000000000100000000001
000000000000000001000010011111001011000000110000000000
000010001010100011100111000000000001000000100101000000
000100000000010000000100000000001110000000000000000000
000001000001000111000011000011111000000010000000000000
000010100000100000000010000011111010000000000000000000
000000000000000001000000001111001000000000010001000000
000000000000000001000010000011011001000000000001000000

.logic_tile 16 7
000000001110010111100000000001100000000000000100100000
000000001110100000100000000000100000000001000000000100
001001000000101001100111100001100000000000000101000000
100010001111010111100100000000000000000001000000000000
110000000010000001000000001001101111000010000000000000
110000000000100001000000001011011110000000000000000000
000000000000000111000000010000001010000100000110100000
000000000000000000110011100000000000000000000000000000
000000000000000000000111010000000000000000100110000000
000000100000000001000010110000001100000000000000000000
000010100000100000000000010011011110000000010000000000
000001000100010000000011001011111110100000010000000000
000000000001000111100111100000001010000100000100000001
000100000001010111000110010000000000000000000000000100
110000101000000001100011100101101111101001010000000100
100010000000000000000100000001001011101001110000000000

.logic_tile 17 7
000000000001000000000000001111101011101001010000000010
000000000000100111000011100101011101000100000000000000
001100000001011000000010000000011001010110000000000000
100100000011000111000100000111001110000000000000000100
010000100111011111100111001000001010000000000000000000
110001000010110111100011101011000000000100000000000000
000000000000000001100111000101000000000000000100000000
000010000010000000000111100000000000000001000010000000
000100000000100000000000000001100000000000000000000000
000000001100010000000000001001101000000010000000000000
000001000001011000000000000011101110000100000000000000
000000000000100011000010000000000000000000000010000010
000000000000001111100000011111011011100001010000000000
000010100000000001000010000101111011010000100000000000
000001000110001000000111000111100000000000000100000000
000000000010000001000100000000100000000001000010000000

.logic_tile 18 7
000000000011000001100000001011000001000001010100000000
000000001100000000000000000001101010000010010001000000
001000100000001001100111001011000001000000000001000000
100001000000100001000010101101001100000010000010000000
110000000000000000000000011111000000000001000100000000
010001000001001011000010000101000000000000000000000000
000000000000001111000011010011100000000000000010000110
000010000000100011100011100000001100000000010001000000
000000000000001001100010101001101110001000000100000000
000000000000001011100010010101010000001101000000000000
000100000110001011100000000111011010001001000100000000
000000000111001001000000001101000000001010000000000000
000100000000000101000000001101111001101001010000000000
000000000001000101000010100111011001110110100010000001
110000000001000111000000000101100000000001000000000101
100000000000100000100000000001101010000001010000000000

.ramb_tile 19 7
000000000000010000000000000000011010000000
000000011000100000000011100000000000000000
001000100000000000000000000000011000000000
100100001000001111000000000000000000000000
010000000000000000000000000000011010000000
010010000000000000000000000000000000000000
000000100001000000000000000000011000000000
000001000000011111000000000000000000000000
000001000001010000000000011000011010000000
000000100000100000000010100011000000000000
000000000001011000000000010000011000000000
000000000010100011000011110111000000000000
000000001110000000010000011000001110000000
000000000010000001000010101011010000000000
011010001010000000000000001000001100000000
010001000000000001000000000111010000000000

.logic_tile 20 7
000000000001000000000000000011011100010000100000100000
000000000010100000000000000000011111101000000000000111
001000000000000000000011110000000000000000000100000000
100010000000000000000011011101000000000010000000000010
010000000000100000000111100000000001000010000000000000
110000100100000000000110000000001111000000000000000000
000010100000100011100000010011000000000000000100000000
000000000001010000100011100000100000000001000010000100
000000000000011111010000010001100000000001000000000000
000000000000101111000011100011100000000011000010000000
000000000110000001000110100001100000000000000100000000
000000000000000000100010010000100000000001000000100000
000011100000010000000111101111111011010000100001000000
000000000000000000000000001011011010010000010000000000
110001000110001000000010001000000000000000000110000000
100110000000001111000100000011000000000010000000000010

.logic_tile 21 7
000000000000001000000111100000000000000000100101000000
000000000000001111000000000000001100000000000000000000
001000000001110001100000000000000000000000000110000000
100000000000000000000000000101000000000010000000000000
110100000000001000000000000111011001010000100001100001
110000000000001101000000000000101100101000000000000010
000000000000010001000010001001000000000010110100000000
000010101000001101100000000101001100000001010001000000
000000000000000011100000001001001111101101010100000000
000000001110001111000000000101101111101000010000000010
000000001110000000000011000111000000000000000100000000
000001000000000001000000000000000000000001000000000000
001000001100000011000111001111101100001001000100000000
000000000000001011100010001101100000000101000001000000
000000000000000000000111010000000001000000100100000000
000000001000000000000011000000001101000000000000000000

.logic_tile 22 7
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000111100000000000000000000110000000
100000001000000000000100001011001010000010000000000001
110000000000101000000000000000000000000000000000000000
110000000000010111000000000000000000000000000000000000
000100100100000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000101110000000111000001101011000000100100000000
000000000000010000000100000000101010000001011001000000
000000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000001000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000111111101001001000111010100000100
000000000000000000000011110111011111001001000000000000
001001001100100000000000000000000000000000000000000000
100000100000000000000011100000000000000000000000000000
010000000000001000000011001000000000000000100100000100
010000000000000011000000001001001101000000000000000000
000100100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000010011101010000000000000000000001
000000000000000000000011101011111111011110100101000000
000000000000000011000000001011001110010110100000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000100000001111000111110000000000000000000000000000

.logic_tile 24 7
000000000000000000000110000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000000000000000000000001000000000
100100000000000000000000000000001101000000000000000000
010000000000000000000010110101001000001100111110000000
110000000000000000000110000000100000110011000000000000
000000001110010000000000000000001000001100110100000001
000001001110000000000000000000001001110011000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001110000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000001000000000000000101000000000010000110000001
000100000000100000000000000000100000000000000010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000100100000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000001000000100100000010
000001000000000000000000000000001001000000000000000000
001010100000010111000000010000000000000000000000000000
100001001010000000100010110000000000000000000000000000
110000000000000000000000001101111110000110000000000000
010000000000000000000000001011110000000101000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000010100000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
000010000001000000000000010000000000000000000000000000
000001001100100000000011010000000000000000000000000000
000000100100000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000100
000000000000010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 4 8
000000000000101000000000011000000000000000100100000001
000000000001010001000011101011001000000010000001100000
001000000000000000000000000101001110000010000000000000
100000000000000000000000001111010000000111000000000000
010000000000000101100110010011000000000000000001100000
010000000000000000100010100000001011000000010000000000
000001000000000000000000000000000001000000100000000000
000010000000000000000000001101001111000000000000000000
000010000000000001100000000101011110000000000000000000
000001000000000000000000000000111110000000010011000000
000000000001010000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000100001100111110000000000000000000000000000
000000000001000000000011010000000000000000000000000000
110001000000000000000000010000001010000100000000000000
100010000000000000000010110000011100000000000010000000

.logic_tile 5 8
000000001101000000000000000101100000000000000110000000
000001000000110000000000000000000000000001000000000000
001000001111000001100000011001111100101001110010000000
100000000000100111000011110001001100011001110000000000
010000000000001000000111000000000001000000100100000000
110010100000001101000000000000001011000000000010000000
000000000000010011000111000000000001000000100100000000
000000000000000001000000000000001111000000000010100000
000100001010100111000000000011101011000110100000000000
000000000000010000000000000000101110000000010000100000
000001000000001001000011000001100001000000000000000000
000000000000001011100100000000101100000000010000000000
000001000100100000000000000000001110000100000100000000
000010000000000001000000000000000000000000000011000001
110000000000000101100000010000011010000100000100000001
100000000000000000110011010000000000000000000000000001

.ramt_tile 6 8
000001001111100000000000000000000000000000
000010000000000000000000000000000000000000
000010000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000010000000000000000000000
000000000000100000000000000000000000000000
000010000001000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000010000000000000000000000
000100000000000000010000000000000000000000
000000001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000100000000011100000011110000100000100100000
000010001001000000000000000000000000000000000000000000
001001000000000000000111001101111100111110000000000000
100010100000000000000100000011111001111111010000000000
010000000001000000000011100000000000000000000000000000
110000001110100000000100000000000000000000000000000000
000000001000000000000010000011100000000000000101000000
000000000000010000000010000000000000000001000000000000
000001000000000000000010000000000000000000000000000000
000010000000100000000100000000000000000000000000000000
000001001000001111000000000000000001000000100100000001
000010000000101111100010000000001001000000000010000000
000001000000000000000000001011011011101111110000000000
000000000000000000000000001011111011010110110000000000
000000000000001111000000000000011110000100000100000001
000000000000000011000000000000000000000000000000000000

.logic_tile 8 8
000000001100011000000010000000000000000000000000000000
000000000000101111000010001001001111000000100000000000
001000100000000000000111000000000001000000100000000000
100010100000000000000100001001001110000010100000100000
000000000000001000000111110001101100111100110000000000
000000001011000001000111101101101101111110110010000000
000010000000000000010000011111111100110100010001000000
000000001100000000000010001111101010111110100010000000
000000000000000001100000010011111010010111100000000000
000000000001000000000011110001111110001011100000000000
000001000001011101100111110111111100100001010100000100
000010000110101111100111100111011011000001010000000000
000010100000000011100011100000000000000000000100000001
000011100000000001000100001101000000000010000010000001
110000001110000111000010010000011111000000000100000100
100000000000001111100111000111001100010000000000000000

.logic_tile 9 8
000000001000110001100011110011111110000000000000000000
000010100000111001000011101101111010000100000000000000
001000000001011111100011110011101101000010000000000000
100000001010000001000110001001001010000000000000000000
110001001000000111000110010001101101000010000000000000
110000000000000000000010001011101110000000000000000000
000100000001000111000010000001111000100000000000000000
000100000001100001000111010001101011000000000000000000
000100000000011011100111101111011001000010000000000000
000000100000100111000011100101001101000000000000000000
000000000000000000000111000000011010000100000100000010
000000001100001111010110000000010000000000000000000000
000000000000001111100111100111111010000010000000000000
000000001000001011000111011001011000000000000000000000
000000000000001011100011010111101110000010000000000000
000000000000000111100011111011101111000000000001000000

.logic_tile 10 8
000000001110000011000010000111000000000000000000000000
000000000000000000100011110011100000000010000010000000
001000000000000111100110001111011001111101110000000000
100000000000000111100000000001001100011110100000000000
000000000000000101000010100101101010000000000100000100
000100001000000011100100000000101010001001010000000000
000001000001111011100000001011111110001000000100000000
000000100000101011000010001011000000000000000000000000
000000000000011001100000000001011000010110100100000000
000000000001110111000000000000011111101000010001000000
000110101010000001000011100001000000000010000010000000
000100000000000001000100001001100000000000000000000000
000000001010000111100010000011011010010100000100000000
000000000000000000000010000000011011001000000000000000
110001000110000001000000001111111010001000000100000000
100000100000000000000000000101000000000000000000000000

.logic_tile 11 8
000000000000000000000010110011001100000000000010000000
000000000001000000000011011101010000000100000000100001
001000000001010101100010101000001001000010000000000000
100000001100000000000100001001011110000000000000000001
110000000000100000000110000011001110000100000010000101
110000000001010000000100001101010000000000000000000000
000100001110000011110011110000000000000010000000000001
000100101110000000100011011001000000000000000000000000
000100000000000011100110010000000000000010000000000000
000010100001010000110110000111000000000000000000000001
000100001000100001000000001000000000000000000100000000
000100000001000000100000000001000000000010000000000000
000001100000101111000111111111001000110110110000000000
000001000001010111100011010101011110111110100000000000
000000000000100000000000001011011011101001010000000010
000000000001000001000000000011111011110110100010000110

.logic_tile 12 8
000000001000000000000000001000000000000000000100000001
000000000000000000000000001101000000000010000000000000
001010100000000000000000001011100000000001000010000000
100000100000000000000011101111100000000000000000000000
110000000000000001000000001101101111001111010001000000
110000000000000101000000001001011110101111110000000000
000000000000000000000010000101000000000000000100000000
000010100010000001000000000000000000000001000000000000
000001000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000111010001000000010000011110000100000100000000
000000000010000000000010010000010000000000000000000001
000001000010000000000010000000011100000100000100000000
000010000110000000000010000000000000000000000000000000
110110100110110111100010010000000001000010000000000000
100101000010100000100011100000001010000000000000000010

.logic_tile 13 8
000010000000000000000000001011101100001001000110000010
000101000000001111000000001101010000000101000000000000
001010100000001111100010101000011010000100000000000000
100001000110001011100100000111001111000100100001000000
110000000000000111000111110000001011000000100000000011
110000000000000000100111010001011100000000000010000000
000100000000100111000111100000011100000010000010000010
000100000000010000000100000000010000000000000000000000
000000000001000000000011101011111111111000110010000000
000000000000100000000100000001111110110000110000000100
000000001001011111000010010101000000000001110101000010
000000000001000111000110111011101110000000010000000000
000000001010000000000111110000000001000010000000000100
000100000000011001000110100000001111000000000000000000
000000101011001101100010001000001011000010000000100000
000100000000011011100011101001001000000000000000000000

.logic_tile 14 8
000010001000010001000010010111011101010110100010000111
000001100000000001000010010001101010001001010000100100
001000000000001101000000000011100000000010100000000000
100100000011001111100000000011101011000000100000000000
010000001100010000000011110111001010000000000000000100
110001000000100011000011010000010000001000000000000000
000000001100010001000000010001000001000000000000000000
000001000000100000100011011011101101000000100000000000
000100000010100111000111110111111011010000100001000000
000010100000010000000111011011011100010000010000000000
000011101010011001000010000001100001000001000010000000
000011100000001111000110100101001000000000000000000000
000010000100000000000000000001011110000100000100000000
000001100000000011000011100000010000000000000000100000
000000000000000000000000010000000001000000100100000000
000000000000010111000010101001001111000000000010000000

.logic_tile 15 8
000000000000101011000010101111001011100000000011000010
000000000000010011000000001001111111000000000010000001
001100000111010000000011100001011011110011000000000000
100101000000000000000011110101001101000000000000000000
110000001010110111100000000000011000000100000101000000
110010000000110101100010100000010000000000000000000000
000001000001001101000000000000001010000100000110000000
000000100100100001000000000000000000000000000000000000
000100001100000001100000000001001101110000000000000000
000000100000001101000000000111101101000000000000000000
000000000001010000000010010000000000000000000100000000
000000000110000000000110100001000000000010000001000000
000000000000001001000111110111000000000000100000000000
000000000000000011100010100000001100000000000000100000
110000000000000000000111001111111000100000000010000110
100000000000000000000100000101111011000000000000100000

.logic_tile 16 8
000000001000001000000110000101100000000000000100000000
000000001010101101000100000000101000000001000000000100
001010000000001000000000011111011100100010000000000000
100000100000001111000011110011101110000100010000000000
110000000100000111100000000011001100100000000000000000
010000000001010000000000000111011010000000010000000000
000000001010001000000110011000000001000000100100000000
000010000000100111000110100101001011000000000000000000
000001000000010001100110000101101110000000000100000000
000000000000000000000110000000110000000001000000000000
000100000000001001100011100001100001000000100100000001
000100000010010101100000000000001011000000000000000000
000010000000011101100110101011101001100010000000000000
000000000000001001000010001111111011001000100000000000
000000000000000000000110101001100000000000000100000000
000000000000000000000100001101100000000010000000000000

.logic_tile 17 8
000000000000001111000010100111100000000000000101000000
000010000000000101000000000000000000000001000001000001
001101100100010011100000000000011010000100000100000001
100101000111000000000010100000000000000000000001000000
010000000000000111100000000001011111100010000010000000
100000000000000000100000000011111011001000100000000000
000000000000000001000010101000000000000000000110000001
000001000000100000000011011101000000000010000001100100
000000000000001000010000000000000000000000100100000101
000000000000000001000000000000001111000000000000000001
000100000110010000000000000001100001000001110000000010
000001000000010000000000000001101000000001010000000000
000001000100000000000111100000000000000000000100000001
000010101100000000000100000101000000000010000000000101
000000100000010000000000010001000000000010000000000000
000010000000001111000010000000000000000000000000000000

.logic_tile 18 8
000000000110001111000000000101100000000000001000000000
000000000000001111000000000000000000000000000000001000
000010000000000000000110110011100000000000001000000000
000000000000010000000011110000001000000000000000000000
000000000001001111000000000101001000001100111000000000
000000000001101101000011110000101010110011000010000000
000000000000000000000000010101001000001100111000000000
000000001010000111000011100000001010110011000010000000
000010101000000000000000000001001000001100111000000000
000000000000000000000000000000001000110011000010000000
000000100000001000000000000001101000001100111000000000
000000001010101011000000000000101000110011000010000000
000000000000000000000000000001101000001100111001000000
000000000001010000000000000000101010110011000000000000
000000000000000000000000000101001001001100111001000000
000101000000000000000000000000001011110011000000000000

.ramt_tile 19 8
000010100000100000000111010001001010000000
000000101001000000000010010000110000000000
001000000010000000000111000011001000000000
100001000110100111000100000000010000000000
010000001010000011100111010011001010000000
110000100000001001100110010000010000000000
000000000000000000000011000011101000000000
000000000000000000000011100000010000000000
000010100000111011100000000101101010000001
000010100000010011000000000111110000000000
000000100000001000000000001111101000001000
000001001000001011000000000111010000000000
000000001110000111000000001001101010000000
000000000010000000100000001101110000000001
010001000000100011100000000101001000000000
010000100001000111000000000101010000010000

.logic_tile 20 8
000010100001010000000000001011011000100000010010000000
000001001101010000000011000011011111111110100000000000
001011000001110000000111000101011100000010000000000010
100011000000010000000000000000110000000000000000100100
110000000110000000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000001000000000000100000000
000000000010100000000000001011010000000100000001000000
000000000000001011100000010000011100000000000100000000
000000000000000111000011110011010000000100000001000000
000000000000101000000010011000000001000000000110000000
000000000000001111010011001011001110000000100000000000
000000000001000000000110110111111100000000000101000000
000000000010000000000111100000110000001000000000000000
110000000000000000000000000000000001000000000100000000
100000001100001111000011111111001101000000100001000000

.logic_tile 21 8
000000001110000000000000000000000000000000100100000000
000000000000000000000010000000001100000000000010000000
001010000110100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010000000001000111100000000000000000000000100101000000
010000001110000000100000000000001010000000000000000000
000010001110001011100000000011000000000000000110000000
000000000000001011100000000000100000000001000000000000
000010000000001000000000001011111010111111100000000000
000001000001010111000011110101001110111110000000000000
000010100110000111000111001000011100000010000000000100
000000000000000000000010011011010000000000000000000110
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000110110000000000000000000000000000
000000001100000000000010100000000000000000000000000000
001000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000011100000001000000100000100000000
110010101000000000000100000000010000000000000001000000
000010000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000100000000010000000110101101101110001101000000000001
000000001010100000000000001011110000000100000000100000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000001000000000000000110000000
100000000000100000000000000000100000000001000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000101000000
110000000000000000000000001111000000000010000000000000
000000100001000000000000000000000000000000000101000000
000100001000000000000000000011000000000010000000000000
000000000000001011000000000000000001000000100100000100
000000000000000111010000000000001100000000000000000000
000000000001001001000000000000000000000000000000000000
000101000000001101100000000000000000000000000000000000
000000000000000111000111000111011100101101010100000001
000000000000100000000110000111101100010100100000000000
000110000000000000000011100000000001000000100100000000
000001000000001011000100000000001110000000000000000000

.logic_tile 24 8
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001101000000000010100100
000000000000100000000000001000000000000000100000000010
000000000001010000000000001011001101000010100000000000
000010000001010111000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000010000000000011010000000000000000000000000000
001000000000000000000000000000001100000100000110000100
000000000000000000000000000000000000000000000010000001
110001000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010101100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000101100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100010000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000110100000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000111
001000000001010000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100100001
000000000110000111000000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000101000000000000000100000000
100000000000000000000000000000100000000001000000000001
110010000000000000010011000000000000000000000000000000
110010000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000101111000000000000000000000000000000000000000000
000001000100110000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000001110000000000000000000000000000000000100000000
100010100010000000000000001011000000000010000001000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001110000000000000000000000001000000100100000000
000000000000100000000000000000001001000000000011000100
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110010000000000010000000001000000100100000000
000000000000000000000011000000001111000000000000100000

.logic_tile 4 9
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
001000000000001000000000000011100001000000001000000000
100010000000001111000000000000101111000000000000000000
010000000000000000000111100111001001001100111000000000
110000000000000000000100000000001000110011000000000100
000000000000001000000000000000001001001100110000000010
000000000000001101000000000111001010110011000000000000
000000000001001000000000010000000000000000100110000000
000000000000101011000010100000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010010000000000000000000000000000
000000100110001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000010000010000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000

.logic_tile 5 9
000001000000000011100111100000001100000100000100000000
000010100000000000000111000000000000000000000001000000
001100000000000000000000000000000000000000000110000000
100100000000000011000000001001000000000010000000000000
110000001101100000000010010000011011000100000000000000
110000000001110000000010110000011111000000000000000000
000000000000000001000010010101100000000000000110000000
000000000110000111000111100000100000000001000000000000
000000000000000111000000000001011101110010110000000001
000000000000000000000000000111011110010001100000000000
000000100000000000000111000111001010010001100000000000
000001000000000000000000000111011011110001110000000000
000100000000100011000011110000000001000000100100000000
000000000000000111000110000000001000000000000000100000
000010100000000001100011101101101000111001110010000000
000001000000000000000100000101011111111110110000000000

.ramb_tile 6 9
000000001011000000000000000000000000000000
000000101010100000000000000000000000000000
000010100000000000000000000000000000000000
000000001110010000000000000000000000000000
000000001010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000010000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000100000000011100111101000000000000000100000000010
000011101110000000100100000011001011000010000000000000
001001000000000011100000001101000000000000000000000000
100010001100001111000000000111100000000011000000000000
000010000000010011100111100111100000000000000000000000
000000000100000000000000001101100000000011000000000000
000000000000000111100000010000001010000100000100000000
000000000000000000000010000000000000000000000001000000
000010100000010000000000000001100000000000000000000000
000001000001000111000000001101000000000011000000000000
000000000000001000000000000101001100000100000000000000
000000000000001011000000000000100000000001000000000000
000000001000000000000000001000001001000000000000000000
000000000000000000000000000111011010000110100000000000
110000000000110011000000001101011000110000100110000000
100000000001110111100010001101001000100000010000000000

.logic_tile 8 9
000000100000000000000000001111100000000000000000000000
000001000000100000000010001001100000000011000000000000
001000000000000000000000010000011100000100000110000000
100000000110000000000011110000010000000000000000000000
110000000000000000000000001000000000000000100000000000
110001000000000000000010001001001100000010000000000000
000000101000000000000000001000011000000100000000000000
000000000000000000000000001011010000000010000000000000
000000001101000000000000001000000000000000100000000000
000000000000000001000000001001001001000010000000000100
000011000000000111000111110000000001000000100101000000
000001000000001001000010100000001100000000000010000000
000001100000000000000010000000001011000000100000000000
000000000101000000000000000000011110000000000010000000
000100000000000111100000010001111100000100000000000100
000100000000000000100011000000100000000001000000000000

.logic_tile 9 9
000010100001000000000000000101011011000000000000000000
000001000000000101000000000101011111000010000000000000
001000000001000000000000011000000000000000000101000001
100000000001000000000011010111000000000010000000000000
000000000000000111100011111111111011000010000000000000
000000001111001111000110001011101100000000000000000000
000101000001001000000000010000001010000100100000000000
000100101010001111000011100000011111000000000000000000
000100100111011111000010000011101100000010000000000000
000001000000000001000011110111001101000000000001000000
000000000000000111000111100001001100100000000001000000
000000000101011001100111100111001011000000000000000000
000000000000001001000000011011000000000010000000000001
000000000001001111100011101001100000000000000010000000
000001001010000000000111100000000001000000100100000000
000000000000000111000011110000001101000000000001000000

.logic_tile 10 9
000000001110001000000000000000001010000100000100000001
000010101101011111000000000000010000000000000000000000
001000000000011000000000000001001100110010110000000000
100000001111011111000000000101001110110111110000000000
010000000000000111100111100000000000000010000000000001
110001000110000001100110001011000000000000000010000000
000110000000010111100000000111101100110110100000000000
000101000110100000000000000111011010111111010000000000
000100000000000000000000010000000000000000100100000010
000000000001001111000011110000001010000000000000000000
000000000010001000000000000000000000000000000100000000
000000000000000011000000001111000000000010000000100000
000010000000001000000000010000000001000010000010000100
000000100001010111000011010000001100000000000010000010
110000001000000111000000000101111000000000000000000101
100000000000000000100000000000000000001000000001000010

.logic_tile 11 9
000000000000001011000000010111000000001100110000000000
000000000000000001000010001101000000110011000000000000
001100000001010000000000000111100001000001000100000000
100100000010110000000010101101101110000001010000100000
000001000000000001000110001011011100111110100000000000
000010000100001101100010110111111010111001110000000000
000000000010011101000000000001001100000000000100000000
000000000001000001000000000000000000001000000000000000
000000000000001000000010001111001101111011110000000000
000000001000001011000000000111111010110110100000000000
000011100000000000000111100000000000000010000000000001
000010100110000000000100000001000000000000000000000000
000000000000101000000000011101100000000001000100000000
000000000001000111000011101111001001000010100000000010
110001000001011111100111000111111000000000000100000000
100010000000000101100100000000111010001001010000000000

.logic_tile 12 9
000100001110000001100111010000011000000100000101000000
000100000000001111100110000000000000000000000000000000
001100000000000111000000000111000000000000100000000010
100110101011000000000000000000101000000000000000000000
010010100001001000000000001111111010101001010000000000
010010100010100111000000000101111101111001010000000000
000001000000100111000111110111100000000000010000000000
000010100111000000100111110111001010000001110001000100
000001001010000101100011011001001100001111100000000000
000010100000000000000110111011111000101111110000000000
000100100000000001110000000000011010000100000100000000
000110000001010000100010010000010000000000000010000000
000000000000001001100110000000001100010000000000100000
000000000000000101000000000000001110000000000000000000
110100000000000011000000001000000000000010000000000000
100100000110000000000010000011000000000000000000000001

.logic_tile 13 9
000000000000100011100000010000001010000000100001000000
000000000000010000000010000000011011000000000001000000
001001000000010000000011101000001010000000000000000000
100010100001010000000000001111001100010000000000000100
000000000111000011000111011001111011110010110000000000
000000000000000000100010010011101010111011110000000000
000000000011010111100111000101111110000000000100000100
000000000000100001000100000000110000001000000000000000
000000000000000001100000000111111100000000000110000010
000000001010000000100010110000010000001000000000000000
000101000000100000000111000111101110000100000100000000
000010001111000111000000000000010000000000000000000000
000000000110000101000010000111100000000000000100000000
000000000000000000000100000000001101000000010000000000
110010001100000001100111000111001000010000100100000000
100000100000000011000110100000011000000000010000000000

.logic_tile 14 9
000000001100100001100110000011100001000000000010000010
000000000000010000000000000000101110000001000010000000
001000100001000101000111100111111001000010100000000000
100001000000100000100110011111111011000010000000000000
110011100000000101000000000001001011111000000000000000
110001000000000000000011010101011011111100000000000000
000000000000010101100111101101111100000010000000000000
000010101000110000000011100011000000000000000000000000
000010100000100111100000000001111110000110000100000000
000001000001010000000000000000110000000001000000000000
000000000101001011000110001000001110010000100010000000
000000100000100001000000000001001100000010100001000000
000100001010100011100011110001100000000001000000000000
000110100000010000000110110111000000000000000000000000
110000000011001001100110110000000001000000000000000100
100000000000100101000011101001001110000010000000000000

.logic_tile 15 9
000001001100000111100110100001100000000001000000000000
000000000000001101100011101111000000000000000000000000
001000000001000001100110000101101010111100010100100000
100000000010100000000110110101101100111101110000000000
110001000100000001000010111001000000000001000000000100
000000100000000001000110011001000000000000000000000000
000010100000100111100010010011011101110000100000000100
000001000001000101100110101001011011100000010000000000
000011101100011111000110000000000001000000000010000000
000001000000000001000100000011001101000000100010000000
000000000000001000000000001001011111000000000000000000
000010101010000101000010101111111001010000000000000000
000000000000100000000110100011001011010111100000000000
000000000000000000000000001101111100000111010000000000
010000001010000000000110010001001011010111100000000000
110000000000000000000110011011011010000111010000000000

.logic_tile 16 9
000000001110001001100110001111101000100010000000000000
000000000000001001100100001001111111001000100000000000
001000100000001101000110011000011100010110100100000000
100010001000001001000010011011011001010010100000100000
110000100000000000000010100000001010000100000111000001
000000000000000001000000000000000000000000000011000000
000000001010110111000000011101101011100000000000000000
000000000000100101000010010101011000000000000000000000
000010100100001011100000000001011100100000000000000000
000010100000000001100000000011001110000100000000000000
000000000001110001100010011001011001110011000000000000
000000000001010000000110001001001110000000000000000000
000000000000000011000111001001011010000010000010000000
000000001010000000000100000001011000000000000000000000
000011000001000000000000000000000000000000100100000010
000010100001000111000011100000001100000000000000000010

.logic_tile 17 9
000000000000000000000000000000000001000010000000000000
000010100000000000000010000000001111000000000000000000
001110100000010000000000000111000001000000010001000000
100000000100000000000000001101101101000000000010000000
010000000000000000000000010000001111000010000100000000
010000000000000000000011000000011010000000000000000010
000001000000000001000000000000011100000010000000000000
000000000000000000100000000000000000000000000000000000
000101000000100111000110000111100000000010000000000000
000000001000010000100100000000100000000000000000000000
000001000000001000000111110000000000000010000000000000
000000100000001001010111101011000000000000000000000000
000100101110000000000010010011000001000010100000000000
000000000000000000000010000000001101000001000000100000
110000100000101000000110011000000000000010000000000000
100011100100000111000111010111000000000000000000000000

.logic_tile 18 9
000000001110000000000111100001001001001100111010000000
000000000001000000000000000000101001110011000000010000
000000000001000101100000010101001000001100111010000000
000001001010000000000011100000101001110011000000000000
000000000000100000000110100101101001001100111010000000
000001000010000000000000000000101011110011000000000000
000000000000000000000011110101101000001100111000000000
000000000000010000000111110000101110110011000000000100
000100001010000000000111100011001001001100111000000100
000000000000000000000100000000101011110011000000000000
000000000110000111110000000101101000001100111000000000
000000100000000000000000000000101111110011000010000000
000010100000000000000000000001101001001100111000000000
000001000001001001000011110000001011110011000000000001
000000100000010000000000000101101001001100111000000100
000001001000000000000000000000101100110011000000000000

.ramb_tile 19 9
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000001001000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001011000000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 20 9
000000000001000000000000001101111001000010000000000000
000100000010100000000010001001001000000000000000100000
001000000000000101000110001000000000000000000100000000
100000000001000101000010100011001111000000100010000000
110000000000100000000010100101100001000001000000000001
110100000001010000000000001001101101000010100000000110
000000000000101011000010111011000000000001000100000000
000000000000010111000011110011000000000000000001000000
000010001000001111000110000101101111110110100010000000
000001100000001111100000000111101101110100010010000001
000000100000100111100000011101011010000010000000000000
000000000001000000100011001001111101000000000000000100
000000000000000011100111111011011111010110000000000000
000000000000000001000011101111011010101001010000000000
110000101110101000000111101000000001000000000100000000
100000001011001111000110010111001100000000100001000000

.logic_tile 21 9
000010100001110000000000010001100000000000000100000000
000000001010100000000011110000100000000001000010000000
001010101000000000000010100011100000000000000000000001
100000000000000111000100000101000000000001000000000000
010001000000001000000000000111100000000000000110000000
010011000000001111000000000000000000000001000000000000
000000001010000000000000000000001100000100000100000000
000000000000000000000011100000000000000000000001000000
000010000001011000000010100011100001000001100000000000
000001001010100011000100001111001101000001000000000001
000010100000010011100011110000001110000100000100000000
000000000110000001100111010000000000000000000010000000
000000000000000011100011100011100000000000000100000000
000000000000000000100000000000100000000001000010000000
000000000000000101100000001001111110111000110000000000
000000000000001111000000001101001101110000110000000010

.logic_tile 22 9
000000000000100000000011110000000000000000100100000000
000000001011000000000111110000001011000000000000000100
001010000001010000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110001000000010000000111010001101000000100000000000001
000010000100100000000011110000110000001001000010000000
000000001101001000000000001001001110100000010000000000
000000000000000101000000000011111110010100000000100000
000000000000000000000011100111011100100000000000000000
000000000000000000000100000111001111000000000000100000
000001000001010001000000000000000000000010000000000000
000000100000100000000000001011001011000000000000000000
000000101010000001000011100000011010000100000100000000
000000000000000001000100000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000111100011011000111001010100000010
000000000000000000000011101101111111110000000000000000
001000000000100001100110101000011101000110000100000010
100100001011010000000100000101001000010100000000000000
000000000000000000000011100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001000001000011100000000000
000000000000001001000000000011101110000001000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000000001001001111000000100000000001

.logic_tile 24 9
000010000000000111100000001000000000000000000100000000
000000000000000000000000001111000000000010000000000100
001100000000000111000000010000000000000000100100000000
100000000000000000100011010000001000000000000000000100
110010000001010000000000000000000000000000000000000000
010000001011010000000000000000000000000000000000000000
000000000001010000010000000111100000000000000100000000
000010100000000000000000000000000000000001000000000001
000000000010010000000000010000011000000100000100000000
000000000110100000000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111011100001101000000000010
000010100100000000000010001001110000001100000000000000
000000000000000111100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ipcon_tile 25 9
000000100000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000001000001010000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000010001110100000000000000000000000110000110000001000
000001000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010101111000000000000000000000000000000000000000000
000001000000100000010000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110010000000000000000110000111100000000000100100000100
100001000000000000000000000000101101000000000000000100

.logic_tile 2 10
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110100100000100000000000000000011000000100000101000000
110111000001010000000000000000010000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001010100001010000000000000000000000000000000000000000
100000001100100000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000011110000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000110000000000000000000000011000000000000000100000000
000100000110000000000000000000100000000001000000000000

.logic_tile 4 10
000000000000001000000000000011000001000000000000000011
000000000000000111000011000000101110000000010011000001
001010000000010000000011110000000001000000100110000000
100000000000000000000110110000001001000000000010000000
000000000100000000000111000011011010000000000010000101
000000000000000000000100000000100000001000000001000001
000100000110001000000010010000000001000010000000000100
000100000000000001000011010000001101000000000000000000
000010000000000000000110100000000000000000000100000000
000010000000000000010100000001000000000010000000000000
000000000000010000000110100001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000010000000000000000011011000000000000000100
000000000010000000010000001101011011000100000001000000
000000100000000001100000000001100000000010000000000000
000000000000000000000000000000100000000000000000000100

.logic_tile 5 10
000000000001001101100000001001011100000010000000000100
000000000000000101100011111001010000001011000000000000
001011000000000000000111010000000000000010000000000010
100010000001011101000111100000001101000000000000000000
110100001100000000000011100101111001000000100110000000
100000000000001111000100000000111000101000010000100000
000000000000000111000000011101001000001000000100000000
000000000000000101100011111001110000001101000000000000
000100000010100001000110001000001110000100000010000000
000100000001000000100000000101010000000010000000000000
000000100001000000000111101001000000000000100000000001
000010000000100000000100000101001100000001110010000001
000000000000100000000110010000000000000000000000000000
000001000010000000000011100000000000000000000000000000
000100000000000000000000001111000000000000010101000000
000100000000000000000000001001101010000001110000000000

.ramt_tile 6 10
000001001110100000000000000000000000000000
000010000001010000000000000000000000000000
000010100000010000000000000000000000000000
000000000100000000000000000000000000000000
000100001010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000001000000000000000000000000000000
000010000001000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 10
000001000000010000000000000101100001000000001000000000
000010000000010000000010100000001011000000000000000000
000000000000000101000000000101001000001100111000000000
000001000100000101000000000000100000110011000000000100
000000000000001101000110010001101000001100111000000010
000010101000001001000110010000000000110011000000000000
000001000110001000000011100101001000001100111000000000
000000000000001001000100000000000000110011000000000000
000001000001000000000000000101001000001100111010000000
000000100000110000000000000000000000110011000000000000
000000000001100000000000000001101000001100111010000000
000010100100110000010000000000000000110011000000000000
000000100000010000000000000101001000001100111000000000
000001101001010000000000000000100000110011000000000000
000000000110000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000001000000

.logic_tile 8 10
000000000000101111000000010000011100000100100000000000
000001000001001101000011110000011001000000000000000000
001000001010000000000010000000011101010100000101000000
100001000000100000000100000001011100010000100000000100
110001000000000011100110100001001111010100000100000000
100010001100000000100000000000011110100000010000100000
000001000001001011000000011000001010000100000101000000
000110101101000011000010101101001000010100100001000000
000110101100000000000000000000000000000000100000000000
000001000000000111000000001001001000000010000000000000
000000000101000011100011110101101010010000000100000100
000001000000110000000011110000011000101001000000000000
000010001101000000000000010001011010010100000100000000
000001000000000000000010110000001100100000010000100000
000000000000000101000000001000001000000100000000000000
000000000000000000100000001001010000000010000000000000

.logic_tile 9 10
000000000000001000000010000111111001010110000000000000
000010100010000001000110000000111001000001000000000000
001010100001000011100011110001000000000010000000000000
100000000000100000000111010000001100000000000000000000
010010101010000101000011111111111010110111110010000000
010001000000001101000011110011001010110001110000000000
000000100000100001100111110101100000000000100100000000
000000000000010001000111110000001111000000000000000010
000100000001000101000111100101011100010111100000000000
000000000000001101000011111111101100000111010000000000
000010100001010001000010010011101011000001000000000000
000010101000000111110011111001111101010110000000000000
000000000000000001100011110101001101101100010000000000
000000000000000000000111010111011110111100110011000000
000011000001010111100000001011011011010111100000000100
000010001010100001100011110001111011000111010000000000

.logic_tile 10 10
000010001000000011100000010011001100000111110000000000
000001000000000000000011100111101101011111110001000000
001000100001011111000000000111000000000000100010000010
100001001010001111100000000000001100000000000000000100
010000000000000001100000001101100000000001000000000000
010000000001000000000000000011001111000001010010000000
000000000000011111000000000101011111000000010000000001
000000001110000101000000000001011100000010110000000000
000000000110100001100010000000001110000100000101000000
000000000001011011100011110000010000000000000000000000
000011100000000011100010000001100000000000000100000001
000001000010100001000100000000000000000001000000000000
000000000000000101100010010011011000011111100000000000
000000100000100000100010110111001100010111110010000000
110000000001010000000011101101100001000001010000000001
100000000100000000000010001111001101000010010000000000

.logic_tile 11 10
000000000000100000000000000001101111111011110000000000
000000000001010000000000001011011111101011010000000000
001000000111010111100000000011111010000000000100000000
100001000000000000100011110000100000001000000000000000
000100101010000000000111101001111011101111010000000000
000100000000000000000000001111001011101011110000000000
000000101110001111000111100101100001000000000100000000
000001001011000111000000000000001101000000010000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000010010101001111000000100000000000
000110100010010000000110110111111010000000000100000000
000101000000100000000010100000000000001000000000000000
000000000000000000000110100000011111010000000100000000
000000100000000000000010000000001010000000000000000000
110000000110001101100011000101011001111111110100000000
100000000000000101000010011011111111111101110001000000

.logic_tile 12 10
000100000001000101100010000111100000000000001000000000
000000000000100000000000000000001111000000000000000000
000011000000011101100111110011001001001100111000000000
000011100000100101000010010000001001110011000000000000
000000000110000111000110100011101001001100111000000000
000000100111010000000000000000001001110011000000000000
000010101010100001000000010001101000001100111000000000
000000000000010000100010100000001001110011000000000000
000000000100001000000000000101101000001100111000000000
000000000000000101000000000000101110110011000000000000
000100000000000001100000000101101001001100111000000000
000100100000000000100000000000001000110011000000000000
000001000000100001010110000001001000001100111000000000
000000100000010000100100000000001010110011000000000000
000010000000000000000000000101001001001100111000000000
000000000000001011000011110000101111110011000000000000

.logic_tile 13 10
000000000010000101010000000011000000000001000100000000
000010100000000000100010110101100000000000000000000000
001000000000100000000010100000011110010000000100000000
100000000111000000000100000000011101000000000000000000
000000000110000101100000000111000001000000000100000000
000000000000000000000000000000001101000000010000000100
000010100001000000000000000001000000000000000100000000
000010101011010000000000000000101110000000010000000000
000110000001000000000011000001001110000000000100000000
000100000000000000000011000000000000001000000000000000
000001000000101000000000001000000000000000000100000000
000010001011011101000011001001001110000000100000000000
000000000000011000000000000111000000000001000100000000
000000000000100111000000001011000000000000000000000100
110110001011010000000010100011100000000001000100000100
100110000001010000000100000111000000000000000000000000

.logic_tile 14 10
000000000000001011100000000111101100001101000000000000
000000000000000111100010100011000000001000000001000000
001001000000011001100011100011101110010111100000000000
100010000111101011000111111101001000111011110000000000
000110100000000111000000011011111000011101010000000000
000100001101011111100011001111011111011110100011000100
000000000001011000000111010101100000000000000100100000
000100001010100011000011110000101010000001000000000000
000000001000001001000010111111100000000001000010000000
000000000000011001000011101001100000000011000001000100
000001100000010111000000001011011000001001000110100000
000010100000001011110000000001100000001100000001000100
000000000000000011000111100101101100000000000000100100
000000000000000000100000001001010000001000000000000010
110100001000100000000010011001001010000001000100000000
100100001101000001000011101101000000000110000001000000

.logic_tile 15 10
000001100001011101000000001111001011100000000000000000
000010001000001101000000001111001011000100000000000000
001100000001011000000000001001011000100000000000000010
100000000000101001000000000101001000000000000011100100
000000000110000111000011000000000000000000100100100000
000001000001011101000100000000001010000000000000000010
000001000000000000000110000001000001000000000000000000
000000100000001101000100000001001010000000100000000000
000000000000001011100000010011011100000010000100000001
000000000100000001100011110000001101100001010000000000
000001000000110001100000000101011101000110000000000000
000000000000000001000000000000101110000001010000000000
000001000000100101000000001111001110000000000000000000
000000001110000101000010100111101110000010000000000000
000000000110001101000010101001001100100000000010000010
000000000000000001000000000101001000000000000000000100

.logic_tile 16 10
000001000000000011100011000101001010000100000000000000
000010000000001111000010010001010000001100000000000000
001000000000011011100000011001101001101001010000000000
100000001110000011100010111011111011111001010011000000
010001001000000000000111010101101101000110100000000000
110010100000000111000010001001011000001111110000000000
000010100001010111000000000000011110000100000100100000
000000000000000011100010000000000000000000000000000000
000001000000101000000011100000011110000010000000000000
000010000000001011000110000000010000000000000000000000
000011100000000111100010000011101100001001010000000000
000010101110000000100110010111111001000000000000000100
000000001010101000000110000001101111000000000000000000
000000000001000001000110110000011010100000000000000000
110010001110000001000000000011001111010110000010000000
100001000000000000000010010001011100000110000000000000

.logic_tile 17 10
000000000000001111000000010101100000000000001000000000
000100000001011101100011100000000000000000000000001000
000000000001111000000000000001000000000000001000000000
000000000000110101000000000000001100000000000000000000
000000000000000000000000010101001000001100111010000000
000000000000000000000010110000101110110011000000000000
000000000001010101100000000001001000001100111000000000
000000100000001111100000000000101100110011000010000000
000000001110000111100000000011001001001100111000000000
000000001111010000000000000000001110110011000000000000
000000001111110000000000000001101000001100111000000000
000001000000110000010000000000001100110011000000000001
000001000000000111100000000011001001001100111000000000
000010100000000000000000000000001010110011000010000000
000000100001000101100000000111001000001100111010000000
000010001000110000000000000000001000110011000000000000

.logic_tile 18 10
000010101100000000000000010011001001001100111000000000
000000000000000000000011110000101011110011000000010001
001001000010110000000000010011001000001100111000000000
100010100000010000000010000000001101110011000000000001
010000000000000000000111000011001001001100111000000000
010100000000001101000000000000101111110011000001000000
000000000001011000000110000000001001001100110000000000
000010000000001111000000001011001110110011000001000000
000000000110101101100010000011011111001011100000000000
000000000000011001100000001101011100010111100000100000
000000000001001000000000000000000000000010000000000000
000000001010101101000000000101000000000000000000000000
000001000110000000000000001000000001000000000100000000
000000100000000000000000000111001001000010000000100001
110011100000001011100110000000000001000010000000000000
100000001011011001100110010000001010000000000000000000

.ramt_tile 19 10
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000100000000000000000000000000000
000010000000010000000000000000000000000000
000010000001000000000000000000000000000000
000000000110000000000000000000000000000000
000001001010000000000000000000000000000000
000000100100000000000000000000000000000000
000010101011000000000000000000000000000000
000001000001100000000000000000000000000000
000001000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000100000000000000000010000000000000000000100000000
000000000000000000000011111011000000000010000000000100
001100000000000000000000010000000001000010000001000000
100000001100000000000011010000001100000000000000000000
010000000000000000000110110101000000000010000000000000
010000001110000000000110110000100000000000000001000000
000000000000100111000000001101011110000111000011100110
000000001000000000000000001111110000001111000011100111
000000000001001000000000011111000000000001000000000000
000000000001100001000010110111101100000000000001000000
000000000011000011100000000000011000000100000100100000
000001000010000000100011110000010000000000000000000000
000000101000000001000000000000000000000000000110000000
000000000000100000100011100111000000000010000000000000
000100100000000001100110001101111101100000000000000000
000100000000101001000010000011011110000000000000000000

.logic_tile 21 10
000001000000000111000000000000000000000000100100000010
000010100001010000000000000000001100000000000001000000
001010100000000111100010101000000000000010000001000000
100000000000000000110100000001000000000000000000000000
110000000000100000000000000011101011000110000101000000
000000000000010000000010010000111101001001010000000000
000100100110000111000011000101100000000000000101000001
000001000110000000100000000000100000000001000001000000
000001000000001001000111000011000000000000000110000101
000000000000000011100000000000100000000001000010000000
000000000000000000000010011101100001000010110111000000
000000000010000000000110011001001111000000010000000100
000000100000000000000000001011000001000011010100000000
000001000000000000000000000101001111000001000010100000
000100001000000000000010100000000000000000100100000100
000000000000010000000110010000001000000000000000000000

.logic_tile 22 10
000011100000000001000010000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
100000000000101111000011100000000000000000000000000000
000000000110000000000111100000011111010100100010000000
000000000110000000000110100000011111000000000000100001
000000000001010000000000011111001011001111110010000000
000000000000000001010010001101111010001001110000000000
000000000000000001000010001001001100000101000100000000
000000000001000000100100001001110000000110000000100010
000010000000000000000000000001011000110011000000000000
000010101000000000000010000011001000000000000000000000
000000000000100000000111100000000000000000100110000000
000000000001010000000100000000001111000000000000000000
110000100000100000000010000011100000000000100000000000
100000001001000000000011110000101011000001010000000001

.logic_tile 23 10
000101100000000000000111101111101001100000000001000000
000011000000000000000110000111111100000000000000000000
001000000000000000000000000000000000000010000000000000
100001000100000000000000001001000000000000000001000000
010000000000000101000000000000011110000010000001000000
010000000000000111100000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000001001000100000000011110000000000000000000000000000
000100000000000000000000000000011100000100000100000100
000000001000000000000000000000011010000000000000000000
000000100000001000000111000000000001000000100100000001
000000000010000101000000000000001011000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000111100111100111101110010100000000100000
000000000000100000100110100000111010100000010001000000

.logic_tile 24 10
000000000000000000000011100000001011001100110000000000
000000000000000000000100000000011000110011000000000000
001000000000010111100000000000000001000010000101000000
100000000000001001000000001001001000000000000001000000
011001000000001000000010010000011010000010000000000000
110000000000000001000010000000000000000000000001000000
000000000000001000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000100000000000000000000000001001010000010000100000000
000010100000000000000000000000100000000000000000000000
000010001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000001000000000111100000011110000010000110000000
000000000000000000000000000000011001000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000010000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000001000000000000000101001101111110100000000100
000000000000100000000000000101011001111110110000000000
001000000000000000000000000000000001000000100100000001
100000000000000000000010010000001110000000000000000000
110000001100000111000010000000000000000000000000000000
110000000010010011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100100000000000011100000000000000000000000000000
000011000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000101000000000000000100000000
000000000000001101000000000000100000000001000000000010

.logic_tile 2 11
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
100000000001110000000000000000000000000000000000000000
110001100000101000000011000000000000000000000000000000
110011101010011111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000100000001000011000101000000000000100100000000
000000000000000000100000000111001011000000000000000000
000000000000000000000000000111001011000100000100000100
000000000000000111000000000000011110000000000000000000

.logic_tile 3 11
000001000010000000000000000000000000000000100100000000
000000000100000000000000000000001011000000000000100000
001000000000010000000000000000000000000000000100000000
100000000000000000000000001101000000000010000001000000
110010100000000000000111010000000000000000000000000000
010000000000000000000111100000000000000000000000000000
000000000000000000000000000111100000000000000100000001
000000000000001001000000000000000000000001000000000000
000110100000000001000000010000001100000100000100000010
000000000000000000000011000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001110000100000100000000
000000000000000011000000000000000000000000000001000000
000000000000000111000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000100

.logic_tile 4 11
000110000000000000000000000000000000000000000100000000
000100000000000000000011101001000000000010000001000000
001000000000000111100000000000011100000010000000000100
100000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000100000010
100001000000001101000000001001000000000010000000000110
000000100000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000101
000110000000001000000000001101011110111101010000000001
000000000000001011000011101011001010111110110010100100
000000000000001000000000000011000000000000000100000001
000000001100000101000010110000100000000001000010000100
000000000000000111000000000000000000000000100100000010
000000000010000000100000000000001110000000000000000000
000010101010000000000000000011000000000000000110000001
000001000000000101000000000000000000000001000001000000

.logic_tile 5 11
000010100001000000000000010011111100000000000011000000
000001001000000000000011100000010000001000000011000001
001000000000011000000000011000011110010000000100000000
100000001100101111000011111111011011010110000010000000
110100001000000000000111111101001100001101000100000000
100110100000000000000010111001100000000100000000000100
000010100000001000000000000000001010000100000000000000
000001000000001101010000001011010000000010000010000000
000000000000100001100011111101101010001001000100000000
000000000001000000000110001011010000001010000000000000
000000000000010011110010110001101100001101000100100010
000000001010001111000110001101010000001000000000000000
000000000000000000000000001000001010010000000100000000
000000000000100000000000000011011001010010100000000000
000110000000000000000010000000011100000010000000000010
000000000000000000000011110000010000000000000000000000

.ramb_tile 6 11
000010001100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010100000000000000000000000000000
000000000000000000000000000000000000000000
000010101000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000001000000000000000000000001001001100111001000000
000000000000000000000000000000001000110011000000010000
000000000000001000000000000000001000001100111000000000
000000000000001111000000000000001010110011000001000000
000001001010001000000000000011101000001100111000000010
000000000000001001000000000000000000110011000000000000
000001001111011000000110000101101000001100111000000010
000010000000001001000100000000100000110011000000000000
000000000010000000000000000000001001001100111000000010
000000000000000000000000000000001101110011000000000000
000001000001000011100000000111001000001100111000000000
000000100000100000100011110000100000110011000000000000
000000000000100000000110100111101000001100111000000000
000000001010010000000000000000100000110011000001000000
000100001000000000000000000000001001001100111000000000
000000000000000000000010000000001010110011000001000000

.logic_tile 8 11
000000000000100011000111101001011000000000000111000000
000000000001010000000100000001011111100000000001000100
001000100000000111100111100101100000000010000100000001
100001100000011111000000000000000000000000001000000000
000000001011000000000000000001000000000000000111000010
000000000011000001000000000000100000000001000000100000
000000000000000101100000001000000000000000100000000000
000000100000000000100000000001001010000010000000000000
000010100000000000000000000000011100000100000101000000
000101000000000000000000000000000000000000000000000000
000010101011010111100000001000000000000000100000000000
000000001110000000100000000001001111000010000000000000
000001001000000000000111110000000001000000100110000000
000010100000000000000011000000001010000000000000000000
110010100000000000000000001000000001000000100000000000
000000000000000000000010000001001111000010000000000000

.logic_tile 9 11
000000000000000001100010010111011110000000000000000010
000000000000100101100011110111000000000010000011000000
001100001011010111000000000000000001000000100100000000
100101000100100000000000000000001000000000000001000000
010000001000000111100010000000000000000000100100000000
010000000000000000100000000000001100000000000000100000
000000000000011000000000000111001011010100000000000000
000000000100101111000000000001011010010000100000000000
000010100000000101000000000011101110000010000000000000
000001000110000111000000000001000000000000000000000000
000000000001000001000000010011100000000000000100000000
000000001110100101000011000000100000000001000000000000
000000000000001101100000000001011110000100000000000000
000000000011011011010000000000110000000001000001000000
000110100000101000000000000011101010000000000000000001
000101100001000111000010000000001100000001000010100000

.logic_tile 10 11
000000001100001001000110001101000000000010000011000010
000000000000000101100011100001001000000011000000000001
001000100000001000000000011000000000000010000000000010
100001000110000101000011001101001010000000000000000100
010000000000100000000000000111100001000000100100000000
010000001100011111000000000000101011000000000010000000
000010000000000001000010101011111110000001000000000000
000001000000001101000111110101001110010110000000000000
000001000110000001000000011101101100001001000000000000
000000000000100000000011100111001101000001010000000000
000000000111011111000000010000011010000100000100100000
000000000000100111100011000000001001000000000000000000
000101001000101000000000001011111011000100000000000000
000110000000010111000000001011001001101100000000000000
000000000000101111000000011000000000000000100110000000
000000001011010001100010000111001000000000000000000000

.logic_tile 11 11
000001000000010000000000000101111110000000000100000000
000010000010010000000000000000010000001000000000000000
001010000000000000000000000000001010000010000000000000
100010000011000000000000000000000000000000000001000000
000100001000010001000000000011011010000000000100000000
000000000001010000000000000000100000001000000000000000
000000000000000000000000001000000001000000000100000000
000000000000000011000000000111001010000000100000000000
000001001000000000000110100101100000000000000100000000
000010000000000000000000000000001110000000010000000000
000001000000010000000000000000000001000000000100000000
000010001010100000000000001111001010000000100000000000
000000001100101101100111010111011010000000000100000000
000000000000010101000010100000000000001000000000000000
110000000000001000000000010000001110000010000010000000
100000000010100101000010100000010000000000000000000000

.logic_tile 12 11
000001101010001000000000000101001001001100111000000000
000000000001010101010000000000001001110011000000010000
000001000000001101100011110001101001001100111000000000
000010101110100101000010100000001100110011000000000000
000001001100100001100110110001101001001100111000000000
000000100001000001100010100000001111110011000000000000
000000000000001000000110100011001000001100111000000000
000000000000001111000000000000101011110011000000000000
000011100000100000000000010111101000001100111000000000
000010001011000000000011100000101011110011000000000000
000000001010100111000000000101101001001100111001000000
000000001000010000100000000000101010110011000000000000
000000001100000000000000000001101000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000010000101001001001100111000000000
000000000001000001000010000000001110110011000000000000

.logic_tile 13 11
000000000001010111100010100001100000000000001000000000
000000000000000111100000000000001100000000000000000000
000010101010000011000000010001101001001100111000000000
000001001101000101100011100000001010110011000000000000
000000001000000000000000000001001001001100111000000000
000100000000000000000000000000101001110011000000000000
000010000000010101000000010111101001001100111000000000
000000100000101001000011010000101011110011000000000000
000000000010011000000110100011001001001100111000000000
000000001011011011000000000000101100110011000000000000
000000000000001001000000000001001001001100111000000000
000000000001010011100000000000001110110011000000000000
000000001100000000000000000001001001001100111000000000
000000000001000000000000000000001110110011000000000000
000011000001001101100110100101101001001100111000000000
000110001000000101000000000000001100110011000000000000

.logic_tile 14 11
000000000000000000000011000000011111010000000100000000
000000001110000000000100000000001110000000000000000000
001010100000100101100000010011011110000000000100000000
100011100000010000000010100000100000001000000000000100
000000000000000000000110101111100000000001000100000000
000110000000100000000000000111100000000000000000000000
000001100000001000000000011000011110000000000100000000
000001001110000101000010110101000000000100000000000000
000000001000000000000000001001100000000001000100000000
000100000000000000000010110111000000000000000000000000
000000100000010000000000000111111000000000000100000000
000000000001000000000000000000010000001000000000000000
000010000000000000000000000001011010000000000100000000
000101000110000000000000000000110000001000000001000000
110010000000000001000000000111101010000000000100000000
100001000000101101100010110000010000001000000000000000

.logic_tile 15 11
001000000110010101000110011011011110100010000000000000
000000100000100000100011110101111010000100010000000000
001000000000000001000110001111011001000000010000000000
100000000110001001100000001101101010000000000000000000
010000001000000101100010000111111000000010000000000000
110010100001000000100000000111001100000000000000000000
000101100000001111000110001111111010000000000000000001
000101001000000001000110000011011000000100000000100000
000000001010011001100010010000001110000100000110000000
000000100000000011000010110000010000000000000010000000
000000000000000011000000001001001100000001010000100000
000100000111000000100000001001111100000001110000000000
000000000000100101000111110000001001010110100000000000
000001001001000000100111101111011111010110000001000000
110000000000000101000111000101111110000000000011100111
000000000000001101100010000000100000000001000001100001

.logic_tile 16 11
000000101000000011100111100000001000000100000100000111
000000100000000000100100000000010000000000000001000000
001000000000000001000111010001100000000000000100100000
100000000000000000100011100000100000000001000011000000
010010100000110101000011110000000000000000000110100010
100001000000010000100010001011000000000010000000000000
000000100000000000000110100000000001000000100100000010
000000000000000000000100000000001111000000000001000000
000000000001000111100011111001001100010000110010000000
000000000000000000100111111101001011000000100000000000
000000000110000000000000000000000000000000100111100000
000001000000100001000000000000001101000000000000100100
000000000000010001100000001000011000000010000000000000
000010100000000000000000000011010000000000000000000000
000100000000000000000000011111001010110011000000000000
000000001100000000000011110001001011000000000000000000

.logic_tile 17 11
000011100000000000000000010101101000001100111000000000
000001000001010000000011000000101010110011000000010000
001000001010101000000000000011101001001100111000000000
100000000001010001000011000000001011110011000000000000
010000001010000111000000010101101001001100111000000000
010000000000000000100011010000101000110011000000000000
000010000001101011100010011000001001001100110000000000
000000000100001011100010111101001100110011000000000000
000000000000100000000000000000000001000010000000000000
000000000000000000000000000000001111000000000000000000
000000000000001001110000000000000001000010000000000000
000000001100000101000000000000001111000000000000000000
000001000100000000000000001101101011000000000000000000
000010100000000000000000000101011011010000000000000100
110010100001000000000110110001100000000000000100000000
100000000000000000000010100000100000000001000010000000

.logic_tile 18 11
000000000000000101100000000111100001000010000100000000
000000000000000000000011110000001101000000000001000000
001000000000000000000000000000000000000000000000000000
100000000010100000000000000000000000000000000000000000
010000001100101000000110111001000000000010000100000000
010000000000010101000010101011000000000000000000000000
000000001011000000000000001011011111100000000010000000
000100000000000000000000001011101111000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000010000000001101000000000000000000
000001000001010000000110010000011100000010000100000000
000010000000000000000010110000011010000000000000000010
000000001000100000000000001000000000000010000100000000
000010000000010000000000001011001011000000000000000000
000000000000101001100000010011100000000010000100000000
000010100000001001000010000000101011000000000000000000

.ramb_tile 19 11
000001001010100000000000000000000000000000
000010000000010000000000000000000000000000
000010000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000001000100000000000000000000000000000
000000000001010000000000000000000000000000
000110000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000110000000000000000000000000000000
000010101111000000000000000000000000000000
000000000110000000000000000000000000000000
000101001110000000000000000000000000000000

.logic_tile 20 11
000001000000001000000000001000000000000000000100000000
000010000010001111000010111001000000000010000001000000
001010100000010000000111100000011110000100000110000000
100001000000100000000010100000010000000000000000000000
000001000001010000000010000000000000000010000000000000
000100000001100000000000000000001000000000000001000000
000000000010001000000111100101111101111101010000000000
000000000000001111000110111011111010111000100010000101
000010100000010011100011110101100000000001000000000000
000001001110100000000011001011101110000011010000000000
000000000010001000000000011000011100010100000000000010
000000000010000001000010001001001100000110000000000000
000010000000000111000000000111000000000000000100000000
000001000000000000000011010000100000000001000000000000
110000001110100000000111101101001000000100000000000000
000000001011000000000100001001110000001110000000000000

.logic_tile 21 11
000010000000000000000000000101100000000000000100000000
000001000000000111000011010000100000000001000010000001
001010100000001000000010100011100000000000000100000001
100101000000001111000100000000000000000001000010000000
010001000000000000000000000101000000000000000101000010
010010000000000000000011100000100000000001000001000101
000010100001100000000000000000000001000000100100000001
000000001000001101000010110000001010000000000010000000
000000000000010000000010000000000001000000100100000101
000000000000100000000111110000001000000000000000000000
000010001010000000000000000111100001000000100000000000
000100000000001001000000001111001001000001110000000000
000010001010010000000000010000001100000100000100000100
000000100000100000000010110000010000000000000000100000
000000000000011001000000001001001100000101000000000000
000000000100101111000000000111010000001001000000000000

.logic_tile 22 11
000000000000100011100011101000000000000000000100100000
000000000000011011000100000111000000000010000001000010
001000000001011001100011100001111110000000000010000000
100000001010111101000111100000011110100001000000000000
110000000000000011100000010011101010100010000000000000
010000000000000111000010001111001010000100010000000000
000110000000001101000000011000011010000000000010000111
000010000000001111000010001101001011010000000001000101
000000000110101000000110100001001100100010000000000000
000000000000010101000010010111011100000100010000000000
000010000001011111100011001111011100100010000000000000
000000000000100101100110011001101001001000100000000000
000000001000001001000010001101100000000000010000000000
000000000001000011000000001011001000000010000000000000
110010000000000011100011001001111001100000000000000000
100101001000000000000100001011011000000000010000000000

.logic_tile 23 11
000000100000001011000000000101000000000000000100000000
000001000000000001100000000000000000000001000000000000
001000000000000001100111110101011111001000000000000000
100001000000100000000111111111101010000110100000000000
110001000000001001000011100001111011000000000010000011
110010001010000111000100000000011111100000000001000001
000000000000000011100110010101000000000000000100000000
000000000010001001100010000000000000000001000000000000
000000000000100000000110000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000100000100000000000001001011010100010000000000000
000000000001000000000000001001011000000100010000000000
000000000000001000000011100011011111100010000000000000
000000001010000111000010001101101001000100010000000000
000000000000001111100011100000000000000000100100000000
000000001000000001000100000000001110000000000010000000

.logic_tile 24 11
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000110010101000000000000000000000000000000000000
010000000000000111100110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010001111101010100000000000000
000000000000100000000010000000011111101000010000000000
000001000000000000000000000011101110000010000000000001
000011000000000000000010011011101010000000000000000000
000000100000010000000010011011001010010000000000000000
000000000000000000000111011011101110000000000000000100
000000000000001000000000001101100000000010000100000000
000010000000001011000000001011100000000000000000000000
000001000000000000000000000000000000000000000000000000
000110100000000000000011100000000000000000000000000000

.dsp1_tile 25 11
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000011011111000000000000000001000000000100000000
000000000000000001100010111111001010000000100000000000
001000000000001000000110010001011001000010000000000000
100000001110000001000011001101001111000000000000000000
110000000000000001000010110101100000000000000100000000
010000000110000000100110000000001111000000010000000000
000010000000010101000000011111100000000000010000000000
000000001100001101100010011001101100000000000000000000
000000000000000001100000000000000000000000000100000100
000000000100000000000011110101001111000000100000000000
000000000000000000000000000001001110000000000100000000
000000000000000000000000000000110000001000000000000000
000000000000100000000011100000000000000000000100000000
000000000000000000000100001101001111000000100000000000
110000000000000001100011110111111001000000100000000000
100000000000000000000010000001011011000000000000000000

.logic_tile 2 12
000001000000100000000010100000000000000000000000000000
000010100001000000000100000000000000000000000000000000
001000000001010011100000000000000000000000000000000000
100000000000100000000011100000000000000000000000000000
110000100000000000000010000000000001000000100100000000
110001000000000000000000000000001001000000000000000000
000000000000000000000000001011011101101001010000000000
000000000000001001000010100101111000110110100000000100
000000000000000000000000000101101000001111000000000010
000000000000000000000010011101010000001101000010000011
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000011100000011010000010000000000100
000000000000010000000100000000010000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000110100111001001000010000000000000
000000000000000000000111111111111000000110000000000000
001010100000011001100000001111101100000010000000000000
100000000110111001000000000101111101000000000000000000
000000000000000000000000001111001000000000000100000000
000000000000000000000011110001111111100001010000000000
000001100000001001100010100000011010010000100100000000
000001000000000001000100001101011110010100100000000000
000000000000100011100110010000001101000000100100000000
000000000001000001000010000000001010000000000000000000
000000100000000000010000001011000001000000110000000000
000001000100000000000000000101001110000000100000000000
000000000000001000000110000000000000000000000111100110
000000000000000001000010011011000000000010000010100001
110010100000010000000110000101101001100001010100000100
000000000110001001000000000011111000010001110000000000

.logic_tile 4 12
000001000000001101100110110001101001000000100000000000
000000000000000111000010101001111010000000000000000000
001000000000000111000110110011111110010000100100000010
100000000100000101100011010000101010101000000000000001
110000001110001000000011100011100001000001010100000000
100000000000001111000100001101001101000001100000000001
000000000000001101000011111000011101010000000100000000
000000000000001011100011100111011010010010100000000000
000000000000000000000110001000011010000100000100000100
000000001010000000000011101101011101010100100000000000
000010000000000001100000000001011101010000000100000000
000001000000000000000010010000011000100001010001000000
000000000011000000000000001000001100000100000100000000
000001000000000000000000001001011101010100100000000100
000100100000001001000000000000011000000000000000000000
000001000000000001000000000001000000000010000000000001

.logic_tile 5 12
000000000000000000000011001101001110101111110000000000
000000000000000101000000001001111011011110100000000000
001010100000000111000110100000000000000000100010000000
100001001100000111100110010011001110000010000000000000
110011000010001000000011111101101111011111100000000000
010010100110000101000011001101011001101111100000000000
000000000001010000000010010000011101000100000100000100
000100000000100001000010000000001011000000000000000000
001000001010000111100000010101000000000001000000000100
000000000000000000100011110111000000000000000000000000
000010100000001000000000000001100000000000000001000000
000001000000000011000000000011000000000011000000000000
000000000001010111100000011001011000010100000000000000
000000000000001111000010110111111000100100000000000000
000110000000000001000011100000011111000100000100000000
000101000000000000000100000000011000000000000000000001

.ramt_tile 6 12
000001000000110000000000000000000000000000
000000101100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001000000000000000000000000000000000
000010101100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010001010000000000000000000000000000000
000000000100000000010000000000000000000000
000000001010000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000110000000000010001101000001100111010000000
000000000011010000000011100000000000110011000000010000
000000000000101001100110000000001001001100111000000010
000010100000011111100100000000001010110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000100000000000000000100000110011000000000100
000001000000101000000000010001101000001100111000000000
000000100001001101000010110000000000110011000001000000
000110000000000000000011010011001000001100111000000000
000000000100000000000011110000100000110011000001000000
000000001110000000000000000011001000001100111000000010
000000000000100000000000000000100000110011000000000000
000000100000000000000000000000001000001100111000000100
000001000000000000000000000000001001110011000000000000
000011000000000000000000000000001001001100111000000000
000011000100000000000000000000001001110011000001000000

.logic_tile 8 12
000000000001001000000111110101100000000000001000000000
000000000101100111000011000000101000000000000000000000
000010000000000000000010000011101001001100111000000000
000001000000010000000100000000101110110011000000000100
000001000101010000010011110101001000001100111000000000
000010000000101011000011110000101001110011000001000000
000000100000000000000111010011101000001100111000000000
000001000000000000000011010000001001110011000000100000
000000000110000001000000000001101001001100111000000100
000010100000000000100000000000101011110011000000000000
000010100000101000000000010111101000001100111000000000
000010100001001011000011010000101100110011000000000001
000001000000000011100000010101001000001100111000000000
000010100000000000000011110000001110110011000001000000
000000000000001000000010000101001000001100111000000000
000000000000000011000100000000101111110011000001000000

.logic_tile 9 12
000001000000100111100111110011011010000100000001000000
000010100001000101000111100000110000000001000000000000
001101000000010011100000000000001010000100100000000000
100000101100000000000011100000001101000000000001000000
000000000000000001000010101101100000000011000100000000
000000100100000111000000001001000000000001001000100000
000000000000001000000000000111101110001101000100000000
000000000001000111000011010101000000001100001010000101
000000000111000000000010000001101000111101010010000000
000000000001100101000000001101011000110100010000000000
000000000000001000010000000111001001111000110000000000
000000100000010111000000000001111110111101110000100000
000000000001001111000110101011000000000000000000000000
000000000000101001100110010011100000000011000001000000
010010000000011111000111000111101100000000000010000000
000001000000100101000100001111101110000010000000000000

.logic_tile 10 12
000000000001000000000000011111101111001001000010000000
000001000110101101000011010011101101000010100000000000
001000101001010000000111100001000000000000000000000000
100001000000000000000010010000001011000000010001000001
110011000000101101000000000011100001000000010010000011
000011001011010111000011110001001001000000000010000000
000001100010000001100000010000000001000000100110000010
000010000000000001000011100000001010000000000010100000
000000000000001111100010010011000000000010000011100101
000000000110001001000110001111101101000011000000100010
000100001000001001100011000001001011000001110000000000
000100000000100001100111100011101001000000100000000000
000001001010000011100111011101111100111101010001000001
000000000000000011100010000101111100110100010000000000
110000000000100111000000000111011100111101010000000000
110000000101000000100010010101001111111101100000000000

.logic_tile 11 12
000000000000001000000000001000011110000000000100000000
000000100000000111000000001001000000000100000000000000
001000000110000000000111010001111110000000000100000000
100000000100000000000111100000110000001000000000000000
000101000000000001000000000011100001000000000100000000
000110000000000000000000000000001001000000010000000000
000000001111110000000000011000000000000000000100000000
000000001101110000000011111101001110000000100010000000
000010000001011000000000011000000000000000000100000000
000000000000000101000010101001001101000000100000000000
000000000101110101100000010001101100000000000100000000
000000000010100000000010100000100000001000000000000000
000001000000011000000000000001100000000000010000000000
000010100100001011000000000101101000000010110000000010
110000000000001000000110100001111100000000000100000000
100010100001000101000000000000110000001000000000000000

.logic_tile 12 12
000000000000011101100111010001001001001100111000000000
000000100000000101000110100000101010110011000000010000
000010001000001000000011110011001001001100111010000000
000100000000000101000111010000101001110011000000000000
000100001000110000000000000011001001001100111000000000
000010100000010000000000000000001000110011000000000000
000010100000001101100110100011101000001100111000000000
000000000111011011000000000000001111110011000000000100
000011100000000001100000010011101000001100111000000000
000010000000000000100010110000101000110011000000000000
000000000001010000000010000001001001001100111000000000
000000001010110011000000000000101110110011000000000000
000101001100000000000000010101101001001100111000000000
000110100000000000000011010000001011110011000000000000
000010000000110000000000000001101000001100111000000000
000000000000111001000000000000101000110011000000000000

.logic_tile 13 12
000000000000001000000111010101101000001100111000000100
000000000000001001000110010000101100110011000000010000
000000000100001000000111100101001000001100111000100000
000000000010001011000110010000001100110011000000000000
000000100001011001000000010101001001001100111000000000
000111100000001011000011010000101111110011000000000000
000000000000011000010000000001101001001100111000000100
000000001100100011000011100000101010110011000000000000
000010100000000101100000000001001000001100111000000000
000000000001010001100000000000101000110011000000000000
000010100001010000010000000001101001001100111000000010
000001001100000000000011110000001111110011000000000000
000000000000000000000000000001101000001100111000000000
000000100001010000000000000000101001110011000000000000
000000001010000000000010000011101000001100111000000000
000000000000100000000011100000101010110011000001000000

.logic_tile 14 12
000000000000000000000111101011000001000001110000000000
000000000000000000000011100011001011000000010001000000
001001001100010000000110000000011010010000000100000001
100000100001000000000100000000001101000000000000000000
010000001000001000000011100000011000000010000000000000
010000001010000111000000000000010000000000000001000100
000110000000010111000110100111101000001100110000000000
000100001110000000100100000000110000110011000000000000
000001000000000111000011000101001100000000000100000000
000010000000000000000000000000010000001000000001000000
000000000010000000000000000101000001000000000000100011
000001001111010001000000001111101110000000010000000000
000100000000000000000110000011001000000000000100000000
000000101100000000000011100000110000001000000000000010
110010100000010000000110000000001110000000000100000001
100001000010000111000000001011010000000100000000100000

.logic_tile 15 12
000000000000100001000000001011011110000111000000000000
000000100001000000000000001001110000000001000000000000
001000000001100101100011100011001101000000000000000000
100000001010000111100110110001101010000000100000000000
000000000000000001000111101011000001000011100000000000
000000000001000000000110001101101101000001000000000000
000000101011000000000010100000011001010000100100000001
000001000110100101000111001101001110000000100000000000
000001001000001111100111100111011010000000000011000000
000010000000000111100110100000100000001000000010000101
000010000001100000000000001000001010000000000100000000
000000001010100000000011111001010000000100000001000000
000000100000000000000000010011011010000010000000000010
000000000000000000000010110101010000001011000000000000
110010001000110000000111011000011111000000000100000000
100001001010100001000111100111011000000110100000000100

.logic_tile 16 12
000000000000000011100000000001001111000110100000000000
000010100000000011000000000001011111001111110000000000
001000000110010000000110000001100000000000000100000110
100001000001110000000011100000100000000001000001000000
110000000000000011000011100000011000000100000110000011
000001000101000001000010000000010000000000000010000000
000100000000010011100111100101011011000000000100000000
000100000000000000100010101011011011100000000000000001
000010100000000000000010000011111000000100000100000000
000001000000100000000000000000110000001001000001000000
000000100001010000000011101101000000000000010100000000
000001000100000000000100001101001101000000000001000000
000010100000011000000000010000001111010100000000000000
000000000000000001000011001101001010000100000010000000
000010100000000000000111000000000000000000100000000000
000001000001000000000100000101001011000000000000000000

.logic_tile 17 12
000000000000100000000000000001100000000001110000000000
000000100000011001000011101011101000000000100000000000
001000000000001101000110110011011001000100000000000000
100000000111010111100110100000101010101000010000000000
010000000000001111000000001000000000000000000100000000
010000100001010001100010110111000000000010000000000100
000010100100001111100000010111111010000110100000000100
000001001010001111000010000000101111001000000000000000
000000001000000000000011110101001100010000000000000000
000000000101010000000111000000011110100001010000000100
000010000000010000000000000000000001000000100100100000
000010100000000000000010000000001011000000000000000000
000000000000000001000000001101011000010000110010000000
000000000000010000000010001001101010011001110000000000
000100001010000001000110000011100000000000000100000000
000000001000000000000000000000100000000001000000000000

.logic_tile 18 12
000100000001011000000010010001101110100000000000000000
000000000000000111000010000101111011100001010000000000
001000001000101000000011111111001101010110000001000000
100000100001010001000011000011011111111111000000000000
110000000000001011000010001111001101101000000000000000
110000000001010011000010001001101110010000100000000000
000010100001111000000111000001111110001000000000000100
000000100000000011000010001011011010101000000000000000
000000000110001011000011010011101011101011010000000000
000000000000000001000111010001111011001011100000000000
000000000110000011000011001011101100001011100000000000
000000000000011011000011100101001001010111110000100000
000000000000000011100110100001011011011110100001000000
000000100000000000000110011001101101011101010000000000
110000100001100011100010001000000000000000000100000001
100000000000100000100010001101000000000010000000000010

.ramt_tile 19 12
000001000000000000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100110010000000000000000000000000000
000001000010100000000000000000000000000000
000000000001000000000000000000000000000000
000000101010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001001010000000000000000000000000000000
000010001110000000000000000000000000000000
000000000111010000000000000000000000000000
000000000000110000000000000000000000000000

.logic_tile 20 12
000000000000001000000010000111100001000001100000000000
000000000000000001000000000111001001000010100000000000
001000001111101111100000010000001100010010100000000000
100000000110101011000011101101001101000010000000000000
110000000000000111000000011000001111000000100000000000
110100000000001111100011101111011011000110100000000000
000001100000000000000111000000000000000000100110100000
000011000100000000000100000000001001000000000000100000
000000000110000000000111101001100000000000100000000000
000000000000001101000010110001001000000001110000000100
000010100000111000000000001011000000000010100010000000
000011000000011011000000001111101010000010010000000000
000000000001010001100111011000001010000110100000000000
000000000000100111000111000011011010000000100000000000
110000100100001000000110011000001010010110000000000000
100010100001000011000011101111001110000010000000000000

.logic_tile 21 12
000000000000001011100111000001001000001100000100000010
000000000000000011100000001011011000101101010000000000
001000001100000101000000011101100000000010010100000010
100001000000000011100010000101001100000010100000000100
110000000001001111000110001111001100001010000100000000
000000000001000111100100001001000000000110000001000100
000000100001011101000000010101000001000010110110000000
000001001100100001000011100011001000000000100001000000
000100000000000111000000011111101111001011100000000000
000000001100000000100011100001111100000110000000000010
000010000000000000000111100001111110000010000100000110
000010000000001111000011010000111010101001000000100000
000001000000101001000000001000011011010010100000000000
000000000000010101100010001011011000000010000000000000
000000000110000000000111000111001011010100100000000000
000010000000100000000011000000011101000000010000000000

.logic_tile 22 12
000000000000000000000010101011100001000000100000000000
000000000000000000000010110111101010000010110000000000
001000100001000011100010100000000000000000100100000000
100010100000000101100000000000001111000000000001000000
010000001110010001000010001011000000000000010000000000
110000000000100000000100001111101010000001000000000000
000010100100000001100000010101001111000000000000000000
000100001010001101000011100000111000100001000000000000
000100000000000000000110001001100000000001000010100100
000000000000000000000011100001100000000000000011000000
000110000000000101100110101000001000010100100000000000
000000000000010000000100000101011001000100000000000000
000000000000000000000010010000011101010100100000000000
000000000000000000000111001011001110000100000010000000
000010100000110111100011100000000001000000100100000100
000000000100110000010000000000001011000000000000000000

.logic_tile 23 12
000110100000000111000110001000001101000100000000000000
000001000001000000000010101101001000000110100001000000
001000000011000000000111001001000000000010000000000000
100000000010000111000110110101101000000011010000000000
110000000000000001100000000101111001010010100000000000
110000000000010000000011110000011010000001000000000000
000000000000010111100110000001011001000110000000000000
000010000000001101100000000000111101000001010000000000
000100000000000111000110011101000000000000100010000000
000000000110000000000110000111101010000010110000000000
000010100010000000000010000011000000000001100000000000
000000000000001101000100001101101101000001010000000000
001000000000010011000111000111100000001100110100000000
000000000000100000000100000000101110110011000000000010
110010100000000101000000010011111110000101000000000000
100000000000000000100010001001000000000110000000000000

.logic_tile 24 12
000000000000010000000000000000011011001100110000000000
000000001010000000000000000000001000110011000000000000
001000000010000000000000000000000000000000000000000000
100001001010001101000000000000000000000000000000000000
110000000000001000000000000000001110000100000100000000
110000000000001111000000000000010000000000000000100000
000001000000100000000000000011100000000000000100100000
000000100111010001000000000000100000000001000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000010
000000000000001000000000000000000000000000000100000001
000000001000111111000010010101000000000010000000000001
000000100000010001000010000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000001000000000001011101110101001010100000000
000000000000001101000000000111001111101010010000100000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000010000010000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000010000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000100000000000000000111000011100000000000001000000000
000010000000000101000100000000000000000000000000001000
000010100001010000000000000011100000000000001000000000
000000000000100000000010100000001001000000000000000000
000010100000100000000000000111101001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000101000000000001101001001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000000010101001001001100111000000000
000000000000000000000010100000101100110011000000000000
000000000000001111000000000001001001001100111000000000
000000000000001111000000000000001110110011000000000000
000001000000000101100000000111101000001100111000000000
000000000000010000000000000000001101110011000000000000
000000000000001000000000000111001001001100111000000000
000000000110001111000000000000001110110011000000000100

.logic_tile 2 13
000010100000100000000000001000000000000010000000000000
000000100000000000000011101001000000000000000000000000
001011100000000101000000001000000000000010000000000000
100010100000000000100011101101000000000000000000000000
010010000001010000000111000000000001000010000000000000
010000000000000000000100000000001011000000000000000000
000000000000000000000010101101101111011111110000100000
000000000000000000000110010001111011111111110000000010
000100000100000000000000000000000000000000100100000000
000000000110010000000010000000001101000000000000000001
000000000000010000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000001000000000110000111100000000000000100000000
000000000010001001000100000000100000000001000000000000
110001000000000000000000000000000000000000100100000000
000010100110000000000010000000001110000000000010000000

.logic_tile 3 13
000110000001010001100000000101000000000010000010000000
000000000000100000000010010000100000000000000011100000
001000000000000101100010110001111000000110000000000000
100000000000001001000111001111100000000101000000000000
000000000010000000000000001001001100001010000100000000
000000000110000000000010101111000000000110000000000000
000000000000000000000011011101111100000110100010000000
000000000110001111000010100001111111001111110000000000
000000000000000111100111010101101110000110000000000001
000000000000000000000110010000011101000001010000000000
000000000000000000000000000000000000000000000000000000
000000000111010000000010010000000000000000000000000000
000000000000000000000000011101111001010111100000000000
000000000000000000000010001011111011001011100000000000
000010000000000000000110100000001000010000000000000000
000001000000000000000000000000011101000000000000000000

.logic_tile 4 13
000000000000101000000011000001101010010000100000000000
000000001101001001000000000000101111000000010000100000
001001001011000101000111000001011101010001110011000100
100000000000100000100011001011001000110110110001000000
000000000000010011000010100000000000000010000000000010
000001001100101111100000001101000000000000000000000000
000010100001010011000111110000000000000000000000000000
000001000001010000100010100000000000000000000000000000
000000000001010000000011001000000000000000000100000100
000000000001010000000000000101000000000010000000000000
000010000001011000000000000000011110000100000100000000
000001000000000101000000000000000000000000000000000010
000000000000001000000111100101011011010100000010000000
000000001100000001000000000000011001001000000000000000
110100000110000111100000000101011010011100100010000000
000000000000000000000000000111011001011100010000000000

.logic_tile 5 13
000100000001000000000000010011000001000000100000000000
000000000000100111000011100000101001000001000001000000
001000100000000000000000000000000001000000100100000000
100000000000000000000011000000001011000000000010100000
010000000001010000000011100000000000000000100100000000
110000000001100000000010100000001001000000000000000001
000010000000001001100000001101111110011101010010000001
000000000000000011000010001111011011011110100000000000
000001001100000101100111100011011010001111100000000000
000010100000100000100011100111001111101111110000000000
000000001011000000000000001111101110111110100000000000
000000001110000000000000000111011100111101100000000000
000001000000000001000010000011000000000000000000000000
000010100000000000000000001011100000000011000010000000
000010100000001001000111010001000000000000000100000100
000000001010001101000011000000000000000001000000000000

.ramb_tile 6 13
000000000111010000000000000000000000000000
000000010000100111000000000001000000000000
001000000000000000000000001011100000100000
100000000000001111000011111111000000000000
110000001010000111100000000000000000000000
110000001010000000100011100011000000000000
000000000000001111100000001101100000000100
000000001010000011000011101101000000000000
000101000111010000000010001000000000000000
000110100001110111010110111111000000000000
000100000001000000000000000101000000000000
000000000100101111000000001011000000000100
000001000110100000000111000000000000000000
000000100000010000000100001011000000000000
010010100001010000000010001001100000000000
010001000000100000000011100101101011000100

.logic_tile 7 13
000000000001010011100000010000001001001100111000000000
000000000000100000000011000000001001110011000001010000
001000000001000000000000000000001001001100111000000000
100000000001110000000011000000001010110011000000000001
110010100011100000000000000111101000001100111000000000
100010001011010000000010110000000000110011000000000010
000000000000000101000010100000001000001100111000000000
000000000000001101100100000000001011110011000001000000
000000000000010000000000000000001001001100111000000000
000000000000010000000000000000001010110011000001000000
000000000000000000000000000001001000001100111000000000
000000000000000111000000000000100000110011000001000000
000010000110000000000000000000001001001100111000000000
000000000000010000000000000000001011110011000000000100
110000000000101000000000000000001000001100110100000100
010000100000000111000000000001000000110011000010000000

.logic_tile 8 13
000000000110000000000011100011101001001100111000000001
000000000000100000000000000000001100110011000000010000
000101000000000000000000000101001000001100111000000000
000000100000100000000000000000001111110011000000100000
000100001010000011100000000001001001001100111000000000
000000000000000000000000000000101010110011000001000000
000010000100000111000000010011001001001100111000000000
000001000000000000100011010000001011110011000000100000
000100001010001000000010110111101000001100111000000100
000100000000000101000111100000101110110011000000000000
000101000000011001000000010011001001001100111000000000
000110000110001111000010100000101110110011000000000100
000000100000001101100000010011001001001100111000000000
000001001000001111000011110000101111110011000000000100
000100100000001000000110110011101000001100111000000000
000101101010000101000011100000101110110011000001000000

.logic_tile 9 13
000110100000000000000000010111111010001000000000000000
000000000001010001000011001011010000001101000000000000
001011000000000111000000000011011011010000100000000000
100011000000000000100011100000101110101000000000000000
000010100000000001000000000011111100101111010000000000
000000000000000011000000000001101001101011110010000000
000001000100000001000000000011000000000000010110000000
000010100000000000000011000101001111000000000000000000
000000101101000000000000000111100000000001010000000000
000000000000111001000011110101001101000001100000000000
000000000000000011000010000111111110000100000000100000
000100000000000000000000000000010000000001000000000000
000001001010000000000000001111100000000001010000000000
000000100000000000000010011001001101000001100000000000
110000000100001111010011101011000001000001110000000000
100000000000000011100100000001101110000000100000000000

.logic_tile 10 13
000000000000100111000010011001001110001000000101100000
000000000000010001100111011101100000000000000011000001
001000000001000000000111001111001000000001110001000000
100000001010100101000111100011111010000000010000000000
010000000110001001000111110011100001000000100000000000
110010100001010111000111110101101110000000110001000000
000000000000011111000111001011011011010100110010000000
000000000001111101000010011111001011111100110010000001
000010101011110000000011110111011000110110110010000000
000000000001011111000010110111111101110101110000000000
000100000000000011000011001001111100000110100000000000
000000001010001111000110010101111101001111110000000000
000000100000100001000011010101011000011111100000000000
000001000000011001000011010001111101011111010000000000
110000000000000001100000010011111001111111110000000000
000001000000000001000010000001001110111011110010000000

.logic_tile 11 13
000000100110100000000000000000000001000000000100000000
000000000000010000000010001001001111000000100000000000
001100100000100000000000001001000000000001000100000000
100101100000000000000000000111100000000000000000000000
000000000110100000000000000000011100010000000100000000
000001001101000000000000000000001001000000000000000000
000000000001000000000000000001001100000000000100000000
000000000110100000000000000000110000001000000000000000
000000000000000101100000010111100000000001000100000000
000000000001000000000010101001100000000000000000000000
000010001000000101100000000001000000000000000100000000
000010100000000000000000000000101100000000010000000000
000000000000001000000110100000001110010000000100000000
000100000111010101000000000000001001000000000000000000
110001000000011000000110110001001110000000000100000000
100010101010000101000010100000110000001000000000000000

.logic_tile 12 13
000000000000001000000110100101101000001100111000000000
000000000000100101000000000000101110110011000000010000
000000000000001101100110100111101001001100111000000000
000000001100000101000000000000001000110011000000000000
000010000001000101100111110001001000001100111000000000
000000000000100000000110100000101101110011000000000000
000101000000010000000000010101001001001100111000000000
000110000000111111000010100000101001110011000000000000
000100001000000000000000000101101000001100111000000000
000000101110010000000010000000001010110011000000000000
000010000000000000000000000011101000001100111000000000
000010001010100001010000000000001011110011000000000000
000100000000111001000000000111001001001100111000000000
000001000000111011000000000000001000110011000000000000
000010101000000101000000000001001001001100111000000000
000001100100000001100000000000001110110011000000000000

.logic_tile 13 13
000000000000000000000000010011101000001100111000000000
000010100000010000000010110000001111110011000000010000
000000001001010011100000000001001000001100111000000000
000010000000100000100000000000101101110011000000000000
000000001010000000000111110111001000001100111000000000
000000100110000000000111000000101100110011000000000000
000010100001110111100000000011101001001100111000000000
000001000000000000100000000000001000110011000000000000
000000000101011011100010100101001001001100111000000000
000010000000000101100100000000101110110011000000000000
000001000000001011000110100111101000001100111000000000
000010000010000101000000000000101100110011000000000000
000000001000000000000110110111101000001100111000000000
000000000001000000000011010000101011110011000000000000
000100000001010101100010110101101001001100111000000000
000000001010100000000110100000001101110011000000000000

.logic_tile 14 13
000100000000000000000000010000000001000000000100000000
000100000000000000000010101001001110000000100000000000
001000000010001011000000001011001110000101010000000000
100000000110001001000000000001101100101101010010100001
000000001000101000000110101011000000000001010000000000
000000000001010101000000000001101111000000100000000000
000000100001001000000110110111100000000001000100000000
000001001010100101000010100101000000000000000000000000
000010101010100111100111011000000000000000000100000000
000001101100010000100110110111001011000000100000000000
000000000000000000000000001111100000000001000100000000
000100000000000000000000000101000000000000000000000000
000101001010000111100111100101100001000000000100000000
000100100001010000000000000000101110000000010000000000
110011100000010001000000000101111110000000000100000000
100001000000000000000000000000100000001000000000000000

.logic_tile 15 13
000100001000100000000000000011000000000000001000000000
000000000001000101000000000000000000000000000000001000
001001000001010111100000000000000001000000001000000000
100000100000100000000000000000001111000000000000000000
000000001011110000000000000000001001001100111000000000
000000000110010111000010100000001110110011000001000000
000000000000000000000000000011101000001100111000000000
000000101000100000000000000000100000110011000001000000
000000001011000011100000000111001000001100110000000000
000000000000000000100000000000100000110011000001000000
000010101100000000000000001011111110000010000000000000
000001100000001111000011111111101100000000000010000000
000000000001010000000000000000011001010110000100000000
000001000000000000000011110001001100010000000010000000
000000001101010011100000000011100000000011010100000000
000000000000000000000010000101001011000010000000000100

.logic_tile 16 13
000000001110001001100011101101011100000001000000000100
000010000000001011100111000001110000001001000000000000
001000000000010000000010000000001001010000000000000000
100010000001011001000110110001011011010110000000000000
010000100000000000000011111101101111010000010000100000
110001000000000111000010110111011001101000100001000000
000000001000010001100000011001001110000000010010000000
000000001010101101000010110011001110000110100000000000
000010000000001000000011110101011110000100000000000000
000000000000000011000011010011010000001101000000000000
000000000000000011100011100111101100000010000000000000
000000000000000000100110001011110000000111000000000000
000000000110001001000000011001100001000000100000000000
000000000001000111000010101011101010000001110000000000
000110001100000101100111110000000000000000100100000000
000101100000000000000110000000001001000000000010000000

.logic_tile 17 13
000000000000101000000000000000011110000100000100000010
000000000001010011000000000000000000000000000010000000
001000000000001000000000011101011111011100100010000000
100100000000000011000010110101111101111100110000100000
110011000000010000000011110000000000000000000111000010
000010000000000000000111011011000000000010000010000011
000000000000000000000000010001111100000100000100000000
000000000111000111000010001111001101101001010000000001
000010001000000111000010000000011011010100100110000000
000000000110000000000011110111011100010100000010000001
000000000001011000000011110000011000000100000101100111
000000000001011101000010110000010000000000000010000000
000000000001000101100000000011000001000000000000000000
000100000001000000100011110001001101000000100000000000
000111100000000000000010000000001100000000000100000001
000000000000001111000100001011011011000010000000000000

.logic_tile 18 13
000000000110100011100000010000001011010100000000000000
000000000000010111000011001101011001000110000000000000
001001000001010111000000010001100001000001010000000000
100000100000100111100011110111001000000001100000000001
010000100110000011100010011000011111010110000000000000
010001001101010000100110000011011111000010000000000000
000001000001011000000000011000001010010100000000000000
000110000000001111000011010001001101010000100000000011
000100000101010000000011100101111010000001000000000000
000010101110100000000000001101010000001011000000000000
000100000000001000000000000011100001000001010000000000
000001000000001011000011000001101000000010010000000001
000000000000101000000000010111011000000000100000000000
000000000000011111000011110000101000101000010000000001
110000100000000001000010100000011110000100000110000000
100001000010000000000010010000000000000000000000000000

.ramb_tile 19 13
000010000110000101100000000111101100000000
000001110000000001000010010000000000000000
001010100000001011100111010011001000000000
100000000000000111100010100000010000100000
010000000110000000000111100011101100000000
110000000000000000000100000000100000000000
000000000001010000000011100111001000000000
000000001100000000000000000001110000000000
000001100000000001000011101011101100000000
000010100000000111100000001001000000100000
000001100000100111100010001001001000010000
000011001100010000100010111001010000000000
000001000100000000000010101001101100010000
000010100111000000000000001011000000000000
010011100000000000000000000101101000000000
010010100000000001000000001011110000100000

.logic_tile 20 13
000010000110001000000010100111100000000010000000000000
000001001010100001000100001111001011000011100000000000
001000000000010000000110011111111101101111110001000000
100000000000100000000011011101101100010110110000000000
000000000100000000000110100101100000000000000101100000
000010100001010000000000000000100000000001000000000000
000000101011111111000000010101111101010000100000000000
000010000000011111000011000000011001000001010000000000
000000001010001000000010010011001000010000100010000000
000000001000100101000110100000111000000001010000000000
000000100000001001000000000011011101000000100000000000
000000001001010101000011000000111010001001010000000000
000001000000000000000011100111011110000111000000000000
000010100000000111000000001111010000000010000001000000
000010100001010000000011000001101100000100000000000000
000101000000000101000010101011100000001110000000000000

.logic_tile 21 13
000001000110101000000010101000011001000110100000000000
000010100001001011000110111001011000000000100000000000
001000000001001111000010111011000000000010100000000000
100000000010101001000110111001001100000010010000000000
010000001000000000000010010011100001000001000000000000
110000001110000000000011000111001011000011100000000000
000000100000001000000111011011100001000000100000000000
000000001001000111000111010101101101000001110000000000
000001000000001001000000010000000000000000100100000000
000010100001001011100011000000001111000000000000000000
000001000001000101100110000111101100000010000000000000
000000100010100000000010000111111001010111100000000010
000000100110100001100010000101011010111001010000000000
000001001111010111000000001111111000111111110001000000
110000000000000000000111101001101000000111000000000000
100000001010000000000000000001010000000001000000000000

.logic_tile 22 13
000000000000000001000010000000000000000000000110000000
000000000000000001100111001111000000000010000001000000
001000100000000000000011100011111000000110100000000000
100001001110000101000011110000001111001000000000000000
010010100000000001000111100111111101010010100000000000
110001000110000000000110100000101000000001000000000000
000000000000010000000010100101000000000000000100000000
000000000010000101000000000000000000000001000001100000
000011000110001000000111110001011000101000110010000000
000010000110001011000011001001011110111100110000000100
000000000000100111100111000001011111100000000010100101
000000000000001111100100001101011101000100000001000000
000000000110000001000111011101100001000010000000000001
000000001000000000100010101101001001000011010000000000
110010100000000000000110010011001100110011000000000000
100000000110000000000010101001101101000000000000000000

.logic_tile 23 13
000100000000010000000000001000011101010100100000000000
000000000000100000000000000101001011000100000000000000
001000000000001000000011101000011111000110000000000000
100000000110000101000000000111011010000010100000000000
110000000000000000000000001000000000000000000100000000
010000001110000000000000001011000000000010000000000000
000000000001000111000111000101100000000000000100000000
000000000010010011000100000000000000000001000000000000
000000000000010000000000010000011100000100000100000000
000000000000000000000011100000010000000000000000000000
000000000000000001100111010111000001000010100000000000
000000000000000000000111100111101110000001100000000000
000010000000000000000110000000000001000000100100000000
000000000000000001000000000000001000000000000000000000
000000000001001000000110000000000001000000100100000001
000000000000001001000000000000001001000000000000000000

.logic_tile 24 13
000000000000000000000110010000000001000000001000000000
000000000100000000000011100000001000000000000000001000
001100000000001000000000000011000000000000001000000000
100000000000100001000000000000100000000000000000000000
010000000000000000000000000000001001001100111000000000
010000000100000101000000000000001111110011000000000000
000000000000000000000000000011101000001100110000000000
000000000000100000000011100000100000110011000000000000
000000000000000000000000000101011100000000000100000000
000000000000000000000010000000000000001000000000100000
000000000001000001000000011111000000000011000000000000
000000000000100000000010001101000000000010000010000000
000000000001110001000000010001011100000000000100000000
000000001011110000000010000000100000001000000000000100
110000000000000000000110001000000000000000000100000000
100001000001000000000000000011001111000000100000000010

.dsp3_tile 25 13
000000100001010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000010000001000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010010000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000001000000101000000000000101001001001100111000000000
000010100100001001000000000000001110110011000000010010
000010001100000000000000000011101001001100111000000000
000000000000000000000000000000101100110011000000000100
000000000000000000000000000111101001001100111000000000
000010000000000111000000000000101110110011000000000000
000000000000000000000010000101101001001100111000000100
000000001100000000000100000000101100110011000000000000
000001010000001000000000000011101000001100111000000000
000000010000000011000000000000001000110011000000000010
000000010000010111100000010011001001001100111000000000
000000010000100000000011010000001100110011000000000100
000000010000001000000000010111001001001100111000000000
000010110000000101000010100000001110110011000000000000
000010010001000111100000010111101000001100111000000000
000000010000100000000010100000001111110011000000000000

.logic_tile 2 14
000110100010000000000111010000001100000010000000000000
000000100000100000000110100000000000000000000000000000
001001000000000000000000011101111000000000000100000000
110010100000000000000010101101010000000010000000000000
110000000000000000000110000000000001000010000000000000
010000001010000000000000000000001100000000000000000000
000010000000100111100110100101101001000000100100000000
000000000001000000000010010000011011000000000000000000
000000010000100001100000011101100001000000000100000000
000000010100010000000011000101101011000001000000000000
000000010000001000000000010101011100100000000000000000
000000010000000001000010010011101001000000000000000000
000001010000100000000000000000000000000010000000000000
000000010100000000000000000000001011000000000000000000
000000010000000000000000000011111011000000100100000000
000000010000000000000000000000101011000000000000000000

.logic_tile 3 14
000000001000001001100000001111111010001011000100000100
000000000000000011000000001011100000000010000000000100
001000001110010000000000001111100001000010010100000000
100000000110000000000000001101001111000010100000000001
000000000100001000000000000000001111000110000000000000
000000000001010001000000000111001111000010100000000000
000100000001011000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000010001000000000110110101000001000011100000000000
000000010100000000000010001111001100000010000000000000
000010010000001000000000010001001110000110000000000000
000001010000001101000011100001010000000101000000000000
000000010000000001000011100000000000000000000000000000
000000010000100111000100000000000000000000000000000000
000111010001010001110110000011000001000010010100000000
000011111100000000000011111011101111000010100000000000

.logic_tile 4 14
000000001010001001000000000000011111000010000000000000
000000000000000001100010000000011000000000000000000000
001010000010001000000011100001000000000000000100000001
100000000000000001000010100000100000000001000000000000
000000000000101000000000000011000000000000000100000000
000010100001001101000000000000000000000001000000000000
000010000001110000000000000011111001001001000010000000
000000000101110000000010010101111011010111110000000000
000000010000000111000111100001001111100010010100000000
000001010100000000100000000001001100100001011000000000
000010110000000000000000010000000000000000100100000000
000001010000001001000011010000001111000000000000000000
000100010000010000000000010000001100000100000110000000
000110110000001001000011010000010000000000000000000000
110010010000000000000000011000000000000000000100000100
000000010110000000000011101001000000000010000000000000

.logic_tile 5 14
000000000110000111100111110011011111011001110001000000
000000000001000000100010101001111011010110110001000000
001000000000000111100000000011011111100111010110000000
100000000100000000100011000001101101010111100001000000
010010100001001000000111011011011011111110100000000000
110001001000001011000010001111011100011101000000000001
000110000000001000000111101111011000101111110000000000
000001000000001011000111110001111110101101010000000000
000000011100100001000110000111011011101001110010000001
000000010001010000100010010111101011100110110000000000
000000010001110001000111000000000001000000000010000000
000000010000011101000100001001001100000000100000000000
000000010000001111100111100101011111010110110000000000
000000010000000011100111111111001001101111110000000000
110010011100000101000111010000000000000000000101000000
000001010000001111100110001101000000000010000000000001

.ramt_tile 6 14
000001000000001000000000001000000000000000
000010010000000011000000001111000000000000
001000000000000111000000000111100000000000
100001010000001001000000001011000000000001
110000001010010011100000000000000000000000
010000001010000000000000000011000000000000
000000000000000000000010011001000000000100
000000000000000000000011011101000000000000
000100010000001000000010100000000000000000
000100010110001111000111111111000000000000
000011010001011001000000001101000000000000
000001010000100111000000000001000000000001
000000011101010000000011001000000000000000
000010010000001001000100000001000000000000
110000010000000001000111001101100000000000
010000010110000000000100000011101110010000

.logic_tile 7 14
000000001001010000000000000000000001000000100111000010
000010000000000000000000000000001000000000000000000010
001000000000001000000000000000000000000000000100000000
100001000100001111000000001101000000000010000001000001
010000001011000001000000000000011100000100100000000000
100000000000100000100011000000011010000000000000000000
000000000000000000000000000000000000000000100100000001
000010100000000000000000000000001111000000000000000100
000000110000100000000000010000011100000100100000000000
000001010001000000000010110000011111000000000000000000
000000010001010000000111001111100000000000000000000000
000010110000100000000100001011000000000011000000000000
000010010000000000000010010000000000000000000000000000
000010010100000000000111110000000000000000000000000000
000001010000010101100000000000001101000100100000000000
000010010000100000100000000000011101000000000000000000

.logic_tile 8 14
000001001000000000000000000101101000001100111010000000
000000100000000000000000000000001111110011000000010000
000000100000100000000011100111101000001100111000000000
000010000001010000000100000000101101110011000000000100
000010100000000000000000000001101000001100111000000000
000000100000000000000000000000101100110011000000000100
000100101111001000000000000111001000001100111000000000
000101000000101101000000000000001100110011000001000000
000100010000100111000110100011101000001100111000000000
000000010000011111000000000000101110110011000001000000
000010110000100011000010000111001001001100111000000001
000000010000000000000100000000001100110011000000000000
000010110000000001000010110111001000001100111000000000
000000110000000000000011000000101110110011000001000000
000000010010100000010111000111001001001100111000000100
000000010000000001000000000000001110110011000000000000

.logic_tile 9 14
000000000000001001000000000111011001111001010010000001
000000000001001011100000001111001010111001100010000000
001010100001010001100000010101011110001001000010000000
100000101000000000000011011101010000000101000000000000
000001001010000111000000001111111101010001110000000100
000000100000100001000011100101111101110110110001000000
000010101101001111100010000101011111010000000000000000
000000000000101011000010000000011011100001010000000000
000000011000001111100000010101111111100000110100000000
000000010000000111000011110111001110000000110010000000
000101010000000001000110010011111000000100000000000000
000100110000001001000011000011011000010100100000000000
000000011000000111100011010011101010110010110000000000
000000010000001011100011110011001101111011110000000000
110010010000000001000011011001011010001111100000000000
100000010100010001000010000011011111011111110000000000

.logic_tile 10 14
000000000000000000000000000011101110001001000001000000
000000000000000111000000000101100000000101000000000000
001000000001011001100011111001101111001000000000000000
100000001101101011000111011001101110000000000010000000
010010000000000001000011111011001010000100000000000000
110000000001000101100111010111111101101000010010000000
000000000001010011100111100011011101101000010001000000
000000000000101001000000000011001000111110110001000000
000000010000000011000011111001111110010000100000000000
000010110000001111100111011101111000100000100010000000
000000010010000111100110101111111010010000000000000000
000110011010000001100111110011001111010110000000000000
000000110000000111000000001101011011010000000001000000
000011110000001001100011001111001101000000000000000100
000000010000001011000010000000011000000100000101000000
000000011100001101000010000000000000000000000000000000

.logic_tile 11 14
000000001100000000000000000000000000000000001000000000
000010100000000000000000000000001101000000000000001000
001000000000000000000111000101000001000000001000000000
100000000000000000000000000000001001000000000000000000
000000000000100101100000000011001001001100111000000000
000000000001000000100000000000101011110011000000000000
000110000000000000000111000011101001001100111000000000
000001000000100000000000000000001001110011000000000000
000101010000000000000010101111001000001100110000000000
000010011111010000000010101101000000110011000000000000
000000111001010000000000010111000000000010000001000000
000011110110000101000010000000100000000000000000000000
000001110000100000000111100111100000000000000100000000
000010110110000101000000000000000000000001000000000000
110010111010101000000000001000011100000100000000000000
100000010110001101000000000111010000000000000000100000

.logic_tile 12 14
000000000000000000000000000000001000001100110000000001
000000000000000000000000000000000000110011000000010000
001000000001000000000011001000011110000000000100000000
100000000000000000000000001001000000000100000010000000
000000000000000001100000000001111110000000000100000000
000000000000000000100000000000100000001000000000000000
000000100001000001100000001101000000000001000100000000
000001000000100000100000001001000000000000000000000000
000000110001111000000110100011011000000000000100000000
000000011010010101000000000000110000001000000000000000
000111110000000000000000001000000001000000000100000000
000011010000000000000000001001001111000000100000000000
000001010000100000000000000000011000010000000100000000
000010110010010000000000000000011100000000000000000000
110010010000001101100000010000011011010000000100000000
100000010000000101000010100000001001000000000000000000

.logic_tile 13 14
000000101110000011100000010101101001001100111000000000
000001000000100000000010100000001001110011000000010000
000010100001011000000000010011001001001100111000000000
000001000000100101000010100000101011110011000000000000
000000000000000011100000000011001000001100111000000000
000100100000000000100010000000101111110011000000000000
000000000000001101100111110001101000001100111000000000
000000001001000011000010110000001011110011000000000000
000010011000010011000011010111101000001100111000000000
000000010000100000000110100000101001110011000000000000
000000010000000000000000000101101000001100111000000000
000000010100000000000000000000101000110011000000000000
000001011000100000000110100011001001001100111000000000
000010110001010000000000000000001010110011000000000000
000100010000111000000000000101001001001100111000000000
000000010001010101000011100000001110110011000000000000

.logic_tile 14 14
000010000000000101100011010011100001000001110001000000
000000000000000000000110100101001101000010010000000000
001000001011010011100110101011000001000000100000000000
100000000000100000000000001111101110000001110000000000
000010001100000111100000000001001000000000000100000000
000000000000000111100010000000010000001000000000000000
000100000000001101100011000000001000010000000100000000
000010000110001111100100000000011001000000000000000000
000100010110000011100000010001101000000010000100000000
000000110000000000100011100000110000001001000000000000
000010110110000001100011111000011011010000000000000000
000000010000000101000011001011001000000110100000000000
000000010000000001000000001101001101001101000010100000
000000110000100000000000001111101100001000000000000010
110010111011110000000010000111011011000001010000000010
100000010010110111000011010101011010000110000000000000

.logic_tile 15 14
000000000010001001000000001000000000000000000100000100
000000100001010011100010001101000000000010000000000000
001010000001100101100010100011000001000001010000000000
100000000000000000100100000001001110000001100000000000
010000001011011001100110000011011000000100000000000010
010000000001100001100000000001000000001110000000000000
000011000010000000000111100111011110000100000000000000
000001000000000000000100000111110000001110000000000000
000000010100000111000000010011101110000101000001000000
000000110000001111000010011101010000000110000000000000
000000111010000001000010100000000000000000000100100000
000000010000000000000000000101000000000010000010000000
000010010000000000000011110001001110001001000000000000
000110110000001001000110110101010000001010000000000000
110100011000011101000110101011011111010110100000000010
100000010000001101000000001011101001010000000000000000

.logic_tile 16 14
000000000000000001100110100011001000001011000101100000
000010100000000000010110010011110000000001000000000010
001001101111000111000110000011100000000000000100000000
100011000000001101100100000000100000000001000000100000
110000000000000101000110000001011111000001110000000000
000000001000000000100100000111001110000000010000000001
000001000000101111100000000000000000000000000100000000
000000000001001001100000000011000000000010000000000100
000000011010010111000010101000011010010000000000000010
000000010001000001100000000011001010010010100001000000
000010110000000000000000001101000000000000010000000000
000000010000000011000010001001101110000000110000000000
000000011101100101000000011000011010000000100000000000
000100010001010001000011110001001001010100100000000010
000110110010000111100000001000011010000010100000000000
000001011010001101100000000001001111000110000000000000

.logic_tile 17 14
000000001110001000000011111111011001000110100000000000
000000000000001001000011011011001010001111110000000000
001001000001111011100000011001000000000010110101000001
100100000100011001000011111011101010000000010000000000
110110000000000111100010100101100001000000110010000000
000101001110001111000100001111001011000011110000000000
000000100010000001000111111101000000000001000000000000
000000000000001111100010001111001101000011010000000000
000001010000100000000111000111100000000010010100000010
000010010000010000000100001101001001000010100001000000
000001110000100000000110001111101000001010000100000000
000110010000010000000010011101110000001001000000000100
000000010100001000000111000000001001000000100000000000
000000010000001011000000000001011001000110100000000000
000100010000001000000010110001111000000100000000000000
000000010000101001000011001011100000001101000000000000

.logic_tile 18 14
000001000000000000000010100111001010111101010100000000
000010001010001011000110010001011010010010100000000100
001000000010001111000010100111101011010000110000000010
100000000001000001000111010101111110000000010000000000
110011101000001001000011110000000000000000100100000001
010001001010001011000111110000001111000000000000100000
000000000001000000000000000001101111001001010000100000
000000000000100000000000001001001000000000000000000000
000100010000000111100111010011101101010110110000000000
000100110000000000100111101001111001100010110000000000
000000010000110000000011100000000001000000100100000001
000000010100110001000000000000001001000000000000000000
000000010110000011000010100101001101010000000000000000
000000110000101001100100000000001100101001000000000001
000000010110101000000010000000000001000000100100000000
000000010000011111000010110000001111000000000001000000

.ramt_tile 19 14
000011101010000000000000000111111110000010
000011001110001001000000000000100000000000
001000100001010111100111010101011110000000
100001000000101111000110110000000000100000
110000000010000011100010000101111110100000
110000000000000000100100000000000000000000
000000100000000000000000001001111110000000
000001100000000011000000001011100000010000
000000010000000011100000010111011110000001
000000110001010000000011011101100000000000
000000010000100000000010000011111110000000
000000011011000000000010010011100000010000
000000011010110000000010000001111110000010
000010110101010000000010010001000000000000
010000110000000001000000001011011110000000
010001010010000001000011111001100000000000

.logic_tile 20 14
000000000001111000000010001000001111010110000100000110
000000000001110011000000000111001011010000000001000001
001010100000100101000000001011111010000110000000000000
100000000100010000000010010011100000000101000000000000
110000000001001001100010101111101001100000000100000000
000010000000101111000000001111011001010100000010000001
000011001101000111000010011011101110101000010000000000
000010000001000000100011001101001111111101110000000000
000000011000001111100000000111001010000010000100000000
000000010001010101000000000000001000101001000001000000
000010010000011011100111010011001010001011000110000000
000000110100001011110110100101010000000001000000000010
000000011000000001000000010011101100000001000000000000
000010110000001001000011100101100000000111000001000000
000000010000000101100010000011011011000010000100000000
000000010000001111100000000000011000101001000011000000

.logic_tile 21 14
000100000110000001100010110111000000000001000000000000
000000000000000000000011110011101001000011010000000010
001001100000001111100111100000011101010000000000000100
100011000000000111100000000111001000010010100000000000
110000000110000111000110110011000000000000000100000000
110000000000000000100011000000100000000001000000000000
000000000100010000000000000001101011000010000000000000
000010001010000000000000000001001101000011000000000000
000000110001011000000111110000000000000000000100000000
000001010001100011000111011101000000000010000000000000
000000011110001000000111001011000000000000100000000000
000100010100001011000000001001101001000010110000000000
000100011110001000000111100000011110000100000100000000
000100010000001011000010100000000000000000000000000000
000000010000011000000000000000000000000000100100000000
000000010000001111000000000000001011000000000000000000

.logic_tile 22 14
000000000000000101000010011011000001000011100000000000
000000000000000111000111100001101001000010000000000000
001010000000010101000111100101001110010100100000000000
100000000000100111000111100000001000000000010010000000
010000000000001111100000010101111000000100000000000000
010000001010000001100010010000001010001001010000000001
000000000001111000000000001011100000000000100000000000
000000000000000001000000000001001010000010110000000001
000000010000010000000011101101001000000010000000000000
000000010000000111000100000001110000000111000000000000
000000011110001011100111101011001111111100000000000000
000000010100000111000000001111011001111101100010000000
000000010000000101100111100011111100000111000000000000
000000010000000000100000000001100000000010000000000000
110100010000000000000110000111100000000010000110100000
100000010000000000000010000000100000000000000000000000

.logic_tile 23 14
000000000000000011000011110001000000000001100000000000
000000000000000101100111000101001001000010100000000001
001000000000001101100000010000000000000000100101000000
100001000100000001100010100000001101000000001100100010
000000000000001101000010101101100000000001100000000000
000010000000001011000000001001001001000010100000000001
000010100000111000000111001000000000000000000100000000
000000000000000011000100000001000000000010001100000000
000000010000010000000110010000011100000110100000000000
000000010001110000000011011011011011000100000000000000
000000110001010011100011010001000001000001100000000100
000000010000000001000010001001001100000001010000000000
000010010000000000000000001101000001000000100000000000
000001011100000000000000000111001000000010110000000000
110000010001000001100000000011111010000101000000000000
010000010000000000100000001001110000001001000000000001

.logic_tile 24 14
000001000000000101000000000001101111111001110000000001
000110001010000000100000001011001110111101010000000000
001011101100010111100011000000000000000000000000000000
100010000000000101100010110000000000000000000000000000
110000000001000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000010000000000000000000001111011101011110000000001
000000010000000000000010011101101000010110110000000000
000010010000000001000000001011000000000000000000000000
000000010000000000100000000011100000000001000000100000
000001010000000000000110100111100000000010000100000010
000010110000000001000100000000100000000000000000000010
110000110000101001000000010001100001000010100000100000
100000010000000111000010000001101110000001100000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000011110000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000010010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000001000000000000000010101011001000001100110000100000
000010100100001101000100001111000000110011000000010000
001010100000000000000010100011011100111111100000000000
100000000000000000000100001011011111101011100000100000
010010000000000000000010001000000000000000000100000000
110000000000000000000000000011000000000010000000000000
000000000001010000000010000101100000000000000100000010
000000000000000000000000000000100000000001000000000000
000000010000100001000111000000000000000000000101000100
000000011011001001000110011011000000000010000000000000
000000010000010000000000001001000000000010000000000000
000000010000000001000010011001001001000000000000100000
000001010000010000000000010000000001000000100100000000
000000010000010000000010000000001110000000000000000100
110000010000000001000010100000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000101010000000000000001111011111111110000000000000
000001000110000000010000001001011011111111010010000000
001000000000000000000010111000000000000000000001000000
100000000000000000000110101001000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
000010100000100000000011100000000001000000100100100000
000001000001011011000000000000001010000000000000000000
000000010011110000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000111000000000000000110000001
000000010000000000000000000000000000000001000010000100
000000010000001111100000000000000000000000000000000000
000000011010001011000000000000000000000000000000000000
000100011110000000000000010000000000000000000000000000
000000010110000000000011010000000000000000000000000000

.logic_tile 3 15
000000000010000111100110000000000000000000000100000000
000001000100000111000100000001000000000010000000000000
001000000000010000000010100000001111000110100000000000
100000000000100000000000001101011001000100000010000000
110011101100000000000000010000001000000100000100000000
010011100000000000000010000000010000000000000000000000
000100000000010000000000000000000000000000100100000000
000000000000100000000000000000001000000000000000000000
000000010000110000000000000000000000000000000000000000
000001010101010000000010010000000000000000000000000000
000000010000000000000000000000011110000100000100000000
000000010000000000000000000000000000000000000000000100
000001010000000000000111000000000000000000000000000000
000000010100001011000100000000000000000000000000000000
000001010000000011000000000000000000000000100100000000
000000110000000000000000000000001110000000000000000000

.logic_tile 4 15
000000000000000000000111001111111000001000000001100000
000000000001000000000010000111010000001110000000000000
001110101000000000000010100000000000000010000000000100
100001000000000000000100000000001011000000000000000000
010100000000000111100111000000001000000010000000000010
110000000100000000000110000000010000000000000000000000
000010000000010111000111100000011010000010000000000010
000001000000100000000100000000010000000000000000000000
000000110000000001000000000111111101011111100000000000
000010110000000011000000000011111100011101000000000000
000010110000100000000111000101001101011011100000000000
000001011101010001000100000111001111010111100000000000
000100010001100000000000001000000000000000000100000000
000100011110110101000000000101001001000000100000000000
110110110011000111100000010000000000000010000000000010
000000011110100111100011100011000000000000000000000000

.logic_tile 5 15
000000001110100111000000010011100000000010000000000000
000000000000010000000011010000100000000000000010000000
001010000001011111100000010001001101000000000000000000
100000000110100011100010101111101011001000000000000000
010001000000000000000111010001100000001100110000000001
110010000101010000000111100000001110110011000000000000
000001000000000001000000000000000000000000000000000000
000000100000000000100010110001000000000010000000000000
000001010000000111000000011111011111000110100000000000
000010110000001001000011000001001010001111110000000000
000010110000000000000111100001101100000000000100100000
000001011100000000000011000000110000001000000000000000
000000010001001001000000011001001100001000000001000000
000000010000101011000011111011000000001101000010000000
110110010001001000000000000000000000000010000000000000
000001011110101001000000000000001011000000000010000000

.ramb_tile 6 15
000000000110000000000000000000000000000000
000001010001010111000000000011000000000000
001010100000110000000000011101100000000000
100000000100011111000011001101100000000001
010001000110100000000111000000000000000000
110010000001000000000100000001000000000000
000000000000000101100111001101100000000000
000000000000000000100011101111000000010000
000100010001000011100000011000000000000000
000000010001100111000010011111000000000000
000000010000000000000000001111100000000000
000000011100000000000000000111000000100000
000010010000010000000000000000000000000000
000000010000000000000011101011000000000000
010000010000000001000010010001100000010010
010000110100000101000111010011101111000000

.logic_tile 7 15
000010000000110011100010000011001100000100000100000000
000000000000000000100000000000101011101000010001100000
001001000000001000000000000111001010010000000100000000
100010100110000011000011100000111000100001010001000000
110100000110000011100010000011100000000001110110000001
100000000000000001000100001101001110000000010000000000
000000000000001000000010100101011111010000100110100000
000000000001000001000100000000101010101000000000000000
000101010110000001000010000000011110000100000100000100
000110011011000000000000000101011011010100100000000000
000001010000000101100000001101101010001001000100000000
000010010000000000100000000111110000000101000000100000
000001010100111001100010000101001110010000000100000000
000010110000101101000000000000001011101001000000000100
000000010100100011000000000001111000000100000100000000
000000010001010011000011110000011001101000010000100000

.logic_tile 8 15
000100000000000000000000010101101000001100111010000000
000100001000000000000011110000001100110011000000010000
001000000000000000000000010101101001001100111000000000
100010100110100000000011000000001010110011000000000001
010000000000000111100000000101101000001100111000000000
010001000000000000100000000000001110110011000010000000
000010001011010111100111000101001001001100111000000001
000001000001110001000011110000001010110011000000000000
000000010000001000000000000101101000001100111000000000
000000010000001111000011110000001101110011000010000000
000000010010100000000000010001101001001100111000000000
000000010000000000000011100000101110110011000001000000
000000011100000111000000001101101000001100110000000000
000100010000000000100000001111000000110011000001000000
000010010000000000000111101011111010000100000100000000
000010010000100111000000001101110000000000000010000000

.logic_tile 9 15
000100000000100000000011011011001111101011010000000000
000110000000010000000011111101111001000001000000000100
001000100000001000000000000111111011010110000000000010
100001000000001101000011100000011011000000000000000000
010000000000000000000000000000001100000010100000000000
100000000000000000000000000011011001000110000000000000
000000101000010000000110101000000000000000000110000010
000001000000000000000111100111000000000010000000000000
000100010010001000000010010000000000000000100110000000
000000010000000011000111100000001101000000000000000001
000000110000000000000000000000000000000000000100000001
000000010000000000000000001001000000000010000000100010
000000010001000011100000011000000000000000000100000000
000100010000010000000010000001000000000010000010000001
000000110001011101100000000111000000000000000101000100
000001010000101011000000000000000000000001000010000000

.logic_tile 10 15
000000000000000101100011000001000000000000000100000000
000000000000000000100000000000000000000001000000000001
001001000000000000000000000101000000000000000000000000
110010001010000000000000001001100000000011000000000000
110000001100000000000011100011100000000000100000000000
010000000001001111000100000000101011000001000000000000
000000000000011000000111100101000000000000000000000000
000000000000001111000100001111100000000011000000000000
000011110000000000000000001101100000000010100000000001
000001011001001001000011101011001100000010010000000000
000000010010001000000011100000011011010010100000000000
000000011110001011000010000111011110000010000000000000
000010111000101000000000000000000001000000100000000000
000001010001011011000011111101001100000010000000000000
110110110000000000000000000000001010000100000000000000
100001010000000011000000000101010000000010000000000000

.logic_tile 11 15
000101001111100000000000000101100001000000001000000000
000010000000110000000000000000101110000000000000000000
000000100000000000000110110011101000001100111000000010
000001000000000111000010100000100000110011000000000000
000000001010110101100110110101001000001100111000000010
000000000000010000000011100000100000110011000000000000
000010000000000000000000010001101000001100111000000001
000000000000000000000011100000000000110011000000000000
000000010000000000000000000000001000001100111000000000
000001010000000000000000000000001010110011000000000010
000000010000000000000000010000001001001100111000000000
000001011100000000000010100000001001110011000000000010
000000010000000000000000000000001000001100111000000010
000000010000000000000000000000001011110011000000000000
000010110000000101100000000001101000001100111000000010
000001011010000000000000000000100000110011000000000000

.logic_tile 12 15
000000000000000001100111100011111111000100000100100000
000100000000000000000000000000001010101000010000000001
001000100001000000000000000000000001001100110000000000
100001000001110000000000001101001010110011000000000000
110001000000000000000000011001000001000000010110000000
110000100110000000000010000101001111000001110000000000
000000000000001111000000000101101110010000100110000000
000000001010001011000000000000001111101000000000000000
000000110000110011100110000011001101010000000100000001
000000010001010000100111110000101010101001000000000000
000010111000000011100010001000000000000000100000000100
000011010000000000000000001011001001000010000000000000
000000011000000011100011110001000000000000000000000000
000000010010000000000010011011100000000011000000000000
110100010000011000000110001000000000001100110000000000
100110111010101001000000000101001011110011000000000000

.logic_tile 13 15
000000000000011000000000000000001000001100110000000000
000000000000100111000011100000000000110011000001010000
001010000000001000000011100111011010000100000000000000
100001001110000001000100000000110000000001000001000000
000000000000100000000000001101011010000001010000000000
000000000000010111000011000001011001011110100001000000
000010000000010000000111100001011001111100010010000000
000100001010011111000011110101101011111100000001000100
000010010000010000000000001001100000000001000000000000
000000010001010000000000001111100000000000000000000000
000001010000000000010011101000000000000000000100000000
000010010000000000000000001011001011000000100001000000
000000010110000000000110000000000000000000100101000010
000000010001000000000000000000001000000000000001000011
110000011010000000000010001000000000000000000110000000
000010110000000000000000000101000000000010000000000000

.logic_tile 14 15
000000000001110101000000000000000000000000100100000010
000000000001111001000000000000001110000000000000000100
001010100001110000000000000111111010000101000000000000
100010101100010000000000001101010000000110000000000000
110000000001011001000000011000000000000000000110000000
000000000001100011100010111111000000000010000000000100
000010000001010000000010001000011100000010000100000000
000000001010100000000000000011001000010110000001000000
000100010110000001100111010000001010000000000010100100
000000010100000000000111000001000000000100000000000100
000000010000010101000010000000001100000100000100000001
000000010000100001100000000000010000000000000000000000
000001011000000111100010000011011100010000100010000000
000010011100000000100000000000111010000000010000000000
000010010000000011000011101111000000000011010100000000
000000011110100000100000000011101100000010000010000100

.logic_tile 15 15
000000001100001101000000000000011110000100000100000000
000100100000101111000010100000010000000000000000000100
001000000001010000000010100001000000000000000100000010
100000000010000000000110100000000000000001000000000001
110000000111010011100010001000011100010000000101000000
000000000001110111000011101001001001010010100001000000
000000000000001111000000000011101111000010100000000000
000000001110001011000010110000111011100000010000000000
000000011101110000000000000101001011101000110111000100
000000010000110000000000000101101010000000110000000000
000000010101010101100000000101000000000000000110000100
000000011010000000100010100000100000000001000000000010
000011010000000000000010100001011010010000000100100000
000111111000000000000000000000001001100001010010000000
000100010000010000000000001011101111010100000000000000
000000011110000000000011001001111011001001000000000000

.logic_tile 16 15
000010000111011001100010101000000000000000000100000000
000010100000001011100110111011000000000010000001000000
001000000000100001100000011111001010111000100000000010
100000000010010000100011000101011000000000000010000000
110000001100010101000010101000001111010110100000000100
000000000000001101000000000011001001010110000000000000
000000000000101101000000001000000000000000000100000000
000001000001010101000010110111000000000010000000100000
000000010000000000000000000101111000110100010000000000
000000010000000101000000000111001010000000000010000001
000000010100000000000010100111001101010100100000000000
000000111010000001000010010101101011001000000000000000
000000011110001101100010100000000000000000000100000001
000000010000000101000100000001000000000010000000100000
000010110000001000000000001101101000001001010010000101
000000010000000011000000001011011001101001010010100001

.logic_tile 17 15
000000000010000111000010100000011000010000000000000000
000010000000000000000000000000011011000000000000100000
001000100100000111000110100111011110101001000111000000
100001000000000000100011010111001000100110000001000001
110001000000000000000111010011111010000001000000000000
000010000000000011000110000011110000000111000000000000
000000101110000111100111110011111010000101000000000000
000000000010000000000111000011010000000110000000000000
000010110010101101000011001000001010000010100101000000
000000010000010101000110001111011111010000100000100000
000000010010001000000011100101101100001001010010000000
000110110000001111000100001011011010000000000000000000
000000010000001111000111101000000000000000000100000100
000000110111011011100000001001000000000010000000000000
000000010000010101100111001111100000000011010100000001
000001010000000000100100000001101001000010000000000100

.logic_tile 18 15
000000000100000011100000001001111100000100000000000000
000001000000000011000011101011100000001101000000000000
001000100000001011100010000000011101010000000000000000
100001000000001011000111001101001011010010100000000001
010001000000000111100000011011001100001001000000000000
010000101010001101000011000101010000000101000000000010
000000001000000111100000000111001111000000010000000000
000000000000001101100011110111011010010000100000000000
000000011100000001000111101001001100001001000000000000
000010110000000000000100000111010000000101000010000001
000000010000001001100010111001101010000110000000000000
000001010010001111000011001011000000000101000000000000
000000010111011001000011110001101010000100000100100000
000000010110001001000011100000000000000000000000000000
000010110001000111100000000001011000000110000000000000
000001011010110000000000001111010000000010000001000000

.ramb_tile 19 15
000001001100000000000011110011101000000000
000000110000000111000111100000010000000001
001010100001000000000111100001001100001000
100000000000100000000100000000000000000000
010000000000001101100110010001101000000000
010010000001001111000110100000110000000001
000110000000010111100000001101001100000000
000000001100000000100000001011100000010000
000001010000100000000000001101001000100000
000010010001000001000000000101010000000000
000110010001011001000110100011101100000000
000110010000101011100010011101100000010000
000000010000100000000000000111101000000000
000010110000010000000000000101110000010000
110000010000000000000011111111101100000001
010000010000001001000011010111100000000000

.logic_tile 20 15
000000000000001000000010100000001101000110100000000000
000010100001000001000011001111001000000100000000000000
001000100000001000000010100000011110000010100000000000
100000001000101001000111110011001011000110000000000000
110010100000100001100111111011111000010100100001000000
010000000000010000000110011001011011000100000000000000
000000000000001000000111010001000000000001100001000000
000000000000000111000011111001001111000001010000000000
000010011001100111100111000000000000000000000110000000
000000010000110000000011100111000000000010000000000000
000001010000000001000000000101000000000001000000000000
000010010000100000000000001111001101000011010000000000
000010011000000001000111110101111110010100000000000100
000000010000000000000011000000001001100000010000000000
111100010000001101000000001101100001000000010000000100
100100010101001101100000000101101011000001110000000000

.logic_tile 21 15
000000000000101001000000011111100000000010000000000000
000110100000000011100011111111001110000000000000000000
001000000000000001100000001101101111110000010000100000
100000000100000011000010110001111111100000000000000000
110000000110001001000011100101001101101000000000000000
000000000000010001000000000101011001000110000000000100
000000000000010101000110000101101101010010100110000110
000000000001011111000000000000001101100000000000000000
000000011001010111100111010001001100000001000101000000
000000010001111111000011011101001101000000000000000001
000000110001000011000111110111100000000000000011000011
000001010100000000000010001111000000000001000000000000
000010010000000011100010010011111111001000000010000100
000001010001000000100111111001001000001101000000100000
000000111100001001000110100001011101010010100000000000
000001010000000011000111110000011010000001000000000000

.logic_tile 22 15
000100000000000001000000001000011110000000000000000000
000010000000001001100011100001000000000100000000000000
001000000001111111100000000000001001010100100000000000
100000001011010111100000001111011100000000100000000000
110000000000000011100010000011001011111000100000000000
000000001110000111100110110011111111111110100000000000
000000001100011001000000001000001110010110000100000100
000001000000011011000000001011001110010000000000000100
000000010000001101100111100000011000000100000000000000
000000011110000001000100001101001000010100100000000010
000000010000000001100010000101000001000010000000000000
000100010000000000000110000101001010000011010000000000
000000010000000101100010000111100001000000100000000000
000000010001011001000111101111101010000001110000000000
000011010000001000000011100011100000000011010101000000
000000010000000001000011000011101000000010000000000100

.logic_tile 23 15
000000000000001000000111000000000000000000100100000000
000000000100000001000011100000001111000000000000000000
001000000000000111100000010111101011010100100000000000
100000000000000000000011110000011010001000000000000010
110000000000100101100010111101001110010111100000000000
010000000000010001000111001011001000001011100000000000
000000000000001001000010000001111011000101010000000001
000100000000001011100010001011101100011110100000000000
000000010001010000000010000111101001010100100000000000
000000010000001111000111100000111111000000010000000000
000100010000000001100011111001000000000000100000000000
000000010010100000000110110001101111000000110000000000
000000010001010000000110010101011100000001000000000100
000000010000100001000010000101110000000111000000000000
110010010001000001100110000101101101010010100000000000
000001010110000000000011100000101011000001000000000000

.logic_tile 24 15
000010000001011000000000000101000000000000010000000000
000000000000101111000011100001101011000001110010000000
001000000000001000000110101011111001001111000000000000
100000000110000001000110111001001010111110100000000000
110000000000001000000110000001100001000010000010000011
110000000000000111000010110000101100000000010001000101
000001000001000000000110000001101110010110000000000000
000010100000001101000000000000101010000001000000000000
000000010000101000000111000011011110001100000000000000
000000010000011111000000000011101001111011010000000000
000010110000010000000010000001001010000010000000000000
000011110010000111000000000000010000000000000010000000
000000010000000111100010000101000001000001110000000000
000001010000000000100000000001101110000000010000000000
110000010000000111000000001101100000000000000100000001
100000011000001001000000001011100000000010000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000100001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
001001010001010000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000001010000000000000000000000000000110000110000001000
000010010110000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000100000000010000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000010000000000111010101001000000000000100100000
000000000000000000000011010000110000001000000000000000
001010100000000000000000001000011110001100110000000000
100000000100000000000000000101010000110011000000000000
110000000010000001100000010000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000010000000011000000000000000000000000000000100000000
000001000000000001000000001111001001000000100000000010
000010100000000000000000010001000000000001000100000000
000000000000000000000011110101100000000000000000100000
000001000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000001001110010000000000010000000000000000000000000000
000010000000000000000010110000000000000000000000000000
110000000000000000000110100000001000000000000100000000
100000000000000000000000001001010000000100000000100000

.logic_tile 2 16
000010000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000010000000000000000000000000000000000000000
100000001010100000000010010000000000000000000000000000
010010100000000000000010000000001010000100000100000000
110000000000000000000011000000010000000000000010000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000000111000000000010000001000000
000010000000000000000000000000000001000000100100000000
000000000000010000000000000000001001000000000000000100
000000000010000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000000000100100000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000010
000010000000000000000000010000000000000010000011000111
000000000000000001000011110000000000000000000010100100

.logic_tile 3 16
000000001100000001000111010001011101010000100110000000
000000000000000101010011000000111000101000000000000100
001000100000001000000000001001001010000111000000000010
100001001000001101000000000111000000000010000000000000
110100001111000101100010100000000000000000000000000000
010000000000000000100010110000000000000000000000000000
000000000000000111100010101000011011010010100000000000
000000000000000000100000001111011110000010000000000100
000001000000000000000010010011011110010110000000000000
000010100000000000000011000000101011000001000000000100
000000000001000000000111100101101111010110000001000000
000000000100000000000000000000001111000001000000000000
000000001110100001000000000000001010010010100000000000
000010000001000000100000000000011001000000000000000001
000000000001001111100000000111100000000000010100000100
000000000001110111100011111001001000000001110000000000

.logic_tile 4 16
000010100110000011100000000001100000000010000000000010
000000000000000000000000000000100000000000000000000000
001000000111110111000111110000011100000100000010100001
100000000000010111000011000000001000000000000000000000
110010100000000000000011101011001101010111100000000010
110000001010000000000000000001011101000111010000000000
000000000001000000000000000011000000000000000100000100
000000000000101111000000000000000000000001000000000000
000000000101110001100011001000011001000010000000000010
000000000001010111000000000011001001000000000000000000
000000000000010000000000011000000000000000000100000000
000000000000101101000011110101000000000010000000000000
000001000000000000000011100111000000000010100000000000
000010000010000000000110110000101011000000010000000001
000110001100011000000000000000000001000000100100000000
000000000000001011000000000000001110000000000000000000

.logic_tile 5 16
000101000001000101000000000111000001000010100000000000
000010000000100000000010001001101011000001100000000000
001010100000000101100110111000011001000100000000000010
100001000000000101100110000101011111000000000010000000
010010001000000000000110011000001111010010100000000100
110001000100001011000011110101001110000010000000000000
000000100000101101100111101011000000000011110000000000
000000000000111101000100001001001100000001110000000000
000000000000000001100000000111000001000010100001000000
000000001110101001000000000111101101000010010000000000
000001001001000000000000010011001110000000000000000000
000010000000100000000011000101011000010000000000000000
000000000000000111000110110000001100000010000100000000
000010000010000111100111110000000000000000001000000000
110110000000000011000000010001100001000001000000000000
000000001101000000000011111101001000000001010010000000

.ramt_tile 6 16
000100000000000000000000001000000000000000
000000010000000000000000001101000000000000
001010000001110000000000001111000000000010
100000010100010000000011110101000000001000
110001000001010000000011101000000000000000
010000100000000000000011101001000000000000
000001000000001111110111000011100000000010
000010000000101111000111011101100000000001
000000000000100000000000000000000000000000
000010100001000000000011111101000000000000
000010100110000001000000010111000000000000
000001000100000000100011110111100000100000
000000000000010111100111101000000000000000
000001000010000111100100000111000000000000
010000000000000111100111001111100001000010
110000000000000000100100000011101011010000

.logic_tile 7 16
000000000000010111000000011101101011010111100010000000
000000001000001001000011011101111001000111010000000000
001000000000000111100000000011101001010000100100000000
100010100001001001100010110000111100101000000010000000
110000000000000000000000011101001100010111100010000000
100000000111011101010011101001111000000111010000000000
000100100000000000000111110000000000000000000000000000
000010100000000000000011010000000000000000000000000000
000100000000000000000010001101001110110110110000000100
000101000000000000000010100001011101010001110000000001
000100000000100001100000000011111110001101000100000000
000000001001000000000010000111110000000100000000000001
000000000110000001100000011000011000010000100100000000
000010000000000011000010101011001110010100000010000001
000000000001010011000010000111111100001001000110000000
000000000000000000000000000001010000001010000000000000

.logic_tile 8 16
000000000001001111000000001111111111000110100000000000
000000001011110011100000001101011111001111110000000000
001010000001100000000111000111000000000000000110000001
100000000111010000000100000000000000000001000000000000
110000000110000001000000000111111011000110100000000000
000000000100000000000000000011111011001111110000000000
000110001010100000000111110000001010000100000110000010
000100000001000000000110010000000000000000000000000001
000001000010000001000000000000000001000000000000000000
000010000100001001000000001111001101000010000000000001
000010100000000000000111000000000001000000100100000000
000000000000001001000110100000001001000000000001000100
000100000000100111100110001001001100111001110000000000
000000000000000000100000000011001000111010110010000000
000000001110000000000010000000000001000000100100100011
000000000001010001000110110000001101000000000000000000

.logic_tile 9 16
000000000000000111100111100001111111000010100000000000
000001000000000000100011000000011100001001000000000000
001100000000001011100000000011001011100010110000000010
100000000000001111100010111011011111010000100000000000
000100000000011000000111000101011001001001000000000010
000100000110001111000100001001001001001010000000000000
000000000000000111100000000000000000000000100100100000
000000101111010000000000000000001001000000000000000000
000100000101011000000010010000000001000000100110000000
000100000000000001000111110000001000000000000000000010
000000100000101000000000001101111110010000110000000000
000001000000011101000011100111001110000000100000000000
000000000000000001000000000000000000000000000100000010
000000000000001001000000001011000000000010000000000000
110000000100100111000000000011101110000100000100000000
000000000111000001100010000001100000000000000001000000

.logic_tile 10 16
000001000000100000000000011011100000000000000110000000
000000101011010000000011110001000000000010000000000000
001011100000101101100111101011100000000000000000000000
100000000001000001000000000111000000000011000000000000
010000000001010111100111100001100000000000000100000010
110000000000000000100011001111000000000010000000000000
000000001011000000000000001011001010001001000000000000
000000001100100111000000000101001101000001010000000001
000101100000000011100111100001101100101101010000000000
000011000100000111100000000011101110111110110000000000
000000101110000001100000011111111100010000110000000000
000000000000000111000010010101011110000000100000000000
000001001000000001000011001000001110000100000000000000
000010100000100111000110000011010000000010000000000000
000000000000010111100000000001001110111001010000000000
000000000000101001100000000111101011110111110000000010

.logic_tile 11 16
000100000000100000000000000101101000001100111000000010
000101000001000011000000000000100000110011000000010000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000001
000000100000000101100000010111001000001100111000000000
000001000000000000000011100000100000110011000000000010
000000000111010000000000010000001000001100111000000000
000000000010100000000010100000001011110011000001000000
000100101010000000000000010000001000001100111000000000
000001000001010000000010100000001010110011000000000100
000001000000100000000110100001001000001100111000000010
000010000100000000000000000000000000110011000000000000
000000100001000000000000010000001000001100111000000010
000100100110000000000010010000001101110011000000000000
000000000000000000000000000000001001001100111000000010
000000000000000101000000000000001101110011000000000000

.logic_tile 12 16
000000000000010011000111000001011000001011000100000000
000000001110000000000111111111010000000010000001000100
001110001000001011000011010001101010000000000000000000
100110000000000001100011000000101111001001010000000010
000000001100000111000110000001000000000000100000000000
000000000000000000000110010000101011000001000000000000
000000100000000000000000001000011100010010100100000000
000001000001010000000011100001001110010000000001000100
000011000110000001100000000000011101000010100000000000
000011100000000000000011101011001111000110000000000000
000000100000101001100000010001111100010110000100100000
000001000111000011000010000000011000100000000000000000
000000001010000000000010011011011010010100110000000000
000000000000000111000011010111011001100100110011000000
000001000000000111100010000101000000000000100000000000
000000000000000000000100000000101011000001000000000000

.logic_tile 13 16
000000101100000111100111000101101010010000100000000000
000001000000100000100011100000011010101000000000000100
001000000000100000000000010101011010000100000000000000
100100100001010000000011000000110000000001000001000000
010000000000100111000010100000000000000000100001000000
010000000001010000000011110011001011000010000000000000
000100000100001111100010000000001110000100000100000000
000000000110001001000000000000000000000000000001000000
000000000000001000000110100000000000000000100100000000
000010000000000011000011110000001101000000000001000000
000010100000000000000000000001111110011101000000000100
000001000110000000000000001011101001011111100000000000
000000000000100001000000000111000000000000100010000000
000001000000000000000010000000101011000001000000000000
000000000110100111000000000000011010000110000001000101
000000000001000000100000000001000000000010000011000000

.logic_tile 14 16
000001001010000111100010110001011010000000000000000000
000010000111010000100011100000000000001000000000000000
001000000001000111100000001111111011111100010010000000
100101000110100011000000000111011111011100000000000000
010000000000101001000010000000000000000000000110000000
110000000000011111100000001011000000000010000000000000
000110100100000001000110011011101100001100000000000000
000101000000001101100010001101001110001101000000000000
000000001010001001000010000000001100000100000100000010
000010100000000001000010000000010000000000000000000100
000000100000001001100000001111011010000001110010000000
000001000100001101000000000001001001000000100000000000
000000000000001001000111100011011100001100110000000000
000000000001010111100000001001001010010010110000000000
110000000001010011000000000001101111000100000000000000
100000000110001001000010000101011111101000010000000000

.logic_tile 15 16
000001000000000011000010100101000000000000001000000000
000010000000000000000000000000000000000000000000001000
001001100000001101000010100101000000000000001000000000
100010000000000001100100000000001001000000000000000000
110000000010101011000000000001001001001100111100000000
010000000000011101000000000000001010110011000000000000
000110000000100111100110000101001001001100111100000000
000010101010010000100000000000001001110011000000000000
000001000000001000000000010001001001001100110100000000
000000100001001001000011100000001011110011000000000000
000001000000000000000000000011011100010100110000000000
000010001110000000000010100111011111011000110000000000
000000001110000000000000000001001010000010000100000000
000000000000010101000010100000100000001000000000000000
000100100000000000000110111111111001111110100000000000
000001000000110000000010101111101000011101000000000000

.logic_tile 16 16
000001000000000001100000010001011111100111010000000000
000000100001010101000010101001001101010111100001000000
001001101010000101100110000001101101011111100000000000
100001000000000101000010111101111011101011110000000000
110001000000000011100000000111111001100000000000000000
110000101110000000000010110111011110000000000000000000
000000000000010101000110011001111011101011110000000001
000000000110000000000110010001111100000110000001000000
000001001000000101100000001111100001001100110000000000
000010100000000000100011000001101111110011000000000010
000000000000001001100110010001011000011111100000000000
000101000010010111100110000011011011011111010000000000
000000000000000001100110111000011101010000100101000001
000000000111010000000110010101011100000000100010100001
110001000001110101000010100101011000111110000000000000
000010101010000101100010101101011111111111100000000000

.logic_tile 17 16
000000000000100000000110010011000001000000000000000001
000000000000000000010010000000001010000000010010000100
001000000000100011000000010111111100110110110000000000
100010000100000000000010101011011111111010110000000000
010001000000000000000111101111011100010111110000000000
110000000000010000000000001011111111011111100000000000
000000001000000101100000011011101101111110000000000000
000000000110000101000010001111111010111111010000000000
000001000000000001100010100001000000000001000001000000
000010000000000000000110111001100000000000000010000000
000100000000001001100010101000000001001100110100000000
000100001010000001000110110001001011110011000000000000
000001000100110000000110001000011101010110000001000000
000010000001110000000110110011001001010000000000000000
000000000010000101100000010001011010100000000000000000
000000000000000000000010100011101001000000000000000000

.logic_tile 18 16
000000001010000011100000011001001101111101010000000000
000000101100000000100011111011001001110110110000000000
001010000000001000000011100001001100111101110000000000
100000000000001011000011111011101011101000010000000000
110000000000101111100111010000000000000000000000000000
000000000000011101100110000101001111000000100000000000
000000000001011000000111101111000001000011010100000100
000000000000000111000110010011001010000010000001000000
000110000000101111000011101101101111010010100000000000
000001001101010111000100000111111011110011110000000000
000000100001010111000111100011101110001010000100100000
000001001010000001000111110101000000001001000001000000
000000000000000111100111000000011100000100000110100000
000000001001000000100111110000010000000000000000000100
000001001010000101100000001001101011001111110000000000
000000000000001001100000001001011110001001010000000010

.ramt_tile 19 16
000000101000000011100000000101011100001000
000001100100000000000000000000010000000000
001000000001010000000000000011011110000000
100000000011000000000000000000010000010000
110001000000001111000010000111011100000000
110000100001001111000010000000110000100000
000000000001000111000000011101011110000000
000000000000101011100011101101010000000001
000000001000001000000000000111111100000000
000010100000000011000000001101010000100000
000100000000011000000011100011111110000000
000000000100001111000010000001110000000000
000001100000000000000010011101111100000000
000011000011000000000111000011010000000001
110001000001010011100011100101111110000000
110010100000000001000000001101010000000000

.logic_tile 20 16
000100000000101000000000000001111101000101110000000000
000000100000010001000000000101101110110001010000000000
001000100000000111000110100000000001000000100100000000
100001001010001111000100000000001011000000000001000000
000000000000000011100011111000001100000100000000000000
000000000000001111100011100101011101000110100001000000
000000000000001101000011100011001111101011110000000000
000000001001010011000110011101001000001111000000000000
000000001000101111100010001111100000000000000100100000
000000100001001111000010001101101011000001000000000000
000000000000101111000000000011111111000001000000000000
000001000001001011000000000101011010010110000000100000
000000000011010011100000000000001100000100000100000000
000000000001010000000000000000000000000000000000100000
110011100000001001000011101001011000001001000000000000
000010100000100101000010000111000000000010000000000000

.logic_tile 21 16
000000000000101111000111110011011110001101000100000010
000000000000001111000111000001100000000100000000000000
001000000000000101000010110101001011000110100000100000
100000000110001101000111111101011001001111110000000000
110000000000000111000111101011001110001000000100000000
010000100001010000100010110111110000001110000000000001
000000000111000011100010110111001101000001010000000010
000000000000000101100011011001001111000110000000000000
000000000011010101000010011101101111000011110000000000
000000100100111111000011010101001000110110110000000000
000000000110001101100000001001111011000001000010000000
000000000000101101000000000011111000100001010000000000
000000000000000001000000001001011011011100010000000000
000000100100000111000010000011011000100100110000000000
000000000000001111100000000001101000010100000000000000
000000000000000111000011110000111100100000010010000000

.logic_tile 22 16
000000000000001000000000000011101101000000100001000000
000000001110000011000000000000011111001001010000000000
001000000001010011100110000011001010101001110100000000
100000000010011001100000000101001110000000110000100000
110000001101011111000000011000001011010010100000000000
010000000000100011000011100001011110000010000000000000
000001000001010001000000000000001111000000100100000010
000000000000000000000010100000001001000000000000000000
000000000000011011100011101011100001000001100000000000
000100000000100111100011111011101111000001010000000000
000011100000001001000010001011100001000011100000000000
000000000000000111000011101111001000000001000010000000
000000000000000001000111001000011011010100000000000000
000000000000001011000100000101011101000110000000000000
001001000000000001100010000001001110111000110000000000
000000101010000000100110110011011110111110110000000000

.logic_tile 23 16
000000101100000000000011111111001101001100000000000000
000000000000000000000010011111011001001000000000000000
001100000001000011100010110101111110000110100000000000
100000000100000101000110000000001001000000010000000001
110010100110000111100010100011011000000101000000000000
010001000100000000100000000111000000001001000000000000
000000000000001001100010001011011101001001110000000000
000001000000000001000000000101011111001111110000000000
000000001000011001000111100001100000000001000000000000
000100000100100001000011011001100000000000000000000000
000010000001000111000011100101000000000000000100000000
000000000000100000100011000000100000000001000000000000
000000000000011111100000001111001110010000110000000000
000010101110100111000011111101011010100001000000000000
000010000000000101100011101001100001000001100000000000
000100001110000000100111100011001101000001010000000000

.logic_tile 24 16
000000000100110001100010000011001111001101000000000000
000010000001110000000110100111111011010010000000000000
001010100000001001100110000101101100000001010000000000
100000000000000111000000001111001101000001000000000000
110010000001000000000111100111111011000110100000000000
110001000000101111000010110000101111001000000000000000
000000101100101001000111000000000000000000100101000000
000001000000011111000000000000001011000000000000000100
000010000000001000000111101011100001000001010000000000
000000000001010001000100001011101110000010010000000000
000000000000010000000010011011111000001100000000000001
000000000000100011000111101001001010001101010000000001
000000000000010001000111000001100000000000000100000000
000000000001000000000011100000000000000001000000000011
000010100000000001000111000001001010000010000000000000
000010101010000000000010011001111000000011000000000000

.dsp1_tile 25 16
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000010001110000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001100000000000000000000000110000110000001000
000000000001110000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
010000000011000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000101000001000000000000000000000001000000100101000001
000011000000100000000000000000001110000000000000000010
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100000000000000111000111100000000000000100000101
000001000000001111000000000000100000000001000000100000

.logic_tile 2 17
000000000000000011100000000111000000000000001000000000
000010101010000000000000000000101010000000000000000000
001000000000010011100000000011101000001100111010000000
100000000000100000000000000000000000110011000000000000
110000000001010101100000000000001001001100111010000000
010000001010010000100000000000001010110011000000000000
000000001101010111000000000000001000001100111010000000
000000000000100000100000000000001000110011000000000000
000101101100100000000000010001101000001100111010000000
000011100000000000000011100000000000110011000000000000
000000000000000000000011100111101000001100110000000000
000000000000001001000100000000100000110011000010000000
000000100000010000000000010000011110000100000100000000
000001000000000000000011110000000000000000000000000000
000000000000001000000111000000000001000000100100000000
000000000000000111000100000000001101000000000000000000

.logic_tile 3 17
000000000000000000000111110001100000000010100000000000
000000000000000000000111001001101011000001100000000000
001000001010000111100110000111011111000110100000000000
100000000100000000000000000000111010000000010000000000
000000001100010000000111100011101000000000000000000001
000000000000000000000000000000010000001000000000000000
000010100110000111000110100111011100001010000100000010
000000000000001001100000001111000000000110000000000000
000000000000000011000011101001101100000000000010000100
000000000000000000000000000111010000000100000000100100
000000101000010101000011000111011010000010000000000000
000001001110101111000000000111110000000111000000000000
000000000000001001100110011111100001000010110100000100
000000000000100111000011110011001010000000100000000000
000010000000011011000011100000011101000010000100000010
000001001100100011100000000011001101010110000010000000

.logic_tile 4 17
000000000000000000000010100000011100000100000100100000
000000000000001101000110110000000000000000000010000000
001000000000100101000011100011000000000000000100000000
100000000000110000100100000000100000000001000010100000
010000000010000000000011110000001100000100000101000010
010000000000010000000110100000000000000000000000000000
000100000000000101000111101001011011101011100100000001
000000000110001111100000001111001001010111101001000000
000100000000101101000000001000000000000000000101000000
000110000001010101000010101111000000000010000001000000
000001000001000101000010101101101010111110100110000000
000000101110100000000100000001111001011101000000000100
000000000000000101100000001111011101100111010100000000
000001001000000001000000000111011010101011010010000010
110010001000100101100010101011001110101111010000000000
000001000000000000000010000101001011111111010010000000

.logic_tile 5 17
000100001011010001100111010001011000000000000000000000
000000000111000000000011100000000000001000000001000000
001000000001001101000000000111111010000000110000000010
100000001110001111000010010101011101100000110001100011
110000000001001000000000010000001110000100000101000000
110010100000001111000011010000000000000000000000000000
000000000000001000000111001000001101000000100000000000
000000000010000101000111010101011100010000000000000000
000101000000000001100010011001001100010111100000000000
000100100000010000100010000001101001000111010000000000
000000000001011101000000001011111000010111100000000000
000000000101010111100000001101001100000111010000000000
000001000000001111100011101101001101010111100000000000
000000100000100001100100001001101000000111010000000000
110000100001010111100000001001101110000110100000000000
000001001110100001000000000111001100001111110000000000

.ramb_tile 6 17
000000000101011000000000000000000000000000
000000011010110011000000001011000000000000
001000101010001000000000001111000000000100
100001000000001011000000001111100000000000
010000001110010000000111001000000000000000
110010100000000000000000000011000000000000
000000101010001011100000000011000000000000
000001000100001001100000000011000000010000
000000000100001101000000001000000000000000
000000000000000111100010110111000000000000
000010000001000101000010101111000000000000
000001000000000111100100000101000000000001
000000001000000001000110100000000000000000
000000000000000000000100000001000000000000
010000000000000101000000001001100001000000
110000000001000000000011101011001100000001

.logic_tile 7 17
000000000000001001000000011101101011011011100000000000
000000001000001001100011111101101111101011010000000000
001010000000010101000010101011101101000110100000000000
100001000001000101100111100111011111001111110010000000
110001000000000000000000000000000001000000100100000010
110000000000001001000000000000001000000000000000000000
000100000000110001000010000001001111101011100110000000
000100000001110000100011111011001001010111100000000000
000000000000010111100010100001001110100000000010000000
000000000000000001000011111001001100000000000010000001
000000001010001000000011111101111101010111100000000000
000000000000001111000010001011011111001011100001000000
000000100000000001000111101111101100000000000000000010
000001000000000001000100001001100000000010000001000000
110000100000101000000111000000000001000000100100000000
000010001000011011000011110000001000000000000000000100

.logic_tile 8 17
000010100000100000000011010001000000000000001000000000
000000000000000011000111100000101000000000000000000000
000000000100000000000110100011101000001100111000000001
000001000000001011000000000000000000110011000000000000
000001000100000000000000010101001000001100111000000000
000010100110000000000010100000100000110011000000000000
000001000000010000000000000000001001001100111000000000
000010100000100000000000000000001001110011000000000000
000000100000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000001000000
000010100000000111100000000111001000001100111000000000
000000001100001111100000000000000000110011000001000000
000000001010000111000000000011101000001100111000000100
000000000000000000100000000000000000110011000000000000
000000001100110000000000000001001000001100111010000000
000000000000100000000000000000100000110011000000000000

.logic_tile 9 17
000001000000000000000011100111111011010100000000000000
000010101100000000000100000000111111100000010000000100
001010000000001000000000010000000001000000100110100000
100000001100001011000010000000001101000000000000000001
010010100001001000000000000111101100001101000000000000
100000000010100011000010001011100000000100000000000100
000000000011001000000000011111100001000000010000000000
000000001110001111000011111111001010000001110000000100
000101000000000001100000010111111100000000000000000000
000110001000000000100011100000100000001000000000000000
000000000000010001000111100000011000000100000100000001
000000000000000000000000000000000000000000000000000000
000000100000000001000000000111101010000100000000000100
000000000000000000100000000000110000000000000000000001
000010001100010001100010000111011000111101010000000000
000001000000100000100010001001011010111101100000000000

.logic_tile 10 17
000011000000000111000000000000000001000000100101000000
000010000000000000000011110000001001000000000000000100
001000000001000000000000000000000000000000000100000010
100000000000000000000011110001000000000010000000000010
110000000000001001000111000000011110010100000010000000
000000001110001111100000001001001101010000100000000000
000010100000100000000000010011000000000000000000000000
000000001101000000000010100011100000000011000000000000
000011001010000011100011110000001100000100000111000000
000010000000100011100110110000010000000000000001000100
000000000000000000000000000000001010000100000100000000
000000000000010001000000000000010000000000000010000000
000000000000110000000000000101101011010100000000000000
000000000011010000000000000011101100010000100000000000
000111100000001000000000000000001010000100000110000010
000001000000001111000000000000000000000000000000000010

.logic_tile 11 17
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000010000
000001001010000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000001001010000111000000000111001000001100111000000000
000000100000000000000000000000000000110011000000000000
000100000000000000000000000000001001001100111000000000
000000000100000000000000000000001100110011000000000000
000101000000010000000000000111101000001100111000000000
000010000010100000000000000000000000110011000000000000
000000000000001101000000010101001000001100111000000000
000010000110001011000010100000000000110011000000000000
000001001110001000000110100000001000001100111000000100
000000100000001011000100000000001111110011000000000000
000000101010101101100000000011101000001100111000000100
000011100101000011000000000000000000110011000000000000

.logic_tile 12 17
000000000001000111000000010111111010010100000000000000
000010100001110000110011010000101101100000010000000001
001000001110000111100111000111000000000000000100000000
100000000000000111000100000000100000000001000000000000
010001100000100011000000001111111100001000000000000000
010010001100010000000000001111110000001110000001000000
000000000000000000000111000000001010000100000110000000
000000000111010011000000000000000000000000000000000000
000000001100000011100000001001000000000000000000000000
000000000000000000100011101011000000000011000000000000
000010000000000000000010001011100000000000000000000000
000000000000000000000010000001100000000011000000000000
000000000001010111000011101000000000000000100000000000
000000000000100000000000001011001110000010000000000000
000000000000000000000111110101111001010111100000000100
000010100001000000000011000011101001001011100000000000

.logic_tile 13 17
000010100000000111000000011001011110000000100000000010
000000100000001001000011110111001000010000110000000000
001000000000100001000110001001001010011110100000000000
100000001010000000100000001001101101101110000010000000
110000000000000101100011100011100000000000000100000000
110000000010000001000100000000100000000001000000000000
000010001110000011100000000101000000000001010000000000
000010100001000000100000001111101010000001100001000000
000000000001010000000110110011011110000110100000000000
000001000000000001000110001011111001001111110000000000
000000001101001000000010000000011010010000100000000000
000000000000100011000000000101001110010100000000000100
000001000000001000000010000001101010000000100000000000
000010000000000111000010010000001100101000010000100000
110000000110100111100000000011100000000000000100000000
100000000000010001000011110000000000000001000000000000

.logic_tile 14 17
000000001101000000000111000111111101001011100000000000
000000000000100001000111110001111010101011010000000010
001000100000101101000000010000001000000100000100000100
100000000001010111000011000000010000000000000001000000
010000000000001011100111011111011000000010000000000000
110000000000001101000011101011000000000111000010000000
000000001010111001000000000111111101010111100000000000
000000000011010101000010001001001101001011100000000000
000000000000001001000000000101111000001000000000000000
000010001000000111100000000011100000001110000001000000
000000000001011001100011101101100000000001000000000000
000100000001001111000111110101001011000010100000000000
000000000000000111000000001011001011110110100000000000
000000001111001101000000001001001000110101100000000000
110010100000000111000000011101001111010000000000000000
100001001000001111000011110111001100110000000000100000

.logic_tile 15 17
000000100010001000000010111011111011000000010000000100
000000000000001111000011000101101100100000010000000000
001000000011111011100000010001000001000010000100000000
100000101110011111000010010000001110000000000001000000
010001001000000000000110100011111110000010000100000001
010000100000000000000000000000000000000000000000000000
000000000000001111100000011111100000000010000100000000
000001001000000111000011010111100000000000000000000010
000000000000100000000000000001100000000000100000000000
000010100101000000000010111111001011000000110000000000
000000000000001001000111011011101100010111100000000000
000000000000010001000110101111111111110111110000000000
000100100000000001000111011101101110101111100000000000
000101000010000000000010101011111110011110000000000000
000110000001010000000010000001111000000010100000000000
000001000000100001000010110000101001100000010000000000

.logic_tile 16 17
000000101100000000000000010000000000000000100100000010
000000000000000000000011000000001001000000000001000100
001000101010001101100000001101100000000001000000000000
100001000100000111000000000001100000000000000010000100
110000000000000001000010100101101110110000110110000010
000000000000000000000000000101111100110010110001000101
000010001101010000000010110011100000000000000100000000
000000000000100000000010110000000000000001000000000100
000011100000100000000000000011100000000010000000000000
000001000000010001000000000000101011000000010000000000
000100000001101000000110100000000000000000000100000000
000110000011011101000000000111000000000010000001000100
000000000000000101100000000000000000000000100101000101
000000001000000011100010010000001110000000000000100011
000011100000110000000000000000011000000100000100000000
000001001100100000000000000000000000000000000001100000

.logic_tile 17 17
000100001110000000000111111101111000100111110000000000
000000100000001111000110100101111001100001110000000000
001000000000000101100011001111101000101111100000000000
100000000000100101000000001101011001011110000000000000
110000100000000001100110000101100000000000100010000100
000001000001010000000100000001001100000000110010000000
000000100001110111100000011101000000000001000010000000
000011100100101101000010100101001110000001010000000000
000000000000001011000000000101111000110111110000000000
000010100000000001100000001101101001110001110000000000
000101000001011000000000000111011100000000000010000010
000100100101000001000000000000000000001000000000000000
000000000000010001100000001000000001000010000000000000
000010100000000011100000001111001000000000100000000000
000010000000000001000110000000000000000000100100000100
000000000100000000000000000000001100000000000010000111

.logic_tile 18 17
000000100010000000000110000011011101100000000000000000
000011100010000000000010011001101101000000000000000000
001001000001100101000010010101111000000110100000000000
100010100010101101100110000101011111001111110000000010
110010100000100001000000001011011100001001000000000000
010000000001010001100011110011010000000111000010100000
000000000000011011100010101101111001100000000000000000
000110100001010001100110110001101011000000000000000000
000000000000001001000010010111111000100000000000000000
000000100000000001000110000101011111000000000000000000
000000001000000001000110011011000000000001000000000000
000000000000001111100011010101000000000000000000000000
000001000000000000000010011111100000001100110101100000
000000100001000000000110111001100000110011000000000000
110000001110000001100010000111111110100000000000000000
100010001110000111000110001101011001000000000000000000

.ramb_tile 19 17
000000000000100000000000000000000000000000
000010101000000000000000000000000000000000
000000000000000000000000000000000000000000
000110100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000001001010000000000000000000000000000
000001000000000000000000000000000000000000
000010000001000000000000000000000000000000
000010001000010000000000000000000000000000
000000000110000000000000000000000000000000
000000001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001001011010000000000000000000000000000

.logic_tile 20 17
000000001000000000000111100000011010000100000100000000
000000000001000011000111100000010000000000000001000000
001000000001011000000111101101000000000001000000000000
100000100000000001000010111011101001000001010000000000
010000001010001000000010100111101110000000000010000101
010000000001011111000010000000100000001000000000000000
000000000010010111100010000101111111010100000000000000
000101000011010011100110010000011101001000000000000001
000001000001010000000011101111111010101111100000000000
000000100000000000000100001101001110101101000000000000
000000101110001000000010001001011000100000000010000000
000100000000001111000000001001011010000000000000000000
000000000000001111000000001101011100000001000000000010
000000001010000101100000000001110000000110000000000100
000000100110011000000110001111011100111110000000000000
000001000000101111000010000101001101010111100000000000

.logic_tile 21 17
000000000110001000000000010000001110000010000000000000
000000000000001011000011100000001100000000000000000000
001010100000000000000111010000000000000000000101000000
100000000100000000000010001111000000000010000010000000
010000000111001011100010000111100000000001110000000100
010000000000100001000000000101001111000000010000000000
000000000000000000000000010011101100010000000010000000
000000001000001111000010100111101101100001010010000100
000010000000001011100011101111111101101010100000000000
000001000000001111000000000011111110110000110000000000
000100000011011111100110101111001011100000010000000000
000100001111010011000110000011011010010000010000000010
000001100001011111000111000011001010000000000000000100
000011100000101011000110010000000000001000000000000001
110000000101000101000000001001011001110011000000000000
100000001011110111100011101001011011011110000000000000

.logic_tile 22 17
000101000000000000000111001011101100000110000010000000
000010100001010000000000000011100000000101000000000000
001010000000000000000111000101001100001000000000000000
100000000100000101000110101001100000001101000000000000
110001000000000000000011101111011100001110000100000000
000010000000001101000100001111000000001000000010000000
000001000000000000000010000001100000000010010100000000
000010000010100000000011000101101110000010100001000000
000000000000001111000000010101011011000010000110000001
000000000000000001100011100000011000101001000000100000
000000000110001101000111011000001100000010100101000000
000000000000001111000111001101011111010000100001000000
000001000000000000000000010111001111000010000100000000
000010100000000001000011010000101011101001000000000100
000010000001010001000110000111111101010000100000000000
000000000000000000100000000000011001000001010000000000

.logic_tile 23 17
000000000000100011000000000011000000000010110100000001
000000000000010111100011110001001100000000100000000001
001000001110000000000010100000011011000000100000000000
100000000000000111000011110101011101000110100000000000
110010100000000000000000000011111110010110000000000000
000001000000000001000010100000001110000001000000000000
000100101100000011100111101001011111111101110000000000
000000000000001001000000000011101010111100100000000010
000011100000000001100000011001000000000010110110000100
000001000000000101000010100001001100000000010000100000
000000000001000011100110100011011111000010000100000010
000000000000100000000100000000111001101001000001000001
000010100000000101000000000101000000000010010100000000
000000000110000000100000001011101000000010100001000000
000010100000001001000111000101111001010100000000000010
000000000000000111100111110000011111100000010000000000

.logic_tile 24 17
000000000000000101000011110000001110010010100000000000
000000001010000111100010101001001110000010000000000000
001000100000010001100000000000000000000000100100000000
100001001000001101000000000000001011000000000000000000
010000100000001000000010001000011110010100000000000000
110000001100000001000010110111011000000110000000000000
000000000000000001000000000000001100000100000001000001
000000000110100101100000000011011001010100100001000000
000000000000000001100000011001011000001000000000000010
000000000000000000000011000101100000001110000000000010
000000000000000000000010000000000001000000100100000000
000000000000000001000100000000001010000000000000000000
000000001010011111100000001001001011111001000000000000
000000000000101111000000000001001100111111000000000000
000000000101000011100000010111001001000010100000000000
000000000000000000000010000000011101001001000000000001

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000100000000000000000000000000000100100000000
000000001001010000000000000000001111000000000000000000
001010100000000111100011100000000000000000100110100100
100001000110000000000000000000001100000000000001000000
010001001100000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000111100000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000010100000000011100000011000000100000100000001
000010100111000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000

.logic_tile 2 18
000000000000001000000000001000011100000100000000000000
000000001010000101000000000111011010000000000011000100
001000000110101000000110110001100000000000000100000100
100000000000000101000010010000000000000001000000000110
110000000001100001000000000000000001000000100100000000
110000001010110000100000000000001011000000000010100000
001000000000000000000011101000011001000110100000000000
000000000000000000000010101101011111000000100000000000
000001000001010000000010010000011000000100000100100010
000010100110000000000011000000010000000000000000000000
000000000001010000000110000000000000000000100100000100
000000000000100000000000000000001101000000000000000000
000000100000000000000010000000000000000000100110000000
000001000000100000000000000000001000000000000000100000
000000000000000011100011100011011111000000000000000000
000000000000000111100010010000111110000001000000000000

.logic_tile 3 18
000001001110000000000000000101011100000110000000000000
000000100001010111000000000000110000000001000000000000
001000000000000011100000001111001110010111010000000000
100010001010000000000000001101101110010111100000000000
000001000000000011100110100000001100010100000100100000
000000100000000101100010100011011101010100101010000000
000100000001000001000111010101111100010110000000000000
000010001010000000000111010011011110111111100000000000
000000000000001101000111100011001110010010100000000000
000000000000001111000010000001001011111011110000000000
000000000000100000000111000111011110000111010000000000
000011000000000000000011000101011110010111110000000000
000000000000100101000010000001100000000001010100000000
000000000000010101000010000101001100000001111011000000
010001000001010000000010000101101110001111110000000000
000010101000100000000000000111101111001101010000000000

.logic_tile 4 18
000000000000010101000111111001001000000111010000000000
000000001000001101100110000001011000010111110000000000
001000000110001111100111101001011001001111110000000000
100010000000001111000110010101011011001110100000000000
010100000000001011000000000101011111111111110000000000
010110000000001001000000001011011011111001010001000100
000000000000000000000010011001011110001111110000000000
000000000110010111000011001001001000000110110000000000
000100001000000001000000010000000000000000000100000100
000100000001000000000010010111000000000010000000000000
000000100000000001100000010101011101010000110010000000
000000001010000000100011100111011110110000110011000001
000001000001010111100000001011011000010110000000000000
000010100000000011100000001001001000111111100000000000
000000000000001001000111100001011111010111110000000000
000000000000001101100011100001011100100010110000000000

.logic_tile 5 18
000000000010010000000111100111000000000000000100000000
000000000000000000000111100000000000000001000001000000
001000000000000111100011100011111011100111010000000000
100000000100001111000010101101111101101011010000000010
110000000000000101100010100111111011100111010000000000
010000001110101111000010111111101010010111100000000010
000000000000000101100010110011001000010111110000000000
000000000000000101000011110011011001100010110000000000
000001101000000101000000000101111000010110000000000000
000011100000011101100011110111111100111111100000000000
000000100000000111100111101001101011100111010000000001
000001000000000000100011100011101101010111100001000010
000000001100001101000010000101011000010110000000000000
000000100000101111100100000111001100111111100000000000
000100000001001000000000011101011001010110100000000000
000000000100100001000010000111101101010010100000000001

.ramt_tile 6 18
000000000000000000000000011000000000000000
000000111100101011000011011001000000000000
001000100001010111000000011001000000000100
100000011110000000000011010001000000000000
110000000000000000000000001000000000000000
010000000100000111000000001011000000000000
000010000000000000000111101111100000010000
000100000000000000000000000111100000000000
000000000000000101000000000000000000000000
000000001100001001000011111111000000000000
000000100001001001000000010001000000000001
000000000001100111000011100101100000000000
000000000000000000000011000000000000000000
000001000000000000000000000011000000000000
110000101111100000000111001101100000000000
010000000001011001000000000011101100000001

.logic_tile 7 18
000101001000000111100110000111111101010111100000000000
000000100000000011100111111001011001000111010000000000
001000000001010111000111101001101101010111100010000000
100000001000100000000110101011101011001011100000000000
010010100000001001000011101001011100010111100000000000
110000001100000001100111101001011111000111010000100000
000000000000001000000010111000000000000000000100000000
000000001001010111000111111001000000000010000000000100
000000101010000000000000001011111000010111100000000000
000001000001000011000000001001101110001011100000000100
000000000001000001000111000101111110110010100000000100
000110100000100000000010000101111001110011110000100000
000000100000000111100011101101111101000110100010000000
000001000000000000000100001001011101001111110000000000
110111101101001000000011101001001010001111110000000000
100010000000101111000100000011001011001001110000000000

.logic_tile 8 18
000000000000101000000000000011101000001100111000000000
000000001011000011000000000000000000110011000001010000
000001001000100000000000000011101000001100111000000000
000000100011010000000000000000000000110011000000100000
000000000010000000000000000000001000001100111010000000
000000001110000000000000000000001101110011000000000000
000010000000010000000000000000001000001100111000000000
000000000000100000000011100000001101110011000000000000
000101000000010000000110010000001000001100111000000000
000000001100000000000110110000001111110011000001000000
000000000000001011100000000001001000001100111000000000
000010100000000111100000000000000000110011000000100000
000110100000000000000111100101101000001100111000000100
000001000000100000000100000000100000110011000000000000
000000000000000000000111100111101000001100111000000000
000000000000010000000100000000100000110011000001000000

.logic_tile 9 18
000100000000000111000000010001000001000000001000000000
000100000000000011100011110000001000000000000000000000
001011000001110000000010110111101001001100111100000000
100001000000100101000010010000001011110011000000000010
010001001010000111000000000001101000001100111100000000
010000100100000000000000000000101000110011000001000000
000001000000001000000000000011001000001100111110000000
000010100000001101000011110000001101110011000001000000
000100000100000000000111100101101001001100111100000000
000000000000001011000100000000001001110011000000100010
000010100001000101100110100111001001001100111110000000
000000000000100000000000000000101101110011000000000100
000001000110100101100110100011101000001100111100000000
000000100001000000000000000000001110110011000001100000
000000000000000011000000000101001001001100111100000000
000000001010001111000000000000001110110011000001000001

.logic_tile 10 18
000000100000100000000000000011111011001001000010000000
000000000001010111000011000001101000000010100000000000
001000000000001111010011110000001001000100000000000000
100100000001010011100010110000011111000000000000000000
110000000000000101100010111000001010000000000000000100
110000000000000001000110101101011010000000100000000000
000000000101001101000010001000000001000000100000000000
000000000001001111000011001111001011000000000000000000
000110000000100000000000000001111110001000000000000000
000100000001010000000000001101000000001110000000000000
000001000000000000000111010000011011000100000000000000
000010001110000000000111110111001000010100100000000000
000000000001010000000011111111001010001000000100000000
000000000001111111000111111011100000001101000000000001
000010000010000000000000011000011001010100000000000000
000001001100000001000010010001011001010000100000000000

.logic_tile 11 18
000100000000100000000000000000001001001100111000000000
000000001001010000000000000000001101110011000000010100
000010000000000000000000000101101000001100111000000000
000001001100000000000011110000000000110011000000000100
000000000000000000000000000101001000001100111000000000
000000000110000000000010110000100000110011000001000000
000010001001010101000010100111101000001100111000000000
000010000010000000100100000000100000110011000000000000
000000000000000000000110000011101000001100111000000000
000100000001010000000100000000100000110011000000000000
000010000000000000000010100101101000001100111000000000
000010100000000000000010010000100000110011000000000000
000000000000010000000000000011001000001100111000000000
000010100000000000000000000000100000110011000000000000
000010100010000000000010000001101000001100111000000000
000001000001000000000100000000100000110011000000000000

.logic_tile 12 18
000110000000000000000111000111011011000000100100000010
000000000000000000010100000000011111101000010000000000
001000000000000000000000000111011011000100000110000000
100000100000000000000000000000111011101000010000000000
010000000000100001100111001001011010001001000100000001
110000001100010000000000000011110000001010000000000100
000011000000100000000110010000001101000100000100000010
000000001100000000000011110011001011010100100000000000
000000001110101001100110011101111100001000000110000100
000000100001000001100010011011100000001110000000000000
000000101010000001100000010111101110000100000000000000
000101000100000111100010000000000000000001000000000000
000001000000001011100110000111111010000000100110000000
000000100110001001100100000000011010101000010000000000
000000001010001111100111001000001100010000100100000000
000000001100001001100100001101011101010100000010000000

.logic_tile 13 18
000000000000000011000111000101000000000000000100000000
000000000000000000000011110000100000000001000000000001
001000000010001000000000000000011000000100000100000000
100010000000001011000000000000000000000000000000000000
110000001001100001000111101111100001000001010001000000
110000100001110000000111100011101010000001100000000000
000000000000000001000011100101111111010100000000000000
000000000000100000000100000000001110100000010001000000
000100000000000000000010001001000000000001110000100000
000001000000000000000000000101001001000000010000000000
000000000000000000010000000000001010000100000100100000
000010000110010001000000000000010000000000000000000000
000010100110000000000111101000001100010000100010000000
000000001101000000000000000101011010010100000000000000
000010000000000001000000010000011010000100000010000000
000001000000001001000010101001010000000010000000000000

.logic_tile 14 18
000100000000001000000000000000011011010100000000000000
000100000000001111000000001101011010000100000000000010
001000000010000011100110010001000000000000000100000001
100001000000000000100011100000000000000001000001000000
110000000000000000000011110000011000000100000100000000
000000000000000000000011100000000000000000000001000001
000110100000110111000000000000011000000100000101000000
000100001000100000100010100000010000000000000000000100
000000001010000000000000001001111110110110100000000000
000000000000000111000000000011101110110101100000000000
000001000110000000000000000000011110000100000100100110
000000100100101001000000000000010000000000000000000000
000000001010000111000000000000001010000100000100000001
000000000000000000100000000000010000000000000000000000
000000000010000000000011100011000000000000000100100000
000010000000001001000100000000000000000001000000000001

.logic_tile 15 18
000000000000000101100000010111001010000001000001000001
000000000000001101000010010101000000000110000000000000
001001100001011111100111100001011110110010110000000000
100100000110001101100011110001111100101011010000000000
000000001010000001100000001000000001000000000100000000
000010000001011111000000000011001101000000100000000010
000000100000011101100000000101101101000100000010000000
000001000000001011100010100000001101101000010000000010
000000001010100001000000001101100000000001000110000000
000000000001010101100000000001000000000000000000100000
000010100001010000000111001000000000000010000000000000
000001000110100001000110001001001111000000100000000000
000010001010101000000000001101101010000001000000000000
000001000000011111000010110111100000001001000010000000
110110001110101011000010001001011001100000000110000000
100001000000001111000100000001011110010110100000000000

.logic_tile 16 18
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000100100001000000010101100001000000001000000000
000000100010010101100011100000101011000000000000000000
000000000000000000000000010011101001001100111000000100
000100000110000011000010110000001000110011000000000000
000000000011000101100110010111101001001100111000000000
000100001100100001000110010000101000110011000010000000
000100000010000101100000000111001001001100111000000000
000000000000000000000000000000101100110011000010000000
000010000000000011000000000001101000001100111000000001
000000000000000001000010110000101100110011000000000000
000001001000000000000000010101001001001100111000000000
000010100000000000000010100000001010110011000010000000
000000100001010000000110100011101000001100111000000000
000001000000110000000000000000101011110011000000000000

.logic_tile 17 18
000000000110101011100000000001011111101111100000000000
000000000000011011000010110011011001011110000000000000
000010000000000000000010110000001111010010000000000000
000000000000010111000011010000001001000000000000000000
000101001000101000000000000000011000010010000000000000
000110000001000001000000000000011000000000000000000000
000000000001010101000000000111111100111110000000000000
000000000000100000000011011111011110010111100000000000
000000000000001000000000010111100000000001000010000001
000010000000000011000010100011100000000000000011000000
000010101000011000000111011011001001000000100010000000
000001000110100001000110011101111101000000110000000000
000000001100000001100000011101000001000001000001000000
000000000000000001100010010001001100000001010010000000
000100100000000001000000010101100001000010000000000000
000001100000000000100010010000001001000000010000000000

.logic_tile 18 18
000010100000000000000110000000000001000000001000000000
000000001000000000000010100000001001000000000000001000
001010100001100000000110000000000001000000001000000000
100001001000000000000010100000001011000000000000000000
010010100110000000000000000000001000001100111100000000
010010100000000000000000000000001101110011000000000001
000010100100000000000000000000001000001100111100000100
000000000000000000000010000000001001110011000000000001
000010000000000000000000010000001001001100111100000010
000000000000000000000010000000001100110011000000000000
000000000001101000000000000111101000001100111100000000
000100000001100001000000000000000000110011000000100000
000001000000010000000000000111101000001100111100000010
000000100000100000000000000000100000110011000000000000
110001100001010001100000010000001001001100111100000000
100000001100100000000010000000001001110011000000100000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000100000100000000000000000000000000000
000010100000010000000000000000000000000000
000001000000010000000000000000000000000000
000010100110100000000000000000000000000000
000000000001110000000000000000000000000000
000000000000110000000000000000000000000000
000001100000000000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 20 18
001001000001000101000011010001011110010100000000000000
000010000001110000000011101001101111110000000000000100
001001000001001000000111100000000000000010000000000000
100010000110111111000100000001001100000000100000000000
110000001010101000000000000011111110001001000000000000
010010100101001001000000000111110000000100000000000000
000000100110100000000110110101100000000000000001000000
000000000001000000000110000000101010000000010000100000
000000000000000001000111110001101001110000100000000000
000100000000000000000110001111111000110000110000000000
000000100000010000000011010000011100000110100010000000
000000000010001001000111011011001111000100000000000000
000000000000000111100110010000011010000010000100000000
000000000000000000000011010000010000000000000010000000
110000100000001000000000010000011100000010000000000000
100001000001000001000010110001010000000100000000100000

.logic_tile 21 18
000000000111011111000010010101001100101001000000000000
000000000000110011000011101011101010101001010000000000
000011000000001001000111101101011001000010100000000100
000101000010000001100111110011111011000001000000000000
000010000110001011100111100111111111000100000000000000
000001000001001111100111110000101100101000010001000000
000000100000010111000000010001001110010000100000000000
000000000100000001100011101111101001010000010000000001
000010000000101001100000010001011001001100000000000000
000010100001000001100011101111001111111011010000000000
000000001100001001100111100101001101001100000000000000
000100000000001011000000000011001001101000000000000000
000000001010000001000111001101000000000011100000000100
000000001110000000100111100101001000000010000000000100
000010000000000111000011111111111001000111000000000000
000011001011011111000010101011001010100001010000000000

.logic_tile 22 18
000000000000000111100010100001001100000100000000000000
000010100110011111100000000101010000001110000000000000
001000000000000111100000000011000000000000000000000001
100000000000000000100010100000001001000000010000000001
110000001100001001000000001101111000100001010000000000
110000000000001001100000001111001000101001010000000000
000000100000001000000011110000001100010000000011000000
000001000000011111000110010000001010000000000010000100
000010100110011000000010110000011110000100000100000010
000000000000001001000011100000010000000000000000000000
000000000000000000000000000011011011000000010000000000
000100100000000000000000001111111000010010100000100000
000010100000000000000111110000000001000000000000100000
000001000000100000000110000011001001000000100000000100
000000000010010000000111101011000000000001000000000000
000000000000100000000110011101000000000000000010000000

.logic_tile 23 18
000000000000011001000000000011101100001101000000000100
000000000000001011100000000101000000000100000000000000
001000000000000001100110110111001111010110000000000000
100000000110000111000011100000101011000001000000000000
010000000000000111000111101000011000010010100000100000
110100000000000000000000001011011101000010000000000000
000010000000000000000111110000000001000000100110000000
000000000000101001000010000000001000000000000000000010
000000000000000111100110110011111101010100000000000010
000000001010000000100011010000011011100000010000000000
000000000001010111000111100011111110010110000000000100
000001000000000101000010001111011101101010000000000000
000000000000000111000010001101111111001111110000000000
000000001011010000100010011001001000000110100000000000
000010101100001000000010010001011011001100110000000000
000010100000100001000011010001011111100001110010000000

.logic_tile 24 18
000000000000000011100110110001100000000000100000000000
000010000000000111000111100001101011000010110000000000
001000000100000000000011100001011101010000100000000000
100001000000001111000111101001111101110000000000000000
110000000011001011100010111111000000000001010000000000
010000000000000101100110001011101110000001100000000000
000010000001000001100000010001101110000010100000000000
000000001010101001000010000001111010000010000000000000
000001000010010000000000010001001010000000000000000000
000010100000000000000010110000010000001000000000000000
000010000000000000000110010000011011001100110100000000
000011000000001111000011100000001010110011000000100010
000000000100000001000111100000000001000000000000100111
000000000000000000100110000101001100000010000011000111
110010101100100000000000001011111000100001010000000000
100010000000000000000000001101101001010110100000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000100000110000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000100000000000000000000001000000000000000000100000000
000100001010000000000000001101000000000010000001000000
001010100000000000000000010000000000000000000000000000
100001000110001111000011100000000000000000000000000000
010010000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000010000000000000000000000000000001000000100100000000
000000001000000000000000000000001000000000000010000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000001000000000000000000101000000
000100000010100000000000001001000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 2 19
000000100001010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000001011000000000001000000000000000000100000000
110000001010001001000000000111000000000010000000000001
000010000000000000000000010000000000000000100000000000
000010100000000000000011100000001010000000000000000000
000000000001000000000000000101100000000000000110000000
000000000000100000000000000000100000000001000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000100100000000
000000000000000000000000000000001000000000000000100000

.logic_tile 3 19
000001000000000101000111111011101100000110100000000000
000000100110001101000110010111101101001111110000000000
001001000000000001100111011001011100111110100100000100
100000000010000101100111010001011101011101000001000000
010000000000000101000010101011111010000010000000100000
010000000000000000100010110011000000000111000000000000
000000100000000101000010101101001101100111010101000000
000001001110000111000100001111101000010111100001000100
000010100000011001000110101001011001101011100111000000
000001000110000001100011110001101011101011010000000000
000001000000001111100011101111111011100111010100000101
000011000110000111000010001001101000010111101000000000
000010000000100111100010000001101010110110110110000100
000000001001000000000000001111011110100010110010000000
110000000000000001000111001001101010101111110110000000
000000000000000000000111100001101000001001010001000000

.logic_tile 4 19
000000000000101101000011101101011000000010000000000100
000000000010011111100110100011010000000110000010000000
001000001101000101000111000111101010000000000010000001
100000000000101101000110101111101110100000000000000010
010000000000000111100110001001101001110110110101000000
010000001010000111000100001001011110100010110000000100
000000000001011111000011101011001110001111110000000000
000001000010100111100110110101001100001110100000000000
000000000000001001000000010101111000101011100111000000
000000000000000001000011101011101000010111100001000000
000001101111011101000011001000000000000000000100000001
000011100110000011000000000011000000000010000001000000
000000000110001001100000011011111001101011100100000000
000000000000001011000010111101101000010111100000100001
110000000000000111000110100101011011110110000100000100
000000000110000000100100000001101000111111000000000010

.logic_tile 5 19
000100000000000101100010100011111101101011100101000001
000100000000001001010111111101101111010111100000000001
001000000001101000000000000111111001100111010100000000
100001000000110111000010110011011100101011010001100000
110000000001001111000011100001001010010010100000000000
010000001010000101100110011001001100111011110000000000
000000000001000111000010100001111011100111010110000000
000010101110101101100100001101011100101011010000000000
000000000000000111100000010000011010000100000100000001
000000000001000111000010010000000000000000000000000001
000010000001011001100110000001001011110110000111000000
000000000000001111100100001111001100111111000001000000
000100000000001111100010100011101110101111110110000100
000000000000000111100110110111001111000110100000000000
110010100000100001000010001101111100101111110111000000
000000101111000000000000000011001001001001010000000001

.ramb_tile 6 19
000000000000001000000000000000000000000000
000010010000000011000000001011000000000000
001000000000000000000000001001000000000100
100000001010000111000000001101000000000000
010000100111000011100111001000000000000000
110001000000000000000100000001000000000000
000000001010100001100111000101000000000100
000011100000010000100011100011000000000000
000000100000010001100000011000000000000000
000000000000000000100010010101000000000000
000000000000000001100110001101100000000000
000000100000001001100100000111100000000001
000000100000000000000111000000000000000000
000001000000000000000000001111000000000000
110100001001010000000111001111100001000000
010100100000101111000100001011101100000001

.logic_tile 7 19
000011000000100101000011100000001110000100000110000000
000010100000010000100000000000000000000000000000000000
001000001000000000000010100001100000000000000110000110
100000000000000111000110110000100000000001000000000000
010001001000100001000011100101011001010111100010000000
110010001010011011010111100011111000000111010000000000
000101000000100101000111010011011010000110100000000000
000010001001000000100011101001001011001111110001000000
000100000100000000000000000001000000000000000110000100
000000001100100011000000000000000000000001000000000000
000000000000100111100000000000000000000000100101000010
000001000001010000000000000000001010000000000000000000
000000000000001000000000000101100000000000000101000000
000000001100000111000000000000100000000001000000000100
000011100001010000000000001101101011010111110000000000
000000000000101001000000000011101110010001110000000000

.logic_tile 8 19
000010000110000111100000000001001000001100111000000000
000001000000000000100000000000000000110011000001010000
000000101100000000000011000000001000001100111000000000
000001000000001011000000000000001010110011000001000000
000000000000000011000011000000001000001100111000000000
000000000000000011000000000000001010110011000001000000
000010000100100011000000000000001001001100111000000000
000001000001000000000000000000001001110011000001000000
000000000000000000000000000000001001001100111000000000
000100000000000000000000000000001010110011000001000000
000010000100010000000000000001101000001100111010000000
000000000011000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000001000000000000000000000000000110011000001000000
000101000000000000000000000101001000001100111010000000
000110000000101111000000000000100000110011000000000000

.logic_tile 9 19
000001000000100111000011100101101001001100111110000000
000010100001000000000110010000001101110011000001010000
001010000001001000000000010001101000001100111100000000
100000000000111001000011010000101100110011000000100100
010001000000101111100111000101001001001100111100000000
110000000001011011000100000000001111110011000001000000
000100000010011000000011100001001000001100111100000000
000100000000001011000100000000101000110011000010100000
000000000000000101100000000111001001001100111100000000
000000000110000000000000000000101000110011000010000000
000000101111010011000000010101101000001100111100000000
000001000110100000000010100000101001110011000000100001
000000000000001011100000010011101000001100111100000011
000000000000001011000010100000001010110011000000000000
000000101110100000000110100111001000001100111100000000
000001001100010000000000000000001110110011000000000010

.logic_tile 10 19
000000001110101000000000000001100001000010100000000000
000000000001011111000000001111001100000001100000000000
001010000000010111000000000011111010000000000000000000
100000000110000000100000000000100000000001000000000000
110100000110001000000000000111011100110010100000000000
000100000000000011000011010111011111110000000000000000
000011100000010111000111100000000000000000100100000000
000001001010100000000100000000001011000000000010000000
000010101010000000000010000000001100010000100000000000
000000000000000111000100000011011000010010100010000000
000000000000001000000011110101100000000000000111000000
000000000110001101000011110000100000000001000000000000
000000000000001011000111001000001010000100000000000000
000000001000000001000100000101000000000000000000000000
000100000000111000000000001000011010000000000000000000
000100000000111011000000000111000000000010000000000000

.logic_tile 11 19
000001000000000000000000000101101000001100110100000100
000000101110000000000000000000000000110011000000010000
001010001000010000000000001000000000000000000100000000
100000000000100000000000001101000000000010000010000000
110000000001010000000011100011000000000000100000000000
010000001010000000000000000000101011000001000000000000
000100000001001000000000000011111101101001010010000001
000000000000100111000010110011011101111001010000000000
000001000000000011100010000111101100000100000000000000
000000100000000000100010000000010000000001000000100000
000010100000001011100111000000000001000000100000000000
000000000000001111000010001011001111000010000000000000
000000001011000101000000000011101100000100000000000000
000000000000100000100000000000010000000001000000100000
000000000001010000000000010111000000000000100000000000
000000001011001111000011000000001101000001000000000000

.logic_tile 12 19
000001000000000000000110010011100000000001110100000010
000010100000000000010011011001101010000000010000100000
001010000001010000000111110001101101010000000100000010
100001001100000000000110000000101111100001010000000000
110000000001011001100111011001000000000001010100000000
110000000001000011000111000011101100000001100000000001
000011000000000000000000000001000001000001110100000011
000001000000000000000000001011101001000000100000000000
000001000000011000000110011000001010010000000110000100
000000001110001111000110000111011001010110000000000100
000000000000001001100110000001000000000001110100000010
000010000011001001100100000101101111000000100000000000
000000000000000000000011110000011100010000000100000101
000001000000000001000010111011001100010110000000000000
000000001010010001100000010101000000000000000000000000
000010001110000000000010010111100000000011000000000000

.logic_tile 13 19
000100000000000101010000000111101010101000100001000000
000100000000000000000010010101001001000000100011000000
001000000001000001100111001101011100001001000011000000
100000000010100000100100001111001010001010000010000000
110000000000001101000110110001101101111101010000000000
010000000000000011100110011101111101111101100010000000
000000001111000000000110000000000001000000100100000000
000000001100000001000100000000001010000000000000000010
000000100000000001000010010011101101110110100000000001
000001100000001111000011110011001110010010100010000000
000000100011010001100110000111001111000010000000000000
000001001010001111000010000000101101100001010000000000
000100000000000111100011000001101011000000000000000000
000000000000000000000000000000011011000001000001000000
000001000010000111000000010000001100000000000001000100
000000000000001111000011010001000000000100000010100001

.logic_tile 14 19
000000000000000000000111011011011001101111100000000000
000000000000001001000111110111011010101101000000000000
001010000000010001000111111011111000111001110000000001
100001000000000101100111010111011001110101110000000000
010000001000101011100011101000001100000000000010000000
110000000000010001000011000001011100000110100000000000
000000000001100101000000011011101101000001000000000001
000000000000010000000010011011111000001000000000000000
000110001010000001000111010111001010000100000001000000
000101000000000111100011100011100000001100000010000000
000000000000010000000110010001000000000000000100000010
000001000110000001000010000000100000000001000000000000
000000000000100111100000011101111110010001000000000000
000010000001001001100011011111111000001000100000000000
000010000101010001000011100111001010110100010000000010
000000001100000111000110110111001011000000000010000001

.logic_tile 15 19
000000100000000111100000010101111101001000000000000000
000000100000000101000011011101001000101000000000000000
001000100111001111100000000000000000000000100100000100
100000000000100111100000000000001100000000000000000000
010000001010000000000111100111001110000010000000000001
010001000000000000000000000000100000001000000000000000
000010100100000111000000000000001101000000100000000000
000000000100001101100000000001011111010100100000000001
000000000000100001000111110011000000000011000000000000
000000100001000000000011000001100000000000000000000000
000010000010000111000000000101100000000000000101000000
000000000010000000000000000000000000000001000000000010
000110100000001000000000000011011000000010000000000000
000100000000001001000010000000100000001000000000000000
110100000001000000000000010000000000000010000000000000
100010100000010000000010101011001110000000100000000000

.logic_tile 16 19
000010101010000000000111100001001000001100111000000000
000001000000001111000000000000101111110011000000010000
000000000010001000000111100111101001001100111000000001
000000000001000101000000000000101001110011000000000000
000000000001010000000011100111001001001100111000000000
000000000000101011000111100000001000110011000001000000
000000001001001111100110100011101000001100111000000000
000000000000101111100000000000101010110011000000000010
000010000000000000000000000111101000001100111000000000
000000000000000000000000000000001000110011000001000000
000000000001100000000000010101101000001100111000000000
000000001000010000000010100000101011110011000000000100
000000001110000000000110100101101000001100111000000000
000000000000001001000000000000001011110011000000000000
000001000100110000000110100101101001001100111000000000
000010001010110001000011110000001111110011000000000010

.logic_tile 17 19
000000000001010000000000001011101110001001000010000000
000000000011110001000000001111010000001010000010000000
001000000000000000000000000000011010000100000100000000
100000001100100000000010100000010000000000000000000000
110001000110001001100010100011000000000001000000000000
010010000001000011000000000111100000000000000000000000
000000000000010000000010000001100001000010000000000000
000000000100000101000011100000101011000000010000000000
000001000000001000000010010101001100010111100000000000
000110000001011101000011110001011010001011100000000100
000000001010010001000000001000001011010100000000000001
000000000110001001100000000101011110000100000010000000
000000000000000001000000001101100000000011000000000000
000000100100000000000010000011100000000000000000000000
110000000010001000000110000000001101010010000000000000
100000000000011111000100000000001011000000000000000000

.logic_tile 18 19
000101001010010000000110000000001000001100111100000000
000110101010000000000000000000001100110011000001010010
001001001100001000000000000000001000001100111100000001
100000000000010001000000000000001100110011000000000000
110000001110000000000000000111001000001100111100000000
010000001100100000000000000000100000110011000000100001
000010100001010000000000000000001000001100111100000000
000000000010000000000000000000001001110011000001000010
000000000000001001100000010000001001001100111100000000
000000000000100001000011010000001000110011000000000010
000010000001010001100000000000001001001100111100000000
000000101000100000000000000000001100110011000001000010
000000000110100000000000010111101000001100111100000000
000000000000010000000010000000100000110011000000000110
110000100110000000000110010111101000001100111110000000
100001000000000000000010000000100000110011000000100000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000010001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000111000000000000000000000000000000
000010000110110000000000000000000000000000

.logic_tile 20 19
000000001000101101000110000000011001010100000000000000
000000000001010001000011100111001100000100000000000100
001000000000100001100000001000011100000010000000000000
100110100001000000000000001011010000000100000000000000
110000000001010001100010100000011010010010000000000000
010000000000000111000000000000001111000000000010000000
000001101010001000000000000101000000000011000000000000
000001000000000011000010001011100000000000000000000000
000010001010001000000011111001001000000010000000000000
000010100110000011000011101111011010000000000000000000
000000000000010000000010000011001001111110000000000000
000000000000001001000010000101011111010111100000000000
001010000000000111000111000101100000000000000101000000
000000000000000000100000000000100000000001000000000000
000100000000100000000110110001001110000010000010000000
000000000110000000000010110000010000001000000000000000

.logic_tile 21 19
000011100000011001100000001101101101110111110000000000
000011000001110101100000000011001101111001010000000000
001000001000000011000110001001001100001000000000000000
100000000000000000000100001101001111010110000000100000
110001000000001000000111100001100000000011000000000000
000010001110000101000100001101100000000000000000000000
000000100001010111000010110111111010000010100000000000
000000000110001101100010000000011110100000010000000000
000000000110001111100010101011011100001011000100100000
000000000000000111100010101111100000000001000001000000
000000000000000101000111001000001100000010100100000100
000000000000000001000110100001011101010000100001100000
000000000001011000000000001101011100101001010000000000
000000000001110001000010010101011100000110100000000000
000000000000011111100011101000000000000010000000000000
000000000000110011000000000111001000000000100000000000

.logic_tile 22 19
000000000000000001100011101101011001101001000000000000
000000100000000101100111111001001111101001010000000000
001010000000010111100110000001111010001001010000000000
100000000100010000000010100111101111000010000000000000
010001000000001000000111100000000000000000100100000000
110010000000001111000111010000001000000000000000000011
000100000000010111100000000001001111111101110000000000
000000000000000000000000001001101001101000010000000000
001010101010000001000110011001011110000001000000000000
000000001010000000000010010011010000001011000010100000
000000000000000001100000000000011100000100000000000000
000000001101000001000000001011001011000110100000100000
000000000001011001100000000000011100000100000100100000
000000000000000001000011100000000000000000000010000000
000110000001010000000010000000001100010000000000000000
000000000000000000000111010000011100000000000000000000

.logic_tile 23 19
000000100000001001010000000111000000000000000100000000
000001000001001011000011110000000000000001000010000000
001000001001010001000110011001101111101001010000000000
100000000000000000100010010001101111001001010000000000
010000000000000001000111000011011001001001010000000000
010000001100001101000110100111001111000001000000000000
000000000001000000000111011101001100111101110000000000
000000000000000000000010101001111010010100100000000000
000000001100000001100000010000000000000000100100000010
000000000000000000000010000000001010000000000000000000
000011101110000001100000010001000000000010100000000000
000001000100000000000010011111001000000001100000000000
000000000000001001100000011001011010000111000000000000
000000000000001101100011111011010000000001000000000001
000000000000000000000010000000011011000110100000000000
000000000100100000000110011101011100000100000000000000

.logic_tile 24 19
000000100000010000000000010101111000000010000000000000
000001000000000101000011111001100000000111000000000000
001000000000000101100010110111111100000000000000000000
100000000000000000000110000000010000001000000000000000
110000000110001001100000011101111100000111000000000000
110000001000000001010010001111000000000001000000000000
000000000000000000000110010101001101101001110000000000
000000000110000001000010100101001001010101110000000000
000000000000000101000000000101001100100000000000000000
000000000000001111100000001001101100110000010000000000
000000000000000001000000010101101000000110100010000000
000000000010010000000011100000111011001000000000000000
000000000000010011100111000000000000000000100100000000
000000000000000000000100000000001000000000000010100000
000000000000000001000111101111011000000111000000000000
000000000000000000000010011111010000000001000000000010

.ipcon_tile 25 19
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000011000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000100100000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000000000100000000010000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.logic_tile 1 20
001100000000000000000000000000000000000000100000000000
000000000000000000000010010011001101000010100000000001
001000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110001000000000010000000000000000000000000000
000100000000100101000011100000000000000000000000000000
000000000001010001100000000000001100000100000100000000
000000000000000000000000000000010000000000000000000011
000000000000000000000000000011111110000000000001000000
000000001000000000000000000000010000000001000000000000
110000000001010000000000000000000000000000000000000000
000000001010000000000010010000000000000000000000000000

.logic_tile 2 20
000000000110001000000000000000001110000110000000100000
000000000000000001000010110011000000000010000000000000
001010000000000111000000000000000000000000000000000000
100001000110000000100011110000000000000000000000000000
110000001110000011100000000011011110010110000010000000
110000000000000000100000000000111001000001000000000000
000000000000000000000000010000011110000100000100000000
000000001010000000000010100000010000000000000000000001
000000100000101000000010000000000000000000000000000000
000001000111001101000000000000000000000000000000000000
000000000000000000000000001001001011101001010000000100
000000000000000000000000001101001000101011010000000000
000000000000000000000111000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110100000100000000000111000001100000000000000100000000
100100000000000000000010000000100000000001000000100000

.logic_tile 3 20
000000000010001000000000001001111111010111100000000000
000000000000101001000000000101101111000111010000000000
001000000000001011100111011101101010010111100000000000
100000000000000011100111100111011101000111010000000000
110000000000000001100011100111111100001111110000000000
110001001010001111100000000001111010001001110000000000
000000000000001001000111100000000001000000100100000000
000000000000001111000110010000001011000000000000000000
000001100000000011100111101011011011100010000000000000
000010100000000000000000001001001011000100010000000000
000000000000000000000010000011111111010111100000000000
000000000000001111000000000101001110001011100000000100
000101000000000000010110000111000000001100110000000000
000100101010000000000110100000100000110011000000000000
110000000010000011100111101101111001010111100000000000
000000000000000001100010110001001110000111010000000000

.logic_tile 4 20
000000100000000101000000000000000000000010000000000010
000001000000000101000000000000001010000000000000000000
001000000000100011100011101011001111010111100000000000
100000100001001001000010010101101000001011100000000000
110000101010100111100000001001011110010110000000000000
110000000101000000100011101001001000111111010000000000
000000000001010000000111101001011100011110100000000000
000010100000000111000111111101001000101110010000000000
000010000000000000000000010001001111010111110000000000
000000000010000000000011010001011000010001110000000000
000001000000001000000000001000011100000000000010000000
000010000000001111000010011001011110010000000000100000
000000000000001001000111100001001011010111110000000000
000000000000000111100110000001011011010001110000000000
000000000000010000000000011000000000000000000100000100
000000000000000111000011101111000000000010000000000000

.logic_tile 5 20
000000000000101001000011110000011110000100000100000000
000000000001001011000011010000010000000000000001000000
001000000000001000000010000101011010011110100000000000
100000000000001011000111110111001100011101100000000000
010000000000000011100111000011001100001111110000000000
110000000100000000100000000011101000001101010000000000
000000000110011011100011100111111000000111010000000000
000000000000001111100000000011111110101011110000000000
000100001100001001100111110001001001110010100000000000
000100000000001001100010000111011000110011110000000011
000001000001010000000000000011011111110110110000000000
000010101001010000000000001001101010010001110000000010
000000000001011001100110101011011000010110000000000000
000010000001011001000100001101011100111111010000000000
000010101100010111000111000001001110010110000000000000
000000000001110000100011000011111110111111100000000000

.ramt_tile 6 20
000001000000000001100000011000000000000000
000000110000000000100011000111000000000000
001010100000000000000000001101000000000100
100001010000101111000000000101000000000000
110000000110000111000000001000000000000000
110000000000000000000000000001000000000000
000001000000101001000111101001000000010000
000000101000011111000100000111100000000000
000000000000000000000000001000000000000000
000000000000100001000000001111000000000000
000010000001000001000000000101100000000010
000010100110101111100000001111000000000000
000000000000000000000111100000000000000000
000000000010000000000011100011000000000000
110010101101010011100110101101100000000010
010010000000000001100100000011101000000000

.logic_tile 7 20
000000000000000000000000011001101110010111100010000000
000000000010000000000011111111111001000111010000000000
001010000001101000000111000000000000000000100100000000
100011000010011011000000000000001100000000000000000000
010000000000000000000000000111100000000000000100100001
100000000000000000000000000000100000000001000001000000
000010000010000000000010010000000000000000000110000000
000010100000010000000111100011000000000010000000000110
000000000000010111000011101101101111000110100000000100
000001000000000000000000001111101000001111110000000000
000000000000000001000000000000011010000100000100000100
000000000100000000000000000000010000000000000000000010
000000100000001000000000000000011100000100000100000000
000000001000001111000010000000000000000000000000000000
000000001111100000000110100000000000000000100100100000
000000000001010000000111100000001101000000000000000010

.logic_tile 8 20
000000000000000000000000000111001000001100111000000000
000000000000000000000011000000100000110011000001010000
001011000000101000000000000011001000001100111010000000
100010100001011011000011110000100000110011000000000000
010000000110000000000011100000001001001100111000000000
110000000000100000000100000000001101110011000000000100
000000000000000000000000010000001001001100111010000000
000000100100000000000011010000001011110011000000000000
000000000000000001000000000000001001001100111000000100
000100000000100000000011100000001111110011000000000000
000001001000000000000000000001001000001100110000000000
000000001010000000000011100000100000110011000010000000
000001000000000000000000011011000000000000000000000000
000010100110000000000011110001000000000010000000000000
000001001000100000000111100001100000000000000100000000
000000000000010000000000000000100000000001000010000000

.logic_tile 9 20
000010100000100000000010000001101001001100111101000000
000000000000000000000110000000101101110011000001010000
001001001110000101100110110011101001001100111100000010
100100100010000000100110100000001000110011000001000000
110000000001000000000000000101101000001100111100000011
010000000000100000000000000000001100110011000000000000
000101000000000000000000010111001001001100111100000000
000000100000001001000010100000101110110011000001000000
000101000001111000000000000101101000001100111110000000
000000000001010101000011100000101001110011000000000000
000001000000100000000000010001101001001100111100000000
000000000000010001000010100000101111110011000001000001
000001000100000000000110100001001001001100111110000000
000000000000000000000000000000101001110011000000000000
000000000100011000000110100111101001001100111110000000
000000000000100101000011010000101011110011000000000000

.logic_tile 10 20
000001000110000000000000010111011100001101000000000000
000010101010000000000010000101100000000100000000000000
001000000000000101000000001011111110001011000100000000
100000001111000000000000001111010000000010000000100000
110101100000000111100000010101111000000110100000000000
000111000000000000000011110000101111000000010000000000
000000100000010001000000001001011100100010010000000000
000001000010100000000011101101111111010010100000000000
000000000000100000000000010011100000000000010000000000
000000000101011011000011011011101100000001110000000000
000011000001001111000010011101100001000010110100100010
000001000000001111000010110111001111000000010010100000
000000100000000011000110111101011010110110000000000000
000000000000000001000111011011111101110000000000000000
000000100010010000000011010111001100001001000000000000
000001000000001011000010100111010000000101000000000000

.logic_tile 11 20
000010100000011000000000010001111110000000100100000010
000000000000001011000011010000001110101000010000000000
001010100000001111000000000000001011010000000100000000
100000000000000001100000000111001110010110000000000100
010011000000101011100010010111101010010100000100000000
110110000001010001100110000000001000100000010001000000
000100000000100111000000001101101100001000000110000010
000000000000110000000000000111010000001101000000000000
000000100110001000000110010011011111010000000110000000
000100000000000011000010110000101100100001010000000001
000000000000011000000000001000001000010000100100000100
000001000000101101000010100111011011010100000001000000
000000000000000001100000011000001110000000100000000000
000000000001010001000011001011011100000110100000000000
000000000000001000000000011001100001000000010100000010
000000101010000011000010110111001111000001110000100010

.logic_tile 12 20
000000000001001011100111010000001100000100000100000101
000000000000100011100110110000000000000000000000000000
001010100001001111000111101101111011100010010001000000
100001000110000011000100001001011101010010100000000000
010000000000000011100111101011100001000001110001000000
110000000110000000000111110001101111000000100000000000
000000000000100111100010000001001110000000010000000010
000010001101000000000000001001011011010000100000000000
000000000111100111000000000000000000000000100100000000
000000000000010000100000000000001001000000000000000010
000001100000100000000111001011100001000011100000000000
000000000000010001000111001001001000000001000001000000
000010000000000000000111100000000000000000000100000000
000000000000000000000111100101000000000010000000000010
110000000000000001000111100011111110000001110001000000
100000000000000000100000001111101000000000100001000010

.logic_tile 13 20
000001000001010000000000000011111111100111110000000000
000010001100100000000010000101101010010010110000000000
001000001111010001000110100000000000000000000100000000
100001001100100000100000000111000000000010000000000001
110001000001010111000000000000011110000100000110000000
000000100000000000100000000000010000000000000000000000
000000000000011111000110001111111110001000000000000000
000000000100110001100000000101010000001110000000100000
000001000000000000000000010011100000000000000101000000
000000100000100000000011010000000000000001000000000001
000010000000000011100111100001000001000010000001000000
000000000000000000100100000000101001000000010000000000
000100001000011000000000011000011000000000000000000000
000100000000001101000010111101001101000110100000000000
000000000000000001000010010101101011101111100000000000
000000000100000101000111001111001110101101000000000000

.logic_tile 14 20
000000000000000000000011110101101000000010000000000000
000000000000001001000111000000110000001000000010000000
001000100000101000000011110001000001000010000000000010
100001000100001111000110111101101001000000000001000000
010000000001000000000111010111111011001111110000100000
110000000000100000000111010011001000001001010000000000
000000001111000001100111110111100000000011000010000000
000001001101000011000010101001100000000000000000000000
000101000000000001100111100000000001000000100100000000
000110100001001111100000000000001001000000000000100000
000100001010000000000000001001011100111100000000000000
000110000000001011000000001101001100011100000000000000
000000000000000111000110101011011010001001010000000000
000000000000000000100000000101011110000010000000000000
110001000000000000000010111111011010000110000000000000
100000100000101001000110001111111101000001000000000001

.logic_tile 15 20
000000000000100111100000000000000000000000000100000000
000000001110010000000010010011000000000010000001000000
001010101110100011000111000111011011010111100000100000
100000100000010000000100000111011011000111010000000000
010001000000000111000000000001111001000000100000000110
010000100000000000100011110000011100101000010000000000
000000100000011000000111101000001110010100000000000000
000001000000001111000010001001011111010000100001000000
000001001100000111000000010101011010001011100000000000
000010000000100011000010010111111010101011010000000000
000001000000101000000000000011000001000010000000000000
000010000001000101000010000000101010000000010000000000
000000001100000111100110101001001101001001000010000000
000000000000001111000010011011001110000101000010000000
000010001110000011100000001000000001000010000000000000
000010000000000001000010000111001111000000100000000000

.logic_tile 16 20
000001000001110000000110100001101001001100111001000000
000010100001110000000100000000101110110011000000010000
000000000111110000000110100011101001001100111000000000
000000101010110000000011000000101011110011000000000000
000000000000000000000000000001001000001100111000000000
000010100001010000000000000000101111110011000010000000
000000100101110000000000010011001000001100111000000000
000001000101011001000010100000001111110011000000000000
000000001110000000000000010111101001001100111000000000
000000000000001111000011010000101001110011000000000000
000000100001000000000000000011101001001100111000000000
000001100110100101000010100000001010110011000000000001
000001000000000000000111000111001000001100111000000000
000000100000000101000111100000001101110011000000000000
000010100000100001000111010111101001001100111000000010
000000001000001101000111110000101110110011000000000000

.logic_tile 17 20
000000000100001001100110111111101001100000000000000000
000010100000000001000110000111011111000000000000000000
000010000011101001100000000111001100100000000000000000
000000000000110011000000000011111110000000000000000000
000000001010001000000111001011111101100000000000000000
000100100000100111000111111011011100000000000000000000
000000000000001111100000001001111111010111100010000000
000000000110010011000010001101011111000111010000000000
000101000000100101100010111101101011010111100000000010
000000100000000101000010100101001110001011100000000000
000100000000000101000010100011001110100000000000000000
000001001100000101000010101011001111000000000000000000
000000000000001101000110100001011000100000000010000000
000001001100000101000010100001001001000000000000000000
000010100000001101100110100101000000000010000000000100
000010000000000101000010000000101011000000010000000000

.logic_tile 18 20
000000000000001000000110010000001000001100111100000100
000000000000000001000010000000001000110011000000010000
001010000000000000000000000111001000001100111100000000
100001000001010000000000000000000000110011000000100000
110000000000100000000000000000001000001100111100000000
010010001011000000000000000000001001110011000001000000
000010100110010000000000000000001000001100111100000000
000011000110010000000000000000001001110011000010000000
000000000000000000000000010000001001001100111100000000
000000000000000000000011000000001100110011000000000010
000000000110001000000110000111101000001100111100000000
000001000100000001000000000000000000110011000000000000
000000000000100001100000000111101000001100111101100000
000010100000010000000000000000100000110011000000000000
110010100000100001100000010000001001001100111100000000
100010100000010000000010000000001101110011000000000000

.ramt_tile 19 20
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000010000110000000000000000000000000000000
000001100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001011000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001110000000000000000000000000000
000001001000110000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000001100000000000000000000000000000
000000101010100000000000000000000000000000

.logic_tile 20 20
000100001010000011000011000101011011111101010000000000
000000000001000111100111111111011110111110010000000000
001010000001000001100011100101111001100000000000000001
100000000000000101100010111101111010000000000000000000
010010001001000011100111001111000000000010100010000000
110000000000101111000110110101101000000001100000000000
001000000000001011100110010101001100000100000100000000
000000000100000111100011000000000000000000000000000001
000100000000001000000000011001011100000010000000000000
000000001100000001000011011111011001000000000000000000
000000000001001101100110101101101111000001110001000100
000000101001000001000011101111001000000000010001100011
000000000000001001000111101111001000000010000010000000
000000000000000011100010101011011101000000000000100100
000010000110000111000010011011111001100000000000000000
000000000000000000100111011001001100000000000000000000

.logic_tile 21 20
000000001000000000000011000111011100110100010010100000
000010100000000000000110110111001001010110100000100001
001000000000110011100011011011011011001110000100000000
100001000000100000000111011001001101001000000001000000
110000000000000000000111000011001111000000100001000011
010000100000000000000010101001001110010100100000000000
000000000000011111000010101000000001000010000000000000
000000001010111011100100001111001000000000100000000000
000000100000001111000011101000011110000110000000000001
000000100000001111000111101111001011000010100000000000
000000000000000011000010000101101110000010000000000000
000000000000000000000010001011111011000000000000000000
000100000000100111000110001101101000001101000000000010
000100001011010001000010011001010000000100000000000000
000111000001100001000011100000011100010010000000000000
000000000000110001100111100000011111000000000000000000

.logic_tile 22 20
000000000000000000000110011000000000000000000110000000
000000000000000000000010100001000000000010000000000000
001000000111000000000000000111101001010000100010000010
100010101010000101000000000000011110101000000000000000
110000101110000001000000000011100000000000100000000000
010001000000000000000000000011001111000010110000000000
000000000000000000000110010101001110000111000000000000
000000000000100000000010111011000000000001000000000000
000100000000000101000110010011000000000000000110000000
000000000110000001100111100000000000000001000000000100
000010100000100111100110101000011111000110000000000000
000000001100000000100000000011011101000010000000000000
000010101110000111100010110111011011000010100000000000
000001000000000000100011110000111011001001000000000000
000000100000000001000010000000000000000000100110000000
000001000000001111000100000000001001000000000000000000

.logic_tile 23 20
000000000110001000000111000000000001000000000000000000
000000000000000101000010011001001000000000100000000000
001010000000011111000010100001001100000010000000000000
100000001100010111000110111101000000000111000000000000
001000000000000111100111010000011010000100000100100000
000000000000000000100111010000000000000000000000000000
000000101110101011000011110011011011010000100000000100
000001001010001011100010100000111011101000000000000000
000000000000001111100011100001001111000100000000000000
000000000100001111000111100000111100101000010000000000
000000100001000000000011100001101110101001010010100000
000101000000100001000000001011111100010010100000000011
000000000000000000000110100001111110010100000000000010
000000000000000000000010010000011011100000010010000000
110000100001000000000000001101011011010000100000000000
000001000000000000000011111011001001101000000000000000

.logic_tile 24 20
000000001001001001100000000000000001000000100100000000
000000000000100001000000001111001000000000000000000000
001010000000000101100000010111000000000000100100000000
100000000000001101000010110000101011000000000000000000
000001000000000101100011100111111011110110100000000100
000000000000000000000110110101001001111111100000000000
000000000000001001100010101001011010000000000000000000
000000000000000101000110111101011000000010000000000000
000000000010000000000010011000011000001100110000000000
000000001010000000000111011011000000110011000000000000
000000101001111000000010010101011111110100000000000000
000001001111010001000110001011101101111100000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000000000011001111000010000001000000
110010000010000001000000000101101101001001010000000000
000000000000000001000000001011011101000001000000000000

.ipcon_tile 25 20
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000100000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100001010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000001000001010000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000100000000000000000000000110000110000001000
000010100001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000001000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000111000000000000000000000000000000
110010101110001101000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010100000
000000101111010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000100000000000000000001111101011100010010000000000
000000100110000011000011110111001010001001100000000000
001000000000010001100110000000001100000100000100000000
100010000110000000000000000000010000000000000000000000
010000000000001001100011100000000000000000000100000000
010000001000001101000111001101000000000010000000000000
000000000000000011100010001000000000000000000000000000
000000000000000000000000000111001010000010000000000000
000000000000011111000010000101011000110000000000000000
000001000000000011100010010011101110000000000010000000
000000000000000000000111101001001110000010000000000000
000000000000000000000000001001011110000000010000000000
000000000000001101000110000011001100000111000000000000
000001000010101011000000000101100000000001000000000000
000000000000000001000000000101100001000000000000000000
000000000000000001000000000000101101000001000000000000

.logic_tile 3 21
000110100000001001000000000011111010100000000000000000
000101000000100101100011100011001000000000000001000000
001000100000000001100111110001111101100000000000000000
100001000001011101000111011111011000000000000000000000
010000000001010011100111011111101110101011010000000000
110000000000000000000011011001101001000111010000000000
000010100000010001000111001000001011010100000110000000
000000000000100101100011111001001110010000100001000000
000100000010000111100111100011011000001001000100000010
000100000000000111000111001011010000001010000000000000
000000000000010101100011111101111110110011110000000000
000010100000000001000010001101101000100001010000000000
000000000000100001000000011011101101110110100000000000
000000000000000001000010000011111010110100010000000000
110000000000001001000000010000001110000010000000000100
100000000100001111000011011101000000000110000000000000

.logic_tile 4 21
000000000000000101100000000101100000000000000100100000
000000100000000111000000000000000000000001000000000000
001000001110001011100000001101101010100000000000000000
100000000000001011000011110011011000000000000000000000
010001001010001000000110010001100000000000000110000000
100010100000000001000011100000000000000001000000000000
000000000001010011100000011111101100100000000000000000
000000000000100111100010001011101111000000000000000000
000000101010001001100110001101101011100000000000000000
000000000000000101000100000011101110000000000001000000
000000000000000111100010111001111000101110000000000000
000010100000010111100110001111011011101101010000000000
000001000001001000000111010111001100100000000110000000
000010100010100111000010101111001000101000000000000000
000100000000000101000110110111111100000000000000100000
000000000000000000100011100101011101001000000000100000

.logic_tile 5 21
000100100100000000000000010001101111100010000000000000
000001100000000000000011000011001110000100010000000000
001000000000001111000000001000000000000000000100000000
100000000000010011000000001111000000000010000010000000
000001000001100111100000001011111011110011000000000000
000000000000110000100000001101101101010010000000000000
000000000000000111100011100000001110000100000100000000
000000000000000111000000000000010000000000000000000010
000000001000001111000000000111011101000000100100000000
000100000000000111100000000000101000000000000001000000
000010100000000001100110110000001001000100000100000000
000001000000000000100010101111011100000000000001000000
000000000000101000000011110011101111000000100100000000
000010000000000011000011010000011010000000000001000000
110001001001001101000010000101011111101010000000000000
000010001110001011000010000011011110000101010000000000

.ramb_tile 6 21
000000000001100000000000010011011100010000
000000010001010000000011110000110000000000
001010100000100111000000010011111110100000
100001000001000000000011010000110000000000
110000000001000000000000001111011100100000
010000000000000000000000000101110000000000
000001000001000011100000011001011110001000
000000100000000000100011100001110000000000
000000000000000000000111001101111100000000
000000000000000000000110000111110000001000
000000000001010111100010111111011110000000
000000100000000001000011110111110000001000
000000000000000111100011011111011100000000
000000000000100001100111011001010000000000
110000001110001001100010101111011110000000
010000000000001001100000000011010000010000

.logic_tile 7 21
000000000000000011100000000101011111111001100010000001
000000001110001111000010101011001101110110100000000001
001000000000000111100010100000000000000000000101000001
100010000001010011100000000001000000000010000010000000
110000000000001111000010100111001111010111100010000000
000000000001010011000000000001011100000111010000000000
000000000100100000000010000001011101000110100010000000
000000000000000000000000001111101100001111110000000000
000000000001100000000000010000000001000000000000000000
000000000001010000000011110101001000000000100000000000
000001000000101011100000001101011100010111100000000000
000010100101011101100010000001101111001011100000000100
000000000001011000000000000001100000000000000100000000
000000000000001011000011100000100000000001000010000000
000010001000001000000000000000011010000100000100000000
000001000100000001000000000000010000000000000001000010

.logic_tile 8 21
000000000000000111100011101001011100111001110000000001
000000000010000001100110000111001111111110100000000000
001000000110001011100000001000000000000000000110000000
100000000000001011000000000001000000000010000000000001
010110100000000000000111000001001110010111100000000000
010101101010000111000111110011101000000111010000000100
000000000000110111100000000011111000000000000010000000
000000001100110000100000000000001011001000000010000000
000000000000001000000000000111100000000000000100000001
000000000000001111000000000000000000000001000000000000
000010000000001111100010000101000000000000000100000000
000000001110000111100000000000100000000001000010000000
000000000000001101100110101001111100001100000110000100
000000000100000101100000000101011110001010000010000101
000100000000010011100011110111100001000010000011000000
000100000000100101100011110101101111000011100010000000

.logic_tile 9 21
000000000000010000000000000111101000001100111100000000
000000000000101101000000000000101000110011000000110000
001000000000010000000000000011101000001100111100000000
100000000110100000000000000000101101110011000001000000
110000000000000011100010100111101000001100111100000000
010000000000000000100100000000101111110011000000100000
000010000010010101100000000101001001001100111100000000
000001000100001111100011100000101111110011000000000100
000100000000000000000010110101101001001100111110000000
000100000100000000000011000000101101110011000000000000
000000000001010000000000010101101001001100111100000100
000010100001000000000010010000001111110011000000000000
000000000000100000000110100111101000001100111100000000
000000100000000000000000000000101010110011000000100100
000000001100000000000000011000001001001100110110000000
000000000000000000000010011111001010110011000000100000

.logic_tile 10 21
000010101010001101100000000011001101111101110000000000
000000000010001111000000001101101000111100100000000001
001011100001001000000000000000011000000100000100000100
100010101000100101010011100000010000000000000000000000
000000001110000001000011100000001110000100000100000100
000000000000001111000100000000010000000000000000000000
000010000000010001100011101011011010001001000000000000
000000000000100000000000001011110000000101000000000000
000100001100000011100110100001001100111101010000000010
000001000000000000000111000001001111111101100000000000
000000000000100001000011101111011110000000000110000000
000000000110000001100110001111010000000010000000000010
000000001010000001000110101000000001001100110000000000
000010100000100000000110000101001101110011000000000000
110000100000000000000111011011101010000010000000000000
000000000000000000000110000011001010000000000010000000

.logic_tile 11 21
000000000000011111000110000101000000000001010100100000
000000001000100001000000000011001010000001100000000000
001010000000000000000110000001001100001000000100000010
100000001000000000000000000001010000001101000010000000
110000001100000111000000000111000001000001110100000100
110000000000100001000000000101001110000000010000000100
000010100101010000000000000000000000001100110000000000
000000000110100000000000001111001101110011000000000000
000000000000101001100010010000001101010100000110000000
000001000000011101000110110101001111010000100000000010
000000100000000111000000001101000001000000010100000100
000001001000000000000000001001001111000010110000000000
000000000000000111100010000011101100000100000000000000
000000000000000011000010000000010000000001000001000000
000001100000000001100110110101001110001011000100000100
000000000100100000000110111001000000000010000000000000

.logic_tile 12 21
000000000000000000000111110001100000000001010000000000
000000000000000000010110010111101101000010010001000000
001010100110001111000111101011001000001101000001000000
100000000100000111100111101011110000000100000000000000
010010100000000111000010011011111100001101000000000000
110001000000000000000010001101011100000100000010000000
000000001010000000000011110000000001000000000000000000
000000000001000000000011000111001111000000100000000000
000000000001000000000110011001011100001001000001100000
000000001010001001000011000001101100000101000010000000
000000001011010011000011100111101111011001110000100001
000001001101110000000100001101011000000110100000000000
000000000001010001000010001011001110101101010000000000
000000000100000011000111111001111010011101100000000000
000010000001000101000000011000000000000000000110000000
000000000000010000000010101101000000000010000000000010

.logic_tile 13 21
000000000000000001100000000011011001111101010000000000
000000000000000001000011100001011100111101100000000000
001000000010000111100010001111011111110010110000000000
100101000111001111000111010001101110101011010000000000
010100000110000000000011110001111010001000000000000000
100100000000000001000010101001101011001001010000000000
000100000010100000000011001011101111111101010000000000
000000000001000001000000001001001100110110110000000000
000101000000001111100000000001111011000001000000000000
000000000100000011100000000011101000101001000000000000
000000000000100001000011100000000000000000000100000000
000000000000011111100100000101000000000010000000100010
000000000000000011100011101101011100001001000000100000
000000000001000001000100001101110000001010000000000000
000010001000001111000000000001100000000001000000000000
000001000110001011000000000001101110000010100000000010

.logic_tile 14 21
000000000010001111100000011111111110110000100000000000
000000000000000001110011111001101001010000010000000000
001000000001000111100011111111111100000000010000000010
100010001111011001000111101001001010000001110011000000
110000000110000101000000000000000001000010000000000000
000000000000000001100000000101001111000000100000000010
000001100000000000000010001001011001001001010000000000
000010000001000000000100000111011000001001000010000000
000000000000000111000000010001000000000000000110000001
000000000000000000100010010000000000000001000010000001
000000000000000101100000000101100001000010000001000000
000000000000000001100000000011101110000011100010000000
000001000000001000000010001111011101010000000000000001
000000000000001001000010010011101000101001000010000000
000000000001110001000010100011001110010000100010000000
000000000100011111100010000000111110000000010010000000

.logic_tile 15 21
000000000000000000000011111101101010010001000000000000
000010100000000000000011000101111100000100010000000000
000000000110001101000110110000001100010010000000000000
000000001100100101000010010000011100000000000000000000
000000000000001011100111010000001000010000100000000000
000000000000000001100010001101011111000000100010000000
000001000000100001000000011001101010110110100000000000
000010101101000000000010100011001110110101100000000000
000000100000011001000000010000001100000010000000000000
000001000110100111000010000111000000000100000000000000
000011100010000101100000001001011000001101000000000000
000011101010001101100000001111110000000100000001000000
000000001100000101000110001101011001000001000000000000
000000000000001001100000000111001100000000010001000000
000010000110100111100000000000000001000010000000000000
000000000110010000100011110011001001000000100010000000

.logic_tile 16 21
000000000000000101110111100001101001001100111000000000
000000100000001001000000000000101110110011000000010000
000000100100010000000010100011001000001100111000000000
000001000011100000000100000000101111110011000000000000
000000000000000101000000000101001000001100111000000000
000000001001010011100000000000001100110011000000000000
000001000000000000000011110011101000001100111000000000
000100000000010000000111010000001000110011000000000000
001010100110100111100011100011001000001100111000000000
000001000001001101000110100000001010110011000000000000
000000000001011000000000000111101001001100111000000000
000000000100000111000000000000101011110011000000000000
000001000000000000000000000011001001001100111000100000
000010000000000000000011110000101011110011000000000000
000010100000100101000110100001001000001100111000000000
000000000001000000100000000000001001110011000010000000

.logic_tile 17 21
000000000000001111000000000011111110000010000000000000
000000000000001011100000000000100000001000000000000000
000001000001011001000111100011100000000001110000000000
000010001101101111100100000001101100000000010010000000
000001000000000101000010011101001111010001000000000000
000000100000000000100011110101111000001000100010000000
000000000000101111000000001001011100000101010000100000
000000000101000111100000000001001110101101010000100000
000000001100000001100000000001111100000010000000000000
000100100000000000100000000000110000001000000000000000
000000001010101000000111001101000000000011000000000000
000000000000001101000110011011100000000000000000000000
000000001100010000000000010011100000000010000000000000
000000000000100101000010110000101010000000010000000000
000011000010011000000000001000000001000010000000000000
000000001010100111000000001011001010000000100000000000

.logic_tile 18 21
000100001000001000000110010000001000001100111100100000
000110100000000001000011010000001000110011000000010000
001001000000000000000110000101001000001100111100000100
100010100000000000000000000000000000110011000000000000
010000000000100001100000000000001000001100111100000000
010000000001000000000000000000001101110011000000000100
000000000001000000000000000000001000001100111100100000
000000000001110000000000000000001001110011000000000000
000000001110010000000000010111101000001100111101000000
000000000000110000000010000000000000110011000000000000
000000000011000001100000010000001001001100111100000000
000000000010100000000010000000001100110011000000000100
000000001000010000000000000000001001001100111110000000
000001000000000000000000000000001101110011000000000000
110000000000001000000000001000001000001100110100000010
100000001110000001000000001001000000110011000000000000

.ramb_tile 19 21
000000001100000000000000000111101100000000
000000011010000000000011100000000000100000
001010101111000111100000010101001110010000
100000001010000111000011010000100000000000
010000001100000111000011100001101100000000
010000000001011001000100000000000000000000
000010000000001111000111001001101100000000
000001000000001011000000001011110000010000
000001000000001011100000010101101100000000
000010000001011011100011000101000000010000
000010001000010011100010001011001100000001
000000000000010000000000000011010000000000
000000000000000011100000001101001100000010
000000000000000000100010001101000000000000
010010000000000000000000000001101110000001
110000000000001001000000001111000000000000

.logic_tile 20 21
000011000000000101000111010001011010000010000000000000
000011100000001101100011000000100000001000000000100000
001000001110001001100000000001011011010001000000000000
100000000011001011000000000111001111000100010000000000
010000000000001001100010000011001101000001000000000000
010000000001001011000100001111101100000100000000000000
000010100001000101000000010111111111000000000000000000
000001000000001101100011011111101100001100110000000000
000000000000001111000111100000011100000010000000000000
000000000110000111100100001101010000000100000000000000
000000000000001001000111000001101101000000000000000000
000100000000000001100000000101001110001100110000000000
000000001110001111100110010001011000100000000000000000
000000000010001011100011010101001110000000000000000000
000110001110101001000111101000000000000000000100000010
000000001110001011000110011101000000000010000000000000

.logic_tile 21 21
000001000000001011100011100011111010001000000000000010
000000100000000011100111110101101111001001010000000000
001000000101001011100011101001111110010010100000100000
100001000000100001100110101101001100100010010000000000
110010000000100001000111100000001110000100000100000000
000011000001010101100010100000000000000000000000000000
000100000000100111100011100101101011000010100000000001
000000000000000001000111100000011100001001000000000100
000000001000000111000111101001001000101000010000000000
000000000000000000000000001101011110000100000000000000
000100000000101001000010001011111001000110000000000000
000000000010010101000000000001011001000010000000000000
000000000010001111100010000101001100001001100000000000
000000000001011111100000001001011000101001110001000000
000001000000100001100000001000000000000010000000000000
000010000000011101000000000111001011000000100000000000

.logic_tile 22 21
000000000000001000000011000011011011101001010000000000
000000000000000001000100001011011110001001010000000000
001000100001000001110000010000000001000000000000000000
100000000000100000000010001001001110000000100000000000
110000000000000111100110000000001110000000000010000000
110000000000000000000011101101010000000100000000000000
000000100010001000000111110101001110111001100000000000
000000000010001111000111111011001110111001010001000000
000000000000000111100010010101101010000000110000000000
000000000000000000000111101011111000100000010000000000
000000000001011011100000000001111101000100000000000000
000000001010000111000010011111101100101000010000000000
000000000000000001100010010000000000000000000100000000
000000000000000001000010111101000000000010000000000000
000010100001000101000000001011111011000111010000000000
000000000000100001000000000101111000000001010000000010

.logic_tile 23 21
000000000000001101000010001101000000000001000000000000
000000000110000111100111010001101011000011100000000000
001000100000001000000000000011001100000001000000100000
100001000000000001000000001111010000001011000000000000
000000000000000000000110100000000000000000000110000000
000000001010000000000010001011000000000010000000000000
000000000000000000000000011011100000000000100000000000
000000001000000000000010101111001000000001110000000000
000010000000001000000111010111011010000111000000000000
000001000001010001000011101001010000000001000000000000
000000001110000000000000000000000000000000100100000000
000000000000100111000010000000001101000000000000000000
000000000001011101100000011000000000000000100100000000
000000001000101101000011011011001110000000000000000000
110000000000100000000000000001000000000001010000000000
000000000001000000000011101001001110000001100000000000

.logic_tile 24 21
000000000000000101000000000011100001000000001000000000
000000000000000000000000000000001001000000000000000000
001000000000000000000000000000001001001100111000000000
100000000000010000000010100000001011110011000000000000
000000000000000000000111000001001000001100111000000000
000000000000000101000100000000000000110011000000000000
000000000100000001100110010101101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000110000101001000001100111000000000
000000000110000000000000000000000000110011000000000000
000000000001010001100000001000001000001100110000000000
000000000000000000100000001111000000110011000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000000101001011000010000000000000
111001000000000101100000010000011110000000000100000000
000000000000000000100010001011000000000010000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000110000010000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000001100000000000000000000000110000110000001000
000000100100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000001000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010001000001110000000000000000000000000000000000000000
100000100001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000100
000000000000000000000000001011000000000010000001000000

.logic_tile 2 22
000000000001110000000000000000000000000000000100000000
000001000110010000000000001111000000000010000000000000
001000000000000011100000000000000001000000100100000000
100000000000000000100000000000001110000000000000000000
010000000000000000000000001000000000000000000100000000
100001000000000000000000001011000000000010000000000000
000000000000000000000010001000000000000000000100100000
000000000000000000000000000001000000000010000010000001
000000000000100000000111100000001100000100000100000000
000000001001000000000000000000010000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000010010000010000000000000000000000
000000000000000111010010000000000001000000100100000000
000000000110100000100000000000001011000000000010100010
000000000000001000000000000000001110000100000100000000
000000000000001011000000000000000000000000000000000000

.logic_tile 3 22
000101000000000000000110000001011000000000000100000000
000100100000000000000000000000100000001000000000000101
001010100000000111100000010101011100101110000000000000
100000000110000000100010001011011111101101010000000000
111000000000100111000000000011111110000110000000000100
110000000000000000000000000111010000001010000000000000
000000000000100000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000001100111100010011011001101101110000000000000
000000000000010000100011011011011111101101010000000000
000000000000000101100011110001100001000000000110000010
000000001010000000100011000000101000000000010000000000
000000000100100001000111010000000001000000100100000010
000000000001010001100111000000001110000000000000000001
110100000000000111000010010011001010101011010000000000
000000000000000000000010101111101110000111010000000000

.logic_tile 4 22
000010100110010000000000001000000000000010000000000010
000001000001000000000011101101000000000000000000000000
001000000100000000000000000111011000010110000000000100
100000000000000000000011010000011011000001000000000000
010000000001000001000111000111000000000000000100000000
100000000000000000000110110000100000000001000000000000
000000001010000000000111000000000000000010000000000000
000000000001010000000011100000001110000000000000000100
000000001110000000000000000111100000000010000000000000
000000000000100000000011010000100000000000000000000100
000000000000100000000000000000001010000100000101000000
000000100001000000000000000000010000000000000010100000
000000100000100101000000010101111110101001010010100100
000000000000010001000011101001101101110110100011100100
000100000001110000000000000000001010000010000000000100
000000000000100001000011010000000000000000000000000000

.logic_tile 5 22
000000000000010000000011001101111011000000110100000100
000000000000100000000011101101101100000110110000000000
001000000000000001000011000111000001000000010001000011
100000000000001001110000000111001001000010110000000100
010010100111000101100111000011000000000011100000000000
110001100011100000100100000111001010000010000000000000
000000000000001000000110011111011101010101110100000000
000000000000000001000011100011101011101001110000100000
000000000000000101000000010000011100000110100000000000
000000000110000000100010001001011110000000100000000000
000000000000000001000010001000011001010000000000000000
000110101110001001100000000001001110010110000000000001
000000000000000101100011110001000001000010000000000010
000000000000000001100010110111101110000011100000000000
110000000000000101000000001011011100010100100110000000
100000000000001001100000001101101111010100010000000000

.ramt_tile 6 22
000000000000000000000111100101001000100000
000110100000000000000100000000010000000000
001000000000000101100000000111011000001000
100010100000000111000010010000010000000000
110000000001001011100000001011101000000001
010000000000111111100000001111110000000000
000000000000000000000000001001111000100000
000010100110001011000000000011010000000000
000001000000000000000000010111001000000000
000000100110001101000010101111110000010000
000000100000010101000111101101011000000000
000001000000100111100100000001010000000000
000001001010000111000010100101101000000000
000010000000000000100111010011010000010000
110000000100000111100010101011111000000000
110000000001010000100110111111010000010000

.logic_tile 7 22
000000000000001101000000000000000000000010000100000000
000000000000000001100000000001000000000000000000000100
001000000000001011000111101011101011101001010010000000
100001001000000111000000000001011010110110100000000001
110000000000001011100111001000000000000010000000000000
010000000000001111100100001111000000000000000010000000
000000001001000000000011111001100000000001000010000000
000000000110100111000010111011000000000000000000000000
000010000000100000000000000000000000000010000000000000
000001000000010000000011110000001111000000000001000000
000000100000000000000111101101100001000011010010000000
000000000000000111000000001101101001000011000000000000
000000000000000000000010000000011000000010000001000000
000000000100000000000000000101000000000000000000100000
110000100000000000000110000000000000000000000010000000
000000000000100000000000000001001010000000100000000100

.logic_tile 8 22
000001000110101000000000011111100000000010000000100000
000000000001001101000011100001001000000011010000000000
001010100000001111000011100000000001000000100100000000
100100000000000111100000000000001101000000000000000100
010000000000001000000111100101001101000001010010000000
110000000000001111000100001111001111001001000000000000
000001000000000000000000001011100001000000100000000000
000010100000000000000010111111001011000000110000000010
000100000001100111100000000001100000000000000100100000
000000001101011111000000000000000000000001000000000000
000000000000001000000010000000011110000100000100000000
000000000000001011000100000000000000000000000000100000
000000100000010000000010000000000000000000000100100000
000001000001000000000000001001000000000010000000000000
000001000000001011100010011001101100000110000000000000
000010100000000011100011101001000000001010000010000000

.logic_tile 9 22
000000000000100000000000010000011101010000100000000000
000010100001010000000011011011001011010100000000000000
001100000010000001000111111000001100010000000000000010
100100000000000000100011111001011011010010100000000000
110000000000000000000010010101100000000000000100000101
000000000000000000000011110000000000000001000010000000
000100000001010000000110100011001000001101000000000000
000100000000001001000111011111110000000100000000000000
000101001110000000000000000000000001000000100100000000
000000100000000000000010000000001001000000000010000000
000000000001010011100010001000000000000000000101000000
000000001110000000000100001101000000000010000000000100
000001000100110000000000011001111100000010000000000000
000010100001010000000011100111010000000111000000000000
000000001101010111000000011011001011100010110000000000
000000000001110000000010001111111101100000010000100000

.logic_tile 10 22
000000000101000000000111111011000000000010100000000010
000000000010000111000011011111101010000010000000000000
001000001110001000000000001011011111111101010000000000
100000000000010101000000000101001101110110110010000000
110101000000000111000111110101101110100010010000100000
110100000000000000100111011011111001010010100000000000
000101001001011101000111010001111100010000000000000000
000000100010001011100110000000001011101001000000000000
000000000000001011100110101111101010001001000000000000
000000000000001101000011101011010000000101000000100000
000000000000000011100010000101000000000000000100000001
000000000101011111000010000000100000000001000000000000
000000001001000000000010010001000001000010100000000000
000000000000000000000010111011101011000001100000000000
110000000001001001100010000001011011001001100010000100
100000000000001011100000000011001100010110110001000000

.logic_tile 11 22
000000000000001000000000010111100001000000100000000010
000000000000101111000011110000101001000001000000000000
001000101011000000000010011101011011111101010010000000
100001000110000000000111011101001010111110110000000000
010000001010000001000000010011111000010000100010000000
010000000000001111000011100000011000101000000000000000
000010100000111011000011100101111110010000100000000000
000001000000001101100011100111101010010100000000000000
000000000000100000000000000011111110000100000000000000
000000001000010000000000000000110000000001000000100000
000011100000000001000010001000000000000000000100000000
000000000000000000000100001101000000000010000000000000
000000000000010000010000000001111110000100000000000000
000000000001110111000000000000110000000001000000100000
110010101001010111100000001000000000000000100000000000
100001000000000000000010001111001011000010000000000001

.logic_tile 12 22
000110001001000001100000000000000000000000100100000010
000000000000101111000010010000001000000000000000000010
001000000001001111100111001000011010000010000000000000
100000000000001101100100001011011101010010100000000000
110000000000000000000111101001111110111101010000000000
110000000000000000000100000001001100111001110000000000
000000001000101111000011111000000000000000000100000100
000000100100011011100010111101000000000010000000000100
000000000000001001000010011001100000000000010000000000
000000000000000011000011010101101001000010110001000000
000000001101000101000010001111101010000001010000000001
000000000000100000000110010101111111000001100010000001
000001000001100000000010000011011101100011110010000000
000110000000010000000011001011001110000011100010000000
110001000110001011100111000111111100101110000010000001
100000000000001111100100000011011000001111000000000000

.logic_tile 13 22
000000000110000111000010110101111001110010110000000000
000000000000001111000010100001011110010111100000000000
001000001010000000000010000000001100000000100100000000
100000000000100101000100000000001001000000000000000000
010000100000000001000010000000001010000100000100000010
110001001000000101000010100000001010000000000000000000
000000100000001001000000010001011000000000000100000000
000001100000001001000011110000100000000001000010000000
000010101001000000000000000011101010000000000100000000
000001000001100001000000000000110000000001000000000000
000000000001000000000111101000011101000000000010000000
000100000110100000000010000111011111000110100000000000
000000000000001000000000000101101111010100000000000000
000010001110000001000000000000101010001000000000000001
000110000000000011100110100000011110000000000100000010
000000000000100101000110000001010000000010000000000000

.logic_tile 14 22
000000000110001000000010010101111111110110100000000000
000000000000000001000010000011001010110101100000000000
001010000000010111100000011000011111010100000000000000
100000001010000000100011111101001101000100000000000000
110100001110000000000000000011000000000000000100000000
110100000000000000000000000000000000000001000000000000
000010000001110111100000000001100000000000000100100000
000001000000110101000010000000100000000001000000000000
000001001100001111100111100001111010000001000000000000
000010000000000111000100000001010000000110000000000000
000000000000011001000111001101111101101011110000000000
000000001011111011000111010111011010001111000000000000
000000101100000000000011101011001001010000000001000100
000001000000000000000010011111111100010110000001100000
000010000001110001100111101000001000010010100000000000
000001000100101001000100000011011111000010000010000000

.logic_tile 15 22
000000001100100111000110011000011100000010000000000000
000010100000010111000111110001000000000100000000000000
001111100000001001000000000101001101111001110000000000
100011000000000101100010011101111101111110100000000000
010000000110001011100011010001011011101000000000000010
010000000010000111000011000001101111011000000000000000
000011100001010001000010011011111100110010110000000000
000000000001000001000011010001011100010111100000000000
000000000000000001000000011101011011000001000000000000
000100000000000000100011101101111010101001000000000000
000000101001011001000011100101011000010000100011000000
000011000000001001100110010001011010010100000000000100
000000000001000001100010000111100000000000000101000000
000000000000000001000100000111000000000010000000000000
000000101101011000000011100101001110010100000000000000
000001000000000001000000000001011110010000100000000111

.logic_tile 16 22
000000001100000000000110101001101000001100110000000000
000010000000000000000010100101100000110011000000010010
001010000000000011100010000000000000000010000000000000
100010100001010000000100000111001011000000100000000000
110100000000000000010000000101111111101001000000000000
000101000000000000000010011001001100100000000000100000
000001001100111001100000011011101110001101000000000000
000000100000110011100011101101010000000100000010000000
000000000000000101100000000001100000000000000110000001
000000001110000001100011100000000000000001000001100000
000110000010100000000000000011001100010000100000000000
000010100001011001000000000000011001000000010000000001
000100000000100000000010000000001100000100000100100001
000100001100001101000000000000000000000000000000000010
000000000000001001100000000111100000000011000000000000
000000000000001011000000001101000000000000000000000000

.logic_tile 17 22
000001001000001000000011000000000000000000000100000000
000110000000001111000010111101000000000010000000000000
001001000000001000000010010001000000000001000000000000
100000000000100111010110111101101010000001010010000000
110000000010001000000010101000000000000010000000000000
110000000010001011000011010111001101000000100000000000
000010001111010111100010001101111010001000000001000000
000001000000000111100100000011100000001110000010000000
000000000000001000000111011001101000100000000000000000
000000000000000001000111000011111000110000100000000000
000100000000011001100000001001101100010111100000000000
000001000100101001100000000101001101001011100000000000
000000000000001001100111101111000001000000010000000010
000000000000001001100110011101001001000001110000000000
110000101000100101000000001001001110100000010000000010
000001000000000000000000001001001111101000000000000000

.logic_tile 18 22
000000000000001011110011110001101110000000000010000000
000000100001010111100110010000001011001001010000000000
001010100001000101100011100000001011010010100000000000
100001000001110000000100001111001111000010000001000000
000000000100000111000111101000001100000110000000000000
000000000110000000100010111101011000000010100000000000
000000000000001111000010001011101100010000000010000000
000010000000010111000100000111001000010010100001000100
001010100000000000000011101101101000001110000101000000
000000001110000111000011101111010000001000000001000000
000000000000101001000111000011000001000010000000000001
000000000000010111100100000000101101000000010000000000
000000001000001001000000011101000000000001110000000000
000000000000001011000010000101101001000000010001000000
000000100001111000000111101000001111000110100000000000
000000100000011011000010001001001100000000100001000000

.ramt_tile 19 22
000000000000000111000000000101011000100000
000000100110010000100011110000110000000000
001000000000000001000111010001111000000001
100000001100000111100111010000100000000000
110010100110000000000010000001111000000000
110000000000000000000111100000010000010000
000000000000000011100111000001011010000001
000000001110000111000100000111110000000000
000000000110000000000000001011111000000100
000000000000000000000000001111010000000000
000000001010100111100111001111011000000100
000010100001011111000100000111000000000000
000000000000001001000010100001011010100000
000000000000001011000000001101000000000000
010000000000011000000010001011111000000000
110000000100000011000100001011000000000000

.logic_tile 20 22
000000100000001111100000000001011111010000000000000010
000001000000001111100000000001001001010110000011000000
001100100000001000000000010001101110010001000000000000
100101000001011011000011010011011010001000100000000000
110000000000000001000110010111011101110010110000000000
000000000001011011000010000011101111101011010000000000
000001001011101111100000000000011010000100000100000000
000010000000011111000000000000000000000000000011000000
000000000000000001000000000000001010010100000000000000
000000000000000111100000000111011010000100000000000001
000000000000000001000000001101001010000001000000000100
000000000001010000000000001111100000000110000000000001
000001000000011011000110111101101110101111100000000000
000000101010101011000111001111011100011110000000000000
000000000001001000000111010000000000000000000110000000
000000001100101011000010000111000000000010000000000000

.logic_tile 21 22
000000000000000001100011110000000000000000000100000001
000000000000101011000111100001000000000010000000000000
001010100000001000000010110101111001000000110000000000
100100000000000111000111110111001111010000100000000000
010000000000100011100111000001100000000000000100000000
010000000000011101100011110000100000000001000000000000
000110000000011111000111001111011100101110000000100001
000000001010000011100100000101111010001111000000000000
000000000001010000000000001000000000000000000100000000
000000000001110000000011101001000000000010000001000000
000010100001010000000000010011001010000010100000000000
000100001100100000000011000001111001000001000000000000
000000000001011000000010001111001010110000110000000000
000000000000100011000100000101011010010000110000000000
000100000011000000000000010101100000000000000100000000
000001000000000000000010000000100000000001000001000000

.logic_tile 22 22
000000000000000001100000011000001010000010000000000000
000000000000001011000011101101001001010010100000000000
001000000100010111100000000011111110000001010000000000
100001000000000000100000001111011100000001100000000000
110000000000010000000111001111111010111001100000000000
110000000000000001000000000101111110110110100001000000
000001000000000001100011110000000000000000100100000000
000010000000000111100110000000001111000000000000000000
000000000111011011100110000101101101010000100000000000
000001000010100001000000000000011110101000000000000000
000000100111011000000010000111111100000110000000000000
000001000000000001000110000000111000000001000000000000
000100001000000111100111110011100000000001000000000000
000100000000000001000110000001100000000000000000000000
000100000000010111000010001011001010100110100000000000
000000001000000000100010000001011110010110100001100000

.logic_tile 23 22
000000000000000111000011001000000000000000000100000000
000000000000000000000000001101000000000010000000000010
001000000001000001000011001000011011010010100000000000
100000000000100000100000000111001011000010000000000000
010000000000000001000010011001011100010111100000000000
110000000100000001100010001011101010001011100000000000
001000000000100011100010000111100000000000100000000000
000000000001010000100110011011001011000000110000000010
000000000000000111000110100000001010000100000100000000
000000001100001111000100000000000000000000000000000001
000001100000010001000000001011000000000011000010000101
000001000000000000100010001001000000000000000010100010
000000000000000000000000001011011000000111000000000000
000000000000000000000000001111000000000001000000100000
000011101000000011100110100000000000000000100100000000
000010100000000101000000000000001000000000000000000001

.logic_tile 24 22
000000000001000000000000000000000001000000100101000000
000000000000001011000000000000001100000000000000000000
001000000110000001100000001111011011100001010000000000
100000000000010000000000000111001010000110000000000000
110000000000100001100110100000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000101100010001101001111001001000000000000
000000001010001001000000000101001000101001000000100000
000000000000000000000000000011111100000001010010000100
000100000000000001000010110011011011011111100000000000
000000100001101001000010000001011010000100000010000001
000001001010110001100100000000010000000000000011100101
000001000000000001000011100000001110000100000110000000
000000000000001001000000000000000000000000000000000000
000000001010001000000000000000001100000100000100000000
000000000000011101000000000000010000000000000000000000

.ipcon_tile 25 22
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000011000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010001010000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000001100000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010000000000111000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000001000001000000000011110000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000010
000000100000100000000000000000000000000000000000000000
000000101001000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000101000000000000011010000100000100000000
000000000000000000000010100000000000000000000011000100
001000000000000101000010100000000001000000100110000000
100000000000000101000000000000001001000000000000000001
010101000001000000000010000001000000000000000100000000
110100100000110101000000000000000000000001000010000000
000000000000001000000000000001100000000000000100000000
000000000000001011000000000000000000000001000010100000
000000000000000000000000000000001010000100000110100000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000001000010
000110100000000101100000000000000000000000100100000000
000100000000000000000000000000001110000000000000000010
000100000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000100001

.logic_tile 3 23
000100001100000000000000001011001010110011000000000000
000100000000000000000000001111001100000000000000100000
001000000000100000000000000111100000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000001100000000000000101100000000000000100000000
100010100000111111000000000000000000000001000000000000
000001000000000001000000000101100000000000000100000000
000000000000000001000000000000000000000001000000000000
000101000000000111100000000000000001000000100100000100
000110000000001111000000000000001010000000000010100000
000000000000000000000000000000000000000000000100000000
000000000100000000000000000011000000000010000000000000
000010100000100000000000000000000001000000100110000000
000000001000000000000000000000001110000000000000100001
000000000000000111000010000000000000000000100110000000
000000000000000000100000000000001100000000000000000010

.logic_tile 4 23
000010001100100000000110100101100000000000000100000001
000000000001000000000010100000000000000001000001000000
001000000001010101100000000000001000000100000100000000
100000000000100000000000000000010000000000000001000000
010001000110001000000111110000001000000100000110000000
110010000000001011000110100000010000000000000000000000
000100000000001000000000000000000000000010000000000000
000000000000000111000000000000001111000000000000000100
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000011100000000000000100000001
000000001100000011000000000000000000000001000000000000
000000000100100000000000000000011000000100000100000000
000001000000010000000010000000000000000000000000100000
000000100000000000000000000000000000000000100100000000
000001000000000000000000000000001011000000000000000010

.logic_tile 5 23
000000000000100000000010100001111100001001000000000000
000000001001001001000100000001100000001010000000000000
001000000110000111000011110111100000000000000100000000
100000000000001101000111110000000000000001000000000000
110000001010001111000010000000001011010000000100000100
110000000000001101000000001011001100010010100000000000
000000000001000101000010110101000000000001110000000000
000000000000110000100111100011001001000000010000000000
000000001010100001000000010000011000000010000000000000
000000101101010000100011010000000000000000000000000100
000010000000010111000000000001111001000100000000000000
000000000000000001000000000000101100101000010000000000
000000000000000000000010000011111011010000100000000000
000000000000000000000000000000011011101000000000000000
000000001111010001000000001101011010001101000000000000
000000000000000000100000000011100000001000000000000000

.ramb_tile 6 23
001010000001000000000000000000011110000000
000111110000000000000011100000010000000000
001000000000000000000010000000001010000000
100000000000001111000111100000000000000000
110000000001000011000000001000011110000000
010000000001000000000000001001010000000000
000000000000001000000000000000001010000000
000001001010000011000000000011000000000000
000000000000010111000000000000011110000000
000000000100100000000010011001010000000000
000000000000000000000000001000001010000000
000001000000000000000000000101000000000000
000010000000000000000011100000011110000000
000000001100000000000000001111010000000000
010000100000000000000000001000001010000000
010000000000000000000010011001000000000000

.logic_tile 7 23
000000000000000111100110001111011000000010000000000000
000001000000000101000011111011100000001011000000100000
001001000000001101000000000001001000011111110000000001
110010100000011011100000000001011010111111110001000000
000001000000000000000010011000011111000010000100000000
000000100000001111000010000101011111010110000000100000
000000000000000011000000010011101100000110100000000000
000001000000000000000011010000101101000000010000000000
000000000000110000000011100000011100010100000011000000
000000000000110111000010101101001101000100000000000000
000000000000001001100010111111111001010111100000000000
000000000000000101000010001011001011001011100000000000
000000001010000000000011101111101000001011000100000000
000000001011000000000010000011110000000010000000000000
000000001100000101100110000111000001000011100000000000
000001000000001111000010011101101110000001000000000000

.logic_tile 8 23
000000001000000000000010110000001110000100000000000010
000000000001000000000110000111000000000000000000000000
001000000000000000000110110000011100000100000110000000
100000000000000000010110100000010000000000000000000000
110000000000001111100010101111001110000000000000000100
110000000000001111100000001111101101010000000011000100
000000000000000000000000000000000000000000000100000001
000000000110001101000000001011000000000010000000000000
000000000000100000000111010101011001011101010000000000
000000000001000000000110101101011110001001010000000000
000010000111010000000000010111101100000000000000000100
000001000000000000000010011111111110100000000000000000
000101001110001011000111101001011010010111100000000000
000100101111000111000010011001101001001011100000000000
000001000000000101100110000111001011000000000000000000
000010101000000000100010100000001111100000000000000000

.logic_tile 9 23
000001001000001011100010100001011001111001110010000100
000010100000001011100100000111001111010001110000000000
001000000000001011100000010101111000000010000010000000
100000001000000111000011000000000000000000000000000000
000000001010100001000010010101001001000000000000000000
000000000001010001000011110000011101100000000000000000
000000000000001001100110000101011001000001000000000000
000000000000101011000110111011011010101001000000000001
000000000100000000000011110111111110000000000001000000
000000100001010000000110000000011101100000000000000000
000000000000000011100000001101111110101011010100000000
000000000000001111100011110011101011000001001000000000
000000001010000001000000000000011010000000000000000000
000000000000000000100011100001011011010000000000000000
110100100000000011100111110011111100010000000000000000
000001000000001111000010001111011010000000000000000000

.logic_tile 10 23
000000000000000011100011111000000000000000000100000000
000000000000000000000111110111000000000010000000000100
001000000100101111100010110000000001000000100100000000
100000000001000011000010110000001001000000000000000000
010000000110100000000011100011101001010111100000000000
010000000001000000000000000111111010001011100000000000
000010000000010101100111010000011110000000000000000000
000001000000000000000011101111010000000100000010000000
000000001110100101100000011000001100010100100000000010
000000000000010000000010000011001011000100000000000000
000010000001011011100010101011000001000000010001000000
000000000000111011100100001101101100000000000000000000
000000000000000001100000001111000000000001000001000000
000000001010000000000011100001100000000000000000000000
110000000000110011100010001001111010010000110000000000
000000100000100000000000000001111000000000100000000000

.logic_tile 11 23
000001000000001111100110110011011010000001000000000000
000000100000000111100111010001100000001001000000000100
001001000000100101000011100011100000000000100000000000
100010100000010011000111001101001001000010110000000000
110010000000001111100011100101011100010000100000000000
010010101110001111000011110000111010000001010000000000
000000000111001011100000001001111101101011110000000000
000000000001100011000000000111111000101111010000000000
000000000001011011100110000101011111011100100000100000
000000000001000111100011110011011000011100010000000010
000000000001011000000010000111111010000000000100000000
000000100100001111000010000000100000000001000000000000
000000000000000111100000001001111100001000000000000000
000000000000000000000000000111111001001101000000000000
000001000000000011100110010111001010111101110000000000
000000101100100011000011010011011000111000110000000000

.logic_tile 12 23
000000000000000111000000001101101111100110100000000000
000010100001000000000011111001011010101001010000100000
001000000000000101100000010011001101001101100000000000
100000001100001111000010000001011011100100110000000000
010000001010010001100111001111011010010101010000000000
010000000001110000100000000011011100011010010000000000
000000000000000111100010100101111010101110000000100100
000000000100001101000111111111011100001111000000000000
000100001011101111000000010001100000000000000110000000
000010100000011111100010110000000000000001000000000000
000000100000000000000010000011011000000000000000000000
000011000000101001000010100000100000001000000000000010
000000000000101000000000001000011100000010000000000000
000000000001010111000011111011011011010010100000000000
000000100000000000000000000000001010000100000100000100
000000001000000000000000000000000000000000000000000000

.logic_tile 13 23
000010100000100111100000000001100000000000000100000100
000011100001000000100000000000100000000001000000000000
001000000000101000000111001101001110000000100000000000
100000000000000111000011111101011111010100100000000000
010000000000100111000011101000001011000010100000000000
110000000000000001000100001111001011010000100001000000
000000000000000000000010110011001111101110000000000000
000010100000000000000111110011001101001111000000100000
000000000000000001000110100001000001000000000000000000
000000000000001111000011110000001110000000010010000000
000100100001000000000110101011111000001011000000000000
000100000010101001000000000111010000000010000000000000
000000001000100101000010010011011010000001000000000000
000010100011000000100010101011110000001011000000000000
111101000000000101100010000001100000000000000100000010
100000100010000101100100000000000000000001000010000000

.logic_tile 14 23
000000001100001111100000000000011110000100000100000000
000000000000000111100000000000000000000000000000000000
001000100001011000000000001001111110010111100010000000
100000000110010111000010111111001010001011100000000000
110110000000000001000000010101100000000001110000000000
010101000000000001100011000001101010000000010000000000
000001000001000000000000011111100000000010100000000000
000010000110000000000011011101101101000010010000000000
000000000000000000000110100111011111010111100000000000
000000100000000000000111111111011000000111010000000000
000000000001010000000011100001011100001101000000000000
000000000000100111000000001101000000000100000001000000
000000000110001111100111000011001010000111000000000000
000100000000000001000000000111110000000001000001000000
000010000001011111000010000000011001010110000000000000
000000100001101001000010000001011101010000000000000000

.logic_tile 15 23
000000001100000001000000011101111110000001000001000000
000000100000000000000010000001100000000110000000000010
001000000101001000000010111111001101001101100000000000
100001000001110001000011100011001001111001000000000010
110001000000000011100010001001011101000000110000000000
110000000000000111000010010011011001100000010000000000
000100000001100000000010100011001010001001000000000010
000000001110110001000111001101111111001011000000000000
000100000100000001000000010111011011111110000000000000
000000000000010111000010100101001011101011010000000000
000111100001001001000010000000000000000000000100000100
000001000000101001100000000101000000000010000000000000
000010100000000001100010001111001100111101110000000000
000011100000000001100110001111101001010100100000000000
000000000010000011100111000111111100101001000000000000
000000000101000111100100001101001000010110100010000000

.logic_tile 16 23
000000000110100001000000010001011100001000000000000000
000000100001010000000011010111010000001110000000000000
001000001100001011100000001000000000000000000100000000
100000000000001011100000000001000000000010000000000000
000000001010101001100011000101001110000000000000000000
000000000000010001000100000000000000001000000000000000
000000000000000000000011100000011010000100000110000010
000000001000000000000000000000010000000000000000100100
000010101110100101100000000000001100010100000000000000
000001000000011001000000001001001011000110000000000000
000000000000010111000110001101011111101101010000000110
000100000000000000100100001111011100011101010000000000
000000000110000011000000000000011110000100000100000000
000000000000000111000000000000000000000000000000000000
110011000000010000000011000001101100000000000000000111
000011000000000111000011110000000000001000000000000000

.logic_tile 17 23
000001000000001000000000010000001110000110100000000000
000000100001000101000010011001001101000000100000000000
001000001001000011100011110001101101111000100000000000
100101000000000101100110101111001001111101010000000000
110100000000100111000011000011011000111110000000000000
110100000001000001000100000101001110010111100000000000
000101001001001000000011100001000000000000000100000010
000000000010100011000010100000000000000001000000000000
000000000000101111100110001000001100000000000000000000
000010100001000001000110011101010000000100000000000000
000000000000000000000000000111111110000010000000000000
000010000100100000000000000000100000001000000010000000
000010000000000101000010010101100000000000000100000000
000001000100001001000011010000100000000001000001000000
000000000001000001100111000101011001111100110000000100
000000000000100000100100000101111010101100010010000000

.logic_tile 18 23
000001000000001111000000000011011111101111010000000000
000010100110001111000011110001001001000011110000000000
001011000000000111100110000101011011010000110001000100
100010001110010111000111100001001011100110110000000000
010100000110000111000111110111000000000000000100000000
110100000000000111100111100000000000000001000000000000
000110100000001011100110111001011110001000000000000000
000000000000010011000011011001110000001110000000000000
000000000000001001000000010111001010000110000000100000
000010100000000001100010001011110000001010000000000000
000000100000110000000000011011011000000001000000000000
000001000000100000000011010001000000001001000000000100
000100000000001000000010010101101011111001010001000000
000100001010000111000010101111001101111011110000000000
000010000000001000000110000000011010000100000100000000
000000001101010111000000000000010000000000000010000000

.ramb_tile 19 23
000000001001010000000111100111101000000000
000000010000100000000011000000010000100000
001000100001010000000111000111001010001000
100000000011000000000111100000100000000000
010010100000100011100111110011101000000000
010000001100000001100011010000010000000000
000100101110001111000000000011001010000000
000001001100001011100000001101110000010000
000000000001001000000000001111001000000001
000000001100101011000011101001010000000000
000001000001001111100000001101101010000001
000100000000000111100011100101010000000000
000011100000100000000111000101001000001000
000001000000010111000000000011010000000000
110000000110010000000000001011101010000000
010000000000000001000000001001110000000000

.logic_tile 20 23
000000101010100000000000010111111101010110000000000000
000011101111010000000010000000101111000001000001000000
001000000000001000000010100000001100000100000100100000
100000000000100001000000000000010000000000000000000000
000001000000000000000011001101101011111110000000000000
000010001100000000000111101101011100010111100000000000
000000000000001001000111011000000000000010000000100000
000001000000000111000111111101000000000000000000000000
000000000000000000000111000111101101111100000000000000
000010100000000000000011001101011110011100000000000000
000011100001000111000000000101011001010100000000000000
000011101110100101100000001111101110110000000001000000
000010101100010001000000000001100000000000100000000000
000000000000000000100010010111101001000000110000100100
110000000000000001000010110000011010000100000100000000
000000100000001111100111100000000000000000000010100000

.logic_tile 21 23
001001100100000111000011011111100001000010010000000000
000010100001000000000011100101101111000010100000000000
001000001100001101000000011111000000000010100000000000
100000000000101011000011011011001010000001100000000100
010000000000001000000110001101000001000000100000000000
010100000000000111000010101011101000000000110001000000
000000001000010111000000010111001110111101010000000000
000000000000100000000010111111011110111110010000000000
000000000000000011000000000011001000000100000100000000
000100100011000000000011010000010000000000000000000001
000000000000001111100010001011011001101000000000000000
000000000000100111000010000011111110010000100000000000
000000001010000011100111101001011001001011100010000001
000010001100000001000110000111001100001001000000000000
000010100001001001100010001000001010000100000100000000
000001000000001011000110011101010000000000000000000000

.logic_tile 22 23
001000000100001111010110100001101011000000100000000000
000000000000000001100100000000111101001001010000000000
001000100001010011100110000101011011000010000110000110
100001000000110000000000000000001101100001010000000000
110000000000101101000010101111001010010111100000000000
000000000001010011100010101111001111001011100000000000
000100000000110101000000000111100000000000100000000000
000000100010000000000000000000001001000000000010000000
000000000000000000000000000111111110001010000100000001
000000000000000000000000000101100000000110000000100000
000000000010001001000010010111100000000001000000000000
000000000000001111000010111001000000000000000000000000
000000000000100000000111100001011100000101000000000000
000000000001001101000100000001000000000110000000000000
000101000010010011100010111101011100000010000000000000
000010000110001001100110000001100000000111000000000000

.logic_tile 23 23
000010000000001001000110100011001010010000000000000001
000001000000001111000010110101011111110000000000000000
001000000000101101100010110001111000000010000100000000
100000000000000001000110000000101000100001010000000000
000000100000000001100110110101111011000001010000000010
000001000010000000000010100011011010011111100000000000
000000000000010101000010111101011011010111110000000000
000000000000000011100111110111111000000111110000000000
000000000000000111000000000011100001000010100000000000
000000000000001111100000000101101110000001100000000000
001001000100000000000010001011101000000111110000000000
000000000000000011000100000001011001001111110000000000
000010100000001000000110001111011010011101010000000000
000001000000000001000000001111001000000110100000000000
000000000000000011100111101011101001101000010100000000
000000000000000001100100000111011001111000100010000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011001100000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001001110100000000000000000000000110000110000001000
000000100101010000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000100000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100011100111100000000000000000100100000000
110000000001010000000100000000001010000000000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000010000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000011100101111010001000000000000000
000000000000001101000011100011010000001101000000000000
001010100000000000000000000111000000000000000100000000
100000000000001101000011110000100000000001000000000000
010000000010001000000010001011001010001001000000000000
110000000000000011000100000001100000001010000000000000
000000000000001101000000000000011000000100000100000000
000000000000000111100010110000010000000000000000100000
000000000000000000000011100001000000000000000100000000
000000000000001111000100000000100000000001000000000000
000000000000000000000000000001011010001101000000000000
000000000000000000000000000101000000001000000000000000
000001000010100000000010000000000000000000100100000000
000000000000000000000000000000001001000000000000000001
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000001000001000000000000000000000001000010000000000000
000000100000000111000000000000001010000000000000000000
001000000000001111100110100001111101000110100000000000
100000000000000101000100001111001000001111110000100000
110000000100000101100010000000001100000100000100000000
110001000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000001100000100111100000000000000000000000100110000000
000000000100000000000000000000001000000000000000000000
000000000000001101100000010111100000000010000000000000
000000000000001101000011100000000000000000000000000001
000000000000000011000111000011100001000000010000000000
000000000010000001000110011101001101000001110000000000
000000000000000011000000000111001011010111100000000000
000000000000000000100000001111001001001011100000000001

.logic_tile 4 24
000000001100000111100111100001000000000000001000000000
000000000001001111010100000000001101000000000000001000
000001000000000000000000000011001001001100111000000000
000000100000100000000000000000001100110011000000000000
000000101010000111100011100011001000001100111000000000
000001000000000000100100000000101110110011000001000000
000001100000000011100000000101001001001100111000000000
000011000000000000000000000000101110110011000000000000
000000000000001001000111000111001000001100111000000000
000001000000001101000110100000101010110011000010000000
000000000000000111000000000001001000001100111000000000
000000001000000000000000000000001100110011000000000000
000000000000100111100000010001001001001100111000000000
000000001001000001000010110000101010110011000000000000
000000000110000011000000000111101000001100111000000000
000000000000001111100000000000001110110011000000000000

.logic_tile 5 24
000000100000000000000111000001100000000000001000000000
000010101111000000010100000000100000000000000000001000
001000000000000101000110000000000001000000001000000000
100000000000000000100000000000001000000000000000000000
110100101010000000000000010101001000001100111100000000
110100000001000000000010000000100000110011000000000010
000000000000001011100000000000001000001100111100000000
000000000000000001010000000000001101110011000000000000
000010100000100000000110000101101000001100111100000000
000011000001010000000000000000000000110011000000000000
000000001010000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000001000000000000000111000111101000001100110000000010
000010000000000000000000000000000000110011000000000000
010100000000000000000000000000000001001100110100000000
110010101000000001000000001001001001110011000000000000

.ramt_tile 6 24
000000000000100000000011100000001110000000
000000001001010000000010010000010000000000
001000000000000000000000000111001100100000
100000100000000000000000000000010000000000
010000000000000000000000001011011010100000
010000000000000111000000001111110000000000
000000100000000111100000001011101100100000
000001000000000000100010000011110000010000
000000000000101000000011100111111010100000
000010100001011001000010001111010000000000
000001000000000001100000000101101100000001
000010000000001111100010011001010000000000
000001000000000111000110000101011010100000
000000100001000000100111110011010000000000
110000000000000111100110011111101100000000
010000000000001001000110011111010000000001

.logic_tile 7 24
000000000000000001000111100001000000000000000100000000
000000000000000000100110110000000000000001000000000000
001000000001011000000000000101011011010110000000000000
100000000000001001000000000000011010000001000000000100
110001001010001011100010010101001110000001000001000000
010010100010000111100010111001010000000110000000000100
000000000000001000000010000000001110000010000000000000
000000000110000001000000000000010000000000000001000000
000000000000100000000000010101000000000000000100000000
000000000001010000000011110000100000000001000000000000
000000000000000000000000000000011000000100000100000000
000000000110000000000011110000000000000000000000000000
000001000000100001000010011001000001000001110000000010
000010000110000001000010101011101110000000010000000000
000000000000001111100000000111001011000001010000000000
000000000000001011100000000111011110101111010010100000

.logic_tile 8 24
001000000000001000000000000101011000000000000000000000
000000000000100001000010000000011111100000000000000000
001000000001000000000110000011101100001000000000000000
100010100000100101000100000111101101000000000000000000
010001000000000000000000000011000000000000000000000000
010010100000010101000000000001101100000000100000000000
000000100001010001100000000000011000000100000100000000
000001000100000000000000000000000000000000000000000000
000000000000000000000011101000011100000000000011100101
000000000000000011000000000101001100000000100010100001
000000001100000001000000001000001110000000000000000000
000010000000000000000010001001011010010000000000000000
000001001010001000000110100011100001000000010010100010
000000100000000101000000000011001010000000000010100001
110000000000000000000000001001001100001000000000000000
000010101010100000000000000011000000000000000000000000

.logic_tile 9 24
000000100000001111000111110001011000000000000000000000
000001000000001111000110001101010000001000000000000000
001000001001001000000010111001101111100000000000000011
100000000000100101000011011111111001000000000000000000
110000000011000000000111100101100000000000000100000000
010000000100000000000100000000100000000001000000000000
000000000001010000000000010000000000000010000000000000
000000000000100000000010110001001001000000000000000000
000010100110000000000011111111001100010111100000000000
000001000000000000000111000001111001001011100010000000
000000001100000001000000000000001111000000000010000000
000000000000000000000000000111011001010000000000000000
000010001010001000000110010000011100000010000000000000
000001000000001001000010010000001000000000000000000000
110000001011000000000000011111011001100000000000000000
000000000010100000000010001001111111000000000000000000

.logic_tile 10 24
000010000011111011100110001011001111000001100010000000
000111100000111011100010000011011011111110010000000000
001000000111000001000010110000001000000000100100000000
100000000000101101100010000000011011000000000000000100
010001000000101000000111010111111011111000110000000000
110010100001000111000110000001011010111110110000000000
000010000001110001000010000001111100000010000000000000
000000001100000000100011110000011010101001000000000000
000000000000000111100000001001000000000001000001000000
000000000110001001100000001101000000000000000000000000
000000000000000111000000001111111110101110000001000000
000000000010000001000011000011011001001111000000100000
000000000000000000000011100001111110101001110000000000
000000100001000000000010000011001111111101110000000000
000000000000000001000011100001100001000000000100000000
000000000010001011100100000000101001000001000000000100

.logic_tile 11 24
000000001000000111100010000001001011011001100000000000
000000000000000000000110100101111000100101100000000000
001000000001001000000000000000001111000110000110100000
100000001000101011000010100001001110010100000000000000
110000001000000011100000000011100000000000100000000000
000000000010001111100011100011101001000010110000000000
000010000000010011100000000101111000010101010000000000
000001000000000000100000000111001011100101100000000000
000000001110000111100000000011101101000110000000000000
000000000000001011000000000000101001000001000000000000
000000100001010011000111000001111101010001110000000000
000000100000100000000111101101011100011101000000000000
000010001010000101000000011000000001000000000001000000
000001000000000001100010000101001110000000100000000000
000010100001001001000000000111000000000010010100000001
000001000010000001100000001111001010000001010000000010

.logic_tile 12 24
000001000110100000000110100011100001000000001000000000
000110000001000000000000000000101101000000000000000000
001010000101110000000000000000001000001100111100000000
100000000000010000000000000000001110110011000000000000
010000100000101101000011100011101000001100111100000000
110000000000000101000010100000000000110011000010000000
000000000100000101100000000000001000001100111100000000
000001000000000000000000000000001011110011000001000000
000000000001000000000000000000001000001100111100000000
000000001001000000000000000000001010110011000000000000
000000001100000101100011100000001000001100111100000000
000000100000000000000010010000001010110011000000100000
000010100001001000000000000001001000001100111100000001
000000000000101111000000000000100000110011000000000000
000010100000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000

.logic_tile 13 24
000000000000000101000111111001000001000010100000000100
000000000000000000000011100101101110000010010000000000
001000001011011111100011100011001110000010000100000010
100000100001011111000100000000111100100001010000100000
110000001010000001000000000101111110000000100000000000
000100100000000000000000000000101010001001010000000000
000000100000000111000000000000001001000110100000000000
000000001000001001000010100001011110000000000000000000
000000000001010111100000000111011100010010100100000100
000000000000000000000010100000101101100000000000000110
000000100001010111000011111011111111000101000000000000
000001001000000000100011110001111101111010110000000000
000010101110000000000110011001100001000011100000000000
000000000000000001000010000111101000000010000000000000
000000100000001101000011100111100001000011100000000000
000011000100010111000100000111001010000001000000000000

.logic_tile 14 24
000000000000011000000000010000001110000010000000000000
000000000000000011000010000111011000010110000000000000
001000000000001011100000001111111100101111000000000100
100000000110001111000000000011001110001011000010000000
010001000000100111000000000011100000000010000000000000
010010000001000000000011100101100000000011000000000000
000000000110001101000000001000000000000000000100000100
000000000100100111100000001011000000000010000000000000
000000000000000111100000011101000001000010100000000000
000001001101010000100011110001101010000001100000000000
000001000001000001000011101000000001000000000001000000
000010100001010111100000000001001110000000100000000000
000000001010001101000000011101101100000111000000000000
000000100100000001000011010101000000000010000000000000
110000001100011111000000001000001100000000000001000000
100000000000001011100000000001010000000100000000000000

.logic_tile 15 24
000000000000001111000010110000011000000000000000000000
000000001010000011100111110111010000000100000000000000
001001000000101000000111001001011000001110000100000000
100000000000001001000110101101000000001000000000000100
110001000110000011100000000001011110010000000000000000
000010100000011111000000000000011010100001010000000000
000000100001011000000000000000001100010100000111000000
000011100000011101000010111111011001010000100000100000
000000000000000000000111011000001000010110000110000000
000010101011010000000110001011011000010000000000100000
000001000001010000000000010001100001000001000000000000
000000000000000000000010001011101010000011010000000001
000000000000000001000000000111000000000000100000000000
000010101000100011100011000101001001000001110000000000
000001000000100000000000010001100000000010010100000000
000000000001000000000010110101001111000001010001100000

.logic_tile 16 24
000010001110001000000000000111000000000000001000000000
000000000000000101000011000000001010000000000000000000
001000000000000001100000010011001001001100111110000000
100100001000000000000010110000101010110011000000000000
110001000000100001100000000011001000001100111100000000
100000100000011101000000000000101001110011000001000000
000011100000000000000011000111101001001100111100000000
000010000000000011000000000000001110110011000000000000
000000000110000000000110010001101000001100111100000000
000000000000000000000010000000001110110011000000000000
000001000110000000000110000001101001001100111100000000
000000000000000000000000000000101111110011000001000000
000000000000100001000000000011101001001100111100000000
000010100000010111100000000000101011110011000001000000
010010101001001001000000010001001000001100111100000000
100010000110100001100010000000001010110011000001000000

.logic_tile 17 24
000001000110000111000111101000000000000000000100000010
000010100000000000000100000011000000000010000000100000
001000000000000111100011111111000001000011100000000000
100000000000000101110011100101001110000001000010000000
110000000000001000000110100000011100000110100000000000
010100000000000111000000001101011110000000100010000000
000000100000101001100111000001111110000111000000000000
000000000000000101000111100101110000000001000000000001
000001000111001000000000001101111001000000110000000000
000010000000101011000011100101111000000001110000000000
000001000000001000000111100011111010001100000000000000
000010000000001001000110001001111000110111100000000000
000001000000000001000111001001100000000001110000000100
000000100010100000000000001111001100000000100000000000
000010000000000000000111000111000000000000000100000001
000000001000000001000000000000100000000001000000000000

.logic_tile 18 24
000000000000000000010000000000001101000110000000000000
000000000000010000000000001111001011000010000000000000
001011101000000001100111101111000000000011010100000100
100011000000100000000110111111001110000001000000000000
110100000000000000000010101101000001000010000000000000
000000100001011111000000000101001100000010100001000000
000000000000001111000110001111100001000001100000000000
000000000100000111100011110011101101000010100000000000
000000000100011011100110001001100000000010110110000000
000000000000101111000000000111001110000000100000000010
000000000111010111000010000011000000000000100000000000
000100100000000001000100000011001101000001110000000000
001000001110011001000010001001100001000010010110000000
000000000110100001100000001001101110000010100000100000
000000000000000111100110011101011111010000000000000000
000000000010000000100111100101111011101001000000000000

.ramt_tile 19 24
000000000000000000000000000011111110100000
000001000000000000000000000000000000000000
001001000000000001000111000011011110000010
100000101110000000100100000000100000000000
010000001000011000000110000111011110000001
110000000001011011000100000000000000000000
000010100000001000000110000111011110000000
000000000000000011000100000101000000010000
000000000000000011100000001001111110000001
000000000000000000000011101111000000000000
000010100000001011100000001111011110000000
000000000000001111100010010101100000100000
000001000000001011100010001011011110000100
000010000000001111100100001101000000000000
110000001000101111000010001011111110000000
010000000000011011000000001001100000000000

.logic_tile 20 24
000000000000000000000000000101100000000000000100000000
000000000000000001000000000000000000000001000000000000
001000000001000011100110000011100000000000000110000000
100000000000100000100000000000000000000001000010000000
110000000110010111000011110000000001000000100100000000
110010100000100000100111010000001110000000000000000000
000000100000011001000111101001001011110110100000000000
000001000000101101000011111001011000101001000001000010
000000001010000111100000010111001011000010000010000000
000100000000000000100010000101111101000111000000000000
000010000001110001100110001000001101000110000000000000
000011000000110111000111111101011101000010100000000000
000000001110000000000010011000011101010100100010000000
000000000001000000000110000111001011000100000000000000
000000101110000111000111000101111110001010000000000000
000001000000000000100100000011010000000110000000000000

.logic_tile 21 24
000000000000000111000011100011111000001000000000000000
000000001110000000000100000111010000000000000001000000
001010100000010111100111100101001111101000000000000000
100000001000000000100111111111011101100100000000000000
110000000000000101000000000011111000000000000000000000
000000000000000000000010110111010000000100000001000100
000000000000100001100110000101101101000110100000000000
000000000000010000000000000111101110001111110000100000
000010000001011000000000001101000001000010110110000000
000101000001110001000000001011101111000000100000000000
000000000000000001000010010001111101101001010000000000
000000001110000011000011000001101000001001010000000000
000000000000001111100111011001001001000000010000000000
000000000000001101000011110101011100010010100000000000
000000001110001000000111101000001111000000000010000000
000001001100000101000000000011001001000100000000000000

.logic_tile 22 24
000000001000000101100010101001101000000001000000000000
000000000000000000000000001111110000000110000000000000
001010100000000000000011111111011000000010000000000000
100000000100000111000010000101011000010111100000000000
010010000000001001000011010011100000000000000100100000
110001000000000101000010100000000000000001000000000000
000000000000000000000111110000001010000100000100000000
000000000010000001000010100000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011000000001101000000000000000000
000011000000000001000000010000000001000000100100000000
000000000000000000000010110000001111000000000000000000
000000001000010011100110000101111111000010100000000000
000000000000000000000000001011101011000010000000000000
000001000000000000000110000001101110000110100000000000
000000001000001111000011001101011010001111110000000000

.logic_tile 23 24
000100000000001111100110000000000000000000000100000000
000000000000000001000010101001000000000010000000000000
001000000000001001010000000011011011010100110000000000
100000000000010001100000001001011101011000110010000000
110000000000010001100011100000000000000000100100000000
010000000000100000000000000000001010000000000000000000
000000000001011101000111100101011011001000000000000100
000000000000000111000110100011101010010100000000000000
000000000110001101000110010111101100000001000000000000
000000001000000111100111010001110000001001000000000000
000000000001010000000010000000011001010100000000000000
000000000000100000000100000001001000000100000000100000
000001000000000000000000000000001110000100000100000000
000010000000000001000000000000000000000000000000000010
110000100001000000000000000000000001000000100100000000
000001000110100000000010110000001011000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000010010000000000000001111110000000100100000000
100000001010100111000000000000001101000000000010000000
010000000000010000000011100000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000111100000000000000100000100
000000000000110001000000001011001110000010000000100000
000000000000011000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000000000000001000000000011111110000000100100000100
000000000000000000000000000000001101000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100101100000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000110000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000001000001100000100000110000000
000000000000000101000000001011001011010100100011000000
001000000000000101000000011111000000000001110000000000
100000000000000000010010001111101010000000010000000000
000000000101101000000111100111111011010000100000000000
000000000001110001000110100000101011101000000000000000
000000000000001000000110010001111011010000000000000000
000000000000000001000010010000111111101001000000000000
000100000000000001100110000000001010010100000100000100
000101001000000000000000001101011110010000100010000101
000000000000000000000000011101000001000001110100000000
000000001110000000000010101101101000000000100010000101
000000000000001101100010110011001110001000000100000100
000000000000000101000010001101100000001101000000000001
010000000000000000000000000001001010001001000100000100
100000000000000000000011001111010000001010000000000000

.logic_tile 3 25
000000000000000001100010100001011100001001000000000000
000000000000000000100011100101000000000101000000000000
001000000000000101100000011101101010001101000000000000
100000000000000000000010010011110000001000000000000000
010000000000000111100110001011011100001001000000000000
010000000000000001000110100101100000000101000000000100
000000000000000101000110100000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000000101100000001000110100011001010000010100010000000
000000000000000000000000000000001111001001000000000000
000000000000000001000000000000000000000000000100000100
000000000000000000100000001001000000000010000000000000
000011100010000101100110001001111100001001000000000000
000000000000000000000000001001000000001010000000000000
000000000000000011100000001111101110001101000000000000
000000000000000000100000000011000000001000000000000000

.logic_tile 4 25
000001100000000000000111000011001000001100111000000001
000000000000000000000100000000101010110011000000010000
000000001010000111100111100101101001001100111000000000
000000000000001001100100000000101001110011000000000000
000001000000000011100011100111101000001100111000000000
000010001000000001000000000000001101110011000000000000
000000000000000000000010000111101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001000000010110111001000001100111000000000
000000001000001001000110110000101100110011000000000000
000000100001010000000000000011101000001100111000000000
000001100000100000000010100000101110110011000000000000
000001000000101000000000000001101001001100111000000000
000000100000011101000010110000001000110011000000000001
000010000000000101000000000101001000001100111000000100
000000000000001101100000000000101001110011000000000000

.logic_tile 5 25
000001000001100000010000000000011110000010000000000000
000000000001010000010011110000010000000000000001000000
001000000000001001100010100000001100000010000000000000
100000000100001011000000000000000000000000000000000100
010000000000010000000000000000000001000010000000000000
010000000101101111000000000000001101000000000001000000
000000000000001111000000001011111110001101000000000001
000000100000000101000000000011010000000100000000000000
000000000000000101100000000011011001000100000000000000
000000000001010001100000000000011010101001010000100000
000000000000001111100000000000000001000010000100000000
000010001110001011000010010000001000000000000000000010
000000100000000000000000001111111010001101000001000000
000000000001000000000000000011000000001000000000000000
010010100000000000000110010000000000000010100000000000
010000001100000001000110110101001100000000100000100000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000010100010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101010000000000000000000000000000000
000001000111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000010101000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 7 25
000000001010001001000110011001011100000001000000000000
000000000000001111100010011001010000001001000010000000
001000000010001001110110011101111010010101000010000000
100000000000001111000110011101011001111101000000000100
000000000000000000000110110111011001000110100000000000
000000000000000101000111100001111000001111110000000000
000000000000000001000010000001011111010100000000000000
000000000001000000000011010000111000001000000010000000
000000001000001001100000011101111110010101000000000000
000000000000000001000011000101111100111110000001100000
000000000000000000000011100000001110000010000100000000
000000000000000000000100000011011110010110000001000000
000000000000001001000110100101001010000110100010000000
000000000000000111100010000000011110000000010000000000
000000000000000000000110001011001010010111100000000000
000000000000000000000011111001111111001011100000000000

.logic_tile 8 25
000001100000000101000000011101000001000011100010000000
000010000000000000000011110011001001000011110000000000
001000000000001011100000010001101010001000000000000000
100000000001010111000010010101110000000000000000000001
000000000000001001100010001101100000000000100010000000
000000100000001001100000000101101001000000110000000000
000000001000000111100000001111000000000001000000000101
000000000000000101100010100101100000000000000011100010
000000000000000000000000010000011110000000000100000000
000000000001010000000010001111000000000100000000000000
000011100001000011000000000111000000000000000010100100
000110100000100011000000000000101000000000010010100110
000000000000000101100110100000000000000000000000000000
000000000001000000100100000101001111000000100001000010
010000000000000000000000001111001101010001100010000000
010001000000000101000000000001011100110010110000100000

.logic_tile 9 25
000000100000001000000010000001101011010100000000000000
000000000000000101000000000000011011001000000000000000
001000000100001101000000000111100000000000000100000010
100000000000000101100010110000000000000001000000000000
010000000000001101110010011101000000000000010010000000
110000000000000001000011101001001111000000000000000000
000000000000001111010010110001011001001011100000000000
000000000000000001000011001001001011101011010000000000
000000100000100000000010000111001100000000000000100000
000001000000010000000100000000010000001000000000000000
000000001100001000000000001011111001100000010000000110
000000100000001011000000000101001000110000100000100000
000000000000000000000110000011001110010110110000000000
000000000001000011000000000101101000100010110000000010
110010101010000011000000000000011010000100000100000010
100000000000000000100000000000000000000000000000000000

.logic_tile 10 25
000000000110000011100000000101001100000000000010000000
000010100000000000100000000000110000001000000000000000
001000100000000000000000000111011111001001110000000000
100001000000000000000011101111001110001111110000000000
011001000000100001000111000000000000000000000000000000
110010001010010000000011101011001100000000100010000000
000000000000000111100010000000000001000000100100000100
000000000000000001000011110000001100000000000000000000
000000000000100011000011101101100001000010000000000000
000000000001000111000111100011101010000011010000000000
000000100000101101100000001101101010011100010000000000
000001000001000011100000000101101100001010110010000000
000000000000001101100000001001001110010001110000000000
000000000000000111000010001101001101011101000010000000
110010100000010111100000000001100000000001000000000000
100000000000000001000000001101100000000000000010000000

.logic_tile 11 25
000001001110001000000111100001111101011101000000000000
000010100000001011000000000101101111100010110000000000
001000000001000001100111001011001111000001010000000000
100000001110101001000000000001001010000011100000000000
000000001100000011100111010011100000000001000100000100
000000000001010000000011011101101111000010100000000000
000000000001011000000111011101011001011101000000000000
000010100000001111000011101001001110010001110000000000
000000000000000001000010011101101100001101100000000000
000000000000000001000111111101101010011000110000000000
000000000001000101100011100011011100000000000000000000
000000000101001111100010000000110000001000000000000000
000001000000000001000010001101001000101001000100000000
000110000000000000000000000011111000000110000000000010
110000001000000011000010001101011110011101000000000000
100000001010000001000100001001001101010001110000000000

.logic_tile 12 25
000001000000000000000110100000001001001100111100000001
000000100001010000000000000000001000110011000000010000
001000000001011000000000000000001001001100111100000000
100001000000000101000000000000001110110011000000000010
010000000001011000000111000011101000001100111100000000
110000000011110101010100000000000000110011000010000000
000000000110000000000110100011101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000001110000000000000000111001000001100111100000100
000000000000000000000000000000100000110011000000000000
000010000101011101100000000101101000001100111100000100
000000000000000111000000000000100000110011000000000000
000001001000000000000000010001001000001100111101000000
000010000000000000000011100000100000110011000000000000
000000000001001000000000000000001000001100111100000000
000000000000000101000000000000001010110011000000000000

.logic_tile 13 25
000001000000000111000000000000000001000000100100000000
000010100000000000110010110000001000000000000001000000
001001000000000000000110100101011110010110000000100000
100010000100011101000000000000111000000001000000000000
110000000001001000000011110101000001000000000001000000
010000000000100011000011110000001110000000010000000000
000000001011010111100011100011101100000000000000000000
000001000000000111000000000000000000001000000010000000
000000001010010111000000000011001010011101000000000000
000000000000101111100011100111011011100010110000000000
000001000000000111000110101101101110010101010000000000
000000000000001001000100001011101100011010010000000000
000000001100000111000000000000011101010000000001000000
000000000000000000000000000000001110000000000000000000
000000001010000001000011101101101001100011110000100000
000000000010100000100100001001011010000011100010000000

.logic_tile 14 25
000000001010001001000000000001101010011100010000100000
000000000000001111100010000001001010010111000000000000
001000000001010111100111101000011100000000000000000000
100000000000100000000100000011010000000100000010000000
010001001011001111100000000001011110001110100000000000
010010001010101011100000000111011100001100000000000000
000000000000010000000111011101011010010100110000000000
000000000000100000000111011001011110111010000000000100
000001100110001111100000001000000000000000000100100000
000010101110001111100000001111000000000010000000000000
000010100000001111000011101000000001000010000000000100
000010100000001011000111100111001011000000000011000000
000001000000000001000000000011111100000000000001000000
000000100001010001000000000000010000001000000000000000
000001000000011000000111100000011100000000000000000000
000010001100000111000010000011000000000100000010000000

.logic_tile 15 25
000001000010000111100000001000011100000010000100100001
000110000000000001000010110101001001010110000000000000
001000000000100101100011100111100001000010100000000000
100000000000011001000111101111001000000010010000000000
110000000000010000000010100001100001000010000000000000
000000000000001111000111110111001100000011010010000000
000000000000001101000000000001100000000001000000000000
000000000000000011000000001101101010000011100000000000
000000000000001011000000000001011011001010000000000010
000000000000001011000000000011001111000111100000000000
000010000000001011000110101000011000000000000000000000
000000001000000101000100001111000000000100000000000000
000000000000000011100000010001111100000100000000000000
000000000000000000100010110000111000001001010000000000
000000001100100101100010000101101010001011000100000000
000000000000010000000110010011010000000001000001000010

.logic_tile 16 25
000000000000000000000011000001001000001100111100000000
000000100000000011010100000000101110110011000001010000
001000000110010000000110010001001000001100111100000000
100100000000000000000010000000001011110011000000000000
110000100000000000000011010011001001001100111100000000
100001000001011101000010000000101010110011000001000000
000000000001001101100000000111101001001100111100000000
000000000110000001000000000000101010110011000000000000
000010100110100000000110000011101001001100111100000000
000010100000010000000000000000001101110011000000000000
000010100000000001100000010001101000001100111100000000
000000000010000000000011100000101111110011000000000000
000001000001000001100111100001101000001100111100000000
000010000001110000000111110000101011110011000001000000
010010000000000000000011100111001000001100111100000000
100000000000000000000100000000101010110011000010000000

.logic_tile 17 25
000000001110000101100110101001000001000011100000000001
000000000000000111000000001111001101000010000000000000
001000000000100011100011011001111010000101110000000000
100000001110010111100011000101111011110001010000000000
010000000000000111000010011011011000000111000000000000
110010100000010000000111001111100000000010000000000000
000000000100111111100111001001100000000010110000000000
000000000000010011000100000111001111000000100000000000
000000000000110001000011100000000000000000000100000100
000000000000000000100100000001000000000010000000000000
000010100000000000000010010111011100111000100010000000
000000000000011001000011110011001110111101010000000000
000000000000001011000110010001000001000010100001000000
000000000000000101000010000101101111000010010000000000
110010000000000000000111101101101111100011110000100001
100000001000000001000100001001011101000011100000000000

.logic_tile 18 25
000000000000101000000110010111011000001000000000000000
000000000001011111000011001001011011101001000000000000
001000000001001111100111000101100000000000000110000000
100000000000001111000000000000000000000001000000000000
110100001000000001000111100101101000000010000000000000
010100001110000000000110110001110000000011000000000001
000010000000000111000000000101011001001101000000000000
000000001110010001100010001101001011000100000000000000
000011000000000000000000000001111000111100000000000000
000010100000000000000011111001101110011100000001000000
000000000000010001000000001011100000000010100000000000
000000001100101001000000000101001111000001100000000000
000010101100011001000010010011111111010100100000000100
000001000000001111000011011111001110111101110000000000
000000000000001011000000010000000001000000100100000000
000000001000001001100010000000001111000000000000100001

.ramb_tile 19 25
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001011100000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000100000000000000000000000000000
000011100000010000000000000000000000000000

.logic_tile 20 25
000011001010100111000000000000000001000010000100000000
000011000001010101010011110011001110000000000001000000
001000000001011111100000000101000000000011010000000000
100001000000011101000000001111101100000001000000000000
010001000010000001100011010001001100000110000000000000
010010100000000001000011100001010000001010000000000000
000000000000000111000011101101101100000100000010000000
000000000000000000000010000001110000001101000000000000
000000000000101001000011111000011110010100100000000000
000000100001010001100010000101001110010110100000100000
000000000000000001000000001111101111001100110000000001
000000000000000000000000001111111011100001110000000000
000000000110110011000011010111001010010100000000000000
000000000000110111100011000000001000100000010001000000
110000000110001111100111111001101010100010110000000010
100000000000000111100011010011001011000011110000000000

.logic_tile 21 25
000000000010001111000110000000001110000000000100000000
000000001110000111100000000111000000000010000001000000
001010000000110000000111001101111111000000100000000000
100011100000100111000100001001111101100000110000000000
110000000000010001100000000111111110000110000000000000
010000100000001001000000000000101000000001000000000000
000000000000000111100010001001101110111001110000000000
000000000000000000100000001011011100111110100000000000
000000000000001011000011011111101111010000100000000000
000000000000001011000011000011111110010100000010000000
000000000000000000000010000101100000000001010000000000
000000100000001001000000000001001010000001100000000000
000000000100000111100110100011000000000011100000000000
000000000000000011000010110011101111000010000000100000
000000000001110001100111100000001010000000100100000100
000000000000101101000011110000001001000000000000000000

.logic_tile 22 25
000000000000001101000011101101101100010000110010000010
000000000000001011000011101111011011100110110000000000
001000000000001001000000000101101001000110100000000000
100000000000000001100000000111011101001111110000000000
110000000000000000000111001001011000110110100000000100
110000000000000101000100000001101100100001010000000010
000010000000101101000011100000000000000000000100000000
000000000100001011000000000001000000000010000000000000
000010000000000111100111001011000000000011010000000000
000001000000001111100110111101001000000001000000000000
000000000010000000000110001000001100010000100000000010
000000000000001111000100001011011010000000100000000010
000000000000001001000011110111001111010111100000000000
000000001110001001100110010111011100001011100000000000
000000000001000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000001110000000000000001111001011101111110000000100
000000000000000000000000000101001100011110100000000000
001000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000011000000000000000100000000
110000000000001011000000000000100000000001000000000001
000000000000100111000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000100000000000000110100000011010000100000100000001
000101000000000000000010000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000111000000000000000000000000000001000000
000000000000001001000011100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000010

.logic_tile 24 25
000000000000000000000000000000000001000000100100000000
000000001100000000000000000000001100000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000110000000000000000000100000000001000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000010000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000010000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000010000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000001011100000001011100000000000010000000000
000000000000000001010000001111101010000000000000000000
001000000001010000000000010000000000000000000000000000
100000000000100111000011000000000000000000000000000000
000000000000000101100111000000000000000000100100000000
000000000000000000100000000000001000000000000000000100
000000000000010001100000011101011001101001010000000000
000000000000100000000011001101001101110110100000000100
000000010000000111000000001000000000000000100011000100
000000010000000000000000001001001000000010100010000000
000000010000000000000011100111001010101110100000000000
000000010000000000000110010111011100011111110000000000
000000110000000101100000001111111101110100000100000010
000000010000001001100000000101111111101000000000000000
110000010000000000000110100101011100110111110000000000
100000010000000000000110010001111110100111010010000000

.logic_tile 2 26
000000000000000000000000010000011000000100000100000100
000000000000000000000011110000000000000000000000000000
001000000000000011000110100000001100000100000100100000
100000000000000000100110110000010000000000000000000000
010000000001010000000000001000011100000000100000000000
010000000000000000000000001001001111010100100000000000
000000000000001001000000001000000000000000000100000100
000000000000001111100000001001000000000010000000000000
000010010000001111000000011011100001000001110000000000
000000010000001011100010110011001001000000100000000000
000000010000001011000000000011001111010000100000000000
000000010000000101000000000000011010101000000000000000
000000010100000000000110101000000000000000000100000000
000000010000000000000000000101000000000010000000100000
110000010000000000000000000000000000000000000101000000
100000010000000000000000000011000000000010000000000010

.logic_tile 3 26
000001000100000000000111111111000000000000010000000000
000000100000000000000010010011101010000001110000000000
001000000000000000000010111000011101010000000000000000
100000000000000000000011100101001100010010100000000000
000001100000000101100000010011001000000000100110000000
000010000000001001100010100000011100101000010000100001
000000000000001000000000010001100000000001010110000000
000000000000000001000010001101101001000010010000100000
000000010000001011100000000001011000001000000110000000
000000010000000001000000000111110000001110000000000000
000000011000000001100000001000011110000100000110000000
000000010000000001000000001101011001010100100000000000
000000010001000001100000010101011010001000000000000000
000000010000000000000010001001000000001110000000000000
010010110000010000000110001011100000000000010000000000
100000011010100000000000000011001111000010110000000000

.logic_tile 4 26
000000000001100000000111000011101001001100111000000000
000010000000000000000011110000101110110011000000010001
000000000000000000000000000111001001001100111000000000
000000000000000111000000000000101111110011000000000000
000000000000000000000011100011001000001100111000000000
000000000000010000000010010000101110110011000000000100
000000000000000111000000000101101000001100111000000000
000000000000000000100011100000001100110011000000000100
000001110000000101100110100001001000001100111000000000
000010010000000000000000000000101001110011000000000000
000100010000000101000111100111101001001100111000000100
000100010000000000100100000000101100110011000000000000
000000010000000101000010000101101001001100111000000001
000000010000000000100000000000101000110011000000000000
000000010000000101100110110101001000001100111000000000
000000010000000000100011100000101011110011000000000000

.logic_tile 5 26
000000000001000000000000001011011000001000000000000000
000000100001000000010000000111000000001110000000000000
001000000000000101100110100000011010000010000000000000
100000000100000000100000000000000000000000000000000000
111000000000000000000000000001101100001001000000000000
010000000000000000000000001111100000000101000000000000
000011101000000111000011000000000001000010000000000000
000010100000010000000000000000001110000000000000000000
000000010001000011100000011000000000000000000100000000
000000010000100000000011011101000000000010000000000001
000000010100000000000000000111000000000000000100000000
000000010000000000000010000000000000000001000010000000
000000010001000001000010000000011000000100000000000000
000000010000000000000100000000000000000000000000000000
000000011110000001100000000000011100000010000000000000
000010010000001111100000000000010000000000000000000000

.ramt_tile 6 26
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010011000000000000000000000000000000000
000001010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000001000100001000110000001011110000110000100000000
000000000001000000100100000000111100101000000000000100
001000000001000000000111110011111000000110100000000000
100000000000100000000111000000011010001000000000000000
000000000000001001100000001011100000000001000000000000
000000000000000011000010110101100000000000000010000000
000000000100000111100000000011101100010110000010000000
000000000000000000000010110000011011000001000000000000
000001011110001011000000001001000000000011010100000000
000010010001010011000010011011101010000010000000000000
000011010010001000000111011111101110011011100000000010
000010010000000001000011101001101100111011110000000000
000000010000001011100000011001001110000010000000000000
000000010000000001100010100111010000001011000001000000
000000011000000111100110111011000000000011100010000000
000000011101000000000111001101101110000001000000000000

.logic_tile 8 26
000000000000000011100010000001011010010111100010000000
000000000000001101000010110101001000001011100000000000
001000101000001111000000000000001010000100000100000000
100000001110000001100000000000010000000000000000000000
110001000000000001000111100000011110000100000100000000
110010000000000000000011110000000000000000000000000000
000001000000001000000000000001111111000000000000000000
000011001010000101000000000000001101001001010010000000
000110010000100001100000010001001000000110100000000000
000000010000010000000011011001011010001111110000000000
000000010001010001100111100000000000000000100100000000
000000010000100000000100000000001011000000000000000000
000001111010000000000011100011101000000111000000000000
000010011100000000000000001011010000000010000001000000
000000010110001001000000001011000000000010000000000000
000000010000000101000000000001101100000011010000100000

.logic_tile 9 26
000000000000000001000010000111011101000110100000000000
000000100000000000100010100000111110001000000000000000
001000000000000000000000001000011010000010100000100100
100000000000001001000010110101001001010010100001100010
000000001100000000000110011111001011111111000100000000
000000000000000000000011110011011101110110000000000000
000000001010001001000000011111111100110000000000000000
000000000000001011000011101011001111110001010000000000
000001010000001001100000000001011100010000110000000000
000000110000000101100000001001001111011001110000000100
000000010000000011100011111011101010001101000100000000
000000010000000111000110010111110000000100000000000000
000100011010101000000011011011011011000110100000000000
000100010001010001000010001001011000001111110000000000
110010010000001001100000000000001100000100000100000000
000001010000000001000000000000000000000000000000000010

.logic_tile 10 26
000000001110100111100111111101101101100011110000000000
000000000110001111100111110111001010000011010000000100
001000000000100000000011100001001010001110000000000000
100110001010011111000110011101110000001000000000000000
000000000000000001000110001001101110000100000000000000
000000000000000111000011001001100000001100000000000001
000000000000001111000000011000011101000110100000000000
000000000000000111000011101101001110000100000000000000
000000010000100001100000010111001011010000110010000000
000000010001011011000011011011101111100110110000000000
000010010001000000000111101011011000011100000010000000
000000010100101001000000001111101010011101010000000001
000000010110001111100000010011101000101001000100000000
000000010000001111000010000001111110001001000000000010
110000010001011001000010000011001010111101110001000000
100000010000000111000011111101001000111100100000000000

.logic_tile 11 26
000001000110001011100000001111100000000001000001000000
000010100000000111000000000111000000000000000000000000
001000000001000111000000000001011111011100010000000000
100100000000101001100011111111011101000101110000000000
010000001000001111100011101111101111011001100000000000
110000000000001111000100001011011111100101100000000000
000000000000000000000000000111101101011000000000000000
000000100000000000000000000101111111011011110000000000
000001011000000001100000000000001100000100000100000000
000110110010000000100011100000000000000000000000100101
000000010000001111100111100101001110101101010000000000
000001011000001011100110000001011110111110110010000000
000000010000100000000111101011101111011001100000000000
000000010000010111000011101001011111011010010000000000
000000010000101001000010001011111000000111000000000000
000000011000001101000011100001000000000001000010000000

.logic_tile 12 26
000000000000000000010110110111001000001100111100000000
000000000000000000000010100000000000110011000010010000
001000001100000000000000000111101000001100111100000000
100000000000000000000000000000000000110011000010000000
110100100000100101100000000101101000001100111100000000
110100000001000000000000000000100000110011000001000000
000000001001100000000000010101001000001100111100000000
000000000001110000000010100000000000110011000000000100
000000110000000000000000000000001000001100111100000000
000001110000000000000000000000001110110011000001000000
000000011010000000000000000000001000001100111100000000
000000011110000000000000000000001001110011000000000000
000010110000001101100011100111101000001100111100000100
000000010000000101000000000000100000110011000000000000
000000010000100101100000010001001000001100111100000000
000000010000010000000010100000100000110011000000000000

.logic_tile 13 26
000000001010001001000000001111111000000001100000000000
000100000000001111000011100101011011111101100000000000
001000000000011011000011101001111011001101100000000000
100000000000001011000000001001011110011000110000000000
010000000000001001000110100000011111000110000000000000
010000000000011011000100000101011100010100000000000000
000010100000000111000010000000001100000100000101000000
000000100000000000100000000000011010000000000000000000
000010110000000000000000010001111100000000000100000000
000001010000001111000011100000000000000001000000000000
000000010100001111100000001001011101011000110000000000
000100010101001111100010001001011110001101100000000000
000100011000100000000111000001111110000101110000000000
000100011101001111000100001111101100101100100000000000
000001010001011000000000010000000000000000000000000000
000010011010000011000011100001001110000000100010000000

.logic_tile 14 26
000000000000000000000110000101100000000000000000000000
000000000001000000000110100000001100000000010010000000
001000000000000000000111000000000000000000000000000000
100010100000000000000000001111001011000000100000000000
010100000000001000000010000011001010000000000010000000
110100001110000011000010010000000000001000000000000000
000000000010001011100000010000000000000000000100000000
000000000000011101100011111001000000000010000000000100
000000110100001011100110000011011000000000000000000000
000001010000001011000000000000010000001000000010000000
000000011011000111000000000000001000000100000100100000
000000010000100000100000000000010000000000000010000000
000000010000000000000010011011011010101101010000000000
000010110000000000000111100101111111111110110000000001
000011110000100000000000001000000000000000000001000000
000010010001000000000000000011001100000000100000000000

.logic_tile 15 26
000000001000001111000000000111111000000010100010000000
000000000001010001000000000000001011001001000000000000
001000100000100111000111110001001100000110100000100000
100000000001001111000011100000001000000000010000000000
110001000000001001000011101101100001000001100000000000
000000000010001011000100000001001100000010100000000000
000001000000000011100000000001100001000010100000000000
000000000001001101100010111111101010000010000000000000
000001010110000000000111000101101101010010100100000100
000000110000001101000000000000111110100000000010000000
000000110000101111100010001000000000000000000000000000
000101010110001101000000001011001010000000100000000000
000001010110000001000011010011101111100011110000000000
000010110000001111100110111111001010000011010011000000
000001110000000101000000001111001011000001010010000000
000011111010101001100010001111001001011111100001000000

.logic_tile 16 26
000001001110000000000011000011001000001100111110000000
000000000001001101010100000000001100110011000000010000
001000000010001101100110000011001000001100111100000001
100000000000000001000000000000101011110011000000000000
110001000000000000000111100111101000001100111100000000
100000100000000000000011000000001111110011000000000000
000000000010000001100000000001101001001100111100000000
000000000000000000000000000000001000110011000001000000
000000010000000001100000010111001001001100111100000000
000000110000011111000010000000001010110011000000100000
000000010000001000000000000011101001001100111100000000
000100010001001111000000000000001111110011000000000000
000010010000001000000110000001101000001100111100000000
000001010001010111000000000000101011110011000000000100
010000010110001000000000010001001000001100111100000100
100000010000000101000010000000001001110011000000000000

.logic_tile 17 26
000010100000000101000011100001001001001111110000000001
000000000000000001000111111001011100001001010000000000
001001000000001101100011100001111111010110000000000000
100000100000001011000111100000011000000001000000000000
110000000000000011000000010111101011010010100000000000
000000001110000111100010100000111111000001000010000000
000000000000000001100010101001011010001000000000000000
000000000000000000100111001001011101001110000001000000
000001010000000000000111000111000000000001000000000000
000000110000000000000010011011100000000000000000000000
000000010000001000000111100101000000000000000100100001
000000010001011101000100000000000000000001000000100000
000100010000000000000000001000011011010100100010000000
000110110000000000000011111101011010000000100000000000
000000010000000000000010000000011001000110100000000001
000000010110000000000110000101011101000100000000000000

.logic_tile 18 26
000001000000000101100111011000000000000000000100000000
000000001100000000000110111101000000000010000000100000
001000000000000111000010100001011110111100010000000000
100000000000000000100000001001101011111100000001000000
110001000000010011100011101011001110101101010000000010
010010100001110011100011000101101111101110100000000011
000000100010001101000111100000000001000000000000000000
000001000000001011100100000101001000000000100000000000
000000010010000000000110000000000000000000000100000000
000000010000000000000010001101000000000010000000100000
001000010000000000000000000000000001000000100100000000
000010111000000000000010000000001010000000000000100000
000001010000000000000011000001011000001011000000000000
000100110000001111000100000101010000000001000010000000
110000010000100111000000000011100000000000000100000100
100001011010010000100000000000100000000001000000000000

.ramt_tile 19 26
000010101001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000111000000000000000000000000000000000
000011110010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011001000000000000000000000000000000

.logic_tile 20 26
000001001100001000000011100000000001000000100100000000
000000100001000011000111100000001010000000000001000000
001000000001010111000011111000000000000000000000000000
100000000000000000000111101001001101000000100000000000
010000000000100000000010010101001111111001110010000000
010000100001010000000011110001101001100010110000000000
000000100000100101100000010101001101100000010010000000
000000000001000000100010011111111011101000000000000000
000000010001011001000010011111111111101110000001000000
000100011010001011100011010111101100001111000000000000
000000111000011011100000001011000001000001110000000000
000000010000100111000000000011001000000000010001000000
000011110000000000000111110011001000000110000000000000
000010010000000001000110110000010000001000000000000010
000000010000001011100000000000001110000100000100000100
000000010000001111100011110000010000000000000000000000

.logic_tile 21 26
000000000001010000000000011000011101010110000000000000
000000000000101101000010100101001101010000000000000000
001010000000000111100000000001011000001101000000000000
100000100001001001000000000111000000001000000000000000
110000000010001111100111110101000001000001110100000000
010000000000001111000011101101101111000000100000000000
000010000000001011100110000000000000000010000110000000
000000100000000101000010000000001011000000000000000000
000000010110001000000011111111111010101111000000000100
000000010000000001000011100111111100000111000000000000
000000010000000111100000011101001110100001010010000000
000000010000000000000011100001011101111011110000000000
000000010000000001100010000101101011000110000000000000
000000010000000001000000000000001011000001000000000100
000000011110000001000111001111001000001000000000000000
000000010000000001000110010111011010001101000000000000

.logic_tile 22 26
000001000000100000000000010000000000000000000000000000
000010001011010000000011110000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
000000000000010111100010100000000000000000100110000000
000000000000001111100000000000001010000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001101000000000101000000000010000001000000
000000010000000000000000000000001010010010100000000000
000000011100000000010011111101001001010000000000000000
000001010000000000000000000000000000000000000000000000
000100011010000000000000000000000000000000000000000000
000000010000000000000000000111011111100011110000000000
000000010000000001000000001011001001000011100000100010
110000011010001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 23 26
000010100000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010010100000000000000000001011001111110000010100000010
010000001100000000000000000011101001110001110000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000101000000111000000000000000000000110000000
000000010001001101000100000011000000000010000000000000
000000110000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011110000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
110000000000101001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000010000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000100000000
110000010000000000000000000101000000000010000001000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010010000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000100000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000010110000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000100
000000010000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000001100000000001000001000001010100000000
000000000000000000000000001111001001000001100001000001
001000000000001111000000010011011110010000100000000000
100000000000001101000011110000101010101000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000000001001100001000001010000000000
000000000000000101000000000111001000000010010000000000
000000010000000011000000001011101100001100110000000000
000000010000000000100011000001100000110011000000000000
000000010000000000000111000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000110001101100001000001010100000001
000000010000000000000000000101001001000001100000000110
010000010000001001000000000000000000000000000000000000
100000010000000001000000000000000000000000000000000000

.logic_tile 3 27
000000000000101000000110010000001111010100000000000000
000000001001010001000010000011001001010000100000000000
001000000000001000000000011000001010000100000110000000
100000000000000001000011111111011101010100100000000001
000001000000000001100010100111101011010000100000000000
000010100000001111100100000000001000101000000000000000
000100000000001000000110000111100001000001010000000000
000000000000001001000011111111001110000001100000000000
000000011100000000000111100011000000000001110100000000
000000010000000101000000000001101001000000100010000001
000000010000000000000010000011111010001000000110000000
000000010000000000000111101001110000001110000000000001
000000010000001000000000010101100000000001110000000000
000000010000000101000011000011101010000000010000000000
010000010000001001100000011000001101000000100000000000
100000010000000111000010001011001010010100100000000000

.logic_tile 4 27
000000000000000001000000010011101001001100111000000000
000001001000000000100011000000101001110011000000010000
000000001000000000000000010011101001001100111000000000
000000000000000000000011010000101010110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001111000000000111101000001100111010000000
000000001100000101100000000000101101110011000000000000
000000010000010000000010000001001000001100111000000000
000000010001101011000110000000001100110011000000000000
000000010000000001000110110001001000001100111000000000
000000011110000000100011000000101111110011000000000000
000100010000010000000110110011101000001100111000000000
000100010000000101000111000000001111110011000000000000
000000010000001000000110100011001000001100111000000000
000000010000000101000100000000101110110011000000000000

.logic_tile 5 27
000000000000000000000000010101111110010000100000000000
000000000000000101000010000000011001101000000000000000
001000000000000000000000011000001111010000000000000000
100000000100000000000011110111011010010110000000000000
000000000000101101100000000000001010010100000110100001
000000000000010001000010101011001000010000100001000000
000000000000001000000000000101001100001001000000000000
000000000000000111000000000111000000000101000000000000
000000010000000001100110000011001100000100000110000000
000000010000001101000011010000101101101000010010000000
000000010000000011100111001000011110010100000000000000
000000010000000000000000000101011110010000100000000000
000000010000101000000111001011111100000110000000000010
000000010001010111000100001001010000000101000000000000
010000011010101001100110000011011110001101000100000000
100000010000000001000011101101100000000100000011000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100010000000000000000000000000000000000
000100010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000010000000000000000000001000000100100000000
000000100000100000000000000000001110000000000000000000
001000001000000000000011100000000000000000100100000000
100000000000000000000000000000001111000000000000000000
110000001010001001100011100000000001000000100100000000
010000000000000001000000000000001101000000000000000000
000000000000000001000000000101011111000110100000000000
000000000000001001100000000000011001001000000000100000
000001011010000000000000010000000000000010000000000000
000010010010000001000011110000001100000000000001000000
000001010000000000000000000111111010000111000000000000
000010010000000000000010010101100000000001000000000001
000000010110000000000000000000000000000000100100000000
000000010000000000010010100000001011000000000000000000
000000010000000001000010001000000000000000000100000000
000000010000000000000000000101000000000010000001000000

.logic_tile 8 27
000000000000000001110011111000000000000000000100000000
000000000000000000000011111011000000000010000000000000
001000001000001000000000001000000000000000000100000000
100000100000001001000000000111000000000010000000000000
110000001010000001000000000000000001000000100100000000
010000100001010000000000000000001110000000000000000000
000000000110011011100000000000001000000100000000000010
000001000000000111000011101111011001010100100000000000
000000010000000111000111110101100000000000000100000000
000000010000000000000111110000000000000001000000000000
000000010010001000000000010000011000000100000100000001
000000010000000001000011010000000000000000000000000000
000000011110000000000000011011011011010111100000000000
000000010000000000000011010101011100001011100001000000
110000010000001111000000000101011010000110100000000000
000000010000001011000000000001001101001111110000000000

.logic_tile 9 27
000000001010101000000111000111011000000000000000000000
000000000001011011000110100000100000001000000001000000
001000100000100011100110111000000000000000000100000000
100001000000010101000011110111000000000010000000000000
110000001010000001100000000000001100000100000100000100
010000000000000000000000000000010000000000000000000000
000000000000000000010000001001011001000000010000000000
000000000000000000000000001011011001010000100000000011
000000011010000000000010010000000000000000000000000000
000000010000000000000111110000000000000000000000000000
000000010100000011000110000011111110001011000000000000
000000110000000000000010001001100000000011000001000000
000000011110000000000000001000000000000000000100000000
000000110000000000000010010001000000000010000000100000
110000010000000001000000000101001001000110100000000000
000000010000000111100000001001011100001111110000000000

.logic_tile 10 27
000000000000001111100010010000011011010100000000000000
000000000000000001010111101001001011000100000010000000
001000000000000011100011101101101110001010000000000000
100000001101010000000000000111000000000110000000000000
110000000000000001100000000001111001010100110000000000
110000101100000000000011110001011110011000110001000000
000000000000001001000111100000000001000000100100000000
000000000000001111000000000000001111000000000000100000
000000010000000000000000000001001010101110000010000100
000000010000000001000010010011011010001111000000000000
000000010000000000000010001000000000000000000010000000
000100010000001111000010001011001111000000100000000000
000000010000001011000010011000001001010110000000000000
000000010000000011000111100011011101000010000000000000
110000010000001001000000001011011100011000110000000000
100000010000000101000011111011101110001110010010000000

.logic_tile 11 27
000000001110000001000000001101011111100011110000000000
000000100000000111000010110011011000000011100001000000
001000000000001000000110110001011011110110100001100000
100000000001011111000010100101101010010110000000000000
110000000000001000000011011001100000001100110100000000
010001000000001011000011101011100000110011000000000100
000001000000001001100111000011111110000001100000000000
000000100000001111100010000001111011111101100000000000
000000010110100011100000010011000000000010000000000000
000001010001000000000011000111001011000011010000000000
000000010000001000000111001011111011011101000000000000
000000010000001011000010001011111110010001110000000000
000001111000100011100000000000011011010010100000000000
000010010000011001100000000001011001010000000000000000
000000010000000000000111010111011101010101010000000000
000000010000001111000010000111011101011010010000000000

.logic_tile 12 27
000000000000100000000000000000001000001100111100000000
000000000001011101000000000000001000110011000001010000
001010001001010101100110100000001001001100111101000000
100100000000000000000000000000001000110011000000000000
110010000000100101000110100000001000001100111100000000
010001100000010000100010110000001011110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000010000000
000000010000000000000010110000001001001100111100000000
000000010000000000000111000000001110110011000010000000
000000010000010000000000000000001001001100111110000000
000010011110000000000000000000001001110011000000000000
000000010001010000000000000101001000001100111110000000
000000010000100000000000000000100000110011000000000000
000010010000000101100000000000001000001100110100000000
000000010001000000000000001011000000110011000000000000

.logic_tile 13 27
000000001000100111100110111001100000000001000000000000
000000001101010000000111011011100000000000000010000000
001000000001010000000111111101100000000011010000000000
100000000000001001000011101011101000000001000000000000
110110001010100001100000000000001011010000000010000000
010101000000010111000011010000011100000000000000000000
000000100000000000000110000000000000000000100110000000
000000000000000000000000000000001101000000000000000000
000000011000000001000011000111001101110110100000000000
000010110000000000000011110101001111100001010010000000
000010110000000000000011101001101000011001100000000000
000010110010000011000011101111011010011010010000000000
000000010000001011100000000001100000000000000001000000
000001010000000111000010000000101110000000010000000000
000010110000000000000110000000011000000110100000000000
000001011001000000000111101001011111000000100000000000

.logic_tile 14 27
000000000000001000000010111001001100000110000000000000
000010100000000111000011111011110000000101000000000000
001000101000000001100011110001000000000010000000000000
100001000000000000000111010000101100000000000001000010
110010000000001101000111000001100000000000000110000000
110001000000001011000100000000000000000001000010000000
000000000001000000000111101101011011110101010010000000
000000000000100000000000001001111111110110100010000010
000000010000000001000110100111100000000001000010000000
000000010001010000100111111011000000000000000000000000
000001010000000101100110111001000000000010100000000000
000010011010100000000110110011001111000001100000000000
000000010000000000000010001011101010000000110000000000
000000010011010000000110011001101010000001110000000000
000001010010001000000111110111101100000000000001000000
000000010000000111000111110000110000001000000000000000

.logic_tile 15 27
000000000000101011010000000111101101111101110000000000
000000000000000101100010001001011101111100110000000000
001000000000101011110010110101100001000010110100000000
100001000000001111000011001101101001000000010001000100
000000000000000001100010010011101100000110000000000000
000000000000001111000110000000001010000001010000000000
000001001001011000000010001111011010001010000100000000
000000100000100011000100000001010000000110000000100001
000000010000001001000011001001001110101111000000000000
000000010000000111000000001001001011001011000010000000
000000010001010011100110000011111001010100000000000000
000010111000000000100010000000101101100000010000000000
000010010000000001000110100101000000000001100000000000
000011010000001011100100000011001111000001010000000000
000000010000001111000000000001011111010000000000000000
000000010000001101000000000000001010101001000000000000

.logic_tile 16 27
000000100110011000000011100011001001001100111101000000
000001000000110111000000000000001000110011000000010000
001010100111010001100000000001001000001100111100000000
100000001110001101000000000000001111110011000000000001
110000001010010000000011000101001000001100111100000000
100000000001111101000011000000101111110011000000000100
000000000000000000000111100011101000001100111100000000
000000000110000000000000000000001001110011000001000000
000000010000000001100000000001101001001100111100000100
000000010001010000000000000000001110110011000000000000
000000010000011000000010000101001001001100111100000001
000000010000000001000000000000101111110011000000000000
000000010000000000000110010011101001001100111100100000
000000010000000000000010000000101111110011000000000000
010000010001000111100110010101101000001100111100000000
100000010000000000000010000000101010110011000000000000

.logic_tile 17 27
000001001010000011100000011001001101001000000000000000
000000101100000000100011100111011001001101000000000000
001000000000000000000000011011011000000110000010000000
100000000000000000000011010101010000000010000000000000
000000001010000000000111001101100000000010100000000000
000000000000000001000110001101101101000001100000000001
000000000000000000000110100000000000000000100100000000
000000000000101111000011100000001110000000000000000000
000000011000101111100111101101001100000001000010000000
000000010001010001100110011111110000001011000000000000
000010010000000000000011100000000001000000100100000000
000000010110000000000000000000001010000000000001000000
000001011010001000000110000011011100000010000000000000
000010011110000111000000001101010000000111000000000000
110000010000011001000011100001001111110100010000000000
000000010000000011000100000101111110111101010010000000

.logic_tile 18 27
000000000000001000000110001001001101000001010000000000
000000000000001111000000001001101010000010010000000000
001000100110001000000111111001001100010010100000000000
100001000000000001000111100101001010000001000000000000
000000000000000000000000001111011001111100110000000000
000000000000001111000000001111011000010100110010000010
000000000000100011100000000011111111111001100010000000
000010100001001001100000000111101001111001010000100010
000001010000000001000000000111000000000000000100000000
000010110001011001100011110000100000000001000000000000
000000010000000000000000010011000000000000000100000000
000000010000000111000010000000100000000001000000000000
000000010000010000000010000111100000000000000100000000
000000010000101011000011100000000000000001000000000000
110000010000001111000110000011101110000000000000000000
000010010000001111100000000000010000001000000000000000

.ramb_tile 19 27
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000110000000000000000000000000000000
000001000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010110110000000000000000000000000000
000000010110000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000111100000000000000100000000
000000001100000000000000000000100000000001000000000000
001000000000000000000111111111111001001000000000000001
100000000000000111000010000011111001001101000000000000
110000000000000000000000001111001110000111000000000000
010000000000000111000000000111100000000010000000000000
000000000000001000000111010101100000000000010000000000
000000001110000011010110000101101110000001110001000000
000000010000000000000000010000000000000000100100000000
000000010000000000000011110000001111000000000001000000
000000010000000111000000001000011111000110100000000000
000000010000001111100000000101001110000100000000000000
000010110001011000000011110000000001000000100100000000
000001010000000001000011000000001100000000000000000000
000000111010001111000111010000011001000010100000000000
000000010000000001100111110101001011000110000010000000

.logic_tile 21 27
000000000000000000000111000111000000000000000100000000
000000000000000000000000000000100000000001000000000100
001000000001000101000110010000000000000000000000000000
100000000010001001000010000000000000000000000000000000
010000000000000000000111000001100001000011000000000000
110000000110000001000111101111001001000001000000000000
000000000000000001000010001000011011000110100000000000
000000000000000001000100000101001001000100000000000000
000011110000000000000110000011011001000000100000000000
000011110000000000000000000000101011001001010000000000
000000110000000000000000010111011100000010000000000000
000000010000000000000011011001011011000010100000000000
000000010000000001100010011101011000000111000000000000
000000010000000000100010010001011111000001000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001000000000000000000000

.logic_tile 22 27
000001000000000000000000010011100000000000001000000000
000000000000010000000010000000000000000000000000001000
001001000000000000000000000000000001000000001000000000
100000000000000000000000000000001101000000000000000000
010000000000000000000111110000001000001100110100000000
110000000000000000000111001001000000110011000011000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000001010000100000010000000000000000000000000000000000
000000010110000001100010000000000001001100110100000000
000000010000000000000000001101001100110011000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000001101011101110111110000000000
000000000000000000000010010101011000111001110000000001
001000000000000001100010100000000000000000000000000000
100000000000001001000100000000000000000000000000000000
010000000000000001000000001011101010000010000000000000
010000000000001101000010111011010000000111000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000001100001000010100000000000
000000010000000000000000000101101101000010010000000000
000000010000000001000110110101100001000000000100000000
000000010000000000000011010000001000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000001000000000110000000000000000000000000000000
100000001010110000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000010000000000000000000001100000001100110000000000
000000010000000000000011111001100000110011000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000010000000000000
000000010000000000000000000000001011000000000000000000
110000010100010000000000001000000001000000000100000000
100000011010000000000000001011001010000000100000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000001100001000000011100111000000110000110000001000
000000000000001011000000001111100000110000110000000000
000000000000000000000000001011100000110000110000001000
000000000000000000000000001011000000110000110000000000
000001010000000000000111001011100000110000110000001000
000000110000000000000100000011000000110000110000000000
000000010000001001100011100101000000110000110000001000
000000010000001001100100000000100000110000110000000000
000000000000000101000000001001000000110000110000001000
000000000010000000000010100101100000110000110000000100
000000000000000111000110100001000000110000110000001001
000000000000000001100000000011000000110000110000000000
000000000000001000000111100111000000110000110000001000
000000000000000101000010001011000000110000110000000100
000000000000000000000000001101100000110000110000001000
000000000000000000000000000101100000110000110000000000

.logic_tile 1 28
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000001
001000000000000011000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000000000010

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000000000100
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000101000110100000011011010000100000000000
000000000000000000000100000011011101010100000000000000
001000000000000101000000010111101101010010100000000000
100000000000000000000010000000111110000001000000000000
000000000001000000000010001011001000001110000100000000
000000000000000000000100000111010000000100000010000000
000000000000000000000110001000001110000000100000000000
000000000000000000000010111101001000010100100000000000
000000000000001001100000010001000001000001110000000000
000000000000000101000010000011001100000000010000000000
000100000000000000000000001000001100000000100000000000
000100000000000001000010000001001111010100100000000000
000000000000001111100000001000011110010000000000000000
000000000000000111000010001101001011010010100000000000
000000000000000001000011000001111110010000000100000001
000000000000000001000100000000101110100001010000000000

.logic_tile 4 28
000000000000000000000111010011101000001100110000100001
000000000000000000000111000000101001110011000011010010
001000000000001101000111100011000001000000010000000000
100000000001011001000110101001001001000010110000000000
010000000000000101000010000001100000000000010000000000
110000000000000000100110100011001010000001110000000000
000000000000000001000111000101101100001001000000000000
000000000000000101000010110011000000000101000000000000
000000000000001101000000000000011011010100000000000000
000000000000000001100000000011001111010000100000000000
000000001000000000000110100011011001010100000000000000
000000000000000000000000000000011011100000010000000000
000000000000000000010000001000000000000000000100100000
000000000000000000000000001101000000000010000000000000
110000001010000000000010000011011000001000000000000000
100000000000000000000000001101000000001110000000000000

.logic_tile 5 28
000000000000001011100011100111001101010000000100000000
000000000000000101100100000000101010100001010010000000
001000000000001000000000000101000000000001110100100001
100000000000000001000000000011101010000000010010000000
000000000000001101100110100011111010000000100000000000
000000000000001111000000000000101100101000010000000000
000000000000000101100000001111000001000001110000000000
000000000000001111000000000101001111000000010000000000
000000000000101011000110000111000001000001110000000000
000000000001000001100000000001001111000000010000000000
000000000000100000000110000001000001000000010000000001
000000000000010000000000000001001111000010110000000000
000000000000001011100000010011001100010100000100000000
000000000000000001100010000000011010100000010010000100
010000000110000000000110010001100000000001010100000000
100000101000000000000110001001001100000010010010000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 7 28
000000000000000111000000000101011110000110000000100000
000000000000000000100000000101000000001010000000000000
001000000000000000000000000111000000000000000100000000
100000000000001001000000000000000000000001000000000000
110000001100001111100000001111001101000110100000000000
010000000000001011100000001101001000001111110000000000
000000000000000111100011101011011010001000000000000000
000000000000000000100100000011000000001101000010000000
000000100110001001100000011000001111000100000000000000
000000000000000111000011011011011100010100100001000000
000000000000000111100000000001111110010111100000000000
000000000000001111000010010111011010000111010010000000
000000000000000111000000000000000000000000000000000000
000001001110001001100011110000000000000000000000000000
110000001010000000000110000000000000000000000100000000
000000000000000001000000000001000000000010000000000000

.logic_tile 8 28
000000000000000000000000010111111110000001000010000000
000000000000001111000010101001010000000110000000000000
001000000000100111000000001000000000000000000100000000
100000001100000000000000000011000000000010000000000100
110000000110000000000111001001101010010101000001000000
010000000000010000000010000101011100111101000001000000
000010100000000001000000000001000001000001110000000000
000001000000000000000011110011001011000000010001000000
000011100000001111100000000000000000000010000000000000
000011000000100001100011111101000000000000000000000000
000000001100001001000000000111100000000010000000000000
000010100000000001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000001001000000000000000000000000000000000000
010000000000001101000010010000000000000000000000000000

.logic_tile 9 28
000100000000001000000000010000000000000000001000000000
000100000000001111000011010000001000000000000000001000
000000000000000101100000000001000000000000001000000000
000000000000001001000000000000101110000000000000000000
000001100000100000000011110101001000001100111010000000
000010001000010000000011010000101011110011000000000000
000000000110000000000000000001101000001100111000000000
000000000000010000000000000000001011110011000000000001
000001000000000000000000000101001000001100111000000000
000000100000000000000000000000101111110011000001000000
000010100100000000000000000001001001001100111000000001
000000000000001101000000000000101111110011000000000000
000000000000101000000111000101001001001100111000000000
000001000001000011000100000000101100110011000010000000
000000000000000000000000000001001001001100111000000000
000010100000000000000010010000101000110011000000000000

.logic_tile 10 28
000100001010000000000111110000000000000000000000000000
000100000000000000000111100000000000000000000000000000
001000000000100101000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100011011000011001110000000000
110000000000000000000000001111111001001001010001000000
000000001010000111000000001000011011010000100000000000
000000000000000000100010001101001101000000100010000000
000000001110000001000010000011011000001100110010000000
000000000000000000000000000000000000110011000000000000
000000000000000000000111100000000000000000100110000010
000000000000000000000100000000001001000000000000000000
000000000000000000000110000111100000000000000100000000
000000000000000000000000000000000000000001000000100000
110000000000101000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000

.logic_tile 11 28
000000001010001000000000001000001111000110100000000000
000010100000000111000000001101011010000000100000000000
001000000000100000000000001001101010001110000100000000
100000000001011101000000001111010000000100000001000000
000000000000000000000011101000011100000010000000000000
000000000000000000000011100011011110010110000000000000
000000000000000111100010000111011101000101110000000000
000000000000000000000111101101111100011100010000000000
000101001110001000000000010101100001000010100000000000
000110100000000001000011111011101010000001100000000000
000000000000001001000010010111111110000000000000000000
000000000000000001100111110000010000001000000010000000
000000000000000001000111100000001110000100000101000000
000000000000000001000110000000000000000000000000000000
000000000001000001000110100001001101010110000000000000
000000100000000000100110000000001101100000000000000000

.logic_tile 12 28
000000000000100000000000000101001111011000110000000000
000000000011000000000010001111111101001101100000000000
001000000000000111000010111011101110011000000000000000
100000000000000000000011000011111110011011110000000000
010000000000001000000010010011011111011000110000000000
010000001100000011000111001111011101001101100000000000
000000000000001000000110111111011011100011110010000000
000000000000000001000011011101011000000011100010000000
000010000001010101100111101011000000000010100000000000
000001000000101111100000001001101100000010010000000000
000000000110100101100011111101000000000011010000000000
000000000000010000100111110101101010000010000000000000
000101000000000001000010010000011100000100000100000010
000100101110000001000111010000010000000000000000000000
110000101000000001100000011111011111100011110000000010
100000000000000000000011101001001000000011100010000000

.logic_tile 13 28
000001100000000011100011111001011010010101000010000000
000010101000000000100010110101001111111110000000000100
001000001010110111000000010000000000000000000100000000
100000000000000000000010001111000000000010000000000000
010000000001010001000111011000011001000110100000000000
110000000000100000000010000011001011000000100000000000
000000001000000001000010000000011101010100000000000100
000000000000000001010000000011011101000100000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010011001001010000000100010000000
000000000001010001000011100000000001000000100100000000
000000000000100111100110110000001111000000000000000001
000000001101010000000110010001001011010110000000000000
000000000001110001000010110000111111100000000000000000
000001000000000000000111000011011001100011110001000001
000010000000000000000011000111111100000011010010000000

.logic_tile 14 28
000000100000000011100000000111111100001110000101000000
000001000000000000000011110011110000000100000001000000
001000000000000111100011101000011011010000000110100000
100010000000000000000110101101001101010010100001000000
110000000000000000000000000001101110000110000010000000
000000000000000001000000001111000000001010000000000000
000000000000000001000111110000001110000000000000000000
000000000001000000000111100001000000000100000000000001
000000000000000001000111101001000000000001000010000000
000000100000000001100000001101000000000000000000000000
000000100000101000000110011000011010000010000100000010
000000000001010111000011110111001101010110000000100000
000001000000001111100111100101000001000001000000000000
000000000000001101000100001001001101000011100000000000
000000001000101000000000011001111100001001110000000000
000000000000010101000010001001101100001111110000000000

.logic_tile 15 28
000000000000101001100111110111111100000111000000000000
000000100000011011000111101111010000000001000000000100
001000000000001011100011111111111000000000100000000000
100000000000000001110111110001111010101001110000000000
110100000000000000000010000001000001000011010100100001
000100000000000101000000000001001010000001000000000000
000000000000000111000000000001011000000110000100000001
000000000000001111100000000000001111101000000000000100
000000000000101000000000011101101001010001110000000000
000010100001000001000010111111011110101011110000000000
000000000000100001100010100011001011011100000000000000
000100000001001001100100000111011001000100000000000100
000000000000000000000010010000011101000110000110000010
000000000111010111000010101011001100010100000000000010
000000000000000011000111000011001000000010100110000010
000000100000000001000000000000111000100000010000000000

.logic_tile 16 28
000010100010000001100110100001001000001100111100000000
000001000000001101000100000000001011110011000001010000
001000100000000000000000000101001000001100110100000000
100001000000000000000011110001100000110011000000000000
110000000000100000000111101111101000000101000000000000
100000100000010111000100001001110000000110000000000000
000000000100000111000111100101101100001001000000000000
000000001010000000100000001011110000001010000001000000
000010100000000111100110101000000001000000000000000000
000001000000000000000010000101001110000000100000000000
000000000000000101000010000000011110010010100000000000
000000000000000000100011100011011111000010000010000000
000100000000000000000011001011101010101111000000000100
000100000000000000000010011011101000000111000000000010
010000000000100011100010001000001110010010100000000000
100000000000010000100010110011011111000010000000000000

.logic_tile 17 28
000001000001010000000011111001100000000010100000000000
000010000000101111000011111001101110000010010000000010
001000000110001000000110100011001011000100000000000000
100000000000010001000010100000111011001001010001000000
010001000000000001100111010000011011010000000110000000
010010100000000001100010110000001010000000000000000000
000000000000100111000010000000001010000010000000000000
000000000000011111100011001101001010000010100000000000
000000000000000000000000011111011100000010000000000000
000000000000000000000010101011010000000111000010000000
000000000000000101100010001111011010010000110000000000
000000000000000000000011100011011001000000010001000000
000000000000010001000000001111001000011100000010000000
000010000000100011000010001001111000001000000000000000
110010000000000000000000001001101110100000010000000000
100001000000000000000000001001001001010000010001000000

.logic_tile 18 28
000000000000000001110111000111101100000110000000000000
000000000000000101000010000000001000000001000001000000
001000000000000000000000010111100000000000000000000000
100000000001010000000011110000101011000000010000000000
010000000000000000000010000101000001000000100000000000
010000000000000000000010100111101101000010110000000000
000000000000000111100110110000000000000000100100000001
000000000001000000000111010000001001000000000000000000
000000000000000111000011101001001101000110110000000000
000000000000000000100110001001011011000000110001000000
000010100000000000000000000101001101000110000000000000
000001000000000000000010010000111011000001010001000000
000000001110100001000111010000000000000000100100000000
000000000001000000000011100000001111000000000000000100
000000001000000011100010001101111110011100000000000010
000000001110000001100110011111001111000100000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000010000000000000000000000
000001000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001010000000000000000000000000000
000010100000100000000000000000000000000000

.logic_tile 20 28
000001000000000000000000000000000000000000000110000100
000010000000000001000010100011000000000010000000000000
001000000000000101000010101001011011101111000000000000
100000000000000000000100000111001001000111000000000001
110000000000000000000000000000011010000100000110100000
110000000001010000000000000000000000000000000000000000
000000000000000011100111100000000001000000100100000001
000000000000001001100100000000001111000000000000000000
000000001100001000000111100000000000000000000110000010
000000000000001011000011111011000000000010000000000000
000000000110000000000000010001011010000101000000000000
000010100000000000000011001011110000001001000010000000
000000000000000000000111000111000000000000000110000000
000000001100000000000010000000100000000001000010000000
110000000000000000000000011011111010000101000010000000
100000000000000111000010110001110000000110000000000000

.logic_tile 21 28
000000000000001011100000010001001010010100000000000000
000000000000000111000011010000011010100000010000000000
001000000000100011100000001001101010000001000000000000
100000000000000011100000000101000000000111000000000000
010000000000001101110000000000000000000000000000000000
010000000000000011000010100000000000000000000000000000
000000000110100101000000000101111101001011100000000000
000000000000010101010000000101001111000110000000000000
000000000000000011000111000011001101101000010000000000
000000000001000000000000000001101101000000010000000000
000000000001001000000000000000001110000100000100000010
000000000110000001000010000000010000000000000000000010
000000000000000000000010000001100000000000000100000001
000000000000000000000000000000000000000001000000000000
110000000110000000000000010000000000000000000000000000
100000000000010000000011000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010000000101001011010110000110000000
100000000000010000000000000000011111100000000000000001
110000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000011100010010100010000101
000000000000000000000000001111011100010110100000100100
000000000000000000000011110101001100001001000101100001
000000000000000000000111110101110000001010000000000000

.logic_tile 23 28
000000000001010101000000001001001100011111110000000100
000000000000100000100010101101001100111111110000100000
001000000000000101000110000001111011000000000000000000
100000000000000000000110010000101111100000000000000000
000000000000001001000000000011000000000010010100100000
000000000000001011000010011001101111000001010000000010
000000000000000001100010100000000000000000000000000000
000000000000000101000111100000000000000000000000000000
000000000000000001100011000001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000001101011111000000000000000000
000000000000000011000000000001001001000001000000000000
000100000000000001000010000101101011000010000000000000
000100000000000000100000000111111100000000000000000000
000000000010000111100000010000001111000010000100000000
000000000000000000000010000101011010010110000000100000

.logic_tile 24 28
000000000000000000000000010000000001000000001000000000
000000000000000000000010110000001011000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010101001001001100111000000000
000000000001000000000010110000101010110011000001000000
000000000000001111000010100001001001001100111000000000
000000000000000101100010100000101100110011000000000100
000000000000000011100000010101001000001100111000000000
000000000000000000000011000000101101110011000000000001
000000000000000111000000000001001000001100111000000100
000000000000000000000000000000101100110011000000000000
000000000000000000000000000101101000001100111000000000
000000001110000000000000000000101001110011000000100000
000000000000000001100000000001001001001100111000000000
000000000000000000100000000000101010110011000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
101000000000000000000000000000000000110000110000000000
000000000000000111100000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000010000000000000000000000000000
000000000000000111000010110000000000000000000000000000
001000000000000000000000000000001000000100000100000000
100000000000000000000000000000010000000000000000000010
010000000000000000000111000000000000000000000100100000
110000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
001000000000000000010000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000110000101101101000100000100100000
100000000000000000000011100000011111101000010010000001
000000000000000000000000000000011001000100000000000000
000000000000000101000000001111011011010100100000000000
000000000000000101000010010000000000000000000000000000
000000001110000101000110000000000000000000000000000000
000000000000000000000000011101111000001000000000000000
000000000000000000000010101101110000001101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010111111011010000000100000000
000000000000000000000010000000001001101001000000100010
010000000000001000000000000001100000000001110100000000
100000000000000001000011110101101111000000100001000010

.logic_tile 4 29
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000101011000001000000101100000
100000000000000101000000000011100000001101000001000000
000000000000001001100110000001011100001001000000000000
000000000000001001100010100101010000000101000000000000
000000000000000000000010101111011100001001000000000000
000000000000000000000000001111000000000101000000000000
000000001010000001000000000011111100010000000000000000
000000000000000000000010000000011101100001010000000000
000000000000001001100111000101100001000001110100000000
000000000000000011000000000011101110000000010010000010
000000000000100001100000000101001101000000100100000000
000000000001000000000000000000101111101000010010000010
010001000000001000000110011011100000000000010000000000
100010000000000001000010001111001010000010110000000000

.logic_tile 5 29
000000000000000000000000000101001100000100000110100101
000000000000000000000000000000010000001001000000100010
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000110100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 29
000000000000000000000000010000000001001100110000000000
000000000000000000000011111011001011110011000000000000
001000000000000000000000001000001000000000000100000000
100000000000000000000000000111010000000100000001000000
110000000000101000000000010101011110000000000100000000
110000000000010001000011100000000000001000000000000001
000000000000000000000111001011001110110110110000000000
000000000000000000000100000111101110111101110000100000
000000000000000000000000010111100001000000000110000000
000000000000000000000010000000001101000000010000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010010000000000000000000000000000
000000000000000101100110100111101010000000000110000000
000010100000000001000000000000010000001000000000000000
110000000110001000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000

.logic_tile 8 29
000000000110000101100000010000000000000000000100100000
000000000000000000000010100111000000000010000001000000
001000000000000011100111111111011000011111110000000100
100000000000000111100011101111111101111111110000000000
110000000001000001100000011011111010000000000000000000
010000001001000000010010000011001001000010000000000000
000000000000001000000110011000001010010110100000000001
000000000000000101000010101001001100010100100001100000
000000001000000011000111110000000000000010000000000000
000000000000000000000111111111000000000000000000000000
000000000000000001000000000000000001000000100100000110
000010100000001101000000000000001000000000000000000000
000000000000000001000010101101001110001000000000000000
000000001101000000000110101101110000000000000000000000
110000000000000000000000010000011001000010000000000000
100000000000000000000010000001001011000000000000000000

.logic_tile 9 29
000000000110100000000000000011101000001100111000000000
000010100000010000000000000000101111110011000000010000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000101010110011000001000000
000000000000000111010000000011001001001100111000000000
000000000000001111100000000000101110110011000000000000
000000000000001000000000000111001001001100111000000001
000000000001001011000010110000101010110011000000000000
000011100001000000000011110111001000001100111000000000
000011000100000000000010100000001111110011000000000000
000001000000000000000010100101001000001100111000000000
000010000000000000000000000000001101110011000001000000
000100000000101000000011100101101000001100111000000000
000100000000010101000000000000101111110011000000000010
000000000000000101100000000011001000001100111000000000
000000000000000000000000000000101101110011000000000000

.logic_tile 10 29
000000000000000001100000010001000000000010000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000110100001011111000100000100000000
100000000000000111000000000000111010000000000000000000
010000000000000000000111111000000000000010000000000000
110000000000000000000110100011000000000000000000000000
000000000000001000000000011001111100100000000000000000
000000100000000101000010001101001000000000000001000000
000000000001000000000000001000011000000000000100000000
000000000001010000000000001111011001000010000000000000
000000000000001000000110001000000000000010000000000000
000000000000000001000100001101000000000000000000000000
000001001000000000000000001101000000000000000100000000
000000100000000000000000001111101001000010000000000000
000000000000000000000111100001011111000100000100000000
000000000000000000000000000000111101000000000010000000

.logic_tile 11 29
000000000000000111100111100000011010000100000110000000
000000000000000000100100000000000000000000000000000000
001000000000010000000010110000000000000000000110000000
100100000001100000000111111001000000000010000000000000
010000000000000101000011100001000000000000000100000000
110000000000001101000111100000000000000001000010000000
000000000000001000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000001000000000000000000000101000001000011100000000000
000110100000000000000000000101101001000001000000000000
000000001000000000000000000000011011010000000000000000
000000000001010000000000000101011110010010100000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000011101100001000001110000000000
000000000000001001000011111111101001000000100000000000

.logic_tile 12 29
000000000000001001100010000011100000000010010100000000
000000001100001001000000000001001011000010100010000000
001000000000000000000110000000001110010010100000000000
100000100000001101010010110011011010000010000000000000
000001000000111000000111001000000000000000000110000000
000010100001110011000100000001000000000010000000000000
000000000110000000000000001101000000000011010100000000
000000000000000000000011001101101000000010000000100000
000000000000100101100000011001100000000010010100000000
000000001101000000000010101011101011000010100001000000
000000000000000001100000010011000000000010100000000000
000000000000000000000010100111101010000001100000000000
000000000000001011100110001001001110010111100000000000
000000000000000001100000001001101110000111010000000000
000000001110001101100000000000011111000110000000000000
000000000000000001000000000101001110000010100000000000

.logic_tile 13 29
000000000000000000000000000000001110000100000100000100
000000000000100000000000000000000000000000000000000000
001000000000000000000000000111000000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000000000000111000111100000000000000100000000
110000001000000000000100000000000000000001000000000000
000000000000001101000000000000001100000100000100000000
000000000000001111100000000000000000000000000000000001
000000001011011000000000001000000000000000000110000000
000001000000101111000000000011000000000010000000000000
000000000100001000000111000111100000000000000100000000
000000000000000101000100000000100000000001000000000000
000001001100001001000000011011111011010100110000000000
000010100000000101000011110101101110011000110010000000
000000000000000001000010000000000000000000100100000000
000000000000001111000000000000001111000000000001000000

.logic_tile 14 29
000000000000000000000111000011100000000000000100000000
000000001001001111000000000000000000000001000000000000
001000000000000111100010100001100000000011010000000000
100000000000000111000000001111001001000010000000000000
010000001010000000000010010101011011000010100000000000
110000001110000000000011010000111011001001000000000000
000000000010001000000010011011001110100010110000000000
000000100000001001000111110001001110000011110000100001
000000000000000000000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
000001000000000011100111001000000000000000000100000000
000000000000000000000000001011000000000010000001000000
000100001100001001100000010001100000000000000100000100
000100000000001011000010000000100000000001000000000001
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000100000

.logic_tile 15 29
000010101110000101000010001000011101000010100000000001
000001000000000000000110000101011001000110000000000000
001000000000101000000110100111111000010110000000000000
100000000000010001000010110000001001100000000000000010
110001000000000111100000011000001100000010100000000000
010000100000000000100010001101011010000110000000000000
000001000000000011100111100011000001000011010000000000
000000000000000000100100001101001001000010000000000000
000000000000000000000010011111000001000010000000000000
000000000000001001000010111101001100000011100000000000
000000000000000111100010010001000000000000000110000000
000000000000000001100011100000100000000001000000000000
000010000000001000000110000111111101110110100000000000
000001000000000011000000001111001101100001010000000101
000000000000010001100000000000000000000000100110000000
000000000000100011000000000000001000000000000000100000

.logic_tile 16 29
000000000000000001010000000000001111000010000000000000
000000000000000000000010110111001010010110000000000000
001000000000001000000111100000011000000110100000000000
100000000000000111000100000101001100000100000000000000
110000000000000001000000011000011011010010100000000000
010000000001000111000010000111011000000010000000000000
000000000000000001000011100000000001000000100100000000
000000000000001001000010010000001001000000000010000000
000000000000001001000000011111111100001111000000000000
000000000000000111000011111101000000001110000001000001
000000000000001011100000010011111000000110100000000000
000000000000000011100011100000101111001000000010000000
000000000000001001100000000000001011010110000000000000
000000000000001011000011110101011100010000000000000010
000000000000001001000000000011001001001001100000100000
000010000000000101000000000001011010101001110000100000

.logic_tile 17 29
000001001011001101000000001111000000000010000000000100
000010000000000111100010111101001000000011000000000010
001001000000000101000000001101100001000000000000000000
100010000000000000100000001101101000000001000000000000
110000000000000000000000000111000000000000000000000000
110000001110001101000000000000001100000000010000000000
000001001000000111100110000001001110000000000000000100
000000000000000000100010110000101010001000000001000000
000000000000000000000000010101000000000000000000000000
000000000000001101000011110111001001000010000000100000
000000000000000000000000000101101100000000000110000000
000000001110000000000000000000010000001000000010000000
000000000000001001100010010001001110000110000000000001
000000000000000101000010000000010000000001000000000000
110000000000100000000000000011000000000000100000000000
100000000000000000000000000000001000000000000000000000

.logic_tile 18 29
000000000000000000000000001111001111000001000000000000
000000000000000000000000001011101110000000000000000000
001001000100000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000000100000000000000000001111100001000010100000000000
000000000000000000000000001101101111000001100000000000
000000001000000111000000000000000000000000000000000000
000000000000010000100010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000001000101000010001000011001010110000100000001
000000000000100000100011110101011100010000000010000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 29
000000000000000000000000001000011001010110100000000000
000000000000000000000010010111011010010000000000000001
001000000000000000000010100000000000000000000000000000
100000000000000000000111110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000000000011000000000111111010000110000000000000
000000000000000000000000000000000000001000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000000011000000000000010000100100000
000000000000000000000010101011000000000000000000100000
110000000000000001000000000000011001010110000000000000
000000000000000001100000001111011110010000000000000000

.logic_tile 21 29
000000000110000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000010010100000000000000000100100000000
110000000000000000000000000000001011000000000001000000
000000000100000000000000000011111101010100000000000001
000000000000000000000010110000101011001000000000000000
000010100000000000000000010001011110010111100000000000
000101000000000000000011000111111101001011100000000000
000000000000001000000000010000000000000000000000000000
000000000001000001000011000000000000000000000000000000
000000000000000011100011100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000011100000000000000000000000
100000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001010011000000000000000000000000000000000000
000000000010001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000011101100001000000100100000000
000000000000000000000011110011001010000000000000000000
001000000000000000000000011101111010000000000100000000
100000000000000000000010000101010000000001000000000000
010000000000000000000000000000000000000010000000000000
010000000000000000000010010011000000000000000000000000
000000000000000111100110000001100000000010000000000000
000000000000000001100100000000100000000000000000000000
000000000000001000000000001101100001000000000100000000
000000000000000001000000000101001111000010000000000000
000000000000001000000000010000000001000010000000000000
000000000000000101000010100000001110000000000000000000
000000000001010000000000001000011011000000000100000000
000000000000100000000000000101001101000010000000000000
000000000000001000000110101001101100100000000000000000
000000000000000001000000000111101011000000000000000000

.logic_tile 24 29
000000000000000000000110100111101000001100111000000000
000000000000000000000010110000001110110011000010010000
000000000000000101000000000001101000001100111000000000
000000100000001101100010110000001100110011000000000000
000000000000000000000000010001101000001100111000000000
000000000000000000000010100000001110110011000000000010
000000000000000101100000000001001000001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000011100000000101001000001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000011100000000001001000001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000001000000000000101101000001100111000000000
000000000000000111000000000000001100110011000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000001011000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000111000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000001000000010000101000000110000110000001000
000000000000000011000000000000000000110000110000000000
000000000000001000000000000101000000110000110000001000
000000000000000011000000000000100000110000110000000000
000000000000000000000000000101100000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000001000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000000000010
010101000000000000000000000000000000000000000000000000
010110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000011000000100000100000100
100000000000000000000011100000010000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000001000000000000111000000000000000100000000
000000000000000001000000000000101000000001000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000001000000100000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000001000000000000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001001000110000000001101000100000110000000
110000000000000111100100000001011010000000000010000000
000000000000000001000000000101011010000000000100000000
000000000000000000000000001011000000000010000000000000
000001000000000000000110100011001011000000000100000000
000000100000000000000100000000101010000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000011010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000001000010000000000000
100000000000000000000011110000001010000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000001001000000100110000000
000000100000000000000000001001011001010100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000010000000000101100000000001001001001100110000000000
000001001000000000000000000000001101110011000001010000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000001110000001000000001011001111000010000000000000
010000000000000000000000001111111000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000010000000000000000000000000100000
000000000000000000000110100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000011000000000000000000100000100
000000000000000000000011001101000000000010000000000000
000000000000000000000000010000011110000010000000000000
000000000000100000000010100000000000000000000000000000
000001000000100000000110100000000000000000000000000000
000010000000011111000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000001110000000000111000011111000000000000100100000
110000000000000000000000000000110000001000000000000000
000000000000000000000000000000001011010000000100000000
000000000000010000000000000000011101000000000000100000
000001000000001000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000100000000111100000000000000000000000000000
000001000001000000000000000000000000000000000000000000
110000000000000000000000000000001101010000000100000000
100000000000000000000000000000001101000000000000000000

.logic_tile 11 30
000000000000000000000000000011001011000000100100000000
000000000000000000000000000000111010101000010001000110
001000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000001010010000000110000000
100000000000000000000000001001011011010110000000100000

.logic_tile 12 30
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000010000000000000
000000000000000001000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000100100000000
000000001100000000000000000000001100000000000000000000
110001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 13 30
000010100000000000000000000000000001000000100100000000
000001000001010000000000000000001001000000000000000000
001000001000000000000111000000000000000000000000000000
100000000000000000000110100000000000000000000000000000
110000001010000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000111100011100111111011010111100000000000
000000000000000000100000001011111001001011100010000000
000000000110001000000110010000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000000000000000000000000001111010000100000000000
000000000000000000000000001101011111000000100010000000
001001000000000000000010000001111111000110100000000000
000010100000000000000000000011101011001111110000000000
110000000000001000000110010101100000000000000100000000
000000000001011001000010000000000000000001000000000000

.logic_tile 14 30
000000000000000000000000010000000000000000000000000000
000010100000001111000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000111100000000000000110000000
000000001000000000000000000000101000000000010010000000
110000000000000000000000000011100001000000000110000000
100000000000000000000010010000101111000000010010000000

.logic_tile 15 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000001000000000000101100001000001000100000000
000000000000000001000010011111001100000011000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110100111001100010100000010000000
010000000000000000000100000000011011001000000000000000
000000000000001000000000000001000001001100110000000000
000000000000001001000000000000001110110011000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000000000000110001101100000000010000000000000
000000001001000001000000000011000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000110000101100001000000000100000000
000000000000000000010000000000101110000000010000000000
001000000000000000000000001000011110000010000000000000
100000000000000000000000001111011001000000000000000000
110000000000000000010000000000011011010000000100000000
010000001100000000000010100000011100000000000000000000
000000000000000000000000010000000001000000000100000000
000000000000000000000010101111001011000000100000000000
000000000001010000000000000101001001000001000000000000
000010100000100000000011100111111111000000000000000000
000000000000001000000110110011100001000000000100000000
000000000000000101000010100000101011000000010000000000
000000000000000001000110110101111100000000000100000000
000000100000000000100010100000110000001000000000000000
110000000000000101100110001111000000000001000100000000
100000000000000000000010011101100000000000000000000000

.logic_tile 18 30
000000000001011000000000010000000000000000001000000000
000000000000100101000010100000001100000000000000001000
000000000000000101100110100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000100000000000000010000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000001000000001111000000000000001001110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000100000000000000001000001000001100110000000000
000000000000000000000011101101000000110011000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000010000000000000000000000001100000000000001000000000
000001000000000000000000000000100000000000000000001000
001000000000000000000110000001100000000000001000000000
100000000000000000000010100000100000000000000000000000
010000000000000111000010110101001000001100110100100001
110000000000000000000010000000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000101000001001100110100000000
000000000000000000000000000000001001110011000000100000

.logic_tile 21 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000101000000
010000000000000000000000001101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000011100000000000000100000000
000001000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000111000000000001000100000001
000000000000000000000000000111100000000000000000000010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000001000000000100100001
110000000000000000000000000111001101000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000001010000100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000001000000001011101000001100110000100000
000000000000000000100000000001100000110011000000010000
001000000000001000000011100111000000000001000100100000
100000000000001011000011100001000000000000000000000000
110000000000000101000010100001000000000001000100000000
010000000000000000000000001101000000000000000000000000
000000000000000101000000001011100000000010000000100000
000000000000000000000000000111101111000000000000000000
000000000000000000000000010001000000000001000100000000
000000000000000000000011100101000000000000000000000000
000000000000000000000110010000011000000010000000000000
000000000000000000000010000000010000000000000000000000
000000000000000001000000010001000001000000000100000000
000000000000000000000010000000001010000000010000000000
110000000000001000000000001000000000000010000000000000
100000000000000001000000001001000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
010000000000000000
000010000000000100
000010010000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001001110000000100
000000000000000000
000000000000000000
000000000000000000
000001110000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010110
000000000000111000
001000000000000100
000001110000000000
000010000000000000
000011110000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000010110000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk12_$glb_clk
.sym 5 $abc$40744$n231_$glb_sr
.sym 6 clk12_$glb_clk
.sym 7 $abc$40744$n233_$glb_sr
.sym 8 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 9 VexRiscv.reset_$glb_sr
.sym 10 $abc$40744$n2586_$glb_ce
.sym 11 sys_rst_$glb_sr
.sym 12 $abc$40744$n2621_$glb_ce
.sym 13 spram_datain01[11]
.sym 14 spram_datain01[12]
.sym 16 spram_datain01[10]
.sym 18 spram_datain01[4]
.sym 19 spram_datain01[7]
.sym 21 spram_datain11[5]
.sym 23 spram_datain11[7]
.sym 24 spram_datain01[13]
.sym 25 spram_datain01[8]
.sym 26 spram_datain01[15]
.sym 28 spram_datain01[3]
.sym 29 spram_datain11[0]
.sym 30 spram_datain11[3]
.sym 31 spram_datain11[4]
.sym 33 spram_datain11[6]
.sym 34 spram_datain01[0]
.sym 36 spram_datain11[1]
.sym 38 spram_datain01[5]
.sym 39 spram_datain01[2]
.sym 40 spram_datain11[2]
.sym 41 spram_datain01[14]
.sym 42 spram_datain01[1]
.sym 43 spram_datain01[6]
.sym 44 spram_datain01[9]
.sym 45 spram_datain11[0]
.sym 46 spram_datain01[8]
.sym 47 spram_datain01[0]
.sym 48 spram_datain11[1]
.sym 49 spram_datain01[9]
.sym 50 spram_datain01[1]
.sym 51 spram_datain11[2]
.sym 52 spram_datain01[10]
.sym 53 spram_datain01[2]
.sym 54 spram_datain11[3]
.sym 55 spram_datain01[11]
.sym 56 spram_datain01[3]
.sym 57 spram_datain11[4]
.sym 58 spram_datain01[12]
.sym 59 spram_datain01[4]
.sym 60 spram_datain11[5]
.sym 61 spram_datain01[13]
.sym 62 spram_datain01[5]
.sym 63 spram_datain11[6]
.sym 64 spram_datain01[14]
.sym 65 spram_datain01[6]
.sym 66 spram_datain11[7]
.sym 67 spram_datain01[15]
.sym 68 spram_datain01[7]
.sym 101 $abc$40744$n6503_1
.sym 102 $abc$40744$n6513_1
.sym 103 $abc$40744$n6521
.sym 104 $abc$40744$n6509_1
.sym 105 $abc$40744$n6525
.sym 106 $abc$40744$n6497_1
.sym 107 $abc$40744$n6511_1
.sym 108 $abc$40744$n6507_1
.sym 116 $abc$40744$n6515_1
.sym 117 spram_datain01[9]
.sym 118 spram_datain01[2]
.sym 119 spram_datain11[2]
.sym 120 spram_datain11[9]
.sym 121 spram_datain01[1]
.sym 122 $abc$40744$n6499_1
.sym 123 spram_datain11[1]
.sym 131 spram_dataout01[0]
.sym 132 spram_dataout01[1]
.sym 133 spram_dataout01[2]
.sym 134 spram_dataout01[3]
.sym 135 spram_dataout01[4]
.sym 136 spram_dataout01[5]
.sym 137 spram_dataout01[6]
.sym 138 spram_dataout01[7]
.sym 173 array_muxed0[2]
.sym 175 array_muxed0[0]
.sym 205 spram_dataout01[5]
.sym 211 spram_dataout01[0]
.sym 213 spram_dataout01[1]
.sym 214 spram_datain01[13]
.sym 215 $abc$40744$n6523_1
.sym 218 spram_dataout01[3]
.sym 220 spram_dataout01[4]
.sym 224 spram_datain11[6]
.sym 225 $abc$40744$n5859
.sym 226 spram_datain01[10]
.sym 230 spram_datain11[3]
.sym 231 spram_datain11[4]
.sym 235 spram_datain01[6]
.sym 237 spram_maskwren01[0]
.sym 243 spram_datain01[0]
.sym 246 spram_datain01[4]
.sym 247 spram_dataout11[14]
.sym 248 spram_datain01[3]
.sym 249 spram_dataout01[11]
.sym 250 spram_datain01[12]
.sym 255 spram_dataout01[8]
.sym 256 spram_dataout01[6]
.sym 257 spram_dataout01[9]
.sym 258 spram_dataout01[7]
.sym 259 spram_dataout11[8]
.sym 262 spram_dataout11[13]
.sym 264 $abc$40744$n6521
.sym 265 spram_dataout01[2]
.sym 266 spram_dataout01[13]
.sym 267 spram_dataout11[15]
.sym 268 spram_datain01[11]
.sym 269 array_muxed0[5]
.sym 270 spram_datain11[7]
.sym 271 spram_dataout11[1]
.sym 272 $abc$40744$n6511_1
.sym 273 array_muxed0[9]
.sym 275 spram_datain01[7]
.sym 278 spram_dataout11[4]
.sym 279 $abc$40744$n6513_1
.sym 281 array_muxed0[7]
.sym 282 spram_dataout11[6]
.sym 283 spram_dataout11[9]
.sym 286 $abc$40744$n6525
.sym 287 array_muxed0[7]
.sym 288 spram_dataout01[15]
.sym 289 array_muxed0[11]
.sym 290 spram_datain01[14]
.sym 293 spram_datain01[9]
.sym 297 spram_datain11[0]
.sym 307 spram_datain11[5]
.sym 312 spram_datain01[8]
.sym 313 spram_datain01[15]
.sym 320 array_muxed0[6]
.sym 323 array_muxed0[4]
.sym 324 array_muxed0[10]
.sym 326 array_muxed0[13]
.sym 330 spram_maskwren11[0]
.sym 332 $PACKER_VCC_NET
.sym 334 array_muxed0[12]
.sym 335 spram_datain01[5]
.sym 337 spram_maskwren11[2]
.sym 340 $PACKER_VCC_NET
.sym 341 spram_dataout11[13]
.sym 347 spram_dataout11[14]
.sym 349 spram_dataout01[11]
.sym 358 spram_maskwren01[0]
.sym 359 clk12_$glb_clk
.sym 364 array_muxed0[3]
.sym 365 array_muxed0[6]
.sym 366 array_muxed0[10]
.sym 367 array_muxed0[4]
.sym 368 array_muxed0[7]
.sym 369 spram_datain11[12]
.sym 371 array_muxed0[1]
.sym 372 spram_datain11[10]
.sym 374 spram_datain11[8]
.sym 375 spram_datain11[15]
.sym 376 array_muxed0[13]
.sym 377 spram_datain11[9]
.sym 378 array_muxed0[11]
.sym 379 array_muxed0[1]
.sym 381 array_muxed0[0]
.sym 382 array_muxed0[8]
.sym 384 array_muxed0[5]
.sym 387 array_muxed0[2]
.sym 388 array_muxed0[9]
.sym 389 array_muxed0[0]
.sym 391 spram_datain11[13]
.sym 393 array_muxed0[12]
.sym 394 spram_datain11[14]
.sym 395 spram_datain11[11]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain11[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain11[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain11[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain11[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain11[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain11[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain11[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain11[15]
.sym 451 spram_datain01[11]
.sym 452 spram_datain11[7]
.sym 453 spram_datain01[14]
.sym 454 spram_datain01[7]
.sym 455 spram_datain11[0]
.sym 456 spram_datain01[0]
.sym 457 spram_datain11[14]
.sym 458 spram_datain11[11]
.sym 466 spram_dataout01[8]
.sym 467 spram_dataout01[9]
.sym 468 spram_dataout01[10]
.sym 469 spram_dataout01[11]
.sym 470 spram_dataout01[12]
.sym 471 spram_dataout01[13]
.sym 472 spram_dataout01[14]
.sym 473 spram_dataout01[15]
.sym 514 spram_datain11[5]
.sym 517 spram_datain11[15]
.sym 518 array_muxed1[18]
.sym 519 spram_datain11[9]
.sym 521 array_muxed0[1]
.sym 522 spram_datain11[10]
.sym 524 spram_datain11[8]
.sym 527 spram_dataout01[10]
.sym 528 spram_datain11[12]
.sym 531 spram_dataout01[12]
.sym 534 spram_datain11[13]
.sym 535 spram_dataout01[14]
.sym 537 spram_datain01[15]
.sym 542 array_muxed0[8]
.sym 548 spram_datain01[8]
.sym 560 array_muxed0[3]
.sym 563 spram_datain11[0]
.sym 564 spram_dataout11[5]
.sym 565 spram_datain01[0]
.sym 566 spram_maskwren11[0]
.sym 568 spram_dataout11[7]
.sym 570 spram_dataout11[0]
.sym 571 spram_dataout11[10]
.sym 572 array_muxed1[27]
.sym 573 spram_dataout11[11]
.sym 591 spram_wren0
.sym 592 spram_wren0
.sym 593 spram_maskwren01[2]
.sym 594 array_muxed0[4]
.sym 595 array_muxed0[13]
.sym 596 spram_maskwren11[0]
.sym 598 array_muxed0[10]
.sym 599 array_muxed0[8]
.sym 600 array_muxed0[3]
.sym 601 spram_maskwren01[2]
.sym 602 spram_maskwren11[2]
.sym 603 array_muxed0[6]
.sym 604 spram_maskwren11[0]
.sym 605 $PACKER_VCC_NET
.sym 606 $PACKER_VCC_NET
.sym 608 spram_maskwren01[0]
.sym 609 spram_maskwren01[0]
.sym 611 array_muxed0[7]
.sym 613 array_muxed0[5]
.sym 614 array_muxed0[12]
.sym 618 array_muxed0[11]
.sym 619 array_muxed0[2]
.sym 621 spram_maskwren11[2]
.sym 622 array_muxed0[9]
.sym 623 spram_maskwren01[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren01[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren01[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren01[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren11[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren11[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren11[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren11[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 680 $abc$40744$n6882
.sym 681 $abc$40744$n6885
.sym 682 $abc$40744$n6888
.sym 684 $abc$40744$n3865
.sym 693 spram_dataout11[0]
.sym 694 spram_dataout11[1]
.sym 695 spram_dataout11[2]
.sym 696 spram_dataout11[3]
.sym 697 spram_dataout11[4]
.sym 698 spram_dataout11[5]
.sym 699 spram_dataout11[6]
.sym 700 spram_dataout11[7]
.sym 712 spram_wren0
.sym 715 $abc$40744$n2251
.sym 741 spram_wren0
.sym 744 array_muxed0[4]
.sym 746 array_muxed1[30]
.sym 749 array_muxed0[8]
.sym 750 array_muxed0[3]
.sym 751 spram_maskwren01[2]
.sym 756 spram_dataout11[3]
.sym 764 array_muxed1[23]
.sym 766 array_muxed0[12]
.sym 768 spram_maskwren01[0]
.sym 774 array_muxed0[9]
.sym 775 array_muxed0[13]
.sym 782 array_muxed0[5]
.sym 785 array_muxed1[16]
.sym 786 array_muxed0[10]
.sym 790 spram_dataout11[2]
.sym 793 $abc$40744$n6521
.sym 795 spram_dataout11[15]
.sym 797 spram_dataout11[8]
.sym 799 spram_maskwren11[2]
.sym 800 basesoc_uart_tx_fifo_level0[1]
.sym 806 array_muxed0[6]
.sym 808 array_muxed0[4]
.sym 821 $PACKER_VCC_NET
.sym 833 $PACKER_VCC_NET
.sym 839 $PACKER_GND_NET
.sym 847 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 907 $abc$40744$n6881
.sym 908 $abc$40744$n6884
.sym 909 $abc$40744$n6887
.sym 910 basesoc_uart_tx_fifo_level0[3]
.sym 911 basesoc_uart_tx_fifo_level0[4]
.sym 912 basesoc_uart_tx_fifo_level0[2]
.sym 920 spram_dataout11[8]
.sym 921 spram_dataout11[9]
.sym 922 spram_dataout11[10]
.sym 923 spram_dataout11[11]
.sym 924 spram_dataout11[12]
.sym 925 spram_dataout11[13]
.sym 926 spram_dataout11[14]
.sym 927 spram_dataout11[15]
.sym 930 basesoc_uart_eventmanager_pending_w[0]
.sym 942 VexRiscv.decode_to_execute_RS2[28]
.sym 971 $PACKER_VCC_NET
.sym 977 $abc$40744$n3865
.sym 980 $abc$40744$n2363
.sym 985 spram_dataout11[12]
.sym 990 $PACKER_GND_NET
.sym 1013 $PACKER_VCC_NET
.sym 1022 $abc$40744$n6511_1
.sym 1023 basesoc_uart_tx_fifo_level0[0]
.sym 1031 $PACKER_VCC_NET
.sym 1038 $PACKER_VCC_NET
.sym 1133 $abc$40744$n2376
.sym 1135 basesoc_uart_tx_fifo_level0[1]
.sym 1136 $abc$40744$n2377
.sym 1141 basesoc_dat_w[1]
.sym 1160 VexRiscv.decode_to_execute_RS2[11]
.sym 1164 basesoc_dat_w[1]
.sym 1179 basesoc_uart_tx_fifo_level0[4]
.sym 1182 $abc$40744$n2511
.sym 1198 $PACKER_VCC_NET
.sym 1205 $PACKER_VCC_NET
.sym 1221 spiflash_bus_dat_r[18]
.sym 1226 array_muxed0[7]
.sym 1228 user_btn1
.sym 1234 basesoc_dat_w[7]
.sym 1237 array_muxed0[11]
.sym 1239 spiflash_bus_dat_r[18]
.sym 1337 $abc$40744$n6879
.sym 1339 basesoc_uart_tx_fifo_level0[0]
.sym 1343 $abc$40744$n6878
.sym 1348 basesoc_adr[0]
.sym 1350 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 1386 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 1391 basesoc_uart_tx_fifo_do_read
.sym 1393 $abc$40744$n6519
.sym 1411 $abc$40744$n2377
.sym 1431 $abc$40744$n2391
.sym 1439 basesoc_vexriscv_ibus_adr[19]
.sym 1441 spiflash_bus_dat_r[15]
.sym 1443 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 1449 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 1554 $abc$40744$n6464_1
.sym 1555 basesoc_dat_w[4]
.sym 1559 VexRiscv._zz_130_[2]
.sym 1575 $abc$40744$n5853
.sym 1578 basesoc_dat_w[4]
.sym 1592 array_muxed0[4]
.sym 1604 basesoc_vexriscv_ibus_adr[3]
.sym 1636 array_muxed0[4]
.sym 1637 basesoc_uart_tx_fifo_consume[1]
.sym 1644 $abc$40744$n6521
.sym 1655 basesoc_vexriscv_ibus_adr[3]
.sym 1657 array_muxed0[6]
.sym 1753 basesoc_vexriscv_ibus_adr[4]
.sym 1756 basesoc_vexriscv_ibus_adr[19]
.sym 1764 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 1775 basesoc_dat_w[3]
.sym 1781 slave_sel[1]
.sym 1782 VexRiscv.decode_to_execute_RS2[17]
.sym 1824 $abc$40744$n2274
.sym 1845 VexRiscv.decode_to_execute_RS2[19]
.sym 1848 csrbankarray_csrbank2_dat0_w[3]
.sym 1849 $abc$40744$n3818
.sym 1852 spiflash_bus_dat_r[0]
.sym 1854 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 1855 spiflash_bus_dat_r[0]
.sym 1856 VexRiscv._zz_79_[23]
.sym 1858 basesoc_vexriscv_ibus_adr[4]
.sym 1859 VexRiscv.decode_to_execute_RS2[29]
.sym 1868 VexRiscv.decode_to_execute_RS2[19]
.sym 1869 csrbankarray_csrbank2_dat0_w[3]
.sym 1871 $PACKER_VCC_NET
.sym 1972 waittimer1_count[1]
.sym 1990 array_muxed0[2]
.sym 1991 $abc$40744$n3945
.sym 1997 VexRiscv._zz_41_[15]
.sym 2007 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 2028 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 2029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 2032 array_muxed0[2]
.sym 2038 VexRiscv.CsrPlugin_hadException
.sym 2042 basesoc_vexriscv_ibus_adr[4]
.sym 2044 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 2073 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 2078 user_btn1
.sym 2079 array_muxed0[11]
.sym 2080 basesoc_dat_w[7]
.sym 2081 waittimer1_count[0]
.sym 2082 $abc$40744$n6013
.sym 2083 waittimer1_count[1]
.sym 2086 user_btn1
.sym 2089 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 2093 spiflash_bus_dat_r[18]
.sym 2190 $abc$40744$n2480
.sym 2191 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 2197 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 2201 array_muxed0[0]
.sym 2212 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 2222 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 2224 array_muxed0[0]
.sym 2272 grant
.sym 2275 $abc$40744$n2598
.sym 2288 $abc$40744$n2632
.sym 2289 basesoc_vexriscv_ibus_adr[19]
.sym 2291 spiflash_bus_dat_r[15]
.sym 2296 waittimer1_count[1]
.sym 2299 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 2396 waittimer1_count[5]
.sym 2397 $abc$40744$n3952
.sym 2398 waittimer1_count[4]
.sym 2399 $abc$40744$n3950
.sym 2400 waittimer1_count[8]
.sym 2401 waittimer1_count[2]
.sym 2402 waittimer1_count[3]
.sym 2403 $abc$40744$n3953
.sym 2427 user_btn1
.sym 2429 VexRiscv._zz_323_[14]
.sym 2446 VexRiscv._zz_323_[13]
.sym 2463 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 2491 VexRiscv.lastStagePc[9]
.sym 2492 $abc$40744$n2598
.sym 2493 VexRiscv.CsrPlugin_mtval[8]
.sym 2499 sys_rst
.sym 2500 $abc$40744$n4012
.sym 2501 $abc$40744$n6521
.sym 2504 array_muxed0[6]
.sym 2511 basesoc_vexriscv_ibus_adr[3]
.sym 2512 VexRiscv.lastStagePc[9]
.sym 2606 $abc$40744$n6639
.sym 2607 $abc$40744$n6641
.sym 2608 $abc$40744$n6643
.sym 2609 $abc$40744$n6645
.sym 2610 $abc$40744$n6647
.sym 2611 $abc$40744$n6649
.sym 2614 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 2621 VexRiscv.CsrPlugin_hadException
.sym 2633 VexRiscv.decode_to_execute_RS2[17]
.sym 2635 VexRiscv._zz_41_[18]
.sym 2658 user_btn1
.sym 2659 $abc$40744$n2479
.sym 2675 $abc$40744$n2647
.sym 2700 VexRiscv._zz_195_[14]
.sym 2701 $abc$40744$n6667
.sym 2702 VexRiscv._zz_79_[23]
.sym 2704 waittimer1_count[8]
.sym 2705 VexRiscv.lastStagePc[16]
.sym 2706 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 2707 $abc$40744$n6649
.sym 2708 $abc$40744$n3818
.sym 2709 basesoc_vexriscv_ibus_adr[4]
.sym 2710 spiflash_bus_dat_r[0]
.sym 2711 $abc$40744$n3951
.sym 2713 csrbankarray_csrbank2_dat0_w[3]
.sym 2714 $abc$40744$n2647
.sym 2722 $PACKER_VCC_NET
.sym 2723 VexRiscv.decode_to_execute_RS2[19]
.sym 2813 $abc$40744$n6651
.sym 2814 $abc$40744$n6653
.sym 2815 $abc$40744$n6655
.sym 2816 $abc$40744$n6657
.sym 2817 $abc$40744$n6659
.sym 2818 $abc$40744$n6661
.sym 2819 $abc$40744$n6663
.sym 2820 $abc$40744$n6665
.sym 2824 $abc$40744$n5580
.sym 2828 VexRiscv._zz_35_[14]
.sym 2835 VexRiscv._zz_79_[4]
.sym 2840 VexRiscv._zz_171_[1]
.sym 2842 VexRiscv.decode_to_execute_RS2[29]
.sym 2843 VexRiscv.CsrPlugin_mtval[14]
.sym 2845 $abc$40744$n3999
.sym 2846 VexRiscv._zz_171_[0]
.sym 2861 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 2862 $abc$40744$n5233
.sym 2863 $abc$40744$n5236
.sym 2875 $abc$40744$n8241
.sym 2878 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 2888 $PACKER_VCC_NET
.sym 2895 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 2904 VexRiscv._zz_171_[1]
.sym 2909 VexRiscv._zz_323_[20]
.sym 2910 waittimer1_count[13]
.sym 2911 user_btn1
.sym 2912 $abc$40744$n6661
.sym 2913 basesoc_dat_w[7]
.sym 2914 VexRiscv.CsrPlugin_hadException
.sym 2915 $abc$40744$n6013
.sym 2916 array_muxed0[11]
.sym 2918 waittimer1_count[0]
.sym 2919 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 2920 $abc$40744$n6653
.sym 2926 spiflash_bus_dat_r[18]
.sym 2930 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 2931 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 3025 $abc$40744$n6667
.sym 3026 $abc$40744$n6013
.sym 3027 csrbankarray_csrbank2_ctrl0_w[3]
.sym 3028 csrbankarray_csrbank2_ctrl0_w[2]
.sym 3029 csrbankarray_csrbank2_ctrl0_w[1]
.sym 3030 $abc$40744$n3951
.sym 3031 csrbankarray_csrbank2_ctrl0_w[0]
.sym 3051 VexRiscv._zz_35_[7]
.sym 3069 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 3070 $PACKER_GND_NET
.sym 3089 basesoc_ctrl_storage[23]
.sym 3092 $PACKER_VCC_NET
.sym 3101 basesoc_vexriscv_ibus_adr[5]
.sym 3105 $PACKER_VCC_NET
.sym 3110 csrbankarray_csrbank2_addr0_w[0]
.sym 3111 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 3118 $abc$40744$n2598
.sym 3131 $abc$40744$n3719_1
.sym 3133 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 3137 spiflash_bus_dat_r[15]
.sym 3138 waittimer1_count[9]
.sym 3139 $abc$40744$n8241
.sym 3140 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 3141 csrbankarray_csrbank2_ctrl0_w[0]
.sym 3142 $abc$40744$n2632
.sym 3143 $abc$40744$n3680
.sym 3144 $abc$40744$n5315_1
.sym 3146 csrbankarray_csrbank2_addr0_w[3]
.sym 3147 basesoc_vexriscv_ibus_adr[19]
.sym 3149 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 3151 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 3159 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 3250 waittimer1_count[13]
.sym 3251 $abc$40744$n6635
.sym 3253 waittimer1_count[11]
.sym 3254 waittimer1_count[0]
.sym 3257 waittimer1_count[9]
.sym 3260 array_muxed0[4]
.sym 3268 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 3280 $PACKER_VCC_NET
.sym 3283 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 3299 array_muxed0[6]
.sym 3300 VexRiscv._zz_323_[29]
.sym 3310 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 3311 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 3320 $PACKER_VCC_NET
.sym 3326 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 3332 VexRiscv._zz_35_[29]
.sym 3344 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 3345 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 3346 $abc$40744$n2598
.sym 3347 VexRiscv.CsrPlugin_mtval[8]
.sym 3348 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 3349 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 3350 csrbankarray_csrbank2_ctrl0_w[1]
.sym 3351 $PACKER_GND_NET
.sym 3353 $abc$40744$n5315_1
.sym 3354 $abc$40744$n4012
.sym 3355 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 3356 $abc$40744$n6521
.sym 3357 $abc$40744$n2644
.sym 3360 basesoc_vexriscv_ibus_adr[3]
.sym 3362 VexRiscv.lastStagePc[9]
.sym 3363 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 3368 VexRiscv._zz_35_[29]
.sym 3459 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 3463 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 3466 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 3468 basesoc_vexriscv_ibus_adr[8]
.sym 3478 $PACKER_VCC_NET
.sym 3486 VexRiscv._zz_41_[27]
.sym 3487 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 3500 $PACKER_VCC_NET
.sym 3505 $abc$40744$n5004
.sym 3506 $abc$40744$n5283_1
.sym 3508 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 3510 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 3516 $abc$40744$n5274
.sym 3519 VexRiscv._zz_41_[8]
.sym 3529 $abc$40744$n2479
.sym 3542 $PACKER_VCC_NET
.sym 3548 $PACKER_VCC_NET
.sym 3550 VexRiscv._zz_194_[25]
.sym 3552 VexRiscv._zz_195_[14]
.sym 3553 VexRiscv.lastStagePc[16]
.sym 3554 VexRiscv._zz_79_[23]
.sym 3556 $abc$40744$n3818
.sym 3557 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 3558 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 3559 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 3560 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 3561 basesoc_vexriscv_ibus_adr[4]
.sym 3562 spiflash_bus_dat_r[0]
.sym 3563 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 3564 basesoc_dat_w[4]
.sym 3565 csrbankarray_csrbank2_dat0_w[3]
.sym 3566 $abc$40744$n2647
.sym 3567 $PACKER_VCC_NET
.sym 3571 $PACKER_VCC_NET
.sym 3573 VexRiscv._zz_194_[25]
.sym 3575 VexRiscv.decode_to_execute_RS2[19]
.sym 3664 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 3665 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 3668 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 3670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 3671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 3679 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 3691 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 3692 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 3698 basesoc_dat_w[1]
.sym 3712 $abc$40744$n4822
.sym 3714 $abc$40744$n2647
.sym 3715 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 3716 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 3721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 3722 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 3724 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 3733 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 3744 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 3756 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 3757 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 3760 VexRiscv._zz_323_[20]
.sym 3761 VexRiscv.CsrPlugin_hadException
.sym 3762 $PACKER_VCC_NET
.sym 3764 basesoc_dat_w[7]
.sym 3766 VexRiscv.CsrPlugin_hadException
.sym 3769 VexRiscv.decode_to_execute_RS2[26]
.sym 3770 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 3771 array_muxed0[11]
.sym 3773 $abc$40744$n4822
.sym 3774 array_muxed0[0]
.sym 3775 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 3776 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 3777 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 3781 spiflash_bus_dat_r[18]
.sym 3873 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 3877 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 3879 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 3884 $abc$40744$n3772
.sym 3885 basesoc_adr[0]
.sym 3887 basesoc_vexriscv_ibus_adr[17]
.sym 3895 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 3901 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 3921 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 3922 $abc$40744$n4853
.sym 3926 $PACKER_VCC_NET
.sym 3927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 3932 $abc$40744$n8241
.sym 3934 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 3935 VexRiscv._zz_194_[11]
.sym 3937 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 3939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 3940 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 3955 basesoc_vexriscv_ibus_adr[13]
.sym 3964 slave_sel_r[1]
.sym 3966 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 3967 $abc$40744$n4025
.sym 3968 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 3969 basesoc_vexriscv_ibus_adr[19]
.sym 3970 spiflash_bus_dat_r[15]
.sym 3971 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 3972 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 3973 $abc$40744$n8241
.sym 3974 $abc$40744$n2632
.sym 3975 csrbankarray_csrbank2_ctrl0_w[0]
.sym 3976 $abc$40744$n5315_1
.sym 3977 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 3978 csrbankarray_csrbank2_addr0_w[3]
.sym 3979 $abc$40744$n5315_1
.sym 3980 $abc$40744$n3680
.sym 3986 basesoc_vexriscv_ibus_adr[13]
.sym 3990 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 3992 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 4085 $abc$40744$n2237
.sym 4090 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 4091 $abc$40744$n3612_1
.sym 4127 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 4128 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 4133 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 4148 VexRiscv.lastStagePc[25]
.sym 4149 $abc$40744$n2644
.sym 4151 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 4153 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 4159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 4162 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 4168 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 4171 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 4192 VexRiscv._zz_35_[29]
.sym 4193 $abc$40744$n2644
.sym 4196 csrbankarray_csrbank2_ctrl0_w[1]
.sym 4197 basesoc_adr[0]
.sym 4198 VexRiscv.CsrPlugin_mtval[8]
.sym 4199 $abc$40744$n2644
.sym 4200 basesoc_vexriscv_dbus_adr[6]
.sym 4203 $abc$40744$n5315_1
.sym 4206 basesoc_vexriscv_ibus_adr[14]
.sym 4208 VexRiscv.lastStagePc[9]
.sym 4209 basesoc_vexriscv_ibus_adr[3]
.sym 4315 basesoc_vexriscv_ibus_adr[14]
.sym 4349 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 4354 $abc$40744$n3612_1
.sym 4358 csrbankarray_csrbank2_dat0_w[1]
.sym 4360 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 4375 $abc$40744$n6200
.sym 4387 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 4391 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 4398 VexRiscv._zz_194_[25]
.sym 4403 basesoc_vexriscv_ibus_adr[5]
.sym 4418 csrbankarray_csrbank2_dat0_w[1]
.sym 4419 $abc$40744$n2249
.sym 4421 $PACKER_VCC_NET
.sym 4423 $abc$40744$n3818
.sym 4424 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 4425 VexRiscv._zz_79_[23]
.sym 4428 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 4430 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 4431 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 4432 VexRiscv.lastStagePc[16]
.sym 4433 basesoc_vexriscv_ibus_adr[4]
.sym 4434 VexRiscv._zz_195_[14]
.sym 4435 basesoc_dat_w[4]
.sym 4436 csrbankarray_csrbank2_dat0_w[3]
.sym 4437 $abc$40744$n2647
.sym 4438 $PACKER_VCC_NET
.sym 4441 VexRiscv.decode_to_execute_RS2[19]
.sym 4442 $abc$40744$n2249
.sym 4445 csrbankarray_csrbank2_dat0_w[1]
.sym 4539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 4546 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 4570 $abc$40744$n3719_1
.sym 4582 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 4584 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 4602 $abc$40744$n4822
.sym 4603 VexRiscv.CsrPlugin_mepc[24]
.sym 4605 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 4609 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 4613 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 4619 basesoc_vexriscv_ibus_adr[24]
.sym 4625 spiflash_bus_dat_r[18]
.sym 4644 $abc$40744$n2632
.sym 4646 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 4648 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 4649 array_muxed0[0]
.sym 4650 basesoc_dat_w[7]
.sym 4659 VexRiscv.CsrPlugin_hadException
.sym 4660 $PACKER_VCC_NET
.sym 4661 VexRiscv.CsrPlugin_hadException
.sym 4663 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 4669 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 4771 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 4791 basesoc_vexriscv_dbus_adr[18]
.sym 4792 array_muxed0[11]
.sym 4795 $abc$40744$n2644
.sym 4797 grant
.sym 4809 basesoc_vexriscv_dbus_adr[11]
.sym 4810 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 4812 basesoc_dat_w[2]
.sym 4813 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 4830 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 4831 basesoc_vexriscv_ibus_adr[13]
.sym 4832 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 4837 $PACKER_VCC_NET
.sym 4841 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 4858 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 4863 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 4872 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 4873 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 4875 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 4878 csrbankarray_csrbank2_addr0_w[3]
.sym 4879 $abc$40744$n5315_1
.sym 4881 $abc$40744$n8241
.sym 4883 csrbankarray_csrbank2_ctrl0_w[0]
.sym 4886 $abc$40744$n5315_1
.sym 4887 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 4993 basesoc_ctrl_storage[15]
.sym 4994 basesoc_ctrl_storage[11]
.sym 5005 basesoc_vexriscv_ibus_adr[3]
.sym 5039 basesoc_vexriscv_ibus_adr[3]
.sym 5040 VexRiscv.lastStagePc[9]
.sym 5045 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 5046 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 5049 basesoc_vexriscv_ibus_adr[27]
.sym 5064 $abc$40744$n2230
.sym 5078 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 5085 basesoc_vexriscv_ibus_adr[7]
.sym 5087 csrbankarray_csrbank2_ctrl0_w[1]
.sym 5089 basesoc_adr[0]
.sym 5094 sys_rst
.sym 5095 basesoc_vexriscv_dbus_adr[6]
.sym 5207 $abc$40744$n4228
.sym 5225 $abc$40744$n4230_1
.sym 5245 VexRiscv._zz_196_[32]
.sym 5247 $abc$40744$n2647
.sym 5257 $PACKER_VCC_NET
.sym 5268 VexRiscv._zz_195_[5]
.sym 5289 $abc$40744$n2249
.sym 5290 basesoc_dat_w[4]
.sym 5291 $PACKER_VCC_NET
.sym 5293 csrbankarray_csrbank2_ctrl0_w[2]
.sym 5295 VexRiscv._zz_79_[23]
.sym 5301 $abc$40744$n3818
.sym 5305 basesoc_dat_w[4]
.sym 5307 basesoc_dat_w[1]
.sym 5311 VexRiscv.decode_to_execute_RS2[19]
.sym 5314 csrbankarray_csrbank2_dat0_w[3]
.sym 5315 csrbankarray_csrbank2_dat0_w[1]
.sym 5405 csrbankarray_csrbank2_dat0_re
.sym 5407 led_dat_re
.sym 5408 $abc$40744$n2532
.sym 5409 $abc$40744$n2530
.sym 5410 $abc$40744$n6011
.sym 5411 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 5412 $abc$40744$n6009
.sym 5427 $abc$40744$n2647
.sym 5438 VexRiscv._zz_171_[0]
.sym 5453 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 5454 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 5497 csrbankarray_csrbank2_dat0_w[2]
.sym 5499 VexRiscv._zz_195_[7]
.sym 5520 csrbankarray_csrbank2_dat0_w[2]
.sym 5618 csrbankarray_csrbank2_addr0_w[3]
.sym 5619 csrbankarray_csrbank2_addr0_w[0]
.sym 5633 basesoc_dat_w[6]
.sym 5636 basesoc_timer0_reload_storage[25]
.sym 5641 basesoc_dat_w[5]
.sym 5642 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 5663 basesoc_dat_w[1]
.sym 5667 $abc$40744$n2530
.sym 5672 $abc$40744$n3988
.sym 5685 $abc$40744$n6009
.sym 5710 led_dat_re
.sym 5711 csrbankarray_csrbank2_addr0_w[3]
.sym 5712 $abc$40744$n2532
.sym 5714 $abc$40744$n2530
.sym 5715 csrbankarray_csrbank2_addr0_w[2]
.sym 5716 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5719 $abc$40744$n8241
.sym 5722 basesoc_dat_w[1]
.sym 5723 led_rgba_pwm[0]
.sym 5727 led_rgba_pwm[2]
.sym 5826 csrbankarray_csrbank2_dat0_w[4]
.sym 5833 csrbankarray_csrbank2_dat0_w[7]
.sym 5851 VexRiscv._zz_194_[31]
.sym 5865 basesoc_dat_w[3]
.sym 5870 basesoc_ctrl_reset_reset_r
.sym 5890 VexRiscv._zz_313_
.sym 5935 VexRiscv._zz_195_[1]
.sym 5939 led_rgba_pwm[1]
.sym 5940 $abc$40744$n2530
.sym 5941 basesoc_dat_w[2]
.sym 5966 csrbankarray_csrbank2_dat0_w[3]
.sym 5969 csrbankarray_csrbank2_dat0_w[2]
.sym 5977 csrbankarray_csrbank2_dat0_w[1]
.sym 5978 csrbankarray_csrbank2_addr0_w[3]
.sym 5979 csrbankarray_csrbank2_addr0_w[0]
.sym 5981 csrbankarray_csrbank2_dat0_w[5]
.sym 5983 csrbankarray_csrbank2_addr0_w[1]
.sym 5984 csrbankarray_csrbank2_addr0_w[2]
.sym 5986 led_dat_re
.sym 5987 csrbankarray_csrbank2_dat0_w[0]
.sym 5989 csrbankarray_csrbank2_dat0_w[7]
.sym 5990 csrbankarray_csrbank2_dat0_w[4]
.sym 5992 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5993 csrbankarray_csrbank2_dat0_w[6]
.sym 5998 csrbankarray_csrbank2_dat0_w[6]
.sym 5999 csrbankarray_csrbank2_ctrl0_w[0]
.sym 6001 csrbankarray_csrbank2_dat0_w[7]
.sym 6002 led_dat_re
.sym 6004 led_dat_re
.sym 6005 csrbankarray_csrbank2_dat0_w[0]
.sym 6008 csrbankarray_csrbank2_dat0_w[1]
.sym 6010 csrbankarray_csrbank2_addr0_w[0]
.sym 6011 csrbankarray_csrbank2_dat0_w[2]
.sym 6013 csrbankarray_csrbank2_addr0_w[1]
.sym 6014 csrbankarray_csrbank2_dat0_w[3]
.sym 6016 csrbankarray_csrbank2_addr0_w[2]
.sym 6017 csrbankarray_csrbank2_dat0_w[4]
.sym 6019 csrbankarray_csrbank2_addr0_w[3]
.sym 6020 csrbankarray_csrbank2_dat0_w[5]
.sym 6054 csrbankarray_csrbank2_addr0_w[1]
.sym 6055 csrbankarray_csrbank2_addr0_w[2]
.sym 6072 led_rgba_pwm[0]
.sym 6073 led_rgba_pwm[1]
.sym 6074 led_rgba_pwm[2]
.sym 6082 basesoc_timer0_reload_storage[28]
.sym 6088 basesoc_dat_w[7]
.sym 6117 basesoc_dat_w[4]
.sym 6118 $abc$40744$n2497
.sym 6128 VexRiscv.decode_to_execute_RS2[19]
.sym 6138 csrbankarray_csrbank2_dat0_w[0]
.sym 6139 basesoc_dat_w[1]
.sym 6145 csrbankarray_csrbank2_dat0_w[6]
.sym 6161 csrbankarray_csrbank2_dat0_w[5]
.sym 6169 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6188 clk12
.sym 6202 clk12
.sym 6306 basesoc_dat_w[1]
.sym 6317 VexRiscv._zz_195_[29]
.sym 6322 basesoc_adr[1]
.sym 6346 VexRiscv._zz_195_[20]
.sym 6390 clk12
.sym 6428 led_rgba_pwm[0]
.sym 6431 led_rgba_pwm[1]
.sym 6432 led_rgba_pwm[2]
.sym 6445 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6456 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6459 led_rgba_pwm[0]
.sym 6462 led_rgba_pwm[1]
.sym 6465 led_rgba_pwm[2]
.sym 6673 $abc$40744$n6505_1
.sym 6674 $abc$40744$n6517
.sym 6675 $abc$40744$n6519
.sym 6676 spram_maskwren11[0]
.sym 6677 $abc$40744$n6495_1
.sym 6678 $abc$40744$n6523_1
.sym 6679 spram_maskwren01[0]
.sym 6680 $abc$40744$n6501_1
.sym 6683 basesoc_uart_tx_fifo_wrport_we
.sym 6694 $abc$40744$n2480
.sym 6715 spram_dataout11[8]
.sym 6717 slave_sel_r[2]
.sym 6718 spram_dataout11[13]
.sym 6719 spram_dataout01[8]
.sym 6721 spram_dataout01[13]
.sym 6722 spram_dataout11[15]
.sym 6723 spram_dataout11[7]
.sym 6724 slave_sel_r[2]
.sym 6725 slave_sel_r[2]
.sym 6727 $abc$40744$n5859
.sym 6728 spram_dataout01[6]
.sym 6729 spram_dataout01[9]
.sym 6730 spram_dataout01[7]
.sym 6731 $abc$40744$n5859
.sym 6736 spram_dataout01[4]
.sym 6737 spram_dataout11[9]
.sym 6738 spram_dataout01[1]
.sym 6739 $abc$40744$n5859
.sym 6740 spram_dataout11[4]
.sym 6741 spram_dataout01[15]
.sym 6742 spram_dataout11[1]
.sym 6744 spram_dataout11[6]
.sym 6748 slave_sel_r[2]
.sym 6749 $abc$40744$n5859
.sym 6750 spram_dataout11[4]
.sym 6751 spram_dataout01[4]
.sym 6754 $abc$40744$n5859
.sym 6755 slave_sel_r[2]
.sym 6756 spram_dataout01[9]
.sym 6757 spram_dataout11[9]
.sym 6760 spram_dataout01[13]
.sym 6761 $abc$40744$n5859
.sym 6762 slave_sel_r[2]
.sym 6763 spram_dataout11[13]
.sym 6766 $abc$40744$n5859
.sym 6767 slave_sel_r[2]
.sym 6768 spram_dataout11[7]
.sym 6769 spram_dataout01[7]
.sym 6772 slave_sel_r[2]
.sym 6773 spram_dataout01[15]
.sym 6774 $abc$40744$n5859
.sym 6775 spram_dataout11[15]
.sym 6778 spram_dataout01[1]
.sym 6779 spram_dataout11[1]
.sym 6780 $abc$40744$n5859
.sym 6781 slave_sel_r[2]
.sym 6784 spram_dataout01[8]
.sym 6785 slave_sel_r[2]
.sym 6786 spram_dataout11[8]
.sym 6787 $abc$40744$n5859
.sym 6790 slave_sel_r[2]
.sym 6791 spram_dataout11[6]
.sym 6792 $abc$40744$n5859
.sym 6793 spram_dataout01[6]
.sym 6825 spram_datain11[13]
.sym 6826 spram_datain01[5]
.sym 6827 spram_datain01[13]
.sym 6828 spram_maskwren11[2]
.sym 6829 spram_datain11[5]
.sym 6830 spram_datain11[8]
.sym 6831 spram_datain01[8]
.sym 6832 spram_maskwren01[2]
.sym 6836 VexRiscv._zz_189_
.sym 6837 spram_dataout11[7]
.sym 6839 spram_dataout11[11]
.sym 6840 spram_maskwren11[0]
.sym 6842 spram_dataout11[5]
.sym 6846 spram_datain01[6]
.sym 6848 spram_dataout11[0]
.sym 6854 spram_dataout01[12]
.sym 6855 $abc$40744$n6501_1
.sym 6856 $abc$40744$n6507_1
.sym 6858 $abc$40744$n6503_1
.sym 6860 spram_maskwren11[2]
.sym 6865 spram_dataout01[14]
.sym 6866 $abc$40744$n6499_1
.sym 6867 slave_sel_r[2]
.sym 6868 slave_sel_r[2]
.sym 6870 spram_maskwren01[0]
.sym 6873 array_muxed1[24]
.sym 6874 spram_datain01[5]
.sym 6876 array_muxed1[17]
.sym 6877 $abc$40744$n6327_1
.sym 6880 spram_dataout11[12]
.sym 6883 $abc$40744$n5859
.sym 6887 $abc$40744$n6497_1
.sym 6894 $abc$40744$n6509_1
.sym 6910 spram_dataout01[2]
.sym 6913 array_muxed1[25]
.sym 6915 spram_dataout11[2]
.sym 6919 array_muxed1[18]
.sym 6922 slave_sel_r[2]
.sym 6923 spram_dataout11[10]
.sym 6927 spram_dataout01[10]
.sym 6930 array_muxed1[17]
.sym 6931 $abc$40744$n5859
.sym 6932 $abc$40744$n5859
.sym 6935 spram_dataout01[10]
.sym 6936 $abc$40744$n5859
.sym 6937 slave_sel_r[2]
.sym 6938 spram_dataout11[10]
.sym 6942 array_muxed1[25]
.sym 6944 $abc$40744$n5859
.sym 6947 $abc$40744$n5859
.sym 6950 array_muxed1[18]
.sym 6953 array_muxed1[18]
.sym 6954 $abc$40744$n5859
.sym 6961 array_muxed1[25]
.sym 6962 $abc$40744$n5859
.sym 6967 array_muxed1[17]
.sym 6968 $abc$40744$n5859
.sym 6971 slave_sel_r[2]
.sym 6972 spram_dataout01[2]
.sym 6973 spram_dataout11[2]
.sym 6974 $abc$40744$n5859
.sym 6977 array_muxed1[17]
.sym 6979 $abc$40744$n5859
.sym 7020 $abc$40744$n6515_1
.sym 7023 spram_maskwren11[2]
.sym 7024 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 7025 array_muxed1[25]
.sym 7027 spram_dataout11[2]
.sym 7038 $abc$40744$n6509_1
.sym 7041 $abc$40744$n5859
.sym 7042 $abc$40744$n5859
.sym 7052 $abc$40744$n5859
.sym 7055 array_muxed1[23]
.sym 7060 array_muxed1[16]
.sym 7065 array_muxed1[30]
.sym 7068 $abc$40744$n5859
.sym 7076 array_muxed1[27]
.sym 7083 $abc$40744$n5859
.sym 7084 array_muxed1[27]
.sym 7090 $abc$40744$n5859
.sym 7091 array_muxed1[23]
.sym 7095 $abc$40744$n5859
.sym 7096 array_muxed1[30]
.sym 7102 $abc$40744$n5859
.sym 7103 array_muxed1[23]
.sym 7106 array_muxed1[16]
.sym 7109 $abc$40744$n5859
.sym 7114 $abc$40744$n5859
.sym 7115 array_muxed1[16]
.sym 7118 array_muxed1[30]
.sym 7119 $abc$40744$n5859
.sym 7125 array_muxed1[27]
.sym 7126 $abc$40744$n5859
.sym 7161 basesoc_uart_phy_sink_valid
.sym 7163 basesoc_uart_phy_tx_busy
.sym 7167 array_muxed0[9]
.sym 7173 $abc$40744$n6513_1
.sym 7175 array_muxed0[9]
.sym 7177 array_muxed0[5]
.sym 7181 $abc$40744$n2377
.sym 7182 slave_sel_r[1]
.sym 7183 $abc$40744$n6507_1
.sym 7185 $abc$40744$n6503_1
.sym 7186 $abc$40744$n6501_1
.sym 7187 VexRiscv._zz_35_[15]
.sym 7188 basesoc_timer0_reload_storage[30]
.sym 7189 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 7201 basesoc_uart_tx_fifo_level0[3]
.sym 7202 basesoc_uart_tx_fifo_level0[4]
.sym 7211 basesoc_uart_tx_fifo_level0[2]
.sym 7214 basesoc_uart_tx_fifo_level0[1]
.sym 7215 basesoc_uart_tx_fifo_level0[0]
.sym 7228 $nextpnr_ICESTORM_LC_15$O
.sym 7230 basesoc_uart_tx_fifo_level0[0]
.sym 7234 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 7236 basesoc_uart_tx_fifo_level0[1]
.sym 7240 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 7243 basesoc_uart_tx_fifo_level0[2]
.sym 7244 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 7246 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 7249 basesoc_uart_tx_fifo_level0[3]
.sym 7250 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 7253 basesoc_uart_tx_fifo_level0[4]
.sym 7256 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 7265 basesoc_uart_tx_fifo_level0[1]
.sym 7266 basesoc_uart_tx_fifo_level0[3]
.sym 7267 basesoc_uart_tx_fifo_level0[2]
.sym 7268 basesoc_uart_tx_fifo_level0[0]
.sym 7305 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 7308 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 7309 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 7314 $abc$40744$n3983
.sym 7315 basesoc_uart_phy_sink_valid
.sym 7317 $abc$40744$n2353
.sym 7319 user_btn1
.sym 7321 $abc$40744$n6525
.sym 7325 basesoc_dat_w[7]
.sym 7327 $abc$40744$n6499_1
.sym 7328 basesoc_dat_w[2]
.sym 7331 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 7333 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 7346 $abc$40744$n6885
.sym 7348 basesoc_uart_tx_fifo_level0[3]
.sym 7353 $abc$40744$n6882
.sym 7354 $abc$40744$n2376
.sym 7355 $abc$40744$n6888
.sym 7356 basesoc_uart_tx_fifo_level0[1]
.sym 7357 basesoc_uart_tx_fifo_level0[4]
.sym 7361 $abc$40744$n6881
.sym 7363 $abc$40744$n6887
.sym 7365 $PACKER_VCC_NET
.sym 7366 basesoc_uart_tx_fifo_level0[2]
.sym 7369 basesoc_uart_tx_fifo_wrport_we
.sym 7370 $abc$40744$n6884
.sym 7371 $PACKER_VCC_NET
.sym 7373 basesoc_uart_tx_fifo_level0[0]
.sym 7375 $nextpnr_ICESTORM_LC_4$O
.sym 7377 basesoc_uart_tx_fifo_level0[0]
.sym 7381 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 7383 basesoc_uart_tx_fifo_level0[1]
.sym 7384 $PACKER_VCC_NET
.sym 7387 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 7389 basesoc_uart_tx_fifo_level0[2]
.sym 7390 $PACKER_VCC_NET
.sym 7391 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 7393 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 7395 $PACKER_VCC_NET
.sym 7396 basesoc_uart_tx_fifo_level0[3]
.sym 7397 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 7401 basesoc_uart_tx_fifo_level0[4]
.sym 7402 $PACKER_VCC_NET
.sym 7403 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 7406 $abc$40744$n6885
.sym 7408 basesoc_uart_tx_fifo_wrport_we
.sym 7409 $abc$40744$n6884
.sym 7412 $abc$40744$n6887
.sym 7413 basesoc_uart_tx_fifo_wrport_we
.sym 7415 $abc$40744$n6888
.sym 7418 $abc$40744$n6882
.sym 7420 basesoc_uart_tx_fifo_wrport_we
.sym 7421 $abc$40744$n6881
.sym 7422 $abc$40744$n2376
.sym 7423 clk12_$glb_clk
.sym 7424 sys_rst_$glb_sr
.sym 7450 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 7453 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 7457 $abc$40744$n3794
.sym 7459 $abc$40744$n6657
.sym 7460 $abc$40744$n3794
.sym 7461 $abc$40744$n2509
.sym 7462 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 7465 spiflash_bus_dat_r[15]
.sym 7466 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 7468 $abc$40744$n3983
.sym 7469 array_muxed1[27]
.sym 7470 $abc$40744$n2509
.sym 7471 array_muxed0[13]
.sym 7474 basesoc_ctrl_reset_reset_r
.sym 7476 $abc$40744$n3988
.sym 7478 basesoc_uart_tx_fifo_wrport_we
.sym 7480 $abc$40744$n6497_1
.sym 7482 $abc$40744$n3988
.sym 7484 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 7493 basesoc_uart_tx_fifo_level0[0]
.sym 7498 sys_rst
.sym 7499 basesoc_uart_tx_fifo_wrport_we
.sym 7501 $abc$40744$n2377
.sym 7503 basesoc_uart_tx_fifo_level0[1]
.sym 7508 basesoc_uart_tx_fifo_do_read
.sym 7542 basesoc_uart_tx_fifo_do_read
.sym 7543 sys_rst
.sym 7544 basesoc_uart_tx_fifo_wrport_we
.sym 7554 basesoc_uart_tx_fifo_level0[1]
.sym 7559 basesoc_uart_tx_fifo_wrport_we
.sym 7560 sys_rst
.sym 7561 basesoc_uart_tx_fifo_do_read
.sym 7562 basesoc_uart_tx_fifo_level0[0]
.sym 7569 $abc$40744$n2377
.sym 7570 clk12_$glb_clk
.sym 7571 sys_rst_$glb_sr
.sym 7597 basesoc_adr[4]
.sym 7602 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 7605 basesoc_uart_tx_fifo_wrport_we
.sym 7613 sys_rst
.sym 7615 basesoc_ctrl_storage[17]
.sym 7617 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 7618 sys_rst
.sym 7619 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 7620 basesoc_vexriscv_ibus_adr[4]
.sym 7622 $PACKER_VCC_NET
.sym 7623 basesoc_dat_w[1]
.sym 7626 spiflash_bus_dat_r[18]
.sym 7627 $PACKER_VCC_NET
.sym 7629 $abc$40744$n5859
.sym 7630 basesoc_counter[0]
.sym 7640 basesoc_uart_tx_fifo_level0[0]
.sym 7648 $abc$40744$n2376
.sym 7651 $PACKER_VCC_NET
.sym 7654 $abc$40744$n6879
.sym 7662 basesoc_uart_tx_fifo_wrport_we
.sym 7668 $abc$40744$n6878
.sym 7676 basesoc_uart_tx_fifo_level0[0]
.sym 7678 $PACKER_VCC_NET
.sym 7688 $abc$40744$n6879
.sym 7689 $abc$40744$n6878
.sym 7691 basesoc_uart_tx_fifo_wrport_we
.sym 7712 basesoc_uart_tx_fifo_level0[0]
.sym 7714 $PACKER_VCC_NET
.sym 7716 $abc$40744$n2376
.sym 7717 clk12_$glb_clk
.sym 7718 sys_rst_$glb_sr
.sym 7746 basesoc_counter[0]
.sym 7751 VexRiscv.decode_to_execute_RS2[31]
.sym 7753 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 7754 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 7755 spiflash_bus_dat_r[0]
.sym 7756 $abc$40744$n6511_1
.sym 7758 VexRiscv._zz_79_[23]
.sym 7759 spiflash_bus_dat_r[0]
.sym 7761 VexRiscv.decode_to_execute_RS2[29]
.sym 7764 $abc$40744$n3818
.sym 7768 basesoc_adr[0]
.sym 7769 csrbankarray_csrbank2_dat0_w[4]
.sym 7770 VexRiscv._zz_35_[7]
.sym 7772 basesoc_timer0_reload_storage[30]
.sym 7773 basesoc_timer0_reload_storage[27]
.sym 7777 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 7778 basesoc_vexriscv_ibus_adr[19]
.sym 7891 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 7898 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 7899 VexRiscv._zz_79_[31]
.sym 7900 VexRiscv.decode_to_execute_RS2[29]
.sym 7901 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 7903 array_muxed0[7]
.sym 7905 basesoc_counter[0]
.sym 7909 slave_sel[2]
.sym 7910 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 7911 $abc$40744$n6013
.sym 7915 basesoc_vexriscv_ibus_adr[13]
.sym 7916 basesoc_vexriscv_ibus_adr[9]
.sym 7919 basesoc_timer0_reload_storage[31]
.sym 7920 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 7921 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 7922 basesoc_vexriscv_ibus_adr[4]
.sym 7924 basesoc_dat_w[2]
.sym 7937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 7943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 7949 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 7964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 7982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 8010 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 8011 clk12_$glb_clk
.sym 8039 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 8046 VexRiscv.decode_to_execute_RS2[18]
.sym 8051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 8063 $abc$40744$n2235
.sym 8064 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 8065 $abc$40744$n3988
.sym 8067 csrbankarray_csrbank2_dat0_w[0]
.sym 8068 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 8070 basesoc_ctrl_reset_reset_r
.sym 8071 basesoc_vexriscv_ibus_adr[28]
.sym 8072 basesoc_vexriscv_ibus_adr[17]
.sym 8097 user_btn1
.sym 8105 $abc$40744$n2480
.sym 8109 waittimer1_count[1]
.sym 8154 waittimer1_count[1]
.sym 8155 user_btn1
.sym 8157 $abc$40744$n2480
.sym 8158 clk12_$glb_clk
.sym 8159 sys_rst_$glb_sr
.sym 8190 $abc$40744$n172
.sym 8191 $abc$40744$n166
.sym 8193 VexRiscv._zz_323_[6]
.sym 8196 sys_rst
.sym 8197 VexRiscv._zz_161_
.sym 8200 $PACKER_GND_NET
.sym 8201 $abc$40744$n2598
.sym 8204 VexRiscv.CsrPlugin_mtval[8]
.sym 8207 $abc$40744$n4012
.sym 8209 csrbankarray_csrbank2_dat0_w[7]
.sym 8210 $PACKER_VCC_NET
.sym 8211 basesoc_dat_w[1]
.sym 8212 $abc$40744$n5859
.sym 8213 $abc$40744$n4843
.sym 8214 spiflash_bus_dat_r[18]
.sym 8215 eventmanager_status_w[1]
.sym 8217 basesoc_adr[1]
.sym 8218 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 8219 $abc$40744$n8241
.sym 8231 eventmanager_status_w[1]
.sym 8233 user_btn1
.sym 8234 waittimer1_count[0]
.sym 8236 $PACKER_VCC_NET
.sym 8244 sys_rst
.sym 8252 $abc$40744$n2632
.sym 8253 VexRiscv._zz_189_
.sym 8258 waittimer1_count[0]
.sym 8259 user_btn1
.sym 8260 eventmanager_status_w[1]
.sym 8261 sys_rst
.sym 8266 VexRiscv._zz_189_
.sym 8301 $PACKER_VCC_NET
.sym 8304 $abc$40744$n2632
.sym 8305 clk12_$glb_clk
.sym 8333 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 8334 $abc$40744$n2534
.sym 8335 $abc$40744$n2479
.sym 8337 waittimer1_count[16]
.sym 8339 VexRiscv._zz_191_
.sym 8340 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 8345 VexRiscv.lastStagePc[16]
.sym 8346 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 8349 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 8350 $abc$40744$n6667
.sym 8351 VexRiscv._zz_195_[14]
.sym 8352 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 8355 $abc$40744$n6651
.sym 8356 csrbankarray_csrbank2_dat0_w[4]
.sym 8357 basesoc_adr[0]
.sym 8358 VexRiscv._zz_35_[7]
.sym 8360 basesoc_timer0_reload_storage[27]
.sym 8361 $abc$40744$n2565
.sym 8363 $abc$40744$n6659
.sym 8365 $abc$40744$n166
.sym 8366 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 8372 waittimer1_count[5]
.sym 8373 waittimer1_count[0]
.sym 8374 $abc$40744$n6639
.sym 8376 waittimer1_count[8]
.sym 8378 waittimer1_count[1]
.sym 8379 $abc$40744$n3953
.sym 8381 $abc$40744$n6651
.sym 8382 waittimer1_count[4]
.sym 8383 $abc$40744$n6641
.sym 8384 $abc$40744$n6643
.sym 8385 $abc$40744$n6645
.sym 8386 $abc$40744$n172
.sym 8389 $abc$40744$n3952
.sym 8390 $abc$40744$n2479
.sym 8399 user_btn1
.sym 8401 waittimer1_count[2]
.sym 8402 waittimer1_count[3]
.sym 8403 $abc$40744$n3951
.sym 8405 user_btn1
.sym 8407 $abc$40744$n6645
.sym 8411 waittimer1_count[4]
.sym 8412 waittimer1_count[5]
.sym 8413 waittimer1_count[3]
.sym 8414 waittimer1_count[8]
.sym 8418 $abc$40744$n6643
.sym 8419 user_btn1
.sym 8423 $abc$40744$n3953
.sym 8424 $abc$40744$n3951
.sym 8425 $abc$40744$n3952
.sym 8429 $abc$40744$n6651
.sym 8431 user_btn1
.sym 8436 $abc$40744$n6639
.sym 8438 user_btn1
.sym 8441 $abc$40744$n6641
.sym 8443 user_btn1
.sym 8447 waittimer1_count[0]
.sym 8448 waittimer1_count[2]
.sym 8449 $abc$40744$n172
.sym 8450 waittimer1_count[1]
.sym 8451 $abc$40744$n2479
.sym 8452 clk12_$glb_clk
.sym 8453 sys_rst_$glb_sr
.sym 8478 waittimer1_count[12]
.sym 8479 waittimer1_count[7]
.sym 8480 waittimer1_count[6]
.sym 8481 eventmanager_status_w[1]
.sym 8482 VexRiscv._zz_201_[27]
.sym 8483 VexRiscv._zz_201_[10]
.sym 8484 VexRiscv._zz_201_[14]
.sym 8485 VexRiscv._zz_201_[12]
.sym 8486 VexRiscv.CsrPlugin_hadException
.sym 8491 waittimer1_count[0]
.sym 8493 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 8496 VexRiscv.CsrPlugin_hadException
.sym 8499 VexRiscv._zz_323_[20]
.sym 8502 basesoc_timer0_reload_storage[31]
.sym 8503 basesoc_vexriscv_ibus_adr[9]
.sym 8504 $abc$40744$n2534
.sym 8505 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 8507 basesoc_vexriscv_ibus_adr[13]
.sym 8508 basesoc_dat_w[2]
.sym 8509 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 8510 waittimer1_count[16]
.sym 8511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 8513 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 8519 waittimer1_count[5]
.sym 8522 waittimer1_count[1]
.sym 8525 waittimer1_count[3]
.sym 8529 waittimer1_count[4]
.sym 8532 waittimer1_count[2]
.sym 8537 waittimer1_count[6]
.sym 8539 $PACKER_VCC_NET
.sym 8540 waittimer1_count[0]
.sym 8544 waittimer1_count[7]
.sym 8547 $PACKER_VCC_NET
.sym 8551 $nextpnr_ICESTORM_LC_8$O
.sym 8553 waittimer1_count[0]
.sym 8557 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 8559 $PACKER_VCC_NET
.sym 8560 waittimer1_count[1]
.sym 8563 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 8565 $PACKER_VCC_NET
.sym 8566 waittimer1_count[2]
.sym 8567 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 8569 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 8571 waittimer1_count[3]
.sym 8572 $PACKER_VCC_NET
.sym 8573 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 8575 $auto$alumacc.cc:474:replace_alu$4027.C[5]
.sym 8577 waittimer1_count[4]
.sym 8578 $PACKER_VCC_NET
.sym 8579 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 8581 $auto$alumacc.cc:474:replace_alu$4027.C[6]
.sym 8583 waittimer1_count[5]
.sym 8584 $PACKER_VCC_NET
.sym 8585 $auto$alumacc.cc:474:replace_alu$4027.C[5]
.sym 8587 $auto$alumacc.cc:474:replace_alu$4027.C[7]
.sym 8589 $PACKER_VCC_NET
.sym 8590 waittimer1_count[6]
.sym 8591 $auto$alumacc.cc:474:replace_alu$4027.C[6]
.sym 8593 $auto$alumacc.cc:474:replace_alu$4027.C[8]
.sym 8595 waittimer1_count[7]
.sym 8596 $PACKER_VCC_NET
.sym 8597 $auto$alumacc.cc:474:replace_alu$4027.C[7]
.sym 8625 waittimer1_count[14]
.sym 8626 $abc$40744$n168
.sym 8627 waittimer1_count[15]
.sym 8628 $abc$40744$n164
.sym 8629 $abc$40744$n170
.sym 8630 $abc$40744$n3954
.sym 8631 waittimer1_count[10]
.sym 8632 $abc$40744$n160
.sym 8636 VexRiscv._zz_189_
.sym 8637 $abc$40744$n2632
.sym 8640 $abc$40744$n3680
.sym 8642 VexRiscv._zz_201_[12]
.sym 8644 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 8646 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 8647 $abc$40744$n8241
.sym 8648 $abc$40744$n5315_1
.sym 8649 basesoc_dat_w[3]
.sym 8650 $abc$40744$n2235
.sym 8651 basesoc_vexriscv_ibus_adr[28]
.sym 8652 $abc$40744$n2479
.sym 8655 waittimer1_count[11]
.sym 8656 basesoc_vexriscv_ibus_adr[12]
.sym 8657 grant
.sym 8658 basesoc_ctrl_reset_reset_r
.sym 8660 csrbankarray_csrbank2_dat0_w[0]
.sym 8661 $auto$alumacc.cc:474:replace_alu$4027.C[8]
.sym 8666 waittimer1_count[12]
.sym 8674 waittimer1_count[8]
.sym 8681 waittimer1_count[11]
.sym 8682 waittimer1_count[13]
.sym 8687 $PACKER_VCC_NET
.sym 8688 waittimer1_count[9]
.sym 8690 waittimer1_count[14]
.sym 8692 waittimer1_count[15]
.sym 8695 $PACKER_VCC_NET
.sym 8696 waittimer1_count[10]
.sym 8698 $auto$alumacc.cc:474:replace_alu$4027.C[9]
.sym 8700 waittimer1_count[8]
.sym 8701 $PACKER_VCC_NET
.sym 8702 $auto$alumacc.cc:474:replace_alu$4027.C[8]
.sym 8704 $auto$alumacc.cc:474:replace_alu$4027.C[10]
.sym 8706 waittimer1_count[9]
.sym 8707 $PACKER_VCC_NET
.sym 8708 $auto$alumacc.cc:474:replace_alu$4027.C[9]
.sym 8710 $auto$alumacc.cc:474:replace_alu$4027.C[11]
.sym 8712 waittimer1_count[10]
.sym 8713 $PACKER_VCC_NET
.sym 8714 $auto$alumacc.cc:474:replace_alu$4027.C[10]
.sym 8716 $auto$alumacc.cc:474:replace_alu$4027.C[12]
.sym 8718 waittimer1_count[11]
.sym 8719 $PACKER_VCC_NET
.sym 8720 $auto$alumacc.cc:474:replace_alu$4027.C[11]
.sym 8722 $auto$alumacc.cc:474:replace_alu$4027.C[13]
.sym 8724 $PACKER_VCC_NET
.sym 8725 waittimer1_count[12]
.sym 8726 $auto$alumacc.cc:474:replace_alu$4027.C[12]
.sym 8728 $auto$alumacc.cc:474:replace_alu$4027.C[14]
.sym 8730 waittimer1_count[13]
.sym 8731 $PACKER_VCC_NET
.sym 8732 $auto$alumacc.cc:474:replace_alu$4027.C[13]
.sym 8734 $auto$alumacc.cc:474:replace_alu$4027.C[15]
.sym 8736 waittimer1_count[14]
.sym 8737 $PACKER_VCC_NET
.sym 8738 $auto$alumacc.cc:474:replace_alu$4027.C[14]
.sym 8740 $auto$alumacc.cc:474:replace_alu$4027.C[16]
.sym 8742 $PACKER_VCC_NET
.sym 8743 waittimer1_count[15]
.sym 8744 $auto$alumacc.cc:474:replace_alu$4027.C[15]
.sym 8772 $abc$40744$n6007
.sym 8773 $PACKER_VCC_NET
.sym 8775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 8777 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 8780 VexRiscv._zz_79_[5]
.sym 8782 csrbankarray_csrbank2_ctrl0_w[2]
.sym 8784 sys_rst
.sym 8786 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 8788 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 8789 $abc$40744$n2644
.sym 8790 $PACKER_GND_NET
.sym 8792 $abc$40744$n5315_1
.sym 8794 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 8795 $abc$40744$n2598
.sym 8796 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 8797 $abc$40744$n4843
.sym 8798 $PACKER_VCC_NET
.sym 8799 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 8800 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 8801 csrbankarray_csrbank2_dat0_w[7]
.sym 8802 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 8803 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 8804 $abc$40744$n5859
.sym 8805 basesoc_adr[1]
.sym 8806 spiflash_bus_dat_r[18]
.sym 8807 basesoc_dat_w[1]
.sym 8808 $auto$alumacc.cc:474:replace_alu$4027.C[16]
.sym 8813 waittimer1_count[13]
.sym 8816 waittimer1_count[11]
.sym 8820 waittimer1_count[9]
.sym 8824 $abc$40744$n2534
.sym 8828 basesoc_dat_w[2]
.sym 8829 basesoc_adr[1]
.sym 8830 waittimer1_count[16]
.sym 8831 basesoc_dat_w[1]
.sym 8832 csrbankarray_csrbank2_addr0_w[3]
.sym 8833 basesoc_dat_w[3]
.sym 8835 basesoc_adr[0]
.sym 8839 csrbankarray_csrbank2_ctrl0_w[3]
.sym 8842 basesoc_ctrl_reset_reset_r
.sym 8844 $PACKER_VCC_NET
.sym 8846 $PACKER_VCC_NET
.sym 8847 waittimer1_count[16]
.sym 8849 $auto$alumacc.cc:474:replace_alu$4027.C[16]
.sym 8852 csrbankarray_csrbank2_addr0_w[3]
.sym 8853 basesoc_adr[1]
.sym 8854 csrbankarray_csrbank2_ctrl0_w[3]
.sym 8855 basesoc_adr[0]
.sym 8858 basesoc_dat_w[3]
.sym 8865 basesoc_dat_w[2]
.sym 8870 basesoc_dat_w[1]
.sym 8876 waittimer1_count[9]
.sym 8877 waittimer1_count[13]
.sym 8878 waittimer1_count[11]
.sym 8884 basesoc_ctrl_reset_reset_r
.sym 8892 $abc$40744$n2534
.sym 8893 clk12_$glb_clk
.sym 8894 sys_rst_$glb_sr
.sym 8921 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 8922 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 8923 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 8924 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 8925 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 8926 $PACKER_VCC_NET
.sym 8927 csrbankarray_csrbank2_ctrl0_w[1]
.sym 8931 $abc$40744$n6649
.sym 8934 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 8936 $abc$40744$n5000
.sym 8941 basesoc_vexriscv_ibus_adr[4]
.sym 8942 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 8943 basesoc_timer0_reload_storage[27]
.sym 8944 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 8945 basesoc_adr[0]
.sym 8946 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 8947 csrbankarray_csrbank2_addr0_w[0]
.sym 8948 csrbankarray_csrbank2_dat0_w[4]
.sym 8949 $abc$40744$n2565
.sym 8950 $PACKER_VCC_NET
.sym 8951 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 8952 VexRiscv._zz_35_[5]
.sym 8953 VexRiscv._zz_35_[24]
.sym 8954 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 8962 $abc$40744$n6653
.sym 8963 user_btn1
.sym 8969 $abc$40744$n6635
.sym 8970 $abc$40744$n6661
.sym 8972 waittimer1_count[0]
.sym 8978 $abc$40744$n2479
.sym 8986 $abc$40744$n6657
.sym 8991 $PACKER_VCC_NET
.sym 8994 $abc$40744$n6661
.sym 8996 user_btn1
.sym 8999 waittimer1_count[0]
.sym 9002 $PACKER_VCC_NET
.sym 9011 $abc$40744$n6657
.sym 9013 user_btn1
.sym 9017 $abc$40744$n6635
.sym 9018 user_btn1
.sym 9035 user_btn1
.sym 9038 $abc$40744$n6653
.sym 9039 $abc$40744$n2479
.sym 9040 clk12_$glb_clk
.sym 9041 sys_rst_$glb_sr
.sym 9067 $abc$40744$n4816
.sym 9068 $abc$40744$n4818
.sym 9069 $abc$40744$n4820
.sym 9070 $abc$40744$n4822
.sym 9071 $abc$40744$n4824
.sym 9072 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 9073 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 9074 VexRiscv._zz_194_[10]
.sym 9079 VexRiscv.decode_to_execute_RS2[26]
.sym 9080 VexRiscv.CsrPlugin_hadException
.sym 9081 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 9083 $PACKER_VCC_NET
.sym 9084 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 9085 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 9086 VexRiscv.CsrPlugin_mepc[27]
.sym 9087 VexRiscv._zz_41_[9]
.sym 9089 $PACKER_VCC_NET
.sym 9090 basesoc_vexriscv_ibus_adr[13]
.sym 9091 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 9092 VexRiscv._zz_323_[21]
.sym 9093 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 9094 basesoc_timer0_reload_storage[31]
.sym 9095 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 9096 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 9098 basesoc_vexriscv_ibus_adr[9]
.sym 9099 VexRiscv._zz_195_[6]
.sym 9100 $PACKER_VCC_NET
.sym 9101 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 9135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 9138 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 9160 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 9183 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 9186 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 9187 clk12_$glb_clk
.sym 9213 $abc$40744$n4025
.sym 9214 basesoc_vexriscv_ibus_adr[5]
.sym 9215 basesoc_vexriscv_ibus_adr[9]
.sym 9216 $abc$40744$n5139_1
.sym 9217 basesoc_vexriscv_ibus_adr[17]
.sym 9218 basesoc_vexriscv_ibus_adr[24]
.sym 9219 basesoc_vexriscv_ibus_adr[13]
.sym 9220 $abc$40744$n4026
.sym 9224 $abc$40744$n3794
.sym 9225 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9228 $abc$40744$n4820
.sym 9229 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 9230 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 9231 $abc$40744$n5315_1
.sym 9232 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 9234 $abc$40744$n4816
.sym 9235 $abc$40744$n5004
.sym 9236 $abc$40744$n4818
.sym 9237 csrbankarray_csrbank2_dat0_w[0]
.sym 9238 $abc$40744$n2235
.sym 9239 VexRiscv.lastStagePc[27]
.sym 9240 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 9241 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 9242 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 9243 basesoc_vexriscv_ibus_adr[28]
.sym 9244 basesoc_vexriscv_ibus_adr[12]
.sym 9245 grant
.sym 9246 $abc$40744$n4025
.sym 9247 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 9248 basesoc_vexriscv_ibus_adr[5]
.sym 9259 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 9261 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 9271 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 9274 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 9281 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 9289 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 9295 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 9313 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 9326 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 9331 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 9333 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 9334 clk12_$glb_clk
.sym 9362 VexRiscv.lastStagePc[26]
.sym 9363 $abc$40744$n2583
.sym 9364 VexRiscv.lastStagePc[25]
.sym 9367 VexRiscv.lastStagePc[27]
.sym 9373 $abc$40744$n2598
.sym 9374 basesoc_vexriscv_dbus_adr[6]
.sym 9375 $abc$40744$n6521
.sym 9376 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 9377 $abc$40744$n4012
.sym 9378 $PACKER_GND_NET
.sym 9380 basesoc_adr[0]
.sym 9381 $abc$40744$n4853
.sym 9383 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 9384 csrbankarray_csrbank2_dat0_w[7]
.sym 9385 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 9386 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 9387 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9388 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 9389 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 9390 basesoc_vexriscv_ibus_adr[24]
.sym 9391 $abc$40744$n5859
.sym 9392 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 9393 basesoc_vexriscv_ibus_adr[7]
.sym 9394 spiflash_bus_dat_r[18]
.sym 9395 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 9405 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 9407 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 9416 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 9434 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 9460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 9470 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 9480 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 9481 clk12_$glb_clk
.sym 9507 $abc$40744$n2235
.sym 9509 $abc$40744$n5100_1
.sym 9510 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 9512 $abc$40744$n2230
.sym 9514 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 9515 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 9516 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 9519 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 9521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 9522 spiflash_bus_dat_r[0]
.sym 9523 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 9524 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 9525 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 9526 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 9527 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 9528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 9529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 9530 $abc$40744$n4345
.sym 9531 csrbankarray_csrbank2_dat0_w[4]
.sym 9532 VexRiscv._zz_35_[5]
.sym 9533 $abc$40744$n2497
.sym 9534 csrbankarray_csrbank2_addr0_w[0]
.sym 9537 basesoc_dat_w[2]
.sym 9538 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 9539 $abc$40744$n2237
.sym 9540 $abc$40744$n4853
.sym 9541 $abc$40744$n2565
.sym 9542 basesoc_timer0_reload_storage[27]
.sym 9550 $abc$40744$n2237
.sym 9564 $abc$40744$n2235
.sym 9566 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9569 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 9578 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 9581 $abc$40744$n2235
.sym 9583 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9614 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9618 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 9620 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 9627 $abc$40744$n2237
.sym 9628 clk12_$glb_clk
.sym 9629 VexRiscv.reset_$glb_sr
.sym 9654 $abc$40744$n6813_1
.sym 9655 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 9656 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 9657 $abc$40744$n4200_1
.sym 9658 $abc$40744$n4198
.sym 9659 $abc$40744$n4199
.sym 9660 $abc$40744$n5134
.sym 9661 $abc$40744$n4201
.sym 9663 VexRiscv.decode_to_execute_RS2[29]
.sym 9665 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 9668 array_muxed0[11]
.sym 9669 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 9671 $PACKER_VCC_NET
.sym 9672 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 9674 $abc$40744$n2632
.sym 9675 VexRiscv._zz_323_[20]
.sym 9676 VexRiscv.decode_to_execute_RS2[26]
.sym 9677 $abc$40744$n5100_1
.sym 9678 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 9679 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 9680 VexRiscv._zz_323_[21]
.sym 9682 VexRiscv._zz_195_[6]
.sym 9684 $abc$40744$n2230
.sym 9685 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 9686 basesoc_timer0_reload_storage[31]
.sym 9687 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 9688 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 9703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 9706 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 9774 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9775 clk12_$glb_clk
.sym 9801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 9802 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 9803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 9804 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 9805 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 9806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 9807 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 9808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 9809 VexRiscv._zz_255_[1]
.sym 9813 spiflash_bus_dat_r[15]
.sym 9815 $abc$40744$n2632
.sym 9817 $abc$40744$n5002
.sym 9818 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 9820 $abc$40744$n3680
.sym 9821 basesoc_vexriscv_ibus_adr[14]
.sym 9822 basesoc_vexriscv_ibus_adr[19]
.sym 9823 $abc$40744$n6815_1
.sym 9824 array_muxed0[7]
.sym 9825 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 9826 VexRiscv._zz_313_
.sym 9827 basesoc_vexriscv_ibus_adr[12]
.sym 9830 csrbankarray_csrbank2_dat0_w[0]
.sym 9835 basesoc_vexriscv_ibus_adr[28]
.sym 9865 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9876 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9917 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9921 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 9922 clk12_$glb_clk
.sym 9948 basesoc_vexriscv_ibus_adr[7]
.sym 9949 basesoc_vexriscv_ibus_adr[21]
.sym 9950 basesoc_vexriscv_ibus_adr[11]
.sym 9951 basesoc_vexriscv_ibus_adr[28]
.sym 9952 basesoc_vexriscv_ibus_adr[3]
.sym 9953 basesoc_vexriscv_ibus_adr[27]
.sym 9954 basesoc_vexriscv_ibus_adr[23]
.sym 9955 basesoc_vexriscv_ibus_adr[12]
.sym 9957 sys_rst
.sym 9960 sys_rst
.sym 9961 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 9964 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 9965 VexRiscv.CsrPlugin_mtval[8]
.sym 9967 basesoc_vexriscv_ibus_adr[14]
.sym 9968 $abc$40744$n5315_1
.sym 9971 $abc$40744$n2644
.sym 9972 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 9975 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9976 csrbankarray_csrbank2_dat0_w[7]
.sym 9978 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 9979 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 9981 basesoc_vexriscv_ibus_adr[7]
.sym 9982 VexRiscv._zz_201_[25]
.sym 9998 $abc$40744$n6200
.sym 10007 $abc$40744$n2230
.sym 10055 $abc$40744$n6200
.sym 10068 $abc$40744$n2230
.sym 10069 clk12_$glb_clk
.sym 10070 VexRiscv.reset_$glb_sr
.sym 10095 $abc$40744$n5546_1
.sym 10096 VexRiscv._zz_201_[21]
.sym 10097 $abc$40744$n5548_1
.sym 10098 VexRiscv._zz_201_[25]
.sym 10099 VexRiscv._zz_201_[18]
.sym 10100 $abc$40744$n5554_1
.sym 10101 VexRiscv._zz_201_[24]
.sym 10104 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 10107 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 10108 $abc$40744$n6200
.sym 10109 VexRiscv._zz_195_[14]
.sym 10110 basesoc_vexriscv_ibus_adr[4]
.sym 10113 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 10114 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 10115 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 10116 basesoc_vexriscv_ibus_adr[21]
.sym 10117 VexRiscv.lastStagePc[16]
.sym 10118 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 10121 basesoc_dat_w[3]
.sym 10122 basesoc_timer0_reload_storage[27]
.sym 10123 csrbankarray_csrbank2_dat0_w[4]
.sym 10126 csrbankarray_csrbank2_addr0_w[0]
.sym 10139 basesoc_dat_w[3]
.sym 10145 basesoc_dat_w[7]
.sym 10147 $abc$40744$n2249
.sym 10183 basesoc_dat_w[7]
.sym 10189 basesoc_dat_w[3]
.sym 10215 $abc$40744$n2249
.sym 10216 clk12_$glb_clk
.sym 10217 sys_rst_$glb_sr
.sym 10242 VexRiscv._zz_195_[7]
.sym 10243 $abc$40744$n5557
.sym 10244 $abc$40744$n5545
.sym 10245 $abc$40744$n5542_1
.sym 10246 VexRiscv._zz_195_[4]
.sym 10247 VexRiscv._zz_195_[6]
.sym 10248 VexRiscv._zz_195_[2]
.sym 10249 VexRiscv._zz_195_[3]
.sym 10250 $abc$40744$n4653
.sym 10254 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 10255 VexRiscv._zz_196_[2]
.sym 10256 VexRiscv.CsrPlugin_hadException
.sym 10258 VexRiscv.CsrPlugin_hadException
.sym 10260 basesoc_ctrl_storage[15]
.sym 10261 $PACKER_VCC_NET
.sym 10262 basesoc_ctrl_storage[11]
.sym 10263 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 10264 VexRiscv.CsrPlugin_hadException
.sym 10265 VexRiscv._zz_41_[24]
.sym 10266 basesoc_timer0_reload_storage[31]
.sym 10267 VexRiscv._zz_195_[4]
.sym 10269 VexRiscv._zz_195_[6]
.sym 10389 basesoc_timer0_reload_storage[30]
.sym 10390 basesoc_timer0_reload_storage[27]
.sym 10391 $abc$40744$n5560_1
.sym 10392 basesoc_timer0_reload_storage[29]
.sym 10393 $abc$40744$n5563
.sym 10394 $abc$40744$n5564_1
.sym 10395 basesoc_timer0_reload_storage[31]
.sym 10396 basesoc_timer0_reload_storage[25]
.sym 10397 VexRiscv._zz_189_
.sym 10401 $abc$40744$n5364_1
.sym 10404 $abc$40744$n8241
.sym 10406 $abc$40744$n5315_1
.sym 10408 VexRiscv._zz_195_[7]
.sym 10409 VexRiscv._zz_321_
.sym 10414 csrbankarray_csrbank2_dat0_w[0]
.sym 10417 VexRiscv._zz_195_[4]
.sym 10421 VexRiscv._zz_195_[2]
.sym 10422 VexRiscv._zz_196_[32]
.sym 10423 VexRiscv._zz_195_[3]
.sym 10430 csrbankarray_csrbank2_dat0_re
.sym 10431 csrbankarray_csrbank2_ctrl0_w[1]
.sym 10434 $abc$40744$n3818
.sym 10436 sys_rst
.sym 10439 basesoc_we
.sym 10441 basesoc_adr[0]
.sym 10443 $abc$40744$n6011
.sym 10444 sys_rst
.sym 10447 csrbankarray_csrbank2_addr0_w[2]
.sym 10452 csrbankarray_csrbank2_addr0_w[1]
.sym 10453 $abc$40744$n3988
.sym 10454 basesoc_adr[1]
.sym 10455 csrbankarray_csrbank2_ctrl0_w[2]
.sym 10460 csrbankarray_csrbank2_dat0_w[2]
.sym 10461 $abc$40744$n3794
.sym 10463 $abc$40744$n3794
.sym 10464 $abc$40744$n3988
.sym 10465 basesoc_we
.sym 10477 csrbankarray_csrbank2_dat0_re
.sym 10481 sys_rst
.sym 10482 basesoc_we
.sym 10483 $abc$40744$n3988
.sym 10484 $abc$40744$n3818
.sym 10487 sys_rst
.sym 10489 csrbankarray_csrbank2_dat0_re
.sym 10493 basesoc_adr[1]
.sym 10494 csrbankarray_csrbank2_ctrl0_w[2]
.sym 10495 csrbankarray_csrbank2_addr0_w[2]
.sym 10496 basesoc_adr[0]
.sym 10499 $abc$40744$n6011
.sym 10500 csrbankarray_csrbank2_dat0_w[2]
.sym 10501 $abc$40744$n3794
.sym 10502 $abc$40744$n3988
.sym 10505 csrbankarray_csrbank2_ctrl0_w[1]
.sym 10506 basesoc_adr[0]
.sym 10507 basesoc_adr[1]
.sym 10508 csrbankarray_csrbank2_addr0_w[1]
.sym 10510 clk12_$glb_clk
.sym 10511 sys_rst_$glb_sr
.sym 10536 VexRiscv._zz_195_[1]
.sym 10537 $abc$40744$n5539
.sym 10539 $abc$40744$n5540_1
.sym 10540 VexRiscv._zz_196_[0]
.sym 10542 VexRiscv._zz_195_[9]
.sym 10544 $abc$40744$n2530
.sym 10545 basesoc_we
.sym 10548 VexRiscv._zz_195_[10]
.sym 10550 VexRiscv._zz_195_[16]
.sym 10552 VexRiscv._zz_195_[11]
.sym 10553 VexRiscv._zz_195_[17]
.sym 10554 basesoc_vexriscv_dbus_adr[6]
.sym 10555 basesoc_dat_w[2]
.sym 10557 $abc$40744$n2438
.sym 10558 $abc$40744$n2530
.sym 10559 VexRiscv._zz_196_[8]
.sym 10562 csrbankarray_csrbank2_addr0_w[1]
.sym 10563 csrbankarray_csrbank2_dat0_w[7]
.sym 10564 basesoc_adr[1]
.sym 10565 VexRiscv._zz_195_[9]
.sym 10566 $abc$40744$n7810
.sym 10570 csrbankarray_csrbank2_dat0_w[2]
.sym 10583 basesoc_dat_w[3]
.sym 10588 $abc$40744$n2532
.sym 10591 basesoc_ctrl_reset_reset_r
.sym 10634 basesoc_dat_w[3]
.sym 10640 basesoc_ctrl_reset_reset_r
.sym 10656 $abc$40744$n2532
.sym 10657 clk12_$glb_clk
.sym 10658 sys_rst_$glb_sr
.sym 10684 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 10697 VexRiscv._zz_79_[23]
.sym 10698 VexRiscv._zz_321_
.sym 10699 VexRiscv._zz_195_[21]
.sym 10714 csrbankarray_csrbank2_addr0_w[0]
.sym 10715 csrbankarray_csrbank2_dat0_w[4]
.sym 10718 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 10729 basesoc_dat_w[7]
.sym 10736 basesoc_dat_w[4]
.sym 10742 $abc$40744$n2530
.sym 10760 basesoc_dat_w[4]
.sym 10799 basesoc_dat_w[7]
.sym 10803 $abc$40744$n2530
.sym 10804 clk12_$glb_clk
.sym 10805 sys_rst_$glb_sr
.sym 10844 $abc$40744$n2632
.sym 10852 VexRiscv._zz_337_
.sym 10853 VexRiscv._zz_313_
.sym 10871 basesoc_dat_w[2]
.sym 10873 basesoc_dat_w[1]
.sym 10882 $abc$40744$n2532
.sym 10913 basesoc_dat_w[1]
.sym 10916 basesoc_dat_w[2]
.sym 10950 $abc$40744$n2532
.sym 10951 clk12_$glb_clk
.sym 10952 sys_rst_$glb_sr
.sym 10992 $abc$40744$n2530
.sym 10997 VexRiscv._zz_321_
.sym 10999 $abc$40744$n8241
.sym 11229 spram_datain11[10]
.sym 11230 spram_datain11[4]
.sym 11231 spram_datain11[3]
.sym 11232 spram_datain01[10]
.sym 11233 spram_datain01[4]
.sym 11234 spram_datain01[3]
.sym 11235 spram_datain01[12]
.sym 11236 spram_datain11[12]
.sym 11248 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 11250 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 11261 array_muxed0[12]
.sym 11271 $abc$40744$n5859
.sym 11276 spram_dataout01[12]
.sym 11278 spram_dataout11[11]
.sym 11280 $abc$40744$n5859
.sym 11281 $abc$40744$n6324_1
.sym 11282 $abc$40744$n5859
.sym 11283 spram_dataout11[0]
.sym 11285 spram_dataout11[5]
.sym 11286 spram_dataout01[14]
.sym 11287 spram_dataout01[11]
.sym 11288 slave_sel_r[2]
.sym 11289 slave_sel_r[2]
.sym 11290 spram_dataout11[3]
.sym 11293 spram_dataout01[3]
.sym 11295 spram_dataout01[0]
.sym 11297 spram_dataout01[5]
.sym 11300 spram_dataout11[12]
.sym 11301 spram_dataout11[14]
.sym 11304 $abc$40744$n5859
.sym 11305 spram_dataout11[5]
.sym 11306 slave_sel_r[2]
.sym 11307 spram_dataout01[5]
.sym 11310 slave_sel_r[2]
.sym 11311 $abc$40744$n5859
.sym 11312 spram_dataout11[11]
.sym 11313 spram_dataout01[11]
.sym 11316 spram_dataout11[12]
.sym 11317 slave_sel_r[2]
.sym 11318 $abc$40744$n5859
.sym 11319 spram_dataout01[12]
.sym 11323 $abc$40744$n5859
.sym 11324 $abc$40744$n6324_1
.sym 11328 $abc$40744$n5859
.sym 11329 spram_dataout01[0]
.sym 11330 slave_sel_r[2]
.sym 11331 spram_dataout11[0]
.sym 11334 slave_sel_r[2]
.sym 11335 $abc$40744$n5859
.sym 11336 spram_dataout11[14]
.sym 11337 spram_dataout01[14]
.sym 11340 $abc$40744$n5859
.sym 11341 $abc$40744$n6324_1
.sym 11346 spram_dataout11[3]
.sym 11347 $abc$40744$n5859
.sym 11348 slave_sel_r[2]
.sym 11349 spram_dataout01[3]
.sym 11360 spram_datain01[15]
.sym 11362 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 11364 spram_datain11[15]
.sym 11367 VexRiscv._zz_35_[15]
.sym 11372 $abc$40744$n5859
.sym 11375 spram_datain11[6]
.sym 11378 spram_datain11[4]
.sym 11379 $abc$40744$n5859
.sym 11380 spram_datain11[3]
.sym 11382 $abc$40744$n5859
.sym 11387 spram_datain11[12]
.sym 11389 spram_datain11[10]
.sym 11392 $abc$40744$n6517
.sym 11393 $abc$40744$n6324_1
.sym 11395 $abc$40744$n6519
.sym 11399 $abc$40744$n6495_1
.sym 11400 spram_maskwren01[2]
.sym 11403 array_muxed1[21]
.sym 11405 array_muxed1[26]
.sym 11408 array_muxed1[29]
.sym 11409 spiflash_bus_dat_r[9]
.sym 11410 spram_dataout11[3]
.sym 11414 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 11421 array_muxed1[31]
.sym 11426 spram_maskwren11[0]
.sym 11445 array_muxed1[24]
.sym 11449 $abc$40744$n6327_1
.sym 11454 $abc$40744$n5859
.sym 11455 $abc$40744$n5859
.sym 11456 $abc$40744$n5859
.sym 11458 array_muxed1[21]
.sym 11462 array_muxed1[29]
.sym 11468 array_muxed1[29]
.sym 11469 $abc$40744$n5859
.sym 11475 array_muxed1[21]
.sym 11476 $abc$40744$n5859
.sym 11480 $abc$40744$n5859
.sym 11482 array_muxed1[29]
.sym 11487 $abc$40744$n5859
.sym 11488 $abc$40744$n6327_1
.sym 11492 array_muxed1[21]
.sym 11494 $abc$40744$n5859
.sym 11498 array_muxed1[24]
.sym 11499 $abc$40744$n5859
.sym 11503 array_muxed1[24]
.sym 11505 $abc$40744$n5859
.sym 11510 $abc$40744$n5859
.sym 11512 $abc$40744$n6327_1
.sym 11523 basesoc_uart_tx_fifo_consume[0]
.sym 11527 basesoc_timer0_reload_storage[30]
.sym 11528 spram_datain11[13]
.sym 11529 basesoc_timer0_reload_storage[30]
.sym 11530 array_muxed0[8]
.sym 11532 slave_sel_r[1]
.sym 11539 $abc$40744$n2430
.sym 11540 $abc$40744$n5859
.sym 11541 spram_datain01[13]
.sym 11546 $abc$40744$n2511
.sym 11549 $abc$40744$n5859
.sym 11551 $abc$40744$n2511
.sym 11639 spiflash_bus_dat_r[21]
.sym 11641 basesoc_uart_eventmanager_status_w[0]
.sym 11643 $abc$40744$n2363
.sym 11644 basesoc_uart_tx_fifo_do_read
.sym 11646 spiflash_bus_dat_r[22]
.sym 11647 spiflash_bus_dat_r[12]
.sym 11648 basesoc_dat_w[3]
.sym 11649 basesoc_dat_w[3]
.sym 11654 array_muxed0[12]
.sym 11655 slave_sel_r[2]
.sym 11656 basesoc_dat_w[2]
.sym 11657 array_muxed1[17]
.sym 11658 $abc$40744$n6327_1
.sym 11659 array_muxed1[24]
.sym 11660 $abc$40744$n2308
.sym 11661 slave_sel_r[2]
.sym 11663 array_muxed1[18]
.sym 11666 basesoc_uart_tx_fifo_do_read
.sym 11668 $abc$40744$n6519
.sym 11669 $PACKER_VCC_NET
.sym 11670 $abc$40744$n6517
.sym 11672 array_muxed0[1]
.sym 11698 $abc$40744$n2363
.sym 11709 basesoc_uart_tx_fifo_do_read
.sym 11751 basesoc_uart_tx_fifo_do_read
.sym 11759 $abc$40744$n2363
.sym 11760 clk12_$glb_clk
.sym 11761 sys_rst_$glb_sr
.sym 11762 spiflash_bus_dat_r[20]
.sym 11763 spiflash_bus_dat_r[8]
.sym 11764 spiflash_bus_dat_r[23]
.sym 11765 spiflash_bus_dat_r[17]
.sym 11766 spiflash_bus_dat_r[19]
.sym 11767 spiflash_bus_dat_r[15]
.sym 11768 spiflash_bus_dat_r[16]
.sym 11769 spiflash_bus_dat_r[14]
.sym 11773 $abc$40744$n2479
.sym 11776 basesoc_uart_tx_fifo_wrport_we
.sym 11778 $abc$40744$n8240
.sym 11779 basesoc_uart_phy_sink_ready
.sym 11781 $PACKER_GND_NET
.sym 11782 basesoc_ctrl_reset_reset_r
.sym 11784 $abc$40744$n3988
.sym 11785 basesoc_uart_eventmanager_status_w[0]
.sym 11788 basesoc_adr[4]
.sym 11789 array_muxed1[21]
.sym 11790 array_muxed0[5]
.sym 11791 $abc$40744$n6495_1
.sym 11793 array_muxed1[29]
.sym 11796 array_muxed0[8]
.sym 11797 array_muxed1[26]
.sym 11805 $abc$40744$n6503_1
.sym 11806 $abc$40744$n6501_1
.sym 11810 slave_sel_r[1]
.sym 11818 $abc$40744$n6509_1
.sym 11823 spiflash_bus_dat_r[19]
.sym 11827 spiflash_bus_dat_r[20]
.sym 11829 spiflash_bus_dat_r[23]
.sym 11854 slave_sel_r[1]
.sym 11855 spiflash_bus_dat_r[19]
.sym 11856 $abc$40744$n6501_1
.sym 11873 spiflash_bus_dat_r[23]
.sym 11874 $abc$40744$n6509_1
.sym 11875 slave_sel_r[1]
.sym 11878 spiflash_bus_dat_r[20]
.sym 11879 $abc$40744$n6503_1
.sym 11880 slave_sel_r[1]
.sym 11883 clk12_$glb_clk
.sym 11884 $abc$40744$n231_$glb_sr
.sym 11891 $abc$40744$n2391
.sym 11892 basesoc_uart_tx_fifo_consume[1]
.sym 11894 basesoc_timer0_reload_storage[29]
.sym 11895 basesoc_timer0_reload_storage[29]
.sym 11900 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 11901 basesoc_dat_w[1]
.sym 11902 spiflash_bus_dat_r[14]
.sym 11903 basesoc_counter[0]
.sym 11906 spiflash_bus_dat_r[28]
.sym 11909 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 11910 VexRiscv._zz_130_[3]
.sym 11912 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 11913 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 11915 user_btn1
.sym 11916 basesoc_adr[4]
.sym 11917 VexRiscv.decode_to_execute_RS2[21]
.sym 11919 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 11920 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 11928 slave_sel_r[1]
.sym 11929 spiflash_bus_dat_r[17]
.sym 11931 $abc$40744$n6499_1
.sym 11952 spiflash_bus_dat_r[18]
.sym 11956 $abc$40744$n6497_1
.sym 11965 $abc$40744$n6499_1
.sym 11966 slave_sel_r[1]
.sym 11967 spiflash_bus_dat_r[18]
.sym 11984 $abc$40744$n6497_1
.sym 11985 slave_sel_r[1]
.sym 11986 spiflash_bus_dat_r[17]
.sym 12006 clk12_$glb_clk
.sym 12007 $abc$40744$n231_$glb_sr
.sym 12008 basesoc_vexriscv_dbus_adr[17]
.sym 12009 array_muxed1[21]
.sym 12010 array_muxed1[18]
.sym 12011 array_muxed1[29]
.sym 12013 array_muxed1[26]
.sym 12014 basesoc_vexriscv_dbus_adr[27]
.sym 12015 array_muxed1[19]
.sym 12020 basesoc_timer0_reload_storage[27]
.sym 12023 $abc$40744$n6507_1
.sym 12024 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 12025 VexRiscv._zz_35_[15]
.sym 12027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 12028 basesoc_adr[0]
.sym 12029 VexRiscv._zz_35_[7]
.sym 12030 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 12031 basesoc_timer0_reload_storage[30]
.sym 12032 array_muxed0[2]
.sym 12035 VexRiscv.decode_to_execute_RS2[18]
.sym 12037 VexRiscv._zz_130_[5]
.sym 12038 basesoc_we
.sym 12041 $abc$40744$n3794
.sym 12042 $abc$40744$n2511
.sym 12043 basesoc_counter[0]
.sym 12054 $abc$40744$n3988
.sym 12065 $abc$40744$n3794
.sym 12073 array_muxed0[4]
.sym 12079 csrbankarray_csrbank2_dat0_w[4]
.sym 12090 array_muxed0[4]
.sym 12118 $abc$40744$n3794
.sym 12119 $abc$40744$n3988
.sym 12121 csrbankarray_csrbank2_dat0_w[4]
.sym 12129 clk12_$glb_clk
.sym 12130 sys_rst_$glb_sr
.sym 12131 VexRiscv.lastStagePc[18]
.sym 12133 $abc$40744$n3836_1
.sym 12137 VexRiscv.lastStagePc[23]
.sym 12140 basesoc_vexriscv_ibus_adr[5]
.sym 12141 basesoc_vexriscv_ibus_adr[5]
.sym 12143 basesoc_vexriscv_ibus_adr[13]
.sym 12145 VexRiscv._zz_164_[21]
.sym 12147 basesoc_adr[4]
.sym 12149 basesoc_timer0_reload_storage[31]
.sym 12150 basesoc_vexriscv_dbus_adr[17]
.sym 12151 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 12153 basesoc_vexriscv_ibus_adr[9]
.sym 12155 array_muxed1[18]
.sym 12157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 12158 $abc$40744$n3815
.sym 12160 VexRiscv.lastStagePc[23]
.sym 12161 $PACKER_VCC_NET
.sym 12162 grant
.sym 12163 $abc$40744$n6519
.sym 12164 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 12166 $abc$40744$n8241
.sym 12183 basesoc_counter[0]
.sym 12199 $abc$40744$n2274
.sym 12224 basesoc_counter[0]
.sym 12251 $abc$40744$n2274
.sym 12252 clk12_$glb_clk
.sym 12253 sys_rst_$glb_sr
.sym 12256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 12259 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 12261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 12262 $abc$40744$n4843
.sym 12263 $abc$40744$n6527
.sym 12265 $abc$40744$n4843
.sym 12267 csrbankarray_csrbank2_dat0_w[0]
.sym 12268 basesoc_vexriscv_ibus_adr[17]
.sym 12269 basesoc_vexriscv_ibus_adr[28]
.sym 12272 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 12274 basesoc_counter[0]
.sym 12276 basesoc_counter[1]
.sym 12277 basesoc_uart_phy_storage[9]
.sym 12278 basesoc_timer0_reload_storage[25]
.sym 12280 basesoc_vexriscv_ibus_adr[27]
.sym 12281 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 12285 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 12288 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 12289 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 12306 VexRiscv._zz_41_[15]
.sym 12322 $abc$40744$n233
.sym 12335 VexRiscv._zz_41_[15]
.sym 12374 $abc$40744$n233
.sym 12375 clk12_$glb_clk
.sym 12384 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 12385 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 12389 eventmanager_pending_w[1]
.sym 12391 $abc$40744$n4843
.sym 12393 basesoc_adr[1]
.sym 12394 $abc$40744$n8241
.sym 12396 csrbankarray_csrbank2_dat0_w[7]
.sym 12398 basesoc_vexriscv_ibus_adr[4]
.sym 12399 $PACKER_VCC_NET
.sym 12401 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 12402 $abc$40744$n233
.sym 12403 user_btn1
.sym 12404 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 12405 VexRiscv.lastStagePc[15]
.sym 12406 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 12407 $abc$40744$n3675
.sym 12408 $abc$40744$n233
.sym 12409 $abc$40744$n2479
.sym 12410 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 12411 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 12412 VexRiscv.decode_to_execute_RS2[23]
.sym 12425 $PACKER_GND_NET
.sym 12445 $abc$40744$n2235
.sym 12466 $PACKER_GND_NET
.sym 12497 $abc$40744$n2235
.sym 12498 clk12_$glb_clk
.sym 12500 VexRiscv.lastStagePc[15]
.sym 12501 VexRiscv.lastStagePc[16]
.sym 12503 VexRiscv.lastStagePc[2]
.sym 12504 VexRiscv.lastStagePc[19]
.sym 12506 VexRiscv.lastStagePc[9]
.sym 12507 VexRiscv.lastStagePc[10]
.sym 12508 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 12509 VexRiscv._zz_323_[4]
.sym 12511 basesoc_vexriscv_ibus_adr[17]
.sym 12514 basesoc_vexriscv_ibus_adr[19]
.sym 12517 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 12519 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 12522 $abc$40744$n4261_1
.sym 12523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 12524 VexRiscv.CsrPlugin_hadException
.sym 12525 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 12526 basesoc_we
.sym 12527 $abc$40744$n8241
.sym 12529 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12530 eventmanager_status_w[1]
.sym 12531 VexRiscv.lastStagePc[10]
.sym 12533 basesoc_vexriscv_ibus_adr[4]
.sym 12534 $abc$40744$n2511
.sym 12535 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 12549 $abc$40744$n6667
.sym 12552 user_btn1
.sym 12566 sys_rst
.sym 12568 $abc$40744$n2479
.sym 12569 $abc$40744$n6659
.sym 12610 sys_rst
.sym 12611 $abc$40744$n6667
.sym 12612 user_btn1
.sym 12617 sys_rst
.sym 12618 $abc$40744$n6659
.sym 12619 user_btn1
.sym 12620 $abc$40744$n2479
.sym 12621 clk12_$glb_clk
.sym 12623 $abc$40744$n5311_1
.sym 12624 $abc$40744$n3679
.sym 12625 VexRiscv.CsrPlugin_exception
.sym 12626 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 12627 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 12628 $abc$40744$n5307_1
.sym 12629 VexRiscv.CsrPlugin_hadException
.sym 12630 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 12631 VexRiscv._zz_50_[7]
.sym 12632 $PACKER_VCC_NET
.sym 12633 $PACKER_VCC_NET
.sym 12634 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 12636 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 12637 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 12638 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 12640 basesoc_vexriscv_ibus_adr[4]
.sym 12642 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 12643 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 12644 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 12645 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 12647 $abc$40744$n3722_1
.sym 12648 VexRiscv.lastStagePc[23]
.sym 12649 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 12650 $abc$40744$n2627
.sym 12651 $abc$40744$n8241
.sym 12652 sys_rst
.sym 12653 $PACKER_VCC_NET
.sym 12655 $abc$40744$n6519
.sym 12656 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 12657 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 12658 $abc$40744$n3815
.sym 12667 eventmanager_status_w[1]
.sym 12669 $abc$40744$n3988
.sym 12670 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12675 user_btn1
.sym 12676 sys_rst
.sym 12678 $abc$40744$n172
.sym 12682 $abc$40744$n3815
.sym 12686 basesoc_we
.sym 12691 $abc$40744$n2647
.sym 12711 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12715 sys_rst
.sym 12716 $abc$40744$n3815
.sym 12717 $abc$40744$n3988
.sym 12718 basesoc_we
.sym 12721 user_btn1
.sym 12722 sys_rst
.sym 12724 eventmanager_status_w[1]
.sym 12736 $abc$40744$n172
.sym 12743 $abc$40744$n2647
.sym 12744 clk12_$glb_clk
.sym 12746 $abc$40744$n8241
.sym 12747 $abc$40744$n5336_1
.sym 12748 VexRiscv.CsrPlugin_mepc[10]
.sym 12749 $abc$40744$n4357_1
.sym 12750 $abc$40744$n5054
.sym 12752 $abc$40744$n4441_1
.sym 12753 $abc$40744$n5309_1
.sym 12754 $abc$40744$n235
.sym 12758 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 12759 VexRiscv.CsrPlugin_hadException
.sym 12761 basesoc_vexriscv_ibus_adr[12]
.sym 12762 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 12763 grant
.sym 12764 VexRiscv._zz_198_
.sym 12767 $abc$40744$n2633
.sym 12768 $abc$40744$n2479
.sym 12770 basesoc_timer0_reload_storage[25]
.sym 12771 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 12772 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 12773 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 12775 $abc$40744$n2479
.sym 12776 basesoc_vexriscv_ibus_adr[27]
.sym 12777 $abc$40744$n162
.sym 12778 VexRiscv.CsrPlugin_hadException
.sym 12779 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 12780 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 12781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 12789 $abc$40744$n2565
.sym 12792 $abc$40744$n3954
.sym 12793 $abc$40744$n166
.sym 12798 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12801 $abc$40744$n162
.sym 12802 $abc$40744$n160
.sym 12805 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 12811 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 12814 $abc$40744$n3950
.sym 12817 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 12820 $abc$40744$n166
.sym 12826 $abc$40744$n162
.sym 12834 $abc$40744$n160
.sym 12838 $abc$40744$n3954
.sym 12839 $abc$40744$n160
.sym 12840 $abc$40744$n162
.sym 12841 $abc$40744$n3950
.sym 12846 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 12851 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12857 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 12864 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 12866 $abc$40744$n2565
.sym 12867 clk12_$glb_clk
.sym 12868 VexRiscv.reset_$glb_sr
.sym 12869 VexRiscv.CsrPlugin_mepc[18]
.sym 12870 VexRiscv.CsrPlugin_mepc[23]
.sym 12871 $abc$40744$n5344
.sym 12873 $abc$40744$n5352_1
.sym 12874 $abc$40744$n5362
.sym 12876 VexRiscv.CsrPlugin_mepc[14]
.sym 12878 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 12879 VexRiscv._zz_35_[15]
.sym 12881 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 12883 VexRiscv._zz_79_[4]
.sym 12884 $abc$40744$n4357_1
.sym 12885 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 12887 $abc$40744$n4440_1
.sym 12888 $abc$40744$n8241
.sym 12889 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12890 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 12891 $PACKER_VCC_NET
.sym 12893 VexRiscv.lastStagePc[15]
.sym 12894 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 12895 $abc$40744$n233
.sym 12896 $abc$40744$n2586
.sym 12897 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 12898 VexRiscv._zz_201_[27]
.sym 12899 $abc$40744$n3675
.sym 12900 user_btn1
.sym 12901 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 12902 VexRiscv.CsrPlugin_mepc[18]
.sym 12903 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 12904 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 12912 $abc$40744$n6655
.sym 12913 $abc$40744$n166
.sym 12916 $abc$40744$n6663
.sym 12921 $abc$40744$n164
.sym 12923 sys_rst
.sym 12924 user_btn1
.sym 12925 $abc$40744$n6665
.sym 12927 $abc$40744$n168
.sym 12928 $abc$40744$n2479
.sym 12930 $abc$40744$n170
.sym 12932 $abc$40744$n6647
.sym 12946 $abc$40744$n168
.sym 12949 user_btn1
.sym 12950 sys_rst
.sym 12952 $abc$40744$n6663
.sym 12957 $abc$40744$n170
.sym 12962 sys_rst
.sym 12963 user_btn1
.sym 12964 $abc$40744$n6655
.sym 12967 sys_rst
.sym 12968 user_btn1
.sym 12969 $abc$40744$n6665
.sym 12973 $abc$40744$n168
.sym 12974 $abc$40744$n164
.sym 12975 $abc$40744$n166
.sym 12976 $abc$40744$n170
.sym 12981 $abc$40744$n164
.sym 12986 $abc$40744$n6647
.sym 12987 user_btn1
.sym 12988 sys_rst
.sym 12989 $abc$40744$n2479
.sym 12990 clk12_$glb_clk
.sym 12992 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 12993 $abc$40744$n5076_1
.sym 12994 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 12995 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 12997 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 12999 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 13001 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 13003 basesoc_timer0_reload_storage[30]
.sym 13004 $PACKER_VCC_NET
.sym 13005 VexRiscv._zz_35_[5]
.sym 13007 VexRiscv._zz_35_[24]
.sym 13008 VexRiscv._zz_35_[7]
.sym 13010 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 13012 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 13014 csrbankarray_csrbank2_addr0_w[0]
.sym 13015 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 13016 spiflash_bus_dat_r[17]
.sym 13017 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 13018 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 13019 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 13020 VexRiscv.lastStagePc[14]
.sym 13021 basesoc_vexriscv_ibus_adr[4]
.sym 13022 $abc$40744$n2511
.sym 13024 VexRiscv._zz_41_[26]
.sym 13025 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13026 $abc$40744$n5004
.sym 13039 csrbankarray_csrbank2_ctrl0_w[0]
.sym 13040 $PACKER_VCC_NET
.sym 13045 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 13048 csrbankarray_csrbank2_dat0_w[0]
.sym 13057 basesoc_adr[1]
.sym 13058 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 13063 basesoc_adr[0]
.sym 13066 csrbankarray_csrbank2_ctrl0_w[0]
.sym 13067 basesoc_adr[1]
.sym 13068 csrbankarray_csrbank2_dat0_w[0]
.sym 13069 basesoc_adr[0]
.sym 13072 $PACKER_VCC_NET
.sym 13086 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 13097 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 13112 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 13113 clk12_$glb_clk
.sym 13115 VexRiscv._zz_194_[11]
.sym 13116 $abc$40744$n5066
.sym 13118 $abc$40744$n5151_1
.sym 13119 $abc$40744$n5129
.sym 13120 $abc$40744$n5370_1
.sym 13121 $abc$40744$n2588
.sym 13122 VexRiscv._zz_194_[26]
.sym 13125 basesoc_dat_w[3]
.sym 13127 $abc$40744$n6007
.sym 13128 $PACKER_VCC_NET
.sym 13129 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 13131 VexRiscv._zz_323_[17]
.sym 13135 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 13136 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 13137 VexRiscv._zz_195_[6]
.sym 13138 VexRiscv._zz_323_[21]
.sym 13139 $abc$40744$n8241
.sym 13140 $abc$40744$n5129
.sym 13141 basesoc_vexriscv_ibus_adr[5]
.sym 13142 $abc$40744$n2627
.sym 13143 $abc$40744$n6519
.sym 13144 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 13145 $PACKER_VCC_NET
.sym 13146 VexRiscv._zz_171_[2]
.sym 13147 spiflash_bus_dat_r[28]
.sym 13148 VexRiscv._zz_194_[11]
.sym 13149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 13150 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 13158 VexRiscv._zz_41_[9]
.sym 13162 VexRiscv._zz_171_[2]
.sym 13166 VexRiscv._zz_41_[27]
.sym 13167 $abc$40744$n233
.sym 13184 VexRiscv._zz_41_[26]
.sym 13186 VexRiscv._zz_41_[8]
.sym 13204 VexRiscv._zz_41_[27]
.sym 13207 VexRiscv._zz_41_[26]
.sym 13215 VexRiscv._zz_171_[2]
.sym 13219 VexRiscv._zz_41_[8]
.sym 13227 VexRiscv._zz_41_[9]
.sym 13235 $abc$40744$n233
.sym 13236 clk12_$glb_clk
.sym 13238 $abc$40744$n5161_1
.sym 13239 $abc$40744$n5358_1
.sym 13240 $abc$40744$n4010
.sym 13241 VexRiscv.CsrPlugin_mepc[21]
.sym 13242 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13243 $abc$40744$n5117
.sym 13244 VexRiscv.CsrPlugin_mepc[25]
.sym 13245 VexRiscv.CsrPlugin_mepc[29]
.sym 13246 $abc$40744$n4843
.sym 13247 $abc$40744$n5370_1
.sym 13252 basesoc_vexriscv_ibus_adr[5]
.sym 13253 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 13254 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 13255 $abc$40744$n8240
.sym 13256 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 13257 VexRiscv._zz_194_[11]
.sym 13259 VexRiscv.CsrPlugin_mepc[15]
.sym 13260 VexRiscv.lastStagePc[27]
.sym 13262 basesoc_timer0_reload_storage[25]
.sym 13263 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13264 $abc$40744$n5151_1
.sym 13265 $abc$40744$n5076_1
.sym 13266 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 13267 $abc$40744$n5366
.sym 13268 basesoc_vexriscv_ibus_adr[27]
.sym 13269 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13270 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 13271 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 13272 VexRiscv._zz_194_[26]
.sym 13273 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 13280 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 13284 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 13288 VexRiscv._zz_321_
.sym 13292 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13297 $abc$40744$n2647
.sym 13299 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 13302 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 13305 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 13307 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 13310 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 13311 $auto$alumacc.cc:474:replace_alu$4057.C[1]
.sym 13313 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 13314 VexRiscv._zz_321_
.sym 13317 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 13319 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 13321 $auto$alumacc.cc:474:replace_alu$4057.C[1]
.sym 13323 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 13326 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13327 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 13329 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 13332 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 13333 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 13335 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 13337 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 13339 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 13343 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 13345 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 13351 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 13356 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 13358 $abc$40744$n2647
.sym 13359 clk12_$glb_clk
.sym 13361 $abc$40744$n2583
.sym 13362 $abc$40744$n6763
.sym 13363 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 13364 $abc$40744$n6733
.sym 13365 $abc$40744$n6759_1
.sym 13366 $abc$40744$n6767_1
.sym 13367 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 13368 $abc$40744$n6737_1
.sym 13370 VexRiscv._zz_321_
.sym 13371 basesoc_timer0_reload_storage[29]
.sym 13373 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 13374 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 13375 $abc$40744$n4824
.sym 13376 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 13377 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 13378 VexRiscv.CsrPlugin_mepc[29]
.sym 13379 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 13380 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13381 $abc$40744$n4843
.sym 13382 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 13383 basesoc_vexriscv_ibus_adr[7]
.sym 13385 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 13386 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 13387 $abc$40744$n4354
.sym 13388 $abc$40744$n4360
.sym 13389 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13390 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 13391 $abc$40744$n3675
.sym 13392 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 13393 VexRiscv.CsrPlugin_mepc[25]
.sym 13394 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 13395 VexRiscv.CsrPlugin_mepc[18]
.sym 13396 VexRiscv.lastStagePc[21]
.sym 13402 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 13406 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 13408 VexRiscv.CsrPlugin_mepc[25]
.sym 13409 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 13411 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 13416 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 13417 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 13420 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 13421 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 13425 $abc$40744$n4026
.sym 13429 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13430 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 13431 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13432 $abc$40744$n5004
.sym 13433 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 13435 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13437 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 13438 $abc$40744$n4026
.sym 13442 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 13449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 13453 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 13455 $abc$40744$n5004
.sym 13456 VexRiscv.CsrPlugin_mepc[25]
.sym 13462 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 13467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 13473 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 13478 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 13479 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 13480 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 13481 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13482 clk12_$glb_clk
.sym 13484 $abc$40744$n5068
.sym 13485 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 13486 $abc$40744$n5366
.sym 13487 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 13488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 13489 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 13490 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 13491 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 13496 $abc$40744$n4025
.sym 13497 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 13498 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 13499 VexRiscv._zz_35_[24]
.sym 13500 $abc$40744$n4853
.sym 13502 basesoc_vexriscv_ibus_adr[9]
.sym 13503 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 13504 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 13505 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 13506 $abc$40744$n4303
.sym 13508 spiflash_bus_dat_r[17]
.sym 13509 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 13510 $abc$40744$n2511
.sym 13511 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 13512 VexRiscv.lastStagePc[14]
.sym 13514 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13515 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 13516 VexRiscv._zz_323_[12]
.sym 13517 VexRiscv._zz_239_
.sym 13518 $abc$40744$n5004
.sym 13519 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 13526 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 13533 $abc$40744$n2583
.sym 13539 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 13552 $abc$40744$n8241
.sym 13554 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 13570 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 13578 $abc$40744$n2583
.sym 13583 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 13602 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 13604 $abc$40744$n8241
.sym 13605 clk12_$glb_clk
.sym 13607 $abc$40744$n5173_1
.sym 13608 $abc$40744$n5153_1
.sym 13609 $abc$40744$n6757
.sym 13610 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 13611 $abc$40744$n4212_1
.sym 13612 $abc$40744$n5163_1
.sym 13614 $abc$40744$n5141
.sym 13616 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 13619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 13620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 13621 $abc$40744$n4330
.sym 13624 basesoc_vexriscv_ibus_adr[8]
.sym 13625 $abc$40744$n4327
.sym 13626 $abc$40744$n4342
.sym 13627 $abc$40744$n4348
.sym 13628 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 13630 $abc$40744$n5124_1
.sym 13631 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 13632 VexRiscv.lastStagePc[26]
.sym 13633 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 13634 $abc$40744$n5163_1
.sym 13635 $PACKER_VCC_NET
.sym 13636 $abc$40744$n8241
.sym 13637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 13638 $abc$40744$n8241
.sym 13639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 13640 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 13641 $abc$40744$n4309
.sym 13642 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 13648 $abc$40744$n2235
.sym 13650 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 13653 $abc$40744$n3600
.sym 13654 basesoc_ctrl_reset_reset_r
.sym 13657 grant
.sym 13662 $abc$40744$n3612_1
.sym 13664 $abc$40744$n4843
.sym 13667 VexRiscv.CsrPlugin_mepc[18]
.sym 13672 $abc$40744$n6200
.sym 13675 $abc$40744$n2497
.sym 13678 $abc$40744$n5004
.sym 13679 basesoc_dat_w[2]
.sym 13681 $abc$40744$n4843
.sym 13684 $abc$40744$n6200
.sym 13694 VexRiscv.CsrPlugin_mepc[18]
.sym 13695 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 13696 $abc$40744$n5004
.sym 13702 basesoc_dat_w[2]
.sym 13711 $abc$40744$n3612_1
.sym 13712 $abc$40744$n2235
.sym 13713 $abc$40744$n3600
.sym 13714 grant
.sym 13724 basesoc_ctrl_reset_reset_r
.sym 13727 $abc$40744$n2497
.sym 13728 clk12_$glb_clk
.sym 13729 sys_rst_$glb_sr
.sym 13730 $abc$40744$n6815_1
.sym 13731 $abc$40744$n4213
.sym 13732 $abc$40744$n4216
.sym 13733 spiflash_bus_dat_r[18]
.sym 13734 spiflash_bus_dat_r[9]
.sym 13735 $abc$40744$n4217
.sym 13736 $abc$40744$n4214
.sym 13737 $abc$40744$n2591
.sym 13739 VexRiscv._zz_313_
.sym 13740 VexRiscv._zz_313_
.sym 13742 VexRiscv._zz_313_
.sym 13743 basesoc_vexriscv_ibus_adr[5]
.sym 13744 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 13746 $abc$40744$n5283_1
.sym 13747 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 13748 basesoc_vexriscv_ibus_adr[5]
.sym 13749 $abc$40744$n3600
.sym 13750 basesoc_ctrl_reset_reset_r
.sym 13752 $abc$40744$n4025
.sym 13753 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 13754 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 13755 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 13756 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13757 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 13758 basesoc_timer0_reload_storage[25]
.sym 13759 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 13760 VexRiscv._zz_194_[26]
.sym 13761 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 13762 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 13763 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 13764 basesoc_vexriscv_ibus_adr[27]
.sym 13765 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 13771 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 13773 $abc$40744$n2647
.sym 13776 $abc$40744$n4199
.sym 13778 $abc$40744$n4201
.sym 13779 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 13780 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 13781 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 13782 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 13784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 13786 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13787 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 13788 VexRiscv.CsrPlugin_mepc[24]
.sym 13789 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 13790 $abc$40744$n5004
.sym 13794 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 13795 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 13796 $abc$40744$n4202
.sym 13798 $abc$40744$n4200_1
.sym 13799 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 13800 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 13804 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 13805 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 13806 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 13807 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 13813 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 13816 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 13822 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 13824 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 13828 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 13829 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 13830 $abc$40744$n4202
.sym 13831 $abc$40744$n4199
.sym 13834 $abc$40744$n4201
.sym 13835 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 13836 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 13837 $abc$40744$n4200_1
.sym 13840 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 13841 $abc$40744$n5004
.sym 13843 VexRiscv.CsrPlugin_mepc[24]
.sym 13847 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13848 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 13850 $abc$40744$n2647
.sym 13851 clk12_$glb_clk
.sym 13853 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 13854 $abc$40744$n4202
.sym 13855 $abc$40744$n5374
.sym 13856 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 13857 $abc$40744$n4215_1
.sym 13858 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 13859 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 13860 $abc$40744$n6669_1
.sym 13861 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 13862 VexRiscv._zz_41_[19]
.sym 13865 basesoc_vexriscv_ibus_adr[24]
.sym 13867 $abc$40744$n3983
.sym 13868 spiflash_bus_dat_r[18]
.sym 13869 $abc$40744$n2647
.sym 13870 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 13871 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 13872 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 13873 $abc$40744$n5859
.sym 13874 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 13875 $abc$40744$n4198
.sym 13876 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 13877 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 13878 basesoc_vexriscv_ibus_adr[23]
.sym 13879 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 13880 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 13881 $abc$40744$n6814_1
.sym 13883 VexRiscv.lastStagePc[21]
.sym 13884 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 13886 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 13887 $abc$40744$n2591
.sym 13888 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 13899 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 13909 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 13913 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 13916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13919 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 13921 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 13922 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 13927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 13935 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 13939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 13945 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 13954 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 13960 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 13965 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 13972 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 13973 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 13974 clk12_$glb_clk
.sym 13976 $abc$40744$n6814_1
.sym 13977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 13978 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 13979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 13980 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 13981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 13982 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 13983 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 13988 VexRiscv._zz_35_[5]
.sym 13990 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 13991 $abc$40744$n2565
.sym 13992 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 13993 $abc$40744$n2497
.sym 13994 $abc$40744$n2644
.sym 13996 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 13997 basesoc_dat_w[2]
.sym 13998 $abc$40744$n4853
.sym 14001 VexRiscv._zz_323_[12]
.sym 14002 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 14003 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 14004 VexRiscv._zz_288_[8]
.sym 14006 $abc$40744$n4524
.sym 14007 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 14008 VexRiscv.lastStagePc[14]
.sym 14009 VexRiscv._zz_239_
.sym 14010 basesoc_vexriscv_ibus_adr[21]
.sym 14011 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 14018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 14019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 14021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 14022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 14024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 14025 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 14028 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 14029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 14042 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 14053 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 14058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 14063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 14069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 14077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 14082 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 14088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 14095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 14096 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 14097 clk12_$glb_clk
.sym 14099 $abc$40744$n7822
.sym 14100 $abc$40744$n4524
.sym 14101 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 14102 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 14103 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 14104 $abc$40744$n7833
.sym 14105 $abc$40744$n5555
.sym 14106 $abc$40744$n4578_1
.sym 14107 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 14108 $PACKER_VCC_NET
.sym 14109 $PACKER_VCC_NET
.sym 14111 basesoc_vexriscv_ibus_adr[7]
.sym 14113 basesoc_vexriscv_ibus_adr[20]
.sym 14116 VexRiscv._zz_323_[21]
.sym 14117 basesoc_vexriscv_ibus_adr[11]
.sym 14118 VexRiscv._zz_195_[4]
.sym 14119 basesoc_vexriscv_ibus_adr[28]
.sym 14121 basesoc_vexriscv_ibus_adr[6]
.sym 14123 $PACKER_VCC_NET
.sym 14124 $abc$40744$n8241
.sym 14125 $abc$40744$n2565
.sym 14127 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 14129 $abc$40744$n8241
.sym 14133 $abc$40744$n233
.sym 14134 basesoc_vexriscv_ibus_adr[12]
.sym 14140 VexRiscv._zz_195_[7]
.sym 14142 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 14143 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 14144 VexRiscv._zz_195_[4]
.sym 14146 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 14148 VexRiscv._zz_313_
.sym 14151 $abc$40744$n2565
.sym 14152 VexRiscv._zz_196_[2]
.sym 14153 VexRiscv._zz_195_[6]
.sym 14154 VexRiscv._zz_195_[2]
.sym 14156 VexRiscv._zz_196_[32]
.sym 14159 VexRiscv._zz_195_[5]
.sym 14167 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 14173 VexRiscv._zz_196_[32]
.sym 14174 VexRiscv._zz_196_[2]
.sym 14176 VexRiscv._zz_195_[2]
.sym 14180 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 14185 VexRiscv._zz_195_[4]
.sym 14186 VexRiscv._zz_195_[5]
.sym 14188 VexRiscv._zz_313_
.sym 14194 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 14198 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 14203 VexRiscv._zz_313_
.sym 14204 VexRiscv._zz_195_[7]
.sym 14206 VexRiscv._zz_195_[6]
.sym 14211 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 14219 $abc$40744$n2565
.sym 14220 clk12_$glb_clk
.sym 14221 VexRiscv.reset_$glb_sr
.sym 14222 $abc$40744$n5543
.sym 14223 $abc$40744$n5549
.sym 14224 $abc$40744$n5573
.sym 14225 VexRiscv.lastStagePc[24]
.sym 14226 $abc$40744$n5364_1
.sym 14227 VexRiscv.lastStagePc[21]
.sym 14228 $abc$40744$n5558_1
.sym 14229 $abc$40744$n5567
.sym 14234 $abc$40744$n4228
.sym 14236 VexRiscv._zz_195_[4]
.sym 14237 VexRiscv._zz_195_[3]
.sym 14240 VexRiscv._zz_195_[3]
.sym 14242 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 14245 VexRiscv._zz_195_[2]
.sym 14246 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 14249 basesoc_timer0_reload_storage[25]
.sym 14252 VexRiscv._zz_194_[26]
.sym 14254 VexRiscv._zz_195_[12]
.sym 14255 VexRiscv._zz_201_[24]
.sym 14256 VexRiscv._zz_195_[8]
.sym 14263 $abc$40744$n5546_1
.sym 14268 $abc$40744$n5554_1
.sym 14269 VexRiscv._zz_195_[2]
.sym 14271 VexRiscv._zz_195_[7]
.sym 14273 $abc$40744$n5548_1
.sym 14274 VexRiscv._zz_321_
.sym 14275 VexRiscv._zz_195_[4]
.sym 14277 $abc$40744$n5555
.sym 14278 VexRiscv._zz_195_[3]
.sym 14280 $abc$40744$n5557
.sym 14282 $abc$40744$n5542_1
.sym 14285 $abc$40744$n5558_1
.sym 14287 $abc$40744$n5543
.sym 14288 $abc$40744$n5549
.sym 14289 $abc$40744$n5545
.sym 14290 VexRiscv._zz_195_[8]
.sym 14293 VexRiscv._zz_313_
.sym 14296 $abc$40744$n5558_1
.sym 14298 VexRiscv._zz_321_
.sym 14299 $abc$40744$n5557
.sym 14302 VexRiscv._zz_313_
.sym 14303 VexRiscv._zz_195_[8]
.sym 14304 VexRiscv._zz_195_[7]
.sym 14309 VexRiscv._zz_313_
.sym 14310 VexRiscv._zz_195_[3]
.sym 14311 VexRiscv._zz_195_[4]
.sym 14315 VexRiscv._zz_195_[2]
.sym 14316 VexRiscv._zz_313_
.sym 14317 VexRiscv._zz_195_[3]
.sym 14320 VexRiscv._zz_321_
.sym 14322 $abc$40744$n5549
.sym 14323 $abc$40744$n5548_1
.sym 14326 $abc$40744$n5555
.sym 14327 VexRiscv._zz_321_
.sym 14328 $abc$40744$n5554_1
.sym 14332 VexRiscv._zz_321_
.sym 14333 $abc$40744$n5542_1
.sym 14335 $abc$40744$n5543
.sym 14338 $abc$40744$n5545
.sym 14339 $abc$40744$n5546_1
.sym 14341 VexRiscv._zz_321_
.sym 14343 clk12_$glb_clk
.sym 14344 $abc$40744$n233_$glb_sr
.sym 14345 $abc$40744$n5572_1
.sym 14346 $abc$40744$n5566_1
.sym 14347 VexRiscv._zz_195_[12]
.sym 14348 VexRiscv._zz_195_[8]
.sym 14349 VexRiscv._zz_195_[10]
.sym 14350 VexRiscv._zz_195_[11]
.sym 14351 $abc$40744$n5570_1
.sym 14352 $abc$40744$n5569
.sym 14354 VexRiscv._zz_35_[15]
.sym 14357 VexRiscv._zz_195_[7]
.sym 14358 $abc$40744$n7810
.sym 14359 VexRiscv._zz_195_[6]
.sym 14363 VexRiscv._zz_195_[9]
.sym 14364 VexRiscv._zz_201_[25]
.sym 14365 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 14366 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 14367 VexRiscv._zz_195_[4]
.sym 14368 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 14369 $abc$40744$n5573
.sym 14370 VexRiscv._zz_195_[9]
.sym 14373 basesoc_dat_w[7]
.sym 14374 VexRiscv._zz_195_[4]
.sym 14375 VexRiscv.lastStagePc[21]
.sym 14376 VexRiscv._zz_195_[6]
.sym 14378 VexRiscv._zz_195_[2]
.sym 14388 $abc$40744$n2438
.sym 14391 basesoc_dat_w[6]
.sym 14392 VexRiscv._zz_195_[9]
.sym 14393 basesoc_dat_w[5]
.sym 14398 VexRiscv._zz_196_[8]
.sym 14399 basesoc_dat_w[7]
.sym 14402 VexRiscv._zz_196_[32]
.sym 14403 basesoc_dat_w[1]
.sym 14404 basesoc_dat_w[3]
.sym 14406 VexRiscv._zz_195_[10]
.sym 14407 VexRiscv._zz_313_
.sym 14413 VexRiscv._zz_195_[8]
.sym 14422 basesoc_dat_w[6]
.sym 14428 basesoc_dat_w[3]
.sym 14431 VexRiscv._zz_195_[9]
.sym 14433 VexRiscv._zz_195_[8]
.sym 14434 VexRiscv._zz_313_
.sym 14437 basesoc_dat_w[5]
.sym 14443 VexRiscv._zz_195_[10]
.sym 14444 VexRiscv._zz_313_
.sym 14445 VexRiscv._zz_195_[9]
.sym 14450 VexRiscv._zz_196_[32]
.sym 14451 VexRiscv._zz_196_[8]
.sym 14452 VexRiscv._zz_195_[8]
.sym 14455 basesoc_dat_w[7]
.sym 14461 basesoc_dat_w[1]
.sym 14465 $abc$40744$n2438
.sym 14466 clk12_$glb_clk
.sym 14467 sys_rst_$glb_sr
.sym 14468 $abc$40744$n5612_1
.sym 14469 VexRiscv._zz_195_[18]
.sym 14470 $abc$40744$n5611
.sym 14471 $abc$40744$n5599
.sym 14472 VexRiscv._zz_195_[25]
.sym 14473 VexRiscv._zz_195_[21]
.sym 14474 $abc$40744$n5591
.sym 14475 $abc$40744$n5600_1
.sym 14482 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 14483 VexRiscv._zz_195_[8]
.sym 14485 $abc$40744$n5561
.sym 14491 VexRiscv._zz_195_[12]
.sym 14492 VexRiscv.lastStagePc[14]
.sym 14495 VexRiscv._zz_195_[22]
.sym 14496 VexRiscv._zz_195_[9]
.sym 14500 VexRiscv._zz_195_[1]
.sym 14510 $abc$40744$n5539
.sym 14513 VexRiscv._zz_194_[31]
.sym 14514 VexRiscv._zz_196_[32]
.sym 14515 VexRiscv._zz_321_
.sym 14517 VexRiscv._zz_195_[1]
.sym 14521 $abc$40744$n5563
.sym 14522 $abc$40744$n5564_1
.sym 14526 $PACKER_VCC_NET
.sym 14527 VexRiscv._zz_313_
.sym 14532 $abc$40744$n7810
.sym 14536 $abc$40744$n5540_1
.sym 14537 VexRiscv._zz_196_[0]
.sym 14538 VexRiscv._zz_195_[2]
.sym 14542 $abc$40744$n5540_1
.sym 14543 $abc$40744$n5539
.sym 14544 VexRiscv._zz_321_
.sym 14549 VexRiscv._zz_313_
.sym 14550 VexRiscv._zz_195_[1]
.sym 14551 VexRiscv._zz_195_[2]
.sym 14560 VexRiscv._zz_196_[0]
.sym 14561 VexRiscv._zz_194_[31]
.sym 14562 VexRiscv._zz_196_[32]
.sym 14566 VexRiscv._zz_194_[31]
.sym 14567 $abc$40744$n7810
.sym 14569 $PACKER_VCC_NET
.sym 14578 $abc$40744$n5564_1
.sym 14579 $abc$40744$n5563
.sym 14580 VexRiscv._zz_321_
.sym 14589 clk12_$glb_clk
.sym 14590 $abc$40744$n233_$glb_sr
.sym 14591 $abc$40744$n5597
.sym 14592 $abc$40744$n5354
.sym 14593 VexRiscv.CsrPlugin_mepc[19]
.sym 14594 $abc$40744$n5590_1
.sym 14595 $abc$40744$n5594_1
.sym 14596 $abc$40744$n5603
.sym 14597 $abc$40744$n5322_1
.sym 14598 VexRiscv.CsrPlugin_mepc[3]
.sym 14604 VexRiscv._zz_195_[14]
.sym 14606 VexRiscv._zz_195_[24]
.sym 14612 VexRiscv._zz_195_[18]
.sym 14615 VexRiscv._zz_195_[19]
.sym 14616 VexRiscv.CsrPlugin_hadException
.sym 14623 $PACKER_VCC_NET
.sym 14625 VexRiscv._zz_321_
.sym 14626 $abc$40744$n8241
.sym 14650 $abc$40744$n2497
.sym 14651 basesoc_dat_w[1]
.sym 14671 basesoc_dat_w[1]
.sym 14711 $abc$40744$n2497
.sym 14712 clk12_$glb_clk
.sym 14713 sys_rst_$glb_sr
.sym 14715 VexRiscv._zz_195_[22]
.sym 14716 $abc$40744$n5596_1
.sym 14718 $abc$40744$n5593
.sym 14720 VexRiscv._zz_195_[19]
.sym 14721 VexRiscv._zz_195_[20]
.sym 14722 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 14729 csrbankarray_csrbank2_dat0_w[6]
.sym 14736 VexRiscv._zz_196_[32]
.sym 14838 VexRiscv.lastStagePc[3]
.sym 14851 VexRiscv._zz_195_[29]
.sym 14852 csrbankarray_csrbank2_dat0_w[2]
.sym 14856 basesoc_adr[1]
.sym 14985 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 15065 spram_datain01[6]
.sym 15066 spram_datain11[6]
.sym 15072 array_muxed0[12]
.sym 15079 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 15082 VexRiscv.decode_to_execute_RS2[26]
.sym 15102 $abc$40744$n5859
.sym 15103 $abc$40744$n5859
.sym 15105 array_muxed1[20]
.sym 15108 $abc$40744$n5859
.sym 15118 array_muxed1[28]
.sym 15126 array_muxed1[19]
.sym 15132 array_muxed1[26]
.sym 15136 $abc$40744$n5859
.sym 15138 array_muxed1[26]
.sym 15141 array_muxed1[20]
.sym 15143 $abc$40744$n5859
.sym 15147 $abc$40744$n5859
.sym 15150 array_muxed1[19]
.sym 15153 array_muxed1[26]
.sym 15154 $abc$40744$n5859
.sym 15160 array_muxed1[20]
.sym 15161 $abc$40744$n5859
.sym 15165 array_muxed1[19]
.sym 15166 $abc$40744$n5859
.sym 15171 $abc$40744$n5859
.sym 15173 array_muxed1[28]
.sym 15179 $abc$40744$n5859
.sym 15180 array_muxed1[28]
.sym 15193 slave_sel_r[1]
.sym 15199 spiflash_bus_dat_r[9]
.sym 15201 $abc$40744$n5859
.sym 15208 $abc$40744$n5859
.sym 15210 $abc$40744$n5859
.sym 15211 $abc$40744$n6324_1
.sym 15238 array_muxed1[20]
.sym 15242 spiflash_bus_dat_r[21]
.sym 15243 slave_sel[1]
.sym 15244 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 15245 basesoc_uart_tx_fifo_consume[0]
.sym 15247 array_muxed1[19]
.sym 15251 $abc$40744$n2363
.sym 15258 array_muxed1[28]
.sym 15274 spiflash_bus_dat_r[21]
.sym 15281 array_muxed1[31]
.sym 15286 $abc$40744$n5859
.sym 15289 $abc$40744$n6505_1
.sym 15294 slave_sel_r[1]
.sym 15317 array_muxed1[31]
.sym 15318 $abc$40744$n5859
.sym 15328 $abc$40744$n6505_1
.sym 15329 spiflash_bus_dat_r[21]
.sym 15331 slave_sel_r[1]
.sym 15340 $abc$40744$n5859
.sym 15341 array_muxed1[31]
.sym 15345 clk12_$glb_clk
.sym 15346 $abc$40744$n231_$glb_sr
.sym 15349 basesoc_ctrl_storage[17]
.sym 15351 basesoc_ctrl_storage[23]
.sym 15353 basesoc_ctrl_storage[16]
.sym 15355 basesoc_timer0_load_storage[31]
.sym 15356 slave_sel_r[1]
.sym 15357 spiflash_bus_dat_r[8]
.sym 15358 VexRiscv.CsrPlugin_mepc[18]
.sym 15362 basesoc_dat_w[3]
.sym 15363 array_muxed0[1]
.sym 15371 basesoc_uart_tx_fifo_level0[4]
.sym 15374 $abc$40744$n6523_1
.sym 15375 array_muxed1[28]
.sym 15377 basesoc_uart_tx_fifo_consume[0]
.sym 15380 VexRiscv._zz_171_[1]
.sym 15403 basesoc_uart_tx_fifo_consume[0]
.sym 15406 $PACKER_VCC_NET
.sym 15415 $abc$40744$n2367
.sym 15464 basesoc_uart_tx_fifo_consume[0]
.sym 15466 $PACKER_VCC_NET
.sym 15467 $abc$40744$n2367
.sym 15468 clk12_$glb_clk
.sym 15469 sys_rst_$glb_sr
.sym 15470 array_muxed1[28]
.sym 15473 $abc$40744$n2367
.sym 15481 VexRiscv.lastStagePc[19]
.sym 15483 array_muxed0[3]
.sym 15484 spiflash_bus_dat_r[9]
.sym 15487 basesoc_adr[4]
.sym 15488 array_muxed1[30]
.sym 15492 basesoc_uart_phy_tx_busy
.sym 15496 $abc$40744$n2391
.sym 15497 array_muxed0[3]
.sym 15498 basesoc_ctrl_storage[23]
.sym 15499 slave_sel_r[1]
.sym 15500 spiflash_bus_dat_r[22]
.sym 15501 basesoc_ctrl_reset_reset_r
.sym 15504 spiflash_bus_dat_r[29]
.sym 15505 basesoc_uart_tx_fifo_consume[0]
.sym 15511 spiflash_bus_dat_r[20]
.sym 15513 $abc$40744$n2511
.sym 15517 basesoc_uart_phy_sink_ready
.sym 15519 $abc$40744$n3865
.sym 15521 array_muxed0[3]
.sym 15525 basesoc_uart_phy_sink_valid
.sym 15527 spiflash_bus_dat_r[21]
.sym 15530 $abc$40744$n2367
.sym 15531 basesoc_uart_tx_fifo_level0[4]
.sym 15532 array_muxed0[4]
.sym 15535 $abc$40744$n3983
.sym 15544 spiflash_bus_dat_r[20]
.sym 15545 $abc$40744$n3983
.sym 15547 array_muxed0[3]
.sym 15556 basesoc_uart_tx_fifo_level0[4]
.sym 15557 $abc$40744$n3865
.sym 15570 basesoc_uart_phy_sink_ready
.sym 15571 $abc$40744$n2367
.sym 15574 $abc$40744$n3865
.sym 15575 basesoc_uart_phy_sink_ready
.sym 15576 basesoc_uart_phy_sink_valid
.sym 15577 basesoc_uart_tx_fifo_level0[4]
.sym 15586 $abc$40744$n3983
.sym 15587 spiflash_bus_dat_r[21]
.sym 15588 array_muxed0[4]
.sym 15590 $abc$40744$n2511
.sym 15591 clk12_$glb_clk
.sym 15592 sys_rst_$glb_sr
.sym 15593 $abc$40744$n2511
.sym 15595 spiflash_bus_dat_r[30]
.sym 15596 spiflash_bus_dat_r[29]
.sym 15600 spiflash_bus_dat_r[31]
.sym 15603 spiflash_bus_dat_r[17]
.sym 15604 VexRiscv.lastStagePc[18]
.sym 15605 $abc$40744$n3865
.sym 15606 user_btn1
.sym 15607 basesoc_uart_tx_fifo_do_read
.sym 15610 array_muxed1[31]
.sym 15611 spiflash_bus_dat_r[2]
.sym 15613 basesoc_adr[4]
.sym 15618 array_muxed0[4]
.sym 15619 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 15620 basesoc_uart_tx_fifo_consume[1]
.sym 15621 array_muxed1[20]
.sym 15624 array_muxed0[6]
.sym 15627 spiflash_bus_dat_r[8]
.sym 15628 $abc$40744$n5851
.sym 15634 spiflash_bus_dat_r[13]
.sym 15636 $abc$40744$n2511
.sym 15639 array_muxed0[1]
.sym 15640 array_muxed0[2]
.sym 15641 spiflash_bus_dat_r[14]
.sym 15644 spiflash_bus_dat_r[23]
.sym 15646 spiflash_bus_dat_r[19]
.sym 15648 array_muxed0[6]
.sym 15649 spiflash_bus_dat_r[22]
.sym 15650 spiflash_bus_dat_r[18]
.sym 15655 array_muxed0[5]
.sym 15657 spiflash_bus_dat_r[31]
.sym 15658 array_muxed0[13]
.sym 15662 array_muxed0[12]
.sym 15663 $abc$40744$n3983
.sym 15664 spiflash_bus_dat_r[16]
.sym 15667 array_muxed0[2]
.sym 15669 $abc$40744$n3983
.sym 15670 spiflash_bus_dat_r[19]
.sym 15673 array_muxed0[6]
.sym 15674 $abc$40744$n3983
.sym 15675 spiflash_bus_dat_r[23]
.sym 15679 spiflash_bus_dat_r[22]
.sym 15680 array_muxed0[5]
.sym 15681 $abc$40744$n3983
.sym 15685 spiflash_bus_dat_r[16]
.sym 15688 $abc$40744$n3983
.sym 15691 spiflash_bus_dat_r[18]
.sym 15692 array_muxed0[1]
.sym 15693 $abc$40744$n3983
.sym 15697 spiflash_bus_dat_r[14]
.sym 15698 $abc$40744$n3983
.sym 15699 array_muxed0[13]
.sym 15703 $abc$40744$n3983
.sym 15706 spiflash_bus_dat_r[31]
.sym 15710 spiflash_bus_dat_r[13]
.sym 15711 array_muxed0[12]
.sym 15712 $abc$40744$n3983
.sym 15713 $abc$40744$n2511
.sym 15714 clk12_$glb_clk
.sym 15715 sys_rst_$glb_sr
.sym 15717 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 15721 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 15722 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 15723 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 15728 spiflash_bus_dat_r[13]
.sym 15729 basesoc_we
.sym 15730 spiflash_bus_dat_r[15]
.sym 15732 $abc$40744$n3794
.sym 15735 $abc$40744$n2511
.sym 15736 array_muxed0[2]
.sym 15738 $abc$40744$n5859
.sym 15741 $abc$40744$n3676
.sym 15743 array_muxed1[19]
.sym 15745 slave_sel[1]
.sym 15746 VexRiscv._zz_171_[0]
.sym 15747 VexRiscv.decode_to_execute_RS2[19]
.sym 15749 spiflash_bus_dat_r[16]
.sym 15750 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 15767 basesoc_uart_tx_fifo_do_read
.sym 15768 $abc$40744$n2391
.sym 15772 basesoc_uart_tx_fifo_consume[1]
.sym 15775 basesoc_uart_tx_fifo_consume[0]
.sym 15776 sys_rst
.sym 15826 basesoc_uart_tx_fifo_consume[0]
.sym 15827 sys_rst
.sym 15829 basesoc_uart_tx_fifo_do_read
.sym 15835 basesoc_uart_tx_fifo_consume[1]
.sym 15836 $abc$40744$n2391
.sym 15837 clk12_$glb_clk
.sym 15838 sys_rst_$glb_sr
.sym 15840 VexRiscv._zz_164_[21]
.sym 15843 VexRiscv._zz_164_[23]
.sym 15844 $abc$40744$n5851
.sym 15845 VexRiscv._zz_164_[4]
.sym 15846 $abc$40744$n5847
.sym 15847 basesoc_timer0_load_storage[23]
.sym 15850 VexRiscv.CsrPlugin_hadException
.sym 15851 $abc$40744$n6517
.sym 15852 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 15853 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 15855 $abc$40744$n3815
.sym 15856 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 15860 $PACKER_VCC_NET
.sym 15861 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 15866 $abc$40744$n6523_1
.sym 15867 basesoc_counter[1]
.sym 15869 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 15871 $abc$40744$n8240
.sym 15872 VexRiscv._zz_171_[1]
.sym 15873 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 15874 basesoc_uart_tx_fifo_consume[1]
.sym 15882 $abc$40744$n8240
.sym 15883 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 15884 $abc$40744$n5853
.sym 15885 VexRiscv._zz_130_[3]
.sym 15890 VexRiscv._zz_130_[2]
.sym 15892 VexRiscv.decode_to_execute_RS2[21]
.sym 15896 VexRiscv._zz_171_[1]
.sym 15897 VexRiscv.decode_to_execute_RS2[26]
.sym 15900 VexRiscv._zz_130_[5]
.sym 15903 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 15906 VexRiscv.decode_to_execute_RS2[18]
.sym 15907 VexRiscv.decode_to_execute_RS2[19]
.sym 15908 VexRiscv.decode_to_execute_RS2[29]
.sym 15911 $abc$40744$n5847
.sym 15916 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 15920 VexRiscv._zz_171_[1]
.sym 15921 VexRiscv.decode_to_execute_RS2[21]
.sym 15922 VexRiscv._zz_130_[5]
.sym 15925 VexRiscv._zz_171_[1]
.sym 15926 VexRiscv.decode_to_execute_RS2[18]
.sym 15928 VexRiscv._zz_130_[2]
.sym 15932 VexRiscv._zz_171_[1]
.sym 15933 VexRiscv.decode_to_execute_RS2[29]
.sym 15934 $abc$40744$n5853
.sym 15943 VexRiscv.decode_to_execute_RS2[26]
.sym 15944 $abc$40744$n5847
.sym 15946 VexRiscv._zz_171_[1]
.sym 15950 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 15955 VexRiscv._zz_130_[3]
.sym 15956 VexRiscv._zz_171_[1]
.sym 15958 VexRiscv.decode_to_execute_RS2[19]
.sym 15959 $abc$40744$n8240
.sym 15960 clk12_$glb_clk
.sym 15962 basesoc_counter[1]
.sym 15963 $abc$40744$n3838_1
.sym 15964 slave_sel[1]
.sym 15965 $abc$40744$n3835_1
.sym 15966 slave_sel[2]
.sym 15969 slave_sel[0]
.sym 15970 array_muxed0[12]
.sym 15971 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 15974 array_muxed0[5]
.sym 15975 basesoc_timer0_reload_storage[25]
.sym 15976 $abc$40744$n6495_1
.sym 15979 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 15980 $abc$40744$n9
.sym 15981 basesoc_vexriscv_ibus_adr[8]
.sym 15982 array_muxed0[8]
.sym 15987 slave_sel_r[1]
.sym 15989 spiflash_bus_dat_r[29]
.sym 15993 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 15995 basesoc_ctrl_storage[23]
.sym 15996 $abc$40744$n3719_1
.sym 15997 grant
.sym 16008 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 16009 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 16017 basesoc_vexriscv_dbus_adr[27]
.sym 16021 $abc$40744$n8241
.sym 16025 basesoc_vexriscv_ibus_adr[27]
.sym 16033 grant
.sym 16038 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 16048 basesoc_vexriscv_ibus_adr[27]
.sym 16049 basesoc_vexriscv_dbus_adr[27]
.sym 16051 grant
.sym 16075 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 16082 $abc$40744$n8241
.sym 16083 clk12_$glb_clk
.sym 16087 VexRiscv._zz_257_[3]
.sym 16088 VexRiscv._zz_257_[4]
.sym 16089 eventmanager_pending_w[1]
.sym 16093 basesoc_uart_phy_rx_reg[2]
.sym 16095 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 16097 VexRiscv._zz_130_[3]
.sym 16099 VexRiscv.decode_to_execute_RS2[23]
.sym 16102 slave_sel[0]
.sym 16103 VexRiscv.decode_to_execute_RS2[21]
.sym 16104 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 16105 $abc$40744$n233
.sym 16106 $abc$40744$n3675
.sym 16107 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 16110 array_muxed0[4]
.sym 16111 $abc$40744$n3721_1
.sym 16116 array_muxed0[6]
.sym 16117 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 16118 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16120 VexRiscv._zz_191_
.sym 16133 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 16144 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 16156 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 16171 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 16191 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 16203 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 16205 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 16206 clk12_$glb_clk
.sym 16208 $abc$40744$n4261_1
.sym 16209 VexRiscv._zz_29_
.sym 16210 VexRiscv._zz_161_
.sym 16211 $abc$40744$n7814
.sym 16212 VexRiscv._zz_51_
.sym 16213 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 16214 $abc$40744$n4012
.sym 16215 $abc$40744$n7816
.sym 16218 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 16219 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 16220 VexRiscv._zz_130_[6]
.sym 16222 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 16223 VexRiscv._zz_130_[5]
.sym 16224 VexRiscv.decode_to_execute_RS2[18]
.sym 16225 VexRiscv.CsrPlugin_hadException
.sym 16226 basesoc_counter[0]
.sym 16228 $abc$40744$n2473
.sym 16229 eventmanager_status_w[1]
.sym 16230 VexRiscv.CsrPlugin_mtval[4]
.sym 16231 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16232 VexRiscv._zz_257_[3]
.sym 16238 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 16239 $abc$40744$n7816
.sym 16240 VexRiscv._zz_41_[18]
.sym 16241 $abc$40744$n3676
.sym 16242 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 16243 VexRiscv.lastStagePc[2]
.sym 16267 $PACKER_GND_NET
.sym 16276 $abc$40744$n2598
.sym 16325 $PACKER_GND_NET
.sym 16328 $abc$40744$n2598
.sym 16329 clk12_$glb_clk
.sym 16331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 16332 $abc$40744$n7818
.sym 16333 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 16334 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 16335 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 16337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 16338 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 16339 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 16340 VexRiscv._zz_323_[23]
.sym 16341 VexRiscv._zz_323_[23]
.sym 16342 VexRiscv.decode_to_execute_RS2[23]
.sym 16343 $abc$40744$n5552
.sym 16344 $abc$40744$n3722_1
.sym 16345 VexRiscv._zz_198_
.sym 16348 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 16349 sys_rst
.sym 16350 $abc$40744$n8241
.sym 16351 grant
.sym 16352 VexRiscv._zz_29_
.sym 16353 $abc$40744$n2627
.sym 16354 VexRiscv._zz_161_
.sym 16355 $abc$40744$n5233
.sym 16356 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16357 $abc$40744$n5230
.sym 16358 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 16359 VexRiscv._zz_171_[1]
.sym 16360 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 16361 VexRiscv.CsrPlugin_mtval[10]
.sym 16363 $abc$40744$n4012
.sym 16364 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 16365 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 16366 $abc$40744$n5236
.sym 16382 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 16383 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 16384 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 16389 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 16390 $abc$40744$n8241
.sym 16396 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 16401 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 16407 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 16411 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 16424 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 16432 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 16444 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 16447 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 16451 $abc$40744$n8241
.sym 16452 clk12_$glb_clk
.sym 16454 $abc$40744$n3653
.sym 16455 VexRiscv._zz_323_[24]
.sym 16456 VexRiscv._zz_323_[19]
.sym 16457 VexRiscv._zz_323_[28]
.sym 16458 VexRiscv._zz_323_[29]
.sym 16459 VexRiscv._zz_323_[20]
.sym 16460 VexRiscv._zz_323_[27]
.sym 16461 $abc$40744$n3678
.sym 16462 $abc$40744$n5173
.sym 16463 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 16464 VexRiscv.decode_to_execute_RS2[26]
.sym 16465 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 16466 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 16467 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 16468 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 16471 VexRiscv._zz_198_
.sym 16472 VexRiscv._zz_323_[10]
.sym 16474 VexRiscv._zz_323_[17]
.sym 16476 VexRiscv._zz_191_
.sym 16478 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 16479 slave_sel_r[1]
.sym 16480 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 16481 spiflash_bus_dat_r[29]
.sym 16482 $abc$40744$n4356_1
.sym 16483 VexRiscv._zz_323_[27]
.sym 16484 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 16485 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 16486 grant
.sym 16487 basesoc_ctrl_storage[23]
.sym 16488 $abc$40744$n3719_1
.sym 16497 $abc$40744$n2586
.sym 16498 $abc$40744$n235
.sym 16499 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16500 $abc$40744$n5307_1
.sym 16505 $abc$40744$n2586
.sym 16507 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 16508 $abc$40744$n5307_1
.sym 16510 $abc$40744$n5309_1
.sym 16511 $abc$40744$n3676
.sym 16512 $abc$40744$n3722_1
.sym 16513 VexRiscv.CsrPlugin_exception
.sym 16514 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 16519 $abc$40744$n5311_1
.sym 16521 $abc$40744$n233
.sym 16522 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 16523 $abc$40744$n3721_1
.sym 16526 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 16528 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 16529 $abc$40744$n233
.sym 16530 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16531 $abc$40744$n235
.sym 16534 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 16535 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 16536 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 16537 VexRiscv.CsrPlugin_exception
.sym 16540 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16541 $abc$40744$n233
.sym 16542 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 16543 $abc$40744$n235
.sym 16546 $abc$40744$n2586
.sym 16548 $abc$40744$n5311_1
.sym 16549 $abc$40744$n5309_1
.sym 16554 $abc$40744$n5307_1
.sym 16555 $abc$40744$n3722_1
.sym 16558 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 16559 $abc$40744$n3676
.sym 16560 $abc$40744$n3721_1
.sym 16564 VexRiscv.CsrPlugin_exception
.sym 16570 $abc$40744$n3722_1
.sym 16571 $abc$40744$n5309_1
.sym 16572 $abc$40744$n5307_1
.sym 16573 $abc$40744$n2586
.sym 16575 clk12_$glb_clk
.sym 16576 VexRiscv.reset_$glb_sr
.sym 16577 $abc$40744$n4356_1
.sym 16578 VexRiscv._zz_79_[4]
.sym 16579 $abc$40744$n7838
.sym 16581 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 16582 VexRiscv.CsrPlugin_interrupt_valid
.sym 16583 $abc$40744$n4440_1
.sym 16584 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 16587 VexRiscv.CsrPlugin_mepc[29]
.sym 16588 $abc$40744$n5374
.sym 16589 VexRiscv.decode_to_execute_RS2[21]
.sym 16593 $abc$40744$n2586
.sym 16594 VexRiscv._zz_323_[30]
.sym 16596 VexRiscv._zz_323_[25]
.sym 16598 $abc$40744$n5398
.sym 16599 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 16600 $abc$40744$n3654
.sym 16601 $abc$40744$n5054
.sym 16602 array_muxed0[4]
.sym 16603 VexRiscv._zz_323_[13]
.sym 16605 VexRiscv._zz_323_[29]
.sym 16606 $abc$40744$n2644
.sym 16607 $abc$40744$n233
.sym 16608 array_muxed0[6]
.sym 16609 $abc$40744$n3721_1
.sym 16610 VexRiscv.CsrPlugin_hadException
.sym 16611 $abc$40744$n2588
.sym 16612 VexRiscv._zz_35_[29]
.sym 16619 $abc$40744$n5336_1
.sym 16620 $abc$40744$n3721_1
.sym 16622 $abc$40744$n2644
.sym 16623 VexRiscv._zz_201_[10]
.sym 16624 VexRiscv.lastStagePc[10]
.sym 16625 VexRiscv.CsrPlugin_mepc[14]
.sym 16628 VexRiscv.CsrPlugin_exception
.sym 16630 $abc$40744$n5004
.sym 16632 VexRiscv._zz_201_[14]
.sym 16633 $abc$40744$n3999
.sym 16635 $abc$40744$n5315_1
.sym 16636 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 16637 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 16640 $abc$40744$n4228
.sym 16644 VexRiscv.CsrPlugin_mepc[10]
.sym 16649 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 16652 VexRiscv.CsrPlugin_exception
.sym 16657 VexRiscv.CsrPlugin_mepc[10]
.sym 16658 VexRiscv.lastStagePc[10]
.sym 16660 $abc$40744$n2644
.sym 16663 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 16664 $abc$40744$n5336_1
.sym 16666 $abc$40744$n5315_1
.sym 16669 VexRiscv._zz_201_[10]
.sym 16670 $abc$40744$n3999
.sym 16671 VexRiscv.CsrPlugin_mepc[10]
.sym 16672 $abc$40744$n4228
.sym 16676 $abc$40744$n5004
.sym 16677 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 16678 VexRiscv.CsrPlugin_mepc[10]
.sym 16687 $abc$40744$n4228
.sym 16688 VexRiscv._zz_201_[14]
.sym 16689 $abc$40744$n3999
.sym 16690 VexRiscv.CsrPlugin_mepc[14]
.sym 16695 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 16696 $abc$40744$n3721_1
.sym 16698 clk12_$glb_clk
.sym 16700 $abc$40744$n5305_1
.sym 16701 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 16702 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 16703 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16704 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 16705 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 16706 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 16707 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 16710 $abc$40744$n5066
.sym 16711 spiflash_bus_dat_r[9]
.sym 16712 $abc$40744$n8241
.sym 16715 VexRiscv._zz_198_
.sym 16716 VexRiscv._zz_152_[10]
.sym 16718 $abc$40744$n5004
.sym 16721 VexRiscv._zz_79_[4]
.sym 16722 $abc$40744$n5590
.sym 16723 VexRiscv._zz_41_[26]
.sym 16724 VexRiscv._zz_257_[3]
.sym 16725 $abc$40744$n2644
.sym 16726 $abc$40744$n4228
.sym 16727 $abc$40744$n5002
.sym 16728 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 16729 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 16731 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 16732 $abc$40744$n7816
.sym 16733 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 16734 VexRiscv.CsrPlugin_mepc[23]
.sym 16735 VexRiscv._zz_35_[4]
.sym 16741 VexRiscv.lastStagePc[23]
.sym 16742 VexRiscv.CsrPlugin_mepc[23]
.sym 16749 VexRiscv.CsrPlugin_mepc[18]
.sym 16753 $abc$40744$n5352_1
.sym 16755 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 16759 $abc$40744$n5344
.sym 16760 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16761 VexRiscv.lastStagePc[18]
.sym 16763 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 16765 VexRiscv.lastStagePc[14]
.sym 16766 $abc$40744$n2644
.sym 16768 $abc$40744$n2644
.sym 16770 $abc$40744$n5362
.sym 16771 $abc$40744$n5315_1
.sym 16772 VexRiscv.CsrPlugin_mepc[14]
.sym 16774 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 16775 $abc$40744$n5315_1
.sym 16777 $abc$40744$n5352_1
.sym 16780 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 16781 $abc$40744$n5362
.sym 16782 $abc$40744$n5315_1
.sym 16786 $abc$40744$n2644
.sym 16788 VexRiscv.CsrPlugin_mepc[14]
.sym 16789 VexRiscv.lastStagePc[14]
.sym 16798 $abc$40744$n2644
.sym 16799 VexRiscv.CsrPlugin_mepc[18]
.sym 16800 VexRiscv.lastStagePc[18]
.sym 16804 VexRiscv.CsrPlugin_mepc[23]
.sym 16805 VexRiscv.lastStagePc[23]
.sym 16807 $abc$40744$n2644
.sym 16816 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16817 $abc$40744$n5344
.sym 16818 $abc$40744$n5315_1
.sym 16821 clk12_$glb_clk
.sym 16823 array_muxed0[4]
.sym 16824 $abc$40744$n7826
.sym 16825 $abc$40744$n7823
.sym 16826 $abc$40744$n7820
.sym 16827 $abc$40744$n6715
.sym 16828 $abc$40744$n6739
.sym 16829 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 16830 $abc$40744$n7817
.sym 16831 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 16832 VexRiscv._zz_79_[9]
.sym 16833 spiflash_bus_dat_r[8]
.sym 16834 VexRiscv.CsrPlugin_mepc[18]
.sym 16835 VexRiscv._zz_79_[24]
.sym 16836 $PACKER_VCC_NET
.sym 16837 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 16838 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16839 $abc$40744$n4625_1
.sym 16840 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 16841 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 16842 basesoc_vexriscv_ibus_adr[5]
.sym 16843 VexRiscv._zz_171_[2]
.sym 16845 VexRiscv._zz_79_[5]
.sym 16846 spiflash_bus_dat_r[28]
.sym 16848 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 16849 VexRiscv._zz_171_[1]
.sym 16850 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 16851 $abc$40744$n4012
.sym 16854 $abc$40744$n233
.sym 16855 $abc$40744$n5007
.sym 16856 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 16857 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 16858 $abc$40744$n2647
.sym 16864 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 16865 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 16867 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16871 VexRiscv.CsrPlugin_mepc[14]
.sym 16874 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 16882 $abc$40744$n2647
.sym 16888 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 16891 $abc$40744$n5004
.sym 16893 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 16897 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 16903 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 16905 VexRiscv.CsrPlugin_mepc[14]
.sym 16906 $abc$40744$n5004
.sym 16912 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 16917 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 16930 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 16941 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 16943 $abc$40744$n2647
.sym 16944 clk12_$glb_clk
.sym 16946 $abc$40744$n7811
.sym 16947 $abc$40744$n5002
.sym 16948 $abc$40744$n5063
.sym 16949 array_muxed1[4]
.sym 16950 $abc$40744$n4013
.sym 16951 basesoc_vexriscv_dbus_adr[16]
.sym 16952 $abc$40744$n2585
.sym 16953 basesoc_vexriscv_dbus_adr[4]
.sym 16954 array_muxed0[6]
.sym 16955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 16956 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 16957 VexRiscv.lastStagePc[19]
.sym 16958 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 16959 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 16960 VexRiscv._zz_323_[10]
.sym 16961 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 16962 $abc$40744$n5076_1
.sym 16963 VexRiscv.CsrPlugin_hadException
.sym 16964 $abc$40744$n2479
.sym 16965 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 16966 $abc$40744$n162
.sym 16968 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 16969 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 16970 $abc$40744$n5319
.sym 16971 slave_sel_r[1]
.sym 16972 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 16973 $abc$40744$n5011
.sym 16974 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 16975 VexRiscv._zz_323_[27]
.sym 16976 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 16977 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 16978 grant
.sym 16979 $abc$40744$n4010
.sym 16980 $abc$40744$n3719_1
.sym 16981 spiflash_bus_dat_r[29]
.sym 16987 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 16988 $abc$40744$n5319
.sym 16989 $abc$40744$n2586
.sym 16990 $abc$40744$n233
.sym 16991 VexRiscv._zz_194_[10]
.sym 16996 VexRiscv.CsrPlugin_mepc[12]
.sym 16997 $abc$40744$n4010
.sym 16998 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 17000 VexRiscv.lastStagePc[27]
.sym 17002 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 17005 $abc$40744$n2627
.sym 17006 VexRiscv.CsrPlugin_mepc[23]
.sym 17010 $abc$40744$n5274
.sym 17012 $abc$40744$n2644
.sym 17015 $abc$40744$n5004
.sym 17016 VexRiscv._zz_194_[25]
.sym 17017 VexRiscv.CsrPlugin_mepc[27]
.sym 17021 $abc$40744$n233
.sym 17022 VexRiscv._zz_194_[10]
.sym 17023 $abc$40744$n5274
.sym 17026 $abc$40744$n5004
.sym 17027 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 17029 VexRiscv.CsrPlugin_mepc[12]
.sym 17038 VexRiscv.CsrPlugin_mepc[27]
.sym 17040 $abc$40744$n5004
.sym 17041 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 17045 VexRiscv.CsrPlugin_mepc[23]
.sym 17046 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 17047 $abc$40744$n5004
.sym 17051 VexRiscv.lastStagePc[27]
.sym 17052 VexRiscv.CsrPlugin_mepc[27]
.sym 17053 $abc$40744$n2644
.sym 17058 $abc$40744$n2586
.sym 17059 $abc$40744$n4010
.sym 17062 $abc$40744$n233
.sym 17063 VexRiscv._zz_194_[25]
.sym 17064 $abc$40744$n5319
.sym 17066 $abc$40744$n2627
.sym 17067 clk12_$glb_clk
.sym 17069 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 17070 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 17071 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 17072 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 17073 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 17074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17075 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 17076 $abc$40744$n2596
.sym 17077 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 17078 VexRiscv.CsrPlugin_mepc[12]
.sym 17079 VexRiscv.CsrPlugin_mepc[21]
.sym 17080 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 17081 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 17082 VexRiscv.lastStagePc[15]
.sym 17083 VexRiscv._zz_201_[27]
.sym 17084 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 17085 VexRiscv._zz_323_[1]
.sym 17086 VexRiscv._zz_41_[8]
.sym 17087 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 17089 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 17090 $abc$40744$n5002
.sym 17091 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 17092 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 17093 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 17094 VexRiscv._zz_323_[29]
.sym 17095 $abc$40744$n7832
.sym 17096 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17097 VexRiscv._zz_130_[4]
.sym 17098 $abc$40744$n2644
.sym 17099 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 17100 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 17101 $abc$40744$n5054
.sym 17102 $abc$40744$n2588
.sym 17103 VexRiscv.CsrPlugin_hadException
.sym 17104 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 17112 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 17113 $abc$40744$n4843
.sym 17115 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 17117 VexRiscv.CsrPlugin_mepc[29]
.sym 17121 $abc$40744$n5004
.sym 17122 $abc$40744$n2644
.sym 17123 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 17125 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 17127 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 17129 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 17130 $abc$40744$n5315_1
.sym 17131 $abc$40744$n4853
.sym 17133 $abc$40744$n5374
.sym 17134 $abc$40744$n5004
.sym 17135 $abc$40744$n5358_1
.sym 17136 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 17137 VexRiscv.CsrPlugin_mepc[21]
.sym 17138 $abc$40744$n5366
.sym 17139 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 17141 VexRiscv.lastStagePc[21]
.sym 17143 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 17144 VexRiscv.CsrPlugin_mepc[29]
.sym 17145 $abc$40744$n5004
.sym 17150 VexRiscv.CsrPlugin_mepc[21]
.sym 17151 $abc$40744$n2644
.sym 17152 VexRiscv.lastStagePc[21]
.sym 17156 $abc$40744$n4853
.sym 17158 $abc$40744$n4843
.sym 17161 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 17162 $abc$40744$n5358_1
.sym 17164 $abc$40744$n5315_1
.sym 17167 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 17168 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 17170 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 17173 $abc$40744$n5004
.sym 17174 VexRiscv.CsrPlugin_mepc[21]
.sym 17176 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 17179 $abc$40744$n5315_1
.sym 17180 $abc$40744$n5366
.sym 17181 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 17185 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 17187 $abc$40744$n5374
.sym 17188 $abc$40744$n5315_1
.sym 17190 clk12_$glb_clk
.sym 17192 $abc$40744$n6743_1
.sym 17193 $abc$40744$n6729_1
.sym 17194 $abc$40744$n2598
.sym 17195 $abc$40744$n6741_1
.sym 17196 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 17197 $abc$40744$n4853
.sym 17198 $abc$40744$n6755_1
.sym 17199 $abc$40744$n6751
.sym 17205 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 17206 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 17207 $abc$40744$n5004
.sym 17208 $abc$40744$n5088_1
.sym 17209 $abc$40744$n2596
.sym 17210 basesoc_vexriscv_ibus_adr[4]
.sym 17211 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 17213 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 17214 VexRiscv._zz_239_
.sym 17215 VexRiscv._zz_323_[12]
.sym 17216 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 17217 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 17218 $abc$40744$n4366
.sym 17219 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 17220 $abc$40744$n5002
.sym 17221 $abc$40744$n2644
.sym 17222 $abc$40744$n4228
.sym 17223 $abc$40744$n5136_1
.sym 17224 $abc$40744$n7816
.sym 17225 $abc$40744$n5002
.sym 17226 VexRiscv.CsrPlugin_mepc[23]
.sym 17227 $abc$40744$n5283_1
.sym 17233 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 17238 $abc$40744$n6519
.sym 17241 $abc$40744$n5161_1
.sym 17242 spiflash_bus_dat_r[28]
.sym 17243 $abc$40744$n4010
.sym 17244 $abc$40744$n5139_1
.sym 17246 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 17247 $abc$40744$n5151_1
.sym 17248 $abc$40744$n5076_1
.sym 17249 slave_sel_r[1]
.sym 17250 $abc$40744$n5000
.sym 17251 spiflash_bus_dat_r[29]
.sym 17252 $abc$40744$n6521
.sym 17255 $abc$40744$n5066
.sym 17256 $abc$40744$n3675
.sym 17257 $abc$40744$n5001
.sym 17258 $abc$40744$n5000
.sym 17259 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 17260 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 17264 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 17267 $abc$40744$n4010
.sym 17269 $abc$40744$n3675
.sym 17272 $abc$40744$n5151_1
.sym 17273 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 17274 $abc$40744$n5001
.sym 17275 $abc$40744$n5000
.sym 17278 slave_sel_r[1]
.sym 17280 spiflash_bus_dat_r[29]
.sym 17281 $abc$40744$n6521
.sym 17284 $abc$40744$n5000
.sym 17285 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 17286 $abc$40744$n5001
.sym 17287 $abc$40744$n5066
.sym 17290 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 17291 $abc$40744$n5000
.sym 17292 $abc$40744$n5139_1
.sym 17293 $abc$40744$n5001
.sym 17296 $abc$40744$n5161_1
.sym 17297 $abc$40744$n5000
.sym 17298 $abc$40744$n5001
.sym 17299 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 17302 spiflash_bus_dat_r[28]
.sym 17303 $abc$40744$n6519
.sym 17304 slave_sel_r[1]
.sym 17308 $abc$40744$n5001
.sym 17309 $abc$40744$n5076_1
.sym 17310 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 17311 $abc$40744$n5000
.sym 17313 clk12_$glb_clk
.sym 17314 $abc$40744$n231_$glb_sr
.sym 17315 $abc$40744$n5001
.sym 17316 $abc$40744$n5000
.sym 17317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 17318 $abc$40744$n6771_1
.sym 17319 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 17320 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 17321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 17322 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 17323 $abc$40744$n5071
.sym 17324 VexRiscv._zz_288_[5]
.sym 17326 VexRiscv.CsrPlugin_hadException
.sym 17327 $abc$40744$n5129
.sym 17328 $PACKER_VCC_NET
.sym 17329 $abc$40744$n5086
.sym 17330 VexRiscv._zz_194_[11]
.sym 17331 $abc$40744$n8241
.sym 17332 basesoc_vexriscv_ibus_adr[5]
.sym 17333 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 17334 $abc$40744$n4309
.sym 17335 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 17337 VexRiscv.lastStagePc[8]
.sym 17338 $abc$40744$n5093
.sym 17339 $abc$40744$n2598
.sym 17340 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 17341 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 17342 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 17343 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 17344 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 17345 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 17346 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 17347 $abc$40744$n5007
.sym 17348 $abc$40744$n4012
.sym 17349 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 17350 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 17356 $abc$40744$n5173_1
.sym 17357 $abc$40744$n6763
.sym 17358 $abc$40744$n2598
.sym 17359 $abc$40744$n4348
.sym 17360 $abc$40744$n6759_1
.sym 17361 $abc$40744$n4853
.sym 17362 $abc$40744$n4354
.sym 17363 $abc$40744$n4360
.sym 17365 $abc$40744$n5153_1
.sym 17366 $abc$40744$n6757
.sym 17367 $abc$40744$n6733
.sym 17368 VexRiscv.CsrPlugin_mepc[25]
.sym 17369 $abc$40744$n6767_1
.sym 17371 $abc$40744$n5141
.sym 17372 $abc$40744$n5068
.sym 17373 $abc$40744$n5007
.sym 17374 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 17375 $abc$40744$n6771_1
.sym 17376 $abc$40744$n2644
.sym 17377 VexRiscv.lastStagePc[25]
.sym 17378 $abc$40744$n4366
.sym 17379 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 17381 $abc$40744$n4345
.sym 17383 $abc$40744$n5136_1
.sym 17385 $abc$40744$n5002
.sym 17386 $abc$40744$n4309
.sym 17387 $abc$40744$n5163_1
.sym 17389 $abc$40744$n5002
.sym 17390 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 17391 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 17392 $abc$40744$n5007
.sym 17395 $abc$40744$n4853
.sym 17396 $abc$40744$n5173_1
.sym 17397 $abc$40744$n6771_1
.sym 17398 $abc$40744$n4366
.sym 17401 $abc$40744$n2644
.sym 17402 VexRiscv.lastStagePc[25]
.sym 17404 VexRiscv.CsrPlugin_mepc[25]
.sym 17407 $abc$40744$n4309
.sym 17408 $abc$40744$n6733
.sym 17409 $abc$40744$n4853
.sym 17410 $abc$40744$n5068
.sym 17413 $abc$40744$n6759_1
.sym 17414 $abc$40744$n4348
.sym 17415 $abc$40744$n5141
.sym 17416 $abc$40744$n4853
.sym 17419 $abc$40744$n4360
.sym 17420 $abc$40744$n5163_1
.sym 17421 $abc$40744$n4853
.sym 17422 $abc$40744$n6767_1
.sym 17425 $abc$40744$n5136_1
.sym 17426 $abc$40744$n4853
.sym 17427 $abc$40744$n4345
.sym 17428 $abc$40744$n6757
.sym 17431 $abc$40744$n4853
.sym 17432 $abc$40744$n4354
.sym 17433 $abc$40744$n6763
.sym 17434 $abc$40744$n5153_1
.sym 17435 $abc$40744$n2598
.sym 17436 clk12_$glb_clk
.sym 17437 VexRiscv.reset_$glb_sr
.sym 17438 $abc$40744$n7840
.sym 17439 $abc$40744$n5168_1
.sym 17440 $abc$40744$n6749_1
.sym 17441 $abc$40744$n6745
.sym 17442 $abc$40744$n6731_1
.sym 17443 $abc$40744$n5283_1
.sym 17444 $abc$40744$n6747_1
.sym 17445 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 17446 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 17450 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17451 $abc$40744$n5171_1
.sym 17452 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17453 VexRiscv._zz_194_[26]
.sym 17454 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 17455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 17456 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 17457 $abc$40744$n5107
.sym 17458 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 17459 $abc$40744$n5000
.sym 17460 $abc$40744$n5102
.sym 17461 $abc$40744$n5146
.sym 17462 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 17463 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 17464 $abc$40744$n3719_1
.sym 17465 $abc$40744$n5011
.sym 17466 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 17467 $abc$40744$n4010
.sym 17468 VexRiscv._zz_323_[27]
.sym 17469 $abc$40744$n4853
.sym 17470 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 17471 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 17472 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 17473 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 17479 $abc$40744$n5001
.sym 17483 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 17484 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 17485 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 17486 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 17487 $abc$40744$n5002
.sym 17488 $abc$40744$n5000
.sym 17490 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 17491 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 17492 $abc$40744$n5002
.sym 17493 $abc$40744$n4853
.sym 17494 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 17496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 17498 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 17499 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 17502 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 17505 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 17506 $abc$40744$n2583
.sym 17507 $abc$40744$n5007
.sym 17508 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 17509 $abc$40744$n5134
.sym 17510 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 17512 $abc$40744$n5002
.sym 17513 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 17514 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 17515 $abc$40744$n5007
.sym 17518 $abc$40744$n5007
.sym 17519 $abc$40744$n5002
.sym 17520 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 17521 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 17524 $abc$40744$n5001
.sym 17525 $abc$40744$n5134
.sym 17526 $abc$40744$n5000
.sym 17527 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 17532 $abc$40744$n4853
.sym 17536 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 17537 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 17538 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 17539 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 17542 $abc$40744$n5002
.sym 17543 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 17544 $abc$40744$n5007
.sym 17545 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 17549 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 17554 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 17555 $abc$40744$n5002
.sym 17556 $abc$40744$n5007
.sym 17557 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 17558 $abc$40744$n2583
.sym 17559 clk12_$glb_clk
.sym 17560 VexRiscv.reset_$glb_sr
.sym 17561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 17562 $abc$40744$n6819_1
.sym 17563 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 17564 $abc$40744$n6818_1
.sym 17565 $abc$40744$n3680
.sym 17566 $abc$40744$n4209_1
.sym 17567 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 17568 $abc$40744$n3719_1
.sym 17570 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 17573 $abc$40744$n5002
.sym 17574 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 17575 $abc$40744$n5105
.sym 17576 $abc$40744$n5042_1
.sym 17577 $abc$40744$n4360
.sym 17578 $abc$40744$n4354
.sym 17579 VexRiscv._zz_323_[30]
.sym 17580 $abc$40744$n5044_1
.sym 17581 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 17583 VexRiscv.CsrPlugin_mtval[27]
.sym 17584 VexRiscv.CsrPlugin_mepc[25]
.sym 17585 $abc$40744$n2644
.sym 17586 VexRiscv._zz_35_[29]
.sym 17587 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 17588 VexRiscv.CsrPlugin_hadException
.sym 17589 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17590 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17591 VexRiscv.CsrPlugin_hadException
.sym 17592 $abc$40744$n7832
.sym 17593 $abc$40744$n5112_1
.sym 17594 VexRiscv._zz_323_[29]
.sym 17595 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 17596 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17602 $abc$40744$n6813_1
.sym 17603 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17604 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 17606 $abc$40744$n4215_1
.sym 17607 $abc$40744$n4217
.sym 17608 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 17609 $abc$40744$n3983
.sym 17611 spiflash_bus_dat_r[17]
.sym 17612 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 17613 $abc$40744$n2511
.sym 17614 $abc$40744$n4212_1
.sym 17615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17616 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 17617 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 17618 $abc$40744$n6814_1
.sym 17619 array_muxed0[7]
.sym 17620 spiflash_bus_dat_r[8]
.sym 17621 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 17622 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 17623 $abc$40744$n4209_1
.sym 17624 $abc$40744$n4214
.sym 17625 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 17626 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 17627 $abc$40744$n4010
.sym 17628 $abc$40744$n4216
.sym 17630 array_muxed0[0]
.sym 17631 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 17632 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 17635 $abc$40744$n6814_1
.sym 17636 $abc$40744$n4209_1
.sym 17637 $abc$40744$n6813_1
.sym 17638 $abc$40744$n4212_1
.sym 17641 $abc$40744$n4216
.sym 17642 $abc$40744$n4215_1
.sym 17643 $abc$40744$n4217
.sym 17644 $abc$40744$n4214
.sym 17647 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 17648 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 17649 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 17650 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 17653 $abc$40744$n3983
.sym 17655 array_muxed0[0]
.sym 17656 spiflash_bus_dat_r[17]
.sym 17659 spiflash_bus_dat_r[8]
.sym 17660 array_muxed0[7]
.sym 17662 $abc$40744$n3983
.sym 17665 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 17666 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 17667 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17668 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 17671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 17672 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 17673 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17674 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 17677 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 17680 $abc$40744$n4010
.sym 17681 $abc$40744$n2511
.sym 17682 clk12_$glb_clk
.sym 17683 sys_rst_$glb_sr
.sym 17684 $abc$40744$n7837
.sym 17685 $abc$40744$n3837_1
.sym 17686 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 17687 $abc$40744$n7835
.sym 17688 $abc$40744$n7834
.sym 17689 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 17690 $abc$40744$n2644
.sym 17691 $abc$40744$n7825
.sym 17692 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 17693 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 17696 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 17697 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 17698 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 17699 basesoc_vexriscv_ibus_adr[21]
.sym 17700 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 17702 basesoc_vexriscv_ibus_adr[15]
.sym 17703 VexRiscv._zz_288_[8]
.sym 17704 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 17705 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 17706 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 17707 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 17708 basesoc_vexriscv_ibus_adr[29]
.sym 17709 $abc$40744$n7834
.sym 17710 VexRiscv._zz_196_[32]
.sym 17711 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 17712 $abc$40744$n7816
.sym 17713 $abc$40744$n2644
.sym 17715 $abc$40744$n5136_1
.sym 17716 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 17718 VexRiscv.CsrPlugin_mepc[23]
.sym 17719 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 17728 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 17730 $abc$40744$n4853
.sym 17731 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 17734 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17742 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 17743 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 17744 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 17746 VexRiscv.CsrPlugin_mepc[29]
.sym 17747 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 17748 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 17749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17750 VexRiscv.lastStagePc[29]
.sym 17751 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 17752 $abc$40744$n2591
.sym 17754 VexRiscv._zz_239_
.sym 17755 $abc$40744$n2644
.sym 17756 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17759 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 17761 $abc$40744$n4853
.sym 17764 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 17765 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17766 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 17767 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 17770 VexRiscv.lastStagePc[29]
.sym 17771 VexRiscv.CsrPlugin_mepc[29]
.sym 17773 $abc$40744$n2644
.sym 17778 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 17782 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 17783 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 17784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17785 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 17789 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 17790 $abc$40744$n4853
.sym 17796 VexRiscv._zz_239_
.sym 17800 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 17801 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 17802 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17803 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 17804 $abc$40744$n2591
.sym 17805 clk12_$glb_clk
.sym 17806 VexRiscv.reset_$glb_sr
.sym 17807 basesoc_vexriscv_ibus_adr[6]
.sym 17808 basesoc_vexriscv_ibus_adr[20]
.sym 17809 basesoc_vexriscv_ibus_adr[26]
.sym 17810 $abc$40744$n7830
.sym 17811 $abc$40744$n7839
.sym 17812 basesoc_vexriscv_ibus_adr[18]
.sym 17813 basesoc_vexriscv_ibus_adr[29]
.sym 17814 basesoc_vexriscv_ibus_adr[25]
.sym 17815 VexRiscv.decode_to_execute_RS2[23]
.sym 17816 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 17817 VexRiscv._zz_323_[23]
.sym 17819 VexRiscv.lastStagePc[26]
.sym 17820 $abc$40744$n2644
.sym 17821 basesoc_vexriscv_ibus_adr[12]
.sym 17822 $PACKER_VCC_NET
.sym 17824 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 17825 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 17826 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 17827 spiflash_bus_dat_r[6]
.sym 17829 $PACKER_VCC_NET
.sym 17831 $abc$40744$n7818
.sym 17832 VexRiscv.CsrPlugin_mepc[24]
.sym 17833 $abc$40744$n7835
.sym 17835 VexRiscv._zz_41_[21]
.sym 17836 VexRiscv.lastStagePc[29]
.sym 17837 VexRiscv.CsrPlugin_mepc[24]
.sym 17839 $abc$40744$n2644
.sym 17840 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 17841 $abc$40744$n7825
.sym 17856 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 17860 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17861 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17864 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17865 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 17877 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 17879 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 17881 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 17882 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 17883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17884 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 17888 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 17894 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17900 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17907 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17911 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 17919 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 17925 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 17927 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 17928 clk12_$glb_clk
.sym 17931 VexRiscv._zz_196_[1]
.sym 17932 VexRiscv._zz_196_[2]
.sym 17933 VexRiscv._zz_196_[3]
.sym 17934 VexRiscv._zz_196_[4]
.sym 17935 VexRiscv._zz_196_[5]
.sym 17936 VexRiscv._zz_196_[6]
.sym 17937 VexRiscv._zz_196_[7]
.sym 17938 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 17939 VexRiscv.decode_to_execute_RS2[26]
.sym 17942 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 17943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 17944 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 17945 VexRiscv._zz_195_[8]
.sym 17946 $abc$40744$n3812
.sym 17947 basesoc_vexriscv_ibus_adr[27]
.sym 17949 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 17950 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17952 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 17953 basesoc_vexriscv_ibus_adr[26]
.sym 17956 $abc$40744$n7830
.sym 17957 $abc$40744$n5011
.sym 17961 VexRiscv._zz_195_[15]
.sym 17963 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 17964 $abc$40744$n7812
.sym 17971 VexRiscv._zz_288_[8]
.sym 17975 VexRiscv._zz_201_[18]
.sym 17976 $abc$40744$n4228
.sym 17978 $abc$40744$n4228
.sym 17980 VexRiscv._zz_201_[21]
.sym 17982 VexRiscv._zz_196_[32]
.sym 17984 VexRiscv._zz_323_[12]
.sym 17988 VexRiscv._zz_41_[24]
.sym 17991 VexRiscv.CsrPlugin_mepc[18]
.sym 17992 VexRiscv._zz_196_[5]
.sym 17993 VexRiscv._zz_195_[5]
.sym 17995 VexRiscv._zz_41_[21]
.sym 17996 VexRiscv.CsrPlugin_mepc[21]
.sym 17997 $abc$40744$n3999
.sym 17998 $abc$40744$n233
.sym 18000 VexRiscv._zz_323_[23]
.sym 18006 VexRiscv._zz_323_[12]
.sym 18010 $abc$40744$n3999
.sym 18011 VexRiscv._zz_201_[18]
.sym 18012 $abc$40744$n4228
.sym 18013 VexRiscv.CsrPlugin_mepc[18]
.sym 18019 VexRiscv._zz_41_[24]
.sym 18022 VexRiscv._zz_41_[21]
.sym 18030 VexRiscv._zz_288_[8]
.sym 18035 VexRiscv._zz_323_[23]
.sym 18040 VexRiscv._zz_196_[32]
.sym 18041 VexRiscv._zz_196_[5]
.sym 18042 VexRiscv._zz_195_[5]
.sym 18046 $abc$40744$n3999
.sym 18047 VexRiscv.CsrPlugin_mepc[21]
.sym 18048 $abc$40744$n4228
.sym 18049 VexRiscv._zz_201_[21]
.sym 18050 $abc$40744$n233
.sym 18051 clk12_$glb_clk
.sym 18053 VexRiscv._zz_196_[8]
.sym 18054 VexRiscv._zz_196_[9]
.sym 18055 VexRiscv._zz_196_[10]
.sym 18056 VexRiscv._zz_196_[11]
.sym 18057 VexRiscv._zz_196_[12]
.sym 18058 VexRiscv._zz_196_[13]
.sym 18059 VexRiscv._zz_196_[14]
.sym 18060 VexRiscv._zz_196_[15]
.sym 18065 basesoc_vexriscv_ibus_adr[23]
.sym 18066 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 18070 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 18071 VexRiscv._zz_195_[4]
.sym 18072 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 18073 VexRiscv._zz_195_[6]
.sym 18075 VexRiscv._zz_195_[2]
.sym 18076 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 18077 VexRiscv._zz_313_
.sym 18078 VexRiscv._zz_35_[29]
.sym 18080 $abc$40744$n7839
.sym 18083 $abc$40744$n3999
.sym 18084 $abc$40744$n7833
.sym 18085 $abc$40744$n7832
.sym 18086 VexRiscv._zz_195_[1]
.sym 18087 VexRiscv._zz_195_[22]
.sym 18088 $abc$40744$n4578_1
.sym 18095 VexRiscv._zz_196_[1]
.sym 18096 $abc$40744$n8241
.sym 18097 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 18099 VexRiscv._zz_195_[6]
.sym 18100 VexRiscv._zz_196_[6]
.sym 18102 VexRiscv.CsrPlugin_mepc[24]
.sym 18103 VexRiscv._zz_195_[1]
.sym 18104 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 18105 VexRiscv._zz_196_[3]
.sym 18107 VexRiscv._zz_195_[11]
.sym 18109 VexRiscv._zz_195_[3]
.sym 18111 $abc$40744$n2644
.sym 18113 VexRiscv._zz_196_[11]
.sym 18115 VexRiscv._zz_196_[32]
.sym 18119 VexRiscv._zz_196_[9]
.sym 18121 VexRiscv.lastStagePc[24]
.sym 18123 VexRiscv._zz_195_[9]
.sym 18127 VexRiscv._zz_195_[1]
.sym 18128 VexRiscv._zz_196_[1]
.sym 18130 VexRiscv._zz_196_[32]
.sym 18133 VexRiscv._zz_196_[32]
.sym 18134 VexRiscv._zz_195_[3]
.sym 18136 VexRiscv._zz_196_[3]
.sym 18139 VexRiscv._zz_195_[11]
.sym 18140 VexRiscv._zz_196_[11]
.sym 18142 VexRiscv._zz_196_[32]
.sym 18145 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 18152 $abc$40744$n2644
.sym 18153 VexRiscv.lastStagePc[24]
.sym 18154 VexRiscv.CsrPlugin_mepc[24]
.sym 18157 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 18163 VexRiscv._zz_196_[6]
.sym 18164 VexRiscv._zz_195_[6]
.sym 18166 VexRiscv._zz_196_[32]
.sym 18169 VexRiscv._zz_196_[32]
.sym 18170 VexRiscv._zz_195_[9]
.sym 18172 VexRiscv._zz_196_[9]
.sym 18173 $abc$40744$n8241
.sym 18174 clk12_$glb_clk
.sym 18176 VexRiscv._zz_196_[16]
.sym 18177 VexRiscv._zz_196_[17]
.sym 18178 VexRiscv._zz_196_[18]
.sym 18179 VexRiscv._zz_196_[19]
.sym 18180 VexRiscv._zz_196_[20]
.sym 18181 VexRiscv._zz_196_[21]
.sym 18182 VexRiscv._zz_196_[22]
.sym 18183 VexRiscv._zz_196_[23]
.sym 18184 $abc$40744$n5576_1
.sym 18189 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 18190 VexRiscv._zz_195_[9]
.sym 18195 $abc$40744$n297
.sym 18197 $abc$40744$n4524
.sym 18198 $abc$40744$n7824
.sym 18199 VexRiscv._zz_195_[1]
.sym 18201 VexRiscv._zz_196_[32]
.sym 18202 $abc$40744$n7834
.sym 18203 $PACKER_VCC_NET
.sym 18206 basesoc_dat_w[4]
.sym 18210 VexRiscv._zz_196_[15]
.sym 18219 VexRiscv._zz_196_[10]
.sym 18220 VexRiscv._zz_321_
.sym 18223 $abc$40744$n5561
.sym 18224 $abc$40744$n5567
.sym 18225 VexRiscv._zz_196_[32]
.sym 18226 VexRiscv._zz_195_[13]
.sym 18227 $abc$40744$n5560_1
.sym 18229 VexRiscv._zz_195_[10]
.sym 18231 $abc$40744$n5570_1
.sym 18233 $abc$40744$n5572_1
.sym 18234 $abc$40744$n5573
.sym 18237 VexRiscv._zz_313_
.sym 18238 VexRiscv._zz_195_[11]
.sym 18242 $abc$40744$n5566_1
.sym 18243 VexRiscv._zz_195_[12]
.sym 18248 $abc$40744$n5569
.sym 18250 VexRiscv._zz_313_
.sym 18251 VexRiscv._zz_195_[12]
.sym 18252 VexRiscv._zz_195_[13]
.sym 18256 VexRiscv._zz_195_[10]
.sym 18258 VexRiscv._zz_195_[11]
.sym 18259 VexRiscv._zz_313_
.sym 18263 $abc$40744$n5573
.sym 18264 $abc$40744$n5572_1
.sym 18265 VexRiscv._zz_321_
.sym 18268 $abc$40744$n5560_1
.sym 18269 $abc$40744$n5561
.sym 18270 VexRiscv._zz_321_
.sym 18274 $abc$40744$n5566_1
.sym 18275 VexRiscv._zz_321_
.sym 18277 $abc$40744$n5567
.sym 18280 $abc$40744$n5570_1
.sym 18282 VexRiscv._zz_321_
.sym 18283 $abc$40744$n5569
.sym 18286 VexRiscv._zz_196_[10]
.sym 18287 VexRiscv._zz_196_[32]
.sym 18289 VexRiscv._zz_195_[10]
.sym 18292 VexRiscv._zz_195_[11]
.sym 18293 VexRiscv._zz_313_
.sym 18294 VexRiscv._zz_195_[12]
.sym 18297 clk12_$glb_clk
.sym 18298 $abc$40744$n233_$glb_sr
.sym 18299 VexRiscv._zz_196_[24]
.sym 18300 VexRiscv._zz_196_[25]
.sym 18301 VexRiscv._zz_196_[26]
.sym 18302 VexRiscv._zz_196_[27]
.sym 18303 VexRiscv._zz_196_[28]
.sym 18304 VexRiscv._zz_196_[29]
.sym 18305 VexRiscv._zz_196_[30]
.sym 18306 VexRiscv._zz_196_[31]
.sym 18308 VexRiscv._zz_195_[13]
.sym 18311 $abc$40744$n8241
.sym 18312 VexRiscv._zz_195_[19]
.sym 18313 $abc$40744$n2565
.sym 18314 VexRiscv._zz_321_
.sym 18316 $abc$40744$n2530
.sym 18317 VexRiscv._zz_323_[18]
.sym 18319 $abc$40744$n233
.sym 18320 $abc$40744$n3988
.sym 18323 VexRiscv._zz_196_[18]
.sym 18324 VexRiscv._zz_195_[12]
.sym 18325 VexRiscv._zz_196_[19]
.sym 18326 VexRiscv._zz_195_[29]
.sym 18329 VexRiscv._zz_196_[21]
.sym 18330 $abc$40744$n7835
.sym 18331 $abc$40744$n2644
.sym 18332 $abc$40744$n5315_1
.sym 18333 VexRiscv._zz_195_[18]
.sym 18340 $abc$40744$n5612_1
.sym 18342 $abc$40744$n5611
.sym 18343 $abc$40744$n5599
.sym 18344 VexRiscv._zz_195_[25]
.sym 18346 VexRiscv._zz_195_[24]
.sym 18348 VexRiscv._zz_195_[26]
.sym 18349 VexRiscv._zz_196_[17]
.sym 18351 $abc$40744$n5590_1
.sym 18352 VexRiscv._zz_196_[20]
.sym 18354 VexRiscv._zz_195_[17]
.sym 18355 $abc$40744$n5600_1
.sym 18356 VexRiscv._zz_196_[32]
.sym 18359 VexRiscv._zz_321_
.sym 18362 VexRiscv._zz_321_
.sym 18363 VexRiscv._zz_195_[20]
.sym 18364 VexRiscv._zz_196_[24]
.sym 18366 VexRiscv._zz_195_[22]
.sym 18368 VexRiscv._zz_313_
.sym 18369 VexRiscv._zz_195_[21]
.sym 18370 $abc$40744$n5591
.sym 18373 VexRiscv._zz_196_[32]
.sym 18375 VexRiscv._zz_195_[24]
.sym 18376 VexRiscv._zz_196_[24]
.sym 18379 $abc$40744$n5591
.sym 18381 VexRiscv._zz_321_
.sym 18382 $abc$40744$n5590_1
.sym 18386 VexRiscv._zz_313_
.sym 18387 VexRiscv._zz_195_[25]
.sym 18388 VexRiscv._zz_195_[26]
.sym 18391 VexRiscv._zz_195_[22]
.sym 18392 VexRiscv._zz_195_[21]
.sym 18393 VexRiscv._zz_313_
.sym 18397 $abc$40744$n5612_1
.sym 18398 VexRiscv._zz_321_
.sym 18399 $abc$40744$n5611
.sym 18403 $abc$40744$n5599
.sym 18404 VexRiscv._zz_321_
.sym 18406 $abc$40744$n5600_1
.sym 18409 VexRiscv._zz_196_[32]
.sym 18410 VexRiscv._zz_195_[17]
.sym 18411 VexRiscv._zz_196_[17]
.sym 18415 VexRiscv._zz_195_[20]
.sym 18417 VexRiscv._zz_196_[20]
.sym 18418 VexRiscv._zz_196_[32]
.sym 18420 clk12_$glb_clk
.sym 18421 $abc$40744$n233_$glb_sr
.sym 18422 VexRiscv._zz_196_[32]
.sym 18423 $abc$40744$n5585
.sym 18424 $abc$40744$n5627
.sym 18425 $abc$40744$n5606_1
.sym 18426 $abc$40744$n5624_1
.sym 18427 $abc$40744$n5630_1
.sym 18428 basesoc_timer0_reload_storage[28]
.sym 18429 $abc$40744$n5618_1
.sym 18433 VexRiscv.lastStagePc[19]
.sym 18434 VexRiscv._zz_195_[26]
.sym 18435 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 18437 VexRiscv._zz_196_[27]
.sym 18438 VexRiscv._zz_201_[24]
.sym 18439 VexRiscv._zz_195_[12]
.sym 18442 VexRiscv._zz_195_[17]
.sym 18443 VexRiscv._zz_194_[26]
.sym 18444 VexRiscv._zz_195_[25]
.sym 18447 VexRiscv._zz_195_[19]
.sym 18448 VexRiscv.lastStagePc[3]
.sym 18449 VexRiscv._zz_195_[20]
.sym 18451 VexRiscv._zz_195_[25]
.sym 18452 VexRiscv.CsrPlugin_mepc[3]
.sym 18453 VexRiscv._zz_195_[21]
.sym 18464 VexRiscv._zz_195_[18]
.sym 18466 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 18468 VexRiscv._zz_195_[21]
.sym 18469 $abc$40744$n5322_1
.sym 18474 VexRiscv.lastStagePc[3]
.sym 18477 VexRiscv._zz_195_[19]
.sym 18478 VexRiscv.CsrPlugin_mepc[3]
.sym 18479 VexRiscv._zz_196_[32]
.sym 18480 $abc$40744$n5354
.sym 18481 VexRiscv.CsrPlugin_mepc[19]
.sym 18483 VexRiscv._zz_196_[18]
.sym 18485 VexRiscv._zz_196_[19]
.sym 18487 VexRiscv._zz_337_
.sym 18488 VexRiscv._zz_313_
.sym 18489 VexRiscv._zz_196_[21]
.sym 18491 $abc$40744$n2644
.sym 18492 $abc$40744$n5315_1
.sym 18494 VexRiscv.lastStagePc[19]
.sym 18496 VexRiscv._zz_196_[32]
.sym 18498 VexRiscv._zz_196_[19]
.sym 18499 VexRiscv._zz_195_[19]
.sym 18503 VexRiscv.lastStagePc[19]
.sym 18504 $abc$40744$n2644
.sym 18505 VexRiscv.CsrPlugin_mepc[19]
.sym 18508 $abc$40744$n5315_1
.sym 18509 $abc$40744$n5354
.sym 18511 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 18514 VexRiscv._zz_195_[19]
.sym 18516 VexRiscv._zz_195_[18]
.sym 18517 VexRiscv._zz_313_
.sym 18520 VexRiscv._zz_196_[32]
.sym 18521 VexRiscv._zz_195_[18]
.sym 18522 VexRiscv._zz_196_[18]
.sym 18526 VexRiscv._zz_195_[21]
.sym 18528 VexRiscv._zz_196_[21]
.sym 18529 VexRiscv._zz_196_[32]
.sym 18532 VexRiscv.CsrPlugin_mepc[3]
.sym 18534 VexRiscv.lastStagePc[3]
.sym 18535 $abc$40744$n2644
.sym 18539 $abc$40744$n5322_1
.sym 18540 VexRiscv._zz_337_
.sym 18541 $abc$40744$n5315_1
.sym 18543 clk12_$glb_clk
.sym 18546 VexRiscv._zz_195_[29]
.sym 18547 $abc$40744$n5602_1
.sym 18548 $abc$40744$n5623
.sym 18549 $abc$40744$n5617
.sym 18550 VexRiscv._zz_195_[27]
.sym 18551 VexRiscv._zz_195_[30]
.sym 18552 $abc$40744$n5626_1
.sym 18554 basesoc_dat_w[7]
.sym 18557 basesoc_dat_w[7]
.sym 18559 VexRiscv._zz_195_[15]
.sym 18563 VexRiscv.CsrPlugin_mepc[19]
.sym 18574 VexRiscv._zz_313_
.sym 18575 VexRiscv._zz_313_
.sym 18579 VexRiscv._zz_195_[22]
.sym 18592 VexRiscv._zz_321_
.sym 18593 VexRiscv._zz_195_[20]
.sym 18594 $abc$40744$n5597
.sym 18598 $abc$40744$n5594_1
.sym 18599 $abc$40744$n5603
.sym 18600 VexRiscv._zz_195_[19]
.sym 18601 VexRiscv._zz_313_
.sym 18604 $abc$40744$n5602_1
.sym 18612 $abc$40744$n5596_1
.sym 18613 VexRiscv._zz_195_[21]
.sym 18614 $abc$40744$n5593
.sym 18616 VexRiscv._zz_321_
.sym 18626 $abc$40744$n5603
.sym 18627 VexRiscv._zz_321_
.sym 18628 $abc$40744$n5602_1
.sym 18631 VexRiscv._zz_195_[21]
.sym 18633 VexRiscv._zz_313_
.sym 18634 VexRiscv._zz_195_[20]
.sym 18643 VexRiscv._zz_313_
.sym 18644 VexRiscv._zz_195_[19]
.sym 18646 VexRiscv._zz_195_[20]
.sym 18656 $abc$40744$n5593
.sym 18657 VexRiscv._zz_321_
.sym 18658 $abc$40744$n5594_1
.sym 18661 $abc$40744$n5597
.sym 18662 VexRiscv._zz_321_
.sym 18663 $abc$40744$n5596_1
.sym 18666 clk12_$glb_clk
.sym 18667 $abc$40744$n233_$glb_sr
.sym 18669 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 18671 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 18681 VexRiscv._zz_195_[30]
.sym 18682 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 18684 VexRiscv._zz_195_[22]
.sym 18690 VexRiscv.lastStagePc[14]
.sym 18711 $abc$40744$n8241
.sym 18734 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 18751 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 18788 $abc$40744$n8241
.sym 18789 clk12_$glb_clk
.sym 18795 VexRiscv.CsrPlugin_hadException
.sym 18802 $abc$40744$n2467
.sym 18804 $PACKER_VCC_NET
.sym 18807 VexRiscv.CsrPlugin_hadException
.sym 18912 VexRiscv.lastStageIsFiring
.sym 18913 $abc$40744$n3837_1
.sym 18914 $abc$40744$n7818
.sym 18915 VexRiscv._zz_161_
.sym 18923 sys_rst
.sym 18938 $abc$40744$n5859
.sym 18951 array_muxed1[22]
.sym 18996 $abc$40744$n5859
.sym 18999 array_muxed1[22]
.sym 19002 array_muxed1[22]
.sym 19005 $abc$40744$n5859
.sym 19022 basesoc_timer0_load_storage[27]
.sym 19025 basesoc_timer0_load_storage[31]
.sym 19029 $abc$40744$n7814
.sym 19068 basesoc_dat_w[1]
.sym 19071 array_muxed1[22]
.sym 19073 basesoc_dat_w[7]
.sym 19112 slave_sel[1]
.sym 19162 slave_sel[1]
.sym 19176 clk12_$glb_clk
.sym 19177 sys_rst_$glb_sr
.sym 19178 basesoc_uart_phy_tx_busy
.sym 19188 VexRiscv._zz_79_[4]
.sym 19191 basesoc_timer0_load_storage[31]
.sym 19192 slave_sel_r[1]
.sym 19193 basesoc_timer0_load_storage[27]
.sym 19198 basesoc_ctrl_reset_reset_r
.sym 19206 $abc$40744$n3983
.sym 19209 slave_sel_r[1]
.sym 19212 spiflash_bus_dat_r[4]
.sym 19213 $abc$40744$n2367
.sym 19221 $abc$40744$n2251
.sym 19234 basesoc_dat_w[1]
.sym 19239 basesoc_dat_w[7]
.sym 19246 basesoc_ctrl_reset_reset_r
.sym 19264 basesoc_dat_w[1]
.sym 19278 basesoc_dat_w[7]
.sym 19288 basesoc_ctrl_reset_reset_r
.sym 19298 $abc$40744$n2251
.sym 19299 clk12_$glb_clk
.sym 19300 sys_rst_$glb_sr
.sym 19301 spiflash_bus_dat_r[1]
.sym 19304 spiflash_bus_dat_r[4]
.sym 19305 spiflash_bus_dat_r[3]
.sym 19306 $abc$40744$n2296
.sym 19307 spiflash_bus_dat_r[2]
.sym 19308 spiflash_bus_dat_r[5]
.sym 19310 spram_wren0
.sym 19311 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 19313 spram_wren0
.sym 19314 spiflash_bus_dat_r[10]
.sym 19316 array_muxed0[10]
.sym 19318 array_muxed1[23]
.sym 19319 spiflash_bus_dat_r[8]
.sym 19320 basesoc_uart_phy_tx_busy
.sym 19321 array_muxed1[16]
.sym 19323 array_muxed0[13]
.sym 19326 basesoc_ctrl_storage[17]
.sym 19327 $abc$40744$n2511
.sym 19328 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 19330 $abc$40744$n2511
.sym 19333 sys_rst
.sym 19334 basesoc_ctrl_storage[16]
.sym 19336 $abc$40744$n5867
.sym 19344 VexRiscv.decode_to_execute_RS2[28]
.sym 19347 basesoc_uart_tx_fifo_do_read
.sym 19355 VexRiscv._zz_171_[1]
.sym 19359 sys_rst
.sym 19360 $abc$40744$n8240
.sym 19365 $abc$40744$n5851
.sym 19375 VexRiscv.decode_to_execute_RS2[28]
.sym 19377 VexRiscv._zz_171_[1]
.sym 19378 $abc$40744$n5851
.sym 19393 basesoc_uart_tx_fifo_do_read
.sym 19395 sys_rst
.sym 19421 $abc$40744$n8240
.sym 19422 clk12_$glb_clk
.sym 19424 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 19425 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 19426 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 19431 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 19434 $abc$40744$n7826
.sym 19440 basesoc_uart_tx_fifo_consume[0]
.sym 19441 spiflash_bus_dat_r[5]
.sym 19443 spiflash_bus_dat_r[1]
.sym 19444 $abc$40744$n3676
.sym 19445 VexRiscv._zz_171_[0]
.sym 19448 VexRiscv._zz_171_[0]
.sym 19449 spiflash_bus_dat_r[0]
.sym 19450 $abc$40744$n3983
.sym 19451 VexRiscv.decode_to_execute_RS2[12]
.sym 19452 spiflash_bus_dat_r[3]
.sym 19453 $abc$40744$n5865
.sym 19455 array_muxed0[9]
.sym 19456 $abc$40744$n6513_1
.sym 19457 array_muxed0[5]
.sym 19459 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 19468 spiflash_bus_dat_r[29]
.sym 19475 spiflash_bus_dat_r[30]
.sym 19483 $abc$40744$n2509
.sym 19486 $abc$40744$n3983
.sym 19488 spiflash_bus_dat_r[28]
.sym 19494 $abc$40744$n2509
.sym 19499 $abc$40744$n3983
.sym 19500 $abc$40744$n2509
.sym 19511 spiflash_bus_dat_r[29]
.sym 19518 spiflash_bus_dat_r[28]
.sym 19542 spiflash_bus_dat_r[30]
.sym 19544 $abc$40744$n2509
.sym 19545 clk12_$glb_clk
.sym 19546 sys_rst_$glb_sr
.sym 19548 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 19551 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 19552 $abc$40744$n3815
.sym 19553 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 19554 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 19556 VexRiscv._zz_136_[25]
.sym 19557 spiflash_bus_dat_r[25]
.sym 19558 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 19559 $abc$40744$n6461_1
.sym 19561 basesoc_counter[1]
.sym 19564 basesoc_uart_tx_fifo_consume[1]
.sym 19565 $abc$40744$n5621
.sym 19566 $abc$40744$n6462_1
.sym 19568 basesoc_uart_tx_fifo_consume[0]
.sym 19569 VexRiscv._zz_171_[1]
.sym 19570 $abc$40744$n6468_1
.sym 19571 $abc$40744$n128
.sym 19572 $abc$40744$n3983
.sym 19573 $abc$40744$n2278
.sym 19574 $PACKER_VCC_NET
.sym 19575 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 19577 basesoc_dat_w[7]
.sym 19578 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 19580 $abc$40744$n5861
.sym 19581 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 19582 $abc$40744$n6525
.sym 19592 slave_sel_r[1]
.sym 19595 spiflash_bus_dat_r[31]
.sym 19598 spiflash_bus_dat_r[30]
.sym 19603 spiflash_bus_dat_r[22]
.sym 19606 $abc$40744$n6525
.sym 19607 $abc$40744$n6507_1
.sym 19610 spiflash_bus_dat_r[25]
.sym 19616 $abc$40744$n6513_1
.sym 19619 $abc$40744$n6523_1
.sym 19627 $abc$40744$n6507_1
.sym 19628 slave_sel_r[1]
.sym 19630 spiflash_bus_dat_r[22]
.sym 19652 slave_sel_r[1]
.sym 19653 $abc$40744$n6513_1
.sym 19654 spiflash_bus_dat_r[25]
.sym 19657 slave_sel_r[1]
.sym 19658 spiflash_bus_dat_r[31]
.sym 19659 $abc$40744$n6525
.sym 19663 spiflash_bus_dat_r[30]
.sym 19664 $abc$40744$n6523_1
.sym 19666 slave_sel_r[1]
.sym 19668 clk12_$glb_clk
.sym 19669 $abc$40744$n231_$glb_sr
.sym 19672 $abc$40744$n5865
.sym 19673 array_muxed0[9]
.sym 19674 array_muxed0[5]
.sym 19676 $abc$40744$n128
.sym 19677 array_muxed0[8]
.sym 19678 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 19679 $abc$40744$n3976
.sym 19680 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 19681 $abc$40744$n4261_1
.sym 19685 $abc$40744$n3719_1
.sym 19686 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 19688 VexRiscv._zz_35_[31]
.sym 19690 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 19693 array_muxed0[3]
.sym 19694 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 19696 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 19698 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 19699 basesoc_counter[1]
.sym 19700 $abc$40744$n3815
.sym 19701 slave_sel_r[1]
.sym 19702 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 19703 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 19704 basesoc_uart_phy_storage[12]
.sym 19713 VexRiscv._zz_171_[0]
.sym 19716 VexRiscv._zz_130_[2]
.sym 19720 VexRiscv._zz_171_[0]
.sym 19721 VexRiscv.decode_to_execute_RS2[12]
.sym 19722 VexRiscv._zz_130_[4]
.sym 19728 VexRiscv._zz_79_[21]
.sym 19733 VexRiscv._zz_79_[23]
.sym 19735 VexRiscv._zz_171_[1]
.sym 19738 VexRiscv._zz_161_
.sym 19741 VexRiscv._zz_79_[4]
.sym 19742 VexRiscv.decode_to_execute_RS2[10]
.sym 19750 VexRiscv._zz_79_[21]
.sym 19770 VexRiscv._zz_79_[23]
.sym 19774 VexRiscv.decode_to_execute_RS2[12]
.sym 19775 VexRiscv._zz_171_[0]
.sym 19776 VexRiscv._zz_171_[1]
.sym 19777 VexRiscv._zz_130_[4]
.sym 19781 VexRiscv._zz_79_[4]
.sym 19786 VexRiscv._zz_171_[1]
.sym 19787 VexRiscv._zz_171_[0]
.sym 19788 VexRiscv._zz_130_[2]
.sym 19789 VexRiscv.decode_to_execute_RS2[10]
.sym 19790 VexRiscv._zz_161_
.sym 19791 clk12_$glb_clk
.sym 19793 basesoc_uart_phy_storage[14]
.sym 19794 VexRiscv._zz_79_[21]
.sym 19795 basesoc_uart_phy_storage[15]
.sym 19796 basesoc_uart_phy_storage[12]
.sym 19797 $abc$40744$n5861
.sym 19798 $abc$40744$n4571_1
.sym 19799 basesoc_uart_phy_storage[9]
.sym 19800 basesoc_uart_phy_storage[11]
.sym 19801 $abc$40744$n6431
.sym 19802 array_muxed1[4]
.sym 19803 array_muxed1[4]
.sym 19804 $abc$40744$n5001
.sym 19807 VexRiscv._zz_191_
.sym 19808 VexRiscv._zz_130_[4]
.sym 19809 basesoc_vexriscv_ibus_adr[3]
.sym 19810 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 19812 array_muxed1[20]
.sym 19813 basesoc_vexriscv_dbus_adr[9]
.sym 19814 basesoc_uart_tx_fifo_consume[1]
.sym 19817 VexRiscv.CsrPlugin_mtval[8]
.sym 19818 $abc$40744$n2511
.sym 19820 sys_rst
.sym 19821 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 19822 VexRiscv._zz_164_[23]
.sym 19823 $abc$40744$n6653_1
.sym 19824 $abc$40744$n2276
.sym 19825 sys_rst
.sym 19826 VexRiscv._zz_164_[4]
.sym 19828 VexRiscv.decode_to_execute_RS2[10]
.sym 19834 basesoc_counter[1]
.sym 19836 $abc$40744$n2274
.sym 19843 basesoc_vexriscv_dbus_adr[28]
.sym 19844 $abc$40744$n3836_1
.sym 19845 $abc$40744$n3835_1
.sym 19851 $abc$40744$n3838_1
.sym 19856 basesoc_counter[0]
.sym 19859 $abc$40744$n3838_1
.sym 19860 grant
.sym 19861 basesoc_vexriscv_ibus_adr[28]
.sym 19864 $abc$40744$n3837_1
.sym 19867 basesoc_counter[0]
.sym 19869 basesoc_counter[1]
.sym 19873 grant
.sym 19874 basesoc_vexriscv_dbus_adr[28]
.sym 19876 basesoc_vexriscv_ibus_adr[28]
.sym 19880 $abc$40744$n3838_1
.sym 19881 $abc$40744$n3835_1
.sym 19885 $abc$40744$n3836_1
.sym 19887 $abc$40744$n3837_1
.sym 19892 $abc$40744$n3836_1
.sym 19893 $abc$40744$n3838_1
.sym 19894 $abc$40744$n3837_1
.sym 19911 $abc$40744$n3838_1
.sym 19912 $abc$40744$n3835_1
.sym 19913 $abc$40744$n2274
.sym 19914 clk12_$glb_clk
.sym 19915 sys_rst_$glb_sr
.sym 19916 VexRiscv.CsrPlugin_mtval[4]
.sym 19917 VexRiscv.CsrPlugin_mtval[10]
.sym 19918 $abc$40744$n2472
.sym 19919 VexRiscv.CsrPlugin_mtval[13]
.sym 19920 $abc$40744$n6681_1
.sym 19921 $abc$40744$n6680_1
.sym 19922 VexRiscv.CsrPlugin_mtval[8]
.sym 19923 $abc$40744$n2473
.sym 19925 basesoc_vexriscv_dbus_adr[28]
.sym 19926 VexRiscv._zz_257_[4]
.sym 19927 $abc$40744$n4013
.sym 19928 $abc$40744$n2274
.sym 19929 basesoc_uart_phy_storage[9]
.sym 19930 $abc$40744$n2274
.sym 19931 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 19932 spiflash_bus_dat_r[16]
.sym 19933 basesoc_uart_phy_rx_reg[2]
.sym 19935 basesoc_uart_phy_storage[14]
.sym 19936 csrbankarray_csrbank2_dat0_w[3]
.sym 19937 VexRiscv._zz_79_[21]
.sym 19938 slave_sel[2]
.sym 19939 VexRiscv._zz_41_[18]
.sym 19940 $abc$40744$n4479_1
.sym 19941 VexRiscv._zz_195_[14]
.sym 19942 basesoc_dat_w[4]
.sym 19943 $abc$40744$n233
.sym 19944 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 19945 $abc$40744$n4261_1
.sym 19946 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 19948 VexRiscv._zz_323_[7]
.sym 19949 VexRiscv._zz_161_
.sym 19950 VexRiscv.decode_to_execute_RS2[12]
.sym 19961 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 19968 $abc$40744$n2473
.sym 19969 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 19973 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 19975 $abc$40744$n2472
.sym 19979 $PACKER_VCC_NET
.sym 19981 $PACKER_VCC_NET
.sym 19987 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 19989 $nextpnr_ICESTORM_LC_18$O
.sym 19992 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 19995 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 19997 $PACKER_VCC_NET
.sym 19998 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 20001 $auto$alumacc.cc:474:replace_alu$4087.C[4]
.sym 20003 $PACKER_VCC_NET
.sym 20004 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20005 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 20008 $PACKER_VCC_NET
.sym 20010 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 20011 $auto$alumacc.cc:474:replace_alu$4087.C[4]
.sym 20016 $abc$40744$n2472
.sym 20036 $abc$40744$n2473
.sym 20037 clk12_$glb_clk
.sym 20038 sys_rst_$glb_sr
.sym 20039 $abc$40744$n5869
.sym 20040 $abc$40744$n7815
.sym 20041 VexRiscv._zz_323_[7]
.sym 20042 VexRiscv._zz_323_[5]
.sym 20043 $abc$40744$n5552
.sym 20044 VexRiscv._zz_79_[7]
.sym 20046 VexRiscv._zz_323_[4]
.sym 20048 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 20049 VexRiscv._zz_323_[24]
.sym 20050 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 20053 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 20054 VexRiscv.CsrPlugin_mtval[13]
.sym 20056 eventsourceprocess1_old_trigger
.sym 20057 $abc$40744$n8240
.sym 20059 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 20060 VexRiscv.CsrPlugin_mtval[10]
.sym 20065 $PACKER_VCC_NET
.sym 20066 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 20067 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 20068 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 20069 array_muxed0[7]
.sym 20071 $abc$40744$n4261_1
.sym 20073 $PACKER_VCC_NET
.sym 20074 spiflash_bus_dat_r[7]
.sym 20080 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 20082 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 20086 VexRiscv._zz_323_[6]
.sym 20087 VexRiscv._zz_16_
.sym 20091 $abc$40744$n3719_1
.sym 20092 VexRiscv._zz_51_
.sym 20094 $abc$40744$n3721_1
.sym 20095 $abc$40744$n6653_1
.sym 20099 VexRiscv.lastStageIsFiring
.sym 20103 VexRiscv._zz_323_[4]
.sym 20109 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 20114 VexRiscv.lastStageIsFiring
.sym 20115 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 20121 VexRiscv._zz_16_
.sym 20126 VexRiscv.lastStageIsFiring
.sym 20128 VexRiscv._zz_51_
.sym 20133 VexRiscv._zz_323_[4]
.sym 20137 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 20144 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 20149 $abc$40744$n3719_1
.sym 20151 $abc$40744$n6653_1
.sym 20152 $abc$40744$n3721_1
.sym 20156 VexRiscv._zz_323_[6]
.sym 20160 clk12_$glb_clk
.sym 20162 VexRiscv._zz_191_
.sym 20163 VexRiscv._zz_323_[16]
.sym 20164 VexRiscv._zz_323_[15]
.sym 20165 $abc$40744$n5556
.sym 20166 VexRiscv._zz_323_[8]
.sym 20167 VexRiscv._zz_323_[14]
.sym 20168 VexRiscv._zz_323_[9]
.sym 20169 $abc$40744$n7819
.sym 20170 $abc$40744$n3722_1
.sym 20172 $abc$40744$n7817
.sym 20173 $abc$40744$n3722_1
.sym 20174 $abc$40744$n4261_1
.sym 20175 grant
.sym 20177 $abc$40744$n5170
.sym 20178 VexRiscv._zz_29_
.sym 20179 basesoc_vexriscv_dbus_adr[19]
.sym 20180 VexRiscv._zz_323_[27]
.sym 20181 grant
.sym 20182 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 20183 VexRiscv._zz_16_
.sym 20184 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 20185 VexRiscv._zz_323_[7]
.sym 20186 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20187 VexRiscv._zz_161_
.sym 20188 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 20189 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 20190 $abc$40744$n3680
.sym 20191 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 20192 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 20193 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 20194 VexRiscv.decode_to_execute_RS2[18]
.sym 20195 $abc$40744$n5221
.sym 20196 VexRiscv.CsrPlugin_interrupt_valid
.sym 20205 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 20208 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 20211 VexRiscv.lastStageIsFiring
.sym 20212 VexRiscv._zz_29_
.sym 20219 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 20221 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 20223 VexRiscv._zz_323_[8]
.sym 20225 VexRiscv.CsrPlugin_hadException
.sym 20228 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 20231 $abc$40744$n3652
.sym 20236 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 20245 VexRiscv._zz_323_[8]
.sym 20248 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 20256 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 20260 VexRiscv.CsrPlugin_hadException
.sym 20261 VexRiscv.lastStageIsFiring
.sym 20262 VexRiscv._zz_29_
.sym 20263 $abc$40744$n3652
.sym 20267 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 20274 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 20279 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 20282 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 20283 clk12_$glb_clk
.sym 20285 $abc$40744$n6708
.sym 20286 $abc$40744$n5574
.sym 20287 $abc$40744$n4835
.sym 20288 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 20289 $abc$40744$n3652
.sym 20290 $abc$40744$n5568
.sym 20291 $abc$40744$n5460
.sym 20292 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 20293 VexRiscv.lastStageIsFiring
.sym 20294 $abc$40744$n233
.sym 20295 $abc$40744$n3837_1
.sym 20296 $abc$40744$n7838
.sym 20297 VexRiscv._zz_130_[4]
.sym 20299 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 20300 $abc$40744$n5194
.sym 20301 VexRiscv._zz_323_[13]
.sym 20302 $abc$40744$n3721_1
.sym 20304 VexRiscv._zz_191_
.sym 20306 $abc$40744$n233
.sym 20307 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20308 $abc$40744$n5191
.sym 20309 VexRiscv._zz_323_[15]
.sym 20310 $abc$40744$n2511
.sym 20311 $abc$40744$n2598
.sym 20312 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 20313 VexRiscv._zz_79_[13]
.sym 20314 $abc$40744$n5461
.sym 20315 VexRiscv._zz_164_[7]
.sym 20316 VexRiscv._zz_161_
.sym 20318 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 20319 VexRiscv._zz_323_[24]
.sym 20326 VexRiscv._zz_323_[21]
.sym 20327 $abc$40744$n3679
.sym 20328 VexRiscv.CsrPlugin_exception
.sym 20329 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 20330 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20331 $abc$40744$n5209
.sym 20332 $abc$40744$n5230
.sym 20333 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 20334 VexRiscv._zz_323_[25]
.sym 20337 $abc$40744$n5206
.sym 20338 $abc$40744$n5233
.sym 20339 VexRiscv.CsrPlugin_interrupt_valid
.sym 20340 VexRiscv._zz_323_[30]
.sym 20341 $abc$40744$n5236
.sym 20344 $abc$40744$n233
.sym 20345 VexRiscv._zz_323_[28]
.sym 20347 VexRiscv._zz_323_[20]
.sym 20348 $abc$40744$n233
.sym 20354 VexRiscv._zz_323_[29]
.sym 20355 $abc$40744$n5221
.sym 20359 VexRiscv.CsrPlugin_exception
.sym 20360 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 20361 VexRiscv.CsrPlugin_interrupt_valid
.sym 20362 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 20366 $abc$40744$n233
.sym 20367 VexRiscv._zz_323_[25]
.sym 20368 $abc$40744$n5221
.sym 20371 $abc$40744$n5206
.sym 20372 VexRiscv._zz_323_[20]
.sym 20373 $abc$40744$n233
.sym 20377 VexRiscv._zz_323_[29]
.sym 20379 $abc$40744$n5233
.sym 20380 $abc$40744$n233
.sym 20383 $abc$40744$n5236
.sym 20385 $abc$40744$n233
.sym 20386 VexRiscv._zz_323_[30]
.sym 20390 VexRiscv._zz_323_[21]
.sym 20391 $abc$40744$n5209
.sym 20392 $abc$40744$n233
.sym 20395 $abc$40744$n5230
.sym 20397 $abc$40744$n233
.sym 20398 VexRiscv._zz_323_[28]
.sym 20401 $abc$40744$n3679
.sym 20404 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20405 $abc$40744$n2621_$glb_ce
.sym 20406 clk12_$glb_clk
.sym 20408 $abc$40744$n5590
.sym 20409 VexRiscv._zz_164_[7]
.sym 20410 VexRiscv._zz_164_[18]
.sym 20411 VexRiscv._zz_79_[2]
.sym 20412 $abc$40744$n4843_1
.sym 20413 $abc$40744$n6704_1
.sym 20414 $abc$40744$n5584
.sym 20415 VexRiscv._zz_164_[13]
.sym 20417 $abc$40744$n5568
.sym 20418 $abc$40744$n7818
.sym 20419 $abc$40744$n7811
.sym 20420 $abc$40744$n2644
.sym 20422 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 20423 $abc$40744$n5218
.sym 20424 VexRiscv._zz_50_[7]
.sym 20425 $abc$40744$n5206
.sym 20426 VexRiscv.lastStagePc[2]
.sym 20427 $abc$40744$n5209
.sym 20428 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 20429 $abc$40744$n5574
.sym 20430 VexRiscv._zz_323_[21]
.sym 20431 VexRiscv._zz_41_[18]
.sym 20432 $abc$40744$n4479_1
.sym 20433 VexRiscv._zz_323_[19]
.sym 20434 $abc$40744$n233
.sym 20435 VexRiscv._zz_323_[16]
.sym 20436 $abc$40744$n3652
.sym 20437 $abc$40744$n3999
.sym 20438 $abc$40744$n4261_1
.sym 20439 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 20440 VexRiscv._zz_323_[7]
.sym 20441 VexRiscv._zz_161_
.sym 20442 $abc$40744$n2585
.sym 20443 $abc$40744$n3678
.sym 20449 $abc$40744$n6708
.sym 20452 VexRiscv._zz_171_[1]
.sym 20454 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 20455 VexRiscv.CsrPlugin_mtval[14]
.sym 20456 VexRiscv.CsrPlugin_mtval[10]
.sym 20457 $abc$40744$n4230_1
.sym 20458 VexRiscv._zz_171_[0]
.sym 20460 VexRiscv._zz_323_[28]
.sym 20462 VexRiscv._zz_35_[14]
.sym 20463 $abc$40744$n4441_1
.sym 20464 VexRiscv._zz_152_[10]
.sym 20468 $abc$40744$n4261_1
.sym 20469 $abc$40744$n4843_1
.sym 20473 $abc$40744$n4356_1
.sym 20476 $abc$40744$n4357_1
.sym 20478 $abc$40744$n2632
.sym 20483 VexRiscv.CsrPlugin_mtval[10]
.sym 20484 $abc$40744$n4357_1
.sym 20485 $abc$40744$n4230_1
.sym 20488 $abc$40744$n4261_1
.sym 20489 $abc$40744$n6708
.sym 20490 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 20491 $abc$40744$n4843_1
.sym 20494 VexRiscv._zz_323_[28]
.sym 20506 VexRiscv._zz_35_[14]
.sym 20515 $abc$40744$n2632
.sym 20519 $abc$40744$n4230_1
.sym 20520 VexRiscv.CsrPlugin_mtval[14]
.sym 20521 $abc$40744$n4441_1
.sym 20524 $abc$40744$n4356_1
.sym 20525 VexRiscv._zz_171_[0]
.sym 20526 VexRiscv._zz_171_[1]
.sym 20527 VexRiscv._zz_152_[10]
.sym 20529 clk12_$glb_clk
.sym 20530 VexRiscv.reset_$glb_sr
.sym 20531 VexRiscv._zz_79_[5]
.sym 20532 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 20533 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 20534 $abc$40744$n6676_1
.sym 20535 VexRiscv._zz_79_[24]
.sym 20536 $abc$40744$n4625_1
.sym 20537 $abc$40744$n4260_1
.sym 20538 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 20541 $abc$40744$n7814
.sym 20542 $abc$40744$n7823
.sym 20543 $abc$40744$n4230_1
.sym 20544 $abc$40744$n5584
.sym 20545 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 20546 VexRiscv._zz_79_[2]
.sym 20547 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 20548 $abc$40744$n5230
.sym 20549 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 20550 $abc$40744$n5233
.sym 20551 $abc$40744$n233
.sym 20552 $abc$40744$n5236
.sym 20553 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20554 VexRiscv._zz_171_[1]
.sym 20555 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 20556 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 20557 $PACKER_VCC_NET
.sym 20558 VexRiscv._zz_35_[2]
.sym 20559 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 20560 basesoc_vexriscv_ibus_adr[6]
.sym 20561 VexRiscv.decode_to_execute_RS2[26]
.sym 20562 VexRiscv._zz_171_[0]
.sym 20563 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 20564 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 20565 VexRiscv._zz_164_[13]
.sym 20566 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 20572 $abc$40744$n5305_1
.sym 20573 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 20574 VexRiscv._zz_35_[2]
.sym 20576 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 20578 $abc$40744$n4440_1
.sym 20579 VexRiscv._zz_35_[29]
.sym 20580 VexRiscv._zz_152_[14]
.sym 20586 VexRiscv._zz_171_[0]
.sym 20589 VexRiscv._zz_35_[5]
.sym 20591 VexRiscv._zz_35_[24]
.sym 20592 $abc$40744$n5299_1
.sym 20594 VexRiscv._zz_171_[1]
.sym 20596 $abc$40744$n5004
.sym 20598 VexRiscv._zz_35_[4]
.sym 20602 $abc$40744$n2644
.sym 20607 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 20608 $abc$40744$n2644
.sym 20612 VexRiscv._zz_35_[2]
.sym 20618 VexRiscv._zz_35_[5]
.sym 20623 VexRiscv._zz_152_[14]
.sym 20624 VexRiscv._zz_171_[1]
.sym 20625 VexRiscv._zz_171_[0]
.sym 20626 $abc$40744$n4440_1
.sym 20629 $abc$40744$n5305_1
.sym 20630 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 20631 $abc$40744$n5299_1
.sym 20632 $abc$40744$n5004
.sym 20637 VexRiscv._zz_35_[4]
.sym 20644 VexRiscv._zz_35_[24]
.sym 20647 VexRiscv._zz_35_[29]
.sym 20652 clk12_$glb_clk
.sym 20653 VexRiscv.reset_$glb_sr
.sym 20654 $abc$40744$n7827
.sym 20655 $abc$40744$n4020
.sym 20656 $abc$40744$n5149
.sym 20657 basesoc_vexriscv_ibus_adr[6]
.sym 20658 $abc$40744$n4405_1
.sym 20659 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 20660 array_muxed0[6]
.sym 20661 $abc$40744$n7832
.sym 20662 VexRiscv._zz_152_[14]
.sym 20663 VexRiscv._zz_79_[4]
.sym 20664 $abc$40744$n7820
.sym 20665 $abc$40744$n5063
.sym 20666 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 20667 $abc$40744$n3719_1
.sym 20668 $abc$40744$n4261_1
.sym 20669 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 20670 VexRiscv._zz_204_
.sym 20671 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 20672 $abc$40744$n4318
.sym 20673 $abc$40744$n4356_1
.sym 20674 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 20675 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 20676 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 20677 basesoc_ctrl_storage[23]
.sym 20678 $abc$40744$n5299_1
.sym 20679 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 20680 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 20681 $abc$40744$n4853
.sym 20682 $abc$40744$n5004
.sym 20684 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 20685 $abc$40744$n5002
.sym 20686 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20687 VexRiscv._zz_201_[12]
.sym 20688 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 20689 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 20697 $abc$40744$n4853
.sym 20698 VexRiscv._zz_323_[13]
.sym 20702 basesoc_vexriscv_dbus_adr[4]
.sym 20704 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 20705 VexRiscv._zz_323_[16]
.sym 20706 $abc$40744$n2588
.sym 20708 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 20710 VexRiscv._zz_323_[10]
.sym 20711 $abc$40744$n5001
.sym 20712 VexRiscv._zz_323_[7]
.sym 20715 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 20718 $abc$40744$n5011
.sym 20719 $abc$40744$n5081
.sym 20723 grant
.sym 20724 basesoc_vexriscv_ibus_adr[4]
.sym 20725 $abc$40744$n5000
.sym 20728 basesoc_vexriscv_ibus_adr[4]
.sym 20729 grant
.sym 20731 basesoc_vexriscv_dbus_adr[4]
.sym 20736 VexRiscv._zz_323_[16]
.sym 20743 VexRiscv._zz_323_[13]
.sym 20749 VexRiscv._zz_323_[10]
.sym 20752 $abc$40744$n5001
.sym 20753 $abc$40744$n5000
.sym 20754 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 20755 $abc$40744$n5011
.sym 20758 $abc$40744$n5081
.sym 20759 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 20760 $abc$40744$n5000
.sym 20761 $abc$40744$n5001
.sym 20764 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 20766 $abc$40744$n4853
.sym 20770 VexRiscv._zz_323_[7]
.sym 20774 $abc$40744$n2588
.sym 20775 clk12_$glb_clk
.sym 20776 VexRiscv.reset_$glb_sr
.sym 20777 $abc$40744$n5081
.sym 20778 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 20779 $abc$40744$n5863
.sym 20780 $abc$40744$n2234
.sym 20781 $abc$40744$n5346_1
.sym 20782 $abc$40744$n4019
.sym 20783 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 20784 $abc$40744$n4404_1
.sym 20785 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 20786 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 20787 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 20788 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 20789 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 20790 array_muxed0[6]
.sym 20792 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 20793 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 20794 $abc$40744$n7832
.sym 20795 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 20796 VexRiscv._zz_130_[4]
.sym 20797 VexRiscv._zz_323_[29]
.sym 20798 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 20799 $abc$40744$n5532
.sym 20800 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 20801 VexRiscv._zz_323_[15]
.sym 20802 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 20803 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 20804 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 20805 $abc$40744$n4315
.sym 20806 basesoc_vexriscv_dbus_adr[6]
.sym 20807 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 20808 $abc$40744$n2644
.sym 20809 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 20810 $abc$40744$n2511
.sym 20811 $abc$40744$n4324
.sym 20812 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 20819 VexRiscv._zz_257_[3]
.sym 20822 $abc$40744$n5007
.sym 20823 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20824 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 20825 VexRiscv._zz_323_[1]
.sym 20829 $abc$40744$n233
.sym 20830 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 20834 VexRiscv._zz_130_[4]
.sym 20835 $abc$40744$n5002
.sym 20837 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 20838 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20840 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 20844 $abc$40744$n4010
.sym 20845 $abc$40744$n8240
.sym 20846 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 20852 VexRiscv._zz_323_[1]
.sym 20859 VexRiscv._zz_257_[3]
.sym 20860 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20863 $abc$40744$n5007
.sym 20864 $abc$40744$n5002
.sym 20865 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 20866 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 20870 VexRiscv._zz_130_[4]
.sym 20875 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20877 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 20878 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 20881 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 20888 $abc$40744$n4010
.sym 20889 $abc$40744$n233
.sym 20895 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 20897 $abc$40744$n8240
.sym 20898 clk12_$glb_clk
.sym 20900 VexRiscv._zz_239_
.sym 20901 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 20902 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 20903 $abc$40744$n5008
.sym 20904 $abc$40744$n5049_1
.sym 20905 $abc$40744$n5078
.sym 20906 $abc$40744$n5056
.sym 20907 $abc$40744$n5032_1
.sym 20909 VexRiscv._zz_289_[3]
.sym 20910 $abc$40744$n7826
.sym 20911 $abc$40744$n7840
.sym 20913 $abc$40744$n5283_1
.sym 20914 $abc$40744$n5004
.sym 20915 $abc$40744$n5274
.sym 20916 VexRiscv._zz_204_
.sym 20917 $abc$40744$n4404_1
.sym 20918 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 20919 VexRiscv._zz_35_[4]
.sym 20920 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 20921 $abc$40744$n4228
.sym 20922 $abc$40744$n5002
.sym 20923 $PACKER_VCC_NET
.sym 20924 $abc$40744$n3652
.sym 20925 VexRiscv._zz_323_[19]
.sym 20926 $abc$40744$n5000
.sym 20927 VexRiscv._zz_323_[25]
.sym 20928 basesoc_vexriscv_ibus_adr[16]
.sym 20929 $abc$40744$n3999
.sym 20930 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 20931 $abc$40744$n7827
.sym 20932 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 20933 $abc$40744$n2585
.sym 20934 VexRiscv._zz_161_
.sym 20935 $abc$40744$n5003
.sym 20941 $abc$40744$n6743_1
.sym 20943 $abc$40744$n2598
.sym 20944 $abc$40744$n6741_1
.sym 20946 $abc$40744$n4853
.sym 20948 $abc$40744$n5095
.sym 20951 $abc$40744$n4010
.sym 20952 $abc$40744$n4321
.sym 20953 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 20954 $abc$40744$n4853
.sym 20956 $abc$40744$n5088_1
.sym 20957 VexRiscv._zz_239_
.sym 20958 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 20959 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 20962 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 20964 $abc$40744$n6737_1
.sym 20965 $abc$40744$n4315
.sym 20966 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 20970 $abc$40744$n5078
.sym 20971 $abc$40744$n4324
.sym 20972 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 20977 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 20981 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 20989 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 20992 $abc$40744$n4324
.sym 20993 $abc$40744$n6743_1
.sym 20994 $abc$40744$n5095
.sym 20995 $abc$40744$n4853
.sym 20998 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 21004 $abc$40744$n4853
.sym 21005 $abc$40744$n5088_1
.sym 21006 $abc$40744$n6741_1
.sym 21007 $abc$40744$n4321
.sym 21010 $abc$40744$n5078
.sym 21011 $abc$40744$n4315
.sym 21012 $abc$40744$n4853
.sym 21013 $abc$40744$n6737_1
.sym 21016 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 21017 VexRiscv._zz_239_
.sym 21018 $abc$40744$n4010
.sym 21019 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 21020 $abc$40744$n2598
.sym 21021 clk12_$glb_clk
.sym 21022 VexRiscv.reset_$glb_sr
.sym 21023 VexRiscv.lastStagePc[8]
.sym 21024 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 21025 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 21026 $abc$40744$n6769
.sym 21027 $abc$40744$n6713_1
.sym 21028 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 21029 $abc$40744$n6727
.sym 21030 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 21031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 21032 spiflash_bus_dat_r[25]
.sym 21034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 21035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 21036 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 21037 $abc$40744$n2647
.sym 21038 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 21039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 21040 $abc$40744$n4321
.sym 21041 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 21042 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 21043 $abc$40744$n2598
.sym 21044 $abc$40744$n5095
.sym 21045 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 21046 $abc$40744$n5007
.sym 21047 $abc$40744$n7815
.sym 21048 VexRiscv._zz_323_[11]
.sym 21049 VexRiscv.CsrPlugin_hadException
.sym 21050 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 21051 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 21052 basesoc_vexriscv_ibus_adr[6]
.sym 21053 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 21054 $abc$40744$n5000
.sym 21055 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 21056 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 21057 VexRiscv._zz_35_[2]
.sym 21058 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 21064 $abc$40744$n5001
.sym 21065 $abc$40744$n5000
.sym 21066 $abc$40744$n2598
.sym 21067 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 21068 $abc$40744$n5093
.sym 21069 $abc$40744$n5129
.sym 21070 $abc$40744$n5000
.sym 21071 $abc$40744$n5086
.sym 21072 VexRiscv._zz_239_
.sym 21073 $abc$40744$n3772
.sym 21076 $abc$40744$n5054
.sym 21078 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 21079 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 21081 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 21082 $abc$40744$n4010
.sym 21085 $abc$40744$n5117
.sym 21086 $abc$40744$n4012
.sym 21088 $abc$40744$n3722_1
.sym 21089 $PACKER_GND_NET
.sym 21092 $abc$40744$n4013
.sym 21093 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 21094 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 21095 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 21097 $abc$40744$n5093
.sym 21098 $abc$40744$n5000
.sym 21099 $abc$40744$n5001
.sym 21100 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 21103 $abc$40744$n5054
.sym 21104 $abc$40744$n5001
.sym 21105 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 21106 $abc$40744$n5000
.sym 21109 $abc$40744$n4010
.sym 21110 VexRiscv._zz_239_
.sym 21111 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 21112 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 21115 $abc$40744$n5086
.sym 21116 $abc$40744$n5001
.sym 21117 $abc$40744$n5000
.sym 21118 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 21121 $PACKER_GND_NET
.sym 21127 $abc$40744$n3722_1
.sym 21128 $abc$40744$n3772
.sym 21129 $abc$40744$n4013
.sym 21130 $abc$40744$n4012
.sym 21133 $abc$40744$n5000
.sym 21134 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 21135 $abc$40744$n5001
.sym 21136 $abc$40744$n5129
.sym 21139 $abc$40744$n5000
.sym 21140 $abc$40744$n5001
.sym 21141 $abc$40744$n5117
.sym 21142 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 21143 $abc$40744$n2598
.sym 21144 clk12_$glb_clk
.sym 21146 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 21147 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 21148 $abc$40744$n6721
.sym 21149 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 21150 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 21151 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 21152 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 21153 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21154 $abc$40744$n4261_1
.sym 21155 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 21157 $abc$40744$n7837
.sym 21158 $abc$40744$n5047_1
.sym 21159 $abc$40744$n5319
.sym 21160 $abc$40744$n4853
.sym 21161 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 21162 VexRiscv._zz_204_
.sym 21163 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 21166 $abc$40744$n5166_1
.sym 21167 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 21168 $abc$40744$n4025
.sym 21169 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 21170 $abc$40744$n4294
.sym 21171 $abc$40744$n5037_1
.sym 21172 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 21173 $abc$40744$n4818
.sym 21174 $abc$40744$n5299_1
.sym 21175 $abc$40744$n4820
.sym 21176 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 21177 $abc$40744$n4853
.sym 21178 $abc$40744$n5002
.sym 21179 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 21180 $abc$40744$n4291
.sym 21181 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 21187 $abc$40744$n5107
.sym 21188 $abc$40744$n5168_1
.sym 21189 $abc$40744$n2598
.sym 21190 $abc$40744$n5131
.sym 21191 $abc$40744$n6731_1
.sym 21192 $abc$40744$n4853
.sym 21193 $abc$40744$n6755_1
.sym 21194 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 21195 $abc$40744$n5002
.sym 21196 $abc$40744$n3772
.sym 21198 $abc$40744$n6769
.sym 21199 $abc$40744$n5171_1
.sym 21200 $abc$40744$n4363
.sym 21201 $abc$40744$n6747_1
.sym 21202 $abc$40744$n4306
.sym 21203 $abc$40744$n5001
.sym 21204 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 21205 $abc$40744$n4330
.sym 21207 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 21208 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 21210 $abc$40744$n5063
.sym 21211 $abc$40744$n4012
.sym 21212 $abc$40744$n5000
.sym 21213 VexRiscv._zz_257_[4]
.sym 21216 $abc$40744$n4342
.sym 21218 $abc$40744$n3722_1
.sym 21220 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 21221 $abc$40744$n5002
.sym 21223 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 21226 VexRiscv._zz_257_[4]
.sym 21227 $abc$40744$n3722_1
.sym 21228 $abc$40744$n4012
.sym 21229 $abc$40744$n3772
.sym 21232 $abc$40744$n6755_1
.sym 21233 $abc$40744$n4853
.sym 21234 $abc$40744$n4342
.sym 21235 $abc$40744$n5131
.sym 21238 $abc$40744$n5171_1
.sym 21239 $abc$40744$n5001
.sym 21240 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 21241 $abc$40744$n5000
.sym 21244 $abc$40744$n4330
.sym 21245 $abc$40744$n6747_1
.sym 21246 $abc$40744$n5107
.sym 21247 $abc$40744$n4853
.sym 21250 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 21256 $abc$40744$n4306
.sym 21257 $abc$40744$n5063
.sym 21258 $abc$40744$n6731_1
.sym 21259 $abc$40744$n4853
.sym 21262 $abc$40744$n5168_1
.sym 21263 $abc$40744$n6769
.sym 21264 $abc$40744$n4853
.sym 21265 $abc$40744$n4363
.sym 21266 $abc$40744$n2598
.sym 21267 clk12_$glb_clk
.sym 21268 VexRiscv.reset_$glb_sr
.sym 21269 VexRiscv.CsrPlugin_mtval[27]
.sym 21270 $abc$40744$n6723_1
.sym 21271 $abc$40744$n6725_1
.sym 21272 $abc$40744$n6753_1
.sym 21273 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 21274 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 21275 $abc$40744$n6761_1
.sym 21276 $abc$40744$n6765_1
.sym 21277 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 21278 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 21279 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 21281 $abc$40744$n5001
.sym 21282 $abc$40744$n4357
.sym 21283 $abc$40744$n2644
.sym 21284 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 21285 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 21286 $abc$40744$n5131
.sym 21287 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 21288 $abc$40744$n4363
.sym 21290 $abc$40744$n4306
.sym 21291 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 21292 $abc$40744$n3772
.sym 21293 VexRiscv._zz_323_[15]
.sym 21295 $abc$40744$n2644
.sym 21296 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 21297 $abc$40744$n5030_1
.sym 21298 $abc$40744$n5061_1
.sym 21299 $abc$40744$n5122
.sym 21300 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 21301 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 21302 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 21303 $abc$40744$n2511
.sym 21304 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 21310 $abc$40744$n5001
.sym 21311 $abc$40744$n5000
.sym 21314 $abc$40744$n5061_1
.sym 21315 $abc$40744$n5002
.sym 21316 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 21317 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 21319 VexRiscv._zz_323_[30]
.sym 21320 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 21322 $abc$40744$n5007
.sym 21324 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 21325 $abc$40744$n5105
.sym 21328 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 21330 $abc$40744$n5100_1
.sym 21332 VexRiscv._zz_321_
.sym 21334 $abc$40744$n4025
.sym 21335 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 21336 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 21337 $abc$40744$n2632
.sym 21338 $abc$40744$n5112_1
.sym 21340 $PACKER_VCC_NET
.sym 21345 VexRiscv._zz_323_[30]
.sym 21349 $abc$40744$n5007
.sym 21350 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 21351 $abc$40744$n5002
.sym 21352 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 21355 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 21356 $abc$40744$n5000
.sym 21357 $abc$40744$n5001
.sym 21358 $abc$40744$n5112_1
.sym 21361 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 21362 $abc$40744$n5001
.sym 21363 $abc$40744$n5000
.sym 21364 $abc$40744$n5100_1
.sym 21367 $abc$40744$n5001
.sym 21368 $abc$40744$n5000
.sym 21369 $abc$40744$n5061_1
.sym 21370 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 21373 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 21375 $abc$40744$n4025
.sym 21376 VexRiscv._zz_321_
.sym 21379 $abc$40744$n5001
.sym 21380 $abc$40744$n5000
.sym 21381 $abc$40744$n5105
.sym 21382 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 21385 $PACKER_VCC_NET
.sym 21389 $abc$40744$n2632
.sym 21390 clk12_$glb_clk
.sym 21392 $abc$40744$n6668
.sym 21393 VexRiscv._zz_50_[14]
.sym 21394 $abc$40744$n6664
.sym 21395 VexRiscv._zz_238_[0]
.sym 21396 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 21397 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 21398 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 21399 $abc$40744$n6817_1
.sym 21404 $abc$40744$n6200
.sym 21405 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 21406 $abc$40744$n4366
.sym 21407 VexRiscv._zz_204_
.sym 21408 $abc$40744$n4228
.sym 21409 $abc$40744$n2249
.sym 21410 $PACKER_VCC_NET
.sym 21411 $abc$40744$n5002
.sym 21412 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 21413 VexRiscv._zz_194_[25]
.sym 21415 $abc$40744$n4297
.sym 21416 $abc$40744$n3999
.sym 21417 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 21418 VexRiscv._zz_321_
.sym 21419 VexRiscv._zz_161_
.sym 21420 VexRiscv._zz_323_[25]
.sym 21421 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 21422 basesoc_vexriscv_ibus_adr[21]
.sym 21423 $abc$40744$n7827
.sym 21424 $abc$40744$n3652
.sym 21425 VexRiscv._zz_323_[19]
.sym 21426 spiflash_bus_dat_r[0]
.sym 21427 $abc$40744$n233
.sym 21433 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 21434 $abc$40744$n4213
.sym 21437 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 21438 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 21439 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 21441 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 21443 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 21444 $abc$40744$n6818_1
.sym 21445 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 21446 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 21447 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 21449 $abc$40744$n6668
.sym 21450 $abc$40744$n6819_1
.sym 21452 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 21453 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 21454 $abc$40744$n6815_1
.sym 21455 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 21456 $abc$40744$n6669_1
.sym 21457 $abc$40744$n4198
.sym 21459 $abc$40744$n6664
.sym 21460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 21462 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 21463 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 21464 $abc$40744$n6817_1
.sym 21467 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 21472 $abc$40744$n6815_1
.sym 21473 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 21474 $abc$40744$n4213
.sym 21475 $abc$40744$n6818_1
.sym 21479 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 21484 $abc$40744$n6669_1
.sym 21485 $abc$40744$n6817_1
.sym 21486 $abc$40744$n6664
.sym 21487 $abc$40744$n6668
.sym 21490 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 21491 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 21492 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 21493 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 21496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 21497 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 21498 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 21499 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 21502 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 21503 $abc$40744$n4198
.sym 21504 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 21505 $abc$40744$n6819_1
.sym 21508 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 21509 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 21510 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 21511 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 21512 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 21513 clk12_$glb_clk
.sym 21515 spiflash_bus_dat_r[7]
.sym 21516 array_muxed0[11]
.sym 21517 $abc$40744$n5871
.sym 21518 spiflash_bus_dat_r[0]
.sym 21519 $abc$40744$n5873
.sym 21520 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 21521 $abc$40744$n5867
.sym 21522 spiflash_bus_dat_r[6]
.sym 21523 VexRiscv._zz_152_[25]
.sym 21525 VexRiscv._zz_323_[24]
.sym 21527 $abc$40744$n4822
.sym 21528 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 21529 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 21530 VexRiscv._zz_41_[21]
.sym 21532 $abc$40744$n5007
.sym 21533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 21534 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 21535 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 21536 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 21538 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 21539 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 21540 $abc$40744$n2632
.sym 21541 VexRiscv._zz_35_[2]
.sym 21542 basesoc_vexriscv_ibus_adr[25]
.sym 21543 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 21544 basesoc_vexriscv_ibus_adr[6]
.sym 21545 VexRiscv._zz_323_[20]
.sym 21546 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 21547 $abc$40744$n7815
.sym 21548 VexRiscv._zz_323_[11]
.sym 21549 $PACKER_VCC_NET
.sym 21550 array_muxed0[11]
.sym 21558 VexRiscv.CsrPlugin_hadException
.sym 21562 grant
.sym 21565 VexRiscv._zz_323_[15]
.sym 21566 basesoc_vexriscv_ibus_adr[26]
.sym 21567 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 21570 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 21571 VexRiscv._zz_323_[27]
.sym 21574 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 21580 VexRiscv._zz_323_[25]
.sym 21581 basesoc_vexriscv_dbus_adr[26]
.sym 21582 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21584 $abc$40744$n3652
.sym 21586 VexRiscv._zz_323_[24]
.sym 21589 VexRiscv._zz_323_[27]
.sym 21596 basesoc_vexriscv_dbus_adr[26]
.sym 21597 basesoc_vexriscv_ibus_adr[26]
.sym 21598 grant
.sym 21602 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21609 VexRiscv._zz_323_[25]
.sym 21614 VexRiscv._zz_323_[24]
.sym 21622 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 21625 VexRiscv.CsrPlugin_hadException
.sym 21626 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 21627 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 21628 $abc$40744$n3652
.sym 21634 VexRiscv._zz_323_[15]
.sym 21635 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 21636 clk12_$glb_clk
.sym 21638 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 21639 basesoc_vexriscv_dbus_adr[26]
.sym 21640 array_muxed1[22]
.sym 21641 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 21642 $abc$40744$n7821
.sym 21643 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 21644 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 21645 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 21647 VexRiscv._zz_204_
.sym 21648 $abc$40744$n7817
.sym 21650 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 21651 basesoc_vexriscv_ibus_adr[13]
.sym 21652 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 21653 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 21654 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 21655 $abc$40744$n3976
.sym 21656 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 21657 $abc$40744$n7812
.sym 21658 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 21659 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 21660 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 21661 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 21662 VexRiscv._zz_321_
.sym 21663 $abc$40744$n7821
.sym 21664 basesoc_vexriscv_ibus_adr[18]
.sym 21665 $abc$40744$n5299_1
.sym 21666 VexRiscv._zz_195_[7]
.sym 21667 VexRiscv._zz_196_[32]
.sym 21668 $abc$40744$n7819
.sym 21669 spiflash_bus_dat_r[15]
.sym 21670 $abc$40744$n5037_1
.sym 21671 $abc$40744$n2243
.sym 21672 basesoc_vexriscv_ibus_adr[14]
.sym 21673 VexRiscv._zz_130_[6]
.sym 21681 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 21682 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 21684 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 21687 VexRiscv._zz_323_[29]
.sym 21689 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 21690 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21691 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 21699 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 21705 VexRiscv._zz_323_[20]
.sym 21713 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 21721 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 21727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 21732 VexRiscv._zz_323_[20]
.sym 21739 VexRiscv._zz_323_[29]
.sym 21743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 21751 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 21756 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 21758 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21759 clk12_$glb_clk
.sym 21763 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 21764 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 21765 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 21766 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 21767 $abc$40744$n6201
.sym 21768 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 21770 basesoc_adr[0]
.sym 21772 $abc$40744$n7838
.sym 21774 $abc$40744$n2644
.sym 21775 $abc$40744$n4578_1
.sym 21776 basesoc_vexriscv_ibus_adr[7]
.sym 21777 VexRiscv.CsrPlugin_hadException
.sym 21778 basesoc_vexriscv_ibus_adr[3]
.sym 21779 VexRiscv.lastStagePc[9]
.sym 21782 $abc$40744$n3999
.sym 21783 $abc$40744$n7839
.sym 21784 $abc$40744$n5112_1
.sym 21785 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 21786 basesoc_dat_w[2]
.sym 21787 $abc$40744$n2242
.sym 21788 $abc$40744$n5030_1
.sym 21790 VexRiscv._zz_196_[8]
.sym 21791 $abc$40744$n2438
.sym 21794 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 21795 $abc$40744$n5122
.sym 21802 VexRiscv._zz_195_[5]
.sym 21803 VexRiscv._zz_194_[31]
.sym 21805 VexRiscv._zz_195_[6]
.sym 21811 VexRiscv._zz_195_[4]
.sym 21813 $abc$40744$n7813
.sym 21815 $abc$40744$n7816
.sym 21818 $abc$40744$n7811
.sym 21819 $abc$40744$n7815
.sym 21820 $abc$40744$n7810
.sym 21821 $abc$40744$n7812
.sym 21823 VexRiscv._zz_195_[1]
.sym 21826 VexRiscv._zz_195_[7]
.sym 21827 VexRiscv._zz_195_[2]
.sym 21828 $abc$40744$n7814
.sym 21830 VexRiscv._zz_195_[3]
.sym 21831 $abc$40744$n7817
.sym 21834 $auto$alumacc.cc:474:replace_alu$4096.C[1]
.sym 21836 VexRiscv._zz_194_[31]
.sym 21837 $abc$40744$n7810
.sym 21840 $auto$alumacc.cc:474:replace_alu$4096.C[2]
.sym 21842 $abc$40744$n7811
.sym 21843 VexRiscv._zz_195_[1]
.sym 21844 $auto$alumacc.cc:474:replace_alu$4096.C[1]
.sym 21846 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 21848 $abc$40744$n7812
.sym 21849 VexRiscv._zz_195_[2]
.sym 21850 $auto$alumacc.cc:474:replace_alu$4096.C[2]
.sym 21852 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 21854 $abc$40744$n7813
.sym 21855 VexRiscv._zz_195_[3]
.sym 21856 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 21858 $auto$alumacc.cc:474:replace_alu$4096.C[5]
.sym 21860 $abc$40744$n7814
.sym 21861 VexRiscv._zz_195_[4]
.sym 21862 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 21864 $auto$alumacc.cc:474:replace_alu$4096.C[6]
.sym 21866 VexRiscv._zz_195_[5]
.sym 21867 $abc$40744$n7815
.sym 21868 $auto$alumacc.cc:474:replace_alu$4096.C[5]
.sym 21870 $auto$alumacc.cc:474:replace_alu$4096.C[7]
.sym 21872 VexRiscv._zz_195_[6]
.sym 21873 $abc$40744$n7816
.sym 21874 $auto$alumacc.cc:474:replace_alu$4096.C[6]
.sym 21876 $auto$alumacc.cc:474:replace_alu$4096.C[8]
.sym 21878 $abc$40744$n7817
.sym 21879 VexRiscv._zz_195_[7]
.sym 21880 $auto$alumacc.cc:474:replace_alu$4096.C[7]
.sym 21884 $abc$40744$n7824
.sym 21885 $abc$40744$n7841
.sym 21886 $abc$40744$n7810
.sym 21887 $abc$40744$n5561
.sym 21888 $abc$40744$n2243
.sym 21889 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 21890 $abc$40744$n5576_1
.sym 21891 $abc$40744$n2242
.sym 21892 $abc$40744$n6801_1
.sym 21896 VexRiscv._zz_195_[5]
.sym 21897 basesoc_vexriscv_ibus_adr[29]
.sym 21898 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 21899 VexRiscv.CsrPlugin_mepc[23]
.sym 21900 $PACKER_VCC_NET
.sym 21901 $abc$40744$n7813
.sym 21902 $PACKER_VCC_NET
.sym 21904 $abc$40744$n5136_1
.sym 21905 $abc$40744$n2647
.sym 21906 VexRiscv._zz_196_[4]
.sym 21907 VexRiscv._zz_194_[31]
.sym 21908 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 21912 VexRiscv._zz_161_
.sym 21913 VexRiscv._zz_195_[14]
.sym 21915 $abc$40744$n7827
.sym 21917 VexRiscv._zz_323_[19]
.sym 21918 VexRiscv._zz_321_
.sym 21919 $abc$40744$n7841
.sym 21920 $auto$alumacc.cc:474:replace_alu$4096.C[8]
.sym 21928 $abc$40744$n7825
.sym 21929 VexRiscv._zz_195_[14]
.sym 21930 $abc$40744$n7824
.sym 21932 VexRiscv._zz_195_[9]
.sym 21933 $abc$40744$n7821
.sym 21934 $abc$40744$n7818
.sym 21936 VexRiscv._zz_195_[15]
.sym 21940 $abc$40744$n7819
.sym 21941 $abc$40744$n7822
.sym 21943 $abc$40744$n7820
.sym 21944 VexRiscv._zz_195_[8]
.sym 21947 VexRiscv._zz_195_[13]
.sym 21949 $abc$40744$n7823
.sym 21951 VexRiscv._zz_195_[12]
.sym 21953 VexRiscv._zz_195_[10]
.sym 21954 VexRiscv._zz_195_[11]
.sym 21957 $auto$alumacc.cc:474:replace_alu$4096.C[9]
.sym 21959 VexRiscv._zz_195_[8]
.sym 21960 $abc$40744$n7818
.sym 21961 $auto$alumacc.cc:474:replace_alu$4096.C[8]
.sym 21963 $auto$alumacc.cc:474:replace_alu$4096.C[10]
.sym 21965 $abc$40744$n7819
.sym 21966 VexRiscv._zz_195_[9]
.sym 21967 $auto$alumacc.cc:474:replace_alu$4096.C[9]
.sym 21969 $auto$alumacc.cc:474:replace_alu$4096.C[11]
.sym 21971 VexRiscv._zz_195_[10]
.sym 21972 $abc$40744$n7820
.sym 21973 $auto$alumacc.cc:474:replace_alu$4096.C[10]
.sym 21975 $auto$alumacc.cc:474:replace_alu$4096.C[12]
.sym 21977 VexRiscv._zz_195_[11]
.sym 21978 $abc$40744$n7821
.sym 21979 $auto$alumacc.cc:474:replace_alu$4096.C[11]
.sym 21981 $auto$alumacc.cc:474:replace_alu$4096.C[13]
.sym 21983 VexRiscv._zz_195_[12]
.sym 21984 $abc$40744$n7822
.sym 21985 $auto$alumacc.cc:474:replace_alu$4096.C[12]
.sym 21987 $auto$alumacc.cc:474:replace_alu$4096.C[14]
.sym 21989 VexRiscv._zz_195_[13]
.sym 21990 $abc$40744$n7823
.sym 21991 $auto$alumacc.cc:474:replace_alu$4096.C[13]
.sym 21993 $auto$alumacc.cc:474:replace_alu$4096.C[15]
.sym 21995 $abc$40744$n7824
.sym 21996 VexRiscv._zz_195_[14]
.sym 21997 $auto$alumacc.cc:474:replace_alu$4096.C[14]
.sym 21999 $auto$alumacc.cc:474:replace_alu$4096.C[16]
.sym 22001 VexRiscv._zz_195_[15]
.sym 22002 $abc$40744$n7825
.sym 22003 $auto$alumacc.cc:474:replace_alu$4096.C[15]
.sym 22007 $abc$40744$n5579
.sym 22008 $abc$40744$n7829
.sym 22009 $abc$40744$n5609
.sym 22010 $abc$40744$n7828
.sym 22011 VexRiscv.CsrPlugin_mtval[25]
.sym 22012 VexRiscv.CsrPlugin_mtval[6]
.sym 22013 VexRiscv._zz_195_[13]
.sym 22014 $abc$40744$n7831
.sym 22015 VexRiscv._zz_288_[1]
.sym 22019 VexRiscv._zz_195_[12]
.sym 22022 VexRiscv._zz_195_[7]
.sym 22023 $abc$40744$n5315_1
.sym 22024 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 22025 VexRiscv.lastStagePc[29]
.sym 22026 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 22027 csrbankarray_csrbank2_dat0_w[2]
.sym 22028 VexRiscv.CsrPlugin_mepc[24]
.sym 22030 $abc$40744$n2644
.sym 22031 VexRiscv._zz_196_[32]
.sym 22034 VexRiscv._zz_195_[23]
.sym 22035 VexRiscv._zz_196_[22]
.sym 22039 VexRiscv._zz_196_[16]
.sym 22040 VexRiscv._zz_196_[14]
.sym 22042 VexRiscv.CsrPlugin_hadException
.sym 22043 $auto$alumacc.cc:474:replace_alu$4096.C[16]
.sym 22050 VexRiscv._zz_195_[20]
.sym 22051 $abc$40744$n7830
.sym 22052 $abc$40744$n7832
.sym 22058 VexRiscv._zz_195_[23]
.sym 22059 $abc$40744$n7833
.sym 22061 VexRiscv._zz_195_[19]
.sym 22062 VexRiscv._zz_195_[22]
.sym 22065 $abc$40744$n7829
.sym 22067 $abc$40744$n7828
.sym 22069 VexRiscv._zz_195_[21]
.sym 22071 VexRiscv._zz_195_[16]
.sym 22073 VexRiscv._zz_195_[18]
.sym 22075 $abc$40744$n7827
.sym 22077 $abc$40744$n7826
.sym 22078 VexRiscv._zz_195_[17]
.sym 22079 $abc$40744$n7831
.sym 22080 $auto$alumacc.cc:474:replace_alu$4096.C[17]
.sym 22082 VexRiscv._zz_195_[16]
.sym 22083 $abc$40744$n7826
.sym 22084 $auto$alumacc.cc:474:replace_alu$4096.C[16]
.sym 22086 $auto$alumacc.cc:474:replace_alu$4096.C[18]
.sym 22088 $abc$40744$n7827
.sym 22089 VexRiscv._zz_195_[17]
.sym 22090 $auto$alumacc.cc:474:replace_alu$4096.C[17]
.sym 22092 $auto$alumacc.cc:474:replace_alu$4096.C[19]
.sym 22094 $abc$40744$n7828
.sym 22095 VexRiscv._zz_195_[18]
.sym 22096 $auto$alumacc.cc:474:replace_alu$4096.C[18]
.sym 22098 $auto$alumacc.cc:474:replace_alu$4096.C[20]
.sym 22100 VexRiscv._zz_195_[19]
.sym 22101 $abc$40744$n7829
.sym 22102 $auto$alumacc.cc:474:replace_alu$4096.C[19]
.sym 22104 $auto$alumacc.cc:474:replace_alu$4096.C[21]
.sym 22106 $abc$40744$n7830
.sym 22107 VexRiscv._zz_195_[20]
.sym 22108 $auto$alumacc.cc:474:replace_alu$4096.C[20]
.sym 22110 $auto$alumacc.cc:474:replace_alu$4096.C[22]
.sym 22112 $abc$40744$n7831
.sym 22113 VexRiscv._zz_195_[21]
.sym 22114 $auto$alumacc.cc:474:replace_alu$4096.C[21]
.sym 22116 $auto$alumacc.cc:474:replace_alu$4096.C[23]
.sym 22118 VexRiscv._zz_195_[22]
.sym 22119 $abc$40744$n7832
.sym 22120 $auto$alumacc.cc:474:replace_alu$4096.C[22]
.sym 22122 $auto$alumacc.cc:474:replace_alu$4096.C[24]
.sym 22124 $abc$40744$n7833
.sym 22125 VexRiscv._zz_195_[23]
.sym 22126 $auto$alumacc.cc:474:replace_alu$4096.C[23]
.sym 22130 $abc$40744$n5578_1
.sym 22131 $abc$40744$n5614_1
.sym 22132 VexRiscv._zz_195_[14]
.sym 22133 $abc$40744$n5615
.sym 22134 VexRiscv._zz_195_[26]
.sym 22135 $abc$40744$n5608_1
.sym 22136 $abc$40744$n5156_1
.sym 22137 VexRiscv._zz_195_[24]
.sym 22139 basesoc_dat_w[6]
.sym 22142 VexRiscv.CsrPlugin_mepc[3]
.sym 22143 VexRiscv._zz_195_[15]
.sym 22144 VexRiscv._zz_336_
.sym 22146 VexRiscv._zz_195_[20]
.sym 22147 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 22149 VexRiscv._zz_195_[19]
.sym 22150 $abc$40744$n6009
.sym 22151 basesoc_dat_w[5]
.sym 22153 $abc$40744$n5011
.sym 22154 VexRiscv._zz_321_
.sym 22155 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 22158 VexRiscv.CsrPlugin_mepc[28]
.sym 22159 VexRiscv._zz_196_[32]
.sym 22160 $abc$40744$n5004
.sym 22162 VexRiscv._zz_321_
.sym 22164 VexRiscv._zz_195_[27]
.sym 22165 VexRiscv._zz_195_[28]
.sym 22166 $auto$alumacc.cc:474:replace_alu$4096.C[24]
.sym 22172 VexRiscv._zz_195_[28]
.sym 22173 $abc$40744$n7839
.sym 22177 $abc$40744$n7834
.sym 22183 VexRiscv._zz_195_[25]
.sym 22184 $abc$40744$n7836
.sym 22187 $abc$40744$n7838
.sym 22189 $abc$40744$n7841
.sym 22190 VexRiscv._zz_195_[27]
.sym 22192 VexRiscv._zz_195_[30]
.sym 22193 $abc$40744$n7835
.sym 22194 VexRiscv._zz_195_[24]
.sym 22195 VexRiscv._zz_195_[31]
.sym 22197 VexRiscv._zz_195_[29]
.sym 22198 $abc$40744$n7840
.sym 22199 VexRiscv._zz_195_[26]
.sym 22202 $abc$40744$n7837
.sym 22203 $auto$alumacc.cc:474:replace_alu$4096.C[25]
.sym 22205 VexRiscv._zz_195_[24]
.sym 22206 $abc$40744$n7834
.sym 22207 $auto$alumacc.cc:474:replace_alu$4096.C[24]
.sym 22209 $auto$alumacc.cc:474:replace_alu$4096.C[26]
.sym 22211 $abc$40744$n7835
.sym 22212 VexRiscv._zz_195_[25]
.sym 22213 $auto$alumacc.cc:474:replace_alu$4096.C[25]
.sym 22215 $auto$alumacc.cc:474:replace_alu$4096.C[27]
.sym 22217 VexRiscv._zz_195_[26]
.sym 22218 $abc$40744$n7836
.sym 22219 $auto$alumacc.cc:474:replace_alu$4096.C[26]
.sym 22221 $auto$alumacc.cc:474:replace_alu$4096.C[28]
.sym 22223 $abc$40744$n7837
.sym 22224 VexRiscv._zz_195_[27]
.sym 22225 $auto$alumacc.cc:474:replace_alu$4096.C[27]
.sym 22227 $auto$alumacc.cc:474:replace_alu$4096.C[29]
.sym 22229 VexRiscv._zz_195_[28]
.sym 22230 $abc$40744$n7838
.sym 22231 $auto$alumacc.cc:474:replace_alu$4096.C[28]
.sym 22233 $auto$alumacc.cc:474:replace_alu$4096.C[30]
.sym 22235 $abc$40744$n7839
.sym 22236 VexRiscv._zz_195_[29]
.sym 22237 $auto$alumacc.cc:474:replace_alu$4096.C[29]
.sym 22239 $auto$alumacc.cc:474:replace_alu$4096.C[31]
.sym 22241 VexRiscv._zz_195_[30]
.sym 22242 $abc$40744$n7840
.sym 22243 $auto$alumacc.cc:474:replace_alu$4096.C[30]
.sym 22245 $auto$alumacc.cc:474:replace_alu$4096.C[32]
.sym 22247 $abc$40744$n7841
.sym 22248 VexRiscv._zz_195_[31]
.sym 22249 $auto$alumacc.cc:474:replace_alu$4096.C[31]
.sym 22253 VexRiscv._zz_195_[31]
.sym 22254 VexRiscv._zz_195_[23]
.sym 22255 $abc$40744$n5629
.sym 22256 $abc$40744$n5584_1
.sym 22257 $abc$40744$n5633
.sym 22258 $abc$40744$n5588_1
.sym 22259 VexRiscv._zz_195_[16]
.sym 22260 VexRiscv._zz_195_[32]
.sym 22262 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 22265 VexRiscv._zz_35_[29]
.sym 22266 VexRiscv._zz_313_
.sym 22268 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 22270 VexRiscv._zz_195_[24]
.sym 22271 VexRiscv._zz_313_
.sym 22272 $abc$40744$n7836
.sym 22274 $abc$40744$n2647
.sym 22275 VexRiscv._zz_195_[1]
.sym 22276 VexRiscv._zz_195_[14]
.sym 22277 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 22278 VexRiscv._zz_195_[30]
.sym 22279 $abc$40744$n2438
.sym 22281 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 22282 VexRiscv._zz_195_[16]
.sym 22285 VexRiscv._zz_195_[17]
.sym 22287 VexRiscv._zz_195_[15]
.sym 22289 $auto$alumacc.cc:474:replace_alu$4096.C[32]
.sym 22296 $PACKER_VCC_NET
.sym 22297 VexRiscv._zz_196_[15]
.sym 22298 VexRiscv._zz_195_[26]
.sym 22299 VexRiscv._zz_196_[29]
.sym 22300 VexRiscv._zz_196_[30]
.sym 22301 VexRiscv._zz_195_[15]
.sym 22303 VexRiscv._zz_195_[29]
.sym 22304 VexRiscv._zz_196_[26]
.sym 22305 $abc$40744$n2438
.sym 22306 VexRiscv._zz_196_[28]
.sym 22307 VexRiscv._zz_196_[22]
.sym 22308 VexRiscv._zz_195_[30]
.sym 22309 basesoc_dat_w[4]
.sym 22310 VexRiscv._zz_196_[32]
.sym 22311 VexRiscv._zz_195_[22]
.sym 22317 VexRiscv._zz_195_[32]
.sym 22325 VexRiscv._zz_195_[28]
.sym 22328 VexRiscv._zz_195_[32]
.sym 22329 $PACKER_VCC_NET
.sym 22330 $auto$alumacc.cc:474:replace_alu$4096.C[32]
.sym 22333 VexRiscv._zz_196_[15]
.sym 22334 VexRiscv._zz_196_[32]
.sym 22335 VexRiscv._zz_195_[15]
.sym 22339 VexRiscv._zz_196_[32]
.sym 22340 VexRiscv._zz_196_[29]
.sym 22341 VexRiscv._zz_195_[29]
.sym 22345 VexRiscv._zz_195_[22]
.sym 22346 VexRiscv._zz_196_[22]
.sym 22348 VexRiscv._zz_196_[32]
.sym 22351 VexRiscv._zz_196_[32]
.sym 22353 VexRiscv._zz_195_[28]
.sym 22354 VexRiscv._zz_196_[28]
.sym 22358 VexRiscv._zz_196_[32]
.sym 22359 VexRiscv._zz_195_[30]
.sym 22360 VexRiscv._zz_196_[30]
.sym 22363 basesoc_dat_w[4]
.sym 22369 VexRiscv._zz_196_[26]
.sym 22370 VexRiscv._zz_196_[32]
.sym 22372 VexRiscv._zz_195_[26]
.sym 22373 $abc$40744$n2438
.sym 22374 clk12_$glb_clk
.sym 22375 sys_rst_$glb_sr
.sym 22376 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 22388 VexRiscv._zz_196_[32]
.sym 22389 VexRiscv._zz_195_[16]
.sym 22392 $abc$40744$n2497
.sym 22393 VexRiscv._zz_195_[32]
.sym 22395 $abc$40744$n5605
.sym 22396 VexRiscv.decode_to_execute_RS2[19]
.sym 22397 csrbankarray_csrbank2_dat0_w[5]
.sym 22400 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 22418 VexRiscv._zz_195_[22]
.sym 22421 $abc$40744$n5624_1
.sym 22425 VexRiscv._zz_195_[31]
.sym 22426 VexRiscv._zz_195_[23]
.sym 22427 $abc$40744$n5627
.sym 22428 $abc$40744$n5623
.sym 22432 $abc$40744$n5618_1
.sym 22434 VexRiscv._zz_321_
.sym 22435 VexRiscv._zz_195_[28]
.sym 22437 VexRiscv._zz_313_
.sym 22438 VexRiscv._zz_195_[27]
.sym 22440 VexRiscv._zz_313_
.sym 22442 VexRiscv._zz_195_[29]
.sym 22445 $abc$40744$n5617
.sym 22447 VexRiscv._zz_195_[30]
.sym 22448 $abc$40744$n5626_1
.sym 22456 VexRiscv._zz_321_
.sym 22457 $abc$40744$n5623
.sym 22459 $abc$40744$n5624_1
.sym 22462 VexRiscv._zz_195_[23]
.sym 22463 VexRiscv._zz_195_[22]
.sym 22465 VexRiscv._zz_313_
.sym 22468 VexRiscv._zz_195_[30]
.sym 22469 VexRiscv._zz_195_[29]
.sym 22471 VexRiscv._zz_313_
.sym 22475 VexRiscv._zz_195_[27]
.sym 22476 VexRiscv._zz_195_[28]
.sym 22477 VexRiscv._zz_313_
.sym 22480 VexRiscv._zz_321_
.sym 22481 $abc$40744$n5618_1
.sym 22482 $abc$40744$n5617
.sym 22487 $abc$40744$n5627
.sym 22488 $abc$40744$n5626_1
.sym 22489 VexRiscv._zz_321_
.sym 22492 VexRiscv._zz_195_[30]
.sym 22493 VexRiscv._zz_313_
.sym 22494 VexRiscv._zz_195_[31]
.sym 22497 clk12_$glb_clk
.sym 22498 $abc$40744$n233_$glb_sr
.sym 22499 waittimer0_count[1]
.sym 22513 VexRiscv._zz_195_[27]
.sym 22514 VexRiscv._zz_195_[18]
.sym 22518 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 22519 clk12
.sym 22520 VexRiscv._zz_195_[20]
.sym 22534 $abc$40744$n2632
.sym 22546 $PACKER_VCC_NET
.sym 22558 $abc$40744$n2632
.sym 22582 $PACKER_VCC_NET
.sym 22594 $PACKER_VCC_NET
.sym 22619 $abc$40744$n2632
.sym 22620 clk12_$glb_clk
.sym 22632 VexRiscv._zz_195_[25]
.sym 22638 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 22732 VexRiscv._zz_171_[0]
.sym 22733 $abc$40744$n5863
.sym 22736 $abc$40744$n3983
.sym 22740 grant
.sym 22741 $abc$40744$n5869
.sym 22743 basesoc_uart_phy_tx_busy
.sym 22744 spiflash_bus_dat_r[5]
.sym 22859 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 22860 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 22861 array_muxed1[22]
.sym 22880 $abc$40744$n2430
.sym 22892 array_muxed0[12]
.sym 22909 basesoc_uart_phy_sink_ready
.sym 22910 basesoc_uart_phy_tx_busy
.sym 22938 $abc$40744$n2430
.sym 22946 basesoc_dat_w[3]
.sym 22952 basesoc_dat_w[7]
.sym 22980 basesoc_dat_w[3]
.sym 22998 basesoc_dat_w[7]
.sym 23006 $abc$40744$n2430
.sym 23007 clk12_$glb_clk
.sym 23008 sys_rst_$glb_sr
.sym 23017 basesoc_dat_w[2]
.sym 23018 $abc$40744$n5959
.sym 23020 basesoc_dat_w[2]
.sym 23021 $abc$40744$n6515_1
.sym 23026 array_muxed1[25]
.sym 23029 basesoc_timer0_load_storage[27]
.sym 23035 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 23038 $abc$40744$n6467_1
.sym 23040 $abc$40744$n6493_1
.sym 23041 $abc$40744$n6491_1
.sym 23044 $PACKER_VCC_NET
.sym 23055 $abc$40744$n2296
.sym 23068 $abc$40744$n2308
.sym 23084 $abc$40744$n2296
.sym 23129 $abc$40744$n2308
.sym 23130 clk12_$glb_clk
.sym 23131 sys_rst_$glb_sr
.sym 23141 csrbankarray_csrbank3_bitbang0_w[2]
.sym 23142 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 23143 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 23144 spiflash_bus_dat_r[13]
.sym 23145 array_muxed0[5]
.sym 23149 basesoc_adr[2]
.sym 23153 basesoc_dat_w[1]
.sym 23154 $abc$40744$n3983
.sym 23156 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 23160 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 23161 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 23162 $abc$40744$n3976
.sym 23165 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 23166 VexRiscv._zz_35_[21]
.sym 23167 array_muxed0[8]
.sym 23173 $abc$40744$n5861
.sym 23177 spiflash_bus_dat_r[3]
.sym 23180 $abc$40744$n3976
.sym 23181 basesoc_uart_phy_tx_busy
.sym 23184 spiflash_bus_dat_r[4]
.sym 23185 basesoc_uart_phy_sink_valid
.sym 23186 basesoc_uart_phy_sink_ready
.sym 23188 $abc$40744$n3976
.sym 23189 spiflash_bus_dat_r[1]
.sym 23190 $abc$40744$n3983
.sym 23191 $abc$40744$n5867
.sym 23193 $abc$40744$n5869
.sym 23195 spiflash_bus_dat_r[2]
.sym 23198 $abc$40744$n5865
.sym 23200 $abc$40744$n2511
.sym 23201 $abc$40744$n5863
.sym 23202 spiflash_bus_dat_r[0]
.sym 23206 spiflash_bus_dat_r[0]
.sym 23207 $abc$40744$n3976
.sym 23208 $abc$40744$n5861
.sym 23209 $abc$40744$n3983
.sym 23224 $abc$40744$n3983
.sym 23225 $abc$40744$n5867
.sym 23226 $abc$40744$n3976
.sym 23227 spiflash_bus_dat_r[3]
.sym 23230 $abc$40744$n5865
.sym 23231 $abc$40744$n3976
.sym 23232 spiflash_bus_dat_r[2]
.sym 23233 $abc$40744$n3983
.sym 23236 basesoc_uart_phy_sink_valid
.sym 23237 basesoc_uart_phy_sink_ready
.sym 23238 basesoc_uart_phy_tx_busy
.sym 23242 $abc$40744$n3976
.sym 23243 $abc$40744$n3983
.sym 23244 spiflash_bus_dat_r[1]
.sym 23245 $abc$40744$n5863
.sym 23248 $abc$40744$n3976
.sym 23249 $abc$40744$n5869
.sym 23250 $abc$40744$n3983
.sym 23251 spiflash_bus_dat_r[4]
.sym 23252 $abc$40744$n2511
.sym 23253 clk12_$glb_clk
.sym 23254 sys_rst_$glb_sr
.sym 23264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 23265 VexRiscv._zz_323_[14]
.sym 23266 $abc$40744$n5867
.sym 23268 basesoc_dat_w[7]
.sym 23269 $abc$40744$n2296
.sym 23270 $abc$40744$n2353
.sym 23271 $PACKER_VCC_NET
.sym 23272 user_btn1
.sym 23273 basesoc_uart_phy_sink_valid
.sym 23276 $abc$40744$n2353
.sym 23277 $abc$40744$n5861
.sym 23278 $abc$40744$n2278
.sym 23282 slave_sel_r[2]
.sym 23283 array_muxed0[11]
.sym 23286 $abc$40744$n2296
.sym 23287 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 23288 basesoc_adr[4]
.sym 23289 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 23290 basesoc_timer0_reload_storage[31]
.sym 23300 $abc$40744$n6468_1
.sym 23302 slave_sel_r[1]
.sym 23304 $abc$40744$n6462_1
.sym 23308 $abc$40744$n6467_1
.sym 23309 $abc$40744$n6461_1
.sym 23310 $abc$40744$n6493_1
.sym 23313 $abc$40744$n6491_1
.sym 23314 spiflash_bus_dat_r[15]
.sym 23318 spiflash_bus_dat_r[14]
.sym 23329 slave_sel_r[1]
.sym 23331 spiflash_bus_dat_r[14]
.sym 23332 $abc$40744$n6491_1
.sym 23336 slave_sel_r[1]
.sym 23337 $abc$40744$n6493_1
.sym 23338 spiflash_bus_dat_r[15]
.sym 23341 $abc$40744$n6461_1
.sym 23344 $abc$40744$n6462_1
.sym 23372 $abc$40744$n6468_1
.sym 23373 $abc$40744$n6467_1
.sym 23376 clk12_$glb_clk
.sym 23377 $abc$40744$n231_$glb_sr
.sym 23387 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 23388 array_muxed0[7]
.sym 23389 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 23390 array_muxed0[13]
.sym 23392 $abc$40744$n2367
.sym 23393 spiflash_bus_dat_r[4]
.sym 23395 array_muxed1[27]
.sym 23396 $abc$40744$n2509
.sym 23397 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 23399 $abc$40744$n3815
.sym 23401 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 23402 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 23403 basesoc_uart_phy_tx_busy
.sym 23404 $abc$40744$n3815
.sym 23405 $abc$40744$n8240
.sym 23407 basesoc_dat_w[6]
.sym 23408 VexRiscv.decode_to_execute_RS2[16]
.sym 23409 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 23411 basesoc_timer0_reload_storage[28]
.sym 23413 basesoc_vexriscv_ibus_adr[17]
.sym 23420 VexRiscv._zz_35_[31]
.sym 23424 basesoc_adr[0]
.sym 23438 VexRiscv._zz_35_[21]
.sym 23445 VexRiscv._zz_35_[7]
.sym 23447 basesoc_adr[1]
.sym 23449 VexRiscv._zz_35_[15]
.sym 23460 VexRiscv._zz_35_[15]
.sym 23479 VexRiscv._zz_35_[7]
.sym 23482 basesoc_adr[1]
.sym 23484 basesoc_adr[0]
.sym 23489 VexRiscv._zz_35_[21]
.sym 23494 VexRiscv._zz_35_[31]
.sym 23499 clk12_$glb_clk
.sym 23500 VexRiscv.reset_$glb_sr
.sym 23509 array_muxed0[3]
.sym 23510 VexRiscv._zz_171_[0]
.sym 23511 $abc$40744$n7819
.sym 23512 $abc$40744$n5863
.sym 23513 $abc$40744$n2276
.sym 23514 $abc$40744$n6653_1
.sym 23515 $abc$40744$n2511
.sym 23517 basesoc_ctrl_storage[16]
.sym 23519 array_muxed0[3]
.sym 23520 basesoc_ctrl_storage[17]
.sym 23521 VexRiscv.decode_to_execute_RS2[10]
.sym 23522 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 23524 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 23525 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 23527 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 23528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 23529 basesoc_dat_w[1]
.sym 23530 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 23531 spiflash_bus_dat_r[28]
.sym 23532 $abc$40744$n3815
.sym 23533 basesoc_adr[1]
.sym 23535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 23536 $PACKER_VCC_NET
.sym 23542 basesoc_vexriscv_dbus_adr[5]
.sym 23545 basesoc_vexriscv_dbus_adr[9]
.sym 23548 basesoc_vexriscv_ibus_adr[5]
.sym 23550 basesoc_vexriscv_dbus_adr[8]
.sym 23558 basesoc_vexriscv_dbus_adr[17]
.sym 23563 basesoc_vexriscv_ibus_adr[8]
.sym 23564 grant
.sym 23569 $abc$40744$n2276
.sym 23570 $abc$40744$n9
.sym 23571 basesoc_vexriscv_ibus_adr[9]
.sym 23572 grant
.sym 23573 basesoc_vexriscv_ibus_adr[17]
.sym 23587 basesoc_vexriscv_dbus_adr[17]
.sym 23588 grant
.sym 23589 basesoc_vexriscv_ibus_adr[17]
.sym 23594 basesoc_vexriscv_ibus_adr[9]
.sym 23595 basesoc_vexriscv_dbus_adr[9]
.sym 23596 grant
.sym 23599 basesoc_vexriscv_dbus_adr[5]
.sym 23601 basesoc_vexriscv_ibus_adr[5]
.sym 23602 grant
.sym 23612 $abc$40744$n9
.sym 23617 basesoc_vexriscv_dbus_adr[8]
.sym 23618 grant
.sym 23619 basesoc_vexriscv_ibus_adr[8]
.sym 23621 $abc$40744$n2276
.sym 23622 clk12_$glb_clk
.sym 23632 basesoc_vexriscv_dbus_adr[8]
.sym 23634 $abc$40744$n7815
.sym 23635 basesoc_vexriscv_ibus_adr[15]
.sym 23636 VexRiscv._zz_195_[14]
.sym 23637 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 23638 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 23639 spiflash_bus_dat_r[3]
.sym 23640 spiflash_bus_dat_r[0]
.sym 23641 basesoc_dat_w[4]
.sym 23642 $abc$40744$n6511_1
.sym 23643 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 23644 array_muxed0[9]
.sym 23645 $abc$40744$n3818
.sym 23646 basesoc_vexriscv_dbus_adr[5]
.sym 23647 VexRiscv.decode_to_execute_RS2[13]
.sym 23648 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 23651 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 23652 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 23653 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 23654 basesoc_uart_phy_storage[11]
.sym 23655 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 23657 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 23658 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 23659 array_muxed0[8]
.sym 23669 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 23670 $abc$40744$n4571_1
.sym 23671 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 23673 basesoc_vexriscv_dbus_adr[15]
.sym 23676 $abc$40744$n2278
.sym 23677 basesoc_dat_w[6]
.sym 23678 basesoc_dat_w[3]
.sym 23680 basesoc_dat_w[7]
.sym 23682 $abc$40744$n4261_1
.sym 23685 $abc$40744$n4479_1
.sym 23686 VexRiscv._zz_255_[1]
.sym 23688 basesoc_vexriscv_ibus_adr[15]
.sym 23689 basesoc_dat_w[1]
.sym 23694 grant
.sym 23695 basesoc_dat_w[4]
.sym 23699 basesoc_dat_w[6]
.sym 23704 $abc$40744$n4571_1
.sym 23705 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 23706 $abc$40744$n4261_1
.sym 23707 $abc$40744$n4479_1
.sym 23712 basesoc_dat_w[7]
.sym 23718 basesoc_dat_w[4]
.sym 23723 basesoc_vexriscv_ibus_adr[15]
.sym 23724 grant
.sym 23725 basesoc_vexriscv_dbus_adr[15]
.sym 23729 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 23730 VexRiscv._zz_255_[1]
.sym 23737 basesoc_dat_w[1]
.sym 23743 basesoc_dat_w[3]
.sym 23744 $abc$40744$n2278
.sym 23745 clk12_$glb_clk
.sym 23746 sys_rst_$glb_sr
.sym 23755 basesoc_vexriscv_dbus_adr[15]
.sym 23756 $abc$40744$n3983
.sym 23757 $abc$40744$n3983
.sym 23759 $abc$40744$n3983
.sym 23760 $abc$40744$n128
.sym 23761 spiflash_bus_dat_r[7]
.sym 23762 $PACKER_VCC_NET
.sym 23763 $abc$40744$n4261_1
.sym 23764 $abc$40744$n6013
.sym 23765 basesoc_uart_phy_storage[15]
.sym 23766 VexRiscv.decode_to_execute_RS2[14]
.sym 23767 basesoc_uart_phy_storage[12]
.sym 23768 basesoc_counter[0]
.sym 23769 slave_sel[2]
.sym 23770 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 23771 $abc$40744$n6681_1
.sym 23772 VexRiscv._zz_255_[1]
.sym 23774 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 23775 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 23777 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 23778 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 23779 array_muxed0[11]
.sym 23780 basesoc_uart_phy_storage[9]
.sym 23781 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 23782 basesoc_uart_phy_storage[11]
.sym 23789 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 23790 $abc$40744$n3945
.sym 23791 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 23792 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 23798 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23799 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 23800 sys_rst
.sym 23801 basesoc_dat_w[1]
.sym 23802 eventsourceprocess1_old_trigger
.sym 23803 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 23805 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 23811 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 23812 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 23813 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23814 $abc$40744$n2472
.sym 23815 VexRiscv.CsrPlugin_hadException
.sym 23817 $abc$40744$n6680_1
.sym 23819 eventmanager_status_w[1]
.sym 23824 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 23827 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 23835 eventmanager_status_w[1]
.sym 23836 eventsourceprocess1_old_trigger
.sym 23840 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 23845 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23846 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 23847 $abc$40744$n6680_1
.sym 23848 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 23851 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 23852 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 23853 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 23854 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 23859 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 23863 sys_rst
.sym 23864 basesoc_dat_w[1]
.sym 23865 $abc$40744$n2472
.sym 23866 $abc$40744$n3945
.sym 23867 VexRiscv.CsrPlugin_hadException
.sym 23868 clk12_$glb_clk
.sym 23878 VexRiscv._zz_41_[15]
.sym 23879 $abc$40744$n3719_1
.sym 23880 $abc$40744$n3719_1
.sym 23881 $abc$40744$n5156_1
.sym 23882 slave_sel_r[1]
.sym 23884 VexRiscv._zz_130_[1]
.sym 23885 VexRiscv.CsrPlugin_interrupt_valid
.sym 23886 VexRiscv._zz_130_[1]
.sym 23887 VexRiscv.decode_to_execute_RS2[18]
.sym 23888 basesoc_counter[1]
.sym 23889 basesoc_uart_phy_storage[12]
.sym 23890 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 23892 VexRiscv.decode_to_execute_RS2[31]
.sym 23893 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 23894 VexRiscv.CsrPlugin_hadException
.sym 23895 basesoc_uart_phy_tx_busy
.sym 23896 VexRiscv._zz_79_[7]
.sym 23897 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 23899 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 23900 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 23901 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 23902 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 23905 $abc$40744$n5197
.sym 23911 $abc$40744$n4261_1
.sym 23912 grant
.sym 23913 $abc$40744$n5164
.sym 23915 VexRiscv._zz_323_[8]
.sym 23917 basesoc_vexriscv_dbus_adr[19]
.sym 23918 $abc$40744$n233
.sym 23919 $abc$40744$n5161
.sym 23922 VexRiscv._zz_323_[6]
.sym 23923 $abc$40744$n6681_1
.sym 23924 VexRiscv.decode_to_execute_RS2[10]
.sym 23925 $abc$40744$n5170
.sym 23928 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 23930 VexRiscv._zz_323_[5]
.sym 23934 basesoc_vexriscv_ibus_adr[19]
.sym 23937 VexRiscv._zz_198_
.sym 23938 VexRiscv._zz_323_[5]
.sym 23944 basesoc_vexriscv_dbus_adr[19]
.sym 23945 grant
.sym 23947 basesoc_vexriscv_ibus_adr[19]
.sym 23952 VexRiscv._zz_323_[5]
.sym 23957 $abc$40744$n5170
.sym 23958 VexRiscv._zz_323_[8]
.sym 23959 $abc$40744$n233
.sym 23962 $abc$40744$n233
.sym 23963 VexRiscv._zz_323_[6]
.sym 23965 $abc$40744$n5164
.sym 23968 VexRiscv.decode_to_execute_RS2[10]
.sym 23971 VexRiscv._zz_198_
.sym 23974 $abc$40744$n6681_1
.sym 23975 $abc$40744$n4261_1
.sym 23976 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 23986 $abc$40744$n233
.sym 23987 VexRiscv._zz_323_[5]
.sym 23988 $abc$40744$n5161
.sym 23990 $abc$40744$n2621_$glb_ce
.sym 23991 clk12_$glb_clk
.sym 24001 spiflash_bus_dat_r[7]
.sym 24002 grant
.sym 24003 grant
.sym 24004 spiflash_bus_dat_r[7]
.sym 24005 $abc$40744$n5161
.sym 24007 VexRiscv._zz_79_[7]
.sym 24008 VexRiscv._zz_323_[24]
.sym 24009 $abc$40744$n5164
.sym 24010 VexRiscv._zz_323_[6]
.sym 24011 VexRiscv._zz_164_[23]
.sym 24012 VexRiscv.decode_to_execute_RS2[10]
.sym 24013 $PACKER_GND_NET
.sym 24014 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 24015 VexRiscv._zz_164_[4]
.sym 24016 sys_rst
.sym 24017 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 24018 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 24020 $PACKER_VCC_NET
.sym 24021 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 24022 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 24023 basesoc_vexriscv_ibus_adr[4]
.sym 24024 VexRiscv._zz_79_[7]
.sym 24025 VexRiscv._zz_191_
.sym 24026 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 24027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 24028 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 24036 $abc$40744$n5176
.sym 24038 $abc$40744$n5191
.sym 24040 $abc$40744$n5194
.sym 24044 $abc$40744$n233
.sym 24045 VexRiscv.decode_to_execute_RS2[12]
.sym 24046 $abc$40744$n5173
.sym 24051 VexRiscv._zz_323_[16]
.sym 24052 VexRiscv._zz_323_[15]
.sym 24053 VexRiscv._zz_198_
.sym 24054 VexRiscv._zz_323_[10]
.sym 24055 $abc$40744$n3680
.sym 24056 VexRiscv._zz_323_[9]
.sym 24057 $abc$40744$n3678
.sym 24064 VexRiscv._zz_323_[17]
.sym 24065 $abc$40744$n5197
.sym 24068 $abc$40744$n3680
.sym 24070 $abc$40744$n3678
.sym 24073 VexRiscv._zz_323_[17]
.sym 24075 $abc$40744$n233
.sym 24076 $abc$40744$n5197
.sym 24079 $abc$40744$n5194
.sym 24080 $abc$40744$n233
.sym 24082 VexRiscv._zz_323_[16]
.sym 24085 VexRiscv._zz_198_
.sym 24088 VexRiscv.decode_to_execute_RS2[12]
.sym 24091 VexRiscv._zz_323_[9]
.sym 24092 $abc$40744$n5173
.sym 24094 $abc$40744$n233
.sym 24097 $abc$40744$n233
.sym 24098 $abc$40744$n5191
.sym 24100 VexRiscv._zz_323_[15]
.sym 24103 VexRiscv._zz_323_[10]
.sym 24105 $abc$40744$n5176
.sym 24106 $abc$40744$n233
.sym 24112 VexRiscv._zz_323_[9]
.sym 24113 $abc$40744$n2621_$glb_ce
.sym 24114 clk12_$glb_clk
.sym 24124 basesoc_uart_phy_tx_busy
.sym 24126 spiflash_bus_dat_r[5]
.sym 24128 VexRiscv._zz_191_
.sym 24129 $abc$40744$n4479_1
.sym 24130 $abc$40744$n5176
.sym 24131 VexRiscv.decode_to_execute_RS2[12]
.sym 24132 VexRiscv._zz_323_[16]
.sym 24133 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 24134 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 24136 $abc$40744$n5556
.sym 24138 VexRiscv._zz_161_
.sym 24139 $abc$40744$n233
.sym 24140 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 24141 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 24142 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 24143 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 24144 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 24145 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 24146 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 24147 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24148 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 24149 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24150 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 24151 VexRiscv._zz_79_[2]
.sym 24157 VexRiscv._zz_191_
.sym 24160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 24161 VexRiscv.decode_to_execute_RS2[18]
.sym 24162 $abc$40744$n5397_1
.sym 24163 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24164 $abc$40744$n235
.sym 24165 $abc$40744$n3653
.sym 24167 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 24168 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 24169 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 24171 $abc$40744$n5460
.sym 24172 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24174 VexRiscv._zz_198_
.sym 24175 $abc$40744$n2633
.sym 24177 $abc$40744$n5461
.sym 24181 VexRiscv.decode_to_execute_RS2[21]
.sym 24182 $abc$40744$n3654
.sym 24183 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24186 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 24188 $abc$40744$n5398
.sym 24190 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24191 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 24192 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 24193 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24196 VexRiscv._zz_198_
.sym 24198 VexRiscv.decode_to_execute_RS2[21]
.sym 24202 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24203 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 24204 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24205 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24210 $abc$40744$n5460
.sym 24211 $abc$40744$n5461
.sym 24214 $abc$40744$n3654
.sym 24215 $abc$40744$n3653
.sym 24220 VexRiscv._zz_198_
.sym 24221 VexRiscv.decode_to_execute_RS2[18]
.sym 24226 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 24227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 24228 VexRiscv._zz_191_
.sym 24229 $abc$40744$n235
.sym 24234 $abc$40744$n5397_1
.sym 24235 $abc$40744$n5398
.sym 24236 $abc$40744$n2633
.sym 24237 clk12_$glb_clk
.sym 24240 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 24242 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 24244 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 24246 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 24247 $abc$40744$n5566
.sym 24248 VexRiscv._zz_321_
.sym 24249 VexRiscv._zz_321_
.sym 24250 VexRiscv.CsrPlugin_hadException
.sym 24251 VexRiscv._zz_171_[0]
.sym 24252 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 24254 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 24256 $abc$40744$n4261_1
.sym 24257 VexRiscv._zz_164_[13]
.sym 24258 $abc$40744$n5397_1
.sym 24259 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 24260 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 24261 $abc$40744$n3721_1
.sym 24262 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 24263 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 24264 VexRiscv._zz_255_[1]
.sym 24265 basesoc_vexriscv_ibus_adr[4]
.sym 24266 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 24267 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 24268 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 24269 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 24270 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 24271 array_muxed0[11]
.sym 24272 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 24273 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24274 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 24280 VexRiscv._zz_79_[13]
.sym 24282 VexRiscv._zz_79_[18]
.sym 24286 VexRiscv.decode_to_execute_RS2[29]
.sym 24290 $abc$40744$n4835
.sym 24291 VexRiscv._zz_161_
.sym 24292 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 24293 $abc$40744$n6704_1
.sym 24294 VexRiscv._zz_79_[7]
.sym 24297 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24298 VexRiscv.decode_to_execute_RS2[26]
.sym 24299 VexRiscv._zz_198_
.sym 24305 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 24307 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24308 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 24309 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24310 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 24311 $abc$40744$n4261_1
.sym 24314 VexRiscv._zz_198_
.sym 24315 VexRiscv.decode_to_execute_RS2[29]
.sym 24321 VexRiscv._zz_79_[7]
.sym 24327 VexRiscv._zz_79_[18]
.sym 24331 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 24332 $abc$40744$n6704_1
.sym 24333 $abc$40744$n4835
.sym 24334 $abc$40744$n4261_1
.sym 24337 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 24338 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24339 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24340 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 24343 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 24344 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24345 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24346 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24349 VexRiscv.decode_to_execute_RS2[26]
.sym 24350 VexRiscv._zz_198_
.sym 24356 VexRiscv._zz_79_[13]
.sym 24359 VexRiscv._zz_161_
.sym 24360 clk12_$glb_clk
.sym 24363 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 24365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 24367 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 24369 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 24370 $abc$40744$n3794
.sym 24371 $abc$40744$n4397_1
.sym 24372 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 24373 array_muxed1[22]
.sym 24374 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 24375 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 24376 VexRiscv._zz_79_[18]
.sym 24377 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 24378 VexRiscv._zz_164_[7]
.sym 24379 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 24380 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 24381 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 24382 VexRiscv._zz_161_
.sym 24383 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 24384 $abc$40744$n5221
.sym 24385 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 24386 VexRiscv._zz_79_[24]
.sym 24387 VexRiscv._zz_164_[18]
.sym 24388 VexRiscv._zz_79_[7]
.sym 24389 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 24390 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 24391 VexRiscv._zz_198_
.sym 24392 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24393 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24394 $abc$40744$n5013
.sym 24395 $abc$40744$n5149
.sym 24396 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 24397 $abc$40744$n5083
.sym 24404 $abc$40744$n4318
.sym 24405 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 24406 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 24408 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 24409 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24411 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 24413 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 24414 $abc$40744$n2598
.sym 24415 $abc$40744$n4479_1
.sym 24417 $abc$40744$n4282
.sym 24418 $abc$40744$n4261_1
.sym 24420 $abc$40744$n5013
.sym 24421 $abc$40744$n5083
.sym 24422 $abc$40744$n6676_1
.sym 24423 $abc$40744$n6715
.sym 24424 VexRiscv._zz_255_[1]
.sym 24426 $abc$40744$n4853
.sym 24427 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 24428 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 24429 $abc$40744$n4625_1
.sym 24430 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24431 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 24432 $abc$40744$n6739
.sym 24433 $abc$40744$n4260_1
.sym 24434 $abc$40744$n4853
.sym 24436 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 24437 $abc$40744$n6676_1
.sym 24438 $abc$40744$n4261_1
.sym 24439 $abc$40744$n4260_1
.sym 24442 $abc$40744$n4318
.sym 24443 $abc$40744$n5083
.sym 24444 $abc$40744$n4853
.sym 24445 $abc$40744$n6739
.sym 24448 $abc$40744$n4853
.sym 24449 $abc$40744$n5013
.sym 24450 $abc$40744$n6715
.sym 24451 $abc$40744$n4282
.sym 24454 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 24455 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24456 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 24457 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24460 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 24461 $abc$40744$n4625_1
.sym 24462 $abc$40744$n4261_1
.sym 24463 $abc$40744$n4479_1
.sym 24466 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 24468 VexRiscv._zz_255_[1]
.sym 24472 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 24473 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 24474 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 24475 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 24478 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 24482 $abc$40744$n2598
.sym 24483 clk12_$glb_clk
.sym 24484 VexRiscv.reset_$glb_sr
.sym 24486 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 24488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 24490 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 24492 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 24493 basesoc_uart_phy_rx_busy
.sym 24494 $abc$40744$n3936
.sym 24495 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24496 basesoc_dat_w[2]
.sym 24497 VexRiscv._zz_79_[13]
.sym 24498 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 24499 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 24500 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 24501 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 24502 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 24503 $abc$40744$n5461
.sym 24504 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 24505 $abc$40744$n4282
.sym 24506 VexRiscv._zz_164_[7]
.sym 24507 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 24508 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 24509 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 24510 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 24511 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24512 basesoc_vexriscv_ibus_adr[7]
.sym 24513 $abc$40744$n4295
.sym 24514 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 24515 basesoc_vexriscv_ibus_adr[4]
.sym 24516 basesoc_vexriscv_ibus_adr[3]
.sym 24517 VexRiscv._zz_323_[31]
.sym 24518 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 24519 $abc$40744$n3722_1
.sym 24520 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 24527 basesoc_vexriscv_ibus_adr[6]
.sym 24528 $abc$40744$n3678
.sym 24530 $abc$40744$n3999
.sym 24531 $abc$40744$n5532
.sym 24532 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 24536 VexRiscv._zz_323_[22]
.sym 24537 $abc$40744$n2585
.sym 24539 $abc$40744$n4295
.sym 24540 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 24542 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 24543 basesoc_vexriscv_dbus_adr[6]
.sym 24544 $abc$40744$n4853
.sym 24548 grant
.sym 24549 VexRiscv._zz_323_[17]
.sym 24550 VexRiscv._zz_201_[12]
.sym 24551 VexRiscv._zz_198_
.sym 24552 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 24554 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 24560 VexRiscv._zz_323_[17]
.sym 24565 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 24566 $abc$40744$n3678
.sym 24567 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 24568 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 24572 $abc$40744$n5532
.sym 24573 VexRiscv._zz_198_
.sym 24577 basesoc_vexriscv_ibus_adr[6]
.sym 24583 $abc$40744$n3999
.sym 24584 VexRiscv._zz_201_[12]
.sym 24585 $abc$40744$n4295
.sym 24586 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 24590 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 24592 $abc$40744$n4853
.sym 24595 grant
.sym 24596 basesoc_vexriscv_ibus_adr[6]
.sym 24598 basesoc_vexriscv_dbus_adr[6]
.sym 24603 VexRiscv._zz_323_[22]
.sym 24605 $abc$40744$n2585
.sym 24606 clk12_$glb_clk
.sym 24607 VexRiscv.reset_$glb_sr
.sym 24609 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 24611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 24613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 24615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 24616 VexRiscv._zz_200_[4]
.sym 24617 $abc$40744$n5003
.sym 24618 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 24620 $abc$40744$n7827
.sym 24621 $abc$40744$n4261_1
.sym 24622 VexRiscv._zz_323_[22]
.sym 24623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 24624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 24625 $abc$40744$n6649
.sym 24626 $abc$40744$n5003
.sym 24627 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 24628 VexRiscv._zz_323_[19]
.sym 24629 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 24630 VexRiscv._zz_323_[25]
.sym 24631 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 24632 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 24633 $PACKER_VCC_NET
.sym 24634 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 24635 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 24636 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 24637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 24638 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 24639 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 24640 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 24641 $abc$40744$n3804
.sym 24642 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 24643 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 24650 $abc$40744$n4020
.sym 24651 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 24653 $abc$40744$n4405_1
.sym 24654 VexRiscv.CsrPlugin_mepc[12]
.sym 24655 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 24656 $abc$40744$n4843
.sym 24657 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 24659 $abc$40744$n4228
.sym 24660 $abc$40744$n2234
.sym 24661 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 24662 basesoc_vexriscv_dbus_adr[16]
.sym 24664 $abc$40744$n5004
.sym 24665 $abc$40744$n3804
.sym 24666 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 24671 $abc$40744$n2644
.sym 24673 basesoc_vexriscv_ibus_adr[16]
.sym 24674 VexRiscv.lastStagePc[15]
.sym 24675 VexRiscv.CsrPlugin_mepc[15]
.sym 24676 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24678 grant
.sym 24679 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 24682 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 24683 VexRiscv.CsrPlugin_mepc[15]
.sym 24684 $abc$40744$n5004
.sym 24688 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 24690 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 24691 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 24694 basesoc_vexriscv_dbus_adr[16]
.sym 24696 grant
.sym 24697 basesoc_vexriscv_ibus_adr[16]
.sym 24700 $abc$40744$n4843
.sym 24701 $abc$40744$n3804
.sym 24702 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 24706 VexRiscv.lastStagePc[15]
.sym 24707 VexRiscv.CsrPlugin_mepc[15]
.sym 24708 $abc$40744$n2644
.sym 24712 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 24713 $abc$40744$n3804
.sym 24714 $abc$40744$n4020
.sym 24715 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24721 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 24724 $abc$40744$n4228
.sym 24725 $abc$40744$n4405_1
.sym 24726 VexRiscv.CsrPlugin_mepc[12]
.sym 24728 $abc$40744$n2234
.sym 24729 clk12_$glb_clk
.sym 24730 VexRiscv.reset_$glb_sr
.sym 24732 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 24734 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 24736 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 24738 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 24739 $abc$40744$n5346_1
.sym 24740 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 24741 VexRiscv._zz_323_[14]
.sym 24742 $abc$40744$n5867
.sym 24743 $PACKER_VCC_NET
.sym 24745 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 24746 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 24747 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 24748 VexRiscv.CsrPlugin_mepc[27]
.sym 24749 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 24750 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 24751 VexRiscv._zz_323_[11]
.sym 24752 VexRiscv._zz_41_[9]
.sym 24753 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 24754 basesoc_vexriscv_ibus_adr[6]
.sym 24755 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 24756 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 24757 basesoc_vexriscv_ibus_adr[7]
.sym 24758 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 24759 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 24761 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 24762 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 24763 array_muxed0[11]
.sym 24764 basesoc_vexriscv_ibus_adr[6]
.sym 24765 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24766 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 24773 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24774 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 24775 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 24776 $abc$40744$n5007
.sym 24777 $abc$40744$n4019
.sym 24778 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 24780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 24782 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 24784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 24786 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 24787 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 24789 $abc$40744$n5002
.sym 24790 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 24791 $abc$40744$n3722_1
.sym 24792 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 24793 $abc$40744$n4853
.sym 24796 VexRiscv._zz_239_
.sym 24797 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 24799 $abc$40744$n2596
.sym 24800 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 24801 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 24806 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 24808 $abc$40744$n4019
.sym 24811 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 24812 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 24813 $abc$40744$n3722_1
.sym 24814 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 24820 VexRiscv._zz_239_
.sym 24823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 24825 $abc$40744$n4853
.sym 24826 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 24829 $abc$40744$n5007
.sym 24830 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 24831 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 24832 $abc$40744$n5002
.sym 24835 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 24836 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 24837 $abc$40744$n5002
.sym 24838 $abc$40744$n5007
.sym 24841 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 24842 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 24843 $abc$40744$n5007
.sym 24844 $abc$40744$n5002
.sym 24847 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 24848 $abc$40744$n5007
.sym 24849 $abc$40744$n5002
.sym 24850 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 24851 $abc$40744$n2596
.sym 24852 clk12_$glb_clk
.sym 24853 VexRiscv.reset_$glb_sr
.sym 24855 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 24857 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 24859 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 24861 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 24863 array_muxed0[7]
.sym 24865 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24866 $abc$40744$n5004
.sym 24867 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 24868 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 24869 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 24870 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 24871 $abc$40744$n4816
.sym 24872 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 24873 $abc$40744$n4291
.sym 24874 $abc$40744$n5002
.sym 24875 $abc$40744$n4294
.sym 24876 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 24877 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 24878 VexRiscv._zz_79_[24]
.sym 24879 VexRiscv._zz_164_[18]
.sym 24880 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 24881 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 24882 VexRiscv._zz_194_[11]
.sym 24883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 24884 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24885 $abc$40744$n8240
.sym 24886 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 24887 $abc$40744$n4351
.sym 24888 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 24889 $abc$40744$n5119
.sym 24897 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 24898 $abc$40744$n5166_1
.sym 24899 $abc$40744$n5006
.sym 24900 $abc$40744$n5047_1
.sym 24901 $abc$40744$n5056
.sym 24902 $abc$40744$n5003
.sym 24903 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 24904 $abc$40744$n6729_1
.sym 24905 $abc$40744$n6721
.sym 24906 $abc$40744$n5008
.sym 24907 $abc$40744$n5049_1
.sym 24908 $abc$40744$n4853
.sym 24909 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 24910 $abc$40744$n5032_1
.sym 24911 $abc$40744$n5001
.sym 24912 $abc$40744$n5000
.sym 24913 $abc$40744$n8241
.sym 24916 $abc$40744$n4303
.sym 24917 $abc$40744$n4291
.sym 24918 $abc$40744$n4853
.sym 24919 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 24920 $abc$40744$n5000
.sym 24922 $abc$40744$n4300
.sym 24923 $abc$40744$n6713_1
.sym 24925 $abc$40744$n6727
.sym 24929 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 24934 $abc$40744$n6721
.sym 24935 $abc$40744$n4291
.sym 24936 $abc$40744$n4853
.sym 24937 $abc$40744$n5032_1
.sym 24940 $abc$40744$n4300
.sym 24941 $abc$40744$n6727
.sym 24942 $abc$40744$n4853
.sym 24943 $abc$40744$n5049_1
.sym 24946 $abc$40744$n5000
.sym 24947 $abc$40744$n5001
.sym 24948 $abc$40744$n5166_1
.sym 24949 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 24952 $abc$40744$n5000
.sym 24953 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 24954 $abc$40744$n5001
.sym 24955 $abc$40744$n5003
.sym 24958 $abc$40744$n4303
.sym 24959 $abc$40744$n5056
.sym 24960 $abc$40744$n4853
.sym 24961 $abc$40744$n6729_1
.sym 24964 $abc$40744$n5000
.sym 24965 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 24966 $abc$40744$n5001
.sym 24967 $abc$40744$n5047_1
.sym 24970 $abc$40744$n6713_1
.sym 24971 $abc$40744$n5008
.sym 24972 $abc$40744$n4853
.sym 24973 $abc$40744$n5006
.sym 24974 $abc$40744$n8241
.sym 24975 clk12_$glb_clk
.sym 24978 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 24980 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 24982 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 24984 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 24985 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 24986 VexRiscv._zz_288_[6]
.sym 24987 $abc$40744$n7819
.sym 24988 $abc$40744$n6201
.sym 24989 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 24990 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 24991 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 24992 $abc$40744$n4324
.sym 24993 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 24994 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 24995 $abc$40744$n5006
.sym 24996 $abc$40744$n4315
.sym 24997 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24998 $abc$40744$n4853
.sym 24999 $abc$40744$n2644
.sym 25000 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 25001 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 25002 VexRiscv._zz_323_[31]
.sym 25003 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 25004 $abc$40744$n5158_1
.sym 25005 $abc$40744$n4295
.sym 25006 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 25007 VexRiscv._zz_238_[0]
.sym 25008 $abc$40744$n4300
.sym 25009 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 25010 VexRiscv.CsrPlugin_mepc[29]
.sym 25011 $abc$40744$n5114
.sym 25012 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 25018 $abc$40744$n5114
.sym 25019 $abc$40744$n5000
.sym 25020 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 25021 $abc$40744$n6753_1
.sym 25022 $abc$40744$n4357
.sym 25024 $abc$40744$n6761_1
.sym 25026 $abc$40744$n5001
.sym 25027 $abc$40744$n4333
.sym 25028 $abc$40744$n5158_1
.sym 25029 $abc$40744$n4336
.sym 25030 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 25031 $abc$40744$n4339
.sym 25033 $abc$40744$n6765_1
.sym 25034 $abc$40744$n5030_1
.sym 25035 $abc$40744$n5146
.sym 25036 $abc$40744$n2598
.sym 25038 $abc$40744$n5124_1
.sym 25039 $abc$40744$n4853
.sym 25041 $abc$40744$n6751
.sym 25042 $abc$40744$n5102
.sym 25043 $abc$40744$n4327
.sym 25044 $abc$40744$n6749_1
.sym 25045 $abc$40744$n6745
.sym 25047 $abc$40744$n4351
.sym 25049 $abc$40744$n5119
.sym 25051 $abc$40744$n4336
.sym 25052 $abc$40744$n6751
.sym 25053 $abc$40744$n5119
.sym 25054 $abc$40744$n4853
.sym 25057 $abc$40744$n5146
.sym 25058 $abc$40744$n4351
.sym 25059 $abc$40744$n4853
.sym 25060 $abc$40744$n6761_1
.sym 25063 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 25064 $abc$40744$n5000
.sym 25065 $abc$40744$n5030_1
.sym 25066 $abc$40744$n5001
.sym 25069 $abc$40744$n5158_1
.sym 25070 $abc$40744$n4357
.sym 25071 $abc$40744$n4853
.sym 25072 $abc$40744$n6765_1
.sym 25078 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 25081 $abc$40744$n6749_1
.sym 25082 $abc$40744$n5114
.sym 25083 $abc$40744$n4853
.sym 25084 $abc$40744$n4333
.sym 25087 $abc$40744$n4327
.sym 25088 $abc$40744$n4853
.sym 25089 $abc$40744$n6745
.sym 25090 $abc$40744$n5102
.sym 25093 $abc$40744$n4853
.sym 25094 $abc$40744$n4339
.sym 25095 $abc$40744$n6753_1
.sym 25096 $abc$40744$n5124_1
.sym 25097 $abc$40744$n2598
.sym 25098 clk12_$glb_clk
.sym 25099 VexRiscv.reset_$glb_sr
.sym 25101 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 25103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 25105 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 25107 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 25108 basesoc_vexriscv_ibus_adr[15]
.sym 25109 array_muxed0[11]
.sym 25110 array_muxed0[11]
.sym 25112 basesoc_vexriscv_ibus_adr[16]
.sym 25113 $abc$40744$n4333
.sym 25114 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 25115 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 25116 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 25117 $abc$40744$n4336
.sym 25118 $abc$40744$n233
.sym 25119 $abc$40744$n4339
.sym 25121 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 25122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 25123 $abc$40744$n4345
.sym 25124 $abc$40744$n5039_1
.sym 25125 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 25126 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 25127 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 25128 VexRiscv._zz_35_[24]
.sym 25129 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 25130 $abc$40744$n5144
.sym 25131 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 25132 basesoc_vexriscv_ibus_adr[9]
.sym 25133 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 25134 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 25135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 25141 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 25142 $abc$40744$n5039_1
.sym 25143 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 25144 $abc$40744$n4853
.sym 25145 $abc$40744$n4294
.sym 25147 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 25148 $abc$40744$n5144
.sym 25150 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 25152 VexRiscv.CsrPlugin_hadException
.sym 25153 $abc$40744$n4297
.sym 25154 $abc$40744$n5037_1
.sym 25156 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 25157 $abc$40744$n5001
.sym 25158 $abc$40744$n5000
.sym 25159 $abc$40744$n6725_1
.sym 25160 $abc$40744$n5042_1
.sym 25165 $abc$40744$n5001
.sym 25166 $abc$40744$n6723_1
.sym 25168 $abc$40744$n5156_1
.sym 25170 $abc$40744$n5044_1
.sym 25171 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 25172 $abc$40744$n5122
.sym 25177 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 25180 $abc$40744$n5001
.sym 25181 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 25182 $abc$40744$n5000
.sym 25183 $abc$40744$n5037_1
.sym 25186 $abc$40744$n5001
.sym 25187 $abc$40744$n5042_1
.sym 25188 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 25189 $abc$40744$n5000
.sym 25192 $abc$40744$n5000
.sym 25193 $abc$40744$n5122
.sym 25194 $abc$40744$n5001
.sym 25195 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 25198 $abc$40744$n6723_1
.sym 25199 $abc$40744$n5039_1
.sym 25200 $abc$40744$n4294
.sym 25201 $abc$40744$n4853
.sym 25204 $abc$40744$n4853
.sym 25205 $abc$40744$n6725_1
.sym 25206 $abc$40744$n4297
.sym 25207 $abc$40744$n5044_1
.sym 25210 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 25211 $abc$40744$n5000
.sym 25212 $abc$40744$n5001
.sym 25213 $abc$40744$n5144
.sym 25216 $abc$40744$n5000
.sym 25217 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 25218 $abc$40744$n5001
.sym 25219 $abc$40744$n5156_1
.sym 25220 VexRiscv.CsrPlugin_hadException
.sym 25221 clk12_$glb_clk
.sym 25223 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 25224 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 25225 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 25226 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 25227 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 25228 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 25229 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 25230 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 25231 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 25232 $abc$40744$n3983
.sym 25235 VexRiscv.decode_to_execute_RS2[26]
.sym 25236 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 25237 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 25238 $PACKER_VCC_NET
.sym 25239 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 25240 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 25243 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 25244 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 25245 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 25246 basesoc_vexriscv_ibus_adr[6]
.sym 25247 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 25248 basesoc_vexriscv_ibus_adr[7]
.sym 25249 basesoc_vexriscv_ibus_adr[8]
.sym 25250 basesoc_vexriscv_dbus_adr[21]
.sym 25251 basesoc_vexriscv_ibus_adr[11]
.sym 25252 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 25253 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 25254 array_muxed0[11]
.sym 25255 basesoc_vexriscv_ibus_adr[11]
.sym 25256 basesoc_vexriscv_ibus_adr[6]
.sym 25257 basesoc_vexriscv_ibus_adr[22]
.sym 25258 basesoc_vexriscv_ibus_adr[20]
.sym 25266 $abc$40744$n4818
.sym 25268 $abc$40744$n4820
.sym 25269 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 25273 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25276 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 25277 $abc$40744$n4822
.sym 25279 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 25280 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 25281 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 25285 $abc$40744$n5283_1
.sym 25286 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 25287 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 25288 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 25290 $abc$40744$n233
.sym 25291 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 25292 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 25293 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 25294 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 25295 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 25297 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 25298 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 25299 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 25300 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 25303 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 25309 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 25310 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 25311 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 25312 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 25318 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 25322 $abc$40744$n233
.sym 25323 $abc$40744$n4820
.sym 25324 $abc$40744$n5283_1
.sym 25327 $abc$40744$n233
.sym 25329 $abc$40744$n5283_1
.sym 25330 $abc$40744$n4818
.sym 25334 $abc$40744$n5283_1
.sym 25335 $abc$40744$n4822
.sym 25336 $abc$40744$n233
.sym 25339 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 25340 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25341 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 25342 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 25344 clk12_$glb_clk
.sym 25345 VexRiscv.reset_$glb_sr
.sym 25346 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 25347 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 25348 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 25349 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 25350 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 25351 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 25352 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 25353 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 25355 $abc$40744$n5859
.sym 25357 $abc$40744$n5156_1
.sym 25358 spiflash_bus_dat_r[15]
.sym 25359 VexRiscv._zz_321_
.sym 25360 $abc$40744$n2632
.sym 25361 basesoc_vexriscv_ibus_adr[14]
.sym 25362 VexRiscv._zz_50_[14]
.sym 25363 basesoc_vexriscv_ibus_adr[18]
.sym 25364 VexRiscv._zz_130_[6]
.sym 25365 $abc$40744$n5002
.sym 25366 array_muxed0[7]
.sym 25367 basesoc_vexriscv_ibus_adr[19]
.sym 25368 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 25369 VexRiscv._zz_196_[32]
.sym 25370 VexRiscv.decode_to_execute_RS2[22]
.sym 25371 VexRiscv._zz_323_[0]
.sym 25372 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 25373 $abc$40744$n5283_1
.sym 25374 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 25375 basesoc_vexriscv_ibus_adr[5]
.sym 25376 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 25377 $abc$40744$n8240
.sym 25378 VexRiscv._zz_79_[24]
.sym 25379 VexRiscv._zz_194_[11]
.sym 25380 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 25381 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 25389 basesoc_vexriscv_ibus_adr[21]
.sym 25390 basesoc_vexriscv_dbus_adr[18]
.sym 25391 basesoc_vexriscv_ibus_adr[5]
.sym 25392 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 25394 basesoc_vexriscv_dbus_adr[11]
.sym 25396 basesoc_vexriscv_dbus_adr[20]
.sym 25398 $abc$40744$n2511
.sym 25399 $abc$40744$n5873
.sym 25401 $abc$40744$n3976
.sym 25402 spiflash_bus_dat_r[6]
.sym 25404 basesoc_vexriscv_ibus_adr[20]
.sym 25405 $abc$40744$n5871
.sym 25407 $abc$40744$n3983
.sym 25408 $abc$40744$n5859
.sym 25410 basesoc_vexriscv_dbus_adr[21]
.sym 25411 basesoc_vexriscv_ibus_adr[11]
.sym 25412 grant
.sym 25413 spiflash_bus_dat_r[5]
.sym 25414 spiflash_bus_dat_r[15]
.sym 25415 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25416 basesoc_vexriscv_ibus_adr[18]
.sym 25420 spiflash_bus_dat_r[6]
.sym 25421 $abc$40744$n3976
.sym 25422 $abc$40744$n3983
.sym 25423 $abc$40744$n5873
.sym 25426 basesoc_vexriscv_ibus_adr[11]
.sym 25427 grant
.sym 25428 basesoc_vexriscv_dbus_adr[11]
.sym 25432 grant
.sym 25433 basesoc_vexriscv_ibus_adr[20]
.sym 25434 basesoc_vexriscv_dbus_adr[20]
.sym 25438 $abc$40744$n5859
.sym 25439 spiflash_bus_dat_r[15]
.sym 25440 $abc$40744$n3976
.sym 25441 $abc$40744$n3983
.sym 25444 basesoc_vexriscv_ibus_adr[21]
.sym 25446 grant
.sym 25447 basesoc_vexriscv_dbus_adr[21]
.sym 25450 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 25452 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25453 basesoc_vexriscv_ibus_adr[5]
.sym 25456 grant
.sym 25457 basesoc_vexriscv_dbus_adr[18]
.sym 25458 basesoc_vexriscv_ibus_adr[18]
.sym 25462 $abc$40744$n3976
.sym 25463 $abc$40744$n5871
.sym 25464 spiflash_bus_dat_r[5]
.sym 25465 $abc$40744$n3983
.sym 25466 $abc$40744$n2511
.sym 25467 clk12_$glb_clk
.sym 25468 sys_rst_$glb_sr
.sym 25477 $abc$40744$n9
.sym 25478 basesoc_vexriscv_dbus_adr[20]
.sym 25482 $abc$40744$n2438
.sym 25483 $abc$40744$n5315_1
.sym 25484 $abc$40744$n5061_1
.sym 25485 $abc$40744$n2225
.sym 25486 VexRiscv.CsrPlugin_mtval[8]
.sym 25487 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 25488 basesoc_vexriscv_ibus_adr[14]
.sym 25489 $abc$40744$n7856
.sym 25493 $abc$40744$n3983
.sym 25494 $abc$40744$n5859
.sym 25495 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 25496 $abc$40744$n2647
.sym 25497 basesoc_vexriscv_ibus_adr[24]
.sym 25498 $abc$40744$n3983
.sym 25500 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 25501 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25502 VexRiscv._zz_323_[31]
.sym 25503 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25510 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25513 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 25514 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 25515 VexRiscv._zz_323_[11]
.sym 25516 basesoc_vexriscv_ibus_adr[7]
.sym 25517 basesoc_vexriscv_ibus_adr[4]
.sym 25518 VexRiscv._zz_171_[1]
.sym 25519 basesoc_vexriscv_ibus_adr[6]
.sym 25521 basesoc_vexriscv_ibus_adr[8]
.sym 25523 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 25524 basesoc_vexriscv_ibus_adr[3]
.sym 25525 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25527 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25528 VexRiscv._zz_130_[6]
.sym 25530 VexRiscv.decode_to_execute_RS2[22]
.sym 25531 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25537 $abc$40744$n8240
.sym 25539 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 25543 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25544 basesoc_vexriscv_ibus_adr[4]
.sym 25546 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25550 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 25555 VexRiscv._zz_130_[6]
.sym 25557 VexRiscv.decode_to_execute_RS2[22]
.sym 25558 VexRiscv._zz_171_[1]
.sym 25561 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25562 basesoc_vexriscv_ibus_adr[6]
.sym 25563 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 25570 VexRiscv._zz_323_[11]
.sym 25574 basesoc_vexriscv_ibus_adr[7]
.sym 25575 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25576 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 25580 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25581 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25582 basesoc_vexriscv_ibus_adr[3]
.sym 25585 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25586 basesoc_vexriscv_ibus_adr[8]
.sym 25588 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 25589 $abc$40744$n8240
.sym 25590 clk12_$glb_clk
.sym 25593 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 25594 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 25595 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 25596 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 25597 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 25598 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 25599 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 25600 VexRiscv._zz_171_[1]
.sym 25604 $abc$40744$n4689
.sym 25605 $abc$40744$n3999
.sym 25606 $abc$40744$n6200
.sym 25608 VexRiscv._zz_161_
.sym 25610 VexRiscv.lastStagePc[16]
.sym 25611 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 25612 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 25613 basesoc_vexriscv_ibus_adr[4]
.sym 25614 VexRiscv._zz_161_
.sym 25617 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25619 VexRiscv._zz_35_[24]
.sym 25621 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 25623 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 25624 VexRiscv._zz_195_[12]
.sym 25625 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 25626 $abc$40744$n5144
.sym 25627 $abc$40744$n5561
.sym 25636 $PACKER_VCC_NET
.sym 25638 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25640 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25643 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 25645 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 25646 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25652 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 25654 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 25660 $abc$40744$n2242
.sym 25661 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25665 $nextpnr_ICESTORM_LC_21$O
.sym 25667 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25671 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 25674 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25677 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 25679 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 25681 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 25683 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 25686 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 25687 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 25689 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 25691 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 25693 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 25695 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 25698 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 25699 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 25703 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25705 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 25708 $PACKER_VCC_NET
.sym 25710 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25712 $abc$40744$n2242
.sym 25713 clk12_$glb_clk
.sym 25714 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25723 VexRiscv.CsrPlugin_hadException
.sym 25725 VexRiscv._zz_321_
.sym 25727 basesoc_ctrl_storage[15]
.sym 25728 VexRiscv._zz_41_[24]
.sym 25729 VexRiscv._zz_35_[2]
.sym 25730 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 25731 VexRiscv.CsrPlugin_hadException
.sym 25733 VexRiscv.CsrPlugin_hadException
.sym 25734 $PACKER_VCC_NET
.sym 25735 VexRiscv._zz_196_[32]
.sym 25736 $abc$40744$n2632
.sym 25737 basesoc_vexriscv_ibus_adr[25]
.sym 25738 basesoc_ctrl_storage[11]
.sym 25741 VexRiscv._zz_323_[21]
.sym 25744 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 25745 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 25746 basesoc_vexriscv_ibus_adr[28]
.sym 25747 basesoc_vexriscv_ibus_adr[11]
.sym 25758 $abc$40744$n2243
.sym 25760 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25761 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25763 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25764 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25768 VexRiscv._zz_196_[12]
.sym 25769 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25772 VexRiscv._zz_323_[31]
.sym 25773 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25776 VexRiscv._zz_196_[32]
.sym 25777 VexRiscv._zz_195_[7]
.sym 25778 VexRiscv._zz_323_[0]
.sym 25784 VexRiscv._zz_195_[12]
.sym 25786 VexRiscv._zz_323_[14]
.sym 25787 VexRiscv._zz_196_[7]
.sym 25792 VexRiscv._zz_323_[14]
.sym 25798 VexRiscv._zz_323_[31]
.sym 25803 VexRiscv._zz_323_[0]
.sym 25807 VexRiscv._zz_195_[7]
.sym 25808 VexRiscv._zz_196_[32]
.sym 25810 VexRiscv._zz_196_[7]
.sym 25814 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25815 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25816 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 25821 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 25825 VexRiscv._zz_196_[32]
.sym 25826 VexRiscv._zz_195_[12]
.sym 25828 VexRiscv._zz_196_[12]
.sym 25831 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25833 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25835 $abc$40744$n2243
.sym 25836 clk12_$glb_clk
.sym 25837 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25850 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25851 $abc$40744$n5004
.sym 25852 VexRiscv._zz_195_[28]
.sym 25853 $abc$40744$n8241
.sym 25854 $abc$40744$n2243
.sym 25855 $abc$40744$n5315_1
.sym 25856 $abc$40744$n5037_1
.sym 25857 VexRiscv._zz_195_[7]
.sym 25858 VexRiscv._zz_152_[21]
.sym 25859 VexRiscv.CsrPlugin_mtval[21]
.sym 25860 $abc$40744$n5364_1
.sym 25861 $abc$40744$n5299_1
.sym 25864 VexRiscv._zz_323_[0]
.sym 25871 VexRiscv._zz_195_[14]
.sym 25884 VexRiscv._zz_195_[13]
.sym 25886 VexRiscv._zz_196_[23]
.sym 25892 VexRiscv._zz_323_[19]
.sym 25894 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 25896 VexRiscv._zz_196_[32]
.sym 25897 VexRiscv.CsrPlugin_hadException
.sym 25901 VexRiscv._zz_323_[21]
.sym 25904 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 25906 VexRiscv._zz_195_[23]
.sym 25907 VexRiscv._zz_323_[18]
.sym 25908 VexRiscv._zz_196_[13]
.sym 25912 VexRiscv._zz_196_[13]
.sym 25913 VexRiscv._zz_196_[32]
.sym 25915 VexRiscv._zz_195_[13]
.sym 25921 VexRiscv._zz_323_[19]
.sym 25924 VexRiscv._zz_195_[23]
.sym 25925 VexRiscv._zz_196_[23]
.sym 25927 VexRiscv._zz_196_[32]
.sym 25932 VexRiscv._zz_323_[18]
.sym 25936 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 25943 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 25951 VexRiscv._zz_195_[13]
.sym 25957 VexRiscv._zz_323_[21]
.sym 25958 VexRiscv.CsrPlugin_hadException
.sym 25959 clk12_$glb_clk
.sym 25970 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 25973 VexRiscv._zz_195_[10]
.sym 25975 VexRiscv.CsrPlugin_mtval[6]
.sym 25977 VexRiscv._zz_195_[11]
.sym 25979 basesoc_vexriscv_dbus_adr[6]
.sym 25981 $abc$40744$n5122
.sym 25984 $abc$40744$n5030_1
.sym 25985 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25990 VexRiscv.CsrPlugin_mtval[25]
.sym 25992 VexRiscv._zz_195_[23]
.sym 25994 $abc$40744$n3983
.sym 26002 $abc$40744$n5579
.sym 26004 VexRiscv._zz_195_[14]
.sym 26008 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 26010 $abc$40744$n5578_1
.sym 26011 VexRiscv._zz_196_[25]
.sym 26012 $abc$40744$n5609
.sym 26014 VexRiscv._zz_313_
.sym 26018 VexRiscv._zz_196_[32]
.sym 26019 $abc$40744$n5614_1
.sym 26020 VexRiscv._zz_321_
.sym 26021 $abc$40744$n5615
.sym 26023 VexRiscv.CsrPlugin_mepc[28]
.sym 26025 $abc$40744$n5004
.sym 26026 VexRiscv._zz_195_[25]
.sym 26029 VexRiscv._zz_195_[27]
.sym 26030 VexRiscv._zz_195_[26]
.sym 26031 $abc$40744$n5608_1
.sym 26032 VexRiscv._zz_195_[15]
.sym 26033 VexRiscv._zz_195_[24]
.sym 26036 VexRiscv._zz_313_
.sym 26037 VexRiscv._zz_195_[14]
.sym 26038 VexRiscv._zz_195_[15]
.sym 26041 VexRiscv._zz_195_[26]
.sym 26043 VexRiscv._zz_313_
.sym 26044 VexRiscv._zz_195_[27]
.sym 26047 VexRiscv._zz_321_
.sym 26049 $abc$40744$n5579
.sym 26050 $abc$40744$n5578_1
.sym 26053 VexRiscv._zz_195_[25]
.sym 26054 VexRiscv._zz_196_[25]
.sym 26056 VexRiscv._zz_196_[32]
.sym 26060 $abc$40744$n5615
.sym 26061 VexRiscv._zz_321_
.sym 26062 $abc$40744$n5614_1
.sym 26065 VexRiscv._zz_313_
.sym 26067 VexRiscv._zz_195_[25]
.sym 26068 VexRiscv._zz_195_[24]
.sym 26071 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 26072 VexRiscv.CsrPlugin_mepc[28]
.sym 26074 $abc$40744$n5004
.sym 26077 $abc$40744$n5609
.sym 26078 VexRiscv._zz_321_
.sym 26080 $abc$40744$n5608_1
.sym 26082 clk12_$glb_clk
.sym 26083 $abc$40744$n233_$glb_sr
.sym 26099 VexRiscv._zz_161_
.sym 26100 VexRiscv._zz_79_[23]
.sym 26103 VexRiscv._zz_195_[21]
.sym 26104 VexRiscv.CsrPlugin_mepc[7]
.sym 26105 $abc$40744$n2565
.sym 26106 VexRiscv._zz_195_[26]
.sym 26107 $abc$40744$n4614_1
.sym 26110 $abc$40744$n5588_1
.sym 26113 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 26125 VexRiscv._zz_196_[32]
.sym 26126 VexRiscv._zz_196_[16]
.sym 26128 $abc$40744$n5632_1
.sym 26129 $abc$40744$n5633
.sym 26133 $abc$40744$n5605
.sym 26134 $abc$40744$n5585
.sym 26136 $abc$40744$n5606_1
.sym 26137 VexRiscv._zz_313_
.sym 26138 $abc$40744$n5630_1
.sym 26141 VexRiscv._zz_195_[31]
.sym 26142 VexRiscv._zz_321_
.sym 26144 $abc$40744$n5584_1
.sym 26148 VexRiscv._zz_195_[32]
.sym 26149 VexRiscv._zz_195_[31]
.sym 26150 VexRiscv._zz_195_[17]
.sym 26151 $abc$40744$n5629
.sym 26155 VexRiscv._zz_195_[16]
.sym 26156 VexRiscv._zz_196_[31]
.sym 26159 $abc$40744$n5629
.sym 26160 $abc$40744$n5630_1
.sym 26161 VexRiscv._zz_321_
.sym 26164 VexRiscv._zz_321_
.sym 26165 $abc$40744$n5606_1
.sym 26166 $abc$40744$n5605
.sym 26171 VexRiscv._zz_195_[32]
.sym 26172 VexRiscv._zz_195_[31]
.sym 26173 VexRiscv._zz_313_
.sym 26176 VexRiscv._zz_313_
.sym 26177 VexRiscv._zz_195_[17]
.sym 26178 VexRiscv._zz_195_[16]
.sym 26182 VexRiscv._zz_196_[32]
.sym 26183 VexRiscv._zz_195_[31]
.sym 26184 VexRiscv._zz_196_[31]
.sym 26188 VexRiscv._zz_196_[16]
.sym 26189 VexRiscv._zz_196_[32]
.sym 26190 VexRiscv._zz_195_[16]
.sym 26195 VexRiscv._zz_321_
.sym 26196 $abc$40744$n5585
.sym 26197 $abc$40744$n5584_1
.sym 26200 $abc$40744$n5632_1
.sym 26201 $abc$40744$n5633
.sym 26202 VexRiscv._zz_321_
.sym 26205 clk12_$glb_clk
.sym 26206 $abc$40744$n233_$glb_sr
.sym 26219 VexRiscv._zz_195_[31]
.sym 26220 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 26223 VexRiscv._zz_195_[23]
.sym 26224 $abc$40744$n5632_1
.sym 26225 VexRiscv._zz_313_
.sym 26226 VexRiscv._zz_337_
.sym 26228 $abc$40744$n2632
.sym 26229 VexRiscv._zz_196_[14]
.sym 26230 VexRiscv._zz_313_
.sym 26237 user_btn0
.sym 26252 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 26256 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 26267 $abc$40744$n6201
.sym 26282 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 26284 $abc$40744$n6201
.sym 26328 clk12_$glb_clk
.sym 26329 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 26339 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 26342 waittimer0_count[2]
.sym 26344 waittimer0_count[13]
.sym 26345 VexRiscv._zz_195_[27]
.sym 26347 $abc$40744$n2466
.sym 26348 waittimer0_count[9]
.sym 26349 VexRiscv.CsrPlugin_mepc[28]
.sym 26350 $abc$40744$n148
.sym 26351 $abc$40744$n2530
.sym 26352 $abc$40744$n8241
.sym 26371 waittimer0_count[1]
.sym 26397 user_btn0
.sym 26398 $abc$40744$n2467
.sym 26405 user_btn0
.sym 26406 waittimer0_count[1]
.sym 26450 $abc$40744$n2467
.sym 26451 clk12_$glb_clk
.sym 26452 sys_rst_$glb_sr
.sym 26461 waittimer0_count[1]
.sym 26464 VexRiscv._zz_195_[15]
.sym 26472 VexRiscv._zz_195_[17]
.sym 26523 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 26527 sys_rst
.sym 26545 sys_rst
.sym 26630 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 26667 $abc$40744$n2432
.sym 26668 VexRiscv.decode_to_execute_RS2[16]
.sym 26669 VexRiscv.decode_to_execute_RS2[16]
.sym 26673 $PACKER_VCC_NET
.sym 26676 $abc$40744$n2432
.sym 26677 $abc$40744$n6467_1
.sym 26679 $abc$40744$n6493_1
.sym 26682 $abc$40744$n6491_1
.sym 26711 spiflash_bus_dat_r[9]
.sym 26769 spiflash_bus_dat_r[10]
.sym 26771 spiflash_bus_dat_r[13]
.sym 26807 spiflash_bus_dat_r[28]
.sym 26810 $abc$40744$n2430
.sym 26811 slave_sel_r[1]
.sym 26814 array_muxed0[8]
.sym 26816 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 26818 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 26820 basesoc_timer0_reload_storage[30]
.sym 26822 spiflash_bus_dat_r[13]
.sym 26825 $abc$40744$n2511
.sym 26830 $abc$40744$n5859
.sym 26831 $abc$40744$n2511
.sym 26871 basesoc_timer0_load_storage[28]
.sym 26907 basesoc_timer0_eventmanager_status_w
.sym 26909 VexRiscv._zz_35_[21]
.sym 26911 basesoc_dat_w[2]
.sym 26912 basesoc_adr[4]
.sym 26913 basesoc_timer0_reload_storage[31]
.sym 26915 $abc$40744$n2503
.sym 26917 array_muxed1[17]
.sym 26918 array_muxed0[11]
.sym 26919 array_muxed1[24]
.sym 26920 $abc$40744$n2308
.sym 26921 array_muxed0[12]
.sym 26922 $abc$40744$n6327_1
.sym 26924 basesoc_uart_phy_rx
.sym 26926 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 26927 basesoc_dat_w[6]
.sym 26930 grant
.sym 26933 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 26973 basesoc_uart_tx_fifo_consume[2]
.sym 26974 basesoc_uart_tx_fifo_consume[3]
.sym 26975 $abc$40744$n6462_1
.sym 26977 $abc$40744$n6468_1
.sym 27010 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 27011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 27012 basesoc_timer0_reload_storage[28]
.sym 27013 basesoc_uart_phy_sink_ready
.sym 27015 basesoc_ctrl_reset_reset_r
.sym 27017 $PACKER_GND_NET
.sym 27018 $abc$40744$n3815
.sym 27019 basesoc_dat_w[6]
.sym 27020 basesoc_uart_eventmanager_status_w[0]
.sym 27021 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 27022 basesoc_uart_tx_fifo_wrport_we
.sym 27023 $abc$40744$n3988
.sym 27024 basesoc_uart_eventmanager_status_w[0]
.sym 27025 array_muxed0[3]
.sym 27026 array_muxed0[8]
.sym 27027 $abc$40744$n3812
.sym 27028 basesoc_dat_w[4]
.sym 27029 basesoc_bus_wishbone_dat_r[2]
.sym 27030 array_muxed1[30]
.sym 27034 $abc$40744$n3812
.sym 27074 basesoc_uart_phy_rx_reg[7]
.sym 27076 basesoc_uart_phy_rx_reg[4]
.sym 27077 basesoc_uart_phy_rx_reg[3]
.sym 27078 basesoc_uart_phy_rx_reg[1]
.sym 27079 array_muxed0[3]
.sym 27080 basesoc_uart_phy_rx_reg[6]
.sym 27112 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 27113 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 27115 array_muxed1[0]
.sym 27116 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 27117 basesoc_timer0_value_status[23]
.sym 27118 basesoc_dat_w[1]
.sym 27119 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 27121 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 27124 basesoc_counter[0]
.sym 27126 basesoc_adr[1]
.sym 27127 slave_sel_r[0]
.sym 27128 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 27129 array_muxed1[31]
.sym 27130 basesoc_uart_phy_rx_reg[1]
.sym 27131 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 27132 VexRiscv.decode_to_execute_RS2[23]
.sym 27134 basesoc_uart_phy_rx_reg[6]
.sym 27135 spiflash_bus_dat_r[2]
.sym 27136 VexRiscv.decode_to_execute_RS2[20]
.sym 27175 basesoc_vexriscv_dbus_adr[5]
.sym 27176 array_muxed1[23]
.sym 27177 array_muxed1[30]
.sym 27178 basesoc_vexriscv_dbus_adr[10]
.sym 27179 array_muxed1[20]
.sym 27180 array_muxed0[10]
.sym 27181 $abc$40744$n5853
.sym 27182 array_muxed1[31]
.sym 27213 $abc$40744$n3894_1
.sym 27214 $abc$40744$n6456
.sym 27215 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 27216 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27218 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 27219 basesoc_adr[0]
.sym 27220 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 27221 $abc$40744$n3976
.sym 27222 basesoc_timer0_reload_storage[27]
.sym 27223 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27224 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 27225 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 27226 $abc$40744$n2338
.sym 27228 basesoc_timer0_reload_storage[30]
.sym 27229 eventmanager_status_w[1]
.sym 27230 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 27231 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 27232 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 27233 VexRiscv._zz_130_[5]
.sym 27234 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 27236 VexRiscv._zz_130_[6]
.sym 27237 $abc$40744$n3936
.sym 27238 $abc$40744$n5859
.sym 27239 basesoc_uart_phy_rx_reg[6]
.sym 27277 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 27278 $abc$40744$n5855
.sym 27280 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 27282 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 27283 $abc$40744$n5857
.sym 27284 VexRiscv._zz_16_
.sym 27316 VexRiscv._zz_130_[2]
.sym 27317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 27319 basesoc_timer0_reload_storage[31]
.sym 27320 VexRiscv._zz_164_[21]
.sym 27321 $abc$40744$n3913
.sym 27323 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 27324 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27326 basesoc_adr[4]
.sym 27327 $abc$40744$n2296
.sym 27328 basesoc_dat_w[4]
.sym 27329 basesoc_vexriscv_ibus_adr[13]
.sym 27330 slave_sel_r[2]
.sym 27331 basesoc_dat_w[6]
.sym 27333 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 27334 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 27335 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 27336 VexRiscv._zz_41_[23]
.sym 27337 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27338 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27339 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 27340 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 27341 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 27342 grant
.sym 27379 $abc$40744$n5572
.sym 27380 $abc$40744$n5538
.sym 27381 $abc$40744$n5546
.sym 27382 eventsourceprocess1_old_trigger
.sym 27383 $abc$40744$n5542
.sym 27384 $abc$40744$n5536
.sym 27385 $abc$40744$n6072_1
.sym 27386 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 27417 $abc$40744$n5887
.sym 27418 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 27419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 27421 basesoc_uart_phy_storage[9]
.sym 27422 VexRiscv.decode_to_execute_RS2[16]
.sym 27423 csrbankarray_csrbank2_dat0_w[0]
.sym 27424 $abc$40744$n4054
.sym 27425 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 27426 VexRiscv._zz_255_[1]
.sym 27427 basesoc_counter[1]
.sym 27428 $abc$40744$n3988
.sym 27429 VexRiscv.CsrPlugin_hadException
.sym 27430 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 27431 basesoc_timer0_reload_storage[28]
.sym 27432 $abc$40744$n8240
.sym 27437 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27441 $abc$40744$n3812
.sym 27442 VexRiscv._zz_18_
.sym 27443 basesoc_vexriscv_ibus_adr[8]
.sym 27444 $abc$40744$n9
.sym 27482 $abc$40744$n5152
.sym 27483 $abc$40744$n5155
.sym 27484 $abc$40744$n5158
.sym 27485 $abc$40744$n5161
.sym 27486 $abc$40744$n5164
.sym 27487 $abc$40744$n5167
.sym 27488 $abc$40744$n5170
.sym 27521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 27523 eventmanager_pending_w[1]
.sym 27524 csrbankarray_csrbank2_dat0_w[7]
.sym 27525 $abc$40744$n4843
.sym 27526 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 27527 VexRiscv.decode_to_execute_RS2[30]
.sym 27528 $abc$40744$n8241
.sym 27529 $PACKER_VCC_NET
.sym 27530 $abc$40744$n4056
.sym 27531 $abc$40744$n3815
.sym 27532 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 27533 $PACKER_VCC_NET
.sym 27534 VexRiscv._zz_191_
.sym 27535 VexRiscv.decode_to_execute_RS2[20]
.sym 27538 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 27539 VexRiscv._zz_130_[2]
.sym 27541 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 27542 VexRiscv._zz_130_[3]
.sym 27543 VexRiscv._zz_130_[3]
.sym 27544 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 27546 $abc$40744$n5152
.sym 27583 $abc$40744$n5173
.sym 27584 $abc$40744$n5176
.sym 27585 $abc$40744$n5179
.sym 27586 $abc$40744$n5182
.sym 27587 $abc$40744$n5185
.sym 27588 $abc$40744$n5188
.sym 27589 $abc$40744$n5191
.sym 27590 $abc$40744$n5194
.sym 27621 $abc$40744$n2644
.sym 27623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 27624 $abc$40744$n2644
.sym 27625 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 27626 basesoc_uart_phy_storage[11]
.sym 27628 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 27629 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 27631 $abc$40744$n4261_1
.sym 27632 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 27633 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 27635 $abc$40744$n4261_1
.sym 27636 VexRiscv._zz_79_[15]
.sym 27637 $abc$40744$n5594
.sym 27639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 27640 $abc$40744$n5590
.sym 27641 VexRiscv._zz_130_[5]
.sym 27642 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 27645 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 27646 $abc$40744$n5859
.sym 27647 VexRiscv._zz_198_
.sym 27685 $abc$40744$n5197
.sym 27686 $abc$40744$n5200
.sym 27687 $abc$40744$n5203
.sym 27688 $abc$40744$n5206
.sym 27689 $abc$40744$n5209
.sym 27690 $abc$40744$n5212
.sym 27691 $abc$40744$n5215
.sym 27692 $abc$40744$n5218
.sym 27723 $abc$40744$n4479_1
.sym 27724 $abc$40744$n4886
.sym 27726 basesoc_vexriscv_ibus_adr[3]
.sym 27728 $abc$40744$n6681_1
.sym 27729 basesoc_uart_phy_storage[11]
.sym 27730 $abc$40744$n235
.sym 27731 basesoc_uart_phy_storage[9]
.sym 27733 basesoc_vexriscv_dbus_cyc
.sym 27735 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 27736 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 27737 VexRiscv.lastStageIsFiring
.sym 27738 $abc$40744$n5548
.sym 27739 basesoc_dat_w[6]
.sym 27740 $abc$40744$n5552
.sym 27741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 27742 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 27743 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 27745 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27746 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 27747 spiflash_bus_dat_r[6]
.sym 27748 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 27749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 27750 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27787 $abc$40744$n5221
.sym 27788 $abc$40744$n5224
.sym 27789 $abc$40744$n5227
.sym 27790 $abc$40744$n5230
.sym 27791 $abc$40744$n5233
.sym 27792 $abc$40744$n5236
.sym 27793 $abc$40744$n5239
.sym 27794 VexRiscv._zz_323_[31]
.sym 27829 basesoc_uart_phy_tx_busy
.sym 27830 VexRiscv.decode_to_execute_RS2[19]
.sym 27831 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 27832 $abc$40744$n2633
.sym 27833 basesoc_vexriscv_ibus_adr[12]
.sym 27834 VexRiscv._zz_255_[1]
.sym 27835 VexRiscv._zz_198_
.sym 27836 $abc$40744$n5197
.sym 27838 grant
.sym 27839 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 27840 $abc$40744$n5570
.sym 27841 $abc$40744$n5203
.sym 27842 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27843 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 27844 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 27845 $abc$40744$n3812
.sym 27846 $abc$40744$n5239
.sym 27847 $abc$40744$n9
.sym 27848 VexRiscv._zz_323_[17]
.sym 27849 $abc$40744$n5215
.sym 27850 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27851 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27852 VexRiscv._zz_323_[10]
.sym 27857 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27861 $PACKER_VCC_NET
.sym 27863 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 27866 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 27867 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27869 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27870 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27871 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27873 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27875 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27876 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27877 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27884 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27887 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27888 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27889 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 27890 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 27891 $abc$40744$n5586
.sym 27892 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 27893 $abc$40744$n5582
.sym 27894 $abc$40744$n5588
.sym 27896 $abc$40744$n5592
.sym 27905 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27906 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27908 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27909 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27910 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27911 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27912 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27913 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27914 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27916 clk12_$glb_clk
.sym 27917 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 27918 $PACKER_VCC_NET
.sym 27919 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 27921 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27923 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27925 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 27927 VexRiscv.memory_arbitration_isValid
.sym 27928 VexRiscv.decode_to_execute_RS2[16]
.sym 27929 VexRiscv._zz_35_[14]
.sym 27932 VexRiscv._zz_79_[4]
.sym 27933 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 27934 $PACKER_VCC_NET
.sym 27936 VexRiscv._zz_323_[31]
.sym 27937 $PACKER_VCC_NET
.sym 27938 $abc$40744$n3722_1
.sym 27939 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 27940 $abc$40744$n4440_1
.sym 27941 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 27942 VexRiscv._zz_191_
.sym 27943 $abc$40744$n5398
.sym 27945 VexRiscv._zz_323_[30]
.sym 27946 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 27947 VexRiscv._zz_323_[25]
.sym 27948 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27949 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 27950 VexRiscv._zz_130_[3]
.sym 27951 VexRiscv.execute_arbitration_isStuckByOthers
.sym 27952 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 27953 VexRiscv._zz_323_[31]
.sym 27954 $abc$40744$n5152
.sym 27959 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 27963 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27964 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27968 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 27973 basesoc_vexriscv_ibus_adr[4]
.sym 27974 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27975 basesoc_vexriscv_ibus_adr[5]
.sym 27977 VexRiscv._zz_204_
.sym 27978 basesoc_vexriscv_ibus_adr[6]
.sym 27979 $PACKER_VCC_NET
.sym 27980 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27983 basesoc_vexriscv_ibus_adr[8]
.sym 27986 basesoc_vexriscv_ibus_adr[3]
.sym 27988 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27990 basesoc_vexriscv_ibus_adr[7]
.sym 27991 VexRiscv._zz_323_[25]
.sym 27992 VexRiscv._zz_323_[22]
.sym 27993 VexRiscv._zz_323_[21]
.sym 27994 VexRiscv._zz_323_[17]
.sym 27995 VexRiscv._zz_323_[18]
.sym 27996 VexRiscv._zz_323_[10]
.sym 27997 VexRiscv._zz_323_[12]
.sym 27998 VexRiscv._zz_323_[30]
.sym 28007 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28008 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28010 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28011 basesoc_vexriscv_ibus_adr[3]
.sym 28012 basesoc_vexriscv_ibus_adr[4]
.sym 28013 basesoc_vexriscv_ibus_adr[5]
.sym 28014 basesoc_vexriscv_ibus_adr[6]
.sym 28015 basesoc_vexriscv_ibus_adr[7]
.sym 28016 basesoc_vexriscv_ibus_adr[8]
.sym 28018 clk12_$glb_clk
.sym 28019 VexRiscv._zz_204_
.sym 28020 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 28022 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 28024 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 28026 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 28028 $PACKER_VCC_NET
.sym 28029 $abc$40744$n5937
.sym 28030 spiflash_bus_dat_r[28]
.sym 28033 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 28034 VexRiscv._zz_79_[1]
.sym 28035 VexRiscv._zz_79_[2]
.sym 28037 $abc$40744$n3804
.sym 28039 csrbankarray_csrbank2_addr0_w[0]
.sym 28040 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 28041 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 28042 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 28044 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 28045 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 28047 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 28048 VexRiscv._zz_198_
.sym 28049 basesoc_vexriscv_ibus_adr[8]
.sym 28050 VexRiscv._zz_323_[12]
.sym 28051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 28052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 28053 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 28054 $abc$40744$n5859
.sym 28055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 28056 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 28061 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28065 $PACKER_VCC_NET
.sym 28067 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 28072 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28074 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 28075 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28076 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 28077 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28078 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28079 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28087 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28089 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28090 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 28091 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28092 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28093 $abc$40744$n5083
.sym 28094 VexRiscv._zz_323_[1]
.sym 28095 $abc$40744$n5013
.sym 28097 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28098 VexRiscv._zz_323_[2]
.sym 28099 VexRiscv._zz_323_[0]
.sym 28100 VexRiscv._zz_323_[11]
.sym 28109 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28110 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28112 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28113 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28114 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28115 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28116 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28117 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28118 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28120 clk12_$glb_clk
.sym 28121 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28122 $PACKER_VCC_NET
.sym 28123 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 28125 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 28127 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 28129 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 28131 $abc$40744$n4192
.sym 28132 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 28133 VexRiscv._zz_35_[21]
.sym 28135 VexRiscv._zz_255_[1]
.sym 28136 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 28137 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 28138 VexRiscv._zz_323_[17]
.sym 28139 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 28140 $abc$40744$n6007
.sym 28141 $PACKER_VCC_NET
.sym 28142 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 28144 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 28145 VexRiscv._zz_195_[6]
.sym 28146 VexRiscv._zz_323_[21]
.sym 28147 basesoc_dat_w[6]
.sym 28148 VexRiscv._zz_79_[24]
.sym 28149 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 28150 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 28151 VexRiscv._zz_323_[18]
.sym 28152 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 28153 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 28154 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 28155 spiflash_bus_dat_r[6]
.sym 28156 $abc$40744$n3936
.sym 28157 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 28158 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28169 basesoc_vexriscv_ibus_adr[5]
.sym 28173 basesoc_vexriscv_ibus_adr[4]
.sym 28174 basesoc_vexriscv_ibus_adr[3]
.sym 28175 basesoc_vexriscv_ibus_adr[6]
.sym 28176 $PACKER_VCC_NET
.sym 28177 basesoc_vexriscv_ibus_adr[8]
.sym 28178 basesoc_vexriscv_ibus_adr[7]
.sym 28181 VexRiscv._zz_204_
.sym 28184 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28185 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 28187 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28188 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 28190 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 28192 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28194 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 28195 $abc$40744$n6717_1
.sym 28196 $abc$40744$n5088_1
.sym 28197 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 28198 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 28199 $abc$40744$n5004
.sym 28200 $abc$40744$n5095
.sym 28201 $abc$40744$n5007
.sym 28202 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 28211 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28212 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28214 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28215 basesoc_vexriscv_ibus_adr[3]
.sym 28216 basesoc_vexriscv_ibus_adr[4]
.sym 28217 basesoc_vexriscv_ibus_adr[5]
.sym 28218 basesoc_vexriscv_ibus_adr[6]
.sym 28219 basesoc_vexriscv_ibus_adr[7]
.sym 28220 basesoc_vexriscv_ibus_adr[8]
.sym 28222 clk12_$glb_clk
.sym 28223 VexRiscv._zz_204_
.sym 28224 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 28226 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 28228 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 28230 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 28232 $PACKER_VCC_NET
.sym 28236 basesoc_timer0_reload_storage[28]
.sym 28237 $abc$40744$n8240
.sym 28238 VexRiscv._zz_323_[0]
.sym 28239 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 28240 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 28241 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 28242 VexRiscv._zz_79_[7]
.sym 28243 VexRiscv.CsrPlugin_mepc[15]
.sym 28244 $abc$40744$n5083
.sym 28245 basesoc_vexriscv_ibus_adr[5]
.sym 28246 VexRiscv._zz_35_[13]
.sym 28247 $abc$40744$n5149
.sym 28248 $abc$40744$n5013
.sym 28249 $abc$40744$n3812
.sym 28250 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28252 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 28253 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28254 $abc$40744$n9
.sym 28255 $abc$40744$n5000
.sym 28256 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 28257 $abc$40744$n5146
.sym 28258 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 28259 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 28260 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 28265 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28269 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 28276 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28277 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28278 $PACKER_VCC_NET
.sym 28281 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 28282 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28283 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28285 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28286 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28288 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28290 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 28292 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 28294 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28295 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28297 $abc$40744$n5027_1
.sym 28298 $abc$40744$n5039_1
.sym 28299 $abc$40744$n5146
.sym 28300 basesoc_ctrl_storage[22]
.sym 28301 $abc$40744$n5044_1
.sym 28302 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28303 $abc$40744$n5006
.sym 28304 $abc$40744$n6735_1
.sym 28313 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28314 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28316 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28317 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28318 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28319 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28320 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28321 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28322 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28324 clk12_$glb_clk
.sym 28325 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28326 $PACKER_VCC_NET
.sym 28327 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 28329 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 28331 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 28333 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 28335 VexRiscv._zz_41_[14]
.sym 28340 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 28341 $abc$40744$n4824
.sym 28342 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 28343 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 28344 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 28345 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 28346 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 28347 $abc$40744$n4300
.sym 28348 VexRiscv._zz_238_[0]
.sym 28349 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 28350 VexRiscv._zz_191_
.sym 28351 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 28352 $abc$40744$n5044_1
.sym 28353 VexRiscv._zz_201_[27]
.sym 28354 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 28355 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 28356 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 28357 $abc$40744$n5002
.sym 28358 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 28359 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 28360 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28361 VexRiscv._zz_323_[30]
.sym 28362 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 28367 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 28369 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 28372 basesoc_vexriscv_ibus_adr[6]
.sym 28373 basesoc_vexriscv_ibus_adr[7]
.sym 28375 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28382 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 28383 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28384 basesoc_vexriscv_ibus_adr[8]
.sym 28385 VexRiscv._zz_204_
.sym 28387 $PACKER_VCC_NET
.sym 28388 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28389 basesoc_vexriscv_ibus_adr[5]
.sym 28394 basesoc_vexriscv_ibus_adr[3]
.sym 28395 basesoc_vexriscv_ibus_adr[4]
.sym 28398 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 28399 basesoc_vexriscv_ibus_adr[22]
.sym 28400 basesoc_vexriscv_ibus_adr[8]
.sym 28401 $abc$40744$n5124_1
.sym 28402 $abc$40744$n5131
.sym 28403 basesoc_vexriscv_ibus_adr[16]
.sym 28404 basesoc_vexriscv_ibus_adr[10]
.sym 28405 basesoc_vexriscv_ibus_adr[15]
.sym 28406 $abc$40744$n6719_1
.sym 28415 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28416 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28418 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28419 basesoc_vexriscv_ibus_adr[3]
.sym 28420 basesoc_vexriscv_ibus_adr[4]
.sym 28421 basesoc_vexriscv_ibus_adr[5]
.sym 28422 basesoc_vexriscv_ibus_adr[6]
.sym 28423 basesoc_vexriscv_ibus_adr[7]
.sym 28424 basesoc_vexriscv_ibus_adr[8]
.sym 28426 clk12_$glb_clk
.sym 28427 VexRiscv._zz_204_
.sym 28428 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 28430 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 28432 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 28434 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 28436 $PACKER_VCC_NET
.sym 28438 $abc$40744$n3915
.sym 28440 basesoc_vexriscv_ibus_adr[17]
.sym 28441 $abc$40744$n4025
.sym 28442 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 28443 basesoc_dat_w[6]
.sym 28444 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 28445 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 28446 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 28447 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 28448 $abc$40744$n4192
.sym 28449 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 28450 $abc$40744$n5039_1
.sym 28451 $abc$40744$n4303
.sym 28452 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 28453 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 28454 $abc$40744$n4479_1
.sym 28455 basesoc_ctrl_storage[22]
.sym 28456 VexRiscv._zz_198_
.sym 28457 VexRiscv._zz_288_[8]
.sym 28458 basesoc_vexriscv_ibus_adr[15]
.sym 28459 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 28461 basesoc_vexriscv_ibus_adr[4]
.sym 28462 $abc$40744$n5859
.sym 28463 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 28464 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28469 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 28473 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28478 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 28480 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28482 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28483 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28484 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 28486 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28487 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28489 $PACKER_VCC_NET
.sym 28490 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28492 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28496 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28497 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28500 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 28501 $abc$40744$n5119
.sym 28502 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 28503 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 28504 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 28505 $abc$40744$n5107
.sym 28506 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 28507 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 28508 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 28517 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28518 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28520 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28521 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28522 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28523 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28524 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28525 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28526 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28528 clk12_$glb_clk
.sym 28529 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28530 $PACKER_VCC_NET
.sym 28531 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 28533 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 28535 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 28537 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 28540 basesoc_vexriscv_ibus_adr[10]
.sym 28541 basesoc_vexriscv_ibus_adr[10]
.sym 28543 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28544 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 28545 $abc$40744$n4330
.sym 28546 $abc$40744$n2617
.sym 28547 $abc$40744$n4342
.sym 28548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 28549 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 28550 basesoc_vexriscv_ibus_adr[22]
.sym 28551 $abc$40744$n4348
.sym 28552 basesoc_vexriscv_ibus_adr[8]
.sym 28553 $abc$40744$n4327
.sym 28554 $abc$40744$n5124_1
.sym 28555 $PACKER_VCC_NET
.sym 28557 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 28558 VexRiscv.lastStagePc[8]
.sym 28559 basesoc_vexriscv_ibus_adr[16]
.sym 28560 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 28561 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 28562 spiflash_bus_dat_r[6]
.sym 28563 basesoc_dat_w[6]
.sym 28564 VexRiscv._zz_323_[18]
.sym 28565 $abc$40744$n3936
.sym 28566 $abc$40744$n5086
.sym 28572 basesoc_vexriscv_ibus_adr[8]
.sym 28573 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 28575 basesoc_vexriscv_ibus_adr[5]
.sym 28580 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 28583 basesoc_vexriscv_ibus_adr[6]
.sym 28584 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 28586 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 28587 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28591 $PACKER_VCC_NET
.sym 28592 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28597 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28598 VexRiscv._zz_204_
.sym 28599 basesoc_vexriscv_ibus_adr[4]
.sym 28600 basesoc_vexriscv_ibus_adr[7]
.sym 28602 basesoc_vexriscv_ibus_adr[3]
.sym 28603 VexRiscv._zz_79_[29]
.sym 28604 VexRiscv._zz_41_[19]
.sym 28605 $abc$40744$n5158_1
.sym 28606 $abc$40744$n5114
.sym 28607 $abc$40744$n4719_1
.sym 28608 $abc$40744$n5102
.sym 28609 VexRiscv._zz_41_[22]
.sym 28610 VexRiscv._zz_41_[21]
.sym 28619 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28620 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28622 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28623 basesoc_vexriscv_ibus_adr[3]
.sym 28624 basesoc_vexriscv_ibus_adr[4]
.sym 28625 basesoc_vexriscv_ibus_adr[5]
.sym 28626 basesoc_vexriscv_ibus_adr[6]
.sym 28627 basesoc_vexriscv_ibus_adr[7]
.sym 28628 basesoc_vexriscv_ibus_adr[8]
.sym 28630 clk12_$glb_clk
.sym 28631 VexRiscv._zz_204_
.sym 28632 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 28634 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 28636 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 28638 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 28640 $PACKER_VCC_NET
.sym 28641 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 28645 VexRiscv._zz_164_[18]
.sym 28647 basesoc_ctrl_reset_reset_r
.sym 28648 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 28649 $abc$40744$n3600
.sym 28650 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 28651 basesoc_vexriscv_ibus_adr[5]
.sym 28652 $abc$40744$n5119
.sym 28653 VexRiscv._zz_323_[0]
.sym 28654 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 28655 $abc$40744$n4351
.sym 28657 $abc$40744$n9
.sym 28658 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28659 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 28660 $abc$40744$n5102
.sym 28661 $abc$40744$n5107
.sym 28662 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 28663 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 28664 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 28665 $abc$40744$n3812
.sym 28666 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 28667 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 28668 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28675 basesoc_vexriscv_ibus_adr[19]
.sym 28678 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28679 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28686 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28687 basesoc_vexriscv_ibus_adr[18]
.sym 28691 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28692 basesoc_vexriscv_ibus_adr[22]
.sym 28693 $PACKER_VCC_NET
.sym 28694 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28695 basesoc_vexriscv_ibus_adr[21]
.sym 28696 $abc$40744$n7856
.sym 28697 basesoc_vexriscv_ibus_adr[16]
.sym 28698 basesoc_vexriscv_ibus_adr[15]
.sym 28699 basesoc_vexriscv_ibus_adr[20]
.sym 28700 basesoc_vexriscv_ibus_adr[17]
.sym 28701 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28702 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28704 $abc$40744$n7856
.sym 28705 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28706 $abc$40744$n2497
.sym 28707 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28708 $abc$40744$n4517
.sym 28709 $abc$40744$n7812
.sym 28710 $abc$40744$n2225
.sym 28711 $abc$40744$n9
.sym 28712 $abc$40744$n7856
.sym 28713 $abc$40744$n7856
.sym 28714 $abc$40744$n7856
.sym 28715 $abc$40744$n7856
.sym 28716 $abc$40744$n7856
.sym 28717 $abc$40744$n7856
.sym 28718 $abc$40744$n7856
.sym 28719 $abc$40744$n7856
.sym 28720 $abc$40744$n7856
.sym 28721 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28722 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28724 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28725 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28726 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28727 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28732 clk12_$glb_clk
.sym 28733 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28734 $PACKER_VCC_NET
.sym 28735 basesoc_vexriscv_ibus_adr[17]
.sym 28736 basesoc_vexriscv_ibus_adr[18]
.sym 28737 basesoc_vexriscv_ibus_adr[19]
.sym 28738 basesoc_vexriscv_ibus_adr[20]
.sym 28739 basesoc_vexriscv_ibus_adr[21]
.sym 28740 basesoc_vexriscv_ibus_adr[22]
.sym 28741 basesoc_vexriscv_ibus_adr[15]
.sym 28742 basesoc_vexriscv_ibus_adr[16]
.sym 28743 VexRiscv._zz_290_[29]
.sym 28747 $abc$40744$n4295
.sym 28748 VexRiscv._zz_41_[22]
.sym 28750 $abc$40744$n5114
.sym 28751 VexRiscv.CsrPlugin_mepc[29]
.sym 28753 VexRiscv._zz_330_
.sym 28754 VexRiscv._zz_79_[29]
.sym 28755 $abc$40744$n5859
.sym 28757 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 28758 $abc$40744$n5158_1
.sym 28759 VexRiscv.CsrPlugin_mtval[27]
.sym 28760 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 28761 VexRiscv._zz_201_[27]
.sym 28762 VexRiscv.CsrPlugin_mepc[25]
.sym 28763 $abc$40744$n5042_1
.sym 28764 $abc$40744$n5105
.sym 28765 $abc$40744$n5002
.sym 28766 $abc$40744$n7856
.sym 28767 VexRiscv.CsrPlugin_mepc[16]
.sym 28768 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28769 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 28770 $abc$40744$n7856
.sym 28778 $abc$40744$n7856
.sym 28779 basesoc_vexriscv_ibus_adr[11]
.sym 28780 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28781 $abc$40744$n7856
.sym 28783 basesoc_vexriscv_ibus_adr[14]
.sym 28784 basesoc_vexriscv_ibus_adr[9]
.sym 28787 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 28791 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28793 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28795 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28796 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28798 basesoc_vexriscv_ibus_adr[12]
.sym 28800 basesoc_vexriscv_ibus_adr[13]
.sym 28801 basesoc_vexriscv_ibus_adr[10]
.sym 28802 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28804 $PACKER_VCC_NET
.sym 28805 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28806 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28807 $abc$40744$n5042_1
.sym 28808 $abc$40744$n6200
.sym 28809 VexRiscv.CsrPlugin_mepc[16]
.sym 28810 $abc$40744$n5332_1
.sym 28811 $abc$40744$n4689
.sym 28812 $abc$40744$n4690
.sym 28813 VexRiscv.CsrPlugin_mepc[8]
.sym 28814 $abc$40744$n5348
.sym 28815 $abc$40744$n7856
.sym 28816 $abc$40744$n7856
.sym 28817 $abc$40744$n7856
.sym 28818 $abc$40744$n7856
.sym 28819 $abc$40744$n7856
.sym 28820 $abc$40744$n7856
.sym 28821 $abc$40744$n7856
.sym 28822 $abc$40744$n7856
.sym 28823 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28824 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28826 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28827 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28828 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28829 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28834 clk12_$glb_clk
.sym 28835 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28836 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28837 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 28838 basesoc_vexriscv_ibus_adr[9]
.sym 28839 basesoc_vexriscv_ibus_adr[10]
.sym 28840 basesoc_vexriscv_ibus_adr[11]
.sym 28841 basesoc_vexriscv_ibus_adr[12]
.sym 28842 basesoc_vexriscv_ibus_adr[13]
.sym 28843 basesoc_vexriscv_ibus_adr[14]
.sym 28844 $PACKER_VCC_NET
.sym 28845 VexRiscv._zz_41_[24]
.sym 28849 $abc$40744$n2644
.sym 28850 VexRiscv._zz_255_[1]
.sym 28851 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 28852 $abc$40744$n4517
.sym 28853 $abc$40744$n4843
.sym 28854 $abc$40744$n2565
.sym 28855 VexRiscv._zz_35_[5]
.sym 28856 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28857 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 28858 $abc$40744$n2497
.sym 28859 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 28860 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 28862 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 28863 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 28864 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 28867 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28869 basesoc_we
.sym 28870 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 28872 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28879 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28881 $PACKER_VCC_NET
.sym 28883 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28884 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28886 $PACKER_VCC_NET
.sym 28889 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28894 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28895 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28904 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28907 $PACKER_VCC_NET
.sym 28909 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 28910 $abc$40744$n5086
.sym 28911 $abc$40744$n4653
.sym 28912 $abc$40744$n7813
.sym 28913 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 28914 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 28915 $abc$40744$n5552_1
.sym 28916 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 28917 $PACKER_VCC_NET
.sym 28918 $PACKER_VCC_NET
.sym 28919 $PACKER_VCC_NET
.sym 28920 $PACKER_VCC_NET
.sym 28921 $PACKER_VCC_NET
.sym 28922 $PACKER_VCC_NET
.sym 28923 $PACKER_VCC_NET
.sym 28924 $PACKER_VCC_NET
.sym 28925 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28926 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28928 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28929 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28930 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28931 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28936 clk12_$glb_clk
.sym 28937 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 28938 $PACKER_VCC_NET
.sym 28951 basesoc_vexriscv_ibus_adr[11]
.sym 28952 $abc$40744$n235
.sym 28954 $abc$40744$n2249
.sym 28955 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 28957 $PACKER_VCC_NET
.sym 28958 VexRiscv._zz_195_[4]
.sym 28961 $abc$40744$n3647
.sym 28962 basesoc_vexriscv_dbus_adr[21]
.sym 28963 $abc$40744$n2644
.sym 28964 VexRiscv.lastStagePc[26]
.sym 28966 $abc$40744$n3988
.sym 28967 VexRiscv.lastStagePc[8]
.sym 28968 VexRiscv._zz_323_[18]
.sym 28970 $abc$40744$n2644
.sym 28971 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28973 $PACKER_VCC_NET
.sym 28974 $abc$40744$n5086
.sym 28981 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28982 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28987 basesoc_vexriscv_ibus_adr[24]
.sym 28992 basesoc_vexriscv_ibus_adr[25]
.sym 28993 $abc$40744$n7856
.sym 28995 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28997 $abc$40744$n7856
.sym 28998 basesoc_vexriscv_ibus_adr[28]
.sym 28999 $PACKER_VCC_NET
.sym 29000 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 29001 basesoc_vexriscv_ibus_adr[27]
.sym 29004 basesoc_vexriscv_ibus_adr[29]
.sym 29005 $PACKER_VCC_NET
.sym 29006 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 29007 basesoc_vexriscv_ibus_adr[26]
.sym 29008 basesoc_vexriscv_ibus_adr[23]
.sym 29009 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 29010 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 29011 $abc$40744$n4577_1
.sym 29012 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 29013 $abc$40744$n4654_1
.sym 29014 $abc$40744$n4631_1
.sym 29015 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 29016 VexRiscv.CsrPlugin_mepc[24]
.sym 29017 $abc$40744$n5037_1
.sym 29018 $abc$40744$n4632_1
.sym 29019 $abc$40744$n7856
.sym 29020 $abc$40744$n7856
.sym 29021 $abc$40744$n7856
.sym 29022 $abc$40744$n7856
.sym 29023 $abc$40744$n7856
.sym 29024 $abc$40744$n7856
.sym 29025 $abc$40744$n7856
.sym 29026 $PACKER_VCC_NET
.sym 29027 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 29028 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 29030 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 29031 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 29032 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 29033 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 29038 clk12_$glb_clk
.sym 29039 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 29040 basesoc_vexriscv_ibus_adr[23]
.sym 29041 basesoc_vexriscv_ibus_adr[24]
.sym 29042 basesoc_vexriscv_ibus_adr[25]
.sym 29043 basesoc_vexriscv_ibus_adr[26]
.sym 29044 basesoc_vexriscv_ibus_adr[27]
.sym 29045 basesoc_vexriscv_ibus_adr[28]
.sym 29046 basesoc_vexriscv_ibus_adr[29]
.sym 29048 $PACKER_VCC_NET
.sym 29050 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 29053 $abc$40744$n4228
.sym 29054 VexRiscv.decode_to_execute_RS2[22]
.sym 29056 VexRiscv._zz_195_[3]
.sym 29057 VexRiscv._zz_194_[11]
.sym 29058 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 29059 $abc$40744$n4230_1
.sym 29060 VexRiscv._zz_171_[1]
.sym 29061 VexRiscv._zz_195_[4]
.sym 29063 $abc$40744$n5283_1
.sym 29064 VexRiscv._zz_79_[24]
.sym 29065 $abc$40744$n4653
.sym 29067 basesoc_vexriscv_ibus_adr[27]
.sym 29068 VexRiscv._zz_201_[24]
.sym 29071 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 29072 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 29073 basesoc_vexriscv_ibus_adr[26]
.sym 29076 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 29113 VexRiscv.CsrPlugin_mepc[22]
.sym 29114 $abc$40744$n5368
.sym 29115 $abc$40744$n4553_1
.sym 29116 $abc$40744$n5144
.sym 29117 VexRiscv.CsrPlugin_mepc[26]
.sym 29118 $abc$40744$n6073_1
.sym 29119 $abc$40744$n5011
.sym 29120 $abc$40744$n5122
.sym 29151 VexRiscv.CsrPlugin_mtval[24]
.sym 29152 VexRiscv._zz_35_[14]
.sym 29155 VexRiscv._zz_195_[9]
.sym 29157 VexRiscv._zz_195_[6]
.sym 29159 $abc$40744$n2647
.sym 29161 VexRiscv._zz_195_[4]
.sym 29162 VexRiscv._zz_201_[25]
.sym 29163 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 29164 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 29165 $abc$40744$n3983
.sym 29166 VexRiscv.CsrPlugin_mtval[25]
.sym 29168 $abc$40744$n5360
.sym 29170 $abc$40744$n7856
.sym 29172 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 29173 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 29174 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 29175 csrbankarray_csrbank0_leds_out0_w[1]
.sym 29176 VexRiscv.CsrPlugin_mepc[22]
.sym 29177 $abc$40744$n5105
.sym 29178 VexRiscv.CsrPlugin_mepc[19]
.sym 29215 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 29216 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 29217 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 29218 $abc$40744$n5105
.sym 29219 $abc$40744$n7836
.sym 29220 $abc$40744$n5025_1
.sym 29221 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 29222 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 29254 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 29257 VexRiscv._zz_255_[1]
.sym 29259 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 29260 $abc$40744$n5144
.sym 29261 VexRiscv._zz_35_[24]
.sym 29266 VexRiscv._zz_195_[8]
.sym 29317 $abc$40744$n5360
.sym 29318 VexRiscv._zz_201_[19]
.sym 29319 $abc$40744$n4542
.sym 29320 $abc$40744$n5582_1
.sym 29321 $abc$40744$n5605
.sym 29322 $abc$40744$n4596_1
.sym 29324 VexRiscv._zz_201_[22]
.sym 29355 VexRiscv._zz_318_[29]
.sym 29356 VexRiscv._zz_35_[21]
.sym 29360 user_btn0
.sym 29363 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 29364 VexRiscv._zz_195_[18]
.sym 29365 VexRiscv._zz_195_[14]
.sym 29368 $abc$40744$n2571
.sym 29374 $PACKER_VCC_NET
.sym 29378 $abc$40744$n2644
.sym 29381 $abc$40744$n2467
.sym 29382 $abc$40744$n2565
.sym 29419 $abc$40744$n6670
.sym 29420 waittimer0_count[13]
.sym 29421 waittimer0_count[0]
.sym 29422 $abc$40744$n2467
.sym 29423 waittimer0_count[2]
.sym 29425 waittimer0_count[9]
.sym 29464 csrbankarray_csrbank2_dat0_w[6]
.sym 29465 $abc$40744$n2633
.sym 29467 VexRiscv.lastStagePc[22]
.sym 29468 $abc$40744$n6678
.sym 29471 VexRiscv._zz_195_[14]
.sym 29523 $abc$40744$n154
.sym 29524 $abc$40744$n146
.sym 29525 $abc$40744$n158
.sym 29563 VexRiscv._zz_195_[23]
.sym 29565 VexRiscv._zz_195_[29]
.sym 29568 $abc$40744$n3983
.sym 29571 VexRiscv._zz_195_[29]
.sym 29572 $abc$40744$n6696
.sym 29573 csrbankarray_csrbank2_dat0_w[2]
.sym 29661 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 29666 $abc$40744$n5588_1
.sym 29668 $abc$40744$n6698
.sym 29672 $abc$40744$n154
.sym 29697 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 29719 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 29756 basesoc_timer0_reload_storage[5]
.sym 29775 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 29776 basesoc_vexriscv_ibus_adr[10]
.sym 29884 $abc$40744$n2446
.sym 29885 basesoc_timer0_eventmanager_pending_w
.sym 29894 $abc$40744$n6324_1
.sym 29896 $abc$40744$n3904_1
.sym 29897 basesoc_timer0_value_status[21]
.sym 29900 $abc$40744$n2511
.sym 29923 sys_rst
.sym 29933 $abc$40744$n2503
.sym 29943 $abc$40744$n3973
.sym 29965 spiflash_bus_dat_r[9]
.sym 29981 $abc$40744$n6481_1
.sym 29989 slave_sel_r[1]
.sym 29997 $abc$40744$n6481_1
.sym 29999 spiflash_bus_dat_r[9]
.sym 30000 slave_sel_r[1]
.sym 30038 clk12_$glb_clk
.sym 30039 $abc$40744$n231_$glb_sr
.sym 30040 $abc$40744$n3931
.sym 30041 csrbankarray_csrbank3_bitbang0_w[1]
.sym 30042 csrbankarray_csrbank3_bitbang0_w[3]
.sym 30043 $abc$40744$n3932
.sym 30045 $abc$40744$n2503
.sym 30047 csrbankarray_csrbank3_bitbang0_w[2]
.sym 30052 basesoc_uart_phy_rx
.sym 30053 basesoc_timer0_value[8]
.sym 30054 $abc$40744$n5958_1
.sym 30055 basesoc_dat_w[3]
.sym 30056 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 30058 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 30059 basesoc_dat_w[6]
.sym 30060 array_muxed0[1]
.sym 30061 $abc$40744$n3894_1
.sym 30066 $abc$40744$n6470_1
.sym 30067 $abc$40744$n6481_1
.sym 30069 $abc$40744$n6479_1
.sym 30070 $abc$40744$n6461_1
.sym 30073 VexRiscv.decode_to_execute_RS2[16]
.sym 30074 $abc$40744$n5621
.sym 30075 array_muxed1[11]
.sym 30083 spiflash_bus_dat_r[9]
.sym 30084 spiflash_bus_dat_r[12]
.sym 30086 array_muxed0[8]
.sym 30089 array_muxed0[11]
.sym 30097 $abc$40744$n3983
.sym 30108 $abc$40744$n2511
.sym 30126 $abc$40744$n3983
.sym 30127 array_muxed0[8]
.sym 30128 spiflash_bus_dat_r[9]
.sym 30139 array_muxed0[11]
.sym 30140 $abc$40744$n3983
.sym 30141 spiflash_bus_dat_r[12]
.sym 30160 $abc$40744$n2511
.sym 30161 clk12_$glb_clk
.sym 30162 sys_rst_$glb_sr
.sym 30164 $abc$40744$n3867
.sym 30166 $abc$40744$n2352
.sym 30167 basesoc_uart_eventmanager_pending_w[0]
.sym 30170 $abc$40744$n2353
.sym 30172 $abc$40744$n2442
.sym 30173 VexRiscv.decode_to_execute_RS2[30]
.sym 30174 $abc$40744$n5185
.sym 30175 $abc$40744$n5923_1
.sym 30176 $abc$40744$n3812
.sym 30177 $abc$40744$n3894_1
.sym 30178 basesoc_adr[4]
.sym 30180 $abc$40744$n3812
.sym 30181 $abc$40744$n5995
.sym 30182 array_muxed0[8]
.sym 30183 basesoc_adr[4]
.sym 30185 basesoc_uart_phy_tx_busy
.sym 30188 spiflash_bus_dat_r[10]
.sym 30189 basesoc_uart_phy_rx_reg[7]
.sym 30192 basesoc_ctrl_reset_reset_r
.sym 30193 basesoc_uart_phy_rx_reg[4]
.sym 30194 basesoc_bus_wishbone_dat_r[4]
.sym 30195 $abc$40744$n2430
.sym 30196 basesoc_adr[2]
.sym 30197 basesoc_uart_phy_rx_reg[1]
.sym 30198 slave_sel_r[1]
.sym 30206 $abc$40744$n2430
.sym 30235 basesoc_dat_w[4]
.sym 30251 basesoc_dat_w[4]
.sym 30283 $abc$40744$n2430
.sym 30284 clk12_$glb_clk
.sym 30285 sys_rst_$glb_sr
.sym 30287 $abc$40744$n5849
.sym 30288 $abc$40744$n6459_1
.sym 30289 array_muxed1[27]
.sym 30290 array_muxed1[0]
.sym 30291 array_muxed1[11]
.sym 30292 array_muxed1[5]
.sym 30293 array_muxed1[16]
.sym 30294 $abc$40744$n3988
.sym 30296 VexRiscv.decode_to_execute_RS2[28]
.sym 30297 $abc$40744$n3988
.sym 30299 basesoc_uart_tx_fifo_do_read
.sym 30300 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 30302 basesoc_adr[4]
.sym 30303 basesoc_timer0_value_status[31]
.sym 30304 basesoc_timer0_load_storage[28]
.sym 30305 user_btn1
.sym 30306 basesoc_uart_phy_rx_reg[6]
.sym 30310 sys_rst
.sym 30312 array_muxed1[23]
.sym 30313 VexRiscv._zz_130_[2]
.sym 30314 basesoc_uart_phy_tx_busy
.sym 30316 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 30317 array_muxed1[16]
.sym 30318 spiflash_bus_dat_r[8]
.sym 30319 basesoc_vexriscv_ibus_adr[3]
.sym 30320 array_muxed0[10]
.sym 30329 basesoc_uart_tx_fifo_consume[2]
.sym 30330 basesoc_uart_tx_fifo_consume[3]
.sym 30345 $abc$40744$n2367
.sym 30346 spiflash_bus_dat_r[4]
.sym 30347 spiflash_bus_dat_r[2]
.sym 30348 basesoc_bus_wishbone_dat_r[2]
.sym 30349 basesoc_uart_tx_fifo_consume[1]
.sym 30353 basesoc_uart_tx_fifo_consume[0]
.sym 30354 basesoc_bus_wishbone_dat_r[4]
.sym 30355 slave_sel_r[0]
.sym 30358 slave_sel_r[1]
.sym 30359 $nextpnr_ICESTORM_LC_16$O
.sym 30361 basesoc_uart_tx_fifo_consume[0]
.sym 30365 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 30367 basesoc_uart_tx_fifo_consume[1]
.sym 30371 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 30374 basesoc_uart_tx_fifo_consume[2]
.sym 30375 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 30378 basesoc_uart_tx_fifo_consume[3]
.sym 30381 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 30384 spiflash_bus_dat_r[2]
.sym 30385 slave_sel_r[0]
.sym 30386 slave_sel_r[1]
.sym 30387 basesoc_bus_wishbone_dat_r[2]
.sym 30396 slave_sel_r[1]
.sym 30397 slave_sel_r[0]
.sym 30398 basesoc_bus_wishbone_dat_r[4]
.sym 30399 spiflash_bus_dat_r[4]
.sym 30406 $abc$40744$n2367
.sym 30407 clk12_$glb_clk
.sym 30408 sys_rst_$glb_sr
.sym 30409 basesoc_vexriscv_dbus_we
.sym 30410 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 30411 basesoc_vexriscv_dbus_adr[3]
.sym 30413 array_muxed1[25]
.sym 30414 $abc$40744$n5845
.sym 30415 array_muxed1[10]
.sym 30416 array_muxed1[13]
.sym 30417 basesoc_timer0_value[26]
.sym 30419 $abc$40744$n5212
.sym 30420 $abc$40744$n5572
.sym 30421 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 30422 array_muxed1[5]
.sym 30423 basesoc_we
.sym 30424 $abc$40744$n3794
.sym 30425 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 30426 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 30427 basesoc_uart_phy_rx_reg[6]
.sym 30428 VexRiscv._zz_130_[5]
.sym 30429 basesoc_uart_tx_fifo_consume[3]
.sym 30431 $abc$40744$n6774
.sym 30432 $abc$40744$n3936
.sym 30433 basesoc_uart_phy_rx_reg[3]
.sym 30434 basesoc_uart_tx_fifo_consume[2]
.sym 30435 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 30436 spiflash_bus_dat_r[16]
.sym 30437 spiflash_bus_dat_r[1]
.sym 30438 VexRiscv.decode_to_execute_RS2[27]
.sym 30439 VexRiscv._zz_171_[0]
.sym 30440 VexRiscv.decode_to_execute_RS2[15]
.sym 30441 basesoc_uart_phy_rx_reg[2]
.sym 30442 spiflash_bus_dat_r[5]
.sym 30443 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 30444 basesoc_uart_phy_rx_reg[5]
.sym 30450 basesoc_uart_phy_rx
.sym 30451 basesoc_uart_phy_rx_reg[5]
.sym 30452 $abc$40744$n2338
.sym 30456 grant
.sym 30467 basesoc_uart_phy_rx_reg[2]
.sym 30469 basesoc_uart_phy_rx_reg[4]
.sym 30475 basesoc_uart_phy_rx_reg[7]
.sym 30476 basesoc_vexriscv_dbus_adr[3]
.sym 30479 basesoc_vexriscv_ibus_adr[3]
.sym 30490 basesoc_uart_phy_rx
.sym 30503 basesoc_uart_phy_rx_reg[5]
.sym 30508 basesoc_uart_phy_rx_reg[4]
.sym 30515 basesoc_uart_phy_rx_reg[2]
.sym 30519 basesoc_vexriscv_ibus_adr[3]
.sym 30520 basesoc_vexriscv_dbus_adr[3]
.sym 30521 grant
.sym 30528 basesoc_uart_phy_rx_reg[7]
.sym 30529 $abc$40744$n2338
.sym 30530 clk12_$glb_clk
.sym 30531 sys_rst_$glb_sr
.sym 30532 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 30533 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 30534 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 30535 $abc$40744$n6465_1
.sym 30536 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 30537 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 30538 $abc$40744$n6471_1
.sym 30539 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 30540 $abc$40744$n5552_1
.sym 30541 basesoc_adr[0]
.sym 30542 basesoc_adr[0]
.sym 30543 $abc$40744$n5552_1
.sym 30544 $abc$40744$n6517
.sym 30545 array_muxed1[10]
.sym 30546 $abc$40744$n3815
.sym 30547 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 30548 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 30549 $PACKER_VCC_NET
.sym 30550 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 30552 $abc$40744$n8240
.sym 30553 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 30554 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 30555 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 30557 VexRiscv.decode_to_execute_RS2[25]
.sym 30558 VexRiscv._zz_171_[1]
.sym 30559 $abc$40744$n3610_1
.sym 30560 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 30561 $abc$40744$n6479_1
.sym 30562 $abc$40744$n2270
.sym 30563 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 30564 $abc$40744$n8240
.sym 30565 VexRiscv._zz_171_[1]
.sym 30566 $abc$40744$n6470_1
.sym 30567 VexRiscv.decode_to_execute_RS2[9]
.sym 30574 VexRiscv.decode_to_execute_RS2[23]
.sym 30575 $abc$40744$n8240
.sym 30576 VexRiscv._zz_171_[1]
.sym 30577 VexRiscv.decode_to_execute_RS2[31]
.sym 30578 VexRiscv.decode_to_execute_RS2[20]
.sym 30582 $abc$40744$n5855
.sym 30584 VexRiscv._zz_171_[1]
.sym 30587 $abc$40744$n5857
.sym 30590 VexRiscv.decode_to_execute_RS2[30]
.sym 30591 basesoc_vexriscv_ibus_adr[10]
.sym 30592 basesoc_vexriscv_dbus_adr[10]
.sym 30594 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 30595 VexRiscv._zz_130_[4]
.sym 30598 VexRiscv.decode_to_execute_RS2[13]
.sym 30599 VexRiscv._zz_171_[0]
.sym 30601 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 30602 VexRiscv._zz_130_[5]
.sym 30603 VexRiscv._zz_130_[7]
.sym 30604 grant
.sym 30607 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 30612 VexRiscv.decode_to_execute_RS2[23]
.sym 30614 VexRiscv._zz_130_[7]
.sym 30615 VexRiscv._zz_171_[1]
.sym 30618 VexRiscv._zz_171_[1]
.sym 30620 $abc$40744$n5855
.sym 30621 VexRiscv.decode_to_execute_RS2[30]
.sym 30624 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 30630 VexRiscv._zz_130_[4]
.sym 30632 VexRiscv._zz_171_[1]
.sym 30633 VexRiscv.decode_to_execute_RS2[20]
.sym 30636 basesoc_vexriscv_dbus_adr[10]
.sym 30637 basesoc_vexriscv_ibus_adr[10]
.sym 30639 grant
.sym 30642 VexRiscv.decode_to_execute_RS2[13]
.sym 30643 VexRiscv._zz_171_[0]
.sym 30644 VexRiscv._zz_130_[5]
.sym 30645 VexRiscv._zz_171_[1]
.sym 30648 $abc$40744$n5857
.sym 30649 VexRiscv.decode_to_execute_RS2[31]
.sym 30650 VexRiscv._zz_171_[1]
.sym 30652 $abc$40744$n8240
.sym 30653 clk12_$glb_clk
.sym 30655 $abc$40744$n4767
.sym 30656 $abc$40744$n2270
.sym 30657 $abc$40744$n2274
.sym 30658 VexRiscv._zz_79_[31]
.sym 30659 $abc$40744$n6477_1
.sym 30660 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 30661 slave_sel_r[0]
.sym 30662 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 30663 user_btn0
.sym 30665 $abc$40744$n6073_1
.sym 30666 user_btn0
.sym 30667 basesoc_bus_wishbone_dat_r[2]
.sym 30668 $abc$40744$n6495_1
.sym 30669 $abc$40744$n9
.sym 30670 basesoc_timer0_load_storage[11]
.sym 30671 basesoc_dat_w[4]
.sym 30672 $abc$40744$n3812
.sym 30673 basesoc_timer0_reload_storage[25]
.sym 30674 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 30676 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 30677 VexRiscv._zz_18_
.sym 30678 $abc$40744$n6523
.sym 30679 slave_sel_r[1]
.sym 30680 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 30681 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 30682 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 30683 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 30684 VexRiscv._zz_323_[27]
.sym 30685 VexRiscv._zz_16_
.sym 30686 $abc$40744$n4261_1
.sym 30687 VexRiscv._zz_323_[7]
.sym 30689 VexRiscv._zz_130_[7]
.sym 30690 slave_sel_r[1]
.sym 30699 VexRiscv._zz_130_[6]
.sym 30703 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 30707 $abc$40744$n233
.sym 30710 VexRiscv.decode_to_execute_RS2[15]
.sym 30711 VexRiscv._zz_171_[0]
.sym 30715 VexRiscv._zz_130_[7]
.sym 30716 VexRiscv._zz_41_[18]
.sym 30717 VexRiscv.decode_to_execute_RS2[14]
.sym 30718 VexRiscv._zz_171_[1]
.sym 30724 VexRiscv._zz_41_[23]
.sym 30725 VexRiscv._zz_18_
.sym 30732 VexRiscv._zz_41_[23]
.sym 30735 VexRiscv.decode_to_execute_RS2[14]
.sym 30736 VexRiscv._zz_171_[0]
.sym 30737 VexRiscv._zz_130_[6]
.sym 30738 VexRiscv._zz_171_[1]
.sym 30748 VexRiscv._zz_41_[18]
.sym 30761 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 30765 VexRiscv._zz_171_[1]
.sym 30766 VexRiscv._zz_130_[7]
.sym 30767 VexRiscv._zz_171_[0]
.sym 30768 VexRiscv.decode_to_execute_RS2[15]
.sym 30774 VexRiscv._zz_18_
.sym 30775 $abc$40744$n233
.sym 30776 clk12_$glb_clk
.sym 30778 $abc$40744$n5540
.sym 30779 $abc$40744$n122
.sym 30780 $abc$40744$n5544
.sym 30781 $abc$40744$n5534
.sym 30782 $abc$40744$n5532
.sym 30783 $abc$40744$n124
.sym 30784 $abc$40744$n5594
.sym 30785 $abc$40744$n5560
.sym 30788 basesoc_vexriscv_ibus_adr[8]
.sym 30789 $abc$40744$n5155
.sym 30790 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 30791 slave_sel_r[0]
.sym 30792 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 30793 VexRiscv._zz_130_[2]
.sym 30794 basesoc_uart_phy_rx_reg[1]
.sym 30795 $abc$40744$n233
.sym 30796 VexRiscv.decode_to_execute_RS2[21]
.sym 30797 basesoc_bus_wishbone_dat_r[7]
.sym 30798 slave_sel[0]
.sym 30799 $abc$40744$n3675
.sym 30800 VexRiscv.decode_to_execute_RS2[20]
.sym 30801 VexRiscv._zz_130_[3]
.sym 30802 VexRiscv._zz_323_[26]
.sym 30803 $abc$40744$n5532
.sym 30804 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 30806 VexRiscv._zz_130_[4]
.sym 30807 $abc$40744$n233
.sym 30808 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 30809 VexRiscv._zz_130_[4]
.sym 30810 VexRiscv._zz_323_[13]
.sym 30811 basesoc_uart_phy_tx_busy
.sym 30812 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 30813 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 30820 $abc$40744$n3936
.sym 30822 $abc$40744$n3815
.sym 30823 $abc$40744$n3818
.sym 30824 VexRiscv._zz_130_[5]
.sym 30828 eventmanager_status_w[1]
.sym 30830 VexRiscv._zz_198_
.sym 30832 eventmanager_pending_w[1]
.sym 30833 $abc$40744$n6072_1
.sym 30835 VexRiscv._zz_130_[2]
.sym 30839 VexRiscv.decode_to_execute_RS2[20]
.sym 30847 VexRiscv._zz_130_[3]
.sym 30848 $abc$40744$n6073_1
.sym 30849 VexRiscv._zz_130_[7]
.sym 30852 VexRiscv.decode_to_execute_RS2[20]
.sym 30854 VexRiscv._zz_198_
.sym 30858 VexRiscv._zz_130_[3]
.sym 30859 VexRiscv._zz_198_
.sym 30864 VexRiscv._zz_198_
.sym 30865 VexRiscv._zz_130_[7]
.sym 30873 eventmanager_status_w[1]
.sym 30876 VexRiscv._zz_198_
.sym 30877 VexRiscv._zz_130_[5]
.sym 30883 VexRiscv._zz_198_
.sym 30885 VexRiscv._zz_130_[2]
.sym 30888 $abc$40744$n6073_1
.sym 30890 eventmanager_pending_w[1]
.sym 30891 $abc$40744$n3815
.sym 30894 $abc$40744$n6072_1
.sym 30895 eventmanager_status_w[1]
.sym 30896 $abc$40744$n3936
.sym 30897 $abc$40744$n3818
.sym 30899 clk12_$glb_clk
.sym 30900 sys_rst_$glb_sr
.sym 30901 $abc$40744$n5550
.sym 30902 VexRiscv._zz_323_[23]
.sym 30903 VexRiscv._zz_323_[13]
.sym 30904 VexRiscv._zz_323_[6]
.sym 30905 $abc$40744$n5562
.sym 30906 VexRiscv._zz_323_[3]
.sym 30907 VexRiscv._zz_323_[26]
.sym 30908 $abc$40744$n5554
.sym 30910 $abc$40744$n124
.sym 30911 $abc$40744$n5200
.sym 30912 $abc$40744$n5179
.sym 30913 basesoc_counter[0]
.sym 30914 $abc$40744$n5594
.sym 30915 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 30916 VexRiscv._zz_198_
.sym 30917 VexRiscv.decode_to_execute_RS2[28]
.sym 30919 $abc$40744$n3818
.sym 30920 VexRiscv.decode_to_execute_RS2[27]
.sym 30921 VexRiscv.decode_to_execute_RS2[24]
.sym 30922 $abc$40744$n122
.sym 30923 VexRiscv.CsrPlugin_mtval[4]
.sym 30924 VexRiscv._zz_130_[6]
.sym 30925 VexRiscv.decode_to_execute_RS2[27]
.sym 30926 VexRiscv._zz_79_[21]
.sym 30927 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 30928 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 30929 $abc$40744$n5218
.sym 30930 $abc$40744$n2274
.sym 30931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 30933 VexRiscv._zz_50_[7]
.sym 30934 $abc$40744$n11
.sym 30935 $abc$40744$n5560
.sym 30936 VexRiscv._zz_323_[23]
.sym 30944 $abc$40744$n5546
.sym 30946 $abc$40744$n5542
.sym 30947 $abc$40744$n5536
.sym 30950 $abc$40744$n5540
.sym 30951 $abc$40744$n5538
.sym 30952 $abc$40744$n5544
.sym 30953 $abc$40744$n5534
.sym 30954 $abc$40744$n5532
.sym 30957 VexRiscv._zz_198_
.sym 30974 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 30976 $abc$40744$n5532
.sym 30977 VexRiscv._zz_198_
.sym 30980 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 30982 $abc$40744$n5534
.sym 30984 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 30986 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 30988 $abc$40744$n5536
.sym 30990 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 30992 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 30994 $abc$40744$n5538
.sym 30996 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 30998 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 31000 $abc$40744$n5540
.sym 31002 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 31004 $auto$alumacc.cc:474:replace_alu$4066.C[6]
.sym 31006 $abc$40744$n5542
.sym 31008 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 31010 $auto$alumacc.cc:474:replace_alu$4066.C[7]
.sym 31012 $abc$40744$n5544
.sym 31014 $auto$alumacc.cc:474:replace_alu$4066.C[6]
.sym 31016 $auto$alumacc.cc:474:replace_alu$4066.C[8]
.sym 31018 $abc$40744$n5546
.sym 31020 $auto$alumacc.cc:474:replace_alu$4066.C[7]
.sym 31024 VexRiscv.lastStageIsFiring
.sym 31025 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 31026 VexRiscv._zz_50_[7]
.sym 31027 $abc$40744$n5558
.sym 31028 VexRiscv._zz_162_
.sym 31029 $abc$40744$n5564
.sym 31030 basesoc_vexriscv_dbus_cyc
.sym 31031 $abc$40744$n5578
.sym 31034 $abc$40744$n5182
.sym 31035 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 31036 VexRiscv._zz_161_
.sym 31037 sys_rst
.sym 31038 grant
.sym 31039 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 31040 spiflash_bus_dat_r[6]
.sym 31041 VexRiscv._zz_29_
.sym 31042 VexRiscv._zz_41_[23]
.sym 31043 $abc$40744$n2627
.sym 31044 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 31045 VexRiscv._zz_198_
.sym 31046 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 31047 VexRiscv._zz_161_
.sym 31048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 31050 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 31051 VexRiscv.decode_to_execute_RS2[16]
.sym 31052 $abc$40744$n5227
.sym 31053 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 31054 VexRiscv._zz_323_[3]
.sym 31055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 31056 VexRiscv.decode_to_execute_RS2[25]
.sym 31057 VexRiscv.lastStageIsFiring
.sym 31058 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 31059 VexRiscv.decode_to_execute_RS2[9]
.sym 31060 $auto$alumacc.cc:474:replace_alu$4066.C[8]
.sym 31069 $abc$40744$n5548
.sym 31073 $abc$40744$n5550
.sym 31077 $abc$40744$n5562
.sym 31080 $abc$40744$n5554
.sym 31086 $abc$40744$n5552
.sym 31087 $abc$40744$n5556
.sym 31092 $abc$40744$n5558
.sym 31095 $abc$40744$n5560
.sym 31097 $auto$alumacc.cc:474:replace_alu$4066.C[9]
.sym 31100 $abc$40744$n5548
.sym 31101 $auto$alumacc.cc:474:replace_alu$4066.C[8]
.sym 31103 $auto$alumacc.cc:474:replace_alu$4066.C[10]
.sym 31106 $abc$40744$n5550
.sym 31107 $auto$alumacc.cc:474:replace_alu$4066.C[9]
.sym 31109 $auto$alumacc.cc:474:replace_alu$4066.C[11]
.sym 31111 $abc$40744$n5552
.sym 31113 $auto$alumacc.cc:474:replace_alu$4066.C[10]
.sym 31115 $auto$alumacc.cc:474:replace_alu$4066.C[12]
.sym 31117 $abc$40744$n5554
.sym 31119 $auto$alumacc.cc:474:replace_alu$4066.C[11]
.sym 31121 $auto$alumacc.cc:474:replace_alu$4066.C[13]
.sym 31124 $abc$40744$n5556
.sym 31125 $auto$alumacc.cc:474:replace_alu$4066.C[12]
.sym 31127 $auto$alumacc.cc:474:replace_alu$4066.C[14]
.sym 31129 $abc$40744$n5558
.sym 31131 $auto$alumacc.cc:474:replace_alu$4066.C[13]
.sym 31133 $auto$alumacc.cc:474:replace_alu$4066.C[15]
.sym 31135 $abc$40744$n5560
.sym 31137 $auto$alumacc.cc:474:replace_alu$4066.C[14]
.sym 31139 $auto$alumacc.cc:474:replace_alu$4066.C[16]
.sym 31142 $abc$40744$n5562
.sym 31143 $auto$alumacc.cc:474:replace_alu$4066.C[15]
.sym 31148 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 31149 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 31150 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 31151 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 31152 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 31153 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 31154 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 31156 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 31157 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 31158 $abc$40744$n5007
.sym 31159 VexRiscv._zz_198_
.sym 31160 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 31161 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 31162 VexRiscv._zz_191_
.sym 31163 VexRiscv.memory_arbitration_isValid
.sym 31164 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 31165 VexRiscv._zz_191_
.sym 31166 VexRiscv.lastStageIsFiring
.sym 31167 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 31168 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 31169 $abc$40744$n4329_1
.sym 31170 VexRiscv._zz_50_[7]
.sym 31171 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 31172 $abc$40744$n4261_1
.sym 31173 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 31174 VexRiscv._zz_29_
.sym 31175 $abc$40744$n4261_1
.sym 31176 $abc$40744$n5928
.sym 31177 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 31178 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 31179 basesoc_vexriscv_dbus_adr[19]
.sym 31180 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 31181 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 31182 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 31183 $auto$alumacc.cc:474:replace_alu$4066.C[16]
.sym 31190 $abc$40744$n5576
.sym 31192 $abc$40744$n5570
.sym 31193 $abc$40744$n5564
.sym 31195 $abc$40744$n5578
.sym 31200 $abc$40744$n5566
.sym 31202 $abc$40744$n5568
.sym 31206 $abc$40744$n5574
.sym 31207 $abc$40744$n5572
.sym 31220 $auto$alumacc.cc:474:replace_alu$4066.C[17]
.sym 31222 $abc$40744$n5564
.sym 31224 $auto$alumacc.cc:474:replace_alu$4066.C[16]
.sym 31226 $auto$alumacc.cc:474:replace_alu$4066.C[18]
.sym 31229 $abc$40744$n5566
.sym 31230 $auto$alumacc.cc:474:replace_alu$4066.C[17]
.sym 31232 $auto$alumacc.cc:474:replace_alu$4066.C[19]
.sym 31234 $abc$40744$n5568
.sym 31236 $auto$alumacc.cc:474:replace_alu$4066.C[18]
.sym 31238 $auto$alumacc.cc:474:replace_alu$4066.C[20]
.sym 31240 $abc$40744$n5570
.sym 31242 $auto$alumacc.cc:474:replace_alu$4066.C[19]
.sym 31244 $auto$alumacc.cc:474:replace_alu$4066.C[21]
.sym 31246 $abc$40744$n5572
.sym 31248 $auto$alumacc.cc:474:replace_alu$4066.C[20]
.sym 31250 $auto$alumacc.cc:474:replace_alu$4066.C[22]
.sym 31252 $abc$40744$n5574
.sym 31254 $auto$alumacc.cc:474:replace_alu$4066.C[21]
.sym 31256 $auto$alumacc.cc:474:replace_alu$4066.C[23]
.sym 31259 $abc$40744$n5576
.sym 31260 $auto$alumacc.cc:474:replace_alu$4066.C[22]
.sym 31262 $auto$alumacc.cc:474:replace_alu$4066.C[24]
.sym 31265 $abc$40744$n5578
.sym 31266 $auto$alumacc.cc:474:replace_alu$4066.C[23]
.sym 31270 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 31271 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 31272 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 31273 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 31274 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 31275 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 31276 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 31277 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 31280 basesoc_vexriscv_ibus_adr[10]
.sym 31282 VexRiscv._zz_79_[14]
.sym 31283 $abc$40744$n6489_1
.sym 31284 $abc$40744$n5576
.sym 31285 $abc$40744$n2586
.sym 31286 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 31288 VexRiscv.decode_to_execute_RS2[21]
.sym 31289 VexRiscv._zz_130_[2]
.sym 31290 $abc$40744$n3654
.sym 31291 $abc$40744$n5929
.sym 31292 VexRiscv.decode_to_execute_RS2[20]
.sym 31293 VexRiscv.execute_arbitration_isStuckByOthers
.sym 31294 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 31295 VexRiscv._zz_323_[13]
.sym 31296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 31297 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 31298 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 31299 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 31300 user_btn1
.sym 31301 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 31302 VexRiscv._zz_323_[26]
.sym 31303 $abc$40744$n5532
.sym 31304 $abc$40744$n5224
.sym 31305 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 31306 $auto$alumacc.cc:474:replace_alu$4066.C[24]
.sym 31312 $abc$40744$n5594
.sym 31313 $abc$40744$n5590
.sym 31317 $abc$40744$n5580
.sym 31321 $abc$40744$n5586
.sym 31323 $abc$40744$n5582
.sym 31324 $abc$40744$n5588
.sym 31326 $abc$40744$n5592
.sym 31331 VexRiscv.execute_arbitration_isStuckByOthers
.sym 31339 $abc$40744$n5584
.sym 31343 $auto$alumacc.cc:474:replace_alu$4066.C[25]
.sym 31346 $abc$40744$n5580
.sym 31347 $auto$alumacc.cc:474:replace_alu$4066.C[24]
.sym 31349 $auto$alumacc.cc:474:replace_alu$4066.C[26]
.sym 31352 $abc$40744$n5582
.sym 31353 $auto$alumacc.cc:474:replace_alu$4066.C[25]
.sym 31355 $auto$alumacc.cc:474:replace_alu$4066.C[27]
.sym 31357 $abc$40744$n5584
.sym 31359 $auto$alumacc.cc:474:replace_alu$4066.C[26]
.sym 31361 $auto$alumacc.cc:474:replace_alu$4066.C[28]
.sym 31364 $abc$40744$n5586
.sym 31365 $auto$alumacc.cc:474:replace_alu$4066.C[27]
.sym 31367 $auto$alumacc.cc:474:replace_alu$4066.C[29]
.sym 31370 $abc$40744$n5588
.sym 31371 $auto$alumacc.cc:474:replace_alu$4066.C[28]
.sym 31373 $auto$alumacc.cc:474:replace_alu$4066.C[30]
.sym 31375 $abc$40744$n5590
.sym 31377 $auto$alumacc.cc:474:replace_alu$4066.C[29]
.sym 31379 $auto$alumacc.cc:474:replace_alu$4066.C[31]
.sym 31382 $abc$40744$n5592
.sym 31383 $auto$alumacc.cc:474:replace_alu$4066.C[30]
.sym 31386 $abc$40744$n5594
.sym 31389 $auto$alumacc.cc:474:replace_alu$4066.C[31]
.sym 31390 $abc$40744$n2621_$glb_ce
.sym 31391 clk12_$glb_clk
.sym 31392 VexRiscv.execute_arbitration_isStuckByOthers
.sym 31393 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 31394 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 31395 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 31396 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 31397 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 31398 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 31399 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 31400 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 31405 VexRiscv._zz_130_[5]
.sym 31406 $abc$40744$n4818_1
.sym 31407 VexRiscv._zz_79_[4]
.sym 31408 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 31409 $abc$40744$n3774
.sym 31410 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 31411 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 31412 VexRiscv._zz_198_
.sym 31413 VexRiscv._zz_152_[10]
.sym 31414 VexRiscv.decode_to_execute_RS2[24]
.sym 31415 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 31416 VexRiscv._zz_41_[26]
.sym 31417 VexRiscv.decode_to_execute_RS2[27]
.sym 31418 $abc$40744$n235
.sym 31419 VexRiscv._zz_79_[21]
.sym 31420 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 31421 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 31422 $abc$40744$n5004
.sym 31423 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 31424 VexRiscv._zz_323_[23]
.sym 31426 VexRiscv._zz_323_[21]
.sym 31427 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 31428 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 31438 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 31443 VexRiscv.decode_to_execute_RS2[27]
.sym 31444 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 31452 VexRiscv.decode_to_execute_RS2[30]
.sym 31457 VexRiscv._zz_198_
.sym 31460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 31461 VexRiscv.decode_to_execute_RS2[25]
.sym 31463 VexRiscv.decode_to_execute_RS2[28]
.sym 31469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 31473 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 31481 VexRiscv.decode_to_execute_RS2[27]
.sym 31482 VexRiscv._zz_198_
.sym 31487 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 31493 VexRiscv.decode_to_execute_RS2[25]
.sym 31494 VexRiscv._zz_198_
.sym 31497 VexRiscv._zz_198_
.sym 31498 VexRiscv.decode_to_execute_RS2[28]
.sym 31511 VexRiscv._zz_198_
.sym 31512 VexRiscv.decode_to_execute_RS2[30]
.sym 31513 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 31514 clk12_$glb_clk
.sym 31516 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 31517 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 31518 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 31519 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 31520 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 31521 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 31522 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 31523 $abc$40744$n162
.sym 31525 $abc$40744$n118
.sym 31528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 31529 $PACKER_VCC_NET
.sym 31530 VexRiscv._zz_171_[2]
.sym 31531 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 31532 $abc$40744$n3936
.sym 31533 VexRiscv._zz_79_[9]
.sym 31534 VexRiscv._zz_79_[5]
.sym 31535 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 31536 spiflash_bus_dat_r[28]
.sym 31537 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 31538 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 31539 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 31540 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 31541 $abc$40744$n4230_1
.sym 31542 $abc$40744$n233
.sym 31543 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 31545 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 31546 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 31547 VexRiscv.decode_to_execute_RS2[25]
.sym 31548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 31549 VexRiscv.lastStageIsFiring
.sym 31550 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 31551 VexRiscv._zz_323_[3]
.sym 31558 $abc$40744$n5215
.sym 31560 $abc$40744$n233
.sym 31561 $abc$40744$n5239
.sym 31563 VexRiscv._zz_323_[31]
.sym 31565 VexRiscv._zz_323_[13]
.sym 31566 $abc$40744$n5203
.sym 31568 $abc$40744$n233
.sym 31569 VexRiscv._zz_323_[18]
.sym 31572 VexRiscv._zz_323_[11]
.sym 31574 VexRiscv._zz_323_[26]
.sym 31576 $abc$40744$n5224
.sym 31578 $abc$40744$n5212
.sym 31581 $abc$40744$n5185
.sym 31582 VexRiscv._zz_323_[22]
.sym 31584 VexRiscv._zz_323_[23]
.sym 31585 $abc$40744$n5179
.sym 31586 $abc$40744$n5200
.sym 31587 VexRiscv._zz_323_[19]
.sym 31591 $abc$40744$n5224
.sym 31592 $abc$40744$n233
.sym 31593 VexRiscv._zz_323_[26]
.sym 31597 VexRiscv._zz_323_[23]
.sym 31598 $abc$40744$n5215
.sym 31599 $abc$40744$n233
.sym 31602 $abc$40744$n233
.sym 31603 $abc$40744$n5212
.sym 31604 VexRiscv._zz_323_[22]
.sym 31609 $abc$40744$n233
.sym 31610 VexRiscv._zz_323_[18]
.sym 31611 $abc$40744$n5200
.sym 31614 $abc$40744$n5203
.sym 31616 $abc$40744$n233
.sym 31617 VexRiscv._zz_323_[19]
.sym 31620 $abc$40744$n5179
.sym 31621 VexRiscv._zz_323_[11]
.sym 31623 $abc$40744$n233
.sym 31627 VexRiscv._zz_323_[13]
.sym 31628 $abc$40744$n233
.sym 31629 $abc$40744$n5185
.sym 31633 $abc$40744$n5239
.sym 31634 $abc$40744$n233
.sym 31635 VexRiscv._zz_323_[31]
.sym 31636 $abc$40744$n2621_$glb_ce
.sym 31637 clk12_$glb_clk
.sym 31639 $abc$40744$n5073_1
.sym 31640 VexRiscv._zz_41_[8]
.sym 31641 $abc$40744$n5020_1
.sym 31642 VexRiscv._zz_288_[7]
.sym 31643 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 31644 VexRiscv._zz_41_[9]
.sym 31645 $abc$40744$n5398
.sym 31646 VexRiscv._zz_41_[27]
.sym 31647 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 31648 VexRiscv.decode_to_execute_RS2[30]
.sym 31650 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 31651 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 31653 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 31654 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 31655 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 31656 $abc$40744$n162
.sym 31657 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 31658 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 31659 VexRiscv.CsrPlugin_hadException
.sym 31660 $abc$40744$n2479
.sym 31661 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 31662 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 31663 basesoc_vexriscv_dbus_adr[19]
.sym 31664 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 31665 $abc$40744$n4261_1
.sym 31666 VexRiscv._zz_41_[9]
.sym 31667 VexRiscv._zz_29_
.sym 31668 $abc$40744$n4853
.sym 31669 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 31670 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 31671 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 31672 VexRiscv._zz_204_
.sym 31673 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 31674 $abc$40744$n4318
.sym 31680 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 31681 VexRiscv._zz_323_[12]
.sym 31682 $abc$40744$n5152
.sym 31684 $abc$40744$n4853
.sym 31685 $abc$40744$n5149
.sym 31686 $abc$40744$n5007
.sym 31688 $abc$40744$n6717_1
.sym 31690 $abc$40744$n5002
.sym 31694 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 31695 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 31698 $abc$40744$n4285
.sym 31699 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 31701 VexRiscv._zz_323_[2]
.sym 31702 $abc$40744$n233
.sym 31704 $abc$40744$n5155
.sym 31705 VexRiscv._zz_323_[1]
.sym 31706 $abc$40744$n5020_1
.sym 31709 $abc$40744$n5182
.sym 31711 VexRiscv._zz_323_[3]
.sym 31713 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 31714 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 31715 $abc$40744$n5007
.sym 31716 $abc$40744$n5002
.sym 31720 $abc$40744$n233
.sym 31721 VexRiscv._zz_323_[2]
.sym 31722 $abc$40744$n5152
.sym 31725 $abc$40744$n5007
.sym 31726 $abc$40744$n5002
.sym 31727 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 31728 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 31737 $abc$40744$n4853
.sym 31738 $abc$40744$n6717_1
.sym 31739 $abc$40744$n4285
.sym 31740 $abc$40744$n5020_1
.sym 31743 $abc$40744$n5155
.sym 31744 $abc$40744$n233
.sym 31746 VexRiscv._zz_323_[3]
.sym 31749 $abc$40744$n233
.sym 31751 VexRiscv._zz_323_[1]
.sym 31752 $abc$40744$n5149
.sym 31755 VexRiscv._zz_323_[12]
.sym 31756 $abc$40744$n5182
.sym 31758 $abc$40744$n233
.sym 31759 $abc$40744$n2621_$glb_ce
.sym 31760 clk12_$glb_clk
.sym 31763 $abc$40744$n4282
.sym 31764 $abc$40744$n4285
.sym 31765 $abc$40744$n4288
.sym 31766 $abc$40744$n4291
.sym 31767 $abc$40744$n4294
.sym 31768 $abc$40744$n4297
.sym 31769 $abc$40744$n4300
.sym 31770 $abc$40744$n5622
.sym 31771 VexRiscv.decode_to_execute_RS2[28]
.sym 31772 basesoc_vexriscv_ibus_adr[8]
.sym 31773 $abc$40744$n3988
.sym 31774 VexRiscv._zz_50_[9]
.sym 31775 $abc$40744$n5398
.sym 31776 $abc$40744$n5002
.sym 31777 VexRiscv._zz_288_[7]
.sym 31778 VexRiscv._zz_323_[1]
.sym 31780 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 31781 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 31782 VexRiscv._zz_130_[3]
.sym 31783 VexRiscv._zz_41_[8]
.sym 31784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 31785 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 31786 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 31787 $abc$40744$n5001
.sym 31788 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 31789 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 31790 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 31791 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 31792 $abc$40744$n4306
.sym 31793 VexRiscv._zz_323_[2]
.sym 31794 VexRiscv._zz_323_[26]
.sym 31795 VexRiscv._zz_323_[0]
.sym 31796 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 31797 VexRiscv._zz_238_[1]
.sym 31803 $abc$40744$n5073_1
.sym 31804 VexRiscv._zz_238_[1]
.sym 31805 VexRiscv._zz_238_[0]
.sym 31807 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 31808 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 31809 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 31810 $abc$40744$n6735_1
.sym 31811 $abc$40744$n5001
.sym 31816 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 31817 $abc$40744$n5018_1
.sym 31818 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 31819 VexRiscv.lastStageIsFiring
.sym 31820 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31821 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 31822 $abc$40744$n4312
.sym 31823 $abc$40744$n5007
.sym 31825 $abc$40744$n5007
.sym 31826 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 31827 VexRiscv._zz_29_
.sym 31828 $abc$40744$n4853
.sym 31830 $abc$40744$n2598
.sym 31831 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 31833 $abc$40744$n5002
.sym 31834 $abc$40744$n5000
.sym 31836 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 31837 $abc$40744$n5018_1
.sym 31838 $abc$40744$n5000
.sym 31839 $abc$40744$n5001
.sym 31842 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 31843 $abc$40744$n5007
.sym 31844 $abc$40744$n5002
.sym 31845 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 31850 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 31854 $abc$40744$n4312
.sym 31855 $abc$40744$n5073_1
.sym 31856 $abc$40744$n6735_1
.sym 31857 $abc$40744$n4853
.sym 31860 VexRiscv._zz_238_[0]
.sym 31861 VexRiscv._zz_238_[1]
.sym 31862 VexRiscv.lastStageIsFiring
.sym 31863 VexRiscv._zz_29_
.sym 31866 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 31867 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 31868 $abc$40744$n5002
.sym 31869 $abc$40744$n5007
.sym 31872 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 31873 $abc$40744$n5002
.sym 31875 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31880 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 31882 $abc$40744$n2598
.sym 31883 clk12_$glb_clk
.sym 31884 VexRiscv.reset_$glb_sr
.sym 31885 $abc$40744$n4303
.sym 31886 $abc$40744$n4306
.sym 31887 $abc$40744$n4309
.sym 31888 $abc$40744$n4312
.sym 31889 $abc$40744$n4315
.sym 31890 $abc$40744$n4318
.sym 31891 $abc$40744$n4321
.sym 31892 $abc$40744$n4324
.sym 31893 basesoc_adr[1]
.sym 31896 basesoc_adr[1]
.sym 31897 $abc$40744$n4479_1
.sym 31898 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 31899 VexRiscv._zz_200_[8]
.sym 31900 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 31901 $abc$40744$n5088_1
.sym 31902 basesoc_ctrl_storage[22]
.sym 31904 VexRiscv._zz_288_[8]
.sym 31905 $abc$40744$n5018_1
.sym 31907 $abc$40744$n5004
.sym 31908 VexRiscv._zz_41_[30]
.sym 31909 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 31910 $abc$40744$n235
.sym 31911 VexRiscv._zz_79_[21]
.sym 31912 $PACKER_VCC_NET
.sym 31913 VexRiscv._zz_35_[4]
.sym 31914 $abc$40744$n5004
.sym 31915 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 31916 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 31917 $abc$40744$n4297
.sym 31918 VexRiscv._zz_204_
.sym 31919 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 31920 VexRiscv.decode_to_execute_RS2[27]
.sym 31926 $abc$40744$n5071
.sym 31927 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 31928 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 31929 $abc$40744$n4288
.sym 31931 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 31932 $abc$40744$n5007
.sym 31933 basesoc_dat_w[6]
.sym 31934 $abc$40744$n5027_1
.sym 31935 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 31936 $abc$40744$n5000
.sym 31937 $abc$40744$n2251
.sym 31938 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 31940 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 31941 $abc$40744$n6719_1
.sym 31942 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 31947 $abc$40744$n5001
.sym 31948 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 31949 $abc$40744$n5002
.sym 31951 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 31953 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 31954 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 31957 $abc$40744$n4853
.sym 31959 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 31960 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 31961 $abc$40744$n5007
.sym 31962 $abc$40744$n5002
.sym 31965 $abc$40744$n5002
.sym 31966 $abc$40744$n5007
.sym 31967 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 31968 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 31971 $abc$40744$n5007
.sym 31972 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 31973 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 31974 $abc$40744$n5002
.sym 31977 basesoc_dat_w[6]
.sym 31983 $abc$40744$n5007
.sym 31984 $abc$40744$n5002
.sym 31985 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 31986 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 31989 $abc$40744$n5027_1
.sym 31990 $abc$40744$n6719_1
.sym 31991 $abc$40744$n4288
.sym 31992 $abc$40744$n4853
.sym 31995 $abc$40744$n5007
.sym 31996 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 31997 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 31998 $abc$40744$n5002
.sym 32001 $abc$40744$n5001
.sym 32002 $abc$40744$n5071
.sym 32003 $abc$40744$n5000
.sym 32004 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 32005 $abc$40744$n2251
.sym 32006 clk12_$glb_clk
.sym 32007 sys_rst_$glb_sr
.sym 32008 $abc$40744$n4327
.sym 32009 $abc$40744$n4330
.sym 32010 $abc$40744$n4333
.sym 32011 $abc$40744$n4336
.sym 32012 $abc$40744$n4339
.sym 32013 $abc$40744$n4342
.sym 32014 $abc$40744$n4345
.sym 32015 $abc$40744$n4348
.sym 32016 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 32017 VexRiscv._zz_41_[5]
.sym 32018 basesoc_adr[0]
.sym 32019 $abc$40744$n5552_1
.sym 32020 VexRiscv._zz_79_[24]
.sym 32021 $PACKER_VCC_NET
.sym 32022 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 32023 $abc$40744$n233
.sym 32024 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 32025 $abc$40744$n2251
.sym 32026 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 32028 $abc$40744$n5093
.sym 32029 VexRiscv._zz_194_[11]
.sym 32030 VexRiscv.lastStagePc[8]
.sym 32031 $abc$40744$n4309
.sym 32032 VexRiscv._zz_153_
.sym 32033 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 32034 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 32035 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32036 VexRiscv._zz_171_[1]
.sym 32037 $abc$40744$n4230_1
.sym 32038 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 32039 VexRiscv._zz_323_[3]
.sym 32040 $abc$40744$n4321
.sym 32041 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 32042 VexRiscv._zz_41_[10]
.sym 32043 $abc$40744$n2647
.sym 32050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 32052 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 32053 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 32055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 32056 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 32058 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 32059 $abc$40744$n5002
.sym 32060 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 32062 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 32063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 32064 $abc$40744$n5000
.sym 32065 $abc$40744$n5007
.sym 32070 $abc$40744$n5001
.sym 32073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 32077 $abc$40744$n5025_1
.sym 32085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 32089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 32094 $abc$40744$n5007
.sym 32095 $abc$40744$n5002
.sym 32096 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 32097 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32100 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 32101 $abc$40744$n5007
.sym 32102 $abc$40744$n5002
.sym 32103 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 32107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 32114 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 32119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 32124 $abc$40744$n5001
.sym 32125 $abc$40744$n5000
.sym 32126 $abc$40744$n5025_1
.sym 32127 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 32128 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 32129 clk12_$glb_clk
.sym 32131 $abc$40744$n4351
.sym 32132 $abc$40744$n4354
.sym 32133 $abc$40744$n4357
.sym 32134 $abc$40744$n4360
.sym 32135 $abc$40744$n4363
.sym 32136 $abc$40744$n4366
.sym 32137 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 32138 $abc$40744$n106
.sym 32141 $abc$40744$n6073_1
.sym 32142 user_btn0
.sym 32143 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 32144 $abc$40744$n5171_1
.sym 32146 VexRiscv._zz_288_[9]
.sym 32147 VexRiscv._zz_194_[26]
.sym 32148 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 32149 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 32150 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32152 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 32153 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 32155 $abc$40744$n4025
.sym 32156 $abc$40744$n5047_1
.sym 32157 $abc$40744$n4261_1
.sym 32158 VexRiscv._zz_41_[21]
.sym 32159 grant
.sym 32160 VexRiscv._zz_79_[29]
.sym 32161 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 32162 VexRiscv._zz_41_[19]
.sym 32163 $abc$40744$n5025_1
.sym 32164 VexRiscv._zz_204_
.sym 32165 $abc$40744$n5315_1
.sym 32166 basesoc_vexriscv_dbus_adr[19]
.sym 32174 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 32176 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 32179 $abc$40744$n5002
.sym 32186 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 32187 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 32189 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 32191 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 32193 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 32196 $abc$40744$n5002
.sym 32198 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 32202 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32203 $abc$40744$n5007
.sym 32205 $abc$40744$n5007
.sym 32206 $abc$40744$n5002
.sym 32207 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 32208 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 32213 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 32218 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 32229 $abc$40744$n5007
.sym 32230 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 32231 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 32232 $abc$40744$n5002
.sym 32238 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 32244 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 32249 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 32251 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 32252 clk12_$glb_clk
.sym 32254 $abc$40744$n5461
.sym 32255 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 32256 $abc$40744$n5136_1
.sym 32257 $abc$40744$n2614
.sym 32258 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 32259 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 32260 VexRiscv._zz_330_
.sym 32261 $abc$40744$n5859
.sym 32263 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 32266 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 32268 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 32269 $abc$40744$n4360
.sym 32271 $abc$40744$n106
.sym 32272 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 32273 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 32274 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 32275 $abc$40744$n4354
.sym 32276 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 32277 $abc$40744$n4873_1
.sym 32278 $abc$40744$n4357
.sym 32279 VexRiscv._zz_323_[26]
.sym 32280 VexRiscv.CsrPlugin_mepc[27]
.sym 32282 $abc$40744$n4363
.sym 32283 VexRiscv._zz_330_
.sym 32284 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 32285 VexRiscv._zz_323_[2]
.sym 32286 VexRiscv._zz_79_[29]
.sym 32287 VexRiscv._zz_323_[0]
.sym 32288 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 32289 VexRiscv.lastStagePc[9]
.sym 32295 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 32296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 32297 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 32299 VexRiscv._zz_255_[1]
.sym 32300 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 32302 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32303 $abc$40744$n4479_1
.sym 32304 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 32306 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 32310 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 32313 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 32315 $abc$40744$n5007
.sym 32316 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 32317 $abc$40744$n4261_1
.sym 32319 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 32321 $abc$40744$n5002
.sym 32323 $abc$40744$n4719_1
.sym 32328 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 32329 $abc$40744$n4479_1
.sym 32330 $abc$40744$n4261_1
.sym 32331 $abc$40744$n4719_1
.sym 32334 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 32340 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 32341 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 32342 $abc$40744$n5007
.sym 32343 $abc$40744$n5002
.sym 32346 $abc$40744$n5002
.sym 32347 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 32348 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 32349 $abc$40744$n5007
.sym 32352 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 32354 VexRiscv._zz_255_[1]
.sym 32358 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 32359 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 32360 $abc$40744$n5002
.sym 32361 $abc$40744$n5007
.sym 32365 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 32373 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 32374 $abc$40744$n2586_$glb_ce
.sym 32375 clk12_$glb_clk
.sym 32377 $abc$40744$n5047_1
.sym 32378 basesoc_vexriscv_dbus_adr[14]
.sym 32379 $abc$40744$n5436
.sym 32380 $abc$40744$n4316
.sym 32381 basesoc_vexriscv_dbus_adr[18]
.sym 32382 basesoc_vexriscv_dbus_adr[19]
.sym 32383 basesoc_vexriscv_dbus_adr[11]
.sym 32384 $abc$40744$n5334_1
.sym 32386 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 32389 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 32390 VexRiscv._zz_330_
.sym 32391 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 32392 $abc$40744$n2614
.sym 32393 VexRiscv._zz_41_[19]
.sym 32394 $abc$40744$n5859
.sym 32395 VexRiscv._zz_193_
.sym 32396 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 32397 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 32398 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 32399 VexRiscv._zz_198_
.sym 32400 basesoc_we
.sym 32401 $abc$40744$n5136_1
.sym 32402 $abc$40744$n235
.sym 32403 VexRiscv._zz_171_[0]
.sym 32404 VexRiscv.decode_to_execute_RS2[27]
.sym 32406 $abc$40744$n5004
.sym 32407 $abc$40744$n5004
.sym 32408 $abc$40744$n6200
.sym 32409 VexRiscv._zz_330_
.sym 32410 $abc$40744$n4228
.sym 32411 $abc$40744$n2497
.sym 32412 basesoc_vexriscv_dbus_adr[14]
.sym 32418 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 32419 $abc$40744$n6200
.sym 32422 VexRiscv._zz_255_[1]
.sym 32423 sys_rst
.sym 32425 $abc$40744$n4843
.sym 32426 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 32427 basesoc_dat_w[6]
.sym 32429 $abc$40744$n3936
.sym 32430 $abc$40744$n3812
.sym 32432 VexRiscv._zz_204_
.sym 32433 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 32436 $abc$40744$n2225
.sym 32438 basesoc_we
.sym 32441 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 32445 VexRiscv._zz_323_[2]
.sym 32449 $abc$40744$n7856
.sym 32451 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 32457 sys_rst
.sym 32458 basesoc_we
.sym 32459 $abc$40744$n3812
.sym 32460 $abc$40744$n3936
.sym 32463 $abc$40744$n7856
.sym 32469 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 32470 VexRiscv._zz_255_[1]
.sym 32477 VexRiscv._zz_323_[2]
.sym 32481 VexRiscv._zz_204_
.sym 32482 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 32483 $abc$40744$n4843
.sym 32487 basesoc_dat_w[6]
.sym 32490 sys_rst
.sym 32493 $abc$40744$n6200
.sym 32495 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 32497 $abc$40744$n2225
.sym 32498 clk12_$glb_clk
.sym 32499 VexRiscv.reset_$glb_sr
.sym 32500 $abc$40744$n3646
.sym 32501 $abc$40744$n110
.sym 32502 $abc$40744$n3999
.sym 32503 $abc$40744$n102
.sym 32504 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32505 $abc$40744$n4635_1
.sym 32506 $abc$40744$n4317_1
.sym 32507 $abc$40744$n4002
.sym 32513 VexRiscv.CsrPlugin_mepc[9]
.sym 32514 VexRiscv._zz_200_[27]
.sym 32515 VexRiscv._zz_339_
.sym 32517 $abc$40744$n5334_1
.sym 32518 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 32519 $abc$40744$n235
.sym 32520 $abc$40744$n8240
.sym 32522 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 32523 $abc$40744$n5436
.sym 32524 $abc$40744$n4230_1
.sym 32525 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 32528 VexRiscv._zz_171_[1]
.sym 32529 VexRiscv._zz_152_[25]
.sym 32530 VexRiscv._zz_152_[24]
.sym 32531 VexRiscv._zz_323_[3]
.sym 32534 $abc$40744$n7
.sym 32535 $abc$40744$n2647
.sym 32541 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 32542 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 32543 VexRiscv._zz_204_
.sym 32544 $abc$40744$n5332_1
.sym 32545 VexRiscv.CsrPlugin_mtval[27]
.sym 32546 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 32549 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 32551 VexRiscv.CsrPlugin_mepc[16]
.sym 32552 VexRiscv.CsrPlugin_mepc[27]
.sym 32554 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 32555 VexRiscv._zz_201_[27]
.sym 32557 VexRiscv.lastStagePc[8]
.sym 32559 $abc$40744$n4636_1
.sym 32560 $abc$40744$n2644
.sym 32561 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32562 $abc$40744$n4690
.sym 32563 VexRiscv.CsrPlugin_mepc[8]
.sym 32564 $abc$40744$n4633_1
.sym 32567 $abc$40744$n5004
.sym 32568 $abc$40744$n2644
.sym 32569 VexRiscv.lastStagePc[16]
.sym 32570 $abc$40744$n4635_1
.sym 32571 $abc$40744$n5315_1
.sym 32572 $abc$40744$n5348
.sym 32574 VexRiscv.CsrPlugin_mepc[8]
.sym 32575 $abc$40744$n5004
.sym 32577 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 32580 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 32581 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 32582 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 32583 VexRiscv._zz_204_
.sym 32586 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 32588 $abc$40744$n5348
.sym 32589 $abc$40744$n5315_1
.sym 32593 VexRiscv.CsrPlugin_mepc[8]
.sym 32594 $abc$40744$n2644
.sym 32595 VexRiscv.lastStagePc[8]
.sym 32598 VexRiscv.CsrPlugin_mepc[27]
.sym 32600 $abc$40744$n4636_1
.sym 32601 $abc$40744$n4690
.sym 32604 $abc$40744$n4633_1
.sym 32605 $abc$40744$n4635_1
.sym 32606 VexRiscv._zz_201_[27]
.sym 32607 VexRiscv.CsrPlugin_mtval[27]
.sym 32610 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32611 $abc$40744$n5315_1
.sym 32613 $abc$40744$n5332_1
.sym 32616 VexRiscv.CsrPlugin_mepc[16]
.sym 32617 $abc$40744$n2644
.sym 32618 VexRiscv.lastStagePc[16]
.sym 32621 clk12_$glb_clk
.sym 32623 $abc$40744$n4634_1
.sym 32624 $abc$40744$n4035
.sym 32625 $abc$40744$n4636_1
.sym 32626 VexRiscv._zz_201_[8]
.sym 32627 $abc$40744$n4228
.sym 32628 $abc$40744$n4229
.sym 32629 $abc$40744$n4230_1
.sym 32630 $abc$40744$n4633_1
.sym 32631 $abc$40744$n4689
.sym 32632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 32635 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 32637 $abc$40744$n3812
.sym 32638 VexRiscv._zz_195_[8]
.sym 32639 VexRiscv._zz_204_
.sym 32640 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 32641 VexRiscv._zz_153_
.sym 32642 VexRiscv._zz_152_[8]
.sym 32643 VexRiscv._zz_288_[9]
.sym 32644 $abc$40744$n110
.sym 32645 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 32646 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 32647 $abc$40744$n3999
.sym 32648 VexRiscv._zz_79_[29]
.sym 32649 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 32653 $abc$40744$n4635_1
.sym 32654 $abc$40744$n5025_1
.sym 32655 $abc$40744$n3976
.sym 32657 $abc$40744$n5315_1
.sym 32658 VexRiscv._zz_336_
.sym 32665 VexRiscv._zz_336_
.sym 32666 $abc$40744$n4654_1
.sym 32667 VexRiscv._zz_195_[4]
.sym 32668 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32672 VexRiscv.CsrPlugin_mepc[25]
.sym 32673 VexRiscv.CsrPlugin_mepc[16]
.sym 32674 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 32675 VexRiscv._zz_171_[0]
.sym 32676 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 32679 $abc$40744$n5004
.sym 32682 $abc$40744$n2647
.sym 32686 VexRiscv._zz_196_[32]
.sym 32688 VexRiscv._zz_171_[1]
.sym 32689 VexRiscv._zz_152_[25]
.sym 32690 $abc$40744$n4636_1
.sym 32691 VexRiscv._zz_323_[3]
.sym 32692 $abc$40744$n4653
.sym 32693 VexRiscv._zz_196_[4]
.sym 32698 VexRiscv._zz_336_
.sym 32704 VexRiscv.CsrPlugin_mepc[16]
.sym 32705 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 32706 $abc$40744$n5004
.sym 32709 $abc$40744$n4654_1
.sym 32710 VexRiscv.CsrPlugin_mepc[25]
.sym 32712 $abc$40744$n4636_1
.sym 32718 VexRiscv._zz_323_[3]
.sym 32722 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 32730 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32733 VexRiscv._zz_196_[32]
.sym 32734 VexRiscv._zz_195_[4]
.sym 32735 VexRiscv._zz_196_[4]
.sym 32739 VexRiscv._zz_171_[1]
.sym 32740 VexRiscv._zz_152_[25]
.sym 32741 $abc$40744$n4653
.sym 32742 VexRiscv._zz_171_[0]
.sym 32743 $abc$40744$n2647
.sym 32744 clk12_$glb_clk
.sym 32746 $abc$40744$n297
.sym 32747 $abc$40744$n4005
.sym 32748 $abc$40744$n4523
.sym 32749 $abc$40744$n5315_1
.sym 32750 VexRiscv.CsrPlugin_mip_MSIP
.sym 32751 $abc$40744$n2647
.sym 32752 $abc$40744$n5299_1
.sym 32753 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 32759 $abc$40744$n4230_1
.sym 32761 $abc$40744$n5105
.sym 32762 $abc$40744$n4383_1
.sym 32763 VexRiscv.CsrPlugin_mepc[16]
.sym 32764 VexRiscv._zz_195_[2]
.sym 32765 $abc$40744$n6801_1
.sym 32766 VexRiscv._zz_152_[22]
.sym 32768 VexRiscv.CsrPlugin_mepc[25]
.sym 32769 VexRiscv._zz_195_[6]
.sym 32772 $abc$40744$n5112_1
.sym 32773 $abc$40744$n2647
.sym 32774 $abc$40744$n4228
.sym 32775 VexRiscv._zz_323_[0]
.sym 32777 VexRiscv._zz_288_[1]
.sym 32779 VexRiscv._zz_323_[26]
.sym 32781 $abc$40744$n4578_1
.sym 32787 VexRiscv._zz_201_[25]
.sym 32788 $abc$40744$n4578_1
.sym 32789 $abc$40744$n4636_1
.sym 32790 $abc$40744$n4631_1
.sym 32791 VexRiscv.CsrPlugin_mtval[25]
.sym 32792 VexRiscv.CsrPlugin_mepc[24]
.sym 32793 $abc$40744$n4230_1
.sym 32794 $abc$40744$n4633_1
.sym 32795 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 32797 VexRiscv.CsrPlugin_mepc[7]
.sym 32798 VexRiscv.CsrPlugin_mtval[24]
.sym 32800 VexRiscv._zz_171_[1]
.sym 32801 VexRiscv._zz_171_[0]
.sym 32802 VexRiscv._zz_152_[24]
.sym 32803 $abc$40744$n4577_1
.sym 32804 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 32805 VexRiscv._zz_201_[24]
.sym 32810 VexRiscv.CsrPlugin_mtval[21]
.sym 32811 $abc$40744$n5364_1
.sym 32812 $abc$40744$n5004
.sym 32813 $abc$40744$n4635_1
.sym 32814 $abc$40744$n5315_1
.sym 32817 VexRiscv._zz_152_[21]
.sym 32818 $abc$40744$n4632_1
.sym 32820 $abc$40744$n4230_1
.sym 32821 $abc$40744$n4578_1
.sym 32823 VexRiscv.CsrPlugin_mtval[21]
.sym 32826 VexRiscv._zz_171_[0]
.sym 32827 VexRiscv._zz_171_[1]
.sym 32828 $abc$40744$n4631_1
.sym 32829 VexRiscv._zz_152_[24]
.sym 32832 VexRiscv._zz_201_[25]
.sym 32833 $abc$40744$n4635_1
.sym 32834 VexRiscv.CsrPlugin_mtval[25]
.sym 32835 $abc$40744$n4633_1
.sym 32839 $abc$40744$n4636_1
.sym 32840 VexRiscv.CsrPlugin_mepc[24]
.sym 32841 $abc$40744$n4632_1
.sym 32844 VexRiscv._zz_171_[1]
.sym 32845 VexRiscv._zz_171_[0]
.sym 32846 $abc$40744$n4577_1
.sym 32847 VexRiscv._zz_152_[21]
.sym 32850 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 32852 $abc$40744$n5364_1
.sym 32853 $abc$40744$n5315_1
.sym 32857 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 32858 $abc$40744$n5004
.sym 32859 VexRiscv.CsrPlugin_mepc[7]
.sym 32862 $abc$40744$n4633_1
.sym 32863 VexRiscv._zz_201_[24]
.sym 32864 $abc$40744$n4635_1
.sym 32865 VexRiscv.CsrPlugin_mtval[24]
.sym 32867 clk12_$glb_clk
.sym 32869 $abc$40744$n4672_1
.sym 32870 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 32871 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 32872 $abc$40744$n4270_1
.sym 32873 $abc$40744$n4271_1
.sym 32874 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 32875 $abc$40744$n5030_1
.sym 32876 $abc$40744$n5112_1
.sym 32877 VexRiscv._zz_316_[8]
.sym 32881 $abc$40744$n4577_1
.sym 32882 $abc$40744$n297
.sym 32883 VexRiscv.CsrPlugin_mepc[7]
.sym 32886 $abc$40744$n4265_1
.sym 32888 $abc$40744$n297
.sym 32889 $abc$40744$n4631_1
.sym 32890 $abc$40744$n4524
.sym 32891 VexRiscv.CsrPlugin_mtval[18]
.sym 32892 $abc$40744$n4523
.sym 32894 VexRiscv._zz_288_[0]
.sym 32895 $abc$40744$n235
.sym 32896 $abc$40744$n2497
.sym 32897 VexRiscv._zz_330_
.sym 32898 $abc$40744$n5004
.sym 32899 $abc$40744$n2647
.sym 32900 VexRiscv._zz_196_[32]
.sym 32902 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 32903 VexRiscv.CsrPlugin_mepc[23]
.sym 32904 $abc$40744$n5004
.sym 32911 $abc$40744$n5004
.sym 32913 $abc$40744$n5315_1
.sym 32916 $abc$40744$n2644
.sym 32917 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 32918 VexRiscv.lastStagePc[26]
.sym 32919 $abc$40744$n5368
.sym 32920 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 32923 VexRiscv._zz_255_[1]
.sym 32924 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 32926 $abc$40744$n5360
.sym 32927 basesoc_adr[0]
.sym 32928 $abc$40744$n5004
.sym 32930 VexRiscv.CsrPlugin_mepc[26]
.sym 32932 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 32933 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 32934 VexRiscv.CsrPlugin_mepc[22]
.sym 32935 csrbankarray_csrbank0_leds_out0_w[1]
.sym 32936 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 32939 VexRiscv.CsrPlugin_mepc[3]
.sym 32940 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 32941 basesoc_adr[1]
.sym 32944 $abc$40744$n5315_1
.sym 32945 $abc$40744$n5360
.sym 32946 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 32950 VexRiscv.CsrPlugin_mepc[26]
.sym 32951 VexRiscv.lastStagePc[26]
.sym 32952 $abc$40744$n2644
.sym 32955 VexRiscv._zz_255_[1]
.sym 32956 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 32962 VexRiscv.CsrPlugin_mepc[26]
.sym 32963 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 32964 $abc$40744$n5004
.sym 32967 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 32968 $abc$40744$n5315_1
.sym 32969 $abc$40744$n5368
.sym 32973 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 32974 basesoc_adr[1]
.sym 32975 basesoc_adr[0]
.sym 32976 csrbankarray_csrbank0_leds_out0_w[1]
.sym 32979 VexRiscv.CsrPlugin_mepc[3]
.sym 32980 $abc$40744$n5004
.sym 32982 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 32985 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 32986 $abc$40744$n5004
.sym 32987 VexRiscv.CsrPlugin_mepc[22]
.sym 32990 clk12_$glb_clk
.sym 32992 VexRiscv._zz_201_[26]
.sym 32993 VexRiscv._zz_201_[7]
.sym 32994 VexRiscv._zz_201_[6]
.sym 32995 $abc$40744$n5621
.sym 32996 VexRiscv._zz_201_[23]
.sym 32997 VexRiscv._zz_201_[3]
.sym 32998 $abc$40744$n4614_1
.sym 32999 $abc$40744$n4293_1
.sym 33000 VexRiscv._zz_316_[23]
.sym 33001 $abc$40744$n5434
.sym 33005 VexRiscv._zz_195_[19]
.sym 33006 $abc$40744$n2565
.sym 33007 VexRiscv._zz_321_
.sym 33008 $abc$40744$n3988
.sym 33009 $abc$40744$n233
.sym 33010 $abc$40744$n4553_1
.sym 33011 $abc$40744$n4672_1
.sym 33012 $abc$40744$n2530
.sym 33013 $abc$40744$n2644
.sym 33014 $abc$40744$n8241
.sym 33017 csrbankarray_csrbank2_dat0_w[2]
.sym 33020 VexRiscv.CsrPlugin_mepc[5]
.sym 33021 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 33023 $abc$40744$n2647
.sym 33024 $abc$40744$n2644
.sym 33025 VexRiscv._zz_171_[1]
.sym 33027 VexRiscv._zz_195_[27]
.sym 33040 VexRiscv.CsrPlugin_mepc[19]
.sym 33041 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 33042 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 33044 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 33045 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 33046 VexRiscv.CsrPlugin_mepc[5]
.sym 33049 VexRiscv._zz_323_[26]
.sym 33051 $abc$40744$n2647
.sym 33055 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 33059 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 33062 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 33064 $abc$40744$n5004
.sym 33068 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 33074 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 33080 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 33085 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 33086 VexRiscv.CsrPlugin_mepc[19]
.sym 33087 $abc$40744$n5004
.sym 33092 VexRiscv._zz_323_[26]
.sym 33096 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 33097 $abc$40744$n5004
.sym 33099 VexRiscv.CsrPlugin_mepc[5]
.sym 33104 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 33108 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 33112 $abc$40744$n2647
.sym 33113 clk12_$glb_clk
.sym 33115 $abc$40744$n4541
.sym 33116 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 33117 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 33118 $abc$40744$n5632_1
.sym 33119 VexRiscv._zz_233_
.sym 33120 waittimer0_count[7]
.sym 33123 user_btn0
.sym 33124 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 33127 VexRiscv._zz_195_[26]
.sym 33128 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 33129 VexRiscv._zz_194_[26]
.sym 33131 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 33132 VexRiscv._zz_195_[17]
.sym 33133 VexRiscv._zz_195_[25]
.sym 33135 VexRiscv._zz_195_[12]
.sym 33136 VexRiscv._zz_196_[27]
.sym 33137 $abc$40744$n4607_1
.sym 33139 VexRiscv._zz_336_
.sym 33140 basesoc_dat_w[5]
.sym 33141 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 33143 sys_rst
.sym 33144 $abc$40744$n3999
.sym 33146 $abc$40744$n5025_1
.sym 33147 waittimer0_count[11]
.sym 33148 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 33149 $abc$40744$n2466
.sym 33150 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 33157 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 33160 $abc$40744$n3999
.sym 33164 VexRiscv.CsrPlugin_mepc[22]
.sym 33165 VexRiscv.lastStagePc[22]
.sym 33169 VexRiscv._zz_195_[14]
.sym 33171 VexRiscv.CsrPlugin_mepc[19]
.sym 33172 VexRiscv._zz_196_[14]
.sym 33173 VexRiscv._zz_201_[19]
.sym 33174 $abc$40744$n2565
.sym 33176 VexRiscv._zz_313_
.sym 33177 VexRiscv._zz_196_[32]
.sym 33178 VexRiscv._zz_195_[24]
.sym 33180 $abc$40744$n4228
.sym 33181 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 33182 VexRiscv._zz_195_[23]
.sym 33184 $abc$40744$n2644
.sym 33187 VexRiscv._zz_201_[22]
.sym 33189 VexRiscv.lastStagePc[22]
.sym 33190 VexRiscv.CsrPlugin_mepc[22]
.sym 33192 $abc$40744$n2644
.sym 33196 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 33201 VexRiscv.CsrPlugin_mepc[19]
.sym 33202 $abc$40744$n4228
.sym 33203 $abc$40744$n3999
.sym 33204 VexRiscv._zz_201_[19]
.sym 33207 VexRiscv._zz_196_[32]
.sym 33208 VexRiscv._zz_196_[14]
.sym 33210 VexRiscv._zz_195_[14]
.sym 33213 VexRiscv._zz_195_[24]
.sym 33215 VexRiscv._zz_313_
.sym 33216 VexRiscv._zz_195_[23]
.sym 33219 $abc$40744$n4228
.sym 33220 $abc$40744$n3999
.sym 33221 VexRiscv.CsrPlugin_mepc[22]
.sym 33222 VexRiscv._zz_201_[22]
.sym 33231 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 33235 $abc$40744$n2565
.sym 33236 clk12_$glb_clk
.sym 33237 VexRiscv.reset_$glb_sr
.sym 33238 csrbankarray_csrbank2_dat0_w[2]
.sym 33239 eventmanager_status_w[0]
.sym 33240 $abc$40744$n3942
.sym 33241 $abc$40744$n2466
.sym 33242 waittimer0_count[6]
.sym 33243 csrbankarray_csrbank2_dat0_w[5]
.sym 33244 $abc$40744$n3939
.sym 33245 $abc$40744$n3940
.sym 33251 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 33252 $abc$40744$n4596_1
.sym 33254 VexRiscv._zz_195_[15]
.sym 33256 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 33257 $abc$40744$n4541
.sym 33258 $abc$40744$n5582_1
.sym 33259 VexRiscv.CsrPlugin_mepc[19]
.sym 33261 csrbankarray_csrbank0_leds_out0_w[1]
.sym 33264 VexRiscv._zz_195_[24]
.sym 33266 $abc$40744$n4228
.sym 33281 $abc$40744$n6696
.sym 33287 $abc$40744$n6670
.sym 33289 $abc$40744$n6688
.sym 33294 $PACKER_VCC_NET
.sym 33297 waittimer0_count[0]
.sym 33301 $abc$40744$n6674
.sym 33303 sys_rst
.sym 33304 eventmanager_status_w[0]
.sym 33306 $abc$40744$n2466
.sym 33307 user_btn0
.sym 33312 waittimer0_count[0]
.sym 33314 $PACKER_VCC_NET
.sym 33318 user_btn0
.sym 33321 $abc$40744$n6696
.sym 33325 $abc$40744$n6670
.sym 33327 user_btn0
.sym 33330 user_btn0
.sym 33331 waittimer0_count[0]
.sym 33332 sys_rst
.sym 33333 eventmanager_status_w[0]
.sym 33337 user_btn0
.sym 33338 $abc$40744$n6674
.sym 33349 user_btn0
.sym 33351 $abc$40744$n6688
.sym 33358 $abc$40744$n2466
.sym 33359 clk12_$glb_clk
.sym 33360 sys_rst_$glb_sr
.sym 33362 waittimer0_count[16]
.sym 33365 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 33375 $abc$40744$n6688
.sym 33377 user_btn0
.sym 33378 $abc$40744$n3943
.sym 33380 VexRiscv._zz_195_[22]
.sym 33382 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 33383 VexRiscv.lastStagePc[14]
.sym 33384 VexRiscv._zz_195_[30]
.sym 33385 $abc$40744$n6682
.sym 33386 waittimer0_count[0]
.sym 33387 $abc$40744$n6674
.sym 33391 csrbankarray_csrbank2_dat0_w[5]
.sym 33402 $abc$40744$n6698
.sym 33410 $abc$40744$n6702
.sym 33411 $abc$40744$n6682
.sym 33413 $abc$40744$n2466
.sym 33415 sys_rst
.sym 33421 user_btn0
.sym 33447 $abc$40744$n6698
.sym 33449 sys_rst
.sym 33450 user_btn0
.sym 33453 user_btn0
.sym 33454 $abc$40744$n6682
.sym 33456 sys_rst
.sym 33460 user_btn0
.sym 33461 sys_rst
.sym 33462 $abc$40744$n6702
.sym 33481 $abc$40744$n2466
.sym 33482 clk12_$glb_clk
.sym 33496 VexRiscv.CsrPlugin_hadException
.sym 33498 $abc$40744$n154
.sym 33500 $abc$40744$n2644
.sym 33502 $abc$40744$n6702
.sym 33584 basesoc_timer0_value_status[14]
.sym 33586 basesoc_timer0_value_status[2]
.sym 33587 basesoc_timer0_value_status[19]
.sym 33589 basesoc_timer0_value_status[21]
.sym 33602 csrbankarray_csrbank2_dat0_w[5]
.sym 33606 VexRiscv._zz_323_[14]
.sym 33646 basesoc_dat_w[5]
.sym 33653 $abc$40744$n2432
.sym 33678 basesoc_dat_w[5]
.sym 33705 $abc$40744$n2432
.sym 33706 clk12_$glb_clk
.sym 33707 sys_rst_$glb_sr
.sym 33713 $abc$40744$n5958_1
.sym 33714 $abc$40744$n2430
.sym 33715 $abc$40744$n5960_1
.sym 33716 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 33717 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 33719 $abc$40744$n2445
.sym 33720 basesoc_timer0_value[1]
.sym 33721 sys_rst
.sym 33722 VexRiscv._zz_171_[0]
.sym 33724 $abc$40744$n5977
.sym 33725 $abc$40744$n6461_1
.sym 33726 $abc$40744$n6479_1
.sym 33728 VexRiscv.decode_to_execute_RS2[16]
.sym 33729 array_muxed1[11]
.sym 33730 basesoc_timer0_value[4]
.sym 33732 basesoc_timer0_reload_storage[5]
.sym 33733 $abc$40744$n2442
.sym 33734 $abc$40744$n6481_1
.sym 33735 $abc$40744$n6470_1
.sym 33740 basesoc_dat_w[5]
.sym 33747 basesoc_timer0_load_storage[27]
.sym 33758 $abc$40744$n3913
.sym 33766 basesoc_timer0_value[21]
.sym 33769 $PACKER_VCC_NET
.sym 33772 $abc$40744$n2296
.sym 33773 spiflash_bus_dat_r[24]
.sym 33797 $abc$40744$n3931
.sym 33800 $abc$40744$n2446
.sym 33820 $abc$40744$n2445
.sym 33840 $abc$40744$n3931
.sym 33843 $abc$40744$n2445
.sym 33848 $abc$40744$n2445
.sym 33868 $abc$40744$n2446
.sym 33869 clk12_$glb_clk
.sym 33870 sys_rst_$glb_sr
.sym 33871 $abc$40744$n6970
.sym 33872 basesoc_uart_phy_tx_bitcount[2]
.sym 33873 $abc$40744$n2442
.sym 33874 $abc$40744$n6174_1
.sym 33875 $abc$40744$n5923_1
.sym 33876 basesoc_uart_phy_tx_bitcount[0]
.sym 33877 $abc$40744$n5995
.sym 33878 $abc$40744$n5953
.sym 33879 VexRiscv.decode_to_execute_RS2[15]
.sym 33881 $abc$40744$n5621
.sym 33882 VexRiscv.decode_to_execute_RS2[15]
.sym 33883 spiflash_bus_dat_r[10]
.sym 33884 basesoc_timer0_load_storage[31]
.sym 33885 basesoc_ctrl_reset_reset_r
.sym 33886 basesoc_timer0_load_storage[27]
.sym 33888 basesoc_uart_phy_rx_reg[7]
.sym 33889 basesoc_uart_phy_rx_reg[1]
.sym 33890 sys_rst
.sym 33892 $abc$40744$n6483_1
.sym 33893 basesoc_timer0_eventmanager_pending_w
.sym 33894 $abc$40744$n2430
.sym 33895 $abc$40744$n2430
.sym 33896 $abc$40744$n3868_1
.sym 33897 basesoc_timer0_zero_old_trigger
.sym 33899 $abc$40744$n6459_1
.sym 33900 $abc$40744$n3794
.sym 33901 basesoc_we
.sym 33905 csrbankarray_csrbank3_bitbang0_w[1]
.sym 33906 array_muxed1[13]
.sym 33913 sys_rst
.sym 33914 $abc$40744$n2503
.sym 33915 $abc$40744$n3932
.sym 33916 $abc$40744$n3794
.sym 33917 basesoc_dat_w[3]
.sym 33919 basesoc_we
.sym 33922 sys_rst
.sym 33923 $abc$40744$n3973
.sym 33926 $abc$40744$n3812
.sym 33927 $abc$40744$n3894_1
.sym 33928 basesoc_dat_w[2]
.sym 33929 basesoc_adr[4]
.sym 33930 basesoc_dat_w[1]
.sym 33934 basesoc_adr[2]
.sym 33937 basesoc_ctrl_reset_reset_r
.sym 33943 basesoc_adr[3]
.sym 33945 $abc$40744$n3894_1
.sym 33946 sys_rst
.sym 33947 basesoc_ctrl_reset_reset_r
.sym 33948 $abc$40744$n3932
.sym 33954 basesoc_dat_w[1]
.sym 33960 basesoc_dat_w[3]
.sym 33963 $abc$40744$n3812
.sym 33964 basesoc_adr[2]
.sym 33965 basesoc_adr[4]
.sym 33966 basesoc_adr[3]
.sym 33975 sys_rst
.sym 33976 $abc$40744$n3794
.sym 33977 basesoc_we
.sym 33978 $abc$40744$n3973
.sym 33990 basesoc_dat_w[2]
.sym 33991 $abc$40744$n2503
.sym 33992 clk12_$glb_clk
.sym 33993 sys_rst_$glb_sr
.sym 33994 basesoc_uart_tx_old_trigger
.sym 33995 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 33996 $abc$40744$n6180_1
.sym 33997 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 33998 basesoc_timer0_value[21]
.sym 33999 basesoc_timer0_value[20]
.sym 34000 $abc$40744$n6178
.sym 34001 basesoc_timer0_zero_old_trigger
.sym 34005 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 34006 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 34008 sys_rst
.sym 34009 $abc$40744$n5932_1
.sym 34010 csrbankarray_csrbank3_bitbang0_w[1]
.sym 34012 array_muxed0[10]
.sym 34013 array_muxed0[13]
.sym 34014 $abc$40744$n2290
.sym 34016 basesoc_timer0_eventmanager_status_w
.sym 34017 spiflash_bus_dat_r[10]
.sym 34018 $abc$40744$n5996_1
.sym 34019 basesoc_timer0_load_storage[21]
.sym 34020 basesoc_timer0_reload_storage[19]
.sym 34021 basesoc_timer0_load_storage[17]
.sym 34022 $abc$40744$n5923_1
.sym 34023 array_muxed0[3]
.sym 34026 array_muxed1[25]
.sym 34027 basesoc_dat_w[5]
.sym 34028 $abc$40744$n2428
.sym 34029 basesoc_adr[3]
.sym 34051 basesoc_adr[2]
.sym 34052 $abc$40744$n3867
.sym 34053 $abc$40744$n2353
.sym 34056 $abc$40744$n3868_1
.sym 34059 basesoc_uart_tx_old_trigger
.sym 34060 $abc$40744$n3794
.sym 34061 basesoc_ctrl_reset_reset_r
.sym 34062 $abc$40744$n2352
.sym 34063 sys_rst
.sym 34064 basesoc_uart_eventmanager_status_w[0]
.sym 34074 $abc$40744$n3868_1
.sym 34075 basesoc_adr[2]
.sym 34076 basesoc_ctrl_reset_reset_r
.sym 34077 $abc$40744$n3794
.sym 34086 basesoc_uart_tx_old_trigger
.sym 34087 basesoc_uart_eventmanager_status_w[0]
.sym 34094 $abc$40744$n2352
.sym 34110 sys_rst
.sym 34112 $abc$40744$n3867
.sym 34113 $abc$40744$n2352
.sym 34114 $abc$40744$n2353
.sym 34115 clk12_$glb_clk
.sym 34116 sys_rst_$glb_sr
.sym 34117 $abc$40744$n6182
.sym 34118 basesoc_timer0_reload_storage[20]
.sym 34119 basesoc_timer0_reload_storage[23]
.sym 34120 $abc$40744$n6198
.sym 34121 $abc$40744$n6196
.sym 34122 $abc$40744$n6176
.sym 34123 $abc$40744$n5996_1
.sym 34124 basesoc_timer0_reload_storage[19]
.sym 34126 basesoc_timer0_value[20]
.sym 34129 basesoc_uart_tx_fifo_consume[2]
.sym 34130 $abc$40744$n3973
.sym 34131 basesoc_uart_phy_rx_reg[5]
.sym 34132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 34135 basesoc_timer0_en_storage
.sym 34136 basesoc_uart_tx_fifo_consume[0]
.sym 34137 $abc$40744$n3676
.sym 34138 $abc$40744$n6768
.sym 34139 basesoc_uart_eventmanager_pending_w[0]
.sym 34140 $abc$40744$n6180_1
.sym 34141 $abc$40744$n3913
.sym 34142 array_muxed0[9]
.sym 34143 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 34144 VexRiscv._zz_130_[0]
.sym 34145 spiflash_bus_dat_r[13]
.sym 34146 slave_sel_r[0]
.sym 34147 basesoc_dat_w[1]
.sym 34148 basesoc_bus_wishbone_dat_r[1]
.sym 34149 VexRiscv.decode_to_execute_RS2[13]
.sym 34150 spiflash_bus_dat_r[0]
.sym 34151 VexRiscv._zz_130_[3]
.sym 34152 basesoc_dat_w[4]
.sym 34158 VexRiscv._zz_130_[5]
.sym 34159 $abc$40744$n5849
.sym 34160 $abc$40744$n8240
.sym 34162 slave_sel_r[0]
.sym 34164 VexRiscv.decode_to_execute_RS2[11]
.sym 34166 VexRiscv.decode_to_execute_RS2[16]
.sym 34167 VexRiscv._zz_171_[1]
.sym 34168 VexRiscv._zz_130_[0]
.sym 34172 basesoc_bus_wishbone_dat_r[1]
.sym 34173 slave_sel_r[1]
.sym 34175 VexRiscv._zz_171_[0]
.sym 34177 VexRiscv._zz_130_[3]
.sym 34182 spiflash_bus_dat_r[1]
.sym 34183 VexRiscv.decode_to_execute_RS2[27]
.sym 34197 VexRiscv._zz_130_[3]
.sym 34198 VexRiscv.decode_to_execute_RS2[11]
.sym 34199 VexRiscv._zz_171_[0]
.sym 34200 VexRiscv._zz_171_[1]
.sym 34203 slave_sel_r[1]
.sym 34204 spiflash_bus_dat_r[1]
.sym 34205 slave_sel_r[0]
.sym 34206 basesoc_bus_wishbone_dat_r[1]
.sym 34210 VexRiscv._zz_171_[1]
.sym 34211 $abc$40744$n5849
.sym 34212 VexRiscv.decode_to_execute_RS2[27]
.sym 34218 VexRiscv._zz_130_[0]
.sym 34221 VexRiscv._zz_171_[0]
.sym 34222 VexRiscv._zz_171_[1]
.sym 34223 VexRiscv._zz_130_[3]
.sym 34224 VexRiscv.decode_to_execute_RS2[11]
.sym 34229 VexRiscv._zz_130_[5]
.sym 34233 VexRiscv._zz_130_[0]
.sym 34234 VexRiscv._zz_171_[1]
.sym 34235 VexRiscv.decode_to_execute_RS2[16]
.sym 34237 $abc$40744$n8240
.sym 34238 clk12_$glb_clk
.sym 34240 basesoc_timer0_load_storage[21]
.sym 34241 basesoc_timer0_load_storage[17]
.sym 34242 basesoc_timer0_load_storage[23]
.sym 34243 $abc$40744$n2436
.sym 34244 $abc$40744$n5988_1
.sym 34245 basesoc_timer0_load_storage[20]
.sym 34246 $abc$40744$n2436
.sym 34247 $abc$40744$n6456
.sym 34248 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 34249 $abc$40744$n6798
.sym 34251 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 34252 basesoc_dat_w[3]
.sym 34253 VexRiscv._zz_171_[1]
.sym 34255 basesoc_timer0_en_storage
.sym 34256 $abc$40744$n8240
.sym 34257 basesoc_timer0_value[24]
.sym 34258 basesoc_timer0_value[4]
.sym 34259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 34260 basesoc_counter[1]
.sym 34261 $abc$40744$n5621
.sym 34262 array_muxed1[0]
.sym 34263 $abc$40744$n6795
.sym 34264 basesoc_dat_w[7]
.sym 34265 $abc$40744$n6765
.sym 34267 $abc$40744$n4261_1
.sym 34270 spiflash_bus_dat_r[24]
.sym 34271 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 34272 $abc$40744$n2565
.sym 34273 slave_sel[2]
.sym 34274 VexRiscv._zz_130_[5]
.sym 34275 VexRiscv.decode_to_execute_RS2[14]
.sym 34281 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 34287 VexRiscv.dBus_cmd_payload_wr
.sym 34288 VexRiscv._zz_130_[2]
.sym 34292 $abc$40744$n8240
.sym 34294 $abc$40744$n5845
.sym 34295 VexRiscv._zz_171_[0]
.sym 34300 VexRiscv._zz_130_[5]
.sym 34302 VexRiscv.decode_to_execute_RS2[25]
.sym 34303 VexRiscv._zz_171_[0]
.sym 34304 VexRiscv.decode_to_execute_RS2[9]
.sym 34306 VexRiscv._zz_130_[1]
.sym 34308 VexRiscv.decode_to_execute_RS2[10]
.sym 34309 VexRiscv.decode_to_execute_RS2[13]
.sym 34310 VexRiscv._zz_171_[1]
.sym 34311 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 34314 VexRiscv.dBus_cmd_payload_wr
.sym 34321 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 34327 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 34338 VexRiscv._zz_171_[1]
.sym 34339 VexRiscv.decode_to_execute_RS2[25]
.sym 34340 $abc$40744$n5845
.sym 34344 VexRiscv.decode_to_execute_RS2[9]
.sym 34345 VexRiscv._zz_171_[1]
.sym 34346 VexRiscv._zz_171_[0]
.sym 34347 VexRiscv._zz_130_[1]
.sym 34350 VexRiscv._zz_171_[1]
.sym 34351 VexRiscv._zz_171_[0]
.sym 34352 VexRiscv.decode_to_execute_RS2[10]
.sym 34353 VexRiscv._zz_130_[2]
.sym 34356 VexRiscv.decode_to_execute_RS2[13]
.sym 34357 VexRiscv._zz_171_[1]
.sym 34358 VexRiscv._zz_130_[5]
.sym 34359 VexRiscv._zz_171_[0]
.sym 34360 $abc$40744$n8240
.sym 34361 clk12_$glb_clk
.sym 34363 $abc$40744$n2308
.sym 34364 basesoc_uart_phy_sink_ready
.sym 34365 $abc$40744$n6433
.sym 34366 basesoc_bus_wishbone_dat_r[1]
.sym 34367 basesoc_bus_wishbone_dat_r[3]
.sym 34368 basesoc_dat_w[4]
.sym 34369 slave_sel_r[2]
.sym 34370 $abc$40744$n2438
.sym 34372 eventmanager_status_w[0]
.sym 34373 eventmanager_status_w[0]
.sym 34375 basesoc_vexriscv_dbus_we
.sym 34376 basesoc_bus_wishbone_dat_r[4]
.sym 34377 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 34378 $abc$40744$n3719_1
.sym 34379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 34380 basesoc_adr[2]
.sym 34381 slave_sel_r[1]
.sym 34383 VexRiscv.dBus_cmd_payload_wr
.sym 34384 basesoc_uart_phy_rx_reg[4]
.sym 34385 VexRiscv._zz_35_[31]
.sym 34386 basesoc_timer0_load_storage[12]
.sym 34387 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 34388 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 34389 $abc$40744$n6476_1
.sym 34390 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 34391 $abc$40744$n3794
.sym 34392 VexRiscv._zz_130_[1]
.sym 34393 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 34394 VexRiscv.decode_to_execute_RS2[18]
.sym 34395 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 34396 VexRiscv._zz_130_[6]
.sym 34397 $abc$40744$n2632
.sym 34398 array_muxed1[13]
.sym 34405 spiflash_bus_dat_r[8]
.sym 34407 $abc$40744$n6476_1
.sym 34408 $abc$40744$n6495_1
.sym 34409 spiflash_bus_dat_r[5]
.sym 34411 spiflash_bus_dat_r[16]
.sym 34412 $abc$40744$n6464_1
.sym 34413 basesoc_bus_wishbone_dat_r[5]
.sym 34416 $abc$40744$n6477_1
.sym 34418 slave_sel_r[0]
.sym 34423 $abc$40744$n6465_1
.sym 34424 basesoc_bus_wishbone_dat_r[3]
.sym 34426 $abc$40744$n6471_1
.sym 34429 $abc$40744$n6511_1
.sym 34430 spiflash_bus_dat_r[24]
.sym 34431 $abc$40744$n6470_1
.sym 34432 $abc$40744$n6479_1
.sym 34434 spiflash_bus_dat_r[3]
.sym 34435 slave_sel_r[1]
.sym 34438 $abc$40744$n6465_1
.sym 34440 $abc$40744$n6464_1
.sym 34443 $abc$40744$n6479_1
.sym 34445 spiflash_bus_dat_r[8]
.sym 34446 slave_sel_r[1]
.sym 34450 $abc$40744$n6477_1
.sym 34452 $abc$40744$n6476_1
.sym 34455 spiflash_bus_dat_r[3]
.sym 34456 basesoc_bus_wishbone_dat_r[3]
.sym 34457 slave_sel_r[0]
.sym 34458 slave_sel_r[1]
.sym 34461 $abc$40744$n6470_1
.sym 34463 $abc$40744$n6471_1
.sym 34468 $abc$40744$n6495_1
.sym 34469 spiflash_bus_dat_r[16]
.sym 34470 slave_sel_r[1]
.sym 34473 slave_sel_r[1]
.sym 34474 spiflash_bus_dat_r[5]
.sym 34475 basesoc_bus_wishbone_dat_r[5]
.sym 34476 slave_sel_r[0]
.sym 34479 spiflash_bus_dat_r[24]
.sym 34480 $abc$40744$n6511_1
.sym 34482 slave_sel_r[1]
.sym 34484 clk12_$glb_clk
.sym 34485 $abc$40744$n231_$glb_sr
.sym 34486 $abc$40744$n4048
.sym 34487 $abc$40744$n4050
.sym 34488 $abc$40744$n4052
.sym 34489 $abc$40744$n4049
.sym 34490 $abc$40744$n4053
.sym 34491 VexRiscv.CsrPlugin_mtval[14]
.sym 34492 $abc$40744$n4051
.sym 34493 $abc$40744$n4054
.sym 34495 basesoc_dat_w[4]
.sym 34496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 34498 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 34499 slave_sel_r[2]
.sym 34500 VexRiscv._zz_191_
.sym 34501 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 34502 VexRiscv._zz_130_[2]
.sym 34503 basesoc_uart_tx_fifo_consume[1]
.sym 34504 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 34505 basesoc_uart_phy_tx_busy
.sym 34506 basesoc_vexriscv_dbus_adr[9]
.sym 34507 $abc$40744$n6437
.sym 34508 sys_rst
.sym 34509 basesoc_bus_wishbone_dat_r[5]
.sym 34510 VexRiscv.decode_to_execute_RS2[10]
.sym 34511 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 34512 sys_rst
.sym 34513 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 34514 slave_sel_r[0]
.sym 34515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 34516 basesoc_dat_w[4]
.sym 34517 $abc$40744$n2276
.sym 34518 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 34519 VexRiscv._zz_130_[7]
.sym 34520 $abc$40744$n2438
.sym 34521 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 34527 basesoc_bus_wishbone_dat_r[7]
.sym 34529 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 34530 sys_rst
.sym 34534 $abc$40744$n3610_1
.sym 34535 $abc$40744$n4767
.sym 34537 csrbankarray_csrbank2_dat0_w[3]
.sym 34538 slave_sel[0]
.sym 34541 slave_sel_r[0]
.sym 34544 $abc$40744$n2270
.sym 34545 basesoc_counter[0]
.sym 34547 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 34548 csrbankarray_csrbank2_dat0_w[5]
.sym 34549 $abc$40744$n6013
.sym 34550 spiflash_bus_dat_r[7]
.sym 34551 $abc$40744$n3794
.sym 34552 slave_sel_r[1]
.sym 34554 VexRiscv._zz_255_[1]
.sym 34555 basesoc_counter[1]
.sym 34556 $abc$40744$n3988
.sym 34557 $abc$40744$n4261_1
.sym 34558 $abc$40744$n4479_1
.sym 34560 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 34562 VexRiscv._zz_255_[1]
.sym 34566 sys_rst
.sym 34568 basesoc_counter[1]
.sym 34572 slave_sel[0]
.sym 34573 $abc$40744$n3610_1
.sym 34574 basesoc_counter[0]
.sym 34575 $abc$40744$n2270
.sym 34578 $abc$40744$n4261_1
.sym 34579 $abc$40744$n4479_1
.sym 34580 $abc$40744$n4767
.sym 34581 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 34584 basesoc_bus_wishbone_dat_r[7]
.sym 34585 spiflash_bus_dat_r[7]
.sym 34586 slave_sel_r[1]
.sym 34587 slave_sel_r[0]
.sym 34590 $abc$40744$n3794
.sym 34591 $abc$40744$n3988
.sym 34592 csrbankarray_csrbank2_dat0_w[3]
.sym 34593 $abc$40744$n6013
.sym 34596 slave_sel[0]
.sym 34602 $abc$40744$n3794
.sym 34604 csrbankarray_csrbank2_dat0_w[5]
.sym 34605 $abc$40744$n3988
.sym 34607 clk12_$glb_clk
.sym 34608 sys_rst_$glb_sr
.sym 34609 $abc$40744$n4055
.sym 34610 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 34611 $abc$40744$n4057
.sym 34613 $abc$40744$n4056
.sym 34614 $abc$40744$n4047
.sym 34615 $abc$40744$n7
.sym 34616 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 34619 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 34621 VexRiscv.decode_to_execute_RS2[9]
.sym 34622 basesoc_uart_phy_rx_reg[3]
.sym 34623 csrbankarray_csrbank2_dat0_w[3]
.sym 34624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 34625 $abc$40744$n11
.sym 34626 csrbankarray_csrbank2_dat0_w[3]
.sym 34627 $abc$40744$n2274
.sym 34628 basesoc_uart_phy_storage[14]
.sym 34629 VexRiscv._zz_79_[31]
.sym 34630 csrbankarray_csrbank0_leds_out0_w[3]
.sym 34631 slave_sel[2]
.sym 34632 basesoc_uart_phy_storage[9]
.sym 34633 $abc$40744$n3818
.sym 34634 VexRiscv.decode_to_execute_RS2[13]
.sym 34635 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 34636 VexRiscv._zz_130_[0]
.sym 34637 spiflash_bus_dat_r[13]
.sym 34638 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 34639 VexRiscv.decode_to_execute_RS2[12]
.sym 34640 VexRiscv._zz_191_
.sym 34642 slave_sel_r[0]
.sym 34643 basesoc_timer0_reload_storage[21]
.sym 34644 $abc$40744$n4479_1
.sym 34652 VexRiscv._zz_130_[0]
.sym 34656 VexRiscv._zz_198_
.sym 34660 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 34666 VexRiscv._zz_130_[6]
.sym 34670 VexRiscv.decode_to_execute_RS2[14]
.sym 34671 $abc$40744$n11
.sym 34672 $abc$40744$n7
.sym 34673 VexRiscv._zz_130_[1]
.sym 34677 $abc$40744$n2276
.sym 34679 VexRiscv.decode_to_execute_RS2[31]
.sym 34680 VexRiscv._zz_130_[4]
.sym 34683 VexRiscv._zz_198_
.sym 34684 VexRiscv._zz_130_[4]
.sym 34692 $abc$40744$n7
.sym 34695 VexRiscv._zz_198_
.sym 34697 VexRiscv._zz_130_[6]
.sym 34701 VexRiscv._zz_130_[1]
.sym 34704 VexRiscv._zz_198_
.sym 34707 VexRiscv._zz_198_
.sym 34709 VexRiscv._zz_130_[0]
.sym 34715 $abc$40744$n11
.sym 34721 VexRiscv.decode_to_execute_RS2[31]
.sym 34722 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 34726 VexRiscv._zz_198_
.sym 34728 VexRiscv.decode_to_execute_RS2[14]
.sym 34729 $abc$40744$n2276
.sym 34730 clk12_$glb_clk
.sym 34732 $abc$40744$n4471_1
.sym 34733 $abc$40744$n4470_1
.sym 34734 $abc$40744$n6678_1
.sym 34735 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 34736 $abc$40744$n3771
.sym 34737 $abc$40744$n5421_1
.sym 34738 VexRiscv._zz_79_[15]
.sym 34739 $abc$40744$n6474_1
.sym 34740 basesoc_uart_eventmanager_storage[0]
.sym 34741 $abc$40744$n4047
.sym 34742 $abc$40744$n4047
.sym 34743 VexRiscv._zz_50_[7]
.sym 34744 basesoc_uart_phy_storage[28]
.sym 34745 $abc$40744$n7
.sym 34746 $abc$40744$n124
.sym 34747 VexRiscv.CsrPlugin_mtval[13]
.sym 34748 $abc$40744$n3610_1
.sym 34749 VexRiscv._zz_171_[1]
.sym 34750 $abc$40744$n8240
.sym 34751 basesoc_uart_phy_storage[17]
.sym 34752 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 34753 $abc$40744$n2270
.sym 34754 basesoc_adr[0]
.sym 34755 VexRiscv.decode_to_execute_RS2[25]
.sym 34756 VexRiscv.decode_to_execute_RS2[14]
.sym 34758 $abc$40744$n3721_1
.sym 34759 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 34760 $abc$40744$n4261_1
.sym 34761 VexRiscv.decode_to_execute_RS2[26]
.sym 34762 VexRiscv.decode_to_execute_RS2[11]
.sym 34763 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 34764 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 34765 VexRiscv._zz_41_[16]
.sym 34766 VexRiscv.decode_to_execute_RS2[23]
.sym 34767 $abc$40744$n5422
.sym 34773 VexRiscv.decode_to_execute_RS2[15]
.sym 34774 $abc$40744$n233
.sym 34775 VexRiscv._zz_198_
.sym 34780 VexRiscv.decode_to_execute_RS2[11]
.sym 34782 VexRiscv._zz_323_[7]
.sym 34784 $abc$40744$n5158
.sym 34785 VexRiscv._zz_323_[27]
.sym 34786 VexRiscv._zz_323_[4]
.sym 34787 $abc$40744$n5167
.sym 34789 $abc$40744$n5227
.sym 34794 $abc$40744$n5218
.sym 34795 VexRiscv._zz_323_[24]
.sym 34796 VexRiscv.decode_to_execute_RS2[9]
.sym 34799 VexRiscv._zz_323_[14]
.sym 34802 $abc$40744$n5188
.sym 34808 VexRiscv._zz_198_
.sym 34809 VexRiscv.decode_to_execute_RS2[9]
.sym 34812 $abc$40744$n233
.sym 34814 $abc$40744$n5218
.sym 34815 VexRiscv._zz_323_[24]
.sym 34819 $abc$40744$n233
.sym 34820 $abc$40744$n5188
.sym 34821 VexRiscv._zz_323_[14]
.sym 34824 $abc$40744$n5167
.sym 34826 $abc$40744$n233
.sym 34827 VexRiscv._zz_323_[7]
.sym 34830 VexRiscv._zz_198_
.sym 34832 VexRiscv.decode_to_execute_RS2[15]
.sym 34837 VexRiscv._zz_323_[4]
.sym 34838 $abc$40744$n233
.sym 34839 $abc$40744$n5158
.sym 34843 $abc$40744$n233
.sym 34844 $abc$40744$n5227
.sym 34845 VexRiscv._zz_323_[27]
.sym 34848 VexRiscv.decode_to_execute_RS2[11]
.sym 34851 VexRiscv._zz_198_
.sym 34852 $abc$40744$n2621_$glb_ce
.sym 34853 clk12_$glb_clk
.sym 34855 $abc$40744$n4329_1
.sym 34856 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 34857 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 34858 $abc$40744$n4452_1
.sym 34859 $abc$40744$n4480
.sym 34860 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 34861 $abc$40744$n5548
.sym 34862 $abc$40744$n3721_1
.sym 34863 VexRiscv.decode_to_execute_RS2[15]
.sym 34865 csrbankarray_csrbank2_dat0_w[5]
.sym 34866 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 34867 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 34868 VexRiscv._zz_79_[15]
.sym 34869 slave_sel_r[1]
.sym 34870 basesoc_bus_wishbone_dat_r[6]
.sym 34871 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 34872 $abc$40744$n4261_1
.sym 34873 $abc$40744$n5928
.sym 34874 grant
.sym 34875 VexRiscv._zz_130_[7]
.sym 34876 VexRiscv._zz_16_
.sym 34877 $abc$40744$n4286
.sym 34878 $abc$40744$n6678_1
.sym 34880 VexRiscv._zz_130_[6]
.sym 34881 VexRiscv.decode_to_execute_RS2[18]
.sym 34882 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 34883 slave_sel_r[1]
.sym 34884 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 34885 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 34886 VexRiscv._zz_90_
.sym 34887 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 34888 VexRiscv._zz_50_[14]
.sym 34889 $abc$40744$n6474_1
.sym 34890 VexRiscv._zz_79_[18]
.sym 34897 $abc$40744$n233
.sym 34899 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 34900 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34901 VexRiscv._zz_198_
.sym 34903 VexRiscv.memory_arbitration_isValid
.sym 34904 VexRiscv.decode_to_execute_RS2[13]
.sym 34909 $abc$40744$n4886
.sym 34917 VexRiscv._zz_161_
.sym 34922 VexRiscv.decode_to_execute_RS2[16]
.sym 34923 $abc$40744$n235
.sym 34926 VexRiscv.decode_to_execute_RS2[23]
.sym 34929 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34930 $abc$40744$n233
.sym 34931 $abc$40744$n235
.sym 34932 VexRiscv.memory_arbitration_isValid
.sym 34936 $abc$40744$n4886
.sym 34942 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 34947 VexRiscv._zz_198_
.sym 34949 VexRiscv.decode_to_execute_RS2[13]
.sym 34956 VexRiscv._zz_161_
.sym 34959 VexRiscv._zz_198_
.sym 34961 VexRiscv.decode_to_execute_RS2[16]
.sym 34967 $abc$40744$n4886
.sym 34971 VexRiscv._zz_198_
.sym 34973 VexRiscv.decode_to_execute_RS2[23]
.sym 34976 clk12_$glb_clk
.sym 34977 VexRiscv.reset_$glb_sr
.sym 34978 $abc$40744$n5566
.sym 34979 $abc$40744$n5576
.sym 34980 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 34981 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 34982 VexRiscv._zz_79_[14]
.sym 34983 $abc$40744$n5422
.sym 34984 $abc$40744$n5570
.sym 34985 $abc$40744$n3654
.sym 34986 VexRiscv._zz_162_
.sym 34988 VexRiscv._zz_41_[27]
.sym 34990 VexRiscv._zz_130_[4]
.sym 34991 user_btn1
.sym 34992 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 34993 $abc$40744$n233
.sym 34994 basesoc_uart_phy_tx_busy
.sym 34995 $abc$40744$n3721_1
.sym 34996 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 34997 VexRiscv._zz_191_
.sym 34998 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 34999 $abc$40744$n233
.sym 35000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 35001 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 35003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 35004 VexRiscv._zz_79_[7]
.sym 35005 $abc$40744$n2438
.sym 35006 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 35007 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 35008 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 35009 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 35010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 35011 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 35012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 35013 basesoc_dat_w[4]
.sym 35019 VexRiscv._zz_124_
.sym 35021 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 35022 $abc$40744$n5930
.sym 35026 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 35027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 35029 $abc$40744$n5929
.sym 35030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 35033 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 35034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 35036 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 35039 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35041 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 35044 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 35045 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 35047 $abc$40744$n5928
.sym 35050 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35051 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 35053 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 35054 VexRiscv._zz_124_
.sym 35057 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 35059 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 35060 $abc$40744$n5928
.sym 35061 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 35063 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 35065 $abc$40744$n5929
.sym 35066 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 35067 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 35069 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 35071 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35072 $abc$40744$n5930
.sym 35073 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 35075 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 35077 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 35078 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 35079 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 35081 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 35083 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 35085 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 35087 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 35089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 35090 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 35091 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 35093 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 35095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 35096 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 35097 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 35101 $abc$40744$n5932
.sym 35102 $abc$40744$n5933
.sym 35103 $abc$40744$n6706
.sym 35104 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 35105 $abc$40744$n5934
.sym 35106 $abc$40744$n5580
.sym 35107 $abc$40744$n5936
.sym 35108 $abc$40744$n5935
.sym 35109 VexRiscv._zz_79_[8]
.sym 35110 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 35113 $abc$40744$n235
.sym 35114 $abc$40744$n6473_1
.sym 35115 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 35116 $abc$40744$n5930
.sym 35117 VexRiscv._zz_50_[7]
.sym 35118 $abc$40744$n2644
.sym 35119 $abc$40744$n5004
.sym 35120 VexRiscv._zz_124_
.sym 35121 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 35122 VexRiscv.lastStagePc[2]
.sym 35123 VexRiscv._zz_124_
.sym 35124 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 35125 $abc$40744$n3818
.sym 35126 VexRiscv._zz_191_
.sym 35127 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 35128 VexRiscv.execute_arbitration_isValid
.sym 35129 $abc$40744$n4479_1
.sym 35130 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 35132 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 35133 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 35134 spiflash_bus_dat_r[13]
.sym 35135 VexRiscv.decode_to_execute_RS2[12]
.sym 35136 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35137 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 35145 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 35151 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 35155 $abc$40744$n5931
.sym 35156 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 35158 $abc$40744$n5932
.sym 35160 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 35161 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 35162 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 35163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 35164 $abc$40744$n5936
.sym 35166 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 35167 $abc$40744$n5933
.sym 35168 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 35170 $abc$40744$n5934
.sym 35172 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35173 $abc$40744$n5935
.sym 35174 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 35176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 35177 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 35178 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 35180 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 35182 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 35183 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 35184 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 35186 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 35188 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 35189 $abc$40744$n5931
.sym 35190 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 35192 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 35194 $abc$40744$n5932
.sym 35195 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 35196 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 35198 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 35200 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35201 $abc$40744$n5933
.sym 35202 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 35204 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 35206 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 35207 $abc$40744$n5934
.sym 35208 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 35210 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 35212 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 35213 $abc$40744$n5935
.sym 35214 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 35216 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 35218 $abc$40744$n5936
.sym 35219 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 35220 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 35224 VexRiscv._zz_79_[13]
.sym 35225 $abc$40744$n5939
.sym 35226 VexRiscv._zz_79_[1]
.sym 35227 $abc$40744$n5938
.sym 35228 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 35229 $abc$40744$n4434_1
.sym 35230 $abc$40744$n4831_1
.sym 35231 $abc$40744$n4830_1
.sym 35232 $abc$40744$n3999
.sym 35233 VexRiscv._zz_171_[0]
.sym 35234 VexRiscv._zz_171_[0]
.sym 35235 $abc$40744$n3999
.sym 35236 $abc$40744$n6702_1
.sym 35237 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 35238 VexRiscv.decode_to_execute_RS2[9]
.sym 35239 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 35240 VexRiscv.decode_to_execute_RS2[16]
.sym 35241 $abc$40744$n233
.sym 35242 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 35243 $abc$40744$n5931
.sym 35244 basesoc_uart_phy_storage[22]
.sym 35245 VexRiscv._zz_79_[2]
.sym 35246 VexRiscv.memory_arbitration_isValid
.sym 35247 VexRiscv._zz_171_[1]
.sym 35248 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 35249 VexRiscv._zz_171_[0]
.sym 35250 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 35251 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 35252 VexRiscv._zz_41_[16]
.sym 35253 VexRiscv.decode_to_execute_RS2[26]
.sym 35255 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 35256 VexRiscv._zz_193_
.sym 35257 VexRiscv.decode_to_execute_RS2[23]
.sym 35258 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35259 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 35260 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 35272 $abc$40744$n5939
.sym 35277 $abc$40744$n5937
.sym 35281 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 35282 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 35284 $abc$40744$n5938
.sym 35286 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 35288 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 35290 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35291 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 35292 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35293 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 35296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 35297 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 35299 $abc$40744$n5937
.sym 35300 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35301 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 35303 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 35305 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 35306 $abc$40744$n5938
.sym 35307 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 35309 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 35311 $abc$40744$n5939
.sym 35312 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 35313 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 35315 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 35317 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35318 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 35319 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 35321 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 35323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 35324 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35325 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 35327 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 35329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35330 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 35331 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 35333 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 35335 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 35336 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35337 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 35339 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 35341 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35342 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 35343 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 35347 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 35348 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 35349 $abc$40744$n5230_1
.sym 35350 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35351 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 35352 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 35353 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35354 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 35355 $abc$40744$n4003
.sym 35357 $abc$40744$n5621
.sym 35358 $abc$40744$n4003
.sym 35359 $abc$40744$n4261_1
.sym 35360 $abc$40744$n3719_1
.sym 35364 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 35366 VexRiscv._zz_79_[13]
.sym 35367 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 35368 $abc$40744$n5939
.sym 35369 $abc$40744$n4356_1
.sym 35370 basesoc_ctrl_storage[23]
.sym 35371 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 35372 VexRiscv._zz_32_[1]
.sym 35373 $abc$40744$n5315_1
.sym 35374 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 35375 VexRiscv._zz_50_[14]
.sym 35376 VexRiscv._zz_130_[6]
.sym 35377 VexRiscv.decode_to_execute_RS2[18]
.sym 35378 VexRiscv._zz_41_[8]
.sym 35379 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35380 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 35381 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 35383 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 35390 $abc$40744$n2479
.sym 35394 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35397 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 35400 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35401 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 35402 sys_rst
.sym 35403 user_btn1
.sym 35404 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 35406 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 35410 $abc$40744$n6649
.sym 35413 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 35416 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 35419 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 35420 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 35422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35423 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 35424 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 35426 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 35428 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 35429 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35430 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 35432 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 35434 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35435 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 35436 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 35438 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 35440 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 35441 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35442 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 35444 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 35446 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35447 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 35448 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 35450 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 35452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35453 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 35454 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 35457 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 35458 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 35460 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 35463 sys_rst
.sym 35464 $abc$40744$n6649
.sym 35466 user_btn1
.sym 35467 $abc$40744$n2479
.sym 35468 clk12_$glb_clk
.sym 35470 $abc$40744$n5228_1
.sym 35471 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 35472 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 35473 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 35474 VexRiscv._zz_50_[9]
.sym 35475 $abc$40744$n5454
.sym 35476 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 35477 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 35478 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 35479 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 35480 VexRiscv._zz_288_[7]
.sym 35483 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35484 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 35485 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35486 VexRiscv._zz_200_[6]
.sym 35487 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 35488 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 35490 sys_rst
.sym 35491 VexRiscv._zz_287_[0]
.sym 35492 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 35493 VexRiscv._zz_130_[4]
.sym 35494 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 35495 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 35496 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 35497 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 35498 $abc$40744$n2438
.sym 35499 $abc$40744$n5461
.sym 35500 VexRiscv._zz_41_[27]
.sym 35501 $abc$40744$n4282
.sym 35502 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 35503 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 35504 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 35505 basesoc_dat_w[4]
.sym 35511 $abc$40744$n235
.sym 35512 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 35518 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 35520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 35525 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35526 $abc$40744$n5002
.sym 35527 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 35528 VexRiscv._zz_193_
.sym 35531 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 35533 $abc$40744$n5211_1
.sym 35534 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 35536 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 35538 VexRiscv._zz_288_[7]
.sym 35539 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35541 $abc$40744$n5007
.sym 35542 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 35544 $abc$40744$n5002
.sym 35545 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35546 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 35547 $abc$40744$n5007
.sym 35551 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 35556 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 35557 $abc$40744$n5007
.sym 35558 $abc$40744$n5002
.sym 35559 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35565 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 35568 VexRiscv._zz_288_[7]
.sym 35570 $abc$40744$n5211_1
.sym 35576 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 35580 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 35581 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 35582 $abc$40744$n235
.sym 35583 VexRiscv._zz_193_
.sym 35588 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 35590 $abc$40744$n2586_$glb_ce
.sym 35591 clk12_$glb_clk
.sym 35593 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 35594 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 35595 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 35596 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 35597 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 35598 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 35599 $abc$40744$n5211_1
.sym 35600 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 35601 VexRiscv._zz_288_[0]
.sym 35602 $abc$40744$n5315_1
.sym 35603 $abc$40744$n5315_1
.sym 35604 VexRiscv._zz_288_[0]
.sym 35605 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 35606 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 35608 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 35609 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 35610 $abc$40744$n5274
.sym 35611 $abc$40744$n5283_1
.sym 35612 VexRiscv._zz_288_[3]
.sym 35613 $abc$40744$n4404_1
.sym 35614 $PACKER_VCC_NET
.sym 35615 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 35616 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 35617 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 35618 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 35619 VexRiscv._zz_191_
.sym 35620 VexRiscv._zz_288_[7]
.sym 35621 $abc$40744$n4479_1
.sym 35622 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 35623 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 35624 $abc$40744$n4261_1
.sym 35625 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 35626 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 35627 $abc$40744$n233
.sym 35628 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 35634 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 35636 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 35637 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 35638 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 35641 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 35644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 35654 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 35655 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 35659 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35666 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 35668 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 35669 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 35672 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 35674 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 35676 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 35678 $auto$alumacc.cc:474:replace_alu$4045.C[5]
.sym 35680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 35682 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 35684 $auto$alumacc.cc:474:replace_alu$4045.C[6]
.sym 35687 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 35688 $auto$alumacc.cc:474:replace_alu$4045.C[5]
.sym 35690 $auto$alumacc.cc:474:replace_alu$4045.C[7]
.sym 35693 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 35694 $auto$alumacc.cc:474:replace_alu$4045.C[6]
.sym 35696 $auto$alumacc.cc:474:replace_alu$4045.C[8]
.sym 35698 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35700 $auto$alumacc.cc:474:replace_alu$4045.C[7]
.sym 35702 $auto$alumacc.cc:474:replace_alu$4045.C[9]
.sym 35704 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 35706 $auto$alumacc.cc:474:replace_alu$4045.C[8]
.sym 35708 $auto$alumacc.cc:474:replace_alu$4045.C[10]
.sym 35710 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 35712 $auto$alumacc.cc:474:replace_alu$4045.C[9]
.sym 35717 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 35718 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 35719 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 35720 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 35721 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 35722 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 35723 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 35724 basesoc_ctrl_bus_errors[0]
.sym 35725 $abc$40744$n5
.sym 35728 VexRiscv._zz_288_[8]
.sym 35729 VexRiscv.decode_to_execute_RS2[25]
.sym 35730 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 35731 VexRiscv._zz_41_[10]
.sym 35732 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 35733 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 35734 $abc$40744$n4230_1
.sym 35735 VexRiscv._zz_171_[1]
.sym 35736 VexRiscv._zz_41_[23]
.sym 35737 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 35739 VexRiscv._zz_200_[9]
.sym 35740 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 35741 VexRiscv.decode_to_execute_RS2[23]
.sym 35742 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 35743 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 35744 VexRiscv._zz_41_[16]
.sym 35745 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 35746 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 35747 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 35748 $abc$40744$n5211_1
.sym 35749 VexRiscv.decode_to_execute_RS2[26]
.sym 35750 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 35751 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 35752 $auto$alumacc.cc:474:replace_alu$4045.C[10]
.sym 35757 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 35771 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 35775 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 35776 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 35777 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 35778 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 35784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 35788 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 35789 $auto$alumacc.cc:474:replace_alu$4045.C[11]
.sym 35791 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 35793 $auto$alumacc.cc:474:replace_alu$4045.C[10]
.sym 35795 $auto$alumacc.cc:474:replace_alu$4045.C[12]
.sym 35797 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 35799 $auto$alumacc.cc:474:replace_alu$4045.C[11]
.sym 35801 $auto$alumacc.cc:474:replace_alu$4045.C[13]
.sym 35804 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 35805 $auto$alumacc.cc:474:replace_alu$4045.C[12]
.sym 35807 $auto$alumacc.cc:474:replace_alu$4045.C[14]
.sym 35810 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 35811 $auto$alumacc.cc:474:replace_alu$4045.C[13]
.sym 35813 $auto$alumacc.cc:474:replace_alu$4045.C[15]
.sym 35816 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 35817 $auto$alumacc.cc:474:replace_alu$4045.C[14]
.sym 35819 $auto$alumacc.cc:474:replace_alu$4045.C[16]
.sym 35821 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 35823 $auto$alumacc.cc:474:replace_alu$4045.C[15]
.sym 35825 $auto$alumacc.cc:474:replace_alu$4045.C[17]
.sym 35827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 35829 $auto$alumacc.cc:474:replace_alu$4045.C[16]
.sym 35831 $auto$alumacc.cc:474:replace_alu$4045.C[18]
.sym 35833 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 35835 $auto$alumacc.cc:474:replace_alu$4045.C[17]
.sym 35839 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 35840 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 35841 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 35842 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 35843 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 35844 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 35845 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 35846 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 35848 eventmanager_status_w[0]
.sym 35849 eventmanager_status_w[0]
.sym 35850 $abc$40744$n4230_1
.sym 35851 VexRiscv._zz_200_[6]
.sym 35852 $abc$40744$n5319
.sym 35853 $abc$40744$n5166_1
.sym 35854 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 35855 VexRiscv._zz_41_[9]
.sym 35856 $abc$40744$n2627
.sym 35857 $abc$40744$n5315_1
.sym 35858 grant
.sym 35859 VexRiscv._zz_41_[19]
.sym 35860 $abc$40744$n233
.sym 35863 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 35864 VexRiscv._zz_32_[1]
.sym 35866 VexRiscv._zz_50_[14]
.sym 35867 $abc$40744$n5004
.sym 35868 VexRiscv._zz_288_[2]
.sym 35869 $abc$40744$n5315_1
.sym 35871 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 35872 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 35873 VexRiscv._zz_130_[6]
.sym 35874 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 35875 $auto$alumacc.cc:474:replace_alu$4045.C[18]
.sym 35881 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 35884 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 35887 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 35888 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 35889 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 35891 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35893 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 35908 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 35912 $auto$alumacc.cc:474:replace_alu$4045.C[19]
.sym 35914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 35916 $auto$alumacc.cc:474:replace_alu$4045.C[18]
.sym 35918 $auto$alumacc.cc:474:replace_alu$4045.C[20]
.sym 35921 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 35922 $auto$alumacc.cc:474:replace_alu$4045.C[19]
.sym 35924 $auto$alumacc.cc:474:replace_alu$4045.C[21]
.sym 35927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 35928 $auto$alumacc.cc:474:replace_alu$4045.C[20]
.sym 35930 $auto$alumacc.cc:474:replace_alu$4045.C[22]
.sym 35933 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 35934 $auto$alumacc.cc:474:replace_alu$4045.C[21]
.sym 35936 $auto$alumacc.cc:474:replace_alu$4045.C[23]
.sym 35939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 35940 $auto$alumacc.cc:474:replace_alu$4045.C[22]
.sym 35942 $auto$alumacc.cc:474:replace_alu$4045.C[24]
.sym 35944 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 35946 $auto$alumacc.cc:474:replace_alu$4045.C[23]
.sym 35948 $auto$alumacc.cc:474:replace_alu$4045.C[25]
.sym 35950 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 35952 $auto$alumacc.cc:474:replace_alu$4045.C[24]
.sym 35954 $auto$alumacc.cc:474:replace_alu$4045.C[26]
.sym 35956 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35958 $auto$alumacc.cc:474:replace_alu$4045.C[25]
.sym 35962 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 35963 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 35964 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 35965 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 35966 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 35967 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 35968 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 35969 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 35970 VexRiscv._zz_152_[10]
.sym 35971 VexRiscv._zz_152_[18]
.sym 35972 VexRiscv._zz_152_[18]
.sym 35973 $abc$40744$n3646
.sym 35975 $abc$40744$n2644
.sym 35976 VexRiscv._zz_238_[1]
.sym 35978 VexRiscv._zz_287_[4]
.sym 35979 VexRiscv.CsrPlugin_mepc[27]
.sym 35981 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 35982 $abc$40744$n3772
.sym 35984 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 35985 sys_rst
.sym 35986 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 35987 basesoc_dat_w[5]
.sym 35988 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 35989 VexRiscv._zz_199_
.sym 35990 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 35991 $abc$40744$n5461
.sym 35992 $abc$40744$n4316
.sym 35993 basesoc_dat_w[4]
.sym 35994 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 35995 $abc$40744$n2438
.sym 35996 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 35997 VexRiscv._zz_41_[27]
.sym 35998 $auto$alumacc.cc:474:replace_alu$4045.C[26]
.sym 36005 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 36007 VexRiscv._zz_153_
.sym 36009 $abc$40744$n11
.sym 36014 $abc$40744$n2249
.sym 36017 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 36020 $abc$40744$n5211_1
.sym 36021 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 36025 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 36029 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 36034 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 36035 $auto$alumacc.cc:474:replace_alu$4045.C[27]
.sym 36037 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 36039 $auto$alumacc.cc:474:replace_alu$4045.C[26]
.sym 36041 $auto$alumacc.cc:474:replace_alu$4045.C[28]
.sym 36043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 36045 $auto$alumacc.cc:474:replace_alu$4045.C[27]
.sym 36047 $auto$alumacc.cc:474:replace_alu$4045.C[29]
.sym 36050 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 36051 $auto$alumacc.cc:474:replace_alu$4045.C[28]
.sym 36053 $auto$alumacc.cc:474:replace_alu$4045.C[30]
.sym 36056 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 36057 $auto$alumacc.cc:474:replace_alu$4045.C[29]
.sym 36059 $auto$alumacc.cc:474:replace_alu$4045.C[31]
.sym 36062 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 36063 $auto$alumacc.cc:474:replace_alu$4045.C[30]
.sym 36067 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 36069 $auto$alumacc.cc:474:replace_alu$4045.C[31]
.sym 36072 VexRiscv._zz_153_
.sym 36073 $abc$40744$n5211_1
.sym 36079 $abc$40744$n11
.sym 36082 $abc$40744$n2249
.sym 36083 clk12_$glb_clk
.sym 36085 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 36086 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 36087 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 36088 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 36089 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 36090 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 36091 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 36092 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 36093 basesoc_ctrl_bus_errors[22]
.sym 36098 VexRiscv._zz_194_[24]
.sym 36099 $abc$40744$n4366
.sym 36102 $abc$40744$n2249
.sym 36103 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 36104 VexRiscv._zz_35_[4]
.sym 36105 $abc$40744$n11
.sym 36106 VexRiscv._zz_194_[25]
.sym 36107 VexRiscv._zz_204_
.sym 36108 VexRiscv._zz_79_[21]
.sym 36109 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 36110 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 36111 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 36112 $abc$40744$n233
.sym 36113 $abc$40744$n4479_1
.sym 36114 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 36115 $abc$40744$n233
.sym 36116 VexRiscv._zz_191_
.sym 36117 $abc$40744$n4261_1
.sym 36118 VexRiscv._zz_288_[7]
.sym 36119 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 36120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 36126 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 36127 VexRiscv._zz_193_
.sym 36128 $abc$40744$n233
.sym 36129 $abc$40744$n5007
.sym 36130 $abc$40744$n4025
.sym 36131 VexRiscv._zz_171_[1]
.sym 36134 grant
.sym 36136 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 36137 VexRiscv._zz_41_[10]
.sym 36139 VexRiscv._zz_198_
.sym 36142 $abc$40744$n5002
.sym 36146 VexRiscv._zz_321_
.sym 36147 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36149 VexRiscv._zz_199_
.sym 36150 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 36151 $abc$40744$n4047
.sym 36153 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 36154 VexRiscv._zz_41_[25]
.sym 36155 $abc$40744$n235
.sym 36156 basesoc_vexriscv_ibus_adr[14]
.sym 36157 basesoc_vexriscv_dbus_adr[14]
.sym 36159 $abc$40744$n235
.sym 36160 VexRiscv._zz_193_
.sym 36161 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 36162 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36165 VexRiscv._zz_171_[1]
.sym 36171 $abc$40744$n5002
.sym 36172 $abc$40744$n5007
.sym 36173 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 36174 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 36178 VexRiscv._zz_321_
.sym 36179 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 36180 $abc$40744$n4025
.sym 36184 VexRiscv._zz_41_[25]
.sym 36190 VexRiscv._zz_41_[10]
.sym 36195 VexRiscv._zz_198_
.sym 36196 VexRiscv._zz_171_[1]
.sym 36197 $abc$40744$n4047
.sym 36198 VexRiscv._zz_199_
.sym 36201 grant
.sym 36202 basesoc_vexriscv_dbus_adr[14]
.sym 36203 basesoc_vexriscv_ibus_adr[14]
.sym 36205 $abc$40744$n233
.sym 36206 clk12_$glb_clk
.sym 36208 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 36209 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 36210 VexRiscv._zz_41_[18]
.sym 36211 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 36212 VexRiscv._zz_41_[25]
.sym 36213 VexRiscv._zz_41_[16]
.sym 36214 $abc$40744$n5226_1
.sym 36215 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 36216 VexRiscv._zz_50_[7]
.sym 36217 sys_rst
.sym 36218 sys_rst
.sym 36221 VexRiscv._zz_152_[24]
.sym 36222 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 36223 $abc$40744$n7
.sym 36224 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 36225 $abc$40744$n5007
.sym 36226 VexRiscv._zz_152_[25]
.sym 36227 VexRiscv._zz_171_[1]
.sym 36228 $abc$40744$n2614
.sym 36229 VexRiscv._zz_200_[26]
.sym 36230 VexRiscv._zz_153_
.sym 36231 $abc$40744$n5644
.sym 36232 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 36233 VexRiscv.decode_to_execute_RS2[26]
.sym 36234 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 36235 VexRiscv._zz_41_[16]
.sym 36236 VexRiscv._zz_200_[24]
.sym 36237 VexRiscv.decode_to_execute_RS2[23]
.sym 36238 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 36239 basesoc_ctrl_storage[15]
.sym 36240 basesoc_ctrl_storage[11]
.sym 36241 VexRiscv._zz_330_
.sym 36242 VexRiscv._zz_152_[19]
.sym 36243 $abc$40744$n102
.sym 36249 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 36251 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 36253 VexRiscv.CsrPlugin_mepc[9]
.sym 36254 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 36256 VexRiscv.lastStagePc[9]
.sym 36257 $abc$40744$n235
.sym 36260 $abc$40744$n8240
.sym 36263 $abc$40744$n4317_1
.sym 36265 $abc$40744$n2644
.sym 36266 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 36269 $abc$40744$n4230_1
.sym 36272 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 36276 VexRiscv._zz_191_
.sym 36277 $abc$40744$n5004
.sym 36278 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 36279 VexRiscv.CsrPlugin_mtval[8]
.sym 36280 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 36282 VexRiscv.CsrPlugin_mepc[9]
.sym 36283 $abc$40744$n5004
.sym 36284 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 36290 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 36294 VexRiscv._zz_191_
.sym 36295 $abc$40744$n235
.sym 36296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 36297 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 36300 VexRiscv.CsrPlugin_mtval[8]
.sym 36301 $abc$40744$n4230_1
.sym 36302 $abc$40744$n4317_1
.sym 36307 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 36315 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 36318 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 36324 VexRiscv.lastStagePc[9]
.sym 36325 VexRiscv.CsrPlugin_mepc[9]
.sym 36327 $abc$40744$n2644
.sym 36328 $abc$40744$n8240
.sym 36329 clk12_$glb_clk
.sym 36331 VexRiscv._zz_79_[18]
.sym 36332 $abc$40744$n5303_1
.sym 36333 $abc$40744$n4000
.sym 36334 $abc$40744$n5433_1
.sym 36335 $abc$40744$n4378
.sym 36336 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 36337 $abc$40744$n4379_1
.sym 36338 $abc$40744$n3649
.sym 36339 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 36340 VexRiscv._zz_41_[16]
.sym 36341 csrbankarray_csrbank2_dat0_w[5]
.sym 36343 VexRiscv._zz_79_[29]
.sym 36344 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 36345 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 36346 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 36347 VexRiscv._zz_41_[21]
.sym 36348 VexRiscv._zz_204_
.sym 36349 VexRiscv._zz_200_[25]
.sym 36350 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 36351 VexRiscv._zz_339_
.sym 36352 VexRiscv._zz_200_[21]
.sym 36353 VexRiscv._zz_41_[21]
.sym 36354 VexRiscv._zz_194_[29]
.sym 36355 $abc$40744$n5004
.sym 36356 VexRiscv._zz_288_[1]
.sym 36357 $abc$40744$n4006
.sym 36358 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 36359 $abc$40744$n5004
.sym 36360 VexRiscv._zz_288_[2]
.sym 36361 $abc$40744$n5315_1
.sym 36362 VexRiscv._zz_201_[3]
.sym 36364 VexRiscv._zz_32_[1]
.sym 36365 $abc$40744$n2647
.sym 36366 $abc$40744$n2632
.sym 36374 $abc$40744$n3999
.sym 36375 VexRiscv._zz_201_[8]
.sym 36378 VexRiscv.CsrPlugin_mepc[8]
.sym 36379 VexRiscv._zz_171_[1]
.sym 36380 VexRiscv._zz_152_[8]
.sym 36381 VexRiscv._zz_153_
.sym 36383 $abc$40744$n4316
.sym 36384 $abc$40744$n4228
.sym 36390 $abc$40744$n4000
.sym 36391 $abc$40744$n7
.sym 36394 $abc$40744$n9
.sym 36396 $abc$40744$n3647
.sym 36397 VexRiscv._zz_288_[7]
.sym 36398 VexRiscv._zz_288_[10]
.sym 36399 $abc$40744$n2249
.sym 36401 VexRiscv._zz_171_[0]
.sym 36402 $abc$40744$n3650
.sym 36403 $abc$40744$n4002
.sym 36405 VexRiscv._zz_288_[7]
.sym 36408 $abc$40744$n3647
.sym 36414 $abc$40744$n9
.sym 36417 $abc$40744$n4002
.sym 36418 VexRiscv._zz_288_[10]
.sym 36419 $abc$40744$n4000
.sym 36420 $abc$40744$n3647
.sym 36423 $abc$40744$n7
.sym 36429 $abc$40744$n4316
.sym 36430 VexRiscv._zz_152_[8]
.sym 36431 VexRiscv._zz_171_[0]
.sym 36432 VexRiscv._zz_171_[1]
.sym 36435 VexRiscv._zz_288_[10]
.sym 36436 $abc$40744$n4002
.sym 36437 $abc$40744$n3647
.sym 36438 $abc$40744$n4000
.sym 36441 VexRiscv.CsrPlugin_mepc[8]
.sym 36442 VexRiscv._zz_201_[8]
.sym 36443 $abc$40744$n3999
.sym 36444 $abc$40744$n4228
.sym 36448 VexRiscv._zz_288_[7]
.sym 36449 $abc$40744$n3650
.sym 36450 VexRiscv._zz_153_
.sym 36451 $abc$40744$n2249
.sym 36452 clk12_$glb_clk
.sym 36454 $abc$40744$n3648
.sym 36455 $abc$40744$n4295
.sym 36456 VexRiscv._zz_201_[16]
.sym 36457 $abc$40744$n4001
.sym 36458 $abc$40744$n4488_1
.sym 36459 $abc$40744$n4383_1
.sym 36460 $abc$40744$n3650
.sym 36461 $abc$40744$n4380
.sym 36462 $abc$40744$n4481_1
.sym 36463 VexRiscv._zz_41_[27]
.sym 36467 $abc$40744$n2644
.sym 36468 VexRiscv._zz_330_
.sym 36469 basesoc_vexriscv_ibus_adr[7]
.sym 36470 VexRiscv.CsrPlugin_hadException
.sym 36472 $abc$40744$n3999
.sym 36473 VexRiscv._zz_79_[18]
.sym 36474 VexRiscv._zz_288_[1]
.sym 36475 $abc$40744$n5303_1
.sym 36476 VexRiscv._zz_323_[0]
.sym 36477 VexRiscv._zz_79_[29]
.sym 36478 $abc$40744$n4228
.sym 36479 $abc$40744$n5299_1
.sym 36481 $abc$40744$n2565
.sym 36482 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 36483 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 36484 VexRiscv._zz_288_[10]
.sym 36485 csrbankarray_csrbank2_dat0_w[1]
.sym 36487 basesoc_dat_w[5]
.sym 36488 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 36489 $abc$40744$n5315_1
.sym 36495 $abc$40744$n4634_1
.sym 36497 $abc$40744$n2565
.sym 36499 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 36502 $abc$40744$n3649
.sym 36503 $abc$40744$n3646
.sym 36508 $abc$40744$n4229
.sym 36511 VexRiscv._zz_288_[0]
.sym 36514 VexRiscv._zz_288_[1]
.sym 36516 VexRiscv._zz_288_[1]
.sym 36517 $abc$40744$n4006
.sym 36519 $abc$40744$n3648
.sym 36522 $abc$40744$n4001
.sym 36529 $abc$40744$n3646
.sym 36530 $abc$40744$n4001
.sym 36531 $abc$40744$n3649
.sym 36534 $abc$40744$n3648
.sym 36535 $abc$40744$n4006
.sym 36536 VexRiscv._zz_288_[1]
.sym 36537 VexRiscv._zz_288_[0]
.sym 36540 $abc$40744$n4634_1
.sym 36541 VexRiscv._zz_288_[1]
.sym 36542 VexRiscv._zz_288_[0]
.sym 36549 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 36552 $abc$40744$n4229
.sym 36554 VexRiscv._zz_288_[0]
.sym 36555 VexRiscv._zz_288_[1]
.sym 36558 $abc$40744$n3649
.sym 36560 $abc$40744$n3646
.sym 36561 $abc$40744$n4001
.sym 36564 VexRiscv._zz_288_[0]
.sym 36565 VexRiscv._zz_288_[1]
.sym 36566 $abc$40744$n4229
.sym 36570 VexRiscv._zz_288_[1]
.sym 36571 $abc$40744$n4634_1
.sym 36573 VexRiscv._zz_288_[0]
.sym 36574 $abc$40744$n2565
.sym 36575 clk12_$glb_clk
.sym 36576 VexRiscv.reset_$glb_sr
.sym 36577 $abc$40744$n4808_1
.sym 36578 basesoc_timer0_reload_storage[22]
.sym 36579 $abc$40744$n4807_1
.sym 36580 $abc$40744$n4811_1
.sym 36581 VexRiscv._zz_189_
.sym 36582 $abc$40744$n2632
.sym 36583 $abc$40744$n4385_1
.sym 36584 basesoc_timer0_reload_storage[21]
.sym 36585 $abc$40744$n4228
.sym 36586 VexRiscv.decode_to_execute_RS2[24]
.sym 36590 VexRiscv._zz_194_[31]
.sym 36591 $PACKER_VCC_NET
.sym 36593 VexRiscv.decode_to_execute_RS2[27]
.sym 36594 VexRiscv._zz_330_
.sym 36595 VexRiscv._zz_195_[5]
.sym 36596 VexRiscv._zz_288_[0]
.sym 36597 VexRiscv._zz_288_[3]
.sym 36598 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 36599 $abc$40744$n4228
.sym 36600 VexRiscv._zz_330_
.sym 36601 $abc$40744$n3999
.sym 36605 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 36606 $abc$40744$n4228
.sym 36607 $abc$40744$n2565
.sym 36609 VexRiscv._zz_191_
.sym 36610 $abc$40744$n4230_1
.sym 36611 $abc$40744$n4005
.sym 36619 $abc$40744$n4035
.sym 36620 $abc$40744$n4524
.sym 36622 $abc$40744$n297
.sym 36623 VexRiscv._zz_171_[1]
.sym 36624 $abc$40744$n3650
.sym 36626 $abc$40744$n3648
.sym 36627 $abc$40744$n4295
.sym 36629 $abc$40744$n4006
.sym 36630 $abc$40744$n4228
.sym 36631 VexRiscv.CsrPlugin_mtval[18]
.sym 36632 $abc$40744$n4230_1
.sym 36636 $abc$40744$n4523
.sym 36638 $abc$40744$n3646
.sym 36639 VexRiscv._zz_152_[18]
.sym 36643 VexRiscv._zz_171_[0]
.sym 36645 $abc$40744$n4003
.sym 36646 VexRiscv._zz_337_
.sym 36651 $abc$40744$n3646
.sym 36652 $abc$40744$n3648
.sym 36653 $abc$40744$n3650
.sym 36657 $abc$40744$n3648
.sym 36658 $abc$40744$n3650
.sym 36660 $abc$40744$n4006
.sym 36663 VexRiscv.CsrPlugin_mtval[18]
.sym 36664 $abc$40744$n4230_1
.sym 36665 $abc$40744$n4524
.sym 36669 $abc$40744$n4228
.sym 36670 $abc$40744$n4003
.sym 36675 $abc$40744$n4003
.sym 36678 VexRiscv._zz_337_
.sym 36682 $abc$40744$n4003
.sym 36683 $abc$40744$n4035
.sym 36687 $abc$40744$n4295
.sym 36689 $abc$40744$n4003
.sym 36693 VexRiscv._zz_171_[1]
.sym 36694 VexRiscv._zz_171_[0]
.sym 36695 VexRiscv._zz_152_[18]
.sym 36696 $abc$40744$n4523
.sym 36698 clk12_$glb_clk
.sym 36699 $abc$40744$n297
.sym 36700 $abc$40744$n5301_1
.sym 36701 $abc$40744$n2565
.sym 36702 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 36703 $abc$40744$n5298_1
.sym 36704 VexRiscv._zz_337_
.sym 36705 VexRiscv.CsrPlugin_mstatus_MIE
.sym 36706 $abc$40744$n4810_1
.sym 36707 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 36712 $abc$40744$n2644
.sym 36714 $abc$40744$n2647
.sym 36715 VexRiscv._zz_195_[7]
.sym 36717 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 36718 VexRiscv.lastStagePc[29]
.sym 36720 $abc$40744$n5315_1
.sym 36721 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 36722 VexRiscv._zz_195_[12]
.sym 36723 $abc$40744$n4807_1
.sym 36724 VexRiscv.CsrPlugin_mie_MSIE
.sym 36725 VexRiscv._zz_337_
.sym 36726 VexRiscv.CsrPlugin_mepc[6]
.sym 36727 VexRiscv._zz_152_[19]
.sym 36728 VexRiscv._zz_171_[0]
.sym 36729 VexRiscv.decode_to_execute_RS2[23]
.sym 36730 $abc$40744$n2632
.sym 36731 basesoc_dat_w[2]
.sym 36732 VexRiscv.decode_to_execute_RS2[26]
.sym 36734 VexRiscv._zz_330_
.sym 36735 $PACKER_VCC_NET
.sym 36741 VexRiscv._zz_201_[26]
.sym 36742 $abc$40744$n3999
.sym 36743 VexRiscv._zz_201_[6]
.sym 36744 VexRiscv.CsrPlugin_mepc[6]
.sym 36745 $abc$40744$n4271_1
.sym 36746 VexRiscv.CsrPlugin_mepc[20]
.sym 36750 $abc$40744$n4228
.sym 36751 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 36752 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 36753 VexRiscv.CsrPlugin_mepc[26]
.sym 36758 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 36759 $abc$40744$n5004
.sym 36762 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 36764 VexRiscv.CsrPlugin_mtval[6]
.sym 36768 $abc$40744$n2647
.sym 36769 VexRiscv._zz_337_
.sym 36770 $abc$40744$n4230_1
.sym 36774 $abc$40744$n4228
.sym 36775 $abc$40744$n3999
.sym 36776 VexRiscv._zz_201_[26]
.sym 36777 VexRiscv.CsrPlugin_mepc[26]
.sym 36783 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 36789 VexRiscv._zz_337_
.sym 36793 $abc$40744$n4271_1
.sym 36794 VexRiscv.CsrPlugin_mtval[6]
.sym 36795 $abc$40744$n4230_1
.sym 36798 VexRiscv._zz_201_[6]
.sym 36799 $abc$40744$n3999
.sym 36800 $abc$40744$n4228
.sym 36801 VexRiscv.CsrPlugin_mepc[6]
.sym 36806 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 36810 $abc$40744$n5004
.sym 36811 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 36813 VexRiscv.CsrPlugin_mepc[6]
.sym 36816 VexRiscv.CsrPlugin_mepc[20]
.sym 36817 $abc$40744$n5004
.sym 36818 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 36820 $abc$40744$n2647
.sym 36821 clk12_$glb_clk
.sym 36823 $abc$40744$n4607_1
.sym 36824 VexRiscv.CsrPlugin_mie_MTIE
.sym 36825 VexRiscv.CsrPlugin_mie_MEIE
.sym 36826 $abc$40744$n4292
.sym 36828 $abc$40744$n2571
.sym 36829 VexRiscv.CsrPlugin_mie_MSIE
.sym 36830 $abc$40744$n4294_1
.sym 36832 VexRiscv._zz_41_[17]
.sym 36833 $abc$40744$n5621
.sym 36835 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 36836 VexRiscv._zz_195_[15]
.sym 36837 VexRiscv._zz_195_[20]
.sym 36838 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 36839 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 36840 VexRiscv.CsrPlugin_mepc[3]
.sym 36841 $abc$40744$n3976
.sym 36842 VexRiscv.CsrPlugin_mepc[20]
.sym 36843 $abc$40744$n4270_1
.sym 36844 VexRiscv._zz_336_
.sym 36845 VexRiscv._zz_195_[19]
.sym 36846 $abc$40744$n6009
.sym 36849 VexRiscv._zz_201_[3]
.sym 36853 VexRiscv.CsrPlugin_mtval[21]
.sym 36854 waittimer0_count[2]
.sym 36855 $abc$40744$n5004
.sym 36856 $abc$40744$n148
.sym 36865 VexRiscv._zz_201_[7]
.sym 36866 VexRiscv._zz_196_[27]
.sym 36867 VexRiscv._zz_196_[32]
.sym 36868 VexRiscv._zz_337_
.sym 36873 $abc$40744$n3999
.sym 36876 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 36877 $abc$40744$n4228
.sym 36878 VexRiscv.CsrPlugin_mepc[23]
.sym 36881 $abc$40744$n3999
.sym 36882 $abc$40744$n2565
.sym 36883 VexRiscv.CsrPlugin_mepc[7]
.sym 36884 VexRiscv._zz_201_[23]
.sym 36886 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 36890 VexRiscv._zz_195_[27]
.sym 36892 VexRiscv._zz_336_
.sym 36893 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 36897 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 36903 VexRiscv._zz_336_
.sym 36911 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 36915 VexRiscv._zz_195_[27]
.sym 36917 VexRiscv._zz_196_[32]
.sym 36918 VexRiscv._zz_196_[27]
.sym 36922 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 36930 VexRiscv._zz_337_
.sym 36933 $abc$40744$n4228
.sym 36934 $abc$40744$n3999
.sym 36935 VexRiscv._zz_201_[23]
.sym 36936 VexRiscv.CsrPlugin_mepc[23]
.sym 36939 VexRiscv._zz_201_[7]
.sym 36940 $abc$40744$n3999
.sym 36941 VexRiscv.CsrPlugin_mepc[7]
.sym 36942 $abc$40744$n4228
.sym 36943 $abc$40744$n2565
.sym 36944 clk12_$glb_clk
.sym 36945 VexRiscv.reset_$glb_sr
.sym 36948 $abc$40744$n6674
.sym 36949 $abc$40744$n6676
.sym 36950 $abc$40744$n6678
.sym 36951 $abc$40744$n6680
.sym 36952 $abc$40744$n6682
.sym 36953 $abc$40744$n6684
.sym 36958 VexRiscv._zz_35_[29]
.sym 36959 VexRiscv._zz_313_
.sym 36960 VexRiscv._zz_323_[0]
.sym 36961 VexRiscv.CsrPlugin_mtval[7]
.sym 36962 VexRiscv._zz_316_[0]
.sym 36963 VexRiscv._zz_195_[24]
.sym 36964 VexRiscv._zz_195_[1]
.sym 36965 VexRiscv._zz_195_[14]
.sym 36966 basesoc_dat_w[6]
.sym 36970 waittimer0_count[11]
.sym 36971 waittimer0_count[1]
.sym 36975 basesoc_dat_w[2]
.sym 36978 VexRiscv._zz_336_
.sym 36980 waittimer0_count[4]
.sym 36981 $abc$40744$n2466
.sym 36987 VexRiscv._zz_315_[0]
.sym 36989 $abc$40744$n4542
.sym 36992 VexRiscv._zz_171_[1]
.sym 36997 VexRiscv._zz_152_[19]
.sym 36998 $abc$40744$n235
.sym 37000 VexRiscv._zz_171_[0]
.sym 37001 VexRiscv._zz_195_[32]
.sym 37003 $abc$40744$n4541
.sym 37004 VexRiscv._zz_313_
.sym 37005 $abc$40744$n2633
.sym 37007 VexRiscv._zz_233_
.sym 37008 VexRiscv._zz_191_
.sym 37015 $abc$40744$n4230_1
.sym 37016 $abc$40744$n148
.sym 37017 VexRiscv.CsrPlugin_mtval[19]
.sym 37020 $abc$40744$n4542
.sym 37021 $abc$40744$n4230_1
.sym 37023 VexRiscv.CsrPlugin_mtval[19]
.sym 37026 VexRiscv._zz_191_
.sym 37032 VexRiscv._zz_171_[0]
.sym 37033 VexRiscv._zz_171_[1]
.sym 37034 $abc$40744$n4541
.sym 37035 VexRiscv._zz_152_[19]
.sym 37038 VexRiscv._zz_313_
.sym 37039 VexRiscv._zz_315_[0]
.sym 37040 VexRiscv._zz_195_[32]
.sym 37044 $abc$40744$n235
.sym 37051 $abc$40744$n148
.sym 37066 $abc$40744$n2633
.sym 37067 clk12_$glb_clk
.sym 37068 VexRiscv._zz_233_
.sym 37069 $abc$40744$n6686
.sym 37070 $abc$40744$n6688
.sym 37071 $abc$40744$n6690
.sym 37072 $abc$40744$n6692
.sym 37073 $abc$40744$n6694
.sym 37074 $abc$40744$n6696
.sym 37075 $abc$40744$n6698
.sym 37076 $abc$40744$n6700
.sym 37081 VexRiscv._zz_315_[0]
.sym 37082 $abc$40744$n6682
.sym 37083 VexRiscv.decode_to_execute_RS2[19]
.sym 37084 VexRiscv._zz_330_
.sym 37085 basesoc_timer0_reload_storage[18]
.sym 37087 VexRiscv._zz_195_[16]
.sym 37088 waittimer0_count[0]
.sym 37089 VexRiscv._zz_195_[32]
.sym 37090 VexRiscv._zz_318_[21]
.sym 37091 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 37092 $abc$40744$n6674
.sym 37094 VexRiscv._zz_191_
.sym 37103 VexRiscv.CsrPlugin_mtval[19]
.sym 37111 waittimer0_count[13]
.sym 37112 waittimer0_count[0]
.sym 37114 waittimer0_count[11]
.sym 37115 basesoc_dat_w[5]
.sym 37116 $abc$40744$n3943
.sym 37117 user_btn0
.sym 37119 eventmanager_status_w[0]
.sym 37120 $abc$40744$n3942
.sym 37122 waittimer0_count[2]
.sym 37124 waittimer0_count[9]
.sym 37125 $abc$40744$n3940
.sym 37127 sys_rst
.sym 37128 $abc$40744$n2530
.sym 37129 $abc$40744$n148
.sym 37130 $abc$40744$n158
.sym 37131 waittimer0_count[1]
.sym 37135 basesoc_dat_w[2]
.sym 37136 $abc$40744$n3941
.sym 37137 $abc$40744$n146
.sym 37140 $abc$40744$n3939
.sym 37143 basesoc_dat_w[2]
.sym 37149 $abc$40744$n3939
.sym 37150 $abc$40744$n146
.sym 37151 $abc$40744$n148
.sym 37152 $abc$40744$n3943
.sym 37155 $abc$40744$n158
.sym 37156 waittimer0_count[1]
.sym 37157 waittimer0_count[0]
.sym 37158 waittimer0_count[2]
.sym 37161 user_btn0
.sym 37163 sys_rst
.sym 37164 eventmanager_status_w[0]
.sym 37167 $abc$40744$n146
.sym 37175 basesoc_dat_w[5]
.sym 37179 $abc$40744$n3940
.sym 37180 $abc$40744$n3942
.sym 37182 $abc$40744$n3941
.sym 37185 waittimer0_count[13]
.sym 37187 waittimer0_count[9]
.sym 37188 waittimer0_count[11]
.sym 37189 $abc$40744$n2530
.sym 37190 clk12_$glb_clk
.sym 37191 sys_rst_$glb_sr
.sym 37192 $abc$40744$n6702
.sym 37194 $abc$40744$n3941
.sym 37195 VexRiscv.CsrPlugin_mtval[19]
.sym 37197 VexRiscv.CsrPlugin_mtval[21]
.sym 37198 waittimer0_count[14]
.sym 37204 VexRiscv.CsrPlugin_mepc[5]
.sym 37205 VexRiscv._zz_195_[27]
.sym 37206 clk12
.sym 37207 VexRiscv._zz_195_[18]
.sym 37210 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 37211 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 37213 VexRiscv._zz_195_[20]
.sym 37223 $PACKER_VCC_NET
.sym 37235 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 37236 VexRiscv.CsrPlugin_hadException
.sym 37239 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 37244 $abc$40744$n2644
.sym 37245 $abc$40744$n158
.sym 37274 $abc$40744$n158
.sym 37290 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 37292 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 37293 VexRiscv.CsrPlugin_hadException
.sym 37312 $abc$40744$n2644
.sym 37313 clk12_$glb_clk
.sym 37325 VexRiscv._zz_195_[25]
.sym 37326 $abc$40744$n2466
.sym 37329 waittimer0_count[11]
.sym 37331 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 37334 waittimer0_count[4]
.sym 37341 VexRiscv.CsrPlugin_mtval[21]
.sym 37415 $abc$40744$n2432
.sym 37416 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 37418 regs0
.sym 37419 $abc$40744$n5977
.sym 37420 $abc$40744$n5984_1
.sym 37421 basesoc_uart_phy_rx
.sym 37422 $abc$40744$n5935_1
.sym 37428 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 37429 basesoc_timer0_reload_storage[21]
.sym 37432 spiflash_bus_dat_r[24]
.sym 37433 basesoc_timer0_reload_storage[22]
.sym 37459 $abc$40744$n2442
.sym 37466 basesoc_timer0_value[14]
.sym 37477 basesoc_timer0_value[21]
.sym 37478 basesoc_timer0_value[2]
.sym 37486 basesoc_timer0_value[19]
.sym 37490 basesoc_timer0_value[14]
.sym 37503 basesoc_timer0_value[2]
.sym 37509 basesoc_timer0_value[19]
.sym 37523 basesoc_timer0_value[21]
.sym 37536 $abc$40744$n2442
.sym 37537 clk12_$glb_clk
.sym 37538 sys_rst_$glb_sr
.sym 37543 $abc$40744$n5941
.sym 37544 basesoc_ctrl_reset_reset_r
.sym 37545 basesoc_timer0_value[27]
.sym 37546 basesoc_timer0_value[31]
.sym 37547 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 37548 basesoc_timer0_value[19]
.sym 37549 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 37550 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 37551 $abc$40744$n5985
.sym 37553 VexRiscv.CsrPlugin_mtval[14]
.sym 37554 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 37555 $abc$40744$n3868_1
.sym 37556 basesoc_timer0_value_status[9]
.sym 37557 $abc$40744$n5920_1
.sym 37558 csrbankarray_csrbank3_bitbang0_w[1]
.sym 37559 basesoc_timer0_value[5]
.sym 37560 array_muxed1[13]
.sym 37561 basesoc_timer0_value_status[2]
.sym 37563 $abc$40744$n2430
.sym 37564 $abc$40744$n6458
.sym 37566 basesoc_timer0_value[14]
.sym 37572 basesoc_timer0_value[2]
.sym 37573 $abc$40744$n5935_1
.sym 37580 $abc$40744$n5988_1
.sym 37583 spiflash_bus_dat_r[11]
.sym 37584 basesoc_timer0_eventmanager_status_w
.sym 37592 basesoc_ctrl_reset_reset_r
.sym 37594 $abc$40744$n5923_1
.sym 37595 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 37596 $abc$40744$n3910_1
.sym 37597 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 37598 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 37599 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 37605 basesoc_timer0_load_storage[11]
.sym 37608 $abc$40744$n6762
.sym 37609 basesoc_ctrl_reset_reset_r
.sym 37620 sys_rst
.sym 37621 $abc$40744$n5959
.sym 37622 $abc$40744$n6483_1
.sym 37623 basesoc_timer0_value_status[19]
.sym 37626 basesoc_timer0_load_storage[27]
.sym 37629 $abc$40744$n6485_1
.sym 37631 $abc$40744$n5960_1
.sym 37632 $abc$40744$n5923_1
.sym 37633 spiflash_bus_dat_r[10]
.sym 37636 basesoc_timer0_eventmanager_status_w
.sym 37638 spiflash_bus_dat_r[11]
.sym 37642 basesoc_timer0_zero_old_trigger
.sym 37643 slave_sel_r[1]
.sym 37650 $abc$40744$n3902_1
.sym 37651 $abc$40744$n3894_1
.sym 37659 $abc$40744$n5959
.sym 37660 $abc$40744$n5960_1
.sym 37661 $abc$40744$n3902_1
.sym 37662 basesoc_timer0_load_storage[27]
.sym 37665 sys_rst
.sym 37666 $abc$40744$n3902_1
.sym 37667 $abc$40744$n3894_1
.sym 37671 $abc$40744$n5923_1
.sym 37673 basesoc_timer0_value_status[19]
.sym 37677 spiflash_bus_dat_r[10]
.sym 37678 slave_sel_r[1]
.sym 37679 $abc$40744$n6483_1
.sym 37683 slave_sel_r[1]
.sym 37684 $abc$40744$n6485_1
.sym 37686 spiflash_bus_dat_r[11]
.sym 37696 basesoc_timer0_eventmanager_status_w
.sym 37698 basesoc_timer0_zero_old_trigger
.sym 37700 clk12_$glb_clk
.sym 37701 $abc$40744$n231_$glb_sr
.sym 37702 basesoc_timer0_eventmanager_status_w
.sym 37703 $abc$40744$n5997
.sym 37704 $abc$40744$n6190
.sym 37705 basesoc_timer0_load_storage[10]
.sym 37706 $abc$40744$n5955
.sym 37707 $abc$40744$n5954_1
.sym 37708 $abc$40744$n3902_1
.sym 37709 $abc$40744$n5952_1
.sym 37710 basesoc_timer0_value[3]
.sym 37711 $abc$40744$n6485_1
.sym 37714 basesoc_timer0_reload_storage[2]
.sym 37715 $abc$40744$n5945
.sym 37716 basesoc_adr[3]
.sym 37717 basesoc_timer0_value[31]
.sym 37718 basesoc_timer0_load_storage[17]
.sym 37719 $abc$40744$n6515_1
.sym 37720 array_muxed0[3]
.sym 37721 $abc$40744$n2428
.sym 37722 basesoc_timer0_value[6]
.sym 37723 basesoc_ctrl_reset_reset_r
.sym 37724 basesoc_dat_w[5]
.sym 37725 basesoc_timer0_value[27]
.sym 37726 $abc$40744$n3924_1
.sym 37727 array_muxed1[0]
.sym 37728 basesoc_uart_phy_tx_bitcount[0]
.sym 37729 basesoc_timer0_value_status[1]
.sym 37730 $abc$40744$n3895
.sym 37731 $abc$40744$n6974
.sym 37732 $abc$40744$n6198
.sym 37733 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 37734 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 37735 basesoc_timer0_eventmanager_status_w
.sym 37736 basesoc_uart_phy_tx_bitcount[2]
.sym 37743 $abc$40744$n3913
.sym 37748 basesoc_uart_phy_tx_bitcount[0]
.sym 37750 basesoc_adr[2]
.sym 37752 $abc$40744$n2296
.sym 37754 $abc$40744$n2290
.sym 37755 $abc$40744$n6974
.sym 37756 $abc$40744$n2442
.sym 37758 $PACKER_VCC_NET
.sym 37759 basesoc_timer0_eventmanager_status_w
.sym 37760 $abc$40744$n5997
.sym 37762 $abc$40744$n3910_1
.sym 37765 basesoc_timer0_reload_storage[19]
.sym 37766 basesoc_adr[3]
.sym 37767 $abc$40744$n6970
.sym 37768 $abc$40744$n3812
.sym 37770 basesoc_adr[4]
.sym 37771 $abc$40744$n5996_1
.sym 37772 $abc$40744$n5954_1
.sym 37773 $abc$40744$n6762
.sym 37774 basesoc_timer0_reload_storage[31]
.sym 37776 $PACKER_VCC_NET
.sym 37779 basesoc_uart_phy_tx_bitcount[0]
.sym 37783 $abc$40744$n2296
.sym 37784 $abc$40744$n6974
.sym 37790 $abc$40744$n2442
.sym 37795 basesoc_timer0_reload_storage[19]
.sym 37796 $abc$40744$n6762
.sym 37797 basesoc_timer0_eventmanager_status_w
.sym 37800 $abc$40744$n3812
.sym 37801 basesoc_adr[3]
.sym 37802 basesoc_adr[4]
.sym 37803 basesoc_adr[2]
.sym 37806 $abc$40744$n6970
.sym 37809 $abc$40744$n2296
.sym 37812 basesoc_timer0_reload_storage[31]
.sym 37813 $abc$40744$n5997
.sym 37814 $abc$40744$n3913
.sym 37815 $abc$40744$n5996_1
.sym 37818 $abc$40744$n3910_1
.sym 37819 basesoc_timer0_reload_storage[19]
.sym 37821 $abc$40744$n5954_1
.sym 37822 $abc$40744$n2290
.sym 37823 clk12_$glb_clk
.sym 37824 sys_rst_$glb_sr
.sym 37825 $abc$40744$n5971
.sym 37826 $abc$40744$n5970_1
.sym 37827 basesoc_timer0_value_status[4]
.sym 37828 basesoc_timer0_value_status[31]
.sym 37829 $abc$40744$n3921
.sym 37830 $abc$40744$n3920_1
.sym 37831 basesoc_timer0_value_status[20]
.sym 37832 $abc$40744$n3922_1
.sym 37834 $abc$40744$n3898_1
.sym 37835 $abc$40744$n2565
.sym 37836 VexRiscv._zz_130_[4]
.sym 37837 $abc$40744$n3913
.sym 37838 $abc$40744$n3902_1
.sym 37839 basesoc_uart_phy_tx_bitcount[0]
.sym 37840 basesoc_timer0_load_storage[10]
.sym 37841 basesoc_timer0_value[13]
.sym 37842 basesoc_timer0_value[12]
.sym 37843 $abc$40744$n5957
.sym 37844 array_muxed0[9]
.sym 37845 basesoc_timer0_value_status[27]
.sym 37846 basesoc_adr[2]
.sym 37847 $abc$40744$n5923_1
.sym 37848 array_muxed0[5]
.sym 37849 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 37851 basesoc_timer0_reload_storage[27]
.sym 37852 basesoc_timer0_reload_storage[30]
.sym 37853 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 37854 $abc$40744$n5923_1
.sym 37855 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 37856 basesoc_timer0_reload_storage[20]
.sym 37857 $abc$40744$n5988_1
.sym 37858 basesoc_timer0_load_storage[19]
.sym 37859 basesoc_timer0_load_storage[20]
.sym 37860 basesoc_timer0_load_storage[18]
.sym 37866 $abc$40744$n3973
.sym 37867 basesoc_timer0_en_storage
.sym 37870 $abc$40744$n6771
.sym 37874 basesoc_timer0_eventmanager_status_w
.sym 37875 $abc$40744$n3794
.sym 37876 $abc$40744$n6768
.sym 37879 $abc$40744$n6176
.sym 37883 csrbankarray_csrbank3_bitbang0_w[1]
.sym 37885 basesoc_timer0_load_storage[20]
.sym 37888 $abc$40744$n6178
.sym 37890 basesoc_timer0_load_storage[21]
.sym 37891 basesoc_timer0_reload_storage[21]
.sym 37892 csrbankarray_csrbank3_bitbang0_w[3]
.sym 37894 basesoc_uart_eventmanager_status_w[0]
.sym 37895 basesoc_timer0_reload_storage[22]
.sym 37902 basesoc_uart_eventmanager_status_w[0]
.sym 37906 $abc$40744$n3973
.sym 37907 csrbankarray_csrbank3_bitbang0_w[3]
.sym 37908 $abc$40744$n3794
.sym 37911 basesoc_timer0_reload_storage[22]
.sym 37912 basesoc_timer0_eventmanager_status_w
.sym 37913 $abc$40744$n6771
.sym 37918 $abc$40744$n3973
.sym 37919 csrbankarray_csrbank3_bitbang0_w[1]
.sym 37920 $abc$40744$n3794
.sym 37924 basesoc_timer0_en_storage
.sym 37925 $abc$40744$n6178
.sym 37926 basesoc_timer0_load_storage[21]
.sym 37929 basesoc_timer0_en_storage
.sym 37930 $abc$40744$n6176
.sym 37931 basesoc_timer0_load_storage[20]
.sym 37935 basesoc_timer0_reload_storage[21]
.sym 37936 basesoc_timer0_eventmanager_status_w
.sym 37938 $abc$40744$n6768
.sym 37941 basesoc_timer0_eventmanager_status_w
.sym 37946 clk12_$glb_clk
.sym 37947 sys_rst_$glb_sr
.sym 37948 $abc$40744$n6172
.sym 37949 basesoc_timer0_value[18]
.sym 37950 basesoc_timer0_value[28]
.sym 37951 basesoc_timer0_value[30]
.sym 37952 $abc$40744$n6192_1
.sym 37953 basesoc_timer0_value[23]
.sym 37954 basesoc_timer0_value[4]
.sym 37955 $abc$40744$n6144_1
.sym 37956 $abc$40744$n3973
.sym 37958 VexRiscv._zz_130_[3]
.sym 37959 VexRiscv._zz_79_[1]
.sym 37960 $abc$40744$n6765
.sym 37961 basesoc_dat_w[7]
.sym 37962 $abc$40744$n2296
.sym 37964 $abc$40744$n2565
.sym 37965 basesoc_timer0_value[16]
.sym 37966 $abc$40744$n6771
.sym 37967 basesoc_timer0_value[22]
.sym 37968 $abc$40744$n5920_1
.sym 37969 user_btn1
.sym 37970 basesoc_timer0_value[21]
.sym 37971 $abc$40744$n2278
.sym 37972 $abc$40744$n2308
.sym 37973 basesoc_timer0_reload_storage[31]
.sym 37974 basesoc_ctrl_reset_reset_r
.sym 37975 basesoc_timer0_value[23]
.sym 37976 $abc$40744$n3910_1
.sym 37977 basesoc_timer0_load_storage[21]
.sym 37978 $abc$40744$n3913
.sym 37979 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 37980 basesoc_timer0_value_status[20]
.sym 37981 basesoc_timer0_eventmanager_status_w
.sym 37982 basesoc_adr[4]
.sym 37983 $abc$40744$n2426
.sym 37989 basesoc_timer0_reload_storage[31]
.sym 37991 basesoc_timer0_reload_storage[23]
.sym 37993 $abc$40744$n6795
.sym 37994 $abc$40744$n3910_1
.sym 37997 $abc$40744$n5923_1
.sym 37998 basesoc_timer0_reload_storage[20]
.sym 37999 $abc$40744$n6798
.sym 38000 $abc$40744$n2436
.sym 38002 basesoc_dat_w[3]
.sym 38005 basesoc_timer0_eventmanager_status_w
.sym 38007 basesoc_dat_w[4]
.sym 38009 basesoc_dat_w[7]
.sym 38010 $abc$40744$n6765
.sym 38012 basesoc_timer0_reload_storage[30]
.sym 38013 $abc$40744$n6774
.sym 38015 basesoc_timer0_reload_storage[23]
.sym 38020 basesoc_timer0_value_status[23]
.sym 38023 basesoc_timer0_reload_storage[23]
.sym 38024 basesoc_timer0_eventmanager_status_w
.sym 38025 $abc$40744$n6774
.sym 38029 basesoc_dat_w[4]
.sym 38034 basesoc_dat_w[7]
.sym 38040 $abc$40744$n6798
.sym 38041 basesoc_timer0_reload_storage[31]
.sym 38043 basesoc_timer0_eventmanager_status_w
.sym 38046 $abc$40744$n6795
.sym 38047 basesoc_timer0_reload_storage[30]
.sym 38048 basesoc_timer0_eventmanager_status_w
.sym 38053 basesoc_timer0_eventmanager_status_w
.sym 38054 $abc$40744$n6765
.sym 38055 basesoc_timer0_reload_storage[20]
.sym 38058 basesoc_timer0_value_status[23]
.sym 38059 $abc$40744$n3910_1
.sym 38060 basesoc_timer0_reload_storage[23]
.sym 38061 $abc$40744$n5923_1
.sym 38065 basesoc_dat_w[3]
.sym 38068 $abc$40744$n2436
.sym 38069 clk12_$glb_clk
.sym 38070 sys_rst_$glb_sr
.sym 38071 $abc$40744$n3894_1
.sym 38072 $abc$40744$n6789_1
.sym 38073 $abc$40744$n6444_1
.sym 38074 basesoc_timer0_value[17]
.sym 38075 $abc$40744$n6791_1
.sym 38076 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 38077 $abc$40744$n6170
.sym 38078 $abc$40744$n6787
.sym 38080 VexRiscv.decode_to_execute_RS2[11]
.sym 38081 VexRiscv._zz_130_[5]
.sym 38083 array_muxed0[13]
.sym 38084 $abc$40744$n2509
.sym 38085 $abc$40744$n3815
.sym 38086 $abc$40744$n3794
.sym 38087 basesoc_we
.sym 38088 $abc$40744$n6476_1
.sym 38089 $abc$40744$n2632
.sym 38090 $abc$40744$n6459_1
.sym 38091 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 38092 basesoc_timer0_value[18]
.sym 38093 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 38094 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38095 basesoc_timer0_value[28]
.sym 38096 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 38097 basesoc_timer0_load_storage[11]
.sym 38098 basesoc_dat_w[6]
.sym 38099 $abc$40744$n3988
.sym 38100 VexRiscv.decode_to_execute_RS2[19]
.sym 38101 $abc$40744$n3818
.sym 38102 basesoc_uart_phy_sink_ready
.sym 38103 basesoc_timer0_reload_storage[4]
.sym 38104 basesoc_timer0_reload_storage[28]
.sym 38105 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 38106 basesoc_ctrl_reset_reset_r
.sym 38112 basesoc_bus_wishbone_dat_r[0]
.sym 38113 slave_sel_r[0]
.sym 38114 basesoc_dat_w[1]
.sym 38115 sys_rst
.sym 38116 $abc$40744$n3913
.sym 38117 spiflash_bus_dat_r[0]
.sym 38120 basesoc_dat_w[5]
.sym 38121 slave_sel_r[1]
.sym 38123 $abc$40744$n2428
.sym 38125 basesoc_dat_w[4]
.sym 38128 $abc$40744$n3894_1
.sym 38129 basesoc_timer0_reload_storage[22]
.sym 38132 basesoc_timer0_reload_storage[30]
.sym 38134 $abc$40744$n2436
.sym 38136 $abc$40744$n3910_1
.sym 38137 basesoc_dat_w[7]
.sym 38146 basesoc_dat_w[5]
.sym 38152 basesoc_dat_w[1]
.sym 38159 basesoc_dat_w[7]
.sym 38166 $abc$40744$n2436
.sym 38169 basesoc_timer0_reload_storage[30]
.sym 38170 $abc$40744$n3910_1
.sym 38171 $abc$40744$n3913
.sym 38172 basesoc_timer0_reload_storage[22]
.sym 38176 basesoc_dat_w[4]
.sym 38181 $abc$40744$n3894_1
.sym 38182 $abc$40744$n3910_1
.sym 38184 sys_rst
.sym 38187 slave_sel_r[0]
.sym 38188 basesoc_bus_wishbone_dat_r[0]
.sym 38189 spiflash_bus_dat_r[0]
.sym 38190 slave_sel_r[1]
.sym 38191 $abc$40744$n2428
.sym 38192 clk12_$glb_clk
.sym 38193 sys_rst_$glb_sr
.sym 38194 $abc$40744$n5939_1
.sym 38195 $abc$40744$n3818
.sym 38196 $abc$40744$n6441
.sym 38197 $abc$40744$n3812
.sym 38198 $abc$40744$n3847_1
.sym 38199 $abc$40744$n6440_1
.sym 38200 basesoc_timer0_load_storage[14]
.sym 38201 basesoc_timer0_load_storage[11]
.sym 38202 basesoc_bus_wishbone_dat_r[0]
.sym 38203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 38204 $abc$40744$n2632
.sym 38205 VexRiscv._zz_171_[2]
.sym 38206 $abc$40744$n2276
.sym 38207 basesoc_ctrl_storage[17]
.sym 38208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 38209 sys_rst
.sym 38210 basesoc_ctrl_storage[16]
.sym 38211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 38212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 38213 $abc$40744$n6653_1
.sym 38214 VexRiscv.decode_to_execute_RS2[10]
.sym 38215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 38216 $abc$40744$n3896_1
.sym 38217 $abc$40744$n6444_1
.sym 38218 csrbankarray_csrbank2_dat0_w[7]
.sym 38219 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 38220 VexRiscv.decode_to_execute_RS2[8]
.sym 38221 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 38223 basesoc_timer0_reload_storage[17]
.sym 38224 $abc$40744$n2438
.sym 38225 $abc$40744$n3895
.sym 38226 $abc$40744$n142
.sym 38227 $abc$40744$n2436
.sym 38228 basesoc_dat_w[1]
.sym 38229 basesoc_timer0_value_status[23]
.sym 38235 $abc$40744$n3894_1
.sym 38237 $abc$40744$n6437
.sym 38238 $abc$40744$n6431
.sym 38240 slave_sel[2]
.sym 38243 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 38245 array_muxed1[4]
.sym 38246 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 38248 sys_rst
.sym 38256 $abc$40744$n6440_1
.sym 38257 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 38258 $abc$40744$n3913
.sym 38259 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 38260 $abc$40744$n6523
.sym 38261 $abc$40744$n6433
.sym 38263 $abc$40744$n3847_1
.sym 38270 $abc$40744$n6523
.sym 38271 $abc$40744$n3847_1
.sym 38275 $abc$40744$n6523
.sym 38280 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 38281 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 38282 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 38283 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 38286 $abc$40744$n6433
.sym 38288 $abc$40744$n6431
.sym 38292 $abc$40744$n6437
.sym 38295 $abc$40744$n6440_1
.sym 38300 array_muxed1[4]
.sym 38307 slave_sel[2]
.sym 38311 $abc$40744$n3894_1
.sym 38312 $abc$40744$n3913
.sym 38313 sys_rst
.sym 38315 clk12_$glb_clk
.sym 38316 sys_rst_$glb_sr
.sym 38317 $abc$40744$n6453_1
.sym 38318 $abc$40744$n5879
.sym 38319 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 38320 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 38321 basesoc_bus_wishbone_dat_r[7]
.sym 38322 $abc$40744$n11
.sym 38323 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 38324 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 38327 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 38328 $abc$40744$n4329_1
.sym 38329 VexRiscv._zz_195_[14]
.sym 38330 basesoc_timer0_load_storage[14]
.sym 38331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 38332 $abc$40744$n3812
.sym 38333 basesoc_dat_w[1]
.sym 38334 $abc$40744$n2280
.sym 38335 basesoc_timer0_reload_storage[21]
.sym 38336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 38337 VexRiscv.decode_to_execute_RS2[13]
.sym 38338 $abc$40744$n3818
.sym 38339 $abc$40744$n3811
.sym 38340 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 38341 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 38342 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 38343 VexRiscv._zz_201_[4]
.sym 38344 basesoc_adr[0]
.sym 38345 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 38346 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 38347 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 38348 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 38349 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 38351 VexRiscv.decode_to_execute_RS2[15]
.sym 38352 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 38358 VexRiscv.decode_to_execute_RS2[15]
.sym 38359 $abc$40744$n4050
.sym 38360 VexRiscv.decode_to_execute_RS2[14]
.sym 38361 VexRiscv.decode_to_execute_RS2[18]
.sym 38362 $abc$40744$n4053
.sym 38363 VexRiscv.decode_to_execute_RS2[9]
.sym 38364 $abc$40744$n4051
.sym 38365 VexRiscv.decode_to_execute_RS2[11]
.sym 38367 VexRiscv._zz_130_[1]
.sym 38368 $abc$40744$n4052
.sym 38369 $abc$40744$n4049
.sym 38370 VexRiscv.decode_to_execute_RS2[19]
.sym 38371 VexRiscv._zz_130_[6]
.sym 38372 VexRiscv.decode_to_execute_RS2[17]
.sym 38373 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 38374 VexRiscv.decode_to_execute_RS2[20]
.sym 38375 VexRiscv.decode_to_execute_RS2[10]
.sym 38376 VexRiscv.decode_to_execute_RS2[12]
.sym 38377 VexRiscv._zz_130_[2]
.sym 38378 VexRiscv.decode_to_execute_RS2[21]
.sym 38380 VexRiscv.decode_to_execute_RS2[8]
.sym 38381 VexRiscv._zz_130_[0]
.sym 38382 VexRiscv._zz_130_[7]
.sym 38383 VexRiscv._zz_130_[3]
.sym 38384 VexRiscv._zz_130_[5]
.sym 38385 VexRiscv.CsrPlugin_hadException
.sym 38386 VexRiscv.decode_to_execute_RS2[16]
.sym 38387 VexRiscv.decode_to_execute_RS2[13]
.sym 38388 $abc$40744$n4054
.sym 38389 VexRiscv._zz_130_[4]
.sym 38391 $abc$40744$n4049
.sym 38392 VexRiscv._zz_130_[0]
.sym 38393 VexRiscv._zz_130_[1]
.sym 38394 $abc$40744$n4054
.sym 38397 VexRiscv.decode_to_execute_RS2[18]
.sym 38398 VexRiscv.decode_to_execute_RS2[21]
.sym 38399 VexRiscv.decode_to_execute_RS2[19]
.sym 38400 VexRiscv.decode_to_execute_RS2[20]
.sym 38403 VexRiscv.decode_to_execute_RS2[12]
.sym 38404 VexRiscv.decode_to_execute_RS2[11]
.sym 38405 VexRiscv.decode_to_execute_RS2[13]
.sym 38406 VexRiscv.decode_to_execute_RS2[10]
.sym 38409 $abc$40744$n4050
.sym 38410 $abc$40744$n4051
.sym 38411 $abc$40744$n4052
.sym 38412 $abc$40744$n4053
.sym 38415 VexRiscv._zz_130_[6]
.sym 38416 VexRiscv._zz_130_[7]
.sym 38417 VexRiscv.decode_to_execute_RS2[8]
.sym 38418 VexRiscv.decode_to_execute_RS2[9]
.sym 38424 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 38427 VexRiscv.decode_to_execute_RS2[14]
.sym 38428 VexRiscv.decode_to_execute_RS2[16]
.sym 38429 VexRiscv.decode_to_execute_RS2[15]
.sym 38430 VexRiscv.decode_to_execute_RS2[17]
.sym 38433 VexRiscv._zz_130_[2]
.sym 38434 VexRiscv._zz_130_[4]
.sym 38435 VexRiscv._zz_130_[5]
.sym 38436 VexRiscv._zz_130_[3]
.sym 38437 VexRiscv.CsrPlugin_hadException
.sym 38438 clk12_$glb_clk
.sym 38440 basesoc_timer0_value_status[17]
.sym 38441 $abc$40744$n5888_1
.sym 38442 basesoc_uart_phy_storage[1]
.sym 38443 $abc$40744$n5878
.sym 38444 basesoc_timer0_value_status[12]
.sym 38445 basesoc_timer0_value_status[23]
.sym 38446 $abc$40744$n8240
.sym 38447 VexRiscv._zz_198_
.sym 38448 csrbankarray_csrbank2_dat0_w[1]
.sym 38450 basesoc_timer0_reload_storage[21]
.sym 38451 csrbankarray_csrbank2_dat0_w[1]
.sym 38452 basesoc_uart_phy_storage[15]
.sym 38453 $abc$40744$n128
.sym 38454 VexRiscv.decode_to_execute_RS2[14]
.sym 38455 $abc$40744$n2278
.sym 38456 $PACKER_VCC_NET
.sym 38457 $abc$40744$n3721_1
.sym 38458 basesoc_uart_phy_storage[15]
.sym 38459 VexRiscv.decode_to_execute_RS2[14]
.sym 38460 basesoc_uart_phy_storage[12]
.sym 38461 VexRiscv.decode_to_execute_RS2[11]
.sym 38462 basesoc_adr[0]
.sym 38464 VexRiscv._zz_164_[21]
.sym 38466 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 38467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38468 $abc$40744$n7
.sym 38469 basesoc_vexriscv_dbus_cyc
.sym 38470 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 38471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38472 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 38473 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 38475 basesoc_timer0_value[23]
.sym 38481 $abc$40744$n4048
.sym 38487 sys_rst
.sym 38489 VexRiscv.decode_to_execute_RS2[31]
.sym 38490 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 38491 $abc$40744$n4057
.sym 38492 VexRiscv._zz_124_
.sym 38493 VexRiscv.decode_to_execute_RS2[25]
.sym 38495 VexRiscv._zz_171_[1]
.sym 38497 $abc$40744$n4055
.sym 38498 VexRiscv.decode_to_execute_RS2[26]
.sym 38499 VexRiscv.decode_to_execute_RS2[28]
.sym 38500 basesoc_dat_w[1]
.sym 38501 VexRiscv.decode_to_execute_RS2[22]
.sym 38502 VexRiscv.decode_to_execute_RS2[27]
.sym 38503 VexRiscv.decode_to_execute_RS2[23]
.sym 38504 $abc$40744$n4843
.sym 38505 $abc$40744$n4056
.sym 38506 VexRiscv.decode_to_execute_RS2[29]
.sym 38507 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 38509 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 38511 VexRiscv.decode_to_execute_RS2[24]
.sym 38512 VexRiscv.decode_to_execute_RS2[30]
.sym 38514 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 38515 VexRiscv.decode_to_execute_RS2[31]
.sym 38516 VexRiscv.decode_to_execute_RS2[30]
.sym 38517 VexRiscv._zz_171_[1]
.sym 38520 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 38526 VexRiscv.decode_to_execute_RS2[23]
.sym 38527 VexRiscv.decode_to_execute_RS2[24]
.sym 38528 VexRiscv.decode_to_execute_RS2[22]
.sym 38529 VexRiscv.decode_to_execute_RS2[25]
.sym 38534 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 38535 VexRiscv._zz_124_
.sym 38538 VexRiscv.decode_to_execute_RS2[29]
.sym 38539 VexRiscv.decode_to_execute_RS2[27]
.sym 38540 VexRiscv.decode_to_execute_RS2[28]
.sym 38541 VexRiscv.decode_to_execute_RS2[26]
.sym 38544 $abc$40744$n4056
.sym 38545 $abc$40744$n4048
.sym 38546 $abc$40744$n4057
.sym 38547 $abc$40744$n4055
.sym 38550 sys_rst
.sym 38551 basesoc_dat_w[1]
.sym 38558 $abc$40744$n4843
.sym 38561 clk12_$glb_clk
.sym 38563 $abc$40744$n4286
.sym 38564 $abc$40744$n4308_1
.sym 38565 $abc$40744$n3770
.sym 38566 $abc$40744$n4369
.sym 38567 basesoc_ctrl_storage[24]
.sym 38568 basesoc_ctrl_storage[29]
.sym 38569 $abc$40744$n4839
.sym 38570 $abc$40744$n5929
.sym 38571 $abc$40744$n3774
.sym 38573 spiflash_bus_dat_r[24]
.sym 38574 $abc$40744$n3774
.sym 38575 VexRiscv.decode_to_execute_RS2[31]
.sym 38576 $abc$40744$n8240
.sym 38577 basesoc_uart_phy_storage[26]
.sym 38578 VexRiscv.CsrPlugin_interrupt_valid
.sym 38579 VexRiscv._zz_130_[1]
.sym 38580 VexRiscv._zz_124_
.sym 38581 basesoc_timer0_value[12]
.sym 38582 basesoc_uart_phy_storage[12]
.sym 38583 $abc$40744$n2442
.sym 38584 basesoc_counter[1]
.sym 38585 basesoc_uart_phy_storage[0]
.sym 38586 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 38587 VexRiscv.decode_to_execute_RS2[22]
.sym 38588 VexRiscv._zz_255_[1]
.sym 38589 VexRiscv._zz_255_[1]
.sym 38590 $abc$40744$n2633
.sym 38591 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 38592 VexRiscv.decode_to_execute_RS2[29]
.sym 38593 $abc$40744$n2633
.sym 38594 basesoc_ctrl_reset_reset_r
.sym 38595 $abc$40744$n8240
.sym 38596 $abc$40744$n235
.sym 38597 VexRiscv._zz_198_
.sym 38598 $abc$40744$n4308_1
.sym 38604 $abc$40744$n4471_1
.sym 38606 $abc$40744$n2633
.sym 38607 $abc$40744$n235
.sym 38609 slave_sel_r[0]
.sym 38610 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 38611 $abc$40744$n4308_1
.sym 38612 $abc$40744$n4329_1
.sym 38613 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 38614 VexRiscv._zz_16_
.sym 38615 VexRiscv._zz_191_
.sym 38616 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 38617 $abc$40744$n5421_1
.sym 38618 basesoc_bus_wishbone_dat_r[6]
.sym 38619 slave_sel_r[1]
.sym 38620 VexRiscv.lastStageIsFiring
.sym 38621 $abc$40744$n4330_1
.sym 38622 spiflash_bus_dat_r[6]
.sym 38623 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 38624 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 38625 VexRiscv.memory_arbitration_isValid
.sym 38626 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 38627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38629 $abc$40744$n4470_1
.sym 38630 $abc$40744$n5422
.sym 38631 VexRiscv._zz_29_
.sym 38632 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 38633 $abc$40744$n4261_1
.sym 38634 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 38638 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 38639 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 38640 $abc$40744$n4308_1
.sym 38644 $abc$40744$n4471_1
.sym 38645 $abc$40744$n4330_1
.sym 38649 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 38650 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 38651 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 38652 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 38656 $abc$40744$n5421_1
.sym 38657 $abc$40744$n5422
.sym 38661 VexRiscv._zz_29_
.sym 38662 VexRiscv._zz_16_
.sym 38663 VexRiscv.lastStageIsFiring
.sym 38664 VexRiscv.memory_arbitration_isValid
.sym 38667 $abc$40744$n235
.sym 38668 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 38669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38670 VexRiscv._zz_191_
.sym 38673 $abc$40744$n4470_1
.sym 38674 $abc$40744$n4329_1
.sym 38675 $abc$40744$n4261_1
.sym 38676 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 38679 slave_sel_r[0]
.sym 38680 spiflash_bus_dat_r[6]
.sym 38681 basesoc_bus_wishbone_dat_r[6]
.sym 38682 slave_sel_r[1]
.sym 38683 $abc$40744$n2633
.sym 38684 clk12_$glb_clk
.sym 38686 $abc$40744$n4479_1
.sym 38687 $abc$40744$n4330_1
.sym 38688 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 38689 $abc$40744$n5463
.sym 38690 $abc$40744$n5406_1
.sym 38691 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 38692 $abc$40744$n5418_1
.sym 38693 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 38696 basesoc_timer0_reload_storage[22]
.sym 38697 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 38698 VexRiscv._zz_164_[23]
.sym 38699 $abc$40744$n4839
.sym 38700 $PACKER_GND_NET
.sym 38701 sys_rst
.sym 38702 VexRiscv.decode_to_execute_RS2[10]
.sym 38703 VexRiscv._zz_130_[7]
.sym 38704 VexRiscv._zz_164_[4]
.sym 38705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 38706 sys_rst
.sym 38707 $abc$40744$n4308_1
.sym 38708 VexRiscv.decode_to_execute_RS2[10]
.sym 38709 basesoc_dat_w[5]
.sym 38710 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38711 VexRiscv.memory_arbitration_isValid
.sym 38712 VexRiscv.decode_to_execute_RS2[8]
.sym 38713 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 38714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38715 $abc$40744$n2436
.sym 38716 $abc$40744$n3721_1
.sym 38717 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 38718 $abc$40744$n142
.sym 38719 basesoc_timer0_reload_storage[17]
.sym 38720 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 38721 $abc$40744$n4330_1
.sym 38727 $abc$40744$n4471_1
.sym 38728 $abc$40744$n4308_1
.sym 38729 $abc$40744$n233
.sym 38730 VexRiscv.decode_to_execute_RS2[8]
.sym 38732 VexRiscv._zz_41_[16]
.sym 38736 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38738 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 38739 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 38743 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 38744 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38747 $abc$40744$n235
.sym 38748 VexRiscv._zz_255_[1]
.sym 38749 VexRiscv._zz_90_
.sym 38751 VexRiscv._zz_50_[14]
.sym 38752 $abc$40744$n4330_1
.sym 38755 $abc$40744$n6681_1
.sym 38757 VexRiscv._zz_198_
.sym 38760 $abc$40744$n4330_1
.sym 38761 VexRiscv._zz_50_[14]
.sym 38763 $abc$40744$n6681_1
.sym 38768 VexRiscv._zz_41_[16]
.sym 38774 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 38778 $abc$40744$n4308_1
.sym 38779 $abc$40744$n4330_1
.sym 38780 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 38781 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 38784 $abc$40744$n4471_1
.sym 38785 VexRiscv._zz_255_[1]
.sym 38787 VexRiscv._zz_50_[14]
.sym 38791 VexRiscv._zz_90_
.sym 38797 VexRiscv.decode_to_execute_RS2[8]
.sym 38799 VexRiscv._zz_198_
.sym 38803 $abc$40744$n235
.sym 38804 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38805 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38806 $abc$40744$n233
.sym 38807 clk12_$glb_clk
.sym 38809 $abc$40744$n5397_1
.sym 38810 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38811 VexRiscv._zz_193_
.sym 38812 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 38813 $abc$40744$n235
.sym 38814 $abc$40744$n4331
.sym 38815 VexRiscv._zz_79_[8]
.sym 38816 $abc$40744$n5419
.sym 38817 user_btn1
.sym 38818 basesoc_dat_w[6]
.sym 38819 basesoc_dat_w[6]
.sym 38820 VexRiscv._zz_79_[18]
.sym 38821 $abc$40744$n4329_1
.sym 38822 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 38823 basesoc_uart_phy_storage[18]
.sym 38824 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 38825 VexRiscv._zz_130_[0]
.sym 38826 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 38827 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 38828 $abc$40744$n4479_1
.sym 38829 basesoc_uart_phy_storage[13]
.sym 38831 VexRiscv.execute_arbitration_isValid
.sym 38832 $abc$40744$n233
.sym 38833 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 38834 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 38835 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 38836 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 38837 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 38838 $abc$40744$n2253
.sym 38839 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 38840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 38841 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 38842 $abc$40744$n4261_1
.sym 38843 VexRiscv._zz_201_[4]
.sym 38844 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 38850 $abc$40744$n4329_1
.sym 38851 VexRiscv._zz_193_
.sym 38852 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 38853 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 38855 $abc$40744$n4261_1
.sym 38856 $abc$40744$n6474_1
.sym 38858 slave_sel_r[1]
.sym 38859 VexRiscv.decode_to_execute_RS2[22]
.sym 38861 $abc$40744$n4452_1
.sym 38862 $abc$40744$n6473_1
.sym 38864 VexRiscv.decode_to_execute_RS2[17]
.sym 38866 VexRiscv.memory_arbitration_isValid
.sym 38869 VexRiscv._zz_198_
.sym 38870 VexRiscv.decode_to_execute_RS2[19]
.sym 38874 VexRiscv.lastStageIsFiring
.sym 38875 $abc$40744$n6489_1
.sym 38876 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 38877 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 38878 $abc$40744$n235
.sym 38879 spiflash_bus_dat_r[13]
.sym 38881 VexRiscv.execute_arbitration_isValid
.sym 38884 VexRiscv._zz_198_
.sym 38886 VexRiscv.decode_to_execute_RS2[17]
.sym 38891 VexRiscv._zz_198_
.sym 38892 VexRiscv.decode_to_execute_RS2[22]
.sym 38895 $abc$40744$n6474_1
.sym 38896 $abc$40744$n6473_1
.sym 38901 slave_sel_r[1]
.sym 38902 spiflash_bus_dat_r[13]
.sym 38904 $abc$40744$n6489_1
.sym 38907 $abc$40744$n4452_1
.sym 38908 $abc$40744$n4261_1
.sym 38909 $abc$40744$n4329_1
.sym 38910 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 38913 VexRiscv._zz_193_
.sym 38914 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 38915 $abc$40744$n235
.sym 38916 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 38919 VexRiscv.decode_to_execute_RS2[19]
.sym 38920 VexRiscv._zz_198_
.sym 38925 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 38926 VexRiscv.execute_arbitration_isValid
.sym 38927 VexRiscv.lastStageIsFiring
.sym 38928 VexRiscv.memory_arbitration_isValid
.sym 38930 clk12_$glb_clk
.sym 38931 $abc$40744$n231_$glb_sr
.sym 38932 VexRiscv.memory_arbitration_isValid
.sym 38933 $abc$40744$n4397_1
.sym 38934 $abc$40744$n4818_1
.sym 38935 VexRiscv._zz_79_[0]
.sym 38936 $abc$40744$n6702_1
.sym 38937 $abc$40744$n4819
.sym 38938 $abc$40744$n4827_1
.sym 38939 $abc$40744$n2602
.sym 38942 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 38943 VexRiscv._zz_41_[18]
.sym 38944 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 38945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 38946 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 38947 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 38948 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 38949 $abc$40744$n4261_1
.sym 38951 $abc$40744$n5397_1
.sym 38952 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 38953 VexRiscv._zz_164_[13]
.sym 38954 $abc$40744$n3721_1
.sym 38955 VexRiscv._zz_193_
.sym 38956 $abc$40744$n7
.sym 38957 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 38958 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 38959 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 38960 $abc$40744$n235
.sym 38961 VexRiscv._zz_79_[13]
.sym 38962 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 38963 VexRiscv._zz_255_[1]
.sym 38964 $abc$40744$n6007
.sym 38965 $abc$40744$n3988
.sym 38966 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 38967 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 38973 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 38975 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 38978 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 38979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 38981 $abc$40744$n3794
.sym 38982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38986 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 38989 $abc$40744$n3988
.sym 38991 $abc$40744$n3774
.sym 38994 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 38996 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 38999 csrbankarray_csrbank2_dat0_w[6]
.sym 39001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39002 VexRiscv._zz_198_
.sym 39004 VexRiscv.decode_to_execute_RS2[24]
.sym 39006 $abc$40744$n3774
.sym 39007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 39013 $abc$40744$n3774
.sym 39014 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 39018 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 39019 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 39020 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 39021 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 39024 $abc$40744$n3794
.sym 39025 $abc$40744$n3988
.sym 39026 csrbankarray_csrbank2_dat0_w[6]
.sym 39030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 39031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39032 $abc$40744$n3774
.sym 39037 VexRiscv._zz_198_
.sym 39039 VexRiscv.decode_to_execute_RS2[24]
.sym 39042 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 39043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39044 $abc$40744$n3774
.sym 39048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 39049 $abc$40744$n3774
.sym 39050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39053 clk12_$glb_clk
.sym 39054 sys_rst_$glb_sr
.sym 39055 $abc$40744$n5937
.sym 39056 $abc$40744$n3804
.sym 39057 $abc$40744$n4416_1
.sym 39058 VexRiscv._zz_79_[9]
.sym 39059 $abc$40744$n5415_1
.sym 39060 $abc$40744$n4350_1
.sym 39061 $abc$40744$n4003
.sym 39062 $abc$40744$n118
.sym 39065 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 39066 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 39067 VexRiscv._zz_32_[1]
.sym 39068 VexRiscv._zz_90_
.sym 39069 VexRiscv._zz_164_[7]
.sym 39070 VexRiscv._zz_79_[0]
.sym 39071 VexRiscv._zz_161_
.sym 39072 $abc$40744$n2602
.sym 39073 $abc$40744$n6706
.sym 39074 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 39075 $abc$40744$n2602
.sym 39076 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 39077 $abc$40744$n5315_1
.sym 39078 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 39079 VexRiscv.decode_to_execute_RS2[29]
.sym 39080 $abc$40744$n8240
.sym 39081 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 39082 basesoc_ctrl_reset_reset_r
.sym 39083 VexRiscv.decode_to_execute_RS2[22]
.sym 39084 $abc$40744$n4003
.sym 39085 csrbankarray_csrbank2_dat0_w[6]
.sym 39086 $abc$40744$n4228
.sym 39087 VexRiscv._zz_50_[9]
.sym 39088 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 39089 $abc$40744$n2633
.sym 39090 $abc$40744$n4308_1
.sym 39096 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 39097 $abc$40744$n4308_1
.sym 39101 $abc$40744$n4434_1
.sym 39102 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 39104 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 39105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39106 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 39108 $abc$40744$n3818
.sym 39109 $abc$40744$n4261_1
.sym 39110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39111 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 39112 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 39113 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 39114 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 39116 $abc$40744$n4330_1
.sym 39117 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 39118 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 39119 $abc$40744$n4830_1
.sym 39120 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 39121 csrbankarray_csrbank2_addr0_w[0]
.sym 39122 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 39123 $abc$40744$n4329_1
.sym 39124 $abc$40744$n6007
.sym 39125 $abc$40744$n3988
.sym 39126 $abc$40744$n4831_1
.sym 39127 $abc$40744$n3774
.sym 39129 $abc$40744$n4329_1
.sym 39130 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 39131 $abc$40744$n4261_1
.sym 39132 $abc$40744$n4434_1
.sym 39135 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 39136 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39138 $abc$40744$n3774
.sym 39141 $abc$40744$n4261_1
.sym 39142 $abc$40744$n4831_1
.sym 39143 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 39144 $abc$40744$n4830_1
.sym 39148 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 39149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39150 $abc$40744$n3774
.sym 39153 csrbankarray_csrbank2_addr0_w[0]
.sym 39154 $abc$40744$n3818
.sym 39155 $abc$40744$n3988
.sym 39156 $abc$40744$n6007
.sym 39159 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 39160 $abc$40744$n4330_1
.sym 39161 $abc$40744$n4308_1
.sym 39162 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 39165 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 39166 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 39167 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 39168 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 39171 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 39172 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 39173 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 39174 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 39176 clk12_$glb_clk
.sym 39177 sys_rst_$glb_sr
.sym 39178 basesoc_ctrl_storage[27]
.sym 39179 $abc$40744$n5604
.sym 39180 $abc$40744$n5616
.sym 39181 $abc$40744$n5608
.sym 39182 $abc$40744$n5018_1
.sym 39183 $abc$40744$n5209_1
.sym 39184 $abc$40744$n5610
.sym 39185 $abc$40744$n5606
.sym 39187 $PACKER_GND_NET
.sym 39188 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 39189 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 39190 VexRiscv._zz_79_[13]
.sym 39192 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 39193 $abc$40744$n142
.sym 39194 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 39195 VexRiscv._zz_79_[7]
.sym 39196 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 39197 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 39199 VexRiscv._zz_164_[7]
.sym 39200 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 39202 $abc$40744$n4330_1
.sym 39203 basesoc_timer0_reload_storage[17]
.sym 39204 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 39205 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39206 VexRiscv._zz_191_
.sym 39207 $abc$40744$n4824
.sym 39208 $abc$40744$n2436
.sym 39209 $abc$40744$n142
.sym 39210 VexRiscv._zz_191_
.sym 39211 VexRiscv._zz_288_[1]
.sym 39212 VexRiscv._zz_153_
.sym 39213 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 39221 VexRiscv._zz_287_[0]
.sym 39222 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 39223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 39225 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39233 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39234 $abc$40744$n4192
.sym 39235 VexRiscv._zz_32_[1]
.sym 39237 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 39238 VexRiscv._zz_153_
.sym 39244 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 39245 $abc$40744$n5230_1
.sym 39247 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 39248 $abc$40744$n5209_1
.sym 39252 $abc$40744$n4192
.sym 39253 VexRiscv._zz_153_
.sym 39254 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39255 $abc$40744$n5230_1
.sym 39259 $abc$40744$n5209_1
.sym 39260 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39261 $abc$40744$n4192
.sym 39264 VexRiscv._zz_32_[1]
.sym 39266 VexRiscv._zz_287_[0]
.sym 39267 VexRiscv._zz_153_
.sym 39270 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 39278 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 39282 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 39288 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 39295 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 39298 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 39299 clk12_$glb_clk
.sym 39301 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 39302 $abc$40744$n5620
.sym 39303 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 39304 $abc$40744$n5448
.sym 39305 $abc$40744$n5392
.sym 39306 $abc$40744$n5391_1
.sym 39307 $abc$40744$n5612
.sym 39308 $abc$40744$n5407
.sym 39309 VexRiscv._zz_130_[4]
.sym 39310 $PACKER_VCC_NET
.sym 39311 $abc$40744$n2565
.sym 39313 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39315 VexRiscv._zz_289_[1]
.sym 39316 $abc$40744$n4261_1
.sym 39317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 39319 $abc$40744$n5003
.sym 39320 $abc$40744$n233
.sym 39321 VexRiscv.decode_to_execute_RS2[12]
.sym 39322 VexRiscv._zz_288_[7]
.sym 39324 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 39325 VexRiscv._zz_200_[7]
.sym 39326 VexRiscv._zz_288_[0]
.sym 39327 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 39328 $abc$40744$n5415_1
.sym 39329 basesoc_dat_w[6]
.sym 39330 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 39331 $abc$40744$n2253
.sym 39332 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 39333 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 39334 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 39335 $abc$40744$n4192
.sym 39336 VexRiscv._zz_200_[10]
.sym 39343 $abc$40744$n5283_1
.sym 39344 VexRiscv._zz_289_[3]
.sym 39345 VexRiscv._zz_35_[1]
.sym 39346 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 39347 VexRiscv._zz_32_[1]
.sym 39348 $abc$40744$n5211_1
.sym 39350 VexRiscv._zz_288_[3]
.sym 39353 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39355 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 39358 $abc$40744$n5228_1
.sym 39360 VexRiscv._zz_35_[13]
.sym 39361 $abc$40744$n4192
.sym 39362 VexRiscv._zz_171_[2]
.sym 39364 $abc$40744$n233
.sym 39366 $abc$40744$n235
.sym 39367 $abc$40744$n4824
.sym 39370 VexRiscv._zz_191_
.sym 39371 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 39372 VexRiscv._zz_153_
.sym 39376 VexRiscv._zz_32_[1]
.sym 39377 VexRiscv._zz_171_[2]
.sym 39378 VexRiscv._zz_153_
.sym 39381 $abc$40744$n4192
.sym 39382 $abc$40744$n5228_1
.sym 39383 VexRiscv._zz_153_
.sym 39384 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39387 VexRiscv._zz_289_[3]
.sym 39388 VexRiscv._zz_288_[3]
.sym 39389 $abc$40744$n5211_1
.sym 39390 VexRiscv._zz_32_[1]
.sym 39395 VexRiscv._zz_35_[1]
.sym 39401 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 39405 VexRiscv._zz_191_
.sym 39406 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 39407 $abc$40744$n235
.sym 39408 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 39411 VexRiscv._zz_35_[13]
.sym 39417 $abc$40744$n5283_1
.sym 39418 $abc$40744$n233
.sym 39420 $abc$40744$n4824
.sym 39422 clk12_$glb_clk
.sym 39423 VexRiscv.reset_$glb_sr
.sym 39424 VexRiscv._zz_41_[14]
.sym 39425 VexRiscv._zz_41_[26]
.sym 39426 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 39427 $abc$40744$n5656
.sym 39428 VexRiscv._zz_288_[8]
.sym 39429 VexRiscv._zz_41_[6]
.sym 39430 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 39431 VexRiscv._zz_41_[23]
.sym 39432 VexRiscv._zz_79_[1]
.sym 39433 VexRiscv._zz_130_[3]
.sym 39435 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 39436 VexRiscv._zz_171_[0]
.sym 39438 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 39439 VexRiscv._zz_35_[1]
.sym 39440 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 39441 VexRiscv.CsrPlugin_mepc[27]
.sym 39442 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 39443 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 39445 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 39447 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 39448 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 39449 VexRiscv._zz_288_[8]
.sym 39450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 39451 VexRiscv._zz_32_[1]
.sym 39452 $abc$40744$n235
.sym 39454 $abc$40744$n5660
.sym 39455 $abc$40744$n4292
.sym 39456 VexRiscv._zz_199_
.sym 39457 VexRiscv._zz_41_[14]
.sym 39458 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 39459 VexRiscv._zz_200_[5]
.sym 39468 VexRiscv._zz_288_[2]
.sym 39469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 39471 $abc$40744$n5211_1
.sym 39473 VexRiscv._zz_32_[1]
.sym 39475 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39477 VexRiscv._zz_200_[9]
.sym 39479 VexRiscv._zz_41_[10]
.sym 39482 VexRiscv._zz_41_[8]
.sym 39483 VexRiscv._zz_200_[8]
.sym 39486 VexRiscv._zz_288_[0]
.sym 39488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 39490 VexRiscv._zz_289_[2]
.sym 39494 VexRiscv._zz_41_[9]
.sym 39495 $abc$40744$n4192
.sym 39496 VexRiscv._zz_200_[10]
.sym 39499 $abc$40744$n4192
.sym 39500 VexRiscv._zz_200_[10]
.sym 39501 VexRiscv._zz_41_[10]
.sym 39506 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 39510 VexRiscv._zz_200_[8]
.sym 39511 $abc$40744$n4192
.sym 39513 VexRiscv._zz_41_[8]
.sym 39516 $abc$40744$n4192
.sym 39517 VexRiscv._zz_41_[9]
.sym 39518 VexRiscv._zz_200_[9]
.sym 39523 $abc$40744$n4192
.sym 39525 VexRiscv._zz_288_[0]
.sym 39531 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 39535 $abc$40744$n4192
.sym 39537 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39540 VexRiscv._zz_288_[2]
.sym 39541 VexRiscv._zz_289_[2]
.sym 39542 VexRiscv._zz_32_[1]
.sym 39543 $abc$40744$n5211_1
.sym 39544 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 39545 clk12_$glb_clk
.sym 39547 $abc$40744$n5457
.sym 39548 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 39549 $abc$40744$n5386
.sym 39550 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 39551 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 39552 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 39553 VexRiscv._zz_194_[12]
.sym 39554 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 39556 VexRiscv._zz_130_[5]
.sym 39557 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 39558 VexRiscv.CsrPlugin_mie_MEIE
.sym 39559 VexRiscv._zz_41_[8]
.sym 39560 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 39561 VexRiscv._zz_288_[2]
.sym 39562 VexRiscv._zz_130_[6]
.sym 39563 VexRiscv._zz_41_[15]
.sym 39564 VexRiscv._zz_288_[2]
.sym 39565 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 39566 VexRiscv._zz_289_[4]
.sym 39567 $abc$40744$n4816
.sym 39568 VexRiscv.decode_to_execute_RS2[18]
.sym 39570 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 39571 VexRiscv._zz_35_[13]
.sym 39572 $abc$40744$n4003
.sym 39573 $abc$40744$n4228
.sym 39574 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 39575 basesoc_ctrl_reset_reset_r
.sym 39576 VexRiscv._zz_289_[2]
.sym 39577 csrbankarray_csrbank2_dat0_w[6]
.sym 39578 VexRiscv._zz_323_[0]
.sym 39579 VexRiscv.decode_to_execute_RS2[22]
.sym 39580 $abc$40744$n5211_1
.sym 39581 $abc$40744$n2633
.sym 39582 VexRiscv.decode_to_execute_RS2[29]
.sym 39588 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 39589 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 39590 $abc$40744$n233
.sym 39592 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 39594 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 39595 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 39597 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 39600 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 39602 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 39604 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 39607 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 39609 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 39611 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 39613 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 39615 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 39616 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 39617 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 39620 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 39622 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 39623 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 39626 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 39628 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 39629 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 39630 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 39632 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 39634 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 39635 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 39636 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 39638 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 39640 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 39641 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 39642 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 39644 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 39646 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 39647 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 39648 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 39650 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 39652 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 39653 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 39654 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 39656 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 39658 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 39659 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 39660 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 39662 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 39664 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 39665 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 39666 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 39667 $abc$40744$n233
.sym 39668 clk12_$glb_clk
.sym 39670 $abc$40744$n5224_1
.sym 39671 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 39672 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 39673 VexRiscv._zz_41_[12]
.sym 39674 $abc$40744$n2617
.sym 39675 VexRiscv._zz_287_[4]
.sym 39676 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 39677 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 39678 VexRiscv._zz_171_[2]
.sym 39679 VexRiscv._zz_200_[2]
.sym 39680 $abc$40744$n2632
.sym 39681 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 39682 basesoc_dat_w[5]
.sym 39683 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 39684 $abc$40744$n4853
.sym 39685 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 39687 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 39688 $abc$40744$n2644
.sym 39689 $abc$40744$n5457
.sym 39690 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 39691 $abc$40744$n4316
.sym 39692 VexRiscv._zz_199_
.sym 39693 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 39694 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 39695 basesoc_timer0_reload_storage[17]
.sym 39696 $abc$40744$n2436
.sym 39697 VexRiscv._zz_191_
.sym 39698 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 39699 VexRiscv._zz_288_[1]
.sym 39700 VexRiscv._zz_200_[29]
.sym 39701 $abc$40744$n142
.sym 39702 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 39703 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 39704 VexRiscv._zz_153_
.sym 39705 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 39706 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 39712 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 39713 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 39714 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 39715 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 39717 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 39719 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 39720 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 39722 $abc$40744$n233
.sym 39723 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 39726 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 39728 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 39732 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 39733 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 39735 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 39736 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 39737 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 39742 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 39743 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 39745 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 39746 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 39747 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 39749 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 39751 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 39752 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 39753 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 39755 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 39757 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 39758 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 39759 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 39761 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 39763 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 39764 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 39765 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 39767 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 39769 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 39770 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 39771 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 39773 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 39775 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 39776 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 39777 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 39779 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 39781 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 39782 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 39783 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 39785 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 39787 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 39788 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 39789 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 39790 $abc$40744$n233
.sym 39791 clk12_$glb_clk
.sym 39793 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 39794 VexRiscv._zz_200_[29]
.sym 39795 $abc$40744$n5238_1
.sym 39796 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 39797 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 39798 VexRiscv.decode_to_execute_RS2[29]
.sym 39799 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 39800 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 39801 VexRiscv._zz_152_[3]
.sym 39802 VexRiscv._zz_287_[4]
.sym 39803 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 39804 VexRiscv._zz_152_[3]
.sym 39805 $abc$40744$n4261_1
.sym 39807 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 39809 VexRiscv._zz_288_[7]
.sym 39810 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 39811 VexRiscv._zz_200_[18]
.sym 39812 $abc$40744$n233
.sym 39813 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 39814 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 39815 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 39816 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 39817 VexRiscv._zz_288_[10]
.sym 39819 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 39820 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 39821 $abc$40744$n4025
.sym 39822 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 39823 VexRiscv._zz_255_[1]
.sym 39824 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 39825 $abc$40744$n4843
.sym 39826 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 39827 VexRiscv._zz_35_[9]
.sym 39828 $abc$40744$n4192
.sym 39829 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 39836 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 39837 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 39839 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 39840 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39841 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 39846 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 39848 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39850 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 39852 $abc$40744$n233
.sym 39854 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 39856 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 39861 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 39862 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 39864 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 39865 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 39866 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 39868 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 39869 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 39870 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 39872 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 39874 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 39875 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 39876 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 39878 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 39880 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 39881 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 39882 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 39884 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 39886 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 39887 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 39888 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 39890 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 39892 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39893 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 39894 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 39896 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 39898 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39899 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 39900 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 39902 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 39904 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 39905 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39906 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 39908 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 39910 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 39911 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39912 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 39913 $abc$40744$n233
.sym 39914 clk12_$glb_clk
.sym 39916 $abc$40744$n5464
.sym 39917 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 39918 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 39919 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 39920 $abc$40744$n5455
.sym 39921 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 39922 $abc$40744$n4814
.sym 39923 $abc$40744$n4006
.sym 39925 VexRiscv._zz_152_[19]
.sym 39926 basesoc_timer0_reload_storage[21]
.sym 39927 csrbankarray_csrbank2_dat0_w[1]
.sym 39928 VexRiscv._zz_194_[14]
.sym 39929 VexRiscv._zz_35_[9]
.sym 39930 $abc$40744$n102
.sym 39931 VexRiscv._zz_152_[19]
.sym 39932 VexRiscv._zz_41_[16]
.sym 39935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39936 basesoc_ctrl_storage[15]
.sym 39937 $abc$40744$n5232_1
.sym 39938 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 39939 basesoc_ctrl_storage[11]
.sym 39940 $abc$40744$n235
.sym 39941 VexRiscv._zz_288_[8]
.sym 39942 $abc$40744$n3647
.sym 39943 VexRiscv._zz_32_[1]
.sym 39944 VexRiscv._zz_171_[0]
.sym 39945 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 39946 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 39947 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 39949 VexRiscv._zz_41_[18]
.sym 39950 $abc$40744$n2249
.sym 39951 $abc$40744$n4292
.sym 39952 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 39957 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 39966 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 39968 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 39969 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 39970 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 39971 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 39975 $abc$40744$n233
.sym 39976 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 39979 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39984 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 39987 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39989 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 39991 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39992 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 39993 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 39995 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 39997 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39998 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 39999 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 40001 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 40003 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40004 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 40005 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 40007 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 40009 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 40010 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40011 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 40013 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 40015 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 40016 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40017 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 40019 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 40021 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 40022 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40023 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 40025 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 40027 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40028 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 40029 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 40032 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 40034 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 40035 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 40036 $abc$40744$n233
.sym 40037 clk12_$glb_clk
.sym 40039 $abc$40744$n4716_1
.sym 40040 $abc$40744$n5467
.sym 40041 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 40042 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 40043 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 40044 basesoc_timer0_load_storage[4]
.sym 40045 $abc$40744$n5236_1
.sym 40046 VexRiscv._zz_339_
.sym 40048 spiflash_bus_dat_r[24]
.sym 40049 $abc$40744$n4295
.sym 40051 VexRiscv._zz_194_[8]
.sym 40052 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 40053 array_muxed0[7]
.sym 40054 $abc$40744$n2647
.sym 40055 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 40056 $abc$40744$n4006
.sym 40057 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 40058 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 40061 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 40062 VexRiscv._zz_196_[32]
.sym 40063 VexRiscv._zz_152_[11]
.sym 40064 $abc$40744$n4228
.sym 40065 $abc$40744$n4003
.sym 40066 $abc$40744$n5283_1
.sym 40067 VexRiscv._zz_171_[1]
.sym 40068 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 40069 csrbankarray_csrbank2_dat0_w[6]
.sym 40070 $abc$40744$n4872
.sym 40071 VexRiscv._zz_323_[0]
.sym 40072 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 40073 $abc$40744$n2633
.sym 40074 VexRiscv._zz_35_[13]
.sym 40082 VexRiscv._zz_41_[27]
.sym 40085 VexRiscv._zz_171_[1]
.sym 40086 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 40087 VexRiscv._zz_41_[21]
.sym 40090 VexRiscv._zz_200_[21]
.sym 40091 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40092 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 40094 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 40095 VexRiscv._zz_41_[24]
.sym 40098 $abc$40744$n4192
.sym 40101 VexRiscv._zz_200_[24]
.sym 40103 VexRiscv._zz_153_
.sym 40106 VexRiscv._zz_200_[27]
.sym 40109 VexRiscv._zz_32_[1]
.sym 40110 $abc$40744$n5226_1
.sym 40113 $abc$40744$n4192
.sym 40115 VexRiscv._zz_41_[24]
.sym 40116 VexRiscv._zz_200_[24]
.sym 40119 VexRiscv._zz_41_[21]
.sym 40121 VexRiscv._zz_200_[21]
.sym 40122 $abc$40744$n4192
.sym 40126 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 40131 VexRiscv._zz_200_[27]
.sym 40132 $abc$40744$n4192
.sym 40134 VexRiscv._zz_41_[27]
.sym 40139 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 40143 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 40149 VexRiscv._zz_32_[1]
.sym 40150 VexRiscv._zz_171_[1]
.sym 40152 VexRiscv._zz_153_
.sym 40155 $abc$40744$n5226_1
.sym 40156 $abc$40744$n4192
.sym 40157 VexRiscv._zz_153_
.sym 40158 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40159 $abc$40744$n2586_$glb_ce
.sym 40160 clk12_$glb_clk
.sym 40162 VexRiscv._zz_201_[2]
.sym 40163 VexRiscv._zz_201_[11]
.sym 40164 $abc$40744$n4376
.sym 40165 $abc$40744$n4535
.sym 40166 $abc$40744$n4987
.sym 40167 $abc$40744$n4375_1
.sym 40168 $abc$40744$n4481_1
.sym 40169 $abc$40744$n5442
.sym 40170 basesoc_dat_w[2]
.sym 40171 basesoc_dat_w[1]
.sym 40172 basesoc_timer0_reload_storage[22]
.sym 40173 basesoc_dat_w[2]
.sym 40174 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 40175 VexRiscv._zz_288_[10]
.sym 40176 $abc$40744$n5315_1
.sym 40177 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 40178 $abc$40744$n2438
.sym 40179 $abc$40744$n5061_1
.sym 40180 VexRiscv._zz_41_[18]
.sym 40181 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 40182 basesoc_dat_w[4]
.sym 40183 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 40184 VexRiscv._zz_41_[25]
.sym 40185 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 40186 VexRiscv._zz_41_[22]
.sym 40187 VexRiscv._zz_288_[1]
.sym 40188 $abc$40744$n2436
.sym 40189 VexRiscv._zz_153_
.sym 40190 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 40191 basesoc_timer0_reload_storage[17]
.sym 40192 VexRiscv._zz_153_
.sym 40193 $abc$40744$n4295
.sym 40194 VexRiscv._zz_330_
.sym 40195 VexRiscv._zz_201_[2]
.sym 40196 VexRiscv._zz_339_
.sym 40203 VexRiscv._zz_288_[7]
.sym 40204 $abc$40744$n4261_1
.sym 40206 $abc$40744$n4001
.sym 40207 $abc$40744$n2644
.sym 40208 $abc$40744$n4479_1
.sym 40209 VexRiscv._zz_191_
.sym 40211 VexRiscv._zz_288_[8]
.sym 40212 $abc$40744$n235
.sym 40213 $abc$40744$n5303_1
.sym 40214 $abc$40744$n3647
.sym 40215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 40216 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 40217 $abc$40744$n3650
.sym 40218 VexRiscv._zz_339_
.sym 40221 $abc$40744$n4000
.sym 40222 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 40223 VexRiscv._zz_153_
.sym 40224 $abc$40744$n5299_1
.sym 40225 VexRiscv._zz_288_[9]
.sym 40228 $abc$40744$n4517
.sym 40229 VexRiscv._zz_288_[10]
.sym 40231 VexRiscv._zz_153_
.sym 40232 $abc$40744$n5004
.sym 40233 $abc$40744$n4379_1
.sym 40234 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 40236 $abc$40744$n4517
.sym 40237 $abc$40744$n4261_1
.sym 40238 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 40239 $abc$40744$n4479_1
.sym 40243 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 40245 $abc$40744$n2644
.sym 40249 VexRiscv._zz_288_[8]
.sym 40250 VexRiscv._zz_288_[9]
.sym 40251 $abc$40744$n4001
.sym 40254 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 40255 $abc$40744$n235
.sym 40256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 40257 VexRiscv._zz_191_
.sym 40261 VexRiscv._zz_153_
.sym 40262 $abc$40744$n4000
.sym 40263 $abc$40744$n4379_1
.sym 40266 $abc$40744$n5299_1
.sym 40267 VexRiscv._zz_339_
.sym 40268 $abc$40744$n5303_1
.sym 40269 $abc$40744$n5004
.sym 40272 VexRiscv._zz_288_[7]
.sym 40274 $abc$40744$n3647
.sym 40275 $abc$40744$n3650
.sym 40278 VexRiscv._zz_288_[10]
.sym 40279 VexRiscv._zz_153_
.sym 40280 VexRiscv._zz_288_[8]
.sym 40281 VexRiscv._zz_288_[9]
.sym 40283 clk12_$glb_clk
.sym 40284 VexRiscv.reset_$glb_sr
.sym 40285 $abc$40744$n6008
.sym 40286 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 40287 $abc$40744$n5437
.sym 40288 $abc$40744$n4436_1
.sym 40289 VexRiscv._zz_316_[1]
.sym 40290 VexRiscv._zz_35_[13]
.sym 40291 $abc$40744$n5443
.sym 40292 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 40293 $abc$40744$n4378
.sym 40294 $abc$40744$n4375_1
.sym 40295 basesoc_dat_w[6]
.sym 40297 VexRiscv._zz_191_
.sym 40298 $abc$40744$n3999
.sym 40299 VexRiscv._zz_161_
.sym 40301 $abc$40744$n2633
.sym 40302 $abc$40744$n4381
.sym 40303 VexRiscv._zz_161_
.sym 40304 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 40305 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 40306 $abc$40744$n2565
.sym 40307 $abc$40744$n4689
.sym 40308 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 40309 VexRiscv._zz_35_[29]
.sym 40310 $abc$40744$n4385_1
.sym 40311 $abc$40744$n2565
.sym 40312 $abc$40744$n5433_1
.sym 40313 $abc$40744$n4843
.sym 40314 $abc$40744$n4517
.sym 40315 VexRiscv._zz_255_[1]
.sym 40316 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 40319 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 40320 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 40326 VexRiscv._zz_288_[0]
.sym 40327 VexRiscv._zz_288_[2]
.sym 40328 VexRiscv._zz_201_[16]
.sym 40329 VexRiscv._zz_288_[3]
.sym 40330 $abc$40744$n4228
.sym 40332 $abc$40744$n4006
.sym 40333 $abc$40744$n3649
.sym 40337 VexRiscv._zz_288_[3]
.sym 40340 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 40344 $abc$40744$n2565
.sym 40345 VexRiscv.CsrPlugin_mepc[16]
.sym 40347 VexRiscv._zz_288_[1]
.sym 40350 $abc$40744$n3646
.sym 40352 $abc$40744$n3999
.sym 40353 $abc$40744$n4001
.sym 40356 $abc$40744$n3650
.sym 40359 VexRiscv._zz_288_[3]
.sym 40360 VexRiscv._zz_288_[2]
.sym 40362 $abc$40744$n3649
.sym 40365 $abc$40744$n3650
.sym 40366 $abc$40744$n4006
.sym 40367 $abc$40744$n3649
.sym 40368 $abc$40744$n4001
.sym 40372 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 40377 VexRiscv._zz_288_[2]
.sym 40379 VexRiscv._zz_288_[3]
.sym 40383 $abc$40744$n4228
.sym 40384 $abc$40744$n3999
.sym 40385 VexRiscv._zz_201_[16]
.sym 40386 VexRiscv.CsrPlugin_mepc[16]
.sym 40389 $abc$40744$n3646
.sym 40391 $abc$40744$n3649
.sym 40392 $abc$40744$n4001
.sym 40397 VexRiscv._zz_288_[0]
.sym 40398 VexRiscv._zz_288_[1]
.sym 40401 $abc$40744$n3649
.sym 40402 $abc$40744$n4001
.sym 40403 $abc$40744$n3650
.sym 40404 $abc$40744$n4006
.sym 40405 $abc$40744$n2565
.sym 40406 clk12_$glb_clk
.sym 40407 VexRiscv.reset_$glb_sr
.sym 40408 $abc$40744$n4647
.sym 40409 VexRiscv._zz_36_[21]
.sym 40410 VexRiscv._zz_316_[11]
.sym 40411 basesoc_timer0_reload_storage[16]
.sym 40412 $abc$40744$n4437_1
.sym 40413 $abc$40744$n6030
.sym 40414 $abc$40744$n6028
.sym 40415 $abc$40744$n4701
.sym 40416 VexRiscv._zz_316_[6]
.sym 40417 VexRiscv._zz_35_[13]
.sym 40420 VexRiscv._zz_200_[24]
.sym 40421 VexRiscv._zz_41_[24]
.sym 40422 VexRiscv.CsrPlugin_hadException
.sym 40423 VexRiscv._zz_171_[0]
.sym 40424 VexRiscv._zz_35_[2]
.sym 40425 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 40426 VexRiscv._zz_330_
.sym 40427 $abc$40744$n6008
.sym 40429 VexRiscv.CsrPlugin_hadException
.sym 40430 $abc$40744$n4488_1
.sym 40431 $abc$40744$n4266_1
.sym 40434 $abc$40744$n4377_1
.sym 40435 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 40436 VexRiscv._zz_171_[0]
.sym 40437 VexRiscv._zz_195_[14]
.sym 40438 $abc$40744$n4292
.sym 40439 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 40441 VexRiscv.execute_to_memory_IS_DIV
.sym 40442 VexRiscv.CsrPlugin_mip_MEIP
.sym 40449 $abc$40744$n297
.sym 40452 $abc$40744$n4377_1
.sym 40453 VexRiscv.CsrPlugin_mip_MSIP
.sym 40454 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40455 $abc$40744$n4810_1
.sym 40457 $abc$40744$n4808_1
.sym 40458 $abc$40744$n4005
.sym 40459 $abc$40744$n4809_1
.sym 40460 $abc$40744$n2436
.sym 40461 VexRiscv._zz_189_
.sym 40462 basesoc_dat_w[5]
.sym 40463 VexRiscv._zz_201_[3]
.sym 40464 $abc$40744$n4380
.sym 40468 VexRiscv.CsrPlugin_mip_MEIP
.sym 40469 VexRiscv.CsrPlugin_mie_MSIE
.sym 40473 VexRiscv.CsrPlugin_mie_MEIE
.sym 40476 $abc$40744$n4811_1
.sym 40478 basesoc_dat_w[6]
.sym 40483 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40484 $abc$40744$n4380
.sym 40485 $abc$40744$n4809_1
.sym 40489 basesoc_dat_w[6]
.sym 40494 $abc$40744$n4810_1
.sym 40495 $abc$40744$n4808_1
.sym 40496 $abc$40744$n4811_1
.sym 40500 $abc$40744$n4377_1
.sym 40501 $abc$40744$n297
.sym 40502 VexRiscv._zz_201_[3]
.sym 40503 VexRiscv.CsrPlugin_mip_MSIP
.sym 40507 VexRiscv.CsrPlugin_mie_MEIE
.sym 40509 VexRiscv.CsrPlugin_mip_MEIP
.sym 40512 VexRiscv._zz_189_
.sym 40513 VexRiscv.CsrPlugin_mie_MSIE
.sym 40514 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40515 VexRiscv.CsrPlugin_mip_MSIP
.sym 40518 $abc$40744$n4005
.sym 40519 VexRiscv.CsrPlugin_mip_MEIP
.sym 40520 $abc$40744$n297
.sym 40521 VexRiscv.CsrPlugin_mie_MEIE
.sym 40527 basesoc_dat_w[5]
.sym 40528 $abc$40744$n2436
.sym 40529 clk12_$glb_clk
.sym 40530 sys_rst_$glb_sr
.sym 40531 VexRiscv._zz_35_[18]
.sym 40532 $abc$40744$n4520
.sym 40533 $abc$40744$n4671
.sym 40534 $abc$40744$n4521
.sym 40535 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 40536 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 40537 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 40538 $abc$40744$n5434
.sym 40543 VexRiscv._zz_318_[13]
.sym 40544 $abc$40744$n6028
.sym 40545 $abc$40744$n4809_1
.sym 40546 $abc$40744$n8241
.sym 40547 VexRiscv._zz_195_[28]
.sym 40548 $abc$40744$n4701
.sym 40549 $abc$40744$n3936
.sym 40550 $abc$40744$n4647
.sym 40551 VexRiscv._zz_152_[21]
.sym 40552 VexRiscv._zz_288_[1]
.sym 40553 VexRiscv._zz_195_[7]
.sym 40555 basesoc_ctrl_reset_reset_r
.sym 40557 $abc$40744$n4003
.sym 40558 $abc$40744$n2633
.sym 40559 VexRiscv._zz_323_[0]
.sym 40560 $abc$40744$n4384
.sym 40561 VexRiscv._zz_194_[11]
.sym 40564 VexRiscv._zz_35_[18]
.sym 40565 csrbankarray_csrbank2_dat0_w[6]
.sym 40566 VexRiscv._zz_171_[1]
.sym 40573 VexRiscv._zz_171_[1]
.sym 40574 $abc$40744$n4807_1
.sym 40575 $abc$40744$n4003
.sym 40576 $abc$40744$n4384
.sym 40578 VexRiscv.CsrPlugin_mie_MSIE
.sym 40582 VexRiscv._zz_336_
.sym 40583 $abc$40744$n5298_1
.sym 40584 $abc$40744$n3999
.sym 40585 $abc$40744$n4843
.sym 40586 VexRiscv.CsrPlugin_mepc[3]
.sym 40588 VexRiscv._zz_35_[18]
.sym 40589 $abc$40744$n4005
.sym 40592 $abc$40744$n5004
.sym 40593 VexRiscv._zz_171_[0]
.sym 40594 $abc$40744$n5299_1
.sym 40595 $abc$40744$n2644
.sym 40596 $abc$40744$n5301_1
.sym 40598 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 40599 VexRiscv._zz_152_[3]
.sym 40600 VexRiscv._zz_337_
.sym 40601 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40606 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 40607 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40608 $abc$40744$n2644
.sym 40611 $abc$40744$n3999
.sym 40613 $abc$40744$n4003
.sym 40614 $abc$40744$n4843
.sym 40617 $abc$40744$n5004
.sym 40618 $abc$40744$n5301_1
.sym 40619 $abc$40744$n5299_1
.sym 40620 VexRiscv._zz_336_
.sym 40623 $abc$40744$n2644
.sym 40624 VexRiscv.CsrPlugin_mstatus_MIE
.sym 40625 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 40626 $abc$40744$n5004
.sym 40629 $abc$40744$n4807_1
.sym 40630 VexRiscv._zz_171_[1]
.sym 40631 VexRiscv._zz_152_[3]
.sym 40632 VexRiscv._zz_171_[0]
.sym 40635 VexRiscv._zz_337_
.sym 40636 $abc$40744$n5299_1
.sym 40638 $abc$40744$n5298_1
.sym 40641 VexRiscv.CsrPlugin_mie_MSIE
.sym 40642 $abc$40744$n4005
.sym 40643 $abc$40744$n4384
.sym 40644 VexRiscv.CsrPlugin_mepc[3]
.sym 40650 VexRiscv._zz_35_[18]
.sym 40652 clk12_$glb_clk
.sym 40653 VexRiscv.reset_$glb_sr
.sym 40654 $abc$40744$n4613_1
.sym 40655 $abc$40744$n4722_1
.sym 40656 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 40657 csrbankarray_csrbank2_dat0_w[6]
.sym 40658 VexRiscv._zz_35_[29]
.sym 40659 VexRiscv._zz_316_[0]
.sym 40660 $abc$40744$n4846_1
.sym 40661 $abc$40744$n6006
.sym 40663 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 40666 VexRiscv._zz_195_[10]
.sym 40667 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 40668 VexRiscv._zz_195_[11]
.sym 40669 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 40671 VexRiscv._zz_318_[18]
.sym 40672 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 40673 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 40674 csrbankarray_csrbank2_dat0_w[1]
.sym 40675 $abc$40744$n3638
.sym 40676 basesoc_vexriscv_dbus_adr[6]
.sym 40677 VexRiscv._zz_336_
.sym 40678 basesoc_timer0_reload_storage[17]
.sym 40679 VexRiscv._zz_330_
.sym 40685 $abc$40744$n2436
.sym 40686 VexRiscv._zz_41_[22]
.sym 40687 $abc$40744$n3983
.sym 40688 VexRiscv._zz_339_
.sym 40695 $abc$40744$n4230_1
.sym 40697 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 40698 $abc$40744$n4005
.sym 40699 VexRiscv._zz_337_
.sym 40700 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 40701 VexRiscv.CsrPlugin_mtval[7]
.sym 40702 $abc$40744$n4293_1
.sym 40704 VexRiscv.CsrPlugin_mie_MTIE
.sym 40713 $abc$40744$n2571
.sym 40714 VexRiscv._zz_339_
.sym 40716 $abc$40744$n4295
.sym 40717 $abc$40744$n4003
.sym 40718 $abc$40744$n4294_1
.sym 40721 VexRiscv._zz_255_[1]
.sym 40723 VexRiscv._zz_336_
.sym 40724 $abc$40744$n4843
.sym 40729 VexRiscv._zz_255_[1]
.sym 40731 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 40734 VexRiscv._zz_336_
.sym 40743 VexRiscv._zz_339_
.sym 40746 $abc$40744$n4294_1
.sym 40747 $abc$40744$n4230_1
.sym 40748 $abc$40744$n4293_1
.sym 40749 VexRiscv.CsrPlugin_mtval[7]
.sym 40758 $abc$40744$n4005
.sym 40759 $abc$40744$n4003
.sym 40761 $abc$40744$n4843
.sym 40764 VexRiscv._zz_337_
.sym 40770 $abc$40744$n4005
.sym 40771 VexRiscv.CsrPlugin_mie_MTIE
.sym 40772 $abc$40744$n4295
.sym 40773 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 40774 $abc$40744$n2571
.sym 40775 clk12_$glb_clk
.sym 40776 VexRiscv.reset_$glb_sr
.sym 40779 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 40780 $abc$40744$n4595_1
.sym 40781 VexRiscv._zz_315_[0]
.sym 40782 basesoc_timer0_reload_storage[18]
.sym 40783 basesoc_timer0_reload_storage[17]
.sym 40790 VexRiscv._zz_195_[21]
.sym 40791 $abc$40744$n4228
.sym 40792 VexRiscv._zz_79_[23]
.sym 40793 $abc$40744$n4230_1
.sym 40794 $abc$40744$n6006
.sym 40795 VexRiscv._zz_195_[26]
.sym 40797 VexRiscv.CsrPlugin_mepc[7]
.sym 40798 VexRiscv._zz_161_
.sym 40799 VexRiscv._zz_35_[0]
.sym 40800 $abc$40744$n4614_1
.sym 40801 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 40802 $abc$40744$n6698
.sym 40803 $abc$40744$n6680
.sym 40804 $abc$40744$n4292
.sym 40805 VexRiscv._zz_35_[29]
.sym 40806 waittimer0_count[3]
.sym 40807 VexRiscv._zz_255_[1]
.sym 40808 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 40809 $abc$40744$n154
.sym 40810 $abc$40744$n4843
.sym 40811 $abc$40744$n2565
.sym 40812 $abc$40744$n6692
.sym 40818 waittimer0_count[0]
.sym 40820 $PACKER_VCC_NET
.sym 40822 waittimer0_count[3]
.sym 40823 waittimer0_count[7]
.sym 40828 $PACKER_VCC_NET
.sym 40829 waittimer0_count[2]
.sym 40838 waittimer0_count[6]
.sym 40842 waittimer0_count[1]
.sym 40845 waittimer0_count[4]
.sym 40848 waittimer0_count[5]
.sym 40850 $nextpnr_ICESTORM_LC_7$O
.sym 40853 waittimer0_count[0]
.sym 40856 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 40858 $PACKER_VCC_NET
.sym 40859 waittimer0_count[1]
.sym 40862 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 40864 $PACKER_VCC_NET
.sym 40865 waittimer0_count[2]
.sym 40866 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 40868 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 40870 waittimer0_count[3]
.sym 40871 $PACKER_VCC_NET
.sym 40872 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 40874 $auto$alumacc.cc:474:replace_alu$4024.C[5]
.sym 40876 $PACKER_VCC_NET
.sym 40877 waittimer0_count[4]
.sym 40878 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 40880 $auto$alumacc.cc:474:replace_alu$4024.C[6]
.sym 40882 $PACKER_VCC_NET
.sym 40883 waittimer0_count[5]
.sym 40884 $auto$alumacc.cc:474:replace_alu$4024.C[5]
.sym 40886 $auto$alumacc.cc:474:replace_alu$4024.C[7]
.sym 40888 $PACKER_VCC_NET
.sym 40889 waittimer0_count[6]
.sym 40890 $auto$alumacc.cc:474:replace_alu$4024.C[6]
.sym 40892 $auto$alumacc.cc:474:replace_alu$4024.C[8]
.sym 40894 $PACKER_VCC_NET
.sym 40895 waittimer0_count[7]
.sym 40896 $auto$alumacc.cc:474:replace_alu$4024.C[7]
.sym 40900 waittimer0_count[12]
.sym 40901 $abc$40744$n152
.sym 40902 waittimer0_count[15]
.sym 40903 $abc$40744$n3943
.sym 40904 $abc$40744$n156
.sym 40905 waittimer0_count[10]
.sym 40906 $abc$40744$n150
.sym 40907 $abc$40744$n148
.sym 40908 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 40913 VexRiscv._zz_313_
.sym 40914 VexRiscv.CsrPlugin_mepc[6]
.sym 40915 VexRiscv._zz_330_
.sym 40916 VexRiscv._zz_171_[0]
.sym 40917 VexRiscv._zz_195_[31]
.sym 40918 VexRiscv.decode_to_execute_RS2[23]
.sym 40919 VexRiscv._zz_195_[23]
.sym 40920 basesoc_dat_w[2]
.sym 40923 VexRiscv.decode_to_execute_RS2[26]
.sym 40924 basesoc_dat_w[1]
.sym 40927 $abc$40744$n6676
.sym 40934 waittimer0_count[5]
.sym 40936 $auto$alumacc.cc:474:replace_alu$4024.C[8]
.sym 40949 waittimer0_count[9]
.sym 40950 waittimer0_count[13]
.sym 40953 waittimer0_count[11]
.sym 40955 waittimer0_count[14]
.sym 40959 waittimer0_count[15]
.sym 40960 $PACKER_VCC_NET
.sym 40964 waittimer0_count[8]
.sym 40965 waittimer0_count[12]
.sym 40968 $PACKER_VCC_NET
.sym 40970 waittimer0_count[10]
.sym 40973 $auto$alumacc.cc:474:replace_alu$4024.C[9]
.sym 40975 waittimer0_count[8]
.sym 40976 $PACKER_VCC_NET
.sym 40977 $auto$alumacc.cc:474:replace_alu$4024.C[8]
.sym 40979 $auto$alumacc.cc:474:replace_alu$4024.C[10]
.sym 40981 $PACKER_VCC_NET
.sym 40982 waittimer0_count[9]
.sym 40983 $auto$alumacc.cc:474:replace_alu$4024.C[9]
.sym 40985 $auto$alumacc.cc:474:replace_alu$4024.C[11]
.sym 40987 $PACKER_VCC_NET
.sym 40988 waittimer0_count[10]
.sym 40989 $auto$alumacc.cc:474:replace_alu$4024.C[10]
.sym 40991 $auto$alumacc.cc:474:replace_alu$4024.C[12]
.sym 40993 $PACKER_VCC_NET
.sym 40994 waittimer0_count[11]
.sym 40995 $auto$alumacc.cc:474:replace_alu$4024.C[11]
.sym 40997 $auto$alumacc.cc:474:replace_alu$4024.C[13]
.sym 40999 waittimer0_count[12]
.sym 41000 $PACKER_VCC_NET
.sym 41001 $auto$alumacc.cc:474:replace_alu$4024.C[12]
.sym 41003 $auto$alumacc.cc:474:replace_alu$4024.C[14]
.sym 41005 waittimer0_count[13]
.sym 41006 $PACKER_VCC_NET
.sym 41007 $auto$alumacc.cc:474:replace_alu$4024.C[13]
.sym 41009 $auto$alumacc.cc:474:replace_alu$4024.C[15]
.sym 41011 waittimer0_count[14]
.sym 41012 $PACKER_VCC_NET
.sym 41013 $auto$alumacc.cc:474:replace_alu$4024.C[14]
.sym 41015 $auto$alumacc.cc:474:replace_alu$4024.C[16]
.sym 41017 waittimer0_count[15]
.sym 41018 $PACKER_VCC_NET
.sym 41019 $auto$alumacc.cc:474:replace_alu$4024.C[15]
.sym 41025 waittimer0_count[3]
.sym 41026 waittimer0_count[5]
.sym 41030 waittimer0_count[8]
.sym 41032 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 41035 waittimer0_count[9]
.sym 41036 waittimer0_count[13]
.sym 41038 $abc$40744$n8241
.sym 41039 VexRiscv._zz_195_[27]
.sym 41040 $abc$40744$n148
.sym 41042 VexRiscv.CsrPlugin_mepc[28]
.sym 41043 $abc$40744$n2466
.sym 41044 sys_rst
.sym 41059 $auto$alumacc.cc:474:replace_alu$4024.C[16]
.sym 41065 waittimer0_count[16]
.sym 41068 waittimer0_count[4]
.sym 41073 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 41078 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 41082 VexRiscv.CsrPlugin_hadException
.sym 41083 waittimer0_count[5]
.sym 41086 $PACKER_VCC_NET
.sym 41090 waittimer0_count[3]
.sym 41092 $abc$40744$n154
.sym 41095 waittimer0_count[8]
.sym 41098 waittimer0_count[16]
.sym 41099 $PACKER_VCC_NET
.sym 41100 $auto$alumacc.cc:474:replace_alu$4024.C[16]
.sym 41109 waittimer0_count[8]
.sym 41110 waittimer0_count[5]
.sym 41111 waittimer0_count[4]
.sym 41112 waittimer0_count[3]
.sym 41118 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 41127 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 41136 $abc$40744$n154
.sym 41143 VexRiscv.CsrPlugin_hadException
.sym 41144 clk12_$glb_clk
.sym 41155 waittimer0_count[11]
.sym 41157 waittimer0_count[4]
.sym 41160 $abc$40744$n2466
.sym 41162 VexRiscv._zz_195_[17]
.sym 41164 VexRiscv._zz_195_[15]
.sym 41246 $abc$40744$n3929
.sym 41247 $abc$40744$n2424
.sym 41248 $abc$40744$n6146
.sym 41249 $abc$40744$n3925
.sym 41250 $abc$40744$n3926
.sym 41251 basesoc_timer0_load_storage[2]
.sym 41252 $abc$40744$n3927
.sym 41253 $abc$40744$n5936_1
.sym 41258 $abc$40744$n5939_1
.sym 41259 basesoc_timer0_value[19]
.sym 41263 basesoc_timer0_reload_storage[18]
.sym 41264 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 41265 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 41266 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 41268 basesoc_ctrl_reset_reset_r
.sym 41273 basesoc_ctrl_reset_reset_r
.sym 41292 basesoc_timer0_value_status[9]
.sym 41293 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 41296 basesoc_timer0_value_status[14]
.sym 41299 $abc$40744$n5985
.sym 41300 $abc$40744$n5988_1
.sym 41301 sys_rst
.sym 41303 $abc$40744$n5920_1
.sym 41305 $abc$40744$n5923_1
.sym 41307 regs0
.sym 41309 serial_rx
.sym 41310 basesoc_timer0_reload_storage[5]
.sym 41311 $abc$40744$n5936_1
.sym 41313 $abc$40744$n3894_1
.sym 41316 $abc$40744$n5939_1
.sym 41318 $abc$40744$n3904_1
.sym 41319 basesoc_timer0_value_status[21]
.sym 41321 sys_rst
.sym 41322 $abc$40744$n3904_1
.sym 41323 $abc$40744$n3894_1
.sym 41327 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 41341 serial_rx
.sym 41345 basesoc_timer0_value_status[21]
.sym 41346 $abc$40744$n3904_1
.sym 41347 basesoc_timer0_reload_storage[5]
.sym 41348 $abc$40744$n5923_1
.sym 41351 basesoc_timer0_value_status[14]
.sym 41352 $abc$40744$n5920_1
.sym 41353 $abc$40744$n5988_1
.sym 41354 $abc$40744$n5985
.sym 41358 regs0
.sym 41363 $abc$40744$n5939_1
.sym 41364 basesoc_timer0_value_status[9]
.sym 41365 $abc$40744$n5936_1
.sym 41366 $abc$40744$n5920_1
.sym 41368 clk12_$glb_clk
.sym 41376 $abc$40744$n6711
.sym 41377 $abc$40744$n6714
.sym 41378 $abc$40744$n6717
.sym 41379 $abc$40744$n6720
.sym 41380 $abc$40744$n6723
.sym 41381 $abc$40744$n6726
.sym 41384 $abc$40744$n5970_1
.sym 41385 basesoc_timer0_value_status[12]
.sym 41386 $abc$40744$n2432
.sym 41387 $PACKER_VCC_NET
.sym 41388 $abc$40744$n6974
.sym 41389 basesoc_timer0_value[9]
.sym 41390 basesoc_timer0_value_status[1]
.sym 41391 $abc$40744$n6493_1
.sym 41392 $abc$40744$n6467_1
.sym 41393 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 41394 $abc$40744$n6491_1
.sym 41395 $abc$40744$n2424
.sym 41396 basesoc_timer0_eventmanager_status_w
.sym 41397 $abc$40744$n6146
.sym 41403 basesoc_uart_phy_rx
.sym 41407 $abc$40744$n3894_1
.sym 41408 basesoc_timer0_value_status[17]
.sym 41409 $PACKER_VCC_NET
.sym 41411 $PACKER_VCC_NET
.sym 41412 basesoc_dat_w[2]
.sym 41413 basesoc_timer0_value[19]
.sym 41414 basesoc_timer0_value[8]
.sym 41415 $abc$40744$n5923_1
.sym 41416 $abc$40744$n5925_1
.sym 41423 $abc$40744$n3900_1
.sym 41426 $abc$40744$n2424
.sym 41428 basesoc_timer0_en_storage
.sym 41429 serial_rx
.sym 41430 $abc$40744$n3925
.sym 41434 basesoc_timer0_eventmanager_status_w
.sym 41435 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 41437 basesoc_timer0_value_status[31]
.sym 41439 basesoc_ctrl_reset_reset_r
.sym 41452 basesoc_timer0_en_storage
.sym 41453 basesoc_timer0_load_storage[19]
.sym 41456 $abc$40744$n5940_1
.sym 41458 $abc$40744$n5952_1
.sym 41459 $abc$40744$n5989
.sym 41460 $abc$40744$n5990_1
.sym 41461 $abc$40744$n6190
.sym 41462 $abc$40744$n5935_1
.sym 41464 $abc$40744$n5984_1
.sym 41466 basesoc_timer0_load_storage[17]
.sym 41467 $abc$40744$n5941
.sym 41468 basesoc_timer0_load_storage[31]
.sym 41469 $abc$40744$n6198
.sym 41470 $abc$40744$n6174_1
.sym 41471 $abc$40744$n5925_1
.sym 41472 array_muxed1[0]
.sym 41474 basesoc_timer0_value_status[1]
.sym 41475 $abc$40744$n3895
.sym 41477 $abc$40744$n3900_1
.sym 41478 basesoc_timer0_load_storage[27]
.sym 41482 $abc$40744$n5958_1
.sym 41484 $abc$40744$n5925_1
.sym 41485 $abc$40744$n3900_1
.sym 41486 basesoc_timer0_load_storage[17]
.sym 41487 basesoc_timer0_value_status[1]
.sym 41490 array_muxed1[0]
.sym 41496 basesoc_timer0_load_storage[27]
.sym 41497 basesoc_timer0_en_storage
.sym 41499 $abc$40744$n6190
.sym 41502 basesoc_timer0_en_storage
.sym 41503 $abc$40744$n6198
.sym 41504 basesoc_timer0_load_storage[31]
.sym 41508 $abc$40744$n5958_1
.sym 41509 $abc$40744$n5952_1
.sym 41511 $abc$40744$n3895
.sym 41514 basesoc_timer0_en_storage
.sym 41515 basesoc_timer0_load_storage[19]
.sym 41516 $abc$40744$n6174_1
.sym 41520 $abc$40744$n5941
.sym 41521 $abc$40744$n3895
.sym 41522 $abc$40744$n5935_1
.sym 41523 $abc$40744$n5940_1
.sym 41526 $abc$40744$n3895
.sym 41527 $abc$40744$n5984_1
.sym 41528 $abc$40744$n5989
.sym 41529 $abc$40744$n5990_1
.sym 41531 clk12_$glb_clk
.sym 41532 sys_rst_$glb_sr
.sym 41533 $abc$40744$n6729
.sym 41534 $abc$40744$n6732
.sym 41535 $abc$40744$n6735
.sym 41536 $abc$40744$n6738
.sym 41537 $abc$40744$n6741
.sym 41538 $abc$40744$n6744
.sym 41539 $abc$40744$n6747
.sym 41540 $abc$40744$n6750
.sym 41543 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 41545 basesoc_timer0_value[2]
.sym 41546 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 41547 spiflash_bus_dat_r[11]
.sym 41548 $abc$40744$n6714
.sym 41549 basesoc_timer0_load_storage[19]
.sym 41550 array_muxed0[8]
.sym 41551 basesoc_timer0_load_storage[18]
.sym 41552 $abc$40744$n5940_1
.sym 41553 basesoc_timer0_value[5]
.sym 41554 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 41555 $abc$40744$n5989
.sym 41556 $abc$40744$n5990_1
.sym 41557 basesoc_timer0_load_storage[30]
.sym 41558 basesoc_timer0_value[27]
.sym 41559 $abc$40744$n6774
.sym 41560 basesoc_timer0_value[31]
.sym 41561 $abc$40744$n6717
.sym 41562 basesoc_timer0_reload_storage[7]
.sym 41563 basesoc_timer0_value[30]
.sym 41564 $abc$40744$n6786
.sym 41565 $abc$40744$n6723
.sym 41566 $abc$40744$n6789
.sym 41574 basesoc_dat_w[2]
.sym 41575 $abc$40744$n5956_1
.sym 41576 $abc$40744$n2426
.sym 41577 basesoc_timer0_value_status[27]
.sym 41578 basesoc_timer0_reload_storage[7]
.sym 41579 $abc$40744$n3920_1
.sym 41580 $abc$40744$n6786
.sym 41581 $abc$40744$n5953
.sym 41582 $abc$40744$n3904_1
.sym 41583 $abc$40744$n5957
.sym 41584 $abc$40744$n3898_1
.sym 41585 basesoc_timer0_load_storage[11]
.sym 41587 $abc$40744$n3913
.sym 41589 $abc$40744$n3900_1
.sym 41590 basesoc_timer0_eventmanager_status_w
.sym 41593 basesoc_adr[4]
.sym 41594 $abc$40744$n5955
.sym 41595 basesoc_timer0_load_storage[19]
.sym 41596 $abc$40744$n3925
.sym 41598 $abc$40744$n3792
.sym 41601 $abc$40744$n5932_1
.sym 41602 basesoc_timer0_value_status[31]
.sym 41604 basesoc_timer0_reload_storage[27]
.sym 41607 $abc$40744$n3925
.sym 41610 $abc$40744$n3920_1
.sym 41613 $abc$40744$n3904_1
.sym 41614 $abc$40744$n5932_1
.sym 41615 basesoc_timer0_value_status[31]
.sym 41616 basesoc_timer0_reload_storage[7]
.sym 41619 basesoc_timer0_eventmanager_status_w
.sym 41621 $abc$40744$n6786
.sym 41622 basesoc_timer0_reload_storage[27]
.sym 41626 basesoc_dat_w[2]
.sym 41631 $abc$40744$n3913
.sym 41632 basesoc_timer0_reload_storage[27]
.sym 41633 $abc$40744$n5932_1
.sym 41634 basesoc_timer0_value_status[27]
.sym 41637 basesoc_timer0_load_storage[19]
.sym 41638 basesoc_timer0_load_storage[11]
.sym 41639 $abc$40744$n3898_1
.sym 41640 $abc$40744$n3900_1
.sym 41644 basesoc_adr[4]
.sym 41646 $abc$40744$n3792
.sym 41649 $abc$40744$n5956_1
.sym 41650 $abc$40744$n5955
.sym 41651 $abc$40744$n5953
.sym 41652 $abc$40744$n5957
.sym 41653 $abc$40744$n2426
.sym 41654 clk12_$glb_clk
.sym 41655 sys_rst_$glb_sr
.sym 41656 $abc$40744$n6753
.sym 41657 $abc$40744$n6756
.sym 41658 $abc$40744$n6759
.sym 41659 $abc$40744$n6762
.sym 41660 $abc$40744$n6765
.sym 41661 $abc$40744$n6768
.sym 41662 $abc$40744$n6771
.sym 41663 $abc$40744$n6774
.sym 41664 $abc$40744$n3904_1
.sym 41665 $abc$40744$n6744
.sym 41666 basesoc_ctrl_reset_reset_r
.sym 41668 basesoc_dat_w[2]
.sym 41669 $abc$40744$n5956_1
.sym 41670 $abc$40744$n2503
.sym 41671 $abc$40744$n3910_1
.sym 41672 $abc$40744$n2426
.sym 41673 array_muxed1[24]
.sym 41674 $abc$40744$n2426
.sym 41675 array_muxed0[12]
.sym 41676 $abc$40744$n6327_1
.sym 41677 basesoc_timer0_value[9]
.sym 41678 array_muxed1[17]
.sym 41679 basesoc_timer0_load_storage[21]
.sym 41680 $abc$40744$n3894_1
.sym 41681 $abc$40744$n3896_1
.sym 41682 $PACKER_VCC_NET
.sym 41683 basesoc_timer0_value[19]
.sym 41684 $abc$40744$n3792
.sym 41685 basesoc_timer0_value_status[17]
.sym 41686 basesoc_timer0_value[17]
.sym 41687 basesoc_timer0_value[8]
.sym 41688 $PACKER_VCC_NET
.sym 41690 basesoc_timer0_value_status[28]
.sym 41691 $abc$40744$n6756
.sym 41697 $abc$40744$n5971
.sym 41698 $abc$40744$n5925_1
.sym 41699 basesoc_timer0_value_status[4]
.sym 41701 basesoc_timer0_value[21]
.sym 41702 basesoc_timer0_value[23]
.sym 41703 basesoc_timer0_value[4]
.sym 41704 basesoc_timer0_value[17]
.sym 41705 basesoc_timer0_value[22]
.sym 41706 basesoc_timer0_value[18]
.sym 41707 $abc$40744$n3923
.sym 41708 $abc$40744$n5920_1
.sym 41709 $abc$40744$n3924_1
.sym 41710 basesoc_timer0_value[20]
.sym 41711 basesoc_timer0_value[16]
.sym 41712 $abc$40744$n3922_1
.sym 41715 $abc$40744$n2442
.sym 41716 basesoc_timer0_value_status[12]
.sym 41717 $abc$40744$n3921
.sym 41719 basesoc_timer0_value[19]
.sym 41720 basesoc_timer0_value[31]
.sym 41723 $abc$40744$n3900_1
.sym 41724 basesoc_timer0_load_storage[20]
.sym 41730 basesoc_timer0_value_status[4]
.sym 41731 $abc$40744$n5925_1
.sym 41732 $abc$40744$n5920_1
.sym 41733 basesoc_timer0_value_status[12]
.sym 41737 $abc$40744$n5971
.sym 41738 $abc$40744$n3900_1
.sym 41739 basesoc_timer0_load_storage[20]
.sym 41744 basesoc_timer0_value[4]
.sym 41748 basesoc_timer0_value[31]
.sym 41754 basesoc_timer0_value[20]
.sym 41755 basesoc_timer0_value[23]
.sym 41756 basesoc_timer0_value[21]
.sym 41757 basesoc_timer0_value[22]
.sym 41760 $abc$40744$n3923
.sym 41761 $abc$40744$n3921
.sym 41762 $abc$40744$n3924_1
.sym 41763 $abc$40744$n3922_1
.sym 41768 basesoc_timer0_value[20]
.sym 41772 basesoc_timer0_value[16]
.sym 41773 basesoc_timer0_value[18]
.sym 41774 basesoc_timer0_value[17]
.sym 41775 basesoc_timer0_value[19]
.sym 41776 $abc$40744$n2442
.sym 41777 clk12_$glb_clk
.sym 41778 sys_rst_$glb_sr
.sym 41779 $abc$40744$n6777
.sym 41780 $abc$40744$n6780
.sym 41781 $abc$40744$n6783
.sym 41782 $abc$40744$n6786
.sym 41783 $abc$40744$n6789
.sym 41784 $abc$40744$n6792
.sym 41785 $abc$40744$n6795
.sym 41786 $abc$40744$n6798
.sym 41787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 41788 basesoc_timer0_reload_storage[16]
.sym 41789 basesoc_timer0_reload_storage[16]
.sym 41790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 41791 basesoc_uart_eventmanager_status_w[0]
.sym 41792 basesoc_timer0_value[28]
.sym 41793 $abc$40744$n3923
.sym 41794 $abc$40744$n6762
.sym 41795 $PACKER_GND_NET
.sym 41796 basesoc_timer0_reload_storage[4]
.sym 41797 basesoc_ctrl_reset_reset_r
.sym 41798 $abc$40744$n3988
.sym 41799 $abc$40744$n3815
.sym 41800 basesoc_uart_tx_fifo_wrport_we
.sym 41801 basesoc_dat_w[6]
.sym 41802 $abc$40744$n5925_1
.sym 41803 $abc$40744$n2424
.sym 41804 basesoc_dat_w[3]
.sym 41805 $abc$40744$n3818
.sym 41807 basesoc_timer0_load_storage[11]
.sym 41808 $abc$40744$n3894_1
.sym 41809 $abc$40744$n3900_1
.sym 41810 basesoc_adr[4]
.sym 41811 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 41812 basesoc_uart_phy_tx_busy
.sym 41813 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 41814 $abc$40744$n6780
.sym 41820 $abc$40744$n6182
.sym 41822 $abc$40744$n6759
.sym 41824 $abc$40744$n6196
.sym 41828 basesoc_timer0_eventmanager_status_w
.sym 41829 basesoc_timer0_load_storage[30]
.sym 41832 $abc$40744$n6192_1
.sym 41833 $abc$40744$n6717
.sym 41835 basesoc_timer0_load_storage[18]
.sym 41836 $abc$40744$n6789
.sym 41837 basesoc_timer0_reload_storage[18]
.sym 41839 basesoc_timer0_en_storage
.sym 41840 basesoc_timer0_reload_storage[4]
.sym 41844 $abc$40744$n6172
.sym 41845 basesoc_timer0_load_storage[28]
.sym 41846 basesoc_timer0_load_storage[23]
.sym 41848 basesoc_timer0_load_storage[4]
.sym 41849 basesoc_timer0_reload_storage[28]
.sym 41851 $abc$40744$n6144_1
.sym 41853 $abc$40744$n6759
.sym 41854 basesoc_timer0_eventmanager_status_w
.sym 41856 basesoc_timer0_reload_storage[18]
.sym 41859 basesoc_timer0_en_storage
.sym 41860 basesoc_timer0_load_storage[18]
.sym 41861 $abc$40744$n6172
.sym 41866 basesoc_timer0_en_storage
.sym 41867 basesoc_timer0_load_storage[28]
.sym 41868 $abc$40744$n6192_1
.sym 41871 basesoc_timer0_en_storage
.sym 41872 $abc$40744$n6196
.sym 41874 basesoc_timer0_load_storage[30]
.sym 41877 basesoc_timer0_reload_storage[28]
.sym 41878 basesoc_timer0_eventmanager_status_w
.sym 41879 $abc$40744$n6789
.sym 41883 basesoc_timer0_en_storage
.sym 41884 $abc$40744$n6182
.sym 41885 basesoc_timer0_load_storage[23]
.sym 41890 basesoc_timer0_en_storage
.sym 41891 $abc$40744$n6144_1
.sym 41892 basesoc_timer0_load_storage[4]
.sym 41895 basesoc_timer0_eventmanager_status_w
.sym 41896 $abc$40744$n6717
.sym 41898 basesoc_timer0_reload_storage[4]
.sym 41900 clk12_$glb_clk
.sym 41901 sys_rst_$glb_sr
.sym 41902 $abc$40744$n3896_1
.sym 41903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 41904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 41905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 41906 $abc$40744$n6790
.sym 41907 $abc$40744$n6786_1
.sym 41908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 41909 $abc$40744$n5966_1
.sym 41910 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 41911 VexRiscv._zz_195_[13]
.sym 41912 VexRiscv._zz_195_[13]
.sym 41913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 41914 $abc$40744$n3895
.sym 41915 basesoc_adr[1]
.sym 41916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 41917 basesoc_dat_w[1]
.sym 41918 basesoc_timer0_eventmanager_status_w
.sym 41919 basesoc_uart_phy_tx_bitcount[0]
.sym 41920 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 41921 basesoc_uart_phy_tx_bitcount[2]
.sym 41922 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 41923 basesoc_counter[0]
.sym 41924 $abc$40744$n3924_1
.sym 41925 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 41927 basesoc_timer0_value[28]
.sym 41928 $abc$40744$n5575
.sym 41929 basesoc_timer0_value[30]
.sym 41930 $abc$40744$n3811
.sym 41931 basesoc_timer0_load_storage[28]
.sym 41932 basesoc_timer0_eventmanager_status_w
.sym 41933 $abc$40744$n3840_1
.sym 41934 basesoc_timer0_load_storage[4]
.sym 41935 basesoc_timer0_en_storage
.sym 41936 VexRiscv._zz_195_[29]
.sym 41937 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 41944 $abc$40744$n6789_1
.sym 41946 basesoc_timer0_en_storage
.sym 41947 basesoc_timer0_value_status[20]
.sym 41948 basesoc_timer0_eventmanager_status_w
.sym 41949 basesoc_adr[4]
.sym 41950 $abc$40744$n6787
.sym 41952 basesoc_timer0_load_storage[17]
.sym 41953 $abc$40744$n3913
.sym 41955 $abc$40744$n5923_1
.sym 41956 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 41957 $abc$40744$n6170
.sym 41959 basesoc_timer0_reload_storage[28]
.sym 41960 basesoc_timer0_reload_storage[17]
.sym 41961 $abc$40744$n6756
.sym 41962 basesoc_timer0_value_status[28]
.sym 41963 $abc$40744$n6790
.sym 41964 $abc$40744$n6786_1
.sym 41965 $abc$40744$n5970_1
.sym 41966 $abc$40744$n5966_1
.sym 41967 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 41968 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 41969 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 41970 $abc$40744$n3895
.sym 41971 $abc$40744$n6791_1
.sym 41972 $abc$40744$n5932_1
.sym 41974 basesoc_we
.sym 41976 $abc$40744$n3895
.sym 41978 basesoc_we
.sym 41982 basesoc_timer0_value_status[28]
.sym 41983 basesoc_timer0_reload_storage[28]
.sym 41984 $abc$40744$n3913
.sym 41985 $abc$40744$n5932_1
.sym 41988 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 41989 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 41990 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 41991 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 41994 basesoc_timer0_en_storage
.sym 41995 basesoc_timer0_load_storage[17]
.sym 41996 $abc$40744$n6170
.sym 42000 basesoc_adr[4]
.sym 42001 $abc$40744$n6789_1
.sym 42002 $abc$40744$n6790
.sym 42003 $abc$40744$n5966_1
.sym 42006 $abc$40744$n6791_1
.sym 42007 $abc$40744$n5970_1
.sym 42008 $abc$40744$n6787
.sym 42009 $abc$40744$n3895
.sym 42013 basesoc_timer0_reload_storage[17]
.sym 42014 $abc$40744$n6756
.sym 42015 basesoc_timer0_eventmanager_status_w
.sym 42018 $abc$40744$n6786_1
.sym 42019 basesoc_adr[4]
.sym 42020 $abc$40744$n5923_1
.sym 42021 basesoc_timer0_value_status[20]
.sym 42023 clk12_$glb_clk
.sym 42024 sys_rst_$glb_sr
.sym 42025 $abc$40744$n3811
.sym 42026 $abc$40744$n6186_1
.sym 42027 $abc$40744$n134
.sym 42028 $abc$40744$n144
.sym 42029 $abc$40744$n6160
.sym 42030 $abc$40744$n5932_1
.sym 42031 $abc$40744$n3676
.sym 42032 $abc$40744$n5575
.sym 42033 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42035 VexRiscv._zz_200_[30]
.sym 42036 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42038 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 42039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 42040 $abc$40744$n2338
.sym 42041 basesoc_adr[0]
.sym 42042 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 42044 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 42045 basesoc_timer0_reload_storage[20]
.sym 42046 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 42047 basesoc_timer0_reload_storage[4]
.sym 42048 VexRiscv._zz_201_[4]
.sym 42049 $abc$40744$n3936
.sym 42050 basesoc_adr[1]
.sym 42051 $abc$40744$n3795
.sym 42052 basesoc_timer0_value[17]
.sym 42053 $abc$40744$n3905
.sym 42054 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 42055 $abc$40744$n3610_1
.sym 42056 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 42057 VexRiscv.decode_to_execute_RS2[28]
.sym 42058 $abc$40744$n3794
.sym 42059 $abc$40744$n3818
.sym 42060 basesoc_we
.sym 42066 basesoc_adr[1]
.sym 42067 $abc$40744$n2296
.sym 42068 $abc$40744$n2426
.sym 42069 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 42070 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 42071 $abc$40744$n3910_1
.sym 42072 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 42073 basesoc_dat_w[6]
.sym 42074 basesoc_dat_w[3]
.sym 42076 $abc$40744$n6441
.sym 42079 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 42080 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 42081 $abc$40744$n3913
.sym 42082 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 42083 basesoc_timer0_reload_storage[25]
.sym 42086 basesoc_timer0_reload_storage[17]
.sym 42089 basesoc_adr[0]
.sym 42090 sys_rst
.sym 42092 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 42099 $abc$40744$n3913
.sym 42100 basesoc_timer0_reload_storage[25]
.sym 42101 basesoc_timer0_reload_storage[17]
.sym 42102 $abc$40744$n3910_1
.sym 42106 basesoc_adr[1]
.sym 42107 basesoc_adr[0]
.sym 42111 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 42112 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 42113 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 42114 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 42118 basesoc_adr[1]
.sym 42119 basesoc_adr[0]
.sym 42124 $abc$40744$n2296
.sym 42126 sys_rst
.sym 42129 $abc$40744$n6441
.sym 42130 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 42131 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 42132 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 42138 basesoc_dat_w[6]
.sym 42143 basesoc_dat_w[3]
.sym 42145 $abc$40744$n2426
.sym 42146 clk12_$glb_clk
.sym 42147 sys_rst_$glb_sr
.sym 42148 $abc$40744$n3905
.sym 42149 $abc$40744$n6449_1
.sym 42150 $abc$40744$n3814
.sym 42151 basesoc_uart_phy_storage[22]
.sym 42152 basesoc_uart_phy_storage[6]
.sym 42153 $abc$40744$n132
.sym 42154 $abc$40744$n5893_1
.sym 42155 $abc$40744$n2251
.sym 42156 $abc$40744$n3847_1
.sym 42158 $abc$40744$n4308_1
.sym 42159 $abc$40744$n4479_1
.sym 42161 basesoc_adr[4]
.sym 42162 basesoc_dat_w[4]
.sym 42163 basesoc_vexriscv_ibus_adr[13]
.sym 42164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 42165 basesoc_ctrl_reset_reset_r
.sym 42167 VexRiscv._zz_313_
.sym 42168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 42169 $abc$40744$n3913
.sym 42170 $abc$40744$n3847_1
.sym 42171 $abc$40744$n2296
.sym 42172 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 42173 $abc$40744$n8240
.sym 42174 sys_rst
.sym 42175 VexRiscv._zz_198_
.sym 42177 basesoc_timer0_value_status[17]
.sym 42178 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 42179 $abc$40744$n2251
.sym 42180 basesoc_adr[3]
.sym 42181 basesoc_uart_phy_storage[1]
.sym 42182 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 42183 $abc$40744$n3815
.sym 42190 $abc$40744$n6527
.sym 42191 basesoc_dat_w[2]
.sym 42192 sys_rst
.sym 42193 $abc$40744$n142
.sym 42194 basesoc_adr[0]
.sym 42196 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 42197 $abc$40744$n5887
.sym 42198 $abc$40744$n5888_1
.sym 42200 $abc$40744$n5878
.sym 42201 csrbankarray_csrbank2_dat0_w[7]
.sym 42202 $abc$40744$n3988
.sym 42203 $abc$40744$n3840_1
.sym 42205 slave_sel[2]
.sym 42206 $abc$40744$n5879
.sym 42209 $abc$40744$n3936
.sym 42210 basesoc_adr[1]
.sym 42212 csrbankarray_csrbank0_leds_out0_w[3]
.sym 42214 basesoc_uart_phy_storage[9]
.sym 42215 $abc$40744$n3610_1
.sym 42216 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 42218 $abc$40744$n3794
.sym 42222 slave_sel[2]
.sym 42223 $abc$40744$n3610_1
.sym 42228 basesoc_adr[0]
.sym 42229 basesoc_uart_phy_storage[9]
.sym 42230 basesoc_adr[1]
.sym 42231 $abc$40744$n142
.sym 42235 $abc$40744$n3840_1
.sym 42236 $abc$40744$n5888_1
.sym 42237 $abc$40744$n5887
.sym 42240 csrbankarray_csrbank0_leds_out0_w[3]
.sym 42241 $abc$40744$n3936
.sym 42243 $abc$40744$n3794
.sym 42247 $abc$40744$n6527
.sym 42248 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 42249 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 42252 sys_rst
.sym 42253 basesoc_dat_w[2]
.sym 42259 $abc$40744$n5879
.sym 42260 $abc$40744$n5878
.sym 42261 $abc$40744$n3840_1
.sym 42264 csrbankarray_csrbank2_dat0_w[7]
.sym 42265 $abc$40744$n3794
.sym 42267 $abc$40744$n3988
.sym 42269 clk12_$glb_clk
.sym 42270 sys_rst_$glb_sr
.sym 42271 $abc$40744$n7001
.sym 42272 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 42273 $abc$40744$n5881
.sym 42274 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 42275 $abc$40744$n5882
.sym 42276 basesoc_uart_phy_storage[2]
.sym 42277 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 42278 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 42279 slave_sel[1]
.sym 42280 VexRiscv.decode_to_execute_RS2[17]
.sym 42281 $abc$40744$n4330_1
.sym 42282 $abc$40744$n5386
.sym 42283 $abc$40744$n6453_1
.sym 42284 $abc$40744$n3818
.sym 42285 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 42286 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 42287 basesoc_dat_w[2]
.sym 42288 $abc$40744$n2251
.sym 42289 VexRiscv.decode_to_execute_RS2[19]
.sym 42290 $abc$40744$n3905
.sym 42291 $abc$40744$n2627
.sym 42292 csrbankarray_csrbank2_dat0_w[0]
.sym 42293 basesoc_uart_phy_storage[9]
.sym 42294 $abc$40744$n3814
.sym 42295 VexRiscv.execute_arbitration_isValid
.sym 42296 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 42298 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 42299 $abc$40744$n5464
.sym 42300 $abc$40744$n2424
.sym 42301 VexRiscv._zz_198_
.sym 42302 VexRiscv._zz_18_
.sym 42303 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 42304 basesoc_uart_phy_tx_busy
.sym 42305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 42306 $abc$40744$n4369
.sym 42312 basesoc_uart_phy_storage[12]
.sym 42316 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 42320 basesoc_adr[1]
.sym 42321 basesoc_timer0_value[12]
.sym 42322 basesoc_timer0_value[17]
.sym 42323 $abc$40744$n2442
.sym 42325 VexRiscv.decode_to_execute_RS2[31]
.sym 42328 basesoc_uart_phy_storage[28]
.sym 42330 $abc$40744$n122
.sym 42332 basesoc_vexriscv_dbus_cyc
.sym 42336 basesoc_adr[0]
.sym 42338 basesoc_timer0_value[23]
.sym 42341 basesoc_uart_phy_storage[17]
.sym 42348 basesoc_timer0_value[17]
.sym 42351 basesoc_adr[1]
.sym 42352 basesoc_uart_phy_storage[12]
.sym 42353 basesoc_adr[0]
.sym 42354 basesoc_uart_phy_storage[28]
.sym 42357 $abc$40744$n122
.sym 42363 basesoc_adr[0]
.sym 42364 basesoc_uart_phy_storage[17]
.sym 42365 basesoc_adr[1]
.sym 42366 $abc$40744$n122
.sym 42371 basesoc_timer0_value[12]
.sym 42375 basesoc_timer0_value[23]
.sym 42383 basesoc_vexriscv_dbus_cyc
.sym 42388 VexRiscv.decode_to_execute_RS2[31]
.sym 42390 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 42391 $abc$40744$n2442
.sym 42392 clk12_$glb_clk
.sym 42393 sys_rst_$glb_sr
.sym 42394 $abc$40744$n5894_1
.sym 42395 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 42396 $abc$40744$n5885
.sym 42397 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 42398 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 42399 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 42400 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 42401 basesoc_bus_wishbone_dat_r[6]
.sym 42402 VexRiscv._zz_32_[1]
.sym 42404 basesoc_timer0_reload_storage[18]
.sym 42405 VexRiscv._zz_32_[1]
.sym 42406 $PACKER_VCC_NET
.sym 42407 $abc$40744$n2438
.sym 42408 $abc$40744$n4843
.sym 42409 $abc$40744$n8241
.sym 42410 $abc$40744$n3815
.sym 42411 VexRiscv.decode_to_execute_RS2[8]
.sym 42412 basesoc_uart_phy_storage[1]
.sym 42413 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 42414 VexRiscv.decode_to_execute_RS2[30]
.sym 42415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 42416 $PACKER_VCC_NET
.sym 42417 VexRiscv._zz_191_
.sym 42418 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 42420 basesoc_ctrl_storage[29]
.sym 42421 $abc$40744$n3840_1
.sym 42423 $abc$40744$n3301
.sym 42424 $abc$40744$n5929
.sym 42425 basesoc_timer0_load_storage[4]
.sym 42426 $abc$40744$n235
.sym 42427 VexRiscv.decode_to_execute_RS2[20]
.sym 42428 VexRiscv._zz_130_[2]
.sym 42429 VexRiscv.decode_to_execute_RS2[21]
.sym 42436 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 42437 $abc$40744$n2253
.sym 42439 basesoc_dat_w[5]
.sym 42440 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 42444 $abc$40744$n4308_1
.sym 42447 $abc$40744$n3771
.sym 42448 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 42451 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42452 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42453 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 42454 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 42455 VexRiscv.execute_arbitration_isValid
.sym 42456 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 42458 $abc$40744$n3774
.sym 42460 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42461 basesoc_ctrl_reset_reset_r
.sym 42462 VexRiscv._zz_18_
.sym 42465 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 42466 $abc$40744$n4330_1
.sym 42468 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42469 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 42470 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 42471 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42475 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42476 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42480 VexRiscv.execute_arbitration_isValid
.sym 42481 $abc$40744$n3771
.sym 42482 VexRiscv._zz_18_
.sym 42486 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 42487 $abc$40744$n4308_1
.sym 42488 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 42489 $abc$40744$n4330_1
.sym 42495 basesoc_ctrl_reset_reset_r
.sym 42499 basesoc_dat_w[5]
.sym 42504 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42505 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42506 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42507 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 42510 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 42511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 42512 $abc$40744$n3774
.sym 42514 $abc$40744$n2253
.sym 42515 clk12_$glb_clk
.sym 42516 sys_rst_$glb_sr
.sym 42517 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 42518 basesoc_uart_phy_storage[18]
.sym 42519 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 42520 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 42521 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 42522 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 42523 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 42524 basesoc_uart_phy_storage[13]
.sym 42525 basesoc_ctrl_storage[24]
.sym 42527 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 42528 VexRiscv._zz_193_
.sym 42529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 42530 basesoc_uart_phy_storage[11]
.sym 42531 $abc$40744$n2253
.sym 42532 VexRiscv.decode_to_execute_RS2[15]
.sym 42533 basesoc_uart_phy_storage[27]
.sym 42535 $abc$40744$n3770
.sym 42536 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 42537 basesoc_uart_phy_storage[7]
.sym 42538 $abc$40744$n4261_1
.sym 42539 basesoc_adr[0]
.sym 42540 VexRiscv._zz_79_[15]
.sym 42541 VexRiscv.CsrPlugin_mtval[4]
.sym 42542 VexRiscv.decode_to_execute_RS2[24]
.sym 42543 $abc$40744$n130
.sym 42544 $abc$40744$n3774
.sym 42545 $abc$40744$n3905
.sym 42546 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 42547 $abc$40744$n3818
.sym 42548 basesoc_we
.sym 42549 $abc$40744$n4479_1
.sym 42550 VexRiscv._zz_193_
.sym 42551 $abc$40744$n3795
.sym 42552 $abc$40744$n5407
.sym 42558 $abc$40744$n4329_1
.sym 42559 $abc$40744$n5407
.sym 42560 $abc$40744$n2633
.sym 42561 $abc$40744$n5463
.sym 42562 $abc$40744$n4480
.sym 42564 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 42566 VexRiscv._zz_255_[0]
.sym 42570 $abc$40744$n235
.sym 42571 $abc$40744$n5464
.sym 42572 VexRiscv._zz_255_[1]
.sym 42573 $abc$40744$n5419
.sym 42575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 42576 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 42578 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 42579 VexRiscv._zz_191_
.sym 42580 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 42582 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 42586 $abc$40744$n5406_1
.sym 42587 VexRiscv._zz_191_
.sym 42588 $abc$40744$n5418_1
.sym 42591 $abc$40744$n4480
.sym 42592 VexRiscv._zz_255_[0]
.sym 42593 $abc$40744$n4329_1
.sym 42597 VexRiscv._zz_255_[1]
.sym 42599 VexRiscv._zz_255_[0]
.sym 42604 $abc$40744$n5418_1
.sym 42605 $abc$40744$n5419
.sym 42609 $abc$40744$n235
.sym 42610 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 42611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 42612 VexRiscv._zz_191_
.sym 42615 VexRiscv._zz_191_
.sym 42616 $abc$40744$n235
.sym 42617 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 42618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 42623 $abc$40744$n5463
.sym 42624 $abc$40744$n5464
.sym 42627 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 42628 VexRiscv._zz_191_
.sym 42629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 42630 $abc$40744$n235
.sym 42633 $abc$40744$n5406_1
.sym 42635 $abc$40744$n5407
.sym 42637 $abc$40744$n2633
.sym 42638 clk12_$glb_clk
.sym 42640 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 42641 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 42642 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 42643 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 42644 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 42645 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 42646 $abc$40744$n5931
.sym 42647 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 42649 basesoc_ctrl_reset_reset_r
.sym 42650 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 42651 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 42652 VexRiscv._zz_255_[0]
.sym 42653 VexRiscv._zz_164_[21]
.sym 42654 basesoc_uart_phy_storage[11]
.sym 42655 VexRiscv.lastStageIsFiring
.sym 42656 $abc$40744$n3988
.sym 42657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 42658 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 42659 basesoc_uart_phy_storage[9]
.sym 42660 VexRiscv._zz_255_[1]
.sym 42661 basesoc_vexriscv_dbus_cyc
.sym 42662 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 42663 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 42664 $abc$40744$n235
.sym 42665 VexRiscv._zz_161_
.sym 42666 $abc$40744$n8240
.sym 42667 $abc$40744$n2251
.sym 42668 VexRiscv._zz_79_[8]
.sym 42669 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 42670 $PACKER_VCC_NET
.sym 42671 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 42672 $abc$40744$n233
.sym 42673 basesoc_uart_phy_rx_busy
.sym 42674 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 42675 VexRiscv._zz_41_[23]
.sym 42681 VexRiscv.memory_arbitration_isValid
.sym 42683 $abc$40744$n4308_1
.sym 42687 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 42688 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 42689 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 42690 $abc$40744$n4330_1
.sym 42691 VexRiscv.execute_to_memory_BRANCH_DO
.sym 42693 $abc$40744$n3301
.sym 42694 $abc$40744$n4331
.sym 42695 $abc$40744$n4261_1
.sym 42697 $abc$40744$n4329_1
.sym 42698 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 42699 VexRiscv._zz_193_
.sym 42700 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 42701 $abc$40744$n235
.sym 42702 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 42703 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 42704 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 42705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 42706 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 42707 VexRiscv._zz_193_
.sym 42708 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 42710 VexRiscv._zz_124_
.sym 42711 VexRiscv._zz_191_
.sym 42714 $abc$40744$n235
.sym 42715 VexRiscv._zz_191_
.sym 42716 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 42717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 42721 VexRiscv.memory_arbitration_isValid
.sym 42722 VexRiscv.execute_to_memory_BRANCH_DO
.sym 42726 VexRiscv.memory_arbitration_isValid
.sym 42727 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 42728 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 42734 $abc$40744$n3301
.sym 42738 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 42739 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 42740 VexRiscv._zz_193_
.sym 42744 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 42745 $abc$40744$n4308_1
.sym 42746 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 42747 $abc$40744$n4330_1
.sym 42750 $abc$40744$n4331
.sym 42751 $abc$40744$n4261_1
.sym 42752 $abc$40744$n4329_1
.sym 42753 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 42756 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 42757 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 42758 VexRiscv._zz_193_
.sym 42759 $abc$40744$n235
.sym 42760 $abc$40744$n2586_$glb_ce
.sym 42761 clk12_$glb_clk
.sym 42762 VexRiscv._zz_124_
.sym 42763 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 42764 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 42765 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 42766 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 42767 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 42768 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 42769 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 42770 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 42771 $abc$40744$n235
.sym 42772 VexRiscv.decode_to_execute_RS2[17]
.sym 42773 VexRiscv._zz_41_[23]
.sym 42774 $abc$40744$n4230_1
.sym 42775 VexRiscv._zz_255_[1]
.sym 42776 VexRiscv.decode_to_execute_RS2[19]
.sym 42777 basesoc_vexriscv_ibus_adr[12]
.sym 42778 $abc$40744$n6936
.sym 42779 VexRiscv.execute_to_memory_BRANCH_DO
.sym 42780 basesoc_uart_phy_tx_busy
.sym 42781 VexRiscv._zz_193_
.sym 42782 VexRiscv._zz_198_
.sym 42783 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 42784 grant
.sym 42785 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 42786 VexRiscv._zz_50_[9]
.sym 42787 $abc$40744$n4329_1
.sym 42788 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 42789 $abc$40744$n2485
.sym 42790 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 42791 $abc$40744$n5464
.sym 42793 $abc$40744$n2424
.sym 42794 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 42795 VexRiscv.memory_arbitration_isValid
.sym 42796 VexRiscv.execute_arbitration_isValid
.sym 42797 VexRiscv._zz_191_
.sym 42798 VexRiscv.lastStageIsFiring
.sym 42804 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 42805 $abc$40744$n4843
.sym 42806 $abc$40744$n4330_1
.sym 42807 VexRiscv.execute_arbitration_isValid
.sym 42808 $abc$40744$n235
.sym 42810 VexRiscv._zz_201_[4]
.sym 42811 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42812 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 42813 VexRiscv.CsrPlugin_mtval[4]
.sym 42814 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 42815 $abc$40744$n2602
.sym 42816 $abc$40744$n3999
.sym 42817 $abc$40744$n4261_1
.sym 42818 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 42819 $abc$40744$n3721_1
.sym 42820 $abc$40744$n6702_1
.sym 42822 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42823 $abc$40744$n4228
.sym 42824 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 42825 $abc$40744$n4308_1
.sym 42826 VexRiscv.CsrPlugin_mepc[4]
.sym 42827 $abc$40744$n4230_1
.sym 42828 $abc$40744$n2586
.sym 42829 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 42830 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 42831 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42832 $abc$40744$n233
.sym 42833 $abc$40744$n4819
.sym 42834 $abc$40744$n4827_1
.sym 42837 $abc$40744$n3721_1
.sym 42838 VexRiscv.execute_arbitration_isValid
.sym 42840 $abc$40744$n2586
.sym 42843 $abc$40744$n4308_1
.sym 42844 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42845 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 42846 $abc$40744$n4330_1
.sym 42849 VexRiscv.CsrPlugin_mtval[4]
.sym 42850 $abc$40744$n4230_1
.sym 42851 $abc$40744$n4819
.sym 42855 $abc$40744$n4827_1
.sym 42856 $abc$40744$n6702_1
.sym 42857 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 42858 $abc$40744$n4261_1
.sym 42861 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 42862 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 42863 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42864 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42867 $abc$40744$n3999
.sym 42868 VexRiscv._zz_201_[4]
.sym 42869 $abc$40744$n4228
.sym 42870 VexRiscv.CsrPlugin_mepc[4]
.sym 42873 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 42874 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 42875 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42876 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42879 $abc$40744$n4843
.sym 42880 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 42881 $abc$40744$n233
.sym 42882 $abc$40744$n235
.sym 42883 $abc$40744$n2602
.sym 42884 clk12_$glb_clk
.sym 42885 VexRiscv.reset_$glb_sr
.sym 42888 $abc$40744$n6869
.sym 42889 $abc$40744$n6872
.sym 42890 $abc$40744$n6875
.sym 42891 basesoc_uart_phy_storage[25]
.sym 42892 eventsourceprocess2_old_trigger
.sym 42893 $abc$40744$n2485
.sym 42896 VexRiscv.decode_to_execute_RS2[29]
.sym 42897 $abc$40744$n5455
.sym 42898 VexRiscv.memory_arbitration_isValid
.sym 42899 $abc$40744$n4843
.sym 42901 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 42902 $PACKER_VCC_NET
.sym 42903 $abc$40744$n4440_1
.sym 42904 VexRiscv._zz_79_[4]
.sym 42905 VexRiscv._zz_191_
.sym 42906 VexRiscv._zz_79_[0]
.sym 42907 $PACKER_VCC_NET
.sym 42908 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 42909 $abc$40744$n3722_1
.sym 42910 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 42911 VexRiscv.decode_to_execute_RS2[20]
.sym 42912 VexRiscv.CsrPlugin_mepc[4]
.sym 42913 VexRiscv._zz_79_[0]
.sym 42914 $abc$40744$n2586
.sym 42915 $abc$40744$n3749
.sym 42916 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 42917 basesoc_timer0_load_storage[4]
.sym 42918 $abc$40744$n5602
.sym 42919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 42920 VexRiscv._zz_130_[2]
.sym 42921 VexRiscv.decode_to_execute_RS2[21]
.sym 42927 $abc$40744$n235
.sym 42931 $abc$40744$n7
.sym 42932 $abc$40744$n4350_1
.sym 42933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 42934 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 42935 VexRiscv.memory_arbitration_isValid
.sym 42936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 42937 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 42938 $abc$40744$n2253
.sym 42939 $abc$40744$n3749
.sym 42940 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 42942 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 42943 $abc$40744$n4261_1
.sym 42944 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 42945 $abc$40744$n4308_1
.sym 42946 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 42947 $abc$40744$n4329_1
.sym 42948 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 42949 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 42950 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42951 $abc$40744$n3774
.sym 42952 $abc$40744$n3719_1
.sym 42953 $abc$40744$n4308_1
.sym 42955 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 42956 $abc$40744$n4330_1
.sym 42957 VexRiscv._zz_191_
.sym 42958 VexRiscv.lastStageIsFiring
.sym 42960 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 42961 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 42963 $abc$40744$n3774
.sym 42966 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 42967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 42968 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 42969 $abc$40744$n3719_1
.sym 42972 $abc$40744$n4330_1
.sym 42973 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 42974 $abc$40744$n4308_1
.sym 42975 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 42978 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 42979 $abc$40744$n4261_1
.sym 42980 $abc$40744$n4350_1
.sym 42981 $abc$40744$n4329_1
.sym 42984 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 42985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 42986 $abc$40744$n235
.sym 42987 VexRiscv._zz_191_
.sym 42990 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 42991 $abc$40744$n4330_1
.sym 42992 $abc$40744$n4308_1
.sym 42993 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 42996 VexRiscv.lastStageIsFiring
.sym 42997 VexRiscv.memory_arbitration_isValid
.sym 42998 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 42999 $abc$40744$n3749
.sym 43005 $abc$40744$n7
.sym 43006 $abc$40744$n2253
.sym 43007 clk12_$glb_clk
.sym 43010 $abc$40744$n5244
.sym 43011 $abc$40744$n5247
.sym 43012 $abc$40744$n5250
.sym 43013 $abc$40744$n5253
.sym 43014 $abc$40744$n5256
.sym 43015 $abc$40744$n5259
.sym 43016 $abc$40744$n5262
.sym 43017 $abc$40744$n6811_1
.sym 43018 basesoc_uart_phy_storage[25]
.sym 43019 VexRiscv._zz_41_[26]
.sym 43020 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 43022 VexRiscv._zz_200_[7]
.sym 43023 VexRiscv._zz_200_[10]
.sym 43024 basesoc_dat_w[6]
.sym 43025 $abc$40744$n3804
.sym 43026 $abc$40744$n2253
.sym 43027 $abc$40744$n4416_1
.sym 43028 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 43029 VexRiscv._zz_79_[2]
.sym 43030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 43031 $abc$40744$n5415_1
.sym 43032 VexRiscv._zz_79_[1]
.sym 43033 $abc$40744$n5018_1
.sym 43034 $abc$40744$n4479_1
.sym 43035 VexRiscv._zz_41_[26]
.sym 43036 $abc$40744$n5407
.sym 43037 $abc$40744$n3774
.sym 43038 VexRiscv._zz_193_
.sym 43039 VexRiscv._zz_200_[8]
.sym 43040 basesoc_we
.sym 43041 basesoc_ctrl_storage[27]
.sym 43042 $abc$40744$n5004
.sym 43043 $abc$40744$n3795
.sym 43044 $abc$40744$n3818
.sym 43051 basesoc_dat_w[3]
.sym 43053 VexRiscv._zz_200_[4]
.sym 43058 VexRiscv._zz_200_[5]
.sym 43061 VexRiscv._zz_199_
.sym 43062 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 43065 VexRiscv._zz_289_[1]
.sym 43066 $abc$40744$n5004
.sym 43068 $abc$40744$n2253
.sym 43070 VexRiscv._zz_200_[7]
.sym 43072 VexRiscv.CsrPlugin_mepc[4]
.sym 43073 VexRiscv._zz_200_[10]
.sym 43074 VexRiscv._zz_288_[1]
.sym 43076 VexRiscv._zz_200_[6]
.sym 43078 VexRiscv._zz_32_[1]
.sym 43084 basesoc_dat_w[3]
.sym 43089 VexRiscv._zz_200_[4]
.sym 43090 VexRiscv._zz_199_
.sym 43096 VexRiscv._zz_200_[10]
.sym 43097 VexRiscv._zz_199_
.sym 43101 VexRiscv._zz_200_[6]
.sym 43102 VexRiscv._zz_199_
.sym 43107 VexRiscv.CsrPlugin_mepc[4]
.sym 43108 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 43109 $abc$40744$n5004
.sym 43113 VexRiscv._zz_288_[1]
.sym 43115 VexRiscv._zz_32_[1]
.sym 43116 VexRiscv._zz_289_[1]
.sym 43119 VexRiscv._zz_199_
.sym 43121 VexRiscv._zz_200_[7]
.sym 43125 VexRiscv._zz_200_[5]
.sym 43128 VexRiscv._zz_199_
.sym 43129 $abc$40744$n2253
.sym 43130 clk12_$glb_clk
.sym 43131 sys_rst_$glb_sr
.sym 43132 $abc$40744$n5265
.sym 43133 $abc$40744$n5268
.sym 43134 $abc$40744$n5271
.sym 43135 $abc$40744$n5274
.sym 43136 $abc$40744$n5277
.sym 43137 $abc$40744$n5280
.sym 43138 $abc$40744$n5283
.sym 43139 $abc$40744$n5286
.sym 43141 basesoc_dat_w[3]
.sym 43142 basesoc_ctrl_reset_reset_r
.sym 43143 $abc$40744$n4987
.sym 43144 VexRiscv._zz_200_[5]
.sym 43145 $abc$40744$n5660
.sym 43146 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 43147 $abc$40744$n235
.sym 43148 VexRiscv._zz_200_[1]
.sym 43149 VexRiscv._zz_199_
.sym 43150 VexRiscv._zz_79_[13]
.sym 43151 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 43152 $abc$40744$n4292
.sym 43153 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 43154 VexRiscv._zz_195_[6]
.sym 43155 VexRiscv._zz_255_[1]
.sym 43156 VexRiscv._zz_288_[4]
.sym 43157 $abc$40744$n5277
.sym 43158 VexRiscv._zz_321_
.sym 43159 VexRiscv._zz_41_[23]
.sym 43160 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 43161 $abc$40744$n5638
.sym 43162 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43163 $abc$40744$n8240
.sym 43164 $abc$40744$n235
.sym 43165 VexRiscv._zz_161_
.sym 43166 VexRiscv._zz_339_
.sym 43167 $abc$40744$n2251
.sym 43175 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 43177 $abc$40744$n5392
.sym 43178 $abc$40744$n5454
.sym 43180 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 43182 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 43183 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 43184 $abc$40744$n2633
.sym 43185 VexRiscv._zz_191_
.sym 43189 $abc$40744$n235
.sym 43190 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 43192 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 43193 VexRiscv._zz_199_
.sym 43194 $abc$40744$n5391_1
.sym 43195 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 43197 $abc$40744$n235
.sym 43198 VexRiscv._zz_193_
.sym 43199 VexRiscv._zz_200_[8]
.sym 43200 $abc$40744$n5455
.sym 43201 VexRiscv._zz_200_[12]
.sym 43202 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43206 $abc$40744$n5392
.sym 43207 $abc$40744$n5391_1
.sym 43212 VexRiscv._zz_200_[12]
.sym 43213 VexRiscv._zz_199_
.sym 43218 $abc$40744$n5455
.sym 43219 $abc$40744$n5454
.sym 43224 VexRiscv._zz_191_
.sym 43225 $abc$40744$n235
.sym 43226 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 43227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 43230 $abc$40744$n235
.sym 43231 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 43232 VexRiscv._zz_193_
.sym 43233 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 43236 VexRiscv._zz_191_
.sym 43237 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43238 $abc$40744$n235
.sym 43239 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 43242 VexRiscv._zz_199_
.sym 43245 VexRiscv._zz_200_[8]
.sym 43248 $abc$40744$n235
.sym 43249 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 43250 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 43251 VexRiscv._zz_193_
.sym 43252 $abc$40744$n2633
.sym 43253 clk12_$glb_clk
.sym 43255 $abc$40744$n5289
.sym 43256 $abc$40744$n5292
.sym 43257 $abc$40744$n5295
.sym 43258 $abc$40744$n5298
.sym 43259 $abc$40744$n5301
.sym 43260 $abc$40744$n5304
.sym 43261 $abc$40744$n5307
.sym 43262 $abc$40744$n5310
.sym 43264 $abc$40744$n2633
.sym 43265 basesoc_timer0_reload_storage[16]
.sym 43266 VexRiscv._zz_200_[19]
.sym 43267 $abc$40744$n8240
.sym 43269 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 43270 $abc$40744$n2633
.sym 43271 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 43272 VexRiscv._zz_164_[6]
.sym 43273 VexRiscv._zz_289_[2]
.sym 43274 VexRiscv._zz_164_[0]
.sym 43275 VexRiscv._zz_79_[7]
.sym 43277 VexRiscv.CsrPlugin_mepc[15]
.sym 43278 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 43279 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 43280 VexRiscv.memory_arbitration_isValid
.sym 43281 $abc$40744$n2485
.sym 43282 $abc$40744$n5448
.sym 43283 $abc$40744$n5464
.sym 43284 $abc$40744$n5636
.sym 43285 $abc$40744$n4266_1
.sym 43286 VexRiscv.CsrPlugin_hadException
.sym 43287 VexRiscv._zz_200_[12]
.sym 43288 $abc$40744$n5632
.sym 43289 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 43290 $abc$40744$n2424
.sym 43297 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 43298 $abc$40744$n4192
.sym 43302 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 43304 VexRiscv._zz_289_[4]
.sym 43305 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 43307 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 43310 $abc$40744$n5211_1
.sym 43312 VexRiscv._zz_32_[1]
.sym 43313 VexRiscv._zz_199_
.sym 43314 VexRiscv._zz_200_[30]
.sym 43315 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 43316 VexRiscv._zz_288_[4]
.sym 43324 VexRiscv._zz_41_[30]
.sym 43331 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 43335 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 43341 $abc$40744$n4192
.sym 43343 VexRiscv._zz_200_[30]
.sym 43344 VexRiscv._zz_41_[30]
.sym 43347 VexRiscv._zz_199_
.sym 43348 VexRiscv._zz_200_[30]
.sym 43356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 43362 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 43365 VexRiscv._zz_32_[1]
.sym 43366 $abc$40744$n5211_1
.sym 43367 VexRiscv._zz_288_[4]
.sym 43368 VexRiscv._zz_289_[4]
.sym 43374 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 43375 $abc$40744$n2586_$glb_ce
.sym 43376 clk12_$glb_clk
.sym 43378 $abc$40744$n5313
.sym 43379 $abc$40744$n5316
.sym 43380 $abc$40744$n5319
.sym 43381 $abc$40744$n5322
.sym 43382 $abc$40744$n5325
.sym 43383 $abc$40744$n5328
.sym 43384 $abc$40744$n5331
.sym 43385 $abc$40744$n5334
.sym 43386 VexRiscv._zz_288_[8]
.sym 43388 VexRiscv._zz_195_[13]
.sym 43390 VexRiscv._zz_191_
.sym 43392 VexRiscv._zz_41_[6]
.sym 43393 VexRiscv._zz_191_
.sym 43394 $abc$40744$n4192
.sym 43395 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 43396 VexRiscv._zz_288_[1]
.sym 43397 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 43398 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 43399 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 43400 VexRiscv._zz_288_[1]
.sym 43402 $abc$40744$n5642
.sym 43403 VexRiscv.CsrPlugin_mepc[4]
.sym 43404 basesoc_timer0_load_storage[4]
.sym 43405 VexRiscv.decode_to_execute_RS2[21]
.sym 43406 $abc$40744$n4267_1
.sym 43407 VexRiscv._zz_288_[7]
.sym 43408 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 43409 VexRiscv._zz_200_[26]
.sym 43410 $abc$40744$n5307
.sym 43411 $abc$40744$n5313
.sym 43412 $abc$40744$n5310
.sym 43413 $abc$40744$n5316
.sym 43419 $abc$40744$n235
.sym 43421 VexRiscv._zz_288_[6]
.sym 43423 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 43424 $abc$40744$n4192
.sym 43425 VexRiscv._zz_41_[5]
.sym 43426 VexRiscv._zz_200_[5]
.sym 43427 $abc$40744$n5277
.sym 43428 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 43429 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 43430 VexRiscv._zz_41_[12]
.sym 43431 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 43432 VexRiscv._zz_41_[6]
.sym 43433 VexRiscv._zz_288_[5]
.sym 43434 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43441 $abc$40744$n233
.sym 43442 VexRiscv._zz_191_
.sym 43443 VexRiscv._zz_200_[6]
.sym 43445 VexRiscv._zz_194_[11]
.sym 43446 $abc$40744$n2627
.sym 43447 VexRiscv._zz_200_[12]
.sym 43449 $abc$40744$n5211_1
.sym 43452 $abc$40744$n235
.sym 43453 VexRiscv._zz_191_
.sym 43454 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 43455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 43460 $abc$40744$n5211_1
.sym 43461 VexRiscv._zz_288_[6]
.sym 43464 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43466 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 43467 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 43470 $abc$40744$n5211_1
.sym 43472 VexRiscv._zz_288_[5]
.sym 43476 VexRiscv._zz_41_[12]
.sym 43477 $abc$40744$n4192
.sym 43479 VexRiscv._zz_200_[12]
.sym 43482 VexRiscv._zz_200_[6]
.sym 43484 $abc$40744$n4192
.sym 43485 VexRiscv._zz_41_[6]
.sym 43488 $abc$40744$n233
.sym 43489 VexRiscv._zz_194_[11]
.sym 43491 $abc$40744$n5277
.sym 43494 $abc$40744$n4192
.sym 43496 VexRiscv._zz_200_[5]
.sym 43497 VexRiscv._zz_41_[5]
.sym 43498 $abc$40744$n2627
.sym 43499 clk12_$glb_clk
.sym 43501 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 43502 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 43503 $abc$40744$n5648
.sym 43504 $abc$40744$n2249
.sym 43505 $abc$40744$n5632
.sym 43506 $abc$40744$n5646
.sym 43507 $abc$40744$n5642
.sym 43508 $abc$40744$n5654
.sym 43510 VexRiscv._zz_200_[30]
.sym 43512 $abc$40744$n4716_1
.sym 43513 VexRiscv._zz_194_[21]
.sym 43514 VexRiscv._zz_255_[1]
.sym 43515 $abc$40744$n4192
.sym 43516 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 43517 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 43518 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 43519 VexRiscv._zz_194_[20]
.sym 43520 $abc$40744$n4192
.sym 43521 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 43522 VexRiscv._zz_288_[0]
.sym 43523 $abc$40744$n5415_1
.sym 43524 $abc$40744$n4843
.sym 43525 VexRiscv._zz_288_[5]
.sym 43526 VexRiscv._zz_194_[6]
.sym 43527 VexRiscv._zz_194_[15]
.sym 43528 VexRiscv._zz_41_[19]
.sym 43529 VexRiscv._zz_200_[23]
.sym 43530 VexRiscv._zz_193_
.sym 43531 $abc$40744$n3795
.sym 43532 VexRiscv._zz_200_[25]
.sym 43533 basesoc_we
.sym 43534 VexRiscv._zz_194_[12]
.sym 43535 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 43536 $abc$40744$n3818
.sym 43542 $abc$40744$n233
.sym 43547 VexRiscv._zz_171_[0]
.sym 43550 VexRiscv._zz_288_[8]
.sym 43552 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 43555 $abc$40744$n5211_1
.sym 43557 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 43558 $abc$40744$n4025
.sym 43561 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 43562 VexRiscv._zz_32_[1]
.sym 43564 VexRiscv._zz_288_[9]
.sym 43565 $abc$40744$n4192
.sym 43566 $abc$40744$n5224_1
.sym 43567 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43569 VexRiscv._zz_153_
.sym 43570 VexRiscv._zz_288_[10]
.sym 43575 VexRiscv._zz_153_
.sym 43576 VexRiscv._zz_171_[0]
.sym 43577 VexRiscv._zz_32_[1]
.sym 43582 VexRiscv._zz_288_[9]
.sym 43584 $abc$40744$n5211_1
.sym 43587 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43588 $abc$40744$n5224_1
.sym 43589 VexRiscv._zz_153_
.sym 43590 $abc$40744$n4192
.sym 43595 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 43599 $abc$40744$n4025
.sym 43601 $abc$40744$n233
.sym 43602 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 43606 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 43611 $abc$40744$n5211_1
.sym 43614 VexRiscv._zz_288_[8]
.sym 43617 VexRiscv._zz_288_[10]
.sym 43620 $abc$40744$n5211_1
.sym 43621 $abc$40744$n2586_$glb_ce
.sym 43622 clk12_$glb_clk
.sym 43624 VexRiscv._zz_194_[23]
.sym 43625 VexRiscv._zz_194_[22]
.sym 43626 VexRiscv._zz_194_[24]
.sym 43627 VexRiscv._zz_194_[13]
.sym 43628 VexRiscv._zz_194_[14]
.sym 43629 VexRiscv._zz_194_[25]
.sym 43630 VexRiscv._zz_36_[29]
.sym 43631 VexRiscv._zz_194_[15]
.sym 43632 $abc$40744$n4479_1
.sym 43633 $abc$40744$n3638
.sym 43634 $abc$40744$n3638
.sym 43636 VexRiscv._zz_194_[5]
.sym 43637 $abc$40744$n5660
.sym 43638 VexRiscv._zz_200_[5]
.sym 43639 $abc$40744$n2249
.sym 43640 VexRiscv._zz_41_[14]
.sym 43642 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 43643 VexRiscv._zz_171_[0]
.sym 43644 VexRiscv._zz_41_[12]
.sym 43645 $abc$40744$n2617
.sym 43646 $abc$40744$n2617
.sym 43647 $abc$40744$n3647
.sym 43648 VexRiscv._zz_288_[4]
.sym 43649 $abc$40744$n3749
.sym 43650 VexRiscv._zz_321_
.sym 43651 $abc$40744$n4725
.sym 43652 $abc$40744$n235
.sym 43653 $abc$40744$n233
.sym 43654 VexRiscv._zz_35_[8]
.sym 43655 $abc$40744$n8240
.sym 43656 VexRiscv._zz_194_[18]
.sym 43657 $abc$40744$n5638
.sym 43658 VexRiscv._zz_339_
.sym 43659 VexRiscv._zz_194_[22]
.sym 43667 $abc$40744$n5238_1
.sym 43670 VexRiscv._zz_287_[4]
.sym 43674 VexRiscv._zz_200_[18]
.sym 43675 $abc$40744$n5232_1
.sym 43678 $abc$40744$n4267_1
.sym 43679 VexRiscv._zz_153_
.sym 43681 VexRiscv._zz_200_[19]
.sym 43683 $abc$40744$n4192
.sym 43685 $abc$40744$n4873_1
.sym 43686 VexRiscv._zz_41_[18]
.sym 43687 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43688 VexRiscv._zz_41_[19]
.sym 43689 VexRiscv._zz_200_[23]
.sym 43690 VexRiscv._zz_41_[23]
.sym 43691 $abc$40744$n4192
.sym 43692 VexRiscv._zz_32_[1]
.sym 43693 $abc$40744$n4716_1
.sym 43695 VexRiscv._zz_36_[29]
.sym 43696 $abc$40744$n4987
.sym 43698 VexRiscv._zz_200_[18]
.sym 43699 $abc$40744$n4192
.sym 43701 VexRiscv._zz_41_[18]
.sym 43704 VexRiscv._zz_36_[29]
.sym 43705 $abc$40744$n4873_1
.sym 43707 $abc$40744$n4987
.sym 43711 VexRiscv._zz_153_
.sym 43712 VexRiscv._zz_32_[1]
.sym 43713 VexRiscv._zz_287_[4]
.sym 43716 VexRiscv._zz_153_
.sym 43717 $abc$40744$n5238_1
.sym 43718 $abc$40744$n4192
.sym 43719 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43722 $abc$40744$n4192
.sym 43723 VexRiscv._zz_41_[19]
.sym 43724 VexRiscv._zz_200_[19]
.sym 43728 $abc$40744$n4716_1
.sym 43729 $abc$40744$n4267_1
.sym 43730 VexRiscv._zz_36_[29]
.sym 43734 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43735 $abc$40744$n5232_1
.sym 43736 $abc$40744$n4192
.sym 43737 VexRiscv._zz_153_
.sym 43740 VexRiscv._zz_200_[23]
.sym 43741 VexRiscv._zz_41_[23]
.sym 43743 $abc$40744$n4192
.sym 43744 $abc$40744$n2586_$glb_ce
.sym 43745 clk12_$glb_clk
.sym 43747 VexRiscv._zz_194_[6]
.sym 43748 VexRiscv._zz_194_[7]
.sym 43749 VexRiscv._zz_194_[2]
.sym 43750 $abc$40744$n5242
.sym 43751 VexRiscv._zz_194_[8]
.sym 43752 VexRiscv._zz_194_[1]
.sym 43753 $abc$40744$n5644
.sym 43754 VexRiscv._zz_194_[0]
.sym 43755 $abc$40744$n5386
.sym 43759 VexRiscv._zz_323_[0]
.sym 43760 basesoc_ctrl_reset_reset_r
.sym 43761 VexRiscv.decode_to_execute_RS2[29]
.sym 43762 VexRiscv._zz_194_[13]
.sym 43763 $abc$40744$n3600
.sym 43764 VexRiscv._zz_164_[18]
.sym 43765 VexRiscv.decode_to_execute_RS2[22]
.sym 43766 VexRiscv._zz_171_[1]
.sym 43767 $abc$40744$n4872
.sym 43768 VexRiscv._zz_152_[11]
.sym 43769 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 43770 VexRiscv._zz_200_[18]
.sym 43771 $abc$40744$n5636
.sym 43772 VexRiscv.memory_arbitration_isValid
.sym 43773 VexRiscv._zz_200_[22]
.sym 43774 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 43775 $abc$40744$n5448
.sym 43776 $abc$40744$n3812
.sym 43777 VexRiscv._zz_194_[25]
.sym 43778 $abc$40744$n2424
.sym 43779 $abc$40744$n5464
.sym 43780 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 43781 $abc$40744$n2485
.sym 43782 $abc$40744$n4266_1
.sym 43788 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 43789 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 43792 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 43794 VexRiscv._zz_35_[9]
.sym 43796 VexRiscv._zz_288_[6]
.sym 43797 VexRiscv._zz_288_[5]
.sym 43799 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 43801 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 43803 $abc$40744$n4192
.sym 43805 $abc$40744$n235
.sym 43806 VexRiscv._zz_41_[26]
.sym 43807 VexRiscv._zz_193_
.sym 43808 VexRiscv._zz_288_[4]
.sym 43809 VexRiscv._zz_288_[7]
.sym 43810 VexRiscv._zz_321_
.sym 43811 VexRiscv._zz_200_[26]
.sym 43813 $abc$40744$n233
.sym 43814 VexRiscv._zz_35_[8]
.sym 43815 VexRiscv._zz_193_
.sym 43818 $abc$40744$n4814
.sym 43819 $abc$40744$n5283_1
.sym 43821 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 43822 VexRiscv._zz_193_
.sym 43823 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 43824 $abc$40744$n235
.sym 43830 VexRiscv._zz_35_[9]
.sym 43836 VexRiscv._zz_35_[8]
.sym 43839 VexRiscv._zz_200_[26]
.sym 43840 VexRiscv._zz_41_[26]
.sym 43842 $abc$40744$n4192
.sym 43845 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 43846 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 43847 VexRiscv._zz_193_
.sym 43848 $abc$40744$n235
.sym 43851 $abc$40744$n4814
.sym 43852 $abc$40744$n233
.sym 43854 $abc$40744$n5283_1
.sym 43857 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 43859 VexRiscv._zz_321_
.sym 43863 VexRiscv._zz_288_[7]
.sym 43864 VexRiscv._zz_288_[4]
.sym 43865 VexRiscv._zz_288_[6]
.sym 43866 VexRiscv._zz_288_[5]
.sym 43868 clk12_$glb_clk
.sym 43869 VexRiscv.reset_$glb_sr
.sym 43870 $abc$40744$n5640
.sym 43871 $abc$40744$n2486
.sym 43872 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 43873 $abc$40744$n4717_1
.sym 43874 $abc$40744$n5638
.sym 43875 eventmanager_pending_w[2]
.sym 43876 $abc$40744$n5636
.sym 43877 $abc$40744$n5650
.sym 43880 basesoc_timer0_reload_storage[18]
.sym 43882 VexRiscv._zz_288_[6]
.sym 43883 VexRiscv._zz_79_[29]
.sym 43884 VexRiscv.CsrPlugin_mepc[29]
.sym 43885 VexRiscv._zz_153_
.sym 43886 $abc$40744$n4728
.sym 43887 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 43888 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 43889 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 43890 $abc$40744$n142
.sym 43891 VexRiscv._zz_200_[29]
.sym 43892 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 43893 VexRiscv._zz_41_[22]
.sym 43894 VexRiscv._zz_194_[2]
.sym 43895 VexRiscv._zz_288_[7]
.sym 43896 basesoc_timer0_load_storage[4]
.sym 43897 VexRiscv.decode_to_execute_RS2[21]
.sym 43898 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 43899 VexRiscv.CsrPlugin_mepc[4]
.sym 43900 VexRiscv._zz_194_[1]
.sym 43901 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 43902 VexRiscv._zz_195_[6]
.sym 43903 VexRiscv._zz_200_[24]
.sym 43904 VexRiscv._zz_194_[0]
.sym 43905 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 43911 VexRiscv._zz_171_[0]
.sym 43913 $abc$40744$n4192
.sym 43914 VexRiscv._zz_287_[3]
.sym 43915 VexRiscv._zz_41_[25]
.sym 43920 VexRiscv._zz_35_[29]
.sym 43921 $abc$40744$n4192
.sym 43922 basesoc_dat_w[4]
.sym 43923 $abc$40744$n235
.sym 43924 $abc$40744$n4375_1
.sym 43925 $abc$40744$n5236_1
.sym 43926 VexRiscv._zz_32_[1]
.sym 43927 VexRiscv._zz_193_
.sym 43928 VexRiscv._zz_152_[11]
.sym 43929 VexRiscv._zz_153_
.sym 43930 $abc$40744$n4717_1
.sym 43931 VexRiscv._zz_200_[25]
.sym 43932 VexRiscv._zz_171_[1]
.sym 43933 VexRiscv._zz_200_[22]
.sym 43934 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 43937 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43938 $abc$40744$n2424
.sym 43939 VexRiscv._zz_41_[22]
.sym 43940 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 43942 $abc$40744$n4266_1
.sym 43944 $abc$40744$n4266_1
.sym 43945 $abc$40744$n4717_1
.sym 43946 VexRiscv._zz_35_[29]
.sym 43950 $abc$40744$n235
.sym 43951 VexRiscv._zz_193_
.sym 43952 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 43953 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 43956 VexRiscv._zz_153_
.sym 43957 $abc$40744$n5236_1
.sym 43958 $abc$40744$n4192
.sym 43959 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43963 VexRiscv._zz_41_[25]
.sym 43964 $abc$40744$n4192
.sym 43965 VexRiscv._zz_200_[25]
.sym 43968 VexRiscv._zz_200_[22]
.sym 43969 VexRiscv._zz_41_[22]
.sym 43971 $abc$40744$n4192
.sym 43975 basesoc_dat_w[4]
.sym 43980 VexRiscv._zz_153_
.sym 43981 VexRiscv._zz_287_[3]
.sym 43982 VexRiscv._zz_32_[1]
.sym 43986 VexRiscv._zz_152_[11]
.sym 43987 VexRiscv._zz_171_[0]
.sym 43988 VexRiscv._zz_171_[1]
.sym 43989 $abc$40744$n4375_1
.sym 43990 $abc$40744$n2424
.sym 43991 clk12_$glb_clk
.sym 43992 sys_rst_$glb_sr
.sym 43993 $abc$40744$n6075_1
.sym 43994 $abc$40744$n4988
.sym 43995 $abc$40744$n4956_1
.sym 43996 $abc$40744$n6076_1
.sym 43997 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 43998 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 43999 $abc$40744$n4569_1
.sym 44000 $abc$40744$n5449
.sym 44001 VexRiscv._zz_193_
.sym 44002 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 44004 VexRiscv._zz_193_
.sym 44005 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 44006 VexRiscv._zz_35_[29]
.sym 44007 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 44008 VexRiscv._zz_287_[3]
.sym 44009 $abc$40744$n5467
.sym 44010 $abc$40744$n2565
.sym 44011 VexRiscv._zz_35_[5]
.sym 44012 VexRiscv._zz_41_[20]
.sym 44013 VexRiscv._zz_35_[9]
.sym 44014 $abc$40744$n2486
.sym 44015 VexRiscv._zz_288_[10]
.sym 44016 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 44017 VexRiscv._zz_330_
.sym 44018 VexRiscv._zz_194_[6]
.sym 44019 $abc$40744$n3795
.sym 44021 $abc$40744$n6672
.sym 44022 VexRiscv._zz_194_[12]
.sym 44023 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44024 VexRiscv._zz_194_[15]
.sym 44025 VexRiscv._zz_193_
.sym 44026 $abc$40744$n6075_1
.sym 44027 $abc$40744$n2614
.sym 44028 $abc$40744$n3818
.sym 44035 $abc$40744$n235
.sym 44036 $abc$40744$n2565
.sym 44037 $abc$40744$n4377_1
.sym 44038 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 44039 VexRiscv._zz_191_
.sym 44040 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44041 VexRiscv._zz_339_
.sym 44045 $abc$40744$n4872
.sym 44047 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 44048 $abc$40744$n4381
.sym 44049 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 44051 $abc$40744$n4988
.sym 44052 $abc$40744$n4376
.sym 44054 VexRiscv._zz_35_[29]
.sym 44055 $abc$40744$n4385_1
.sym 44057 $abc$40744$n4380
.sym 44059 VexRiscv._zz_201_[11]
.sym 44060 VexRiscv._zz_255_[1]
.sym 44063 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 44065 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 44067 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 44075 VexRiscv._zz_339_
.sym 44079 VexRiscv._zz_201_[11]
.sym 44080 $abc$40744$n4380
.sym 44081 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 44082 $abc$40744$n4377_1
.sym 44085 VexRiscv._zz_255_[1]
.sym 44088 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 44091 VexRiscv._zz_35_[29]
.sym 44093 $abc$40744$n4872
.sym 44094 $abc$40744$n4988
.sym 44097 $abc$40744$n4381
.sym 44098 $abc$40744$n4376
.sym 44099 $abc$40744$n4385_1
.sym 44103 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 44104 VexRiscv._zz_255_[1]
.sym 44109 VexRiscv._zz_191_
.sym 44110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44111 $abc$40744$n235
.sym 44112 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 44113 $abc$40744$n2565
.sym 44114 clk12_$glb_clk
.sym 44115 VexRiscv.reset_$glb_sr
.sym 44116 $abc$40744$n6016
.sym 44117 VexRiscv.decode_to_execute_RS2[21]
.sym 44118 $abc$40744$n4955
.sym 44119 $abc$40744$n6018
.sym 44120 $abc$40744$n4568_1
.sym 44121 $abc$40744$n6020
.sym 44122 VexRiscv._zz_316_[6]
.sym 44123 VexRiscv._zz_200_[21]
.sym 44124 $abc$40744$n4989
.sym 44128 VexRiscv.CsrPlugin_mtval[23]
.sym 44129 $abc$40744$n4312_1
.sym 44131 VexRiscv.CsrPlugin_mip_MEIP
.sym 44132 VexRiscv.execute_to_memory_IS_DIV
.sym 44133 $abc$40744$n4377_1
.sym 44134 $abc$40744$n235
.sym 44135 VexRiscv._zz_171_[0]
.sym 44136 $abc$40744$n4535
.sym 44137 $abc$40744$n235
.sym 44138 VexRiscv._zz_195_[4]
.sym 44139 basesoc_vexriscv_dbus_adr[21]
.sym 44140 $abc$40744$n235
.sym 44141 VexRiscv._zz_194_[18]
.sym 44142 VexRiscv._zz_152_[27]
.sym 44143 $abc$40744$n5436
.sym 44144 $abc$40744$n235
.sym 44146 $abc$40744$n4579_1
.sym 44147 VexRiscv._zz_194_[22]
.sym 44148 $abc$40744$n3749
.sym 44149 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 44150 VexRiscv._zz_321_
.sym 44157 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 44158 VexRiscv._zz_323_[0]
.sym 44159 $abc$40744$n5436
.sym 44160 $abc$40744$n4436_1
.sym 44161 $abc$40744$n4437_1
.sym 44162 $abc$40744$n235
.sym 44163 $abc$40744$n5443
.sym 44164 $abc$40744$n5442
.sym 44165 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 44167 $abc$40744$n5437
.sym 44168 $abc$40744$n2633
.sym 44170 $abc$40744$n235
.sym 44171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 44172 VexRiscv._zz_194_[1]
.sym 44173 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 44174 VexRiscv._zz_195_[2]
.sym 44177 VexRiscv._zz_330_
.sym 44178 VexRiscv.execute_to_memory_IS_DIV
.sym 44179 $abc$40744$n3638
.sym 44183 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44184 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 44185 VexRiscv._zz_193_
.sym 44186 VexRiscv.memory_arbitration_isValid
.sym 44188 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 44190 VexRiscv._zz_330_
.sym 44191 VexRiscv._zz_195_[2]
.sym 44192 VexRiscv._zz_194_[1]
.sym 44193 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44198 $abc$40744$n5437
.sym 44199 $abc$40744$n5436
.sym 44202 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 44203 VexRiscv._zz_193_
.sym 44204 $abc$40744$n235
.sym 44205 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 44209 $abc$40744$n4437_1
.sym 44210 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 44211 $abc$40744$n3638
.sym 44214 VexRiscv._zz_194_[1]
.sym 44215 VexRiscv._zz_323_[0]
.sym 44220 VexRiscv.execute_to_memory_IS_DIV
.sym 44221 VexRiscv.memory_arbitration_isValid
.sym 44222 $abc$40744$n4436_1
.sym 44223 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 44226 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 44227 $abc$40744$n235
.sym 44228 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 44229 VexRiscv._zz_193_
.sym 44233 $abc$40744$n5443
.sym 44234 $abc$40744$n5442
.sym 44236 $abc$40744$n2633
.sym 44237 clk12_$glb_clk
.sym 44239 $abc$40744$n6036
.sym 44240 $abc$40744$n4581_1
.sym 44241 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 44242 $abc$40744$n6034
.sym 44243 $abc$40744$n6022
.sym 44244 $abc$40744$n4583_1
.sym 44245 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 44246 $abc$40744$n6032
.sym 44247 VexRiscv._zz_316_[1]
.sym 44251 $abc$40744$n4230_1
.sym 44252 VexRiscv._zz_35_[18]
.sym 44253 VexRiscv.decode_to_execute_RS2[22]
.sym 44254 VexRiscv._zz_195_[3]
.sym 44255 VexRiscv._zz_195_[3]
.sym 44256 VexRiscv._zz_323_[0]
.sym 44257 $abc$40744$n4384
.sym 44258 VexRiscv._zz_171_[1]
.sym 44259 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 44260 VexRiscv.decode_to_execute_RS2[21]
.sym 44261 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 44262 VexRiscv._zz_79_[24]
.sym 44264 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 44265 VexRiscv._zz_200_[22]
.sym 44266 VexRiscv._zz_35_[21]
.sym 44267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 44269 VexRiscv._zz_194_[25]
.sym 44270 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 44271 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 44272 VexRiscv.memory_arbitration_isValid
.sym 44273 VexRiscv._zz_195_[8]
.sym 44274 VexRiscv._zz_152_[26]
.sym 44281 VexRiscv._zz_330_
.sym 44286 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 44289 VexRiscv._zz_330_
.sym 44290 VexRiscv._zz_255_[1]
.sym 44291 $abc$40744$n2436
.sym 44292 VexRiscv._zz_194_[12]
.sym 44293 VexRiscv._zz_318_[13]
.sym 44294 $abc$40744$n4265_1
.sym 44295 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44296 VexRiscv._zz_323_[0]
.sym 44297 VexRiscv._zz_195_[13]
.sym 44298 VexRiscv._zz_194_[11]
.sym 44299 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 44300 VexRiscv._zz_195_[14]
.sym 44301 basesoc_ctrl_reset_reset_r
.sym 44304 VexRiscv._zz_195_[12]
.sym 44305 $abc$40744$n4581_1
.sym 44306 $abc$40744$n4579_1
.sym 44308 $abc$40744$n3749
.sym 44309 $abc$40744$n4577_1
.sym 44314 VexRiscv._zz_255_[1]
.sym 44316 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 44319 $abc$40744$n4579_1
.sym 44320 $abc$40744$n4581_1
.sym 44321 $abc$40744$n3749
.sym 44322 $abc$40744$n4577_1
.sym 44325 VexRiscv._zz_194_[11]
.sym 44327 VexRiscv._zz_323_[0]
.sym 44333 basesoc_ctrl_reset_reset_r
.sym 44337 VexRiscv._zz_195_[14]
.sym 44338 $abc$40744$n4265_1
.sym 44339 VexRiscv._zz_318_[13]
.sym 44343 VexRiscv._zz_194_[12]
.sym 44344 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44345 VexRiscv._zz_195_[13]
.sym 44346 VexRiscv._zz_330_
.sym 44349 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44350 VexRiscv._zz_330_
.sym 44351 VexRiscv._zz_194_[11]
.sym 44352 VexRiscv._zz_195_[12]
.sym 44355 VexRiscv._zz_255_[1]
.sym 44356 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 44359 $abc$40744$n2436
.sym 44360 clk12_$glb_clk
.sym 44361 sys_rst_$glb_sr
.sym 44362 VexRiscv._zz_316_[23]
.sym 44363 $abc$40744$n6044
.sym 44364 $abc$40744$n6052
.sym 44365 $abc$40744$n6048
.sym 44366 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 44367 $abc$40744$n5458
.sym 44368 $abc$40744$n6042
.sym 44369 $abc$40744$n4474_1
.sym 44370 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 44374 VexRiscv._zz_195_[4]
.sym 44375 VexRiscv._zz_195_[6]
.sym 44376 $abc$40744$n6030
.sym 44379 VexRiscv._zz_195_[9]
.sym 44380 VexRiscv._zz_316_[11]
.sym 44381 $abc$40744$n2647
.sym 44382 $abc$40744$n4265_1
.sym 44384 VexRiscv._zz_201_[2]
.sym 44385 $abc$40744$n4582_1
.sym 44386 $abc$40744$n4230_1
.sym 44387 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 44388 VexRiscv._zz_318_[0]
.sym 44389 VexRiscv._zz_194_[0]
.sym 44390 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 44393 $abc$40744$n4230_1
.sym 44394 VexRiscv._zz_318_[0]
.sym 44395 VexRiscv._zz_152_[23]
.sym 44396 VexRiscv._zz_152_[22]
.sym 44397 $abc$40744$n6801_1
.sym 44403 $abc$40744$n3794
.sym 44404 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 44405 $abc$40744$n3638
.sym 44406 csrbankarray_csrbank2_dat0_w[1]
.sym 44407 VexRiscv._zz_152_[6]
.sym 44409 $abc$40744$n4230_1
.sym 44410 VexRiscv.CsrPlugin_mtval[26]
.sym 44411 VexRiscv._zz_171_[0]
.sym 44412 $abc$40744$n235
.sym 44413 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 44414 $abc$40744$n4521
.sym 44415 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 44416 VexRiscv.execute_to_memory_IS_DIV
.sym 44417 VexRiscv._zz_318_[18]
.sym 44419 VexRiscv._zz_193_
.sym 44420 $abc$40744$n4520
.sym 44421 VexRiscv._zz_171_[1]
.sym 44423 $abc$40744$n4265_1
.sym 44426 $abc$40744$n3988
.sym 44427 $abc$40744$n4672_1
.sym 44428 $abc$40744$n6009
.sym 44429 $abc$40744$n4671
.sym 44431 VexRiscv._zz_195_[19]
.sym 44432 VexRiscv.memory_arbitration_isValid
.sym 44433 $abc$40744$n4270_1
.sym 44434 VexRiscv._zz_152_[26]
.sym 44436 VexRiscv.memory_arbitration_isValid
.sym 44437 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 44438 VexRiscv.execute_to_memory_IS_DIV
.sym 44439 $abc$40744$n4520
.sym 44442 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 44443 $abc$40744$n3638
.sym 44445 $abc$40744$n4521
.sym 44448 $abc$40744$n4230_1
.sym 44449 VexRiscv.CsrPlugin_mtval[26]
.sym 44451 $abc$40744$n4672_1
.sym 44454 VexRiscv._zz_318_[18]
.sym 44456 VexRiscv._zz_195_[19]
.sym 44457 $abc$40744$n4265_1
.sym 44460 VexRiscv._zz_171_[1]
.sym 44461 $abc$40744$n4671
.sym 44462 VexRiscv._zz_152_[26]
.sym 44463 VexRiscv._zz_171_[0]
.sym 44466 $abc$40744$n4270_1
.sym 44467 VexRiscv._zz_171_[1]
.sym 44468 VexRiscv._zz_171_[0]
.sym 44469 VexRiscv._zz_152_[6]
.sym 44472 $abc$40744$n3794
.sym 44473 $abc$40744$n3988
.sym 44474 $abc$40744$n6009
.sym 44475 csrbankarray_csrbank2_dat0_w[1]
.sym 44478 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 44479 VexRiscv._zz_193_
.sym 44480 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 44481 $abc$40744$n235
.sym 44483 clk12_$glb_clk
.sym 44484 sys_rst_$glb_sr
.sym 44485 VexRiscv._zz_35_[0]
.sym 44486 VexRiscv._zz_35_[21]
.sym 44487 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 44488 $abc$40744$n6058
.sym 44489 $abc$40744$n4723_1
.sym 44490 $abc$40744$n6056
.sym 44491 $abc$40744$n4845_1
.sym 44492 $abc$40744$n6064
.sym 44494 $abc$40744$n6712
.sym 44497 $abc$40744$n3794
.sym 44498 VexRiscv._zz_255_[1]
.sym 44499 VexRiscv._zz_195_[8]
.sym 44500 VexRiscv._zz_35_[24]
.sym 44501 $abc$40744$n4292
.sym 44502 $abc$40744$n4474_1
.sym 44503 VexRiscv._zz_152_[6]
.sym 44504 VexRiscv._zz_194_[21]
.sym 44506 VexRiscv.CsrPlugin_mtval[26]
.sym 44507 $abc$40744$n5433_1
.sym 44508 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 44509 $abc$40744$n4265_1
.sym 44510 $abc$40744$n4671
.sym 44512 $abc$40744$n2614
.sym 44513 VexRiscv._zz_193_
.sym 44515 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44516 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 44517 VexRiscv._zz_195_[30]
.sym 44518 $abc$40744$n4265_1
.sym 44519 VexRiscv._zz_195_[22]
.sym 44520 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44526 $abc$40744$n4613_1
.sym 44527 VexRiscv.execute_to_memory_IS_DIV
.sym 44528 VexRiscv.CsrPlugin_mtval[23]
.sym 44529 $abc$40744$n4265_1
.sym 44531 VexRiscv._zz_171_[0]
.sym 44533 VexRiscv._zz_171_[1]
.sym 44535 $abc$40744$n4722_1
.sym 44536 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 44538 $abc$40744$n4614_1
.sym 44539 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 44541 $abc$40744$n4230_1
.sym 44542 VexRiscv.memory_arbitration_isValid
.sym 44544 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44546 VexRiscv._zz_195_[1]
.sym 44548 VexRiscv._zz_318_[0]
.sym 44549 VexRiscv._zz_194_[0]
.sym 44550 VexRiscv._zz_330_
.sym 44551 $abc$40744$n3638
.sym 44552 VexRiscv._zz_323_[0]
.sym 44553 $abc$40744$n2530
.sym 44554 $abc$40744$n4723_1
.sym 44555 VexRiscv._zz_152_[23]
.sym 44556 basesoc_dat_w[6]
.sym 44559 VexRiscv.CsrPlugin_mtval[23]
.sym 44561 $abc$40744$n4230_1
.sym 44562 $abc$40744$n4614_1
.sym 44565 $abc$40744$n4723_1
.sym 44566 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 44568 $abc$40744$n3638
.sym 44571 $abc$40744$n4613_1
.sym 44572 VexRiscv._zz_171_[0]
.sym 44573 VexRiscv._zz_152_[23]
.sym 44574 VexRiscv._zz_171_[1]
.sym 44579 basesoc_dat_w[6]
.sym 44583 VexRiscv.memory_arbitration_isValid
.sym 44584 VexRiscv.execute_to_memory_IS_DIV
.sym 44585 $abc$40744$n4722_1
.sym 44586 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 44589 VexRiscv._zz_194_[0]
.sym 44591 VexRiscv._zz_323_[0]
.sym 44595 VexRiscv._zz_195_[1]
.sym 44597 VexRiscv._zz_318_[0]
.sym 44598 $abc$40744$n4265_1
.sym 44601 VexRiscv._zz_194_[0]
.sym 44602 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44603 VexRiscv._zz_330_
.sym 44604 VexRiscv._zz_195_[1]
.sym 44605 $abc$40744$n2530
.sym 44606 clk12_$glb_clk
.sym 44607 sys_rst_$glb_sr
.sym 44608 $abc$40744$n4539
.sym 44609 VexRiscv.CsrPlugin_mepc[6]
.sym 44610 $abc$40744$n4574_1
.sym 44611 $abc$40744$n6068
.sym 44612 $abc$40744$n4575_1
.sym 44613 VexRiscv._zz_316_[32]
.sym 44614 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 44615 $abc$40744$n4538
.sym 44620 $abc$40744$n4613_1
.sym 44621 basesoc_dat_w[1]
.sym 44622 VexRiscv.CsrPlugin_mtval[23]
.sym 44624 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 44625 VexRiscv._zz_195_[18]
.sym 44626 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 44628 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 44630 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 44631 VexRiscv.execute_to_memory_IS_DIV
.sym 44632 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 44635 VexRiscv._zz_321_
.sym 44638 $abc$40744$n2644
.sym 44639 $abc$40744$n2530
.sym 44643 $abc$40744$n2565
.sym 44651 VexRiscv._zz_171_[1]
.sym 44652 basesoc_dat_w[2]
.sym 44654 VexRiscv._zz_316_[0]
.sym 44656 VexRiscv._zz_171_[0]
.sym 44660 $abc$40744$n2436
.sym 44662 VexRiscv.CsrPlugin_mtval[22]
.sym 44663 $abc$40744$n4230_1
.sym 44666 VexRiscv._zz_318_[0]
.sym 44668 VexRiscv._zz_152_[22]
.sym 44672 $abc$40744$n4596_1
.sym 44676 $abc$40744$n4595_1
.sym 44677 basesoc_dat_w[1]
.sym 44694 $abc$40744$n4595_1
.sym 44695 VexRiscv._zz_152_[22]
.sym 44696 VexRiscv._zz_171_[1]
.sym 44697 VexRiscv._zz_171_[0]
.sym 44700 $abc$40744$n4230_1
.sym 44702 $abc$40744$n4596_1
.sym 44703 VexRiscv.CsrPlugin_mtval[22]
.sym 44707 VexRiscv._zz_318_[0]
.sym 44709 VexRiscv._zz_316_[0]
.sym 44714 basesoc_dat_w[2]
.sym 44719 basesoc_dat_w[1]
.sym 44728 $abc$40744$n2436
.sym 44729 clk12_$glb_clk
.sym 44730 sys_rst_$glb_sr
.sym 44731 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 44732 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 44733 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 44735 $abc$40744$n5328_1
.sym 44736 $abc$40744$n5581
.sym 44738 $abc$40744$n5587
.sym 44739 VexRiscv._zz_200_[19]
.sym 44740 VexRiscv._zz_35_[26]
.sym 44743 $abc$40744$n4265_1
.sym 44744 $abc$40744$n6678
.sym 44745 VexRiscv._zz_171_[1]
.sym 44746 VexRiscv._zz_318_[31]
.sym 44750 VexRiscv.CsrPlugin_mtval[22]
.sym 44751 $abc$40744$n4595_1
.sym 44752 basesoc_ctrl_reset_reset_r
.sym 44753 VexRiscv.lastStagePc[22]
.sym 44757 VexRiscv._zz_195_[17]
.sym 44773 $abc$40744$n152
.sym 44774 sys_rst
.sym 44776 $abc$40744$n154
.sym 44779 $abc$40744$n6700
.sym 44782 $abc$40744$n6690
.sym 44783 $abc$40744$n2466
.sym 44784 $abc$40744$n6694
.sym 44786 $abc$40744$n150
.sym 44792 $abc$40744$n156
.sym 44795 $abc$40744$n6684
.sym 44803 user_btn0
.sym 44806 $abc$40744$n152
.sym 44812 sys_rst
.sym 44813 $abc$40744$n6694
.sym 44814 user_btn0
.sym 44817 $abc$40744$n156
.sym 44823 $abc$40744$n150
.sym 44824 $abc$40744$n154
.sym 44825 $abc$40744$n152
.sym 44826 $abc$40744$n156
.sym 44829 user_btn0
.sym 44831 sys_rst
.sym 44832 $abc$40744$n6700
.sym 44835 $abc$40744$n150
.sym 44841 user_btn0
.sym 44842 $abc$40744$n6690
.sym 44843 sys_rst
.sym 44848 sys_rst
.sym 44849 $abc$40744$n6684
.sym 44850 user_btn0
.sym 44851 $abc$40744$n2466
.sym 44852 clk12_$glb_clk
.sym 44854 VexRiscv._zz_195_[15]
.sym 44861 VexRiscv._zz_195_[17]
.sym 44862 basesoc_vexriscv_ibus_adr[1]
.sym 44868 VexRiscv._zz_195_[29]
.sym 44869 VexRiscv.lastStagePc[6]
.sym 44870 VexRiscv._zz_195_[29]
.sym 44871 $abc$40744$n3983
.sym 44872 VexRiscv._zz_41_[5]
.sym 44873 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 44874 VexRiscv._zz_41_[6]
.sym 44875 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 44876 VexRiscv._zz_195_[23]
.sym 44877 VexRiscv._zz_41_[22]
.sym 44887 VexRiscv._zz_195_[15]
.sym 44888 $abc$40744$n5582_1
.sym 44902 $abc$40744$n6676
.sym 44906 $abc$40744$n6680
.sym 44911 $abc$40744$n6686
.sym 44918 user_btn0
.sym 44922 $abc$40744$n2466
.sym 44941 user_btn0
.sym 44943 $abc$40744$n6676
.sym 44948 user_btn0
.sym 44949 $abc$40744$n6680
.sym 44972 user_btn0
.sym 44973 $abc$40744$n6686
.sym 44974 $abc$40744$n2466
.sym 44975 clk12_$glb_clk
.sym 44976 sys_rst_$glb_sr
.sym 44985 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 44988 $abc$40744$n2565
.sym 44991 $abc$40744$n6692
.sym 44993 $abc$40744$n5588_1
.sym 45000 user_btn0
.sym 45077 basesoc_timer0_value_status[22]
.sym 45078 basesoc_timer0_value_status[30]
.sym 45079 basesoc_timer0_value_status[9]
.sym 45080 basesoc_timer0_value_status[16]
.sym 45081 $abc$40744$n5946_1
.sym 45082 basesoc_timer0_value_status[1]
.sym 45083 basesoc_timer0_value_status[10]
.sym 45084 $abc$40744$n5938_1
.sym 45088 $abc$40744$n3896_1
.sym 45089 $abc$40744$n6741
.sym 45090 basesoc_timer0_reload_storage[12]
.sym 45091 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 45096 $abc$40744$n3814
.sym 45101 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 45111 serial_rx
.sym 45120 $abc$40744$n5937_1
.sym 45122 basesoc_timer0_eventmanager_status_w
.sym 45123 basesoc_timer0_value[11]
.sym 45124 $abc$40744$n6720
.sym 45125 basesoc_timer0_value[9]
.sym 45126 basesoc_timer0_value[8]
.sym 45127 basesoc_timer0_value[3]
.sym 45128 $abc$40744$n3894_1
.sym 45129 basesoc_timer0_value_status[17]
.sym 45130 $abc$40744$n2424
.sym 45131 basesoc_timer0_value[6]
.sym 45132 basesoc_dat_w[2]
.sym 45133 sys_rst
.sym 45134 basesoc_timer0_value[1]
.sym 45135 $abc$40744$n5923_1
.sym 45136 basesoc_timer0_value[4]
.sym 45137 basesoc_timer0_value[5]
.sym 45138 $abc$40744$n3896_1
.sym 45139 $abc$40744$n3926
.sym 45141 $abc$40744$n3928
.sym 45143 $abc$40744$n3929
.sym 45144 basesoc_timer0_value[7]
.sym 45145 basesoc_timer0_value[10]
.sym 45146 basesoc_timer0_reload_storage[5]
.sym 45147 basesoc_timer0_value[2]
.sym 45148 basesoc_timer0_value[0]
.sym 45149 $abc$40744$n3927
.sym 45150 $abc$40744$n5938_1
.sym 45152 basesoc_timer0_value[11]
.sym 45153 basesoc_timer0_value[8]
.sym 45154 basesoc_timer0_value[9]
.sym 45155 basesoc_timer0_value[10]
.sym 45158 $abc$40744$n3896_1
.sym 45159 $abc$40744$n3894_1
.sym 45160 sys_rst
.sym 45164 basesoc_timer0_reload_storage[5]
.sym 45165 $abc$40744$n6720
.sym 45167 basesoc_timer0_eventmanager_status_w
.sym 45170 $abc$40744$n3929
.sym 45171 $abc$40744$n3928
.sym 45172 $abc$40744$n3927
.sym 45173 $abc$40744$n3926
.sym 45176 basesoc_timer0_value[5]
.sym 45177 basesoc_timer0_value[4]
.sym 45178 basesoc_timer0_value[7]
.sym 45179 basesoc_timer0_value[6]
.sym 45183 basesoc_dat_w[2]
.sym 45188 basesoc_timer0_value[0]
.sym 45189 basesoc_timer0_value[2]
.sym 45190 basesoc_timer0_value[1]
.sym 45191 basesoc_timer0_value[3]
.sym 45194 $abc$40744$n5937_1
.sym 45195 $abc$40744$n5938_1
.sym 45196 basesoc_timer0_value_status[17]
.sym 45197 $abc$40744$n5923_1
.sym 45198 $abc$40744$n2424
.sym 45199 clk12_$glb_clk
.sym 45200 sys_rst_$glb_sr
.sym 45205 $abc$40744$n5989
.sym 45206 basesoc_timer0_value[7]
.sym 45207 $abc$40744$n5945
.sym 45208 $abc$40744$n6140
.sym 45209 basesoc_timer0_value[2]
.sym 45210 $abc$40744$n6150_1
.sym 45211 basesoc_timer0_value[22]
.sym 45212 $abc$40744$n5944_1
.sym 45213 basesoc_timer0_value[6]
.sym 45217 basesoc_timer0_value[27]
.sym 45218 basesoc_timer0_load_storage[30]
.sym 45219 basesoc_timer0_reload_storage[7]
.sym 45220 basesoc_timer0_load_storage[6]
.sym 45221 $abc$40744$n6723
.sym 45222 $abc$40744$n3904_1
.sym 45223 basesoc_timer0_value[6]
.sym 45224 $abc$40744$n6324_1
.sym 45225 $abc$40744$n5925_1
.sym 45226 basesoc_timer0_value[30]
.sym 45227 $abc$40744$n2511
.sym 45228 $abc$40744$n5937_1
.sym 45229 basesoc_timer0_value[3]
.sym 45238 basesoc_ctrl_reset_reset_r
.sym 45241 $abc$40744$n2442
.sym 45242 $abc$40744$n3896_1
.sym 45243 basesoc_timer0_value[0]
.sym 45246 $abc$40744$n5946_1
.sym 45248 basesoc_timer0_value[10]
.sym 45249 basesoc_timer0_load_storage[2]
.sym 45250 basesoc_timer0_value[11]
.sym 45251 basesoc_timer0_load_storage[7]
.sym 45252 $abc$40744$n2424
.sym 45254 $abc$40744$n5932_1
.sym 45255 basesoc_timer0_eventmanager_status_w
.sym 45258 $abc$40744$n5932_1
.sym 45260 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 45261 $abc$40744$n3928
.sym 45262 $abc$40744$n2586
.sym 45265 $abc$40744$n6729
.sym 45266 basesoc_timer0_value[10]
.sym 45267 basesoc_timer0_value[16]
.sym 45268 $abc$40744$n6180_1
.sym 45270 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 45274 $abc$40744$n5932_1
.sym 45285 basesoc_timer0_value[5]
.sym 45288 $PACKER_VCC_NET
.sym 45291 $PACKER_VCC_NET
.sym 45294 basesoc_timer0_value[3]
.sym 45296 $PACKER_VCC_NET
.sym 45298 basesoc_timer0_value[0]
.sym 45299 basesoc_timer0_value[7]
.sym 45302 basesoc_timer0_value[2]
.sym 45304 basesoc_timer0_value[6]
.sym 45307 basesoc_timer0_value[1]
.sym 45313 basesoc_timer0_value[4]
.sym 45314 $nextpnr_ICESTORM_LC_6$O
.sym 45317 basesoc_timer0_value[0]
.sym 45320 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 45322 basesoc_timer0_value[1]
.sym 45323 $PACKER_VCC_NET
.sym 45326 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 45328 $PACKER_VCC_NET
.sym 45329 basesoc_timer0_value[2]
.sym 45330 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 45332 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 45334 $PACKER_VCC_NET
.sym 45335 basesoc_timer0_value[3]
.sym 45336 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 45338 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 45340 $PACKER_VCC_NET
.sym 45341 basesoc_timer0_value[4]
.sym 45342 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 45344 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 45346 $PACKER_VCC_NET
.sym 45347 basesoc_timer0_value[5]
.sym 45348 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 45350 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 45352 $PACKER_VCC_NET
.sym 45353 basesoc_timer0_value[6]
.sym 45354 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 45356 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 45358 $PACKER_VCC_NET
.sym 45359 basesoc_timer0_value[7]
.sym 45360 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 45364 basesoc_timer0_value[14]
.sym 45365 basesoc_timer0_value[10]
.sym 45366 basesoc_timer0_value[11]
.sym 45367 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 45368 $abc$40744$n6156_1
.sym 45369 $abc$40744$n6164
.sym 45370 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 45371 $abc$40744$n3928
.sym 45372 basesoc_dat_w[5]
.sym 45373 basesoc_timer0_load_storage[22]
.sym 45374 basesoc_timer0_reload_storage[25]
.sym 45375 basesoc_dat_w[5]
.sym 45376 $abc$40744$n3896_1
.sym 45377 basesoc_timer0_load_storage[30]
.sym 45378 array_muxed0[1]
.sym 45379 basesoc_timer0_value_status[28]
.sym 45380 basesoc_timer0_reload_storage[7]
.sym 45381 basesoc_dat_w[3]
.sym 45382 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 45383 basesoc_timer0_value[8]
.sym 45384 basesoc_uart_phy_rx
.sym 45385 $abc$40744$n3894_1
.sym 45386 basesoc_dat_w[2]
.sym 45387 basesoc_dat_w[6]
.sym 45388 $abc$40744$n3794
.sym 45390 basesoc_timer0_reload_storage[14]
.sym 45391 basesoc_timer0_en_storage
.sym 45392 $abc$40744$n5977
.sym 45393 basesoc_timer0_value[1]
.sym 45394 basesoc_timer0_en_storage
.sym 45396 basesoc_timer0_value[22]
.sym 45397 basesoc_timer0_reload_storage[26]
.sym 45398 $abc$40744$n6732
.sym 45399 basesoc_timer0_value[4]
.sym 45400 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 45415 basesoc_timer0_value[9]
.sym 45421 basesoc_timer0_value[14]
.sym 45422 basesoc_timer0_value[10]
.sym 45423 basesoc_timer0_value[11]
.sym 45424 basesoc_timer0_value[12]
.sym 45427 $PACKER_VCC_NET
.sym 45429 basesoc_timer0_value[15]
.sym 45431 basesoc_timer0_value[13]
.sym 45432 basesoc_timer0_value[8]
.sym 45435 $PACKER_VCC_NET
.sym 45437 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 45439 $PACKER_VCC_NET
.sym 45440 basesoc_timer0_value[8]
.sym 45441 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 45443 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 45445 $PACKER_VCC_NET
.sym 45446 basesoc_timer0_value[9]
.sym 45447 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 45449 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 45451 basesoc_timer0_value[10]
.sym 45452 $PACKER_VCC_NET
.sym 45453 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 45455 $auto$alumacc.cc:474:replace_alu$4021.C[12]
.sym 45457 basesoc_timer0_value[11]
.sym 45458 $PACKER_VCC_NET
.sym 45459 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 45461 $auto$alumacc.cc:474:replace_alu$4021.C[13]
.sym 45463 basesoc_timer0_value[12]
.sym 45464 $PACKER_VCC_NET
.sym 45465 $auto$alumacc.cc:474:replace_alu$4021.C[12]
.sym 45467 $auto$alumacc.cc:474:replace_alu$4021.C[14]
.sym 45469 $PACKER_VCC_NET
.sym 45470 basesoc_timer0_value[13]
.sym 45471 $auto$alumacc.cc:474:replace_alu$4021.C[13]
.sym 45473 $auto$alumacc.cc:474:replace_alu$4021.C[15]
.sym 45475 $PACKER_VCC_NET
.sym 45476 basesoc_timer0_value[14]
.sym 45477 $auto$alumacc.cc:474:replace_alu$4021.C[14]
.sym 45479 $auto$alumacc.cc:474:replace_alu$4021.C[16]
.sym 45481 $PACKER_VCC_NET
.sym 45482 basesoc_timer0_value[15]
.sym 45483 $auto$alumacc.cc:474:replace_alu$4021.C[15]
.sym 45487 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 45488 $abc$40744$n3923
.sym 45489 $abc$40744$n6831_1
.sym 45490 basesoc_timer0_value[16]
.sym 45491 $abc$40744$n6822_1
.sym 45492 $abc$40744$n6184
.sym 45493 $abc$40744$n6168_1
.sym 45494 basesoc_timer0_value[29]
.sym 45497 $abc$40744$n2251
.sym 45498 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 45499 basesoc_dat_w[3]
.sym 45500 $abc$40744$n5925_1
.sym 45501 basesoc_timer0_load_storage[11]
.sym 45502 basesoc_adr[4]
.sym 45503 basesoc_adr[4]
.sym 45504 $abc$40744$n3818
.sym 45505 $abc$40744$n5995
.sym 45506 array_muxed0[8]
.sym 45507 $abc$40744$n6738
.sym 45508 $abc$40744$n3900_1
.sym 45509 $abc$40744$n5923_1
.sym 45510 $abc$40744$n3894_1
.sym 45511 $abc$40744$n3896_1
.sym 45512 basesoc_ctrl_reset_reset_r
.sym 45515 basesoc_timer0_value[15]
.sym 45516 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 45517 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 45520 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 45521 basesoc_adr[2]
.sym 45522 $abc$40744$n6750
.sym 45523 $auto$alumacc.cc:474:replace_alu$4021.C[16]
.sym 45534 basesoc_timer0_value[20]
.sym 45545 $PACKER_VCC_NET
.sym 45546 basesoc_timer0_value[19]
.sym 45547 basesoc_timer0_value[16]
.sym 45549 basesoc_timer0_value[23]
.sym 45551 basesoc_timer0_value[17]
.sym 45552 basesoc_timer0_value[21]
.sym 45553 basesoc_timer0_value[18]
.sym 45555 $PACKER_VCC_NET
.sym 45556 basesoc_timer0_value[22]
.sym 45560 $auto$alumacc.cc:474:replace_alu$4021.C[17]
.sym 45562 basesoc_timer0_value[16]
.sym 45563 $PACKER_VCC_NET
.sym 45564 $auto$alumacc.cc:474:replace_alu$4021.C[16]
.sym 45566 $auto$alumacc.cc:474:replace_alu$4021.C[18]
.sym 45568 $PACKER_VCC_NET
.sym 45569 basesoc_timer0_value[17]
.sym 45570 $auto$alumacc.cc:474:replace_alu$4021.C[17]
.sym 45572 $auto$alumacc.cc:474:replace_alu$4021.C[19]
.sym 45574 $PACKER_VCC_NET
.sym 45575 basesoc_timer0_value[18]
.sym 45576 $auto$alumacc.cc:474:replace_alu$4021.C[18]
.sym 45578 $auto$alumacc.cc:474:replace_alu$4021.C[20]
.sym 45580 basesoc_timer0_value[19]
.sym 45581 $PACKER_VCC_NET
.sym 45582 $auto$alumacc.cc:474:replace_alu$4021.C[19]
.sym 45584 $auto$alumacc.cc:474:replace_alu$4021.C[21]
.sym 45586 $PACKER_VCC_NET
.sym 45587 basesoc_timer0_value[20]
.sym 45588 $auto$alumacc.cc:474:replace_alu$4021.C[20]
.sym 45590 $auto$alumacc.cc:474:replace_alu$4021.C[22]
.sym 45592 $PACKER_VCC_NET
.sym 45593 basesoc_timer0_value[21]
.sym 45594 $auto$alumacc.cc:474:replace_alu$4021.C[21]
.sym 45596 $auto$alumacc.cc:474:replace_alu$4021.C[23]
.sym 45598 basesoc_timer0_value[22]
.sym 45599 $PACKER_VCC_NET
.sym 45600 $auto$alumacc.cc:474:replace_alu$4021.C[22]
.sym 45602 $auto$alumacc.cc:474:replace_alu$4021.C[24]
.sym 45604 $PACKER_VCC_NET
.sym 45605 basesoc_timer0_value[23]
.sym 45606 $auto$alumacc.cc:474:replace_alu$4021.C[23]
.sym 45610 $abc$40744$n3924_1
.sym 45611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 45612 $abc$40744$n3702_1
.sym 45613 $abc$40744$n5980_1
.sym 45614 $abc$40744$n6188
.sym 45615 $abc$40744$n6194_1
.sym 45616 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 45617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 45619 $abc$40744$n6184
.sym 45620 VexRiscv.decode_to_execute_RS2[28]
.sym 45621 eventmanager_status_w[2]
.sym 45622 basesoc_timer0_value[28]
.sym 45623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 45624 basesoc_timer0_eventmanager_status_w
.sym 45625 basesoc_ctrl_reset_reset_r
.sym 45626 basesoc_adr[4]
.sym 45627 $abc$40744$n5575
.sym 45628 basesoc_uart_tx_fifo_do_read
.sym 45629 user_btn1
.sym 45630 $abc$40744$n3840_1
.sym 45631 basesoc_timer0_value[30]
.sym 45632 basesoc_timer0_en_storage
.sym 45633 basesoc_uart_phy_rx_reg[6]
.sym 45634 slave_sel_r[2]
.sym 45635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 45636 $abc$40744$n3910_1
.sym 45637 basesoc_timer0_load_storage[7]
.sym 45638 $abc$40744$n134
.sym 45639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 45640 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 45641 $abc$40744$n2290
.sym 45642 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 45644 $abc$40744$n5932_1
.sym 45645 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 45646 $auto$alumacc.cc:474:replace_alu$4021.C[24]
.sym 45651 basesoc_timer0_value[27]
.sym 45653 basesoc_timer0_value[31]
.sym 45657 $PACKER_VCC_NET
.sym 45659 basesoc_timer0_value[26]
.sym 45661 basesoc_timer0_value[28]
.sym 45662 basesoc_timer0_value[30]
.sym 45665 $PACKER_VCC_NET
.sym 45666 basesoc_timer0_value[29]
.sym 45675 basesoc_timer0_value[25]
.sym 45681 basesoc_timer0_value[24]
.sym 45683 $auto$alumacc.cc:474:replace_alu$4021.C[25]
.sym 45685 basesoc_timer0_value[24]
.sym 45686 $PACKER_VCC_NET
.sym 45687 $auto$alumacc.cc:474:replace_alu$4021.C[24]
.sym 45689 $auto$alumacc.cc:474:replace_alu$4021.C[26]
.sym 45691 $PACKER_VCC_NET
.sym 45692 basesoc_timer0_value[25]
.sym 45693 $auto$alumacc.cc:474:replace_alu$4021.C[25]
.sym 45695 $auto$alumacc.cc:474:replace_alu$4021.C[27]
.sym 45697 basesoc_timer0_value[26]
.sym 45698 $PACKER_VCC_NET
.sym 45699 $auto$alumacc.cc:474:replace_alu$4021.C[26]
.sym 45701 $auto$alumacc.cc:474:replace_alu$4021.C[28]
.sym 45703 basesoc_timer0_value[27]
.sym 45704 $PACKER_VCC_NET
.sym 45705 $auto$alumacc.cc:474:replace_alu$4021.C[27]
.sym 45707 $auto$alumacc.cc:474:replace_alu$4021.C[29]
.sym 45709 basesoc_timer0_value[28]
.sym 45710 $PACKER_VCC_NET
.sym 45711 $auto$alumacc.cc:474:replace_alu$4021.C[28]
.sym 45713 $auto$alumacc.cc:474:replace_alu$4021.C[30]
.sym 45715 basesoc_timer0_value[29]
.sym 45716 $PACKER_VCC_NET
.sym 45717 $auto$alumacc.cc:474:replace_alu$4021.C[29]
.sym 45719 $auto$alumacc.cc:474:replace_alu$4021.C[31]
.sym 45721 $PACKER_VCC_NET
.sym 45722 basesoc_timer0_value[30]
.sym 45723 $auto$alumacc.cc:474:replace_alu$4021.C[30]
.sym 45727 basesoc_timer0_value[31]
.sym 45728 $PACKER_VCC_NET
.sym 45729 $auto$alumacc.cc:474:replace_alu$4021.C[31]
.sym 45733 $abc$40744$n3632_1
.sym 45734 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 45735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 45736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 45737 $abc$40744$n6653_1
.sym 45738 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 45739 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 45740 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 45741 basesoc_adr[1]
.sym 45743 VexRiscv._zz_195_[29]
.sym 45744 basesoc_adr[1]
.sym 45745 basesoc_adr[1]
.sym 45746 $abc$40744$n3936
.sym 45747 basesoc_we
.sym 45748 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 45749 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 45750 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 45751 array_muxed1[5]
.sym 45752 basesoc_dat_w[1]
.sym 45753 basesoc_uart_tx_fifo_consume[3]
.sym 45754 basesoc_uart_phy_rx_reg[6]
.sym 45755 $abc$40744$n3794
.sym 45756 $abc$40744$n3795
.sym 45758 $abc$40744$n3676
.sym 45759 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 45761 basesoc_timer0_value[25]
.sym 45762 $abc$40744$n3811
.sym 45763 $abc$40744$n3907
.sym 45767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 45768 basesoc_timer0_reload_storage[18]
.sym 45774 $abc$40744$n3811
.sym 45776 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 45777 basesoc_adr[4]
.sym 45779 $abc$40744$n3792
.sym 45781 $abc$40744$n3907
.sym 45782 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 45785 basesoc_timer0_reload_storage[20]
.sym 45787 basesoc_timer0_reload_storage[4]
.sym 45791 basesoc_timer0_load_storage[4]
.sym 45794 basesoc_timer0_load_storage[28]
.sym 45795 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 45796 $abc$40744$n3910_1
.sym 45798 $abc$40744$n3905
.sym 45799 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 45800 basesoc_timer0_reload_storage[12]
.sym 45802 basesoc_timer0_load_storage[12]
.sym 45803 $abc$40744$n3814
.sym 45809 $abc$40744$n3811
.sym 45810 basesoc_adr[4]
.sym 45814 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 45821 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 45827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 45831 $abc$40744$n3814
.sym 45832 basesoc_timer0_load_storage[12]
.sym 45833 basesoc_timer0_load_storage[28]
.sym 45834 $abc$40744$n3792
.sym 45837 $abc$40744$n3905
.sym 45838 $abc$40744$n3811
.sym 45839 basesoc_timer0_load_storage[4]
.sym 45840 basesoc_timer0_reload_storage[4]
.sym 45844 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 45849 $abc$40744$n3907
.sym 45850 $abc$40744$n3910_1
.sym 45851 basesoc_timer0_reload_storage[12]
.sym 45852 basesoc_timer0_reload_storage[20]
.sym 45853 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 45854 clk12_$glb_clk
.sym 45856 basesoc_timer0_value[25]
.sym 45857 basesoc_timer0_value[12]
.sym 45858 basesoc_bus_wishbone_dat_r[2]
.sym 45859 basesoc_adr[2]
.sym 45860 $abc$40744$n5949
.sym 45861 $abc$40744$n5950_1
.sym 45862 $abc$40744$n6436_1
.sym 45863 $abc$40744$n5948_1
.sym 45865 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 45866 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 45867 $abc$40744$n5640
.sym 45868 $abc$40744$n8240
.sym 45869 array_muxed1[10]
.sym 45870 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 45871 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 45872 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 45873 basesoc_adr[3]
.sym 45874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 45875 $abc$40744$n3792
.sym 45877 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 45878 $abc$40744$n6517
.sym 45879 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 45880 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 45881 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 45882 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 45883 $abc$40744$n2251
.sym 45884 basesoc_timer0_reload_storage[26]
.sym 45885 basesoc_timer0_en_storage
.sym 45886 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 45887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 45888 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 45889 $abc$40744$n3814
.sym 45890 basesoc_adr[1]
.sym 45891 basesoc_uart_phy_storage[22]
.sym 45897 VexRiscv._zz_313_
.sym 45898 $abc$40744$n9
.sym 45899 basesoc_timer0_eventmanager_status_w
.sym 45900 VexRiscv._zz_195_[13]
.sym 45901 $abc$40744$n6653_1
.sym 45906 basesoc_timer0_reload_storage[12]
.sym 45907 $abc$40744$n6780
.sym 45908 $abc$40744$n3812
.sym 45909 basesoc_adr[4]
.sym 45913 VexRiscv._zz_195_[14]
.sym 45916 basesoc_adr[2]
.sym 45917 basesoc_adr[3]
.sym 45918 $abc$40744$n11
.sym 45920 VexRiscv._zz_191_
.sym 45921 $abc$40744$n6741
.sym 45924 $abc$40744$n2280
.sym 45927 basesoc_timer0_reload_storage[25]
.sym 45928 $abc$40744$n3815
.sym 45930 $abc$40744$n3812
.sym 45931 basesoc_adr[2]
.sym 45932 basesoc_adr[3]
.sym 45936 basesoc_timer0_reload_storage[25]
.sym 45938 $abc$40744$n6780
.sym 45939 basesoc_timer0_eventmanager_status_w
.sym 45943 $abc$40744$n11
.sym 45948 $abc$40744$n9
.sym 45954 basesoc_timer0_eventmanager_status_w
.sym 45956 basesoc_timer0_reload_storage[12]
.sym 45957 $abc$40744$n6741
.sym 45960 basesoc_adr[2]
.sym 45961 $abc$40744$n3815
.sym 45962 basesoc_adr[4]
.sym 45963 basesoc_adr[3]
.sym 45968 $abc$40744$n6653_1
.sym 45969 VexRiscv._zz_191_
.sym 45973 VexRiscv._zz_313_
.sym 45974 VexRiscv._zz_195_[13]
.sym 45975 VexRiscv._zz_195_[14]
.sym 45976 $abc$40744$n2280
.sym 45977 clk12_$glb_clk
.sym 45979 basesoc_timer0_value_status[7]
.sym 45980 $abc$40744$n3675
.sym 45981 $abc$40744$n5887
.sym 45982 basesoc_timer0_value_status[26]
.sym 45983 basesoc_timer0_value_status[25]
.sym 45984 basesoc_timer0_value_status[29]
.sym 45985 basesoc_timer0_value_status[18]
.sym 45986 basesoc_uart_phy_storage[20]
.sym 45987 $abc$40744$n2290
.sym 45988 basesoc_timer0_reload_storage[12]
.sym 45990 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 45991 VexRiscv._zz_18_
.sym 45992 $abc$40744$n9
.sym 45993 basesoc_dat_w[4]
.sym 45994 basesoc_adr[2]
.sym 45995 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 45996 VexRiscv._zz_195_[13]
.sym 45997 $abc$40744$n3894_1
.sym 45998 $abc$40744$n6438_1
.sym 45999 $abc$40744$n6523
.sym 46000 basesoc_timer0_reload_storage[10]
.sym 46001 $abc$40744$n3809
.sym 46002 basesoc_bus_wishbone_dat_r[2]
.sym 46004 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 46005 basesoc_adr[2]
.sym 46006 VexRiscv._zz_35_[31]
.sym 46007 $abc$40744$n5949
.sym 46008 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 46009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 46010 basesoc_timer0_load_storage[25]
.sym 46011 $abc$40744$n3905
.sym 46012 basesoc_ctrl_reset_reset_r
.sym 46013 $abc$40744$n6449_1
.sym 46014 basesoc_uart_phy_storage[0]
.sym 46022 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 46023 $abc$40744$n144
.sym 46025 $abc$40744$n11
.sym 46027 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 46031 basesoc_adr[2]
.sym 46033 basesoc_adr[1]
.sym 46034 $abc$40744$n3795
.sym 46035 basesoc_we
.sym 46037 basesoc_adr[3]
.sym 46038 $abc$40744$n3814
.sym 46039 $abc$40744$n3812
.sym 46041 sys_rst
.sym 46044 basesoc_adr[0]
.sym 46045 $abc$40744$n128
.sym 46046 $abc$40744$n3815
.sym 46047 $abc$40744$n2278
.sym 46048 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 46053 basesoc_adr[2]
.sym 46054 basesoc_adr[3]
.sym 46056 $abc$40744$n3812
.sym 46059 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 46061 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 46062 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 46065 basesoc_adr[2]
.sym 46066 basesoc_adr[3]
.sym 46068 $abc$40744$n3815
.sym 46071 $abc$40744$n144
.sym 46077 $abc$40744$n128
.sym 46083 $abc$40744$n11
.sym 46089 basesoc_adr[1]
.sym 46090 basesoc_adr[0]
.sym 46091 $abc$40744$n128
.sym 46092 $abc$40744$n144
.sym 46095 sys_rst
.sym 46096 $abc$40744$n3814
.sym 46097 $abc$40744$n3795
.sym 46098 basesoc_we
.sym 46099 $abc$40744$n2278
.sym 46100 clk12_$glb_clk
.sym 46102 basesoc_uart_eventmanager_storage[0]
.sym 46103 $abc$40744$n3772
.sym 46104 $abc$40744$n2359
.sym 46105 VexRiscv._zz_124_
.sym 46106 $abc$40744$n5884
.sym 46107 basesoc_uart_eventmanager_storage[1]
.sym 46108 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 46109 basesoc_uart_phy_storage[10]
.sym 46110 $abc$40744$n4872
.sym 46111 basesoc_dat_w[3]
.sym 46112 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 46113 $abc$40744$n4872
.sym 46114 $abc$40744$n2276
.sym 46115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 46116 $abc$40744$n3301
.sym 46117 $abc$40744$n3811
.sym 46118 basesoc_uart_phy_rx_reg[1]
.sym 46119 $abc$40744$n233
.sym 46121 VexRiscv._zz_195_[29]
.sym 46122 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 46123 $abc$40744$n3675
.sym 46124 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 46125 $abc$40744$n235
.sym 46126 $abc$40744$n134
.sym 46127 sys_rst
.sym 46128 basesoc_uart_phy_storage[2]
.sym 46130 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 46131 basesoc_uart_phy_storage[6]
.sym 46132 basesoc_uart_phy_storage[30]
.sym 46133 basesoc_timer0_load_storage[7]
.sym 46135 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 46137 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 46143 $abc$40744$n7001
.sym 46144 $abc$40744$n124
.sym 46145 $abc$40744$n5881
.sym 46149 $abc$40744$n5893_1
.sym 46151 $abc$40744$n5894_1
.sym 46152 $abc$40744$n134
.sym 46153 $abc$40744$n5885
.sym 46154 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 46155 $abc$40744$n5882
.sym 46156 $abc$40744$n132
.sym 46159 basesoc_uart_phy_tx_busy
.sym 46162 basesoc_adr[1]
.sym 46166 $abc$40744$n124
.sym 46167 basesoc_uart_phy_storage[0]
.sym 46169 basesoc_uart_phy_storage[26]
.sym 46171 $abc$40744$n5884
.sym 46172 basesoc_adr[0]
.sym 46174 $abc$40744$n3840_1
.sym 46176 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 46177 basesoc_uart_phy_storage[0]
.sym 46182 $abc$40744$n5885
.sym 46183 $abc$40744$n3840_1
.sym 46184 $abc$40744$n5884
.sym 46188 basesoc_adr[0]
.sym 46189 basesoc_adr[1]
.sym 46190 $abc$40744$n134
.sym 46191 $abc$40744$n124
.sym 46195 $abc$40744$n7001
.sym 46197 basesoc_uart_phy_tx_busy
.sym 46200 basesoc_adr[0]
.sym 46201 basesoc_uart_phy_storage[26]
.sym 46202 $abc$40744$n132
.sym 46203 basesoc_adr[1]
.sym 46206 $abc$40744$n124
.sym 46212 $abc$40744$n3840_1
.sym 46213 $abc$40744$n5882
.sym 46214 $abc$40744$n5881
.sym 46219 $abc$40744$n3840_1
.sym 46220 $abc$40744$n5894_1
.sym 46221 $abc$40744$n5893_1
.sym 46223 clk12_$glb_clk
.sym 46224 sys_rst_$glb_sr
.sym 46226 $abc$40744$n7003
.sym 46227 $abc$40744$n7005
.sym 46228 $abc$40744$n7007
.sym 46229 $abc$40744$n7009
.sym 46230 $abc$40744$n7011
.sym 46231 $abc$40744$n7013
.sym 46232 $abc$40744$n7015
.sym 46233 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 46235 $abc$40744$n5280
.sym 46236 $abc$40744$n5259
.sym 46237 basesoc_uart_phy_uart_clk_txen
.sym 46239 basesoc_dat_w[1]
.sym 46240 $abc$40744$n3818
.sym 46242 basesoc_counter[0]
.sym 46244 VexRiscv.decode_to_execute_RS2[27]
.sym 46245 VexRiscv._zz_130_[6]
.sym 46246 $abc$40744$n3610_1
.sym 46247 $abc$40744$n3774
.sym 46249 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 46250 $abc$40744$n3811
.sym 46251 VexRiscv._zz_124_
.sym 46252 basesoc_timer0_reload_storage[18]
.sym 46253 $abc$40744$n5271
.sym 46254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 46255 $abc$40744$n11
.sym 46256 $abc$40744$n5250
.sym 46257 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 46258 $abc$40744$n3676
.sym 46259 basesoc_uart_phy_storage[16]
.sym 46260 basesoc_uart_phy_storage[14]
.sym 46271 basesoc_adr[0]
.sym 46272 $abc$40744$n6448
.sym 46277 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 46278 basesoc_uart_phy_storage[11]
.sym 46279 basesoc_uart_phy_tx_busy
.sym 46281 basesoc_uart_phy_storage[27]
.sym 46284 basesoc_uart_phy_storage[14]
.sym 46285 $abc$40744$n6449_1
.sym 46288 $abc$40744$n7013
.sym 46289 $abc$40744$n7015
.sym 46292 basesoc_uart_phy_storage[30]
.sym 46293 $abc$40744$n7007
.sym 46294 $abc$40744$n7009
.sym 46295 $abc$40744$n7011
.sym 46296 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 46297 basesoc_adr[1]
.sym 46299 basesoc_uart_phy_storage[14]
.sym 46300 basesoc_adr[0]
.sym 46301 basesoc_adr[1]
.sym 46302 basesoc_uart_phy_storage[30]
.sym 46306 $abc$40744$n7013
.sym 46308 basesoc_uart_phy_tx_busy
.sym 46311 basesoc_adr[1]
.sym 46312 basesoc_adr[0]
.sym 46313 basesoc_uart_phy_storage[27]
.sym 46314 basesoc_uart_phy_storage[11]
.sym 46318 basesoc_uart_phy_tx_busy
.sym 46319 $abc$40744$n7015
.sym 46323 basesoc_uart_phy_tx_busy
.sym 46325 $abc$40744$n7007
.sym 46330 $abc$40744$n7011
.sym 46332 basesoc_uart_phy_tx_busy
.sym 46337 basesoc_uart_phy_tx_busy
.sym 46338 $abc$40744$n7009
.sym 46341 $abc$40744$n6449_1
.sym 46342 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 46343 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 46344 $abc$40744$n6448
.sym 46346 clk12_$glb_clk
.sym 46347 sys_rst_$glb_sr
.sym 46348 $abc$40744$n7017
.sym 46349 $abc$40744$n7019
.sym 46350 $abc$40744$n7021
.sym 46351 $abc$40744$n7023
.sym 46352 $abc$40744$n7025
.sym 46353 $abc$40744$n7027
.sym 46354 $abc$40744$n7029
.sym 46355 $abc$40744$n7031
.sym 46356 $abc$40744$n3814
.sym 46357 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 46358 $abc$40744$n5262
.sym 46359 $abc$40744$n5283
.sym 46360 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 46361 VexRiscv._zz_79_[6]
.sym 46362 sys_rst
.sym 46363 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 46364 basesoc_uart_phy_storage[1]
.sym 46365 VexRiscv._zz_321_
.sym 46366 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 46367 $abc$40744$n2627
.sym 46368 $abc$40744$n6448
.sym 46369 grant
.sym 46370 basesoc_uart_phy_rx_busy
.sym 46371 VexRiscv._zz_161_
.sym 46372 basesoc_uart_phy_storage[22]
.sym 46373 $abc$40744$n5931
.sym 46374 basesoc_uart_phy_storage[23]
.sym 46375 basesoc_timer0_reload_storage[26]
.sym 46376 basesoc_uart_phy_storage[17]
.sym 46377 $abc$40744$n3814
.sym 46378 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 46379 $abc$40744$n7
.sym 46380 VexRiscv._zz_171_[1]
.sym 46382 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 46383 $abc$40744$n2251
.sym 46398 $abc$40744$n134
.sym 46401 basesoc_uart_phy_tx_busy
.sym 46408 $abc$40744$n7023
.sym 46413 $abc$40744$n7017
.sym 46414 $abc$40744$n7019
.sym 46415 $abc$40744$n7021
.sym 46416 $abc$40744$n130
.sym 46417 $abc$40744$n7025
.sym 46419 $abc$40744$n7029
.sym 46423 basesoc_uart_phy_tx_busy
.sym 46425 $abc$40744$n7029
.sym 46431 $abc$40744$n134
.sym 46435 $abc$40744$n7023
.sym 46437 basesoc_uart_phy_tx_busy
.sym 46440 $abc$40744$n7025
.sym 46442 basesoc_uart_phy_tx_busy
.sym 46447 basesoc_uart_phy_tx_busy
.sym 46448 $abc$40744$n7019
.sym 46452 $abc$40744$n7021
.sym 46454 basesoc_uart_phy_tx_busy
.sym 46459 $abc$40744$n7017
.sym 46461 basesoc_uart_phy_tx_busy
.sym 46467 $abc$40744$n130
.sym 46469 clk12_$glb_clk
.sym 46470 sys_rst_$glb_sr
.sym 46471 $abc$40744$n7033
.sym 46472 $abc$40744$n7035
.sym 46473 $abc$40744$n7037
.sym 46474 $abc$40744$n7039
.sym 46475 $abc$40744$n7041
.sym 46476 $abc$40744$n7043
.sym 46477 $abc$40744$n7045
.sym 46478 $abc$40744$n7047
.sym 46479 VexRiscv._zz_194_[2]
.sym 46480 $abc$40744$n7027
.sym 46481 $abc$40744$n5286
.sym 46482 VexRiscv._zz_194_[2]
.sym 46483 VexRiscv._zz_50_[7]
.sym 46485 $abc$40744$n4369
.sym 46486 $abc$40744$n4329_1
.sym 46487 VexRiscv.memory_arbitration_isValid
.sym 46488 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 46489 VexRiscv._zz_191_
.sym 46490 VexRiscv._zz_50_[7]
.sym 46491 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 46492 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 46493 VexRiscv.execute_arbitration_isValid
.sym 46494 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 46496 $abc$40744$n2627
.sym 46497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 46498 grant
.sym 46501 $abc$40744$n5315_1
.sym 46502 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 46503 $abc$40744$n3905
.sym 46504 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 46505 VexRiscv._zz_35_[31]
.sym 46506 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 46512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 46518 basesoc_uart_phy_tx_busy
.sym 46519 $abc$40744$n3774
.sym 46521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 46526 $abc$40744$n6936
.sym 46528 $abc$40744$n7033
.sym 46530 $abc$40744$n7037
.sym 46533 $abc$40744$n7043
.sym 46534 $abc$40744$n7045
.sym 46536 basesoc_uart_phy_rx_busy
.sym 46540 $abc$40744$n7041
.sym 46543 $abc$40744$n7047
.sym 46545 basesoc_uart_phy_tx_busy
.sym 46548 $abc$40744$n7041
.sym 46552 basesoc_uart_phy_tx_busy
.sym 46554 $abc$40744$n7047
.sym 46558 $abc$40744$n7043
.sym 46559 basesoc_uart_phy_tx_busy
.sym 46563 $abc$40744$n6936
.sym 46565 basesoc_uart_phy_rx_busy
.sym 46569 basesoc_uart_phy_tx_busy
.sym 46571 $abc$40744$n7037
.sym 46576 basesoc_uart_phy_tx_busy
.sym 46578 $abc$40744$n7033
.sym 46581 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 46582 $abc$40744$n3774
.sym 46583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 46588 basesoc_uart_phy_tx_busy
.sym 46590 $abc$40744$n7045
.sym 46592 clk12_$glb_clk
.sym 46593 sys_rst_$glb_sr
.sym 46594 $abc$40744$n7049
.sym 46595 $abc$40744$n7051
.sym 46596 $abc$40744$n7053
.sym 46597 $abc$40744$n7055
.sym 46598 $abc$40744$n7057
.sym 46599 $abc$40744$n7059
.sym 46600 $abc$40744$n7061
.sym 46601 $abc$40744$n7063
.sym 46602 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 46604 $abc$40744$n5244
.sym 46605 $abc$40744$n5265
.sym 46606 VexRiscv._zz_79_[14]
.sym 46607 VexRiscv.execute_arbitration_isStuckByOthers
.sym 46608 $abc$40744$n6489_1
.sym 46609 $abc$40744$n2586
.sym 46610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 46611 VexRiscv._zz_79_[14]
.sym 46612 $abc$40744$n3749
.sym 46613 count[11]
.sym 46614 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 46615 $abc$40744$n7035
.sym 46616 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 46617 basesoc_ctrl_storage[29]
.sym 46618 sys_rst
.sym 46619 basesoc_uart_rx_fifo_level0[4]
.sym 46620 $abc$40744$n7039
.sym 46621 basesoc_uart_phy_tx_busy
.sym 46623 basesoc_uart_phy_storage[30]
.sym 46624 $abc$40744$n233
.sym 46625 VexRiscv._zz_130_[4]
.sym 46626 $abc$40744$n5253
.sym 46627 basesoc_uart_phy_storage[30]
.sym 46628 $abc$40744$n5256
.sym 46629 basesoc_timer0_load_storage[7]
.sym 46637 basesoc_uart_phy_tx_busy
.sym 46652 $abc$40744$n7051
.sym 46653 $abc$40744$n7053
.sym 46656 $abc$40744$n7059
.sym 46659 $abc$40744$n7049
.sym 46662 $abc$40744$n7055
.sym 46663 $abc$40744$n7057
.sym 46665 $abc$40744$n7061
.sym 46666 $abc$40744$n7063
.sym 46668 basesoc_uart_phy_tx_busy
.sym 46670 $abc$40744$n7063
.sym 46674 $abc$40744$n7057
.sym 46675 basesoc_uart_phy_tx_busy
.sym 46682 basesoc_uart_phy_tx_busy
.sym 46683 $abc$40744$n7059
.sym 46687 basesoc_uart_phy_tx_busy
.sym 46689 $abc$40744$n7053
.sym 46692 basesoc_uart_phy_tx_busy
.sym 46693 $abc$40744$n7061
.sym 46699 basesoc_uart_phy_tx_busy
.sym 46700 $abc$40744$n7051
.sym 46706 basesoc_uart_phy_tx_busy
.sym 46707 $abc$40744$n7049
.sym 46711 basesoc_uart_phy_tx_busy
.sym 46713 $abc$40744$n7055
.sym 46715 clk12_$glb_clk
.sym 46716 sys_rst_$glb_sr
.sym 46717 $abc$40744$n6904
.sym 46718 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 46719 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 46720 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 46721 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 46722 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 46723 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 46724 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 46725 VexRiscv._zz_171_[1]
.sym 46726 VexRiscv._zz_79_[4]
.sym 46728 $abc$40744$n5247
.sym 46729 VexRiscv._zz_130_[5]
.sym 46730 VexRiscv._zz_79_[4]
.sym 46731 VexRiscv._zz_152_[10]
.sym 46732 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 46733 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 46734 $abc$40744$n130
.sym 46735 $abc$40744$n4818_1
.sym 46736 $abc$40744$n3905
.sym 46737 basesoc_uart_phy_storage[27]
.sym 46738 VexRiscv.decode_to_execute_RS2[24]
.sym 46739 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 46741 $PACKER_VCC_NET
.sym 46742 $abc$40744$n3811
.sym 46743 $abc$40744$n11
.sym 46744 basesoc_timer0_reload_storage[18]
.sym 46745 $abc$40744$n5271
.sym 46746 $abc$40744$n3676
.sym 46747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 46748 $abc$40744$n4404_1
.sym 46749 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 46750 basesoc_uart_rx_fifo_wrport_we
.sym 46751 VexRiscv._zz_200_[14]
.sym 46752 $abc$40744$n5250
.sym 46765 $PACKER_VCC_NET
.sym 46767 basesoc_uart_rx_fifo_level0[1]
.sym 46773 $PACKER_VCC_NET
.sym 46776 basesoc_uart_rx_fifo_level0[0]
.sym 46777 basesoc_uart_rx_fifo_level0[2]
.sym 46778 basesoc_uart_rx_fifo_level0[3]
.sym 46780 eventsourceprocess2_old_trigger
.sym 46782 basesoc_uart_rx_fifo_level0[4]
.sym 46785 $abc$40744$n142
.sym 46786 eventmanager_status_w[2]
.sym 46790 $nextpnr_ICESTORM_LC_5$O
.sym 46793 basesoc_uart_rx_fifo_level0[0]
.sym 46796 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 46798 basesoc_uart_rx_fifo_level0[1]
.sym 46799 $PACKER_VCC_NET
.sym 46802 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 46804 basesoc_uart_rx_fifo_level0[2]
.sym 46805 $PACKER_VCC_NET
.sym 46806 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 46808 $auto$alumacc.cc:474:replace_alu$4018.C[4]
.sym 46810 basesoc_uart_rx_fifo_level0[3]
.sym 46811 $PACKER_VCC_NET
.sym 46812 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 46815 $PACKER_VCC_NET
.sym 46816 basesoc_uart_rx_fifo_level0[4]
.sym 46818 $auto$alumacc.cc:474:replace_alu$4018.C[4]
.sym 46822 $abc$40744$n142
.sym 46828 eventmanager_status_w[2]
.sym 46833 eventmanager_status_w[2]
.sym 46836 eventsourceprocess2_old_trigger
.sym 46838 clk12_$glb_clk
.sym 46839 sys_rst_$glb_sr
.sym 46840 basesoc_uart_rx_fifo_level0[4]
.sym 46841 $abc$40744$n6866
.sym 46842 basesoc_uart_rx_fifo_level0[0]
.sym 46843 basesoc_uart_rx_fifo_level0[2]
.sym 46844 basesoc_uart_rx_fifo_level0[3]
.sym 46845 $abc$40744$n5596
.sym 46846 $abc$40744$n5598
.sym 46847 $abc$40744$n6867
.sym 46849 basesoc_uart_rx_fifo_level0[1]
.sym 46850 basesoc_timer0_reload_storage[25]
.sym 46851 basesoc_dat_w[5]
.sym 46852 VexRiscv._zz_79_[5]
.sym 46853 $abc$40744$n235
.sym 46854 spiflash_bus_dat_r[28]
.sym 46855 VexRiscv._zz_339_
.sym 46856 VexRiscv._zz_171_[2]
.sym 46857 VexRiscv._zz_321_
.sym 46858 $abc$40744$n233
.sym 46859 VexRiscv._zz_79_[8]
.sym 46860 VexRiscv._zz_79_[9]
.sym 46861 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 46862 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 46863 $abc$40744$n8240
.sym 46864 $abc$40744$n6870
.sym 46866 basesoc_uart_phy_storage[23]
.sym 46867 basesoc_uart_phy_storage[17]
.sym 46868 $abc$40744$n6876
.sym 46869 $abc$40744$n4230_1
.sym 46870 $abc$40744$n3814
.sym 46871 $abc$40744$n7
.sym 46872 $abc$40744$n6873
.sym 46873 VexRiscv.memory_arbitration_isValid
.sym 46874 VexRiscv._zz_171_[1]
.sym 46875 $abc$40744$n2251
.sym 46885 $abc$40744$n5602
.sym 46887 $abc$40744$n5610
.sym 46888 $abc$40744$n5606
.sym 46890 $abc$40744$n5604
.sym 46891 $abc$40744$n5600
.sym 46892 $abc$40744$n5608
.sym 46895 VexRiscv._zz_199_
.sym 46903 $abc$40744$n5598
.sym 46910 $abc$40744$n5596
.sym 46913 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 46915 VexRiscv._zz_199_
.sym 46916 $abc$40744$n5596
.sym 46919 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 46921 $abc$40744$n5598
.sym 46923 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 46925 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 46927 $abc$40744$n5600
.sym 46929 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 46931 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 46933 $abc$40744$n5602
.sym 46935 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 46937 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 46940 $abc$40744$n5604
.sym 46941 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 46943 $auto$alumacc.cc:474:replace_alu$4063.C[6]
.sym 46946 $abc$40744$n5606
.sym 46947 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 46949 $auto$alumacc.cc:474:replace_alu$4063.C[7]
.sym 46952 $abc$40744$n5608
.sym 46953 $auto$alumacc.cc:474:replace_alu$4063.C[6]
.sym 46955 $auto$alumacc.cc:474:replace_alu$4063.C[8]
.sym 46957 $abc$40744$n5610
.sym 46959 $auto$alumacc.cc:474:replace_alu$4063.C[7]
.sym 46963 VexRiscv.CsrPlugin_mepc[15]
.sym 46964 $abc$40744$n4403_1
.sym 46965 $abc$40744$n5624
.sym 46966 VexRiscv.CsrPlugin_mepc[27]
.sym 46967 $abc$40744$n5340_1
.sym 46968 VexRiscv.CsrPlugin_mepc[12]
.sym 46969 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 46970 $abc$40744$n5626
.sym 46971 VexRiscv._zz_255_[1]
.sym 46972 $abc$40744$n6695
.sym 46973 VexRiscv._zz_194_[15]
.sym 46974 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 46975 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 46976 $abc$40744$n2424
.sym 46977 $abc$40744$n5600
.sym 46978 basesoc_uart_rx_fifo_level0[2]
.sym 46979 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 46980 VexRiscv._zz_200_[12]
.sym 46981 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 46982 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 46983 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 46984 $abc$40744$n4266_1
.sym 46985 $abc$40744$n6596
.sym 46986 basesoc_uart_rx_fifo_level0[0]
.sym 46987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 46988 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 46989 $abc$40744$n2627
.sym 46990 basesoc_ctrl_storage[23]
.sym 46991 grant
.sym 46992 $abc$40744$n5315_1
.sym 46993 $abc$40744$n5596
.sym 46994 $abc$40744$n2407
.sym 46995 $abc$40744$n3905
.sym 46996 VexRiscv.CsrPlugin_mepc[15]
.sym 46997 $abc$40744$n5268
.sym 46998 VexRiscv.CsrPlugin_mtval[12]
.sym 46999 $auto$alumacc.cc:474:replace_alu$4063.C[8]
.sym 47004 $abc$40744$n5622
.sym 47013 $abc$40744$n5620
.sym 47014 $abc$40744$n5618
.sym 47018 $abc$40744$n5612
.sym 47022 $abc$40744$n5624
.sym 47027 $abc$40744$n5626
.sym 47030 $abc$40744$n5616
.sym 47032 $abc$40744$n5614
.sym 47036 $auto$alumacc.cc:474:replace_alu$4063.C[9]
.sym 47038 $abc$40744$n5612
.sym 47040 $auto$alumacc.cc:474:replace_alu$4063.C[8]
.sym 47042 $auto$alumacc.cc:474:replace_alu$4063.C[10]
.sym 47045 $abc$40744$n5614
.sym 47046 $auto$alumacc.cc:474:replace_alu$4063.C[9]
.sym 47048 $auto$alumacc.cc:474:replace_alu$4063.C[11]
.sym 47050 $abc$40744$n5616
.sym 47052 $auto$alumacc.cc:474:replace_alu$4063.C[10]
.sym 47054 $auto$alumacc.cc:474:replace_alu$4063.C[12]
.sym 47057 $abc$40744$n5618
.sym 47058 $auto$alumacc.cc:474:replace_alu$4063.C[11]
.sym 47060 $auto$alumacc.cc:474:replace_alu$4063.C[13]
.sym 47063 $abc$40744$n5620
.sym 47064 $auto$alumacc.cc:474:replace_alu$4063.C[12]
.sym 47066 $auto$alumacc.cc:474:replace_alu$4063.C[14]
.sym 47068 $abc$40744$n5622
.sym 47070 $auto$alumacc.cc:474:replace_alu$4063.C[13]
.sym 47072 $auto$alumacc.cc:474:replace_alu$4063.C[15]
.sym 47075 $abc$40744$n5624
.sym 47076 $auto$alumacc.cc:474:replace_alu$4063.C[14]
.sym 47078 $auto$alumacc.cc:474:replace_alu$4063.C[16]
.sym 47081 $abc$40744$n5626
.sym 47082 $auto$alumacc.cc:474:replace_alu$4063.C[15]
.sym 47086 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 47087 $abc$40744$n112
.sym 47088 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 47089 $abc$40744$n116
.sym 47090 $abc$40744$n5614
.sym 47091 $abc$40744$n5630
.sym 47092 $abc$40744$n5628
.sym 47093 $abc$40744$n6066_1
.sym 47094 eventmanager_status_w[2]
.sym 47095 $PACKER_VCC_NET
.sym 47096 VexRiscv.decode_to_execute_RS2[28]
.sym 47097 VexRiscv._zz_194_[23]
.sym 47098 VexRiscv.decode_to_execute_RS2[20]
.sym 47099 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 47100 $abc$40744$n5618
.sym 47101 $abc$40744$n4267_1
.sym 47102 VexRiscv._zz_79_[0]
.sym 47103 VexRiscv._zz_130_[3]
.sym 47104 $abc$40744$n5602
.sym 47105 $abc$40744$n4406_1
.sym 47106 VexRiscv._zz_130_[2]
.sym 47107 VexRiscv._zz_288_[7]
.sym 47108 VexRiscv._zz_50_[9]
.sym 47109 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 47110 $abc$40744$n3772
.sym 47111 $abc$40744$n5253
.sym 47112 VexRiscv.CsrPlugin_mepc[27]
.sym 47113 $abc$40744$n5256
.sym 47114 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 47115 sys_rst
.sym 47116 $abc$40744$n2644
.sym 47117 $abc$40744$n4192
.sym 47118 basesoc_ctrl_bus_errors[15]
.sym 47119 basesoc_uart_phy_storage[30]
.sym 47120 VexRiscv._zz_199_
.sym 47121 $abc$40744$n233
.sym 47122 $auto$alumacc.cc:474:replace_alu$4063.C[16]
.sym 47136 $abc$40744$n5638
.sym 47147 $abc$40744$n5642
.sym 47148 $abc$40744$n5634
.sym 47149 $abc$40744$n5628
.sym 47151 $abc$40744$n5632
.sym 47154 $abc$40744$n5640
.sym 47155 $abc$40744$n5636
.sym 47156 $abc$40744$n5630
.sym 47159 $auto$alumacc.cc:474:replace_alu$4063.C[17]
.sym 47162 $abc$40744$n5628
.sym 47163 $auto$alumacc.cc:474:replace_alu$4063.C[16]
.sym 47165 $auto$alumacc.cc:474:replace_alu$4063.C[18]
.sym 47167 $abc$40744$n5630
.sym 47169 $auto$alumacc.cc:474:replace_alu$4063.C[17]
.sym 47171 $auto$alumacc.cc:474:replace_alu$4063.C[19]
.sym 47173 $abc$40744$n5632
.sym 47175 $auto$alumacc.cc:474:replace_alu$4063.C[18]
.sym 47177 $auto$alumacc.cc:474:replace_alu$4063.C[20]
.sym 47180 $abc$40744$n5634
.sym 47181 $auto$alumacc.cc:474:replace_alu$4063.C[19]
.sym 47183 $auto$alumacc.cc:474:replace_alu$4063.C[21]
.sym 47185 $abc$40744$n5636
.sym 47187 $auto$alumacc.cc:474:replace_alu$4063.C[20]
.sym 47189 $auto$alumacc.cc:474:replace_alu$4063.C[22]
.sym 47191 $abc$40744$n5638
.sym 47193 $auto$alumacc.cc:474:replace_alu$4063.C[21]
.sym 47195 $auto$alumacc.cc:474:replace_alu$4063.C[23]
.sym 47198 $abc$40744$n5640
.sym 47199 $auto$alumacc.cc:474:replace_alu$4063.C[22]
.sym 47201 $auto$alumacc.cc:474:replace_alu$4063.C[24]
.sym 47203 $abc$40744$n5642
.sym 47205 $auto$alumacc.cc:474:replace_alu$4063.C[23]
.sym 47209 VexRiscv._zz_194_[16]
.sym 47210 VexRiscv._zz_194_[19]
.sym 47211 VexRiscv._zz_194_[9]
.sym 47212 VexRiscv._zz_194_[17]
.sym 47213 VexRiscv._zz_194_[21]
.sym 47214 $abc$40744$n5634
.sym 47215 VexRiscv._zz_194_[20]
.sym 47216 VexRiscv._zz_194_[18]
.sym 47219 VexRiscv._zz_195_[29]
.sym 47220 basesoc_adr[1]
.sym 47221 VexRiscv._zz_200_[17]
.sym 47222 VexRiscv._zz_41_[30]
.sym 47223 VexRiscv._zz_193_
.sym 47224 $abc$40744$n116
.sym 47225 VexRiscv._zz_200_[8]
.sym 47226 VexRiscv._zz_41_[26]
.sym 47227 $abc$40744$n5004
.sym 47228 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 47229 basesoc_ctrl_storage[22]
.sym 47231 VexRiscv._zz_41_[13]
.sym 47232 basesoc_ctrl_storage[27]
.sym 47233 basesoc_dat_w[4]
.sym 47234 $abc$40744$n3811
.sym 47235 $abc$40744$n3811
.sym 47236 basesoc_timer0_reload_storage[18]
.sym 47237 VexRiscv._zz_194_[31]
.sym 47238 VexRiscv._zz_200_[16]
.sym 47239 VexRiscv._zz_200_[14]
.sym 47240 $abc$40744$n11
.sym 47241 VexRiscv._zz_200_[19]
.sym 47242 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 47243 $abc$40744$n6066_1
.sym 47244 $abc$40744$n2249
.sym 47245 $auto$alumacc.cc:474:replace_alu$4063.C[24]
.sym 47256 $abc$40744$n5658
.sym 47260 $abc$40744$n5648
.sym 47263 $abc$40744$n5646
.sym 47265 $abc$40744$n5654
.sym 47269 $abc$40744$n5656
.sym 47272 $abc$40744$n5644
.sym 47273 $abc$40744$n5652
.sym 47281 $abc$40744$n5650
.sym 47282 $auto$alumacc.cc:474:replace_alu$4063.C[25]
.sym 47285 $abc$40744$n5644
.sym 47286 $auto$alumacc.cc:474:replace_alu$4063.C[24]
.sym 47288 $auto$alumacc.cc:474:replace_alu$4063.C[26]
.sym 47290 $abc$40744$n5646
.sym 47292 $auto$alumacc.cc:474:replace_alu$4063.C[25]
.sym 47294 $auto$alumacc.cc:474:replace_alu$4063.C[27]
.sym 47296 $abc$40744$n5648
.sym 47298 $auto$alumacc.cc:474:replace_alu$4063.C[26]
.sym 47300 $auto$alumacc.cc:474:replace_alu$4063.C[28]
.sym 47302 $abc$40744$n5650
.sym 47304 $auto$alumacc.cc:474:replace_alu$4063.C[27]
.sym 47306 $auto$alumacc.cc:474:replace_alu$4063.C[29]
.sym 47308 $abc$40744$n5652
.sym 47310 $auto$alumacc.cc:474:replace_alu$4063.C[28]
.sym 47312 $auto$alumacc.cc:474:replace_alu$4063.C[30]
.sym 47314 $abc$40744$n5654
.sym 47316 $auto$alumacc.cc:474:replace_alu$4063.C[29]
.sym 47318 $auto$alumacc.cc:474:replace_alu$4063.C[31]
.sym 47320 $abc$40744$n5656
.sym 47322 $auto$alumacc.cc:474:replace_alu$4063.C[30]
.sym 47324 $auto$alumacc.cc:474:replace_alu$4063.C[32]
.sym 47326 $abc$40744$n5658
.sym 47328 $auto$alumacc.cc:474:replace_alu$4063.C[31]
.sym 47332 VexRiscv._zz_194_[31]
.sym 47333 VexRiscv._zz_194_[30]
.sym 47334 VexRiscv._zz_194_[28]
.sym 47335 VexRiscv._zz_194_[27]
.sym 47336 VexRiscv._zz_194_[5]
.sym 47337 VexRiscv._zz_194_[4]
.sym 47338 VexRiscv._zz_194_[29]
.sym 47339 $abc$40744$n5652
.sym 47340 $abc$40744$n4092
.sym 47342 VexRiscv._zz_194_[7]
.sym 47343 $abc$40744$n5640
.sym 47344 $abc$40744$n3749
.sym 47345 VexRiscv._zz_288_[4]
.sym 47346 $abc$40744$n5093
.sym 47347 $abc$40744$n233
.sym 47348 VexRiscv._zz_161_
.sym 47349 VexRiscv._zz_194_[18]
.sym 47350 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 47352 $abc$40744$n5658
.sym 47353 VexRiscv._zz_194_[19]
.sym 47354 VexRiscv._zz_79_[24]
.sym 47355 $PACKER_VCC_NET
.sym 47356 VexRiscv._zz_194_[9]
.sym 47357 VexRiscv._zz_194_[5]
.sym 47358 $abc$40744$n5644
.sym 47359 VexRiscv._zz_194_[15]
.sym 47360 VexRiscv._zz_194_[21]
.sym 47361 VexRiscv.memory_arbitration_isValid
.sym 47362 VexRiscv.decode_to_execute_RS2[25]
.sym 47363 $abc$40744$n7
.sym 47364 VexRiscv._zz_194_[8]
.sym 47365 VexRiscv._zz_287_[1]
.sym 47366 basesoc_uart_phy_storage[17]
.sym 47367 $abc$40744$n5650
.sym 47368 $auto$alumacc.cc:474:replace_alu$4063.C[32]
.sym 47384 VexRiscv._zz_200_[26]
.sym 47385 $abc$40744$n5660
.sym 47387 VexRiscv._zz_36_[29]
.sym 47390 basesoc_we
.sym 47391 $abc$40744$n233
.sym 47392 VexRiscv._zz_199_
.sym 47393 sys_rst
.sym 47394 VexRiscv._zz_200_[23]
.sym 47395 $abc$40744$n3811
.sym 47396 $abc$40744$n3795
.sym 47398 VexRiscv._zz_200_[29]
.sym 47401 VexRiscv._zz_200_[18]
.sym 47403 VexRiscv._zz_200_[25]
.sym 47407 $abc$40744$n5660
.sym 47409 $auto$alumacc.cc:474:replace_alu$4063.C[32]
.sym 47412 VexRiscv._zz_36_[29]
.sym 47419 VexRiscv._zz_199_
.sym 47420 VexRiscv._zz_200_[26]
.sym 47424 basesoc_we
.sym 47425 sys_rst
.sym 47426 $abc$40744$n3795
.sym 47427 $abc$40744$n3811
.sym 47431 VexRiscv._zz_200_[18]
.sym 47433 VexRiscv._zz_199_
.sym 47436 VexRiscv._zz_199_
.sym 47438 VexRiscv._zz_200_[25]
.sym 47443 VexRiscv._zz_200_[23]
.sym 47445 VexRiscv._zz_199_
.sym 47449 VexRiscv._zz_200_[29]
.sym 47450 VexRiscv._zz_199_
.sym 47452 $abc$40744$n233
.sym 47453 clk12_$glb_clk
.sym 47455 basesoc_uart_phy_storage[0]
.sym 47456 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 47457 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 47458 $abc$40744$n6802_1
.sym 47459 basesoc_uart_phy_storage[3]
.sym 47460 $abc$40744$n5232_1
.sym 47461 basesoc_uart_phy_storage[4]
.sym 47462 VexRiscv._zz_152_[19]
.sym 47465 VexRiscv._zz_194_[13]
.sym 47466 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 47467 VexRiscv.memory_arbitration_isValid
.sym 47468 $abc$40744$n5171_1
.sym 47469 VexRiscv._zz_194_[26]
.sym 47470 VexRiscv._zz_288_[9]
.sym 47471 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 47473 VexRiscv._zz_44_[0]
.sym 47475 VexRiscv.CsrPlugin_hadException
.sym 47476 VexRiscv.CsrPlugin_mepc[11]
.sym 47477 VexRiscv._zz_152_[3]
.sym 47478 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 47479 $abc$40744$n3945
.sym 47480 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 47481 $abc$40744$n2627
.sym 47482 VexRiscv.CsrPlugin_mtval[12]
.sym 47483 VexRiscv._zz_194_[5]
.sym 47484 $abc$40744$n3727_1
.sym 47485 $abc$40744$n5596
.sym 47486 $abc$40744$n2627
.sym 47487 VexRiscv._zz_194_[29]
.sym 47489 $abc$40744$n4732_1
.sym 47490 VexRiscv._zz_288_[9]
.sym 47496 $abc$40744$n5313
.sym 47498 $abc$40744$n5316
.sym 47500 VexRiscv._zz_194_[14]
.sym 47501 $abc$40744$n5310
.sym 47504 VexRiscv._zz_194_[23]
.sym 47505 $abc$40744$n5307
.sym 47506 VexRiscv._zz_194_[24]
.sym 47507 $abc$40744$n2627
.sym 47509 VexRiscv._zz_194_[12]
.sym 47512 $abc$40744$n3749
.sym 47514 $abc$40744$n5280
.sym 47515 VexRiscv._zz_194_[13]
.sym 47516 $abc$40744$n5283
.sym 47518 $abc$40744$n4727
.sym 47520 VexRiscv._zz_194_[21]
.sym 47521 VexRiscv._zz_194_[22]
.sym 47522 $abc$40744$n4725
.sym 47524 $abc$40744$n233
.sym 47526 $abc$40744$n5286
.sym 47530 $abc$40744$n5310
.sym 47531 VexRiscv._zz_194_[22]
.sym 47532 $abc$40744$n233
.sym 47535 VexRiscv._zz_194_[21]
.sym 47537 $abc$40744$n233
.sym 47538 $abc$40744$n5307
.sym 47542 $abc$40744$n233
.sym 47543 $abc$40744$n5313
.sym 47544 VexRiscv._zz_194_[23]
.sym 47547 $abc$40744$n233
.sym 47548 VexRiscv._zz_194_[12]
.sym 47550 $abc$40744$n5280
.sym 47554 VexRiscv._zz_194_[13]
.sym 47555 $abc$40744$n5283
.sym 47556 $abc$40744$n233
.sym 47559 $abc$40744$n233
.sym 47561 VexRiscv._zz_194_[24]
.sym 47562 $abc$40744$n5316
.sym 47565 $abc$40744$n4727
.sym 47567 $abc$40744$n3749
.sym 47568 $abc$40744$n4725
.sym 47571 $abc$40744$n233
.sym 47572 VexRiscv._zz_194_[14]
.sym 47573 $abc$40744$n5286
.sym 47575 $abc$40744$n2627
.sym 47576 clk12_$glb_clk
.sym 47578 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 47579 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 47580 VexRiscv._zz_152_[29]
.sym 47581 $abc$40744$n4730
.sym 47582 VexRiscv._zz_152_[25]
.sym 47583 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 47584 $abc$40744$n4727
.sym 47585 $abc$40744$n142
.sym 47586 $abc$40744$n3612_1
.sym 47587 basesoc_dat_w[3]
.sym 47589 $abc$40744$n4872
.sym 47590 $abc$40744$n5234_1
.sym 47591 VexRiscv._zz_200_[26]
.sym 47592 VexRiscv._zz_153_
.sym 47593 $abc$40744$n106
.sym 47594 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 47595 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 47597 $abc$40744$n5310
.sym 47598 $abc$40744$n2276
.sym 47599 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 47600 VexRiscv._zz_200_[24]
.sym 47601 $abc$40744$n4873_1
.sym 47602 VexRiscv._zz_288_[1]
.sym 47603 $abc$40744$n4192
.sym 47604 $abc$40744$n3638
.sym 47605 $abc$40744$n4192
.sym 47606 VexRiscv._zz_79_[18]
.sym 47607 VexRiscv._zz_194_[14]
.sym 47608 VexRiscv._zz_287_[4]
.sym 47609 VexRiscv._zz_35_[7]
.sym 47610 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 47611 basesoc_uart_phy_storage[30]
.sym 47612 VexRiscv._zz_199_
.sym 47613 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 47619 VexRiscv._zz_194_[6]
.sym 47620 $abc$40744$n233
.sym 47622 $abc$40744$n5242
.sym 47626 VexRiscv._zz_194_[0]
.sym 47627 VexRiscv._zz_194_[5]
.sym 47628 $abc$40744$n233
.sym 47635 $abc$40744$n5259
.sym 47636 VexRiscv._zz_194_[7]
.sym 47637 $abc$40744$n5262
.sym 47638 VexRiscv._zz_199_
.sym 47640 VexRiscv._zz_200_[24]
.sym 47643 $abc$40744$n5247
.sym 47644 VexRiscv._zz_196_[32]
.sym 47645 $abc$40744$n5596
.sym 47646 $abc$40744$n2627
.sym 47648 VexRiscv._zz_194_[1]
.sym 47649 $abc$40744$n5244
.sym 47650 $abc$40744$n5265
.sym 47652 $abc$40744$n5259
.sym 47653 VexRiscv._zz_194_[5]
.sym 47654 $abc$40744$n233
.sym 47658 $abc$40744$n233
.sym 47659 VexRiscv._zz_194_[6]
.sym 47661 $abc$40744$n5262
.sym 47664 $abc$40744$n233
.sym 47665 $abc$40744$n5247
.sym 47666 VexRiscv._zz_194_[1]
.sym 47670 $abc$40744$n5596
.sym 47672 VexRiscv._zz_199_
.sym 47676 $abc$40744$n233
.sym 47678 $abc$40744$n5265
.sym 47679 VexRiscv._zz_194_[7]
.sym 47682 VexRiscv._zz_194_[0]
.sym 47683 $abc$40744$n233
.sym 47684 $abc$40744$n5244
.sym 47689 VexRiscv._zz_200_[24]
.sym 47691 VexRiscv._zz_199_
.sym 47694 $abc$40744$n5242
.sym 47695 $abc$40744$n233
.sym 47697 VexRiscv._zz_196_[32]
.sym 47698 $abc$40744$n2627
.sym 47699 clk12_$glb_clk
.sym 47701 basesoc_uart_phy_storage[19]
.sym 47702 $abc$40744$n4352
.sym 47703 $abc$40744$n5473
.sym 47704 basesoc_uart_phy_storage[17]
.sym 47705 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 47706 VexRiscv._zz_152_[21]
.sym 47707 VexRiscv._zz_35_[5]
.sym 47708 VexRiscv._zz_35_[9]
.sym 47714 VexRiscv._zz_288_[5]
.sym 47715 VexRiscv._zz_200_[17]
.sym 47716 $abc$40744$n6672
.sym 47717 VexRiscv._zz_194_[7]
.sym 47718 VexRiscv._zz_42_[1]
.sym 47719 VexRiscv._zz_193_
.sym 47720 VexRiscv._zz_200_[23]
.sym 47721 VexRiscv._zz_200_[25]
.sym 47722 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47723 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 47725 VexRiscv._zz_194_[31]
.sym 47726 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 47727 csrbankarray_csrbank0_leds_out0_w[2]
.sym 47728 VexRiscv._zz_79_[21]
.sym 47729 VexRiscv._zz_35_[4]
.sym 47730 VexRiscv._zz_195_[5]
.sym 47731 VexRiscv._zz_200_[20]
.sym 47732 VexRiscv._zz_194_[24]
.sym 47733 VexRiscv._zz_200_[19]
.sym 47734 VexRiscv._zz_200_[16]
.sym 47735 basesoc_timer0_reload_storage[18]
.sym 47736 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 47742 VexRiscv._zz_41_[20]
.sym 47744 $abc$40744$n2486
.sym 47748 VexRiscv._zz_200_[22]
.sym 47749 VexRiscv._zz_200_[20]
.sym 47750 $abc$40744$n4720_1
.sym 47751 $abc$40744$n3945
.sym 47752 VexRiscv._zz_200_[27]
.sym 47754 basesoc_dat_w[2]
.sym 47755 sys_rst
.sym 47756 $abc$40744$n2485
.sym 47757 $abc$40744$n4266_1
.sym 47763 $abc$40744$n4192
.sym 47765 VexRiscv._zz_200_[21]
.sym 47766 $abc$40744$n6672
.sym 47771 VexRiscv._zz_79_[29]
.sym 47772 VexRiscv._zz_199_
.sym 47776 VexRiscv._zz_199_
.sym 47777 VexRiscv._zz_200_[22]
.sym 47781 $abc$40744$n2485
.sym 47782 $abc$40744$n3945
.sym 47783 basesoc_dat_w[2]
.sym 47784 sys_rst
.sym 47788 $abc$40744$n4192
.sym 47789 VexRiscv._zz_41_[20]
.sym 47790 VexRiscv._zz_200_[20]
.sym 47793 $abc$40744$n6672
.sym 47794 $abc$40744$n4266_1
.sym 47795 $abc$40744$n4720_1
.sym 47796 VexRiscv._zz_79_[29]
.sym 47800 VexRiscv._zz_200_[21]
.sym 47802 VexRiscv._zz_199_
.sym 47805 $abc$40744$n2485
.sym 47812 VexRiscv._zz_200_[20]
.sym 47814 VexRiscv._zz_199_
.sym 47817 VexRiscv._zz_199_
.sym 47819 VexRiscv._zz_200_[27]
.sym 47821 $abc$40744$n2486
.sym 47822 clk12_$glb_clk
.sym 47823 sys_rst_$glb_sr
.sym 47824 VexRiscv._zz_35_[4]
.sym 47825 $abc$40744$n6014
.sym 47826 $abc$40744$n6012
.sym 47827 VexRiscv._zz_35_[7]
.sym 47828 VexRiscv.CsrPlugin_mtval[23]
.sym 47829 VexRiscv._zz_316_[4]
.sym 47830 $abc$40744$n4857_1
.sym 47831 VexRiscv.CsrPlugin_mtval[12]
.sym 47836 $abc$40744$n4720_1
.sym 47837 VexRiscv._zz_35_[5]
.sym 47838 VexRiscv._zz_200_[27]
.sym 47839 $abc$40744$n5334_1
.sym 47840 $abc$40744$n4725
.sym 47841 $abc$40744$n3749
.sym 47842 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 47843 VexRiscv.CsrPlugin_mepc[9]
.sym 47844 VexRiscv._zz_44_[1]
.sym 47845 VexRiscv._zz_35_[8]
.sym 47846 $abc$40744$n235
.sym 47847 VexRiscv._zz_152_[27]
.sym 47848 VexRiscv._zz_194_[9]
.sym 47849 VexRiscv.memory_arbitration_isValid
.sym 47850 basesoc_uart_phy_storage[17]
.sym 47851 VexRiscv._zz_200_[21]
.sym 47852 VexRiscv._zz_195_[7]
.sym 47853 VexRiscv.decode_to_execute_RS2[25]
.sym 47854 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 47855 $abc$40744$n2614
.sym 47856 VexRiscv._zz_194_[8]
.sym 47857 $abc$40744$n4234
.sym 47858 $abc$40744$n2614
.sym 47859 $abc$40744$n5650
.sym 47865 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 47866 $abc$40744$n235
.sym 47867 $abc$40744$n4266_1
.sym 47868 $abc$40744$n4989
.sym 47869 VexRiscv._zz_171_[1]
.sym 47870 eventmanager_pending_w[2]
.sym 47871 basesoc_adr[0]
.sym 47872 $abc$40744$n4572_1
.sym 47873 VexRiscv._zz_171_[0]
.sym 47874 $abc$40744$n4957
.sym 47875 $abc$40744$n6712
.sym 47876 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 47877 $abc$40744$n3812
.sym 47878 $abc$40744$n5448
.sym 47881 $abc$40744$n4689
.sym 47882 VexRiscv._zz_193_
.sym 47883 $abc$40744$n2633
.sym 47884 $abc$40744$n6076_1
.sym 47885 VexRiscv._zz_79_[29]
.sym 47887 csrbankarray_csrbank0_leds_out0_w[2]
.sym 47888 VexRiscv._zz_79_[21]
.sym 47890 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 47893 basesoc_adr[1]
.sym 47894 $abc$40744$n6672
.sym 47895 VexRiscv._zz_152_[27]
.sym 47896 $abc$40744$n5449
.sym 47898 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 47899 $abc$40744$n6076_1
.sym 47901 $abc$40744$n3812
.sym 47904 $abc$40744$n6712
.sym 47905 VexRiscv._zz_79_[29]
.sym 47906 $abc$40744$n4989
.sym 47911 $abc$40744$n6712
.sym 47912 $abc$40744$n4957
.sym 47913 VexRiscv._zz_79_[21]
.sym 47916 basesoc_adr[1]
.sym 47917 basesoc_adr[0]
.sym 47918 eventmanager_pending_w[2]
.sym 47919 csrbankarray_csrbank0_leds_out0_w[2]
.sym 47922 $abc$40744$n4689
.sym 47923 VexRiscv._zz_171_[0]
.sym 47924 VexRiscv._zz_171_[1]
.sym 47925 VexRiscv._zz_152_[27]
.sym 47929 $abc$40744$n5449
.sym 47931 $abc$40744$n5448
.sym 47934 $abc$40744$n6672
.sym 47935 $abc$40744$n4572_1
.sym 47936 $abc$40744$n4266_1
.sym 47937 VexRiscv._zz_79_[21]
.sym 47940 VexRiscv._zz_193_
.sym 47941 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 47942 $abc$40744$n235
.sym 47943 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 47944 $abc$40744$n2633
.sym 47945 clk12_$glb_clk
.sym 47948 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 47949 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 47950 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 47951 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 47952 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 47953 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 47954 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 47955 $abc$40744$n4170_1
.sym 47959 VexRiscv.memory_arbitration_isValid
.sym 47960 VexRiscv._zz_153_
.sym 47961 VexRiscv._zz_152_[26]
.sym 47962 VexRiscv._zz_204_
.sym 47963 $abc$40744$n6712
.sym 47964 $abc$40744$n110
.sym 47966 VexRiscv._zz_152_[8]
.sym 47967 VexRiscv._zz_288_[9]
.sym 47968 $abc$40744$n4572_1
.sym 47969 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 47970 $abc$40744$n4957
.sym 47972 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 47973 $abc$40744$n4239_1
.sym 47974 VexRiscv._zz_194_[29]
.sym 47975 VexRiscv._zz_194_[17]
.sym 47976 $abc$40744$n3727_1
.sym 47977 VexRiscv._zz_200_[21]
.sym 47978 $abc$40744$n6802_1
.sym 47979 VexRiscv._zz_195_[15]
.sym 47980 VexRiscv._zz_194_[5]
.sym 47981 VexRiscv.CsrPlugin_mtval[12]
.sym 47989 $abc$40744$n4267_1
.sym 47990 $abc$40744$n4956_1
.sym 47991 VexRiscv._zz_194_[5]
.sym 47992 VexRiscv._zz_330_
.sym 47994 $abc$40744$n4569_1
.sym 47996 $abc$40744$n4873_1
.sym 47997 VexRiscv._zz_195_[6]
.sym 47998 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48001 VexRiscv._zz_194_[6]
.sym 48004 $abc$40744$n4872
.sym 48005 $abc$40744$n4266_1
.sym 48009 VexRiscv._zz_194_[7]
.sym 48010 VexRiscv._zz_195_[8]
.sym 48011 VexRiscv._zz_35_[21]
.sym 48012 VexRiscv._zz_195_[7]
.sym 48013 VexRiscv._zz_36_[21]
.sym 48014 $abc$40744$n4955
.sym 48016 $abc$40744$n4568_1
.sym 48017 VexRiscv._zz_323_[0]
.sym 48021 VexRiscv._zz_195_[6]
.sym 48022 VexRiscv._zz_194_[5]
.sym 48023 VexRiscv._zz_330_
.sym 48024 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48027 $abc$40744$n4267_1
.sym 48029 $abc$40744$n4568_1
.sym 48030 VexRiscv._zz_36_[21]
.sym 48033 $abc$40744$n4872
.sym 48034 VexRiscv._zz_35_[21]
.sym 48035 $abc$40744$n4956_1
.sym 48039 VexRiscv._zz_195_[7]
.sym 48040 VexRiscv._zz_194_[6]
.sym 48041 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48042 VexRiscv._zz_330_
.sym 48046 VexRiscv._zz_35_[21]
.sym 48047 $abc$40744$n4569_1
.sym 48048 $abc$40744$n4266_1
.sym 48051 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48052 VexRiscv._zz_330_
.sym 48053 VexRiscv._zz_194_[7]
.sym 48054 VexRiscv._zz_195_[8]
.sym 48057 VexRiscv._zz_194_[6]
.sym 48059 VexRiscv._zz_323_[0]
.sym 48063 $abc$40744$n4955
.sym 48064 VexRiscv._zz_36_[21]
.sym 48065 $abc$40744$n4873_1
.sym 48067 $abc$40744$n2586_$glb_ce
.sym 48068 clk12_$glb_clk
.sym 48070 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 48071 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 48072 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 48073 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 48074 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 48075 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 48076 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 48077 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 48079 VexRiscv._zz_316_[2]
.sym 48082 $abc$40744$n4873_1
.sym 48083 $abc$40744$n4230_1
.sym 48084 $abc$40744$n4383_1
.sym 48085 VexRiscv.CsrPlugin_mepc[4]
.sym 48086 VexRiscv._zz_152_[23]
.sym 48087 VexRiscv._zz_318_[0]
.sym 48088 VexRiscv._zz_195_[2]
.sym 48089 $abc$40744$n4873_1
.sym 48090 VexRiscv._zz_152_[22]
.sym 48091 VexRiscv._zz_194_[2]
.sym 48093 $abc$40744$n4267_1
.sym 48094 basesoc_dat_w[6]
.sym 48095 VexRiscv._zz_194_[31]
.sym 48096 VexRiscv._zz_195_[24]
.sym 48099 VexRiscv._zz_194_[14]
.sym 48101 $abc$40744$n3638
.sym 48102 $abc$40744$n3999
.sym 48103 VexRiscv._zz_323_[0]
.sym 48104 VexRiscv._zz_195_[14]
.sym 48105 VexRiscv._zz_330_
.sym 48111 $abc$40744$n6075_1
.sym 48114 eventmanager_status_w[2]
.sym 48115 VexRiscv._zz_194_[14]
.sym 48116 $abc$40744$n4583_1
.sym 48118 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48120 VexRiscv._zz_330_
.sym 48121 $abc$40744$n3818
.sym 48122 $abc$40744$n3795
.sym 48123 $abc$40744$n4582_1
.sym 48125 VexRiscv._zz_195_[9]
.sym 48126 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48127 $abc$40744$n4234
.sym 48128 VexRiscv._zz_194_[8]
.sym 48129 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 48130 VexRiscv._zz_195_[14]
.sym 48131 $abc$40744$n3936
.sym 48132 VexRiscv._zz_194_[15]
.sym 48133 $abc$40744$n4239_1
.sym 48134 $abc$40744$n6801_1
.sym 48136 $abc$40744$n3727_1
.sym 48138 $abc$40744$n6802_1
.sym 48139 VexRiscv._zz_195_[15]
.sym 48140 VexRiscv._zz_194_[13]
.sym 48142 VexRiscv._zz_195_[16]
.sym 48144 VexRiscv._zz_330_
.sym 48145 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48146 VexRiscv._zz_195_[16]
.sym 48147 VexRiscv._zz_194_[15]
.sym 48150 $abc$40744$n4583_1
.sym 48151 $abc$40744$n4234
.sym 48152 $abc$40744$n4582_1
.sym 48153 $abc$40744$n3727_1
.sym 48156 $abc$40744$n3795
.sym 48157 $abc$40744$n6801_1
.sym 48158 $abc$40744$n6802_1
.sym 48162 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48163 VexRiscv._zz_330_
.sym 48164 VexRiscv._zz_195_[15]
.sym 48165 VexRiscv._zz_194_[14]
.sym 48168 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48169 VexRiscv._zz_195_[9]
.sym 48170 VexRiscv._zz_330_
.sym 48171 VexRiscv._zz_194_[8]
.sym 48175 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 48177 $abc$40744$n4239_1
.sym 48180 $abc$40744$n3936
.sym 48181 $abc$40744$n3818
.sym 48182 $abc$40744$n6075_1
.sym 48183 eventmanager_status_w[2]
.sym 48186 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48187 VexRiscv._zz_330_
.sym 48188 VexRiscv._zz_195_[14]
.sym 48189 VexRiscv._zz_194_[13]
.sym 48191 clk12_$glb_clk
.sym 48192 sys_rst_$glb_sr
.sym 48193 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 48194 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 48195 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 48196 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 48197 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 48198 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 48199 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 48200 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 48201 VexRiscv._zz_316_[14]
.sym 48202 $abc$40744$n2647
.sym 48205 VexRiscv._zz_194_[15]
.sym 48206 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48207 VexRiscv.CsrPlugin_mepc[7]
.sym 48208 eventmanager_status_w[2]
.sym 48209 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 48211 VexRiscv._zz_194_[12]
.sym 48212 $abc$40744$n4523
.sym 48214 $abc$40744$n4265_1
.sym 48215 VexRiscv.CsrPlugin_mtval[18]
.sym 48216 $abc$40744$n4631_1
.sym 48217 VexRiscv._zz_200_[19]
.sym 48218 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 48219 VexRiscv._zz_330_
.sym 48220 VexRiscv._zz_194_[24]
.sym 48221 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 48222 VexRiscv._zz_195_[16]
.sym 48223 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 48224 VexRiscv._zz_195_[32]
.sym 48225 VexRiscv._zz_194_[31]
.sym 48226 basesoc_timer0_reload_storage[18]
.sym 48228 VexRiscv._zz_195_[16]
.sym 48234 VexRiscv._zz_194_[19]
.sym 48235 $abc$40744$n235
.sym 48238 VexRiscv._zz_195_[16]
.sym 48239 VexRiscv._zz_318_[15]
.sym 48240 VexRiscv._zz_194_[18]
.sym 48242 VexRiscv._zz_194_[21]
.sym 48243 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 48245 $abc$40744$n233
.sym 48251 VexRiscv._zz_36_[21]
.sym 48252 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48254 $abc$40744$n4265_1
.sym 48255 VexRiscv._zz_195_[19]
.sym 48256 VexRiscv._zz_195_[24]
.sym 48257 VexRiscv._zz_195_[20]
.sym 48258 VexRiscv._zz_193_
.sym 48260 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48261 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 48262 VexRiscv._zz_194_[23]
.sym 48263 VexRiscv._zz_323_[0]
.sym 48264 VexRiscv._zz_195_[22]
.sym 48265 VexRiscv._zz_330_
.sym 48267 VexRiscv._zz_323_[0]
.sym 48268 VexRiscv._zz_194_[23]
.sym 48273 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48274 VexRiscv._zz_194_[19]
.sym 48275 VexRiscv._zz_195_[20]
.sym 48276 VexRiscv._zz_330_
.sym 48279 VexRiscv._zz_195_[24]
.sym 48280 VexRiscv._zz_194_[23]
.sym 48281 VexRiscv._zz_330_
.sym 48282 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48285 VexRiscv._zz_194_[21]
.sym 48286 VexRiscv._zz_330_
.sym 48287 VexRiscv._zz_195_[22]
.sym 48288 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48294 VexRiscv._zz_36_[21]
.sym 48297 $abc$40744$n235
.sym 48298 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 48299 VexRiscv._zz_193_
.sym 48300 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 48303 VexRiscv._zz_194_[18]
.sym 48304 VexRiscv._zz_195_[19]
.sym 48305 VexRiscv._zz_330_
.sym 48306 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48309 VexRiscv._zz_318_[15]
.sym 48310 $abc$40744$n4265_1
.sym 48312 VexRiscv._zz_195_[16]
.sym 48313 $abc$40744$n233
.sym 48314 clk12_$glb_clk
.sym 48316 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 48317 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 48318 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 48319 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 48320 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 48321 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 48322 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 48323 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 48325 VexRiscv._zz_316_[17]
.sym 48328 VexRiscv._zz_194_[22]
.sym 48329 $abc$40744$n2565
.sym 48330 $abc$40744$n5458
.sym 48331 $abc$40744$n8241
.sym 48332 $abc$40744$n4579_1
.sym 48333 $abc$40744$n233
.sym 48334 $abc$40744$n4553_1
.sym 48335 VexRiscv._zz_318_[15]
.sym 48336 VexRiscv._zz_194_[18]
.sym 48337 $abc$40744$n2644
.sym 48338 VexRiscv._zz_194_[19]
.sym 48339 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 48340 VexRiscv._zz_195_[27]
.sym 48341 $abc$40744$n2644
.sym 48342 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 48343 $abc$40744$n2614
.sym 48344 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 48345 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 48346 VexRiscv._zz_195_[20]
.sym 48347 $abc$40744$n2614
.sym 48348 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 48349 VexRiscv.memory_arbitration_isValid
.sym 48350 $abc$40744$n5315_1
.sym 48357 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 48358 VexRiscv._zz_195_[27]
.sym 48359 $abc$40744$n4574_1
.sym 48361 VexRiscv.execute_to_memory_IS_DIV
.sym 48363 $abc$40744$n4846_1
.sym 48364 $abc$40744$n6006
.sym 48365 VexRiscv.memory_arbitration_isValid
.sym 48367 VexRiscv._zz_194_[26]
.sym 48368 VexRiscv._zz_318_[29]
.sym 48369 VexRiscv.execute_to_memory_IS_DIV
.sym 48370 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 48371 $abc$40744$n3638
.sym 48372 VexRiscv._zz_194_[25]
.sym 48374 $abc$40744$n4265_1
.sym 48375 $abc$40744$n2614
.sym 48377 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 48379 VexRiscv._zz_330_
.sym 48380 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48381 VexRiscv._zz_194_[29]
.sym 48382 VexRiscv._zz_195_[30]
.sym 48385 VexRiscv._zz_195_[26]
.sym 48387 $abc$40744$n4845_1
.sym 48388 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48390 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 48391 VexRiscv.memory_arbitration_isValid
.sym 48392 VexRiscv.execute_to_memory_IS_DIV
.sym 48393 $abc$40744$n4845_1
.sym 48396 VexRiscv.memory_arbitration_isValid
.sym 48397 $abc$40744$n4574_1
.sym 48398 VexRiscv.execute_to_memory_IS_DIV
.sym 48399 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 48402 VexRiscv._zz_330_
.sym 48403 $abc$40744$n6006
.sym 48408 VexRiscv._zz_195_[27]
.sym 48409 VexRiscv._zz_330_
.sym 48410 VexRiscv._zz_194_[26]
.sym 48411 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48414 VexRiscv._zz_195_[30]
.sym 48415 $abc$40744$n4265_1
.sym 48416 VexRiscv._zz_318_[29]
.sym 48420 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48421 VexRiscv._zz_330_
.sym 48422 VexRiscv._zz_195_[26]
.sym 48423 VexRiscv._zz_194_[25]
.sym 48426 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 48428 $abc$40744$n4846_1
.sym 48429 $abc$40744$n3638
.sym 48432 VexRiscv._zz_194_[29]
.sym 48433 VexRiscv._zz_195_[30]
.sym 48434 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48435 VexRiscv._zz_330_
.sym 48436 $abc$40744$n2614
.sym 48437 clk12_$glb_clk
.sym 48439 $abc$40744$n6054
.sym 48440 $abc$40744$n6060
.sym 48441 $abc$40744$n6066
.sym 48442 VexRiscv._zz_35_[19]
.sym 48443 $abc$40744$n4771
.sym 48444 $abc$40744$n4770_1
.sym 48445 basesoc_timer0_reload_storage[24]
.sym 48446 VexRiscv._zz_35_[31]
.sym 48447 VexRiscv._zz_316_[29]
.sym 48448 VexRiscv._zz_316_[26]
.sym 48451 VexRiscv._zz_195_[26]
.sym 48452 VexRiscv._zz_194_[25]
.sym 48453 VexRiscv._zz_194_[26]
.sym 48454 $abc$40744$n4607_1
.sym 48455 VexRiscv.CsrPlugin_hadException
.sym 48456 VexRiscv._zz_200_[22]
.sym 48457 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 48459 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 48460 VexRiscv._zz_195_[25]
.sym 48461 VexRiscv.memory_arbitration_isValid
.sym 48462 VexRiscv._zz_195_[12]
.sym 48463 VexRiscv._zz_195_[15]
.sym 48465 $abc$40744$n6802_1
.sym 48467 VexRiscv._zz_194_[29]
.sym 48469 VexRiscv._zz_318_[19]
.sym 48473 VexRiscv.CsrPlugin_mepc[20]
.sym 48474 VexRiscv._zz_195_[25]
.sym 48480 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 48484 $abc$40744$n5328_1
.sym 48490 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48491 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 48493 $abc$40744$n4265_1
.sym 48494 VexRiscv._zz_195_[22]
.sym 48495 VexRiscv._zz_318_[19]
.sym 48496 $abc$40744$n4539
.sym 48498 VexRiscv._zz_318_[21]
.sym 48500 $abc$40744$n4575_1
.sym 48501 VexRiscv._zz_194_[31]
.sym 48502 VexRiscv._zz_330_
.sym 48503 $abc$40744$n3638
.sym 48504 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 48505 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 48506 VexRiscv._zz_195_[20]
.sym 48507 VexRiscv._zz_195_[32]
.sym 48509 VexRiscv._zz_323_[0]
.sym 48510 $abc$40744$n5315_1
.sym 48511 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 48513 VexRiscv._zz_318_[19]
.sym 48515 $abc$40744$n4265_1
.sym 48516 VexRiscv._zz_195_[20]
.sym 48519 $abc$40744$n5315_1
.sym 48520 $abc$40744$n5328_1
.sym 48522 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 48525 $abc$40744$n4575_1
.sym 48527 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 48528 $abc$40744$n3638
.sym 48531 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 48532 VexRiscv._zz_195_[32]
.sym 48533 VexRiscv._zz_194_[31]
.sym 48534 VexRiscv._zz_330_
.sym 48537 VexRiscv._zz_318_[21]
.sym 48538 VexRiscv._zz_195_[22]
.sym 48539 $abc$40744$n4265_1
.sym 48544 VexRiscv._zz_323_[0]
.sym 48546 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 48552 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 48556 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 48557 $abc$40744$n3638
.sym 48558 $abc$40744$n4539
.sym 48560 clk12_$glb_clk
.sym 48562 VexRiscv.CsrPlugin_mepc[5]
.sym 48563 $abc$40744$n5356
.sym 48564 VexRiscv._zz_150_
.sym 48565 VexRiscv.CsrPlugin_mepc[20]
.sym 48566 VexRiscv.CsrPlugin_mepc[28]
.sym 48567 $abc$40744$n5326_1
.sym 48568 $abc$40744$n4227_1
.sym 48569 $abc$40744$n5372
.sym 48571 VexRiscv.decode_to_execute_RS2[28]
.sym 48574 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 48575 $abc$40744$n4541
.sym 48576 VexRiscv._zz_316_[32]
.sym 48577 VexRiscv._zz_35_[19]
.sym 48579 VexRiscv._zz_35_[31]
.sym 48582 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 48583 $abc$40744$n4230_1
.sym 48584 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 48585 csrbankarray_csrbank0_leds_out0_w[1]
.sym 48587 VexRiscv._zz_194_[31]
.sym 48589 $abc$40744$n3638
.sym 48592 VexRiscv._zz_313_
.sym 48594 $abc$40744$n3999
.sym 48595 VexRiscv._zz_323_[0]
.sym 48604 VexRiscv._zz_41_[5]
.sym 48606 VexRiscv._zz_41_[6]
.sym 48609 VexRiscv.lastStagePc[6]
.sym 48610 VexRiscv._zz_195_[17]
.sym 48611 VexRiscv._zz_195_[15]
.sym 48612 VexRiscv.CsrPlugin_mepc[6]
.sym 48613 $abc$40744$n2644
.sym 48614 $abc$40744$n233
.sym 48615 VexRiscv._zz_41_[22]
.sym 48618 VexRiscv._zz_313_
.sym 48631 VexRiscv._zz_195_[16]
.sym 48633 VexRiscv._zz_195_[18]
.sym 48639 VexRiscv._zz_41_[22]
.sym 48642 VexRiscv._zz_41_[6]
.sym 48649 VexRiscv._zz_41_[5]
.sym 48660 VexRiscv.CsrPlugin_mepc[6]
.sym 48661 $abc$40744$n2644
.sym 48662 VexRiscv.lastStagePc[6]
.sym 48666 VexRiscv._zz_195_[15]
.sym 48668 VexRiscv._zz_195_[16]
.sym 48669 VexRiscv._zz_313_
.sym 48678 VexRiscv._zz_195_[18]
.sym 48679 VexRiscv._zz_313_
.sym 48680 VexRiscv._zz_195_[17]
.sym 48682 $abc$40744$n233
.sym 48683 clk12_$glb_clk
.sym 48689 VexRiscv.reset
.sym 48691 VexRiscv._zz_201_[5]
.sym 48697 VexRiscv.lastStagePc[14]
.sym 48701 user_btn0
.sym 48702 $abc$40744$n233
.sym 48703 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 48705 $abc$40744$n4671
.sym 48706 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 48708 VexRiscv._zz_150_
.sym 48717 VexRiscv._zz_195_[16]
.sym 48733 $abc$40744$n5587
.sym 48736 VexRiscv._zz_321_
.sym 48737 $abc$40744$n5588_1
.sym 48739 $abc$40744$n5581
.sym 48745 $abc$40744$n5582_1
.sym 48760 $abc$40744$n5582_1
.sym 48761 $abc$40744$n5581
.sym 48762 VexRiscv._zz_321_
.sym 48801 $abc$40744$n5587
.sym 48803 VexRiscv._zz_321_
.sym 48804 $abc$40744$n5588_1
.sym 48806 clk12_$glb_clk
.sym 48807 $abc$40744$n233_$glb_sr
.sym 48810 clk12
.sym 48818 $abc$40744$n2565
.sym 48833 clk12
.sym 48882 $abc$40744$n2586
.sym 48899 $abc$40744$n2586
.sym 48908 $abc$40744$n5985
.sym 48909 basesoc_timer0_value[5]
.sym 48910 $abc$40744$n5986_1
.sym 48911 $abc$40744$n6148
.sym 48912 $abc$40744$n5987
.sym 48913 $abc$40744$n6154
.sym 48914 basesoc_timer0_value[6]
.sym 48915 basesoc_timer0_value[9]
.sym 48920 basesoc_timer0_value[25]
.sym 48922 basesoc_timer0_value[12]
.sym 48924 array_muxed0[2]
.sym 48926 basesoc_adr[2]
.sym 48927 basesoc_timer0_reload_storage[24]
.sym 48930 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 48931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 48932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 48951 basesoc_timer0_reload_storage[1]
.sym 48952 $abc$40744$n2442
.sym 48953 $abc$40744$n5925_1
.sym 48954 basesoc_timer0_value[1]
.sym 48956 $abc$40744$n3904_1
.sym 48960 basesoc_timer0_value[30]
.sym 48961 $abc$40744$n5920_1
.sym 48964 basesoc_timer0_value[22]
.sym 48968 basesoc_timer0_value[10]
.sym 48969 basesoc_timer0_value[16]
.sym 48973 basesoc_timer0_value[9]
.sym 48975 basesoc_timer0_value_status[2]
.sym 48977 $abc$40744$n5932_1
.sym 48978 basesoc_timer0_value_status[25]
.sym 48980 basesoc_timer0_value_status[10]
.sym 48984 basesoc_timer0_value[22]
.sym 48991 basesoc_timer0_value[30]
.sym 48998 basesoc_timer0_value[9]
.sym 49001 basesoc_timer0_value[16]
.sym 49007 $abc$40744$n5920_1
.sym 49008 $abc$40744$n5925_1
.sym 49009 basesoc_timer0_value_status[2]
.sym 49010 basesoc_timer0_value_status[10]
.sym 49014 basesoc_timer0_value[1]
.sym 49019 basesoc_timer0_value[10]
.sym 49025 basesoc_timer0_reload_storage[1]
.sym 49026 $abc$40744$n5932_1
.sym 49027 basesoc_timer0_value_status[25]
.sym 49028 $abc$40744$n3904_1
.sym 49029 $abc$40744$n2442
.sym 49030 clk12_$glb_clk
.sym 49031 sys_rst_$glb_sr
.sym 49034 serial_rx
.sym 49036 $abc$40744$n2428
.sym 49037 $abc$40744$n5947
.sym 49038 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 49039 $abc$40744$n5943
.sym 49040 $abc$40744$n5940_1
.sym 49041 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 49042 $abc$40744$n5990_1
.sym 49043 $abc$40744$n5993
.sym 49045 basesoc_timer0_reload_storage[1]
.sym 49046 basesoc_uart_phy_storage[17]
.sym 49048 basesoc_timer0_value[3]
.sym 49049 $abc$40744$n5932_1
.sym 49050 $abc$40744$n6461_1
.sym 49051 $abc$40744$n6732
.sym 49052 $abc$40744$n2442
.sym 49053 array_muxed1[11]
.sym 49054 basesoc_timer0_value[1]
.sym 49055 $abc$40744$n6481_1
.sym 49056 basesoc_timer0_value_status[16]
.sym 49057 $abc$40744$n6479_1
.sym 49058 basesoc_timer0_en_storage
.sym 49059 $abc$40744$n6470_1
.sym 49064 basesoc_timer0_value[6]
.sym 49065 $abc$40744$n2428
.sym 49067 $abc$40744$n3896_1
.sym 49072 basesoc_timer0_value[5]
.sym 49073 basesoc_timer0_value[27]
.sym 49077 $abc$40744$n3898_1
.sym 49078 basesoc_timer0_load_storage[14]
.sym 49079 basesoc_timer0_load_storage[9]
.sym 49080 $abc$40744$n5920_1
.sym 49081 basesoc_timer0_load_storage[14]
.sym 49085 $abc$40744$n3902_1
.sym 49086 $abc$40744$n5923_1
.sym 49087 basesoc_timer0_load_storage[9]
.sym 49088 basesoc_timer0_value[5]
.sym 49089 basesoc_timer0_load_storage[10]
.sym 49090 $abc$40744$n3973
.sym 49091 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 49092 $abc$40744$n6150_1
.sym 49093 $abc$40744$n2565
.sym 49094 $abc$40744$n231
.sym 49095 basesoc_timer0_value[22]
.sym 49097 $abc$40744$n3907
.sym 49098 basesoc_timer0_load_storage[29]
.sym 49099 basesoc_timer0_value_status[25]
.sym 49101 basesoc_timer0_value[7]
.sym 49114 $abc$40744$n3896_1
.sym 49115 $abc$40744$n6711
.sym 49116 $abc$40744$n6140
.sym 49117 basesoc_timer0_load_storage[30]
.sym 49118 basesoc_timer0_eventmanager_status_w
.sym 49119 basesoc_timer0_load_storage[2]
.sym 49120 basesoc_timer0_reload_storage[7]
.sym 49121 basesoc_timer0_load_storage[7]
.sym 49123 basesoc_timer0_load_storage[22]
.sym 49124 $abc$40744$n6150_1
.sym 49126 $abc$40744$n5946_1
.sym 49128 $abc$40744$n6726
.sym 49130 $abc$40744$n6180_1
.sym 49131 basesoc_timer0_en_storage
.sym 49133 $abc$40744$n5945
.sym 49134 $abc$40744$n3898_1
.sym 49138 basesoc_timer0_load_storage[14]
.sym 49139 $abc$40744$n3902_1
.sym 49142 basesoc_timer0_reload_storage[2]
.sym 49143 basesoc_timer0_load_storage[10]
.sym 49144 basesoc_timer0_en_storage
.sym 49146 basesoc_timer0_load_storage[30]
.sym 49147 $abc$40744$n3902_1
.sym 49148 basesoc_timer0_load_storage[14]
.sym 49149 $abc$40744$n3898_1
.sym 49152 basesoc_timer0_load_storage[7]
.sym 49153 $abc$40744$n6150_1
.sym 49155 basesoc_timer0_en_storage
.sym 49158 basesoc_timer0_load_storage[2]
.sym 49159 $abc$40744$n3896_1
.sym 49164 basesoc_timer0_eventmanager_status_w
.sym 49165 basesoc_timer0_reload_storage[2]
.sym 49167 $abc$40744$n6711
.sym 49170 basesoc_timer0_load_storage[2]
.sym 49171 $abc$40744$n6140
.sym 49172 basesoc_timer0_en_storage
.sym 49176 basesoc_timer0_reload_storage[7]
.sym 49178 basesoc_timer0_eventmanager_status_w
.sym 49179 $abc$40744$n6726
.sym 49183 $abc$40744$n6180_1
.sym 49184 basesoc_timer0_en_storage
.sym 49185 basesoc_timer0_load_storage[22]
.sym 49188 basesoc_timer0_load_storage[10]
.sym 49189 $abc$40744$n5946_1
.sym 49190 $abc$40744$n3898_1
.sym 49191 $abc$40744$n5945
.sym 49193 clk12_$glb_clk
.sym 49194 sys_rst_$glb_sr
.sym 49195 basesoc_timer0_value_status[11]
.sym 49196 $abc$40744$n6794_1
.sym 49197 $abc$40744$n5956_1
.sym 49198 $abc$40744$n6830_1
.sym 49199 $abc$40744$n6829_1
.sym 49200 spram_wren0
.sym 49201 $abc$40744$n6158
.sym 49202 $abc$40744$n3910_1
.sym 49204 basesoc_timer0_load_storage[26]
.sym 49205 $abc$40744$n5948_1
.sym 49207 $abc$40744$n2430
.sym 49209 $abc$40744$n6750
.sym 49210 basesoc_uart_phy_rx_reg[7]
.sym 49212 basesoc_timer0_value[0]
.sym 49213 $abc$40744$n6483_1
.sym 49214 basesoc_timer0_value[15]
.sym 49215 basesoc_timer0_load_storage[25]
.sym 49216 basesoc_uart_phy_rx_reg[1]
.sym 49217 basesoc_timer0_eventmanager_pending_w
.sym 49218 sys_rst
.sym 49219 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 49220 VexRiscv._zz_136_[6]
.sym 49221 $abc$40744$n5943
.sym 49222 basesoc_timer0_value[29]
.sym 49223 $abc$40744$n3895
.sym 49224 basesoc_timer0_value_status[7]
.sym 49225 $abc$40744$n6458
.sym 49227 basesoc_timer0_value[14]
.sym 49228 $abc$40744$n231
.sym 49229 $abc$40744$n6459_1
.sym 49230 $abc$40744$n6476_1
.sym 49238 $abc$40744$n6735
.sym 49241 $abc$40744$n3895
.sym 49242 $abc$40744$n6747
.sym 49244 basesoc_timer0_reload_storage[10]
.sym 49245 basesoc_timer0_load_storage[14]
.sym 49246 $abc$40744$n6831_1
.sym 49248 basesoc_timer0_eventmanager_status_w
.sym 49250 csrbankarray_csrbank3_bitbang0_w[2]
.sym 49251 basesoc_timer0_load_storage[11]
.sym 49252 basesoc_timer0_value[15]
.sym 49253 $abc$40744$n3794
.sym 49254 basesoc_timer0_value[12]
.sym 49255 basesoc_timer0_reload_storage[14]
.sym 49256 $abc$40744$n3973
.sym 49257 $abc$40744$n6164
.sym 49258 basesoc_timer0_load_storage[10]
.sym 49259 basesoc_timer0_value[13]
.sym 49260 basesoc_timer0_value[14]
.sym 49263 $abc$40744$n6830_1
.sym 49264 $abc$40744$n6156_1
.sym 49265 $abc$40744$n5977
.sym 49266 $abc$40744$n6158
.sym 49267 basesoc_timer0_en_storage
.sym 49269 basesoc_timer0_en_storage
.sym 49270 $abc$40744$n6164
.sym 49271 basesoc_timer0_load_storage[14]
.sym 49275 $abc$40744$n6156_1
.sym 49276 basesoc_timer0_load_storage[10]
.sym 49278 basesoc_timer0_en_storage
.sym 49281 basesoc_timer0_en_storage
.sym 49282 $abc$40744$n6158
.sym 49283 basesoc_timer0_load_storage[11]
.sym 49287 $abc$40744$n6831_1
.sym 49288 $abc$40744$n5977
.sym 49289 $abc$40744$n3895
.sym 49290 $abc$40744$n6830_1
.sym 49293 $abc$40744$n6735
.sym 49294 basesoc_timer0_eventmanager_status_w
.sym 49296 basesoc_timer0_reload_storage[10]
.sym 49299 basesoc_timer0_eventmanager_status_w
.sym 49301 basesoc_timer0_reload_storage[14]
.sym 49302 $abc$40744$n6747
.sym 49306 $abc$40744$n3794
.sym 49307 $abc$40744$n3973
.sym 49308 csrbankarray_csrbank3_bitbang0_w[2]
.sym 49311 basesoc_timer0_value[13]
.sym 49312 basesoc_timer0_value[12]
.sym 49313 basesoc_timer0_value[14]
.sym 49314 basesoc_timer0_value[15]
.sym 49316 clk12_$glb_clk
.sym 49317 sys_rst_$glb_sr
.sym 49318 VexRiscv._zz_201_[4]
.sym 49319 $abc$40744$n6806_1
.sym 49320 $abc$40744$n6807_1
.sym 49321 $abc$40744$n6804_1
.sym 49322 VexRiscv._zz_201_[29]
.sym 49323 $abc$40744$n6654_1
.sym 49324 $abc$40744$n3703_1
.sym 49325 $abc$40744$n3688
.sym 49326 array_muxed0[4]
.sym 49327 spram_wren0
.sym 49328 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 49329 array_muxed0[4]
.sym 49330 basesoc_timer0_reload_storage[10]
.sym 49331 slave_sel_r[2]
.sym 49332 csrbankarray_csrbank3_bitbang0_w[1]
.sym 49333 $abc$40744$n5932_1
.sym 49334 sys_rst
.sym 49335 $abc$40744$n3910_1
.sym 49336 basesoc_timer0_load_storage[13]
.sym 49337 array_muxed0[13]
.sym 49338 $abc$40744$n2442
.sym 49339 array_muxed0[10]
.sym 49340 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 49341 spiflash_bus_dat_r[10]
.sym 49342 basesoc_uart_phy_storage[24]
.sym 49343 basesoc_timer0_value[27]
.sym 49344 $abc$40744$n6515_1
.sym 49345 $abc$40744$n3896_1
.sym 49346 basesoc_uart_phy_storage[29]
.sym 49347 $abc$40744$n6080_1
.sym 49348 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 49350 basesoc_uart_phy_storage[31]
.sym 49351 basesoc_dat_w[5]
.sym 49352 basesoc_timer0_value[31]
.sym 49361 basesoc_timer0_value[30]
.sym 49362 $abc$40744$n5982_1
.sym 49363 basesoc_timer0_en_storage
.sym 49364 $abc$40744$n6194_1
.sym 49365 basesoc_timer0_load_storage[16]
.sym 49366 $abc$40744$n3910_1
.sym 49367 $abc$40744$n6753
.sym 49369 basesoc_timer0_en_storage
.sym 49370 $abc$40744$n5980_1
.sym 49372 basesoc_timer0_reload_storage[16]
.sym 49373 basesoc_timer0_load_storage[29]
.sym 49374 basesoc_timer0_eventmanager_status_w
.sym 49375 $abc$40744$n6777
.sym 49376 basesoc_timer0_value[28]
.sym 49378 basesoc_timer0_value[31]
.sym 49380 $abc$40744$n5948_1
.sym 49381 $abc$40744$n5943
.sym 49383 $abc$40744$n3895
.sym 49384 basesoc_timer0_reload_storage[21]
.sym 49386 $abc$40744$n3913
.sym 49387 basesoc_timer0_reload_storage[24]
.sym 49389 $abc$40744$n6168_1
.sym 49390 basesoc_timer0_value[29]
.sym 49393 $abc$40744$n3895
.sym 49394 $abc$40744$n5943
.sym 49395 $abc$40744$n5948_1
.sym 49398 basesoc_timer0_value[31]
.sym 49399 basesoc_timer0_value[30]
.sym 49400 basesoc_timer0_value[28]
.sym 49401 basesoc_timer0_value[29]
.sym 49404 $abc$40744$n5980_1
.sym 49405 $abc$40744$n3910_1
.sym 49406 basesoc_timer0_reload_storage[21]
.sym 49407 $abc$40744$n5982_1
.sym 49410 basesoc_timer0_en_storage
.sym 49412 $abc$40744$n6168_1
.sym 49413 basesoc_timer0_load_storage[16]
.sym 49416 basesoc_timer0_reload_storage[16]
.sym 49417 $abc$40744$n3910_1
.sym 49418 $abc$40744$n3913
.sym 49419 basesoc_timer0_reload_storage[24]
.sym 49422 basesoc_timer0_reload_storage[24]
.sym 49423 basesoc_timer0_eventmanager_status_w
.sym 49425 $abc$40744$n6777
.sym 49428 basesoc_timer0_reload_storage[16]
.sym 49429 $abc$40744$n6753
.sym 49430 basesoc_timer0_eventmanager_status_w
.sym 49434 basesoc_timer0_load_storage[29]
.sym 49436 $abc$40744$n6194_1
.sym 49437 basesoc_timer0_en_storage
.sym 49439 clk12_$glb_clk
.sym 49440 sys_rst_$glb_sr
.sym 49441 $abc$40744$n3697
.sym 49442 basesoc_we
.sym 49443 basesoc_timer0_value[26]
.sym 49444 $abc$40744$n6808_1
.sym 49445 $abc$40744$n3696
.sym 49446 $abc$40744$n3715_1
.sym 49447 basesoc_uart_phy_storage[8]
.sym 49448 $abc$40744$n3698
.sym 49449 basesoc_uart_eventmanager_pending_w[0]
.sym 49453 basesoc_uart_tx_fifo_consume[2]
.sym 49454 basesoc_uart_tx_fifo_consume[0]
.sym 49455 $abc$40744$n6729
.sym 49456 basesoc_uart_eventmanager_pending_w[0]
.sym 49457 basesoc_uart_phy_rx_reg[5]
.sym 49458 $abc$40744$n5982_1
.sym 49459 basesoc_timer0_en_storage
.sym 49460 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 49461 basesoc_timer0_load_storage[16]
.sym 49462 $abc$40744$n3907
.sym 49463 $abc$40744$n6822_1
.sym 49464 $abc$40744$n2586
.sym 49465 basesoc_timer0_load_storage[14]
.sym 49466 $abc$40744$n2280
.sym 49467 basesoc_timer0_value[12]
.sym 49468 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 49469 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 49470 basesoc_timer0_reload_storage[21]
.sym 49471 basesoc_adr[2]
.sym 49472 $abc$40744$n3913
.sym 49473 basesoc_timer0_value_status[29]
.sym 49474 $abc$40744$n5923_1
.sym 49475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 49476 basesoc_uart_phy_tx_bitcount[0]
.sym 49482 basesoc_timer0_reload_storage[26]
.sym 49483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 49484 $abc$40744$n6783
.sym 49485 basesoc_timer0_value[24]
.sym 49487 basesoc_timer0_reload_storage[29]
.sym 49488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 49493 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 49495 $abc$40744$n6792
.sym 49496 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 49499 basesoc_timer0_value_status[29]
.sym 49500 basesoc_timer0_value[26]
.sym 49502 basesoc_timer0_value[25]
.sym 49503 basesoc_timer0_value[27]
.sym 49507 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 49508 basesoc_timer0_eventmanager_status_w
.sym 49509 $abc$40744$n5932_1
.sym 49510 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 49511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 49515 basesoc_timer0_value[25]
.sym 49516 basesoc_timer0_value[24]
.sym 49517 basesoc_timer0_value[26]
.sym 49518 basesoc_timer0_value[27]
.sym 49524 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 49527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 49528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 49529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 49530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 49533 basesoc_timer0_value_status[29]
.sym 49536 $abc$40744$n5932_1
.sym 49539 $abc$40744$n6783
.sym 49541 basesoc_timer0_reload_storage[26]
.sym 49542 basesoc_timer0_eventmanager_status_w
.sym 49545 basesoc_timer0_reload_storage[29]
.sym 49547 basesoc_timer0_eventmanager_status_w
.sym 49548 $abc$40744$n6792
.sym 49552 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 49560 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 49561 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 49562 clk12_$glb_clk
.sym 49564 $abc$40744$n3695
.sym 49565 $abc$40744$n3694
.sym 49566 $abc$40744$n3720_1
.sym 49567 $abc$40744$n229
.sym 49568 $abc$40744$n3710_1
.sym 49569 $abc$40744$n136
.sym 49570 $abc$40744$n140
.sym 49571 $abc$40744$n138
.sym 49573 basesoc_dat_w[1]
.sym 49574 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 49576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 49577 $abc$40744$n3794
.sym 49578 basesoc_timer0_reload_storage[14]
.sym 49579 array_muxed1[0]
.sym 49580 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 49581 basesoc_timer0_value[24]
.sym 49582 basesoc_dat_w[3]
.sym 49583 basesoc_adr[1]
.sym 49584 basesoc_counter[1]
.sym 49585 $abc$40744$n5621
.sym 49586 basesoc_timer0_en_storage
.sym 49587 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 49588 basesoc_timer0_value[26]
.sym 49589 basesoc_uart_phy_storage[15]
.sym 49590 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 49592 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 49593 $abc$40744$n140
.sym 49594 basesoc_timer0_value[7]
.sym 49595 $abc$40744$n2278
.sym 49596 basesoc_timer0_value_status[25]
.sym 49597 basesoc_uart_phy_storage[5]
.sym 49598 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 49599 basesoc_adr[2]
.sym 49607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 49608 $abc$40744$n6808_1
.sym 49609 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 49611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 49613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 49615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 49616 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 49619 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 49623 $abc$40744$n3720_1
.sym 49630 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 49632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 49633 $abc$40744$n3710_1
.sym 49635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 49639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 49640 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 49641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 49645 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 49652 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 49657 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 49662 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 49663 $abc$40744$n3710_1
.sym 49664 $abc$40744$n3720_1
.sym 49665 $abc$40744$n6808_1
.sym 49668 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 49676 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 49680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 49684 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 49685 clk12_$glb_clk
.sym 49687 $abc$40744$n2280
.sym 49688 $abc$40744$n6435
.sym 49689 $abc$40744$n5890_1
.sym 49690 $abc$40744$n3913
.sym 49691 VexRiscv._zz_18_
.sym 49693 $abc$40744$n2290
.sym 49694 $abc$40744$n6523
.sym 49697 $abc$40744$n3772
.sym 49698 basesoc_uart_phy_storage[19]
.sym 49699 basesoc_timer0_load_storage[25]
.sym 49700 basesoc_bus_wishbone_dat_r[4]
.sym 49701 basesoc_uart_phy_rx_reg[4]
.sym 49702 $abc$40744$n3719_1
.sym 49703 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 49704 basesoc_uart_phy_storage[0]
.sym 49705 $abc$40744$n5
.sym 49706 basesoc_adr[2]
.sym 49707 VexRiscv.dBus_cmd_payload_wr
.sym 49708 slave_sel_r[1]
.sym 49709 basesoc_vexriscv_dbus_we
.sym 49710 basesoc_timer0_load_storage[12]
.sym 49711 $abc$40744$n3840_1
.sym 49712 basesoc_timer0_value[18]
.sym 49713 VexRiscv._zz_136_[6]
.sym 49714 basesoc_uart_phy_storage[20]
.sym 49715 $abc$40744$n231
.sym 49716 basesoc_timer0_value_status[7]
.sym 49717 basesoc_uart_phy_storage[4]
.sym 49718 $abc$40744$n2442
.sym 49719 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 49720 VexRiscv._zz_136_[6]
.sym 49721 basesoc_timer0_value[12]
.sym 49722 basesoc_timer0_value[29]
.sym 49728 basesoc_timer0_load_storage[12]
.sym 49729 $abc$40744$n6186_1
.sym 49730 basesoc_timer0_reload_storage[10]
.sym 49731 $abc$40744$n3910_1
.sym 49733 $abc$40744$n5932_1
.sym 49734 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 49736 $abc$40744$n6438_1
.sym 49737 $abc$40744$n6437
.sym 49738 $abc$40744$n3907
.sym 49739 basesoc_timer0_value_status[26]
.sym 49740 $abc$40744$n6160
.sym 49741 $abc$40744$n5950_1
.sym 49742 basesoc_timer0_value_status[18]
.sym 49743 basesoc_timer0_reload_storage[18]
.sym 49744 $abc$40744$n5923_1
.sym 49745 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 49747 $abc$40744$n3913
.sym 49748 basesoc_timer0_en_storage
.sym 49749 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 49750 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 49752 $abc$40744$n5949
.sym 49753 $abc$40744$n6435
.sym 49755 basesoc_timer0_load_storage[25]
.sym 49756 array_muxed0[2]
.sym 49757 basesoc_timer0_reload_storage[26]
.sym 49758 $abc$40744$n6436_1
.sym 49761 basesoc_timer0_en_storage
.sym 49762 $abc$40744$n6186_1
.sym 49763 basesoc_timer0_load_storage[25]
.sym 49767 $abc$40744$n6160
.sym 49768 basesoc_timer0_load_storage[12]
.sym 49770 basesoc_timer0_en_storage
.sym 49773 $abc$40744$n6435
.sym 49774 $abc$40744$n6438_1
.sym 49775 $abc$40744$n6437
.sym 49776 $abc$40744$n6436_1
.sym 49779 array_muxed0[2]
.sym 49785 basesoc_timer0_reload_storage[10]
.sym 49786 $abc$40744$n3907
.sym 49787 basesoc_timer0_reload_storage[18]
.sym 49788 $abc$40744$n3910_1
.sym 49791 basesoc_timer0_value_status[18]
.sym 49792 $abc$40744$n5923_1
.sym 49793 $abc$40744$n5932_1
.sym 49794 basesoc_timer0_value_status[26]
.sym 49797 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 49798 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 49799 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 49800 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 49803 $abc$40744$n3913
.sym 49804 $abc$40744$n5950_1
.sym 49805 $abc$40744$n5949
.sym 49806 basesoc_timer0_reload_storage[26]
.sym 49808 clk12_$glb_clk
.sym 49809 sys_rst_$glb_sr
.sym 49810 VexRiscv._zz_194_[10]
.sym 49811 $abc$40744$n3301
.sym 49812 $abc$40744$n3817
.sym 49813 basesoc_uart_phy_storage[16]
.sym 49814 $abc$40744$n2276
.sym 49815 VexRiscv._zz_194_[3]
.sym 49816 basesoc_uart_phy_storage[21]
.sym 49817 $abc$40744$n6527
.sym 49818 $abc$40744$n6464_1
.sym 49819 $abc$40744$n6437
.sym 49820 basesoc_dat_w[4]
.sym 49822 basesoc_timer0_load_storage[12]
.sym 49823 $abc$40744$n2290
.sym 49824 basesoc_vexriscv_dbus_adr[9]
.sym 49825 $abc$40744$n6437
.sym 49826 basesoc_timer0_reload_storage[8]
.sym 49827 basesoc_uart_tx_fifo_consume[1]
.sym 49828 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 49829 basesoc_uart_phy_tx_busy
.sym 49830 basesoc_timer0_eventmanager_storage
.sym 49831 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 49832 sys_rst
.sym 49833 basesoc_bus_wishbone_dat_r[5]
.sym 49834 basesoc_uart_phy_storage[24]
.sym 49835 $abc$40744$n2276
.sym 49836 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 49837 basesoc_uart_phy_rx_busy
.sym 49838 basesoc_uart_phy_storage[29]
.sym 49839 basesoc_dat_w[5]
.sym 49840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 49841 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 49842 basesoc_uart_phy_storage[31]
.sym 49843 sys_rst
.sym 49844 sys_rst
.sym 49845 basesoc_adr[1]
.sym 49857 basesoc_adr[1]
.sym 49859 basesoc_timer0_value[25]
.sym 49860 basesoc_timer0_value[26]
.sym 49863 $abc$40744$n140
.sym 49866 basesoc_timer0_value[7]
.sym 49872 basesoc_timer0_value[18]
.sym 49873 $abc$40744$n3676
.sym 49877 basesoc_uart_phy_storage[4]
.sym 49878 $abc$40744$n2442
.sym 49880 basesoc_adr[0]
.sym 49881 $abc$40744$n3721_1
.sym 49882 basesoc_timer0_value[29]
.sym 49884 basesoc_timer0_value[7]
.sym 49890 $abc$40744$n3721_1
.sym 49891 $abc$40744$n3676
.sym 49896 basesoc_adr[1]
.sym 49897 $abc$40744$n140
.sym 49898 basesoc_adr[0]
.sym 49899 basesoc_uart_phy_storage[4]
.sym 49903 basesoc_timer0_value[26]
.sym 49909 basesoc_timer0_value[25]
.sym 49917 basesoc_timer0_value[29]
.sym 49923 basesoc_timer0_value[18]
.sym 49928 $abc$40744$n140
.sym 49930 $abc$40744$n2442
.sym 49931 clk12_$glb_clk
.sym 49932 sys_rst_$glb_sr
.sym 49933 $abc$40744$n3774
.sym 49934 $abc$40744$n4840
.sym 49935 $abc$40744$n5897_1
.sym 49936 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 49937 basesoc_uart_phy_uart_clk_txen
.sym 49938 spram_bus_ack
.sym 49939 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 49940 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 49941 basesoc_uart_tx_fifo_produce[1]
.sym 49942 VexRiscv._zz_194_[3]
.sym 49943 VexRiscv._zz_194_[3]
.sym 49944 basesoc_uart_phy_storage[0]
.sym 49945 VexRiscv.decode_to_execute_RS2[9]
.sym 49946 basesoc_uart_phy_rx_reg[3]
.sym 49947 $abc$40744$n5271
.sym 49948 basesoc_uart_phy_storage[16]
.sym 49949 $abc$40744$n3977
.sym 49950 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 49951 csrbankarray_csrbank0_leds_out0_w[3]
.sym 49952 VexRiscv._zz_194_[10]
.sym 49953 $abc$40744$n5250
.sym 49954 csrbankarray_csrbank2_dat0_w[3]
.sym 49955 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 49956 VexRiscv._zz_79_[31]
.sym 49957 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 49958 basesoc_uart_phy_storage[8]
.sym 49959 $abc$40744$n2280
.sym 49960 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 49963 $abc$40744$n6904
.sym 49964 basesoc_timer0_value_status[29]
.sym 49965 basesoc_uart_phy_storage[21]
.sym 49966 VexRiscv._zz_194_[9]
.sym 49967 $abc$40744$n3812
.sym 49968 $abc$40744$n4840
.sym 49974 basesoc_adr[0]
.sym 49975 $abc$40744$n3301
.sym 49976 $abc$40744$n2359
.sym 49977 basesoc_adr[1]
.sym 49979 basesoc_ctrl_reset_reset_r
.sym 49982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 49987 $abc$40744$n3868_1
.sym 49988 $abc$40744$n3818
.sym 49989 basesoc_dat_w[1]
.sym 49991 $abc$40744$n4840
.sym 49992 basesoc_adr[2]
.sym 49993 basesoc_uart_phy_storage[19]
.sym 49995 $abc$40744$n132
.sym 49996 basesoc_uart_phy_storage[3]
.sym 49998 $abc$40744$n3774
.sym 49999 $abc$40744$n3772
.sym 50001 VexRiscv._zz_124_
.sym 50003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 50004 sys_rst
.sym 50010 basesoc_ctrl_reset_reset_r
.sym 50014 VexRiscv._zz_124_
.sym 50015 $abc$40744$n3301
.sym 50019 $abc$40744$n3868_1
.sym 50020 sys_rst
.sym 50021 basesoc_adr[2]
.sym 50022 $abc$40744$n3818
.sym 50025 $abc$40744$n3774
.sym 50026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 50027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 50031 basesoc_uart_phy_storage[3]
.sym 50032 basesoc_adr[1]
.sym 50033 basesoc_adr[0]
.sym 50034 basesoc_uart_phy_storage[19]
.sym 50040 basesoc_dat_w[1]
.sym 50045 $abc$40744$n3772
.sym 50046 $abc$40744$n4840
.sym 50049 $abc$40744$n132
.sym 50053 $abc$40744$n2359
.sym 50054 clk12_$glb_clk
.sym 50055 sys_rst_$glb_sr
.sym 50056 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 50057 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 50058 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 50059 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 50060 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 50061 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 50062 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 50063 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 50064 array_muxed0[2]
.sym 50065 $abc$40744$n3945
.sym 50066 $abc$40744$n3945
.sym 50068 basesoc_adr[0]
.sym 50069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 50070 basesoc_uart_eventmanager_storage[1]
.sym 50071 basesoc_timer0_en_storage
.sym 50072 $abc$40744$n3610_1
.sym 50073 $abc$40744$n2270
.sym 50074 basesoc_uart_phy_storage[28]
.sym 50075 $abc$40744$n3868_1
.sym 50076 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 50077 VexRiscv.CsrPlugin_mtval[13]
.sym 50078 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 50079 $abc$40744$n3611_1
.sym 50080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 50081 $abc$40744$n4266_1
.sym 50082 basesoc_uart_phy_storage[3]
.sym 50083 $abc$40744$n6924
.sym 50084 basesoc_uart_phy_storage[5]
.sym 50085 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 50087 $abc$40744$n2530
.sym 50088 basesoc_uart_phy_storage[15]
.sym 50089 basesoc_uart_phy_storage[15]
.sym 50090 basesoc_uart_phy_storage[12]
.sym 50091 basesoc_uart_phy_storage[10]
.sym 50098 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 50100 basesoc_uart_phy_storage[3]
.sym 50101 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 50102 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 50103 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 50104 basesoc_uart_phy_storage[1]
.sym 50106 basesoc_uart_phy_storage[6]
.sym 50108 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 50110 basesoc_uart_phy_storage[5]
.sym 50111 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 50113 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 50118 basesoc_uart_phy_storage[2]
.sym 50122 basesoc_uart_phy_storage[4]
.sym 50124 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 50125 basesoc_uart_phy_storage[0]
.sym 50127 basesoc_uart_phy_storage[7]
.sym 50129 $auto$alumacc.cc:474:replace_alu$4006.C[1]
.sym 50131 basesoc_uart_phy_storage[0]
.sym 50132 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 50135 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 50137 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 50138 basesoc_uart_phy_storage[1]
.sym 50139 $auto$alumacc.cc:474:replace_alu$4006.C[1]
.sym 50141 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 50143 basesoc_uart_phy_storage[2]
.sym 50144 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 50145 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 50147 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 50149 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 50150 basesoc_uart_phy_storage[3]
.sym 50151 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 50153 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 50155 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 50156 basesoc_uart_phy_storage[4]
.sym 50157 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 50159 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 50161 basesoc_uart_phy_storage[5]
.sym 50162 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 50163 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 50165 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 50167 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 50168 basesoc_uart_phy_storage[6]
.sym 50169 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 50171 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 50173 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 50174 basesoc_uart_phy_storage[7]
.sym 50175 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 50180 $abc$40744$n6908
.sym 50181 $abc$40744$n6910
.sym 50182 $abc$40744$n6912
.sym 50183 $abc$40744$n6914
.sym 50184 $abc$40744$n6916
.sym 50185 $abc$40744$n6918
.sym 50186 $abc$40744$n6920
.sym 50188 array_muxed0[0]
.sym 50190 basesoc_timer0_reload_storage[24]
.sym 50191 $abc$40744$n2627
.sym 50193 $abc$40744$n3611_1
.sym 50194 $abc$40744$n4286
.sym 50195 grant
.sym 50196 $abc$40744$n4261_1
.sym 50197 VexRiscv._zz_79_[15]
.sym 50198 $abc$40744$n6678_1
.sym 50199 VexRiscv._zz_130_[7]
.sym 50200 $abc$40744$n5315_1
.sym 50201 $abc$40744$n5928
.sym 50202 $abc$40744$n3905
.sym 50203 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 50206 basesoc_uart_phy_storage[20]
.sym 50207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 50208 basesoc_uart_phy_storage[4]
.sym 50209 VexRiscv._zz_32_[1]
.sym 50210 VexRiscv.decode_to_execute_RS2[31]
.sym 50211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50212 basesoc_uart_phy_storage[0]
.sym 50213 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 50214 basesoc_uart_phy_storage[26]
.sym 50215 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 50220 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 50224 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 50225 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 50226 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 50227 basesoc_uart_phy_storage[14]
.sym 50228 basesoc_uart_phy_storage[8]
.sym 50229 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 50230 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 50231 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 50232 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 50235 basesoc_uart_phy_storage[13]
.sym 50238 basesoc_uart_phy_storage[11]
.sym 50241 basesoc_uart_phy_storage[9]
.sym 50248 basesoc_uart_phy_storage[15]
.sym 50250 basesoc_uart_phy_storage[12]
.sym 50251 basesoc_uart_phy_storage[10]
.sym 50252 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 50254 basesoc_uart_phy_storage[8]
.sym 50255 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 50256 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 50258 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 50260 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 50261 basesoc_uart_phy_storage[9]
.sym 50262 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 50264 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 50266 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 50267 basesoc_uart_phy_storage[10]
.sym 50268 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 50270 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 50272 basesoc_uart_phy_storage[11]
.sym 50273 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 50274 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 50276 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 50278 basesoc_uart_phy_storage[12]
.sym 50279 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 50280 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 50282 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 50284 basesoc_uart_phy_storage[13]
.sym 50285 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 50286 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 50288 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 50290 basesoc_uart_phy_storage[14]
.sym 50291 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 50292 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 50294 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 50296 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 50297 basesoc_uart_phy_storage[15]
.sym 50298 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 50302 $abc$40744$n6922
.sym 50303 $abc$40744$n6924
.sym 50304 $abc$40744$n6926
.sym 50305 $abc$40744$n6928
.sym 50306 $abc$40744$n6930
.sym 50307 $abc$40744$n6932
.sym 50308 $abc$40744$n6934
.sym 50309 $abc$40744$n6936
.sym 50311 $abc$40744$n233
.sym 50312 VexRiscv._zz_35_[31]
.sym 50314 basesoc_uart_rx_fifo_level0[4]
.sym 50315 VexRiscv._zz_191_
.sym 50316 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 50317 $abc$40744$n233
.sym 50318 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 50319 basesoc_uart_phy_storage[2]
.sym 50320 basesoc_uart_phy_storage[6]
.sym 50321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 50322 $abc$40744$n3721_1
.sym 50323 sys_rst
.sym 50324 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 50325 $abc$40744$n2606
.sym 50326 basesoc_uart_phy_storage[29]
.sym 50327 basesoc_uart_phy_storage[19]
.sym 50328 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 50329 VexRiscv.decode_to_execute_RS2[10]
.sym 50330 VexRiscv._zz_164_[23]
.sym 50331 basesoc_uart_phy_storage[24]
.sym 50332 basesoc_dat_w[5]
.sym 50333 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 50334 basesoc_uart_phy_storage[31]
.sym 50335 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 50336 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 50338 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 50343 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 50344 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 50345 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 50346 basesoc_uart_phy_storage[16]
.sym 50347 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 50349 basesoc_uart_phy_storage[23]
.sym 50350 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 50355 basesoc_uart_phy_storage[22]
.sym 50356 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 50358 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 50360 basesoc_uart_phy_storage[18]
.sym 50361 basesoc_uart_phy_storage[17]
.sym 50363 basesoc_uart_phy_storage[19]
.sym 50366 basesoc_uart_phy_storage[20]
.sym 50369 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 50371 basesoc_uart_phy_storage[21]
.sym 50375 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 50377 basesoc_uart_phy_storage[16]
.sym 50378 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 50379 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 50381 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 50383 basesoc_uart_phy_storage[17]
.sym 50384 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 50385 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 50387 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 50389 basesoc_uart_phy_storage[18]
.sym 50390 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 50391 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 50393 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 50395 basesoc_uart_phy_storage[19]
.sym 50396 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 50397 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 50399 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 50401 basesoc_uart_phy_storage[20]
.sym 50402 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 50403 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 50405 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 50407 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 50408 basesoc_uart_phy_storage[21]
.sym 50409 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 50411 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 50413 basesoc_uart_phy_storage[22]
.sym 50414 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 50415 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 50417 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 50419 basesoc_uart_phy_storage[23]
.sym 50420 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 50421 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 50425 $abc$40744$n6938
.sym 50426 $abc$40744$n6940
.sym 50427 $abc$40744$n6942
.sym 50428 $abc$40744$n6944
.sym 50429 $abc$40744$n6946
.sym 50430 $abc$40744$n6948
.sym 50431 $abc$40744$n6950
.sym 50432 $abc$40744$n6952
.sym 50433 $abc$40744$n4228
.sym 50434 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 50435 VexRiscv._zz_194_[4]
.sym 50436 $abc$40744$n4228
.sym 50437 $abc$40744$n235
.sym 50438 $abc$40744$n6473_1
.sym 50439 basesoc_uart_phy_storage[14]
.sym 50440 VexRiscv._zz_200_[14]
.sym 50441 basesoc_uart_rx_fifo_wrport_we
.sym 50442 VexRiscv.lastStagePc[2]
.sym 50443 $abc$40744$n5004
.sym 50444 VexRiscv._zz_50_[7]
.sym 50445 $abc$40744$n2644
.sym 50446 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 50447 $abc$40744$n5930
.sym 50448 VexRiscv._zz_124_
.sym 50449 basesoc_dat_w[2]
.sym 50450 $abc$40744$n233
.sym 50451 $abc$40744$n2280
.sym 50452 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 50453 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 50454 $abc$40744$n6904
.sym 50456 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 50457 basesoc_uart_phy_storage[21]
.sym 50458 VexRiscv._zz_194_[9]
.sym 50459 basesoc_uart_phy_storage[13]
.sym 50460 basesoc_uart_phy_storage[18]
.sym 50461 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 50466 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 50469 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 50470 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 50471 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 50473 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 50475 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 50476 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 50477 basesoc_uart_phy_storage[27]
.sym 50478 basesoc_uart_phy_storage[28]
.sym 50480 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 50484 basesoc_uart_phy_storage[26]
.sym 50486 basesoc_uart_phy_storage[29]
.sym 50490 basesoc_uart_phy_storage[30]
.sym 50491 basesoc_uart_phy_storage[24]
.sym 50494 basesoc_uart_phy_storage[31]
.sym 50495 basesoc_uart_phy_storage[25]
.sym 50498 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 50500 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 50501 basesoc_uart_phy_storage[24]
.sym 50502 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 50504 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 50506 basesoc_uart_phy_storage[25]
.sym 50507 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 50508 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 50510 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 50512 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 50513 basesoc_uart_phy_storage[26]
.sym 50514 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 50516 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 50518 basesoc_uart_phy_storage[27]
.sym 50519 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 50520 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 50522 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 50524 basesoc_uart_phy_storage[28]
.sym 50525 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 50526 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 50528 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 50530 basesoc_uart_phy_storage[29]
.sym 50531 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 50532 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 50534 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 50536 basesoc_uart_phy_storage[30]
.sym 50537 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 50538 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 50540 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 50542 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 50543 basesoc_uart_phy_storage[31]
.sym 50544 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 50548 $abc$40744$n6954
.sym 50549 $abc$40744$n6956
.sym 50550 $abc$40744$n6958
.sym 50551 $abc$40744$n6960
.sym 50552 $abc$40744$n6962
.sym 50553 $abc$40744$n6964
.sym 50554 $abc$40744$n6966
.sym 50555 $abc$40744$n6968
.sym 50556 $abc$40744$n4239_1
.sym 50557 basesoc_uart_phy_storage[17]
.sym 50558 basesoc_uart_phy_storage[17]
.sym 50559 $abc$40744$n4239_1
.sym 50560 $abc$40744$n233
.sym 50561 $abc$40744$n6870
.sym 50562 VexRiscv.decode_to_execute_RS2[9]
.sym 50563 VexRiscv.memory_arbitration_isValid
.sym 50564 basesoc_timer0_reload_storage[26]
.sym 50565 $abc$40744$n6873
.sym 50566 basesoc_uart_phy_storage[28]
.sym 50567 $abc$40744$n6876
.sym 50568 basesoc_uart_phy_storage[22]
.sym 50569 VexRiscv._zz_79_[2]
.sym 50570 basesoc_uart_phy_storage[23]
.sym 50571 VexRiscv._zz_171_[1]
.sym 50572 $abc$40744$n3721_1
.sym 50573 basesoc_uart_phy_storage[3]
.sym 50574 $abc$40744$n4403_1
.sym 50575 VexRiscv._zz_200_[0]
.sym 50576 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 50577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 50578 VexRiscv.decode_to_execute_IS_DIV
.sym 50579 $abc$40744$n3749
.sym 50580 basesoc_uart_phy_storage[5]
.sym 50581 $abc$40744$n4266_1
.sym 50582 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 50583 $abc$40744$n2530
.sym 50584 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 50596 basesoc_uart_phy_rx_busy
.sym 50598 $abc$40744$n6940
.sym 50602 $abc$40744$n6948
.sym 50605 $abc$40744$n6954
.sym 50608 $abc$40744$n6960
.sym 50617 $abc$40744$n6962
.sym 50618 $abc$40744$n6964
.sym 50619 $abc$40744$n6966
.sym 50625 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 50628 basesoc_uart_phy_rx_busy
.sym 50631 $abc$40744$n6964
.sym 50635 basesoc_uart_phy_rx_busy
.sym 50637 $abc$40744$n6962
.sym 50640 basesoc_uart_phy_rx_busy
.sym 50641 $abc$40744$n6940
.sym 50647 $abc$40744$n6960
.sym 50649 basesoc_uart_phy_rx_busy
.sym 50652 basesoc_uart_phy_rx_busy
.sym 50654 $abc$40744$n6966
.sym 50660 $abc$40744$n6954
.sym 50661 basesoc_uart_phy_rx_busy
.sym 50666 basesoc_uart_phy_rx_busy
.sym 50667 $abc$40744$n6948
.sym 50669 clk12_$glb_clk
.sym 50670 sys_rst_$glb_sr
.sym 50671 $abc$40744$n6596
.sym 50672 $abc$40744$n5600
.sym 50673 $abc$40744$n5660
.sym 50674 VexRiscv._zz_199_
.sym 50675 $abc$40744$n4059
.sym 50676 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 50677 VexRiscv._zz_255_[1]
.sym 50678 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 50679 VexRiscv._zz_130_[7]
.sym 50680 VexRiscv._zz_200_[1]
.sym 50681 VexRiscv._zz_35_[7]
.sym 50682 VexRiscv._zz_194_[16]
.sym 50683 $abc$40744$n2407
.sym 50684 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 50685 $abc$40744$n4872
.sym 50686 $abc$40744$n4356_1
.sym 50687 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 50688 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 50689 VexRiscv._zz_152_[14]
.sym 50690 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 50693 VexRiscv._zz_79_[13]
.sym 50694 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 50695 basesoc_uart_rx_fifo_level0[3]
.sym 50696 basesoc_uart_phy_storage[0]
.sym 50697 $abc$40744$n2282
.sym 50698 VexRiscv._zz_41_[15]
.sym 50699 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 50700 VexRiscv._zz_41_[0]
.sym 50701 VexRiscv._zz_161_
.sym 50702 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 50703 basesoc_uart_rx_fifo_level0[4]
.sym 50704 basesoc_uart_phy_storage[4]
.sym 50705 basesoc_uart_phy_storage[28]
.sym 50706 VexRiscv._zz_32_[1]
.sym 50713 $abc$40744$n6866
.sym 50715 VexRiscv._zz_199_
.sym 50722 basesoc_uart_rx_fifo_level0[0]
.sym 50724 $PACKER_VCC_NET
.sym 50725 basesoc_uart_rx_fifo_wrport_we
.sym 50729 $abc$40744$n6873
.sym 50730 VexRiscv._zz_200_[1]
.sym 50731 $abc$40744$n6872
.sym 50733 $abc$40744$n6876
.sym 50735 VexRiscv._zz_200_[0]
.sym 50737 $abc$40744$n6870
.sym 50738 $abc$40744$n6869
.sym 50739 $abc$40744$n2407
.sym 50740 $abc$40744$n6875
.sym 50743 $abc$40744$n6867
.sym 50746 $abc$40744$n6876
.sym 50747 basesoc_uart_rx_fifo_wrport_we
.sym 50748 $abc$40744$n6875
.sym 50751 basesoc_uart_rx_fifo_level0[0]
.sym 50753 $PACKER_VCC_NET
.sym 50757 basesoc_uart_rx_fifo_wrport_we
.sym 50758 $abc$40744$n6866
.sym 50759 $abc$40744$n6867
.sym 50764 basesoc_uart_rx_fifo_wrport_we
.sym 50765 $abc$40744$n6869
.sym 50766 $abc$40744$n6870
.sym 50770 $abc$40744$n6872
.sym 50771 basesoc_uart_rx_fifo_wrport_we
.sym 50772 $abc$40744$n6873
.sym 50775 VexRiscv._zz_200_[0]
.sym 50777 VexRiscv._zz_199_
.sym 50781 VexRiscv._zz_200_[1]
.sym 50782 VexRiscv._zz_199_
.sym 50787 $PACKER_VCC_NET
.sym 50789 basesoc_uart_rx_fifo_level0[0]
.sym 50791 $abc$40744$n2407
.sym 50792 clk12_$glb_clk
.sym 50793 sys_rst_$glb_sr
.sym 50794 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 50795 $abc$40744$n5618
.sym 50796 $abc$40744$n5622
.sym 50797 VexRiscv._zz_164_[6]
.sym 50798 VexRiscv._zz_164_[0]
.sym 50799 VexRiscv._zz_36_[12]
.sym 50800 $abc$40744$n5602
.sym 50801 $abc$40744$n2633
.sym 50803 VexRiscv._zz_44_[0]
.sym 50804 VexRiscv._zz_44_[0]
.sym 50805 VexRiscv._zz_194_[31]
.sym 50806 $abc$40744$n4192
.sym 50807 VexRiscv._zz_130_[4]
.sym 50808 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 50809 VexRiscv._zz_199_
.sym 50810 VexRiscv._zz_200_[2]
.sym 50811 $abc$40744$n7039
.sym 50812 $abc$40744$n6051
.sym 50813 basesoc_timer0_load_storage[7]
.sym 50814 VexRiscv._zz_200_[6]
.sym 50815 VexRiscv._zz_287_[0]
.sym 50816 basesoc_uart_phy_tx_busy
.sym 50818 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 50819 VexRiscv._zz_200_[13]
.sym 50820 VexRiscv._zz_199_
.sym 50821 VexRiscv._zz_200_[15]
.sym 50822 $abc$40744$n142
.sym 50823 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 50824 basesoc_dat_w[5]
.sym 50825 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 50826 basesoc_uart_phy_storage[19]
.sym 50827 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 50828 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 50829 $abc$40744$n4853
.sym 50836 $abc$40744$n5315_1
.sym 50837 VexRiscv._zz_152_[12]
.sym 50838 VexRiscv._zz_200_[14]
.sym 50839 $abc$40744$n5340_1
.sym 50840 $abc$40744$n5370_1
.sym 50841 $abc$40744$n4404_1
.sym 50842 $abc$40744$n5346_1
.sym 50844 $abc$40744$n4230_1
.sym 50845 VexRiscv._zz_200_[15]
.sym 50846 VexRiscv._zz_199_
.sym 50849 VexRiscv._zz_171_[1]
.sym 50852 $abc$40744$n4403_1
.sym 50853 $abc$40744$n2644
.sym 50855 $abc$40744$n5315_1
.sym 50856 VexRiscv.CsrPlugin_mepc[12]
.sym 50857 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 50859 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 50861 VexRiscv.CsrPlugin_mtval[12]
.sym 50862 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 50864 VexRiscv._zz_171_[0]
.sym 50866 VexRiscv.lastStagePc[12]
.sym 50868 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 50869 $abc$40744$n5315_1
.sym 50871 $abc$40744$n5346_1
.sym 50875 $abc$40744$n4404_1
.sym 50876 VexRiscv.CsrPlugin_mtval[12]
.sym 50877 $abc$40744$n4230_1
.sym 50881 VexRiscv._zz_200_[14]
.sym 50882 VexRiscv._zz_199_
.sym 50886 $abc$40744$n5370_1
.sym 50888 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 50889 $abc$40744$n5315_1
.sym 50892 $abc$40744$n2644
.sym 50894 VexRiscv.lastStagePc[12]
.sym 50895 VexRiscv.CsrPlugin_mepc[12]
.sym 50899 $abc$40744$n5340_1
.sym 50900 $abc$40744$n5315_1
.sym 50901 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 50904 VexRiscv._zz_171_[0]
.sym 50905 $abc$40744$n4403_1
.sym 50906 VexRiscv._zz_152_[12]
.sym 50907 VexRiscv._zz_171_[1]
.sym 50911 VexRiscv._zz_199_
.sym 50912 VexRiscv._zz_200_[15]
.sym 50915 clk12_$glb_clk
.sym 50917 $abc$40744$n5394_1
.sym 50918 $abc$40744$n6034_1
.sym 50919 basesoc_ctrl_storage[30]
.sym 50920 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 50921 $abc$40744$n6058_1
.sym 50922 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 50923 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 50924 basesoc_ctrl_storage[26]
.sym 50925 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 50927 VexRiscv._zz_194_[30]
.sym 50929 $abc$40744$n235
.sym 50930 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 50931 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 50932 VexRiscv._zz_289_[0]
.sym 50933 VexRiscv._zz_152_[12]
.sym 50934 $abc$40744$n2633
.sym 50935 $abc$40744$n3676
.sym 50937 $abc$40744$n3811
.sym 50938 $abc$40744$n5283_1
.sym 50939 $abc$40744$n3727_1
.sym 50940 VexRiscv._zz_288_[3]
.sym 50941 VexRiscv.decode_to_execute_IS_MUL
.sym 50942 VexRiscv._zz_44_[1]
.sym 50943 $abc$40744$n2280
.sym 50944 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 50945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 50946 basesoc_dat_w[2]
.sym 50947 VexRiscv._zz_36_[12]
.sym 50948 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 50949 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 50950 VexRiscv._zz_194_[9]
.sym 50951 $abc$40744$n2633
.sym 50952 VexRiscv.lastStagePc[12]
.sym 50959 VexRiscv._zz_200_[9]
.sym 50960 $abc$40744$n2251
.sym 50962 $abc$40744$n3905
.sym 50963 VexRiscv._zz_200_[17]
.sym 50965 basesoc_ctrl_storage[23]
.sym 50967 $abc$40744$n5
.sym 50970 VexRiscv._zz_41_[14]
.sym 50973 $abc$40744$n3814
.sym 50975 basesoc_ctrl_bus_errors[15]
.sym 50976 VexRiscv._zz_200_[14]
.sym 50980 VexRiscv._zz_199_
.sym 50981 VexRiscv._zz_200_[15]
.sym 50983 VexRiscv._zz_200_[16]
.sym 50985 $abc$40744$n11
.sym 50988 $abc$40744$n4192
.sym 50989 VexRiscv._zz_41_[15]
.sym 50992 $abc$40744$n4192
.sym 50993 VexRiscv._zz_200_[14]
.sym 50994 VexRiscv._zz_41_[14]
.sym 50998 $abc$40744$n11
.sym 51003 VexRiscv._zz_41_[15]
.sym 51004 $abc$40744$n4192
.sym 51006 VexRiscv._zz_200_[15]
.sym 51012 $abc$40744$n5
.sym 51015 VexRiscv._zz_199_
.sym 51016 VexRiscv._zz_200_[9]
.sym 51021 VexRiscv._zz_200_[17]
.sym 51022 VexRiscv._zz_199_
.sym 51027 VexRiscv._zz_199_
.sym 51029 VexRiscv._zz_200_[16]
.sym 51033 basesoc_ctrl_bus_errors[15]
.sym 51034 $abc$40744$n3814
.sym 51035 basesoc_ctrl_storage[23]
.sym 51036 $abc$40744$n3905
.sym 51037 $abc$40744$n2251
.sym 51038 clk12_$glb_clk
.sym 51040 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 51041 VexRiscv.execute_to_memory_IS_MUL
.sym 51042 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 51043 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 51044 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 51045 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 51046 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 51047 $abc$40744$n5658
.sym 51050 VexRiscv._zz_194_[17]
.sym 51052 $abc$40744$n4230_1
.sym 51053 VexRiscv._zz_200_[9]
.sym 51054 basesoc_uart_phy_storage[23]
.sym 51055 VexRiscv._zz_41_[10]
.sym 51056 VexRiscv._zz_41_[23]
.sym 51057 VexRiscv._zz_288_[8]
.sym 51058 basesoc_ctrl_bus_errors[30]
.sym 51059 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 51060 VexRiscv.execute_LightShifterPlugin_isActive
.sym 51061 $abc$40744$n3814
.sym 51062 VexRiscv._zz_290_[12]
.sym 51063 VexRiscv._zz_171_[1]
.sym 51064 VexRiscv._zz_35_[9]
.sym 51065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 51066 $abc$40744$n3638
.sym 51067 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 51068 VexRiscv._zz_200_[28]
.sym 51069 $abc$40744$n4266_1
.sym 51070 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 51071 VexRiscv._zz_171_[0]
.sym 51072 basesoc_uart_phy_storage[3]
.sym 51073 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 51074 VexRiscv._zz_35_[1]
.sym 51075 VexRiscv._zz_194_[27]
.sym 51084 $abc$40744$n5268
.sym 51090 VexRiscv._zz_194_[19]
.sym 51092 $abc$40744$n2627
.sym 51095 $abc$40744$n233
.sym 51096 VexRiscv._zz_194_[18]
.sym 51097 VexRiscv._zz_194_[16]
.sym 51098 $abc$40744$n5292
.sym 51099 $abc$40744$n5295
.sym 51100 VexRiscv._zz_194_[17]
.sym 51101 VexRiscv._zz_194_[8]
.sym 51102 $abc$40744$n5304
.sym 51103 VexRiscv._zz_194_[20]
.sym 51105 $abc$40744$n5289
.sym 51106 VexRiscv._zz_200_[19]
.sym 51108 $abc$40744$n5298
.sym 51109 $abc$40744$n5301
.sym 51110 VexRiscv._zz_199_
.sym 51112 VexRiscv._zz_194_[15]
.sym 51115 $abc$40744$n5289
.sym 51116 VexRiscv._zz_194_[15]
.sym 51117 $abc$40744$n233
.sym 51121 $abc$40744$n5298
.sym 51122 $abc$40744$n233
.sym 51123 VexRiscv._zz_194_[18]
.sym 51126 VexRiscv._zz_194_[8]
.sym 51127 $abc$40744$n5268
.sym 51129 $abc$40744$n233
.sym 51132 $abc$40744$n5292
.sym 51134 $abc$40744$n233
.sym 51135 VexRiscv._zz_194_[16]
.sym 51138 VexRiscv._zz_194_[20]
.sym 51139 $abc$40744$n233
.sym 51141 $abc$40744$n5304
.sym 51145 VexRiscv._zz_199_
.sym 51147 VexRiscv._zz_200_[19]
.sym 51151 $abc$40744$n5301
.sym 51152 VexRiscv._zz_194_[19]
.sym 51153 $abc$40744$n233
.sym 51156 $abc$40744$n233
.sym 51158 VexRiscv._zz_194_[17]
.sym 51159 $abc$40744$n5295
.sym 51160 $abc$40744$n2627
.sym 51161 clk12_$glb_clk
.sym 51163 VexRiscv._zz_152_[3]
.sym 51164 VexRiscv._zz_152_[18]
.sym 51165 $abc$40744$n5395
.sym 51166 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 51167 VexRiscv._zz_35_[6]
.sym 51168 $abc$40744$n4288_1
.sym 51169 $abc$40744$n3647
.sym 51170 $abc$40744$n3638
.sym 51171 VexRiscv._zz_152_[5]
.sym 51173 VexRiscv._zz_194_[27]
.sym 51174 basesoc_uart_phy_storage[19]
.sym 51175 VexRiscv._zz_200_[6]
.sym 51176 VexRiscv._zz_42_[0]
.sym 51177 VexRiscv._zz_288_[9]
.sym 51178 $abc$40744$n233
.sym 51179 $abc$40744$n5166_1
.sym 51181 $abc$40744$n3727_1
.sym 51182 VexRiscv._zz_41_[9]
.sym 51183 VexRiscv._zz_41_[19]
.sym 51184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 51185 VexRiscv.CsrPlugin_mepc[15]
.sym 51186 $abc$40744$n3905
.sym 51187 VexRiscv._zz_32_[1]
.sym 51188 basesoc_uart_phy_storage[4]
.sym 51189 $abc$40744$n2282
.sym 51190 VexRiscv._zz_152_[19]
.sym 51191 VexRiscv._zz_194_[29]
.sym 51192 basesoc_uart_phy_storage[0]
.sym 51193 VexRiscv.decode_to_execute_RS2[18]
.sym 51196 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51197 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 51198 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 51206 $abc$40744$n233
.sym 51207 VexRiscv._zz_194_[27]
.sym 51210 VexRiscv._zz_194_[29]
.sym 51211 VexRiscv._zz_194_[26]
.sym 51212 $abc$40744$n5253
.sym 51213 VexRiscv._zz_194_[30]
.sym 51214 $abc$40744$n5256
.sym 51215 VexRiscv._zz_199_
.sym 51220 $abc$40744$n233
.sym 51222 VexRiscv._zz_194_[28]
.sym 51223 $abc$40744$n5322
.sym 51224 $abc$40744$n5325
.sym 51225 $abc$40744$n5328
.sym 51227 $abc$40744$n5334
.sym 51228 VexRiscv._zz_200_[28]
.sym 51230 VexRiscv._zz_194_[3]
.sym 51231 $abc$40744$n2627
.sym 51233 VexRiscv._zz_194_[4]
.sym 51234 $abc$40744$n5331
.sym 51237 $abc$40744$n233
.sym 51238 $abc$40744$n5334
.sym 51239 VexRiscv._zz_194_[30]
.sym 51244 VexRiscv._zz_194_[29]
.sym 51245 $abc$40744$n5331
.sym 51246 $abc$40744$n233
.sym 51249 $abc$40744$n5325
.sym 51250 VexRiscv._zz_194_[27]
.sym 51251 $abc$40744$n233
.sym 51255 $abc$40744$n5322
.sym 51256 $abc$40744$n233
.sym 51257 VexRiscv._zz_194_[26]
.sym 51261 VexRiscv._zz_194_[4]
.sym 51263 $abc$40744$n233
.sym 51264 $abc$40744$n5256
.sym 51267 $abc$40744$n5253
.sym 51268 $abc$40744$n233
.sym 51269 VexRiscv._zz_194_[3]
.sym 51273 VexRiscv._zz_194_[28]
.sym 51275 $abc$40744$n233
.sym 51276 $abc$40744$n5328
.sym 51279 VexRiscv._zz_200_[28]
.sym 51280 VexRiscv._zz_199_
.sym 51283 $abc$40744$n2627
.sym 51284 clk12_$glb_clk
.sym 51286 $abc$40744$n4181
.sym 51287 VexRiscv._zz_287_[3]
.sym 51288 VexRiscv._zz_41_[29]
.sym 51289 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 51290 VexRiscv._zz_41_[31]
.sym 51291 $abc$40744$n4068
.sym 51292 $abc$40744$n4141
.sym 51293 $abc$40744$n4142_1
.sym 51294 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 51296 $abc$40744$n6802_1
.sym 51298 $abc$40744$n4192
.sym 51299 VexRiscv._zz_288_[1]
.sym 51300 $abc$40744$n4144_1
.sym 51301 basesoc_ctrl_bus_errors[8]
.sym 51302 VexRiscv._zz_238_[1]
.sym 51303 $abc$40744$n3638
.sym 51304 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 51305 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 51306 VexRiscv._zz_35_[7]
.sym 51307 VexRiscv._zz_152_[18]
.sym 51308 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 51309 basesoc_ctrl_bus_errors[15]
.sym 51310 basesoc_uart_phy_storage[19]
.sym 51311 VexRiscv._zz_194_[28]
.sym 51312 VexRiscv._zz_200_[18]
.sym 51313 $abc$40744$n142
.sym 51314 $abc$40744$n5457
.sym 51315 VexRiscv._zz_41_[17]
.sym 51316 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 51317 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 51318 VexRiscv.execute_to_memory_IS_DIV
.sym 51319 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 51320 $abc$40744$n3638
.sym 51321 VexRiscv._zz_41_[18]
.sym 51327 $abc$40744$n3811
.sym 51328 VexRiscv._zz_200_[19]
.sym 51329 basesoc_dat_w[3]
.sym 51330 $abc$40744$n6066_1
.sym 51331 VexRiscv._zz_200_[16]
.sym 51332 VexRiscv._zz_287_[1]
.sym 51334 VexRiscv._zz_153_
.sym 51336 basesoc_dat_w[4]
.sym 51337 $abc$40744$n6067
.sym 51338 $abc$40744$n2276
.sym 51340 $abc$40744$n5234_1
.sym 51342 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 51344 basesoc_ctrl_reset_reset_r
.sym 51347 VexRiscv._zz_32_[1]
.sym 51349 VexRiscv._zz_44_[0]
.sym 51350 $abc$40744$n4192
.sym 51353 VexRiscv._zz_287_[4]
.sym 51354 basesoc_ctrl_storage[15]
.sym 51356 VexRiscv._zz_44_[1]
.sym 51358 VexRiscv._zz_41_[16]
.sym 51363 basesoc_ctrl_reset_reset_r
.sym 51366 VexRiscv._zz_153_
.sym 51367 $abc$40744$n5234_1
.sym 51368 $abc$40744$n4192
.sym 51369 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 51372 VexRiscv._zz_200_[16]
.sym 51373 $abc$40744$n4192
.sym 51374 VexRiscv._zz_41_[16]
.sym 51378 $abc$40744$n6066_1
.sym 51379 $abc$40744$n3811
.sym 51380 $abc$40744$n6067
.sym 51381 basesoc_ctrl_storage[15]
.sym 51386 basesoc_dat_w[3]
.sym 51390 VexRiscv._zz_153_
.sym 51391 VexRiscv._zz_32_[1]
.sym 51392 VexRiscv._zz_287_[1]
.sym 51396 basesoc_dat_w[4]
.sym 51402 VexRiscv._zz_287_[4]
.sym 51403 VexRiscv._zz_44_[0]
.sym 51404 VexRiscv._zz_200_[19]
.sym 51405 VexRiscv._zz_44_[1]
.sym 51406 $abc$40744$n2276
.sym 51407 clk12_$glb_clk
.sym 51408 sys_rst_$glb_sr
.sym 51409 $abc$40744$n5401
.sym 51410 $abc$40744$n4070
.sym 51411 $abc$40744$n5466_1
.sym 51412 $abc$40744$n5416
.sym 51413 $abc$40744$n5472_1
.sym 51414 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 51415 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 51416 $abc$40744$n4069
.sym 51417 VexRiscv._zz_290_[15]
.sym 51418 $abc$40744$n4068
.sym 51421 $abc$40744$n3811
.sym 51422 $abc$40744$n4236_1
.sym 51423 $abc$40744$n3228
.sym 51424 $abc$40744$n3727_1
.sym 51425 $abc$40744$n6067
.sym 51426 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 51427 VexRiscv._zz_195_[5]
.sym 51428 VexRiscv._zz_204_
.sym 51429 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 51430 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 51431 VexRiscv._zz_35_[4]
.sym 51432 VexRiscv._zz_41_[29]
.sym 51433 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 51434 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 51435 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 51436 $abc$40744$n2633
.sym 51437 $abc$40744$n4261_1
.sym 51438 $abc$40744$n5395
.sym 51439 basesoc_dat_w[2]
.sym 51440 $abc$40744$n2280
.sym 51442 VexRiscv._zz_44_[1]
.sym 51443 VexRiscv._zz_316_[4]
.sym 51444 VexRiscv._zz_200_[18]
.sym 51452 VexRiscv._zz_41_[29]
.sym 51453 VexRiscv._zz_200_[25]
.sym 51454 VexRiscv._zz_288_[5]
.sym 51455 VexRiscv._zz_171_[1]
.sym 51456 $abc$40744$n4732_1
.sym 51457 VexRiscv._zz_200_[17]
.sym 51459 $abc$40744$n3727_1
.sym 51460 VexRiscv._zz_152_[29]
.sym 51461 $abc$40744$n2282
.sym 51464 $abc$40744$n7
.sym 51465 VexRiscv._zz_288_[9]
.sym 51466 VexRiscv._zz_44_[1]
.sym 51468 $abc$40744$n4192
.sym 51469 $abc$40744$n4730
.sym 51471 VexRiscv._zz_44_[0]
.sym 51473 VexRiscv._zz_200_[29]
.sym 51474 $abc$40744$n4239_1
.sym 51475 VexRiscv._zz_41_[17]
.sym 51476 $abc$40744$n4728
.sym 51477 VexRiscv._zz_171_[0]
.sym 51479 $abc$40744$n4725
.sym 51480 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 51483 VexRiscv._zz_41_[17]
.sym 51484 VexRiscv._zz_200_[17]
.sym 51485 $abc$40744$n4192
.sym 51489 VexRiscv._zz_200_[29]
.sym 51490 $abc$40744$n4192
.sym 51492 VexRiscv._zz_41_[29]
.sym 51495 VexRiscv._zz_288_[9]
.sym 51496 VexRiscv._zz_44_[0]
.sym 51497 VexRiscv._zz_44_[1]
.sym 51498 VexRiscv._zz_200_[29]
.sym 51501 $abc$40744$n4239_1
.sym 51503 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 51507 VexRiscv._zz_288_[5]
.sym 51508 VexRiscv._zz_200_[25]
.sym 51509 VexRiscv._zz_44_[1]
.sym 51510 VexRiscv._zz_44_[0]
.sym 51513 VexRiscv._zz_152_[29]
.sym 51514 $abc$40744$n4725
.sym 51515 VexRiscv._zz_171_[1]
.sym 51516 VexRiscv._zz_171_[0]
.sym 51519 $abc$40744$n4732_1
.sym 51520 $abc$40744$n4730
.sym 51521 $abc$40744$n3727_1
.sym 51522 $abc$40744$n4728
.sym 51525 $abc$40744$n7
.sym 51529 $abc$40744$n2282
.sym 51530 clk12_$glb_clk
.sym 51532 $abc$40744$n4156
.sym 51533 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 51534 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 51535 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 51536 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 51537 $abc$40744$n4725
.sym 51538 $abc$40744$n4155
.sym 51539 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 51540 VexRiscv._zz_152_[25]
.sym 51544 VexRiscv._zz_153_
.sym 51545 VexRiscv.execute_LightShifterPlugin_isActive
.sym 51546 VexRiscv._zz_152_[24]
.sym 51547 VexRiscv._zz_200_[26]
.sym 51548 $abc$40744$n4234
.sym 51549 VexRiscv._zz_287_[1]
.sym 51550 VexRiscv._zz_152_[29]
.sym 51551 VexRiscv._zz_171_[1]
.sym 51552 $abc$40744$n4180
.sym 51553 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 51554 VexRiscv._zz_152_[25]
.sym 51555 $abc$40744$n4117
.sym 51556 VexRiscv._zz_42_[0]
.sym 51557 VexRiscv._zz_194_[14]
.sym 51558 VexRiscv._zz_152_[21]
.sym 51559 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 51560 VexRiscv._zz_42_[1]
.sym 51561 $abc$40744$n4266_1
.sym 51562 VexRiscv._zz_35_[9]
.sym 51563 VexRiscv._zz_171_[0]
.sym 51564 VexRiscv._zz_200_[28]
.sym 51565 VexRiscv.decode_to_execute_RS2[19]
.sym 51566 VexRiscv._zz_35_[1]
.sym 51567 VexRiscv._zz_194_[27]
.sym 51573 basesoc_dat_w[3]
.sym 51574 $abc$40744$n4352
.sym 51575 VexRiscv._zz_200_[28]
.sym 51577 VexRiscv._zz_193_
.sym 51578 $abc$40744$n235
.sym 51580 $abc$40744$n4192
.sym 51584 VexRiscv._zz_44_[1]
.sym 51585 VexRiscv._zz_288_[1]
.sym 51586 VexRiscv._zz_41_[28]
.sym 51587 basesoc_dat_w[1]
.sym 51588 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 51589 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 51590 VexRiscv.execute_to_memory_IS_DIV
.sym 51591 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 51592 $abc$40744$n3638
.sym 51594 $abc$40744$n4263_1
.sym 51595 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 51596 $abc$40744$n4353_1
.sym 51599 VexRiscv._zz_44_[0]
.sym 51600 $abc$40744$n2280
.sym 51601 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 51602 VexRiscv.memory_arbitration_isValid
.sym 51604 VexRiscv._zz_200_[21]
.sym 51608 basesoc_dat_w[3]
.sym 51612 $abc$40744$n4353_1
.sym 51614 $abc$40744$n3638
.sym 51615 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 51618 VexRiscv._zz_193_
.sym 51619 $abc$40744$n235
.sym 51620 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 51621 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 51624 basesoc_dat_w[1]
.sym 51630 VexRiscv._zz_41_[28]
.sym 51631 $abc$40744$n4192
.sym 51632 VexRiscv._zz_200_[28]
.sym 51636 VexRiscv._zz_288_[1]
.sym 51637 VexRiscv._zz_200_[21]
.sym 51638 VexRiscv._zz_44_[0]
.sym 51639 VexRiscv._zz_44_[1]
.sym 51642 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 51643 VexRiscv.execute_to_memory_IS_DIV
.sym 51644 VexRiscv.memory_arbitration_isValid
.sym 51645 $abc$40744$n4263_1
.sym 51648 VexRiscv.execute_to_memory_IS_DIV
.sym 51649 VexRiscv.memory_arbitration_isValid
.sym 51650 $abc$40744$n4352
.sym 51651 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 51652 $abc$40744$n2280
.sym 51653 clk12_$glb_clk
.sym 51654 sys_rst_$glb_sr
.sym 51655 basesoc_uart_phy_storage[26]
.sym 51656 $abc$40744$n4515
.sym 51657 $abc$40744$n4312_1
.sym 51658 VexRiscv._zz_35_[1]
.sym 51659 VexRiscv._zz_316_[3]
.sym 51660 $abc$40744$n4263_1
.sym 51661 $abc$40744$n4944_1
.sym 51662 basesoc_uart_phy_storage[30]
.sym 51663 VexRiscv._zz_152_[27]
.sym 51664 array_muxed0[11]
.sym 51666 basesoc_timer0_reload_storage[24]
.sym 51667 basesoc_dat_w[3]
.sym 51668 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 51669 VexRiscv._zz_152_[21]
.sym 51670 VexRiscv._zz_41_[21]
.sym 51671 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 51672 VexRiscv._zz_204_
.sym 51673 VexRiscv._zz_200_[25]
.sym 51674 VexRiscv._zz_41_[28]
.sym 51675 $abc$40744$n4732_1
.sym 51676 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 51677 VexRiscv.decode_to_execute_RS2[25]
.sym 51678 VexRiscv._zz_339_
.sym 51679 VexRiscv._zz_194_[29]
.sym 51680 VexRiscv._zz_194_[8]
.sym 51681 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 51682 $abc$40744$n4353_1
.sym 51683 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 51685 VexRiscv.decode_to_execute_RS2[18]
.sym 51686 VexRiscv._zz_152_[21]
.sym 51687 VexRiscv._zz_195_[28]
.sym 51688 VexRiscv._zz_195_[7]
.sym 51690 VexRiscv._zz_152_[19]
.sym 51697 VexRiscv._zz_195_[5]
.sym 51698 VexRiscv.CsrPlugin_hadException
.sym 51700 VexRiscv._zz_323_[0]
.sym 51701 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 51702 $abc$40744$n4857_1
.sym 51705 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 51707 $abc$40744$n3638
.sym 51708 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 51709 VexRiscv.memory_arbitration_isValid
.sym 51710 VexRiscv._zz_330_
.sym 51711 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 51712 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51713 $abc$40744$n4312_1
.sym 51714 VexRiscv._zz_194_[4]
.sym 51716 VexRiscv._zz_194_[3]
.sym 51718 $abc$40744$n4858
.sym 51719 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 51720 VexRiscv._zz_195_[4]
.sym 51722 VexRiscv.execute_to_memory_IS_DIV
.sym 51729 $abc$40744$n4857_1
.sym 51730 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 51731 VexRiscv.memory_arbitration_isValid
.sym 51732 VexRiscv.execute_to_memory_IS_DIV
.sym 51735 VexRiscv._zz_195_[5]
.sym 51736 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51737 VexRiscv._zz_330_
.sym 51738 VexRiscv._zz_194_[4]
.sym 51741 VexRiscv._zz_194_[3]
.sym 51742 VexRiscv._zz_195_[4]
.sym 51743 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51744 VexRiscv._zz_330_
.sym 51747 VexRiscv.execute_to_memory_IS_DIV
.sym 51748 VexRiscv.memory_arbitration_isValid
.sym 51749 $abc$40744$n4312_1
.sym 51750 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 51754 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 51760 VexRiscv._zz_194_[4]
.sym 51762 VexRiscv._zz_323_[0]
.sym 51765 $abc$40744$n4858
.sym 51767 $abc$40744$n3638
.sym 51768 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 51774 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 51775 VexRiscv.CsrPlugin_hadException
.sym 51776 clk12_$glb_clk
.sym 51778 $abc$40744$n4289
.sym 51779 VexRiscv.decode_to_execute_RS2[18]
.sym 51780 $abc$40744$n4943
.sym 51781 $abc$40744$n4514
.sym 51782 VexRiscv._zz_200_[18]
.sym 51783 $abc$40744$n6010
.sym 51784 $abc$40744$n4858
.sym 51785 $abc$40744$n4313
.sym 51788 VexRiscv._zz_35_[31]
.sym 51790 $abc$40744$n3999
.sym 51791 basesoc_dat_w[6]
.sym 51792 $PACKER_VCC_NET
.sym 51793 VexRiscv._zz_79_[18]
.sym 51794 VexRiscv.CsrPlugin_hadException
.sym 51795 basesoc_uart_phy_storage[30]
.sym 51796 VexRiscv._zz_323_[0]
.sym 51797 VexRiscv._zz_79_[29]
.sym 51798 VexRiscv._zz_330_
.sym 51799 basesoc_vexriscv_ibus_adr[7]
.sym 51800 VexRiscv._zz_79_[18]
.sym 51801 VexRiscv._zz_216_[21]
.sym 51802 VexRiscv._zz_194_[3]
.sym 51803 VexRiscv._zz_200_[18]
.sym 51804 VexRiscv._zz_194_[28]
.sym 51805 $abc$40744$n2438
.sym 51806 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 51807 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 51808 $abc$40744$n3638
.sym 51809 VexRiscv._zz_195_[10]
.sym 51810 VexRiscv.execute_to_memory_IS_DIV
.sym 51811 $abc$40744$n5457
.sym 51812 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 51813 VexRiscv._zz_195_[11]
.sym 51822 $abc$40744$n6018
.sym 51827 $abc$40744$n6016
.sym 51828 $abc$40744$n6014
.sym 51829 $abc$40744$n6012
.sym 51830 $abc$40744$n2614
.sym 51832 $abc$40744$n6020
.sym 51840 $abc$40744$n6010
.sym 51841 $abc$40744$n6006
.sym 51842 VexRiscv._zz_330_
.sym 51843 $abc$40744$n6008
.sym 51851 $auto$alumacc.cc:474:replace_alu$4042.C[1]
.sym 51853 VexRiscv._zz_330_
.sym 51854 $abc$40744$n6006
.sym 51857 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 51860 $abc$40744$n6008
.sym 51861 $auto$alumacc.cc:474:replace_alu$4042.C[1]
.sym 51863 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 51865 $abc$40744$n6010
.sym 51867 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 51869 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 51872 $abc$40744$n6012
.sym 51873 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 51875 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 51878 $abc$40744$n6014
.sym 51879 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 51881 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 51884 $abc$40744$n6016
.sym 51885 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 51887 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 51889 $abc$40744$n6018
.sym 51891 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 51893 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 51895 $abc$40744$n6020
.sym 51897 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 51898 $abc$40744$n2614
.sym 51899 clk12_$glb_clk
.sym 51901 VexRiscv.CsrPlugin_mtval[18]
.sym 51902 $abc$40744$n4353_1
.sym 51903 VexRiscv._zz_316_[8]
.sym 51904 VexRiscv._zz_316_[15]
.sym 51905 $abc$40744$n6024
.sym 51906 $abc$40744$n6026
.sym 51907 VexRiscv._zz_316_[14]
.sym 51908 VexRiscv._zz_35_[15]
.sym 51913 VexRiscv._zz_330_
.sym 51914 $PACKER_VCC_NET
.sym 51915 csrbankarray_csrbank0_leds_out0_w[2]
.sym 51916 VexRiscv.decode_to_execute_RS2[27]
.sym 51917 VexRiscv._zz_79_[21]
.sym 51918 VexRiscv._zz_200_[16]
.sym 51919 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 51920 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 51921 VexRiscv._zz_288_[3]
.sym 51922 VexRiscv._zz_200_[20]
.sym 51923 $abc$40744$n4228
.sym 51924 VexRiscv._zz_195_[5]
.sym 51925 VexRiscv._zz_195_[21]
.sym 51927 $abc$40744$n6006
.sym 51929 VexRiscv._zz_200_[18]
.sym 51931 $abc$40744$n2633
.sym 51932 $abc$40744$n3999
.sym 51933 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 51934 $abc$40744$n4261_1
.sym 51936 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 51937 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 51945 $abc$40744$n6034
.sym 51946 $abc$40744$n6022
.sym 51950 $abc$40744$n6036
.sym 51953 $abc$40744$n2614
.sym 51957 $abc$40744$n6032
.sym 51962 $abc$40744$n6028
.sym 51963 $abc$40744$n6026
.sym 51968 $abc$40744$n6030
.sym 51970 $abc$40744$n6024
.sym 51974 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 51977 $abc$40744$n6022
.sym 51978 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 51980 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 51983 $abc$40744$n6024
.sym 51984 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 51986 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 51988 $abc$40744$n6026
.sym 51990 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 51992 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 51994 $abc$40744$n6028
.sym 51996 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 51998 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 52000 $abc$40744$n6030
.sym 52002 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 52004 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 52006 $abc$40744$n6032
.sym 52008 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 52010 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 52012 $abc$40744$n6034
.sym 52014 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 52016 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 52019 $abc$40744$n6036
.sym 52020 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 52021 $abc$40744$n2614
.sym 52022 clk12_$glb_clk
.sym 52024 $abc$40744$n6038
.sym 52025 $abc$40744$n6046
.sym 52026 $abc$40744$n4473_1
.sym 52027 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 52028 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 52029 $abc$40744$n6040
.sym 52030 $abc$40744$n6050
.sym 52031 VexRiscv._zz_316_[22]
.sym 52032 VexRiscv._zz_316_[9]
.sym 52036 VexRiscv.memory_arbitration_isValid
.sym 52037 VexRiscv.lastStagePc[29]
.sym 52038 $abc$40744$n2647
.sym 52039 VexRiscv.decode_to_execute_RS2[25]
.sym 52040 $abc$40744$n5315_1
.sym 52041 VexRiscv._zz_35_[15]
.sym 52042 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 52043 $abc$40744$n4807_1
.sym 52044 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 52045 VexRiscv._zz_194_[9]
.sym 52047 $abc$40744$n5315_1
.sym 52048 VexRiscv._zz_200_[28]
.sym 52049 VexRiscv.decode_to_execute_RS2[19]
.sym 52050 VexRiscv.CsrPlugin_hadException
.sym 52051 VexRiscv._zz_171_[0]
.sym 52052 VexRiscv._zz_330_
.sym 52053 VexRiscv._zz_330_
.sym 52054 VexRiscv.CsrPlugin_hadException
.sym 52055 VexRiscv._zz_152_[21]
.sym 52056 VexRiscv._zz_171_[0]
.sym 52057 VexRiscv._zz_194_[14]
.sym 52058 VexRiscv._zz_195_[23]
.sym 52059 VexRiscv._zz_194_[27]
.sym 52060 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 52067 $abc$40744$n6052
.sym 52068 $abc$40744$n6048
.sym 52074 $abc$40744$n6044
.sym 52079 $abc$40744$n6042
.sym 52089 $abc$40744$n6038
.sym 52090 $abc$40744$n6046
.sym 52092 $abc$40744$n2614
.sym 52094 $abc$40744$n6040
.sym 52095 $abc$40744$n6050
.sym 52097 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 52099 $abc$40744$n6038
.sym 52101 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 52103 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 52105 $abc$40744$n6040
.sym 52107 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 52109 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 52111 $abc$40744$n6042
.sym 52113 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 52115 $auto$alumacc.cc:474:replace_alu$4042.C[20]
.sym 52117 $abc$40744$n6044
.sym 52119 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 52121 $auto$alumacc.cc:474:replace_alu$4042.C[21]
.sym 52124 $abc$40744$n6046
.sym 52125 $auto$alumacc.cc:474:replace_alu$4042.C[20]
.sym 52127 $auto$alumacc.cc:474:replace_alu$4042.C[22]
.sym 52130 $abc$40744$n6048
.sym 52131 $auto$alumacc.cc:474:replace_alu$4042.C[21]
.sym 52133 $auto$alumacc.cc:474:replace_alu$4042.C[23]
.sym 52135 $abc$40744$n6050
.sym 52137 $auto$alumacc.cc:474:replace_alu$4042.C[22]
.sym 52139 $auto$alumacc.cc:474:replace_alu$4042.C[24]
.sym 52141 $abc$40744$n6052
.sym 52143 $auto$alumacc.cc:474:replace_alu$4042.C[23]
.sym 52144 $abc$40744$n2614
.sym 52145 clk12_$glb_clk
.sym 52147 VexRiscv._zz_316_[28]
.sym 52148 $abc$40744$n4610_1
.sym 52149 $abc$40744$n4589_1
.sym 52150 VexRiscv.CsrPlugin_mtval[7]
.sym 52151 VexRiscv._zz_35_[23]
.sym 52152 $abc$40744$n6062
.sym 52153 VexRiscv._zz_316_[29]
.sym 52154 $abc$40744$n4611_1
.sym 52155 VexRiscv._zz_194_[16]
.sym 52159 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 52160 VexRiscv._zz_318_[19]
.sym 52161 $abc$40744$n4239_1
.sym 52162 VexRiscv._zz_336_
.sym 52163 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 52164 VexRiscv._zz_316_[22]
.sym 52165 $abc$40744$n3976
.sym 52166 VexRiscv._zz_194_[17]
.sym 52167 $abc$40744$n4270_1
.sym 52169 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 52170 VexRiscv._zz_35_[16]
.sym 52171 VexRiscv._zz_194_[29]
.sym 52173 $abc$40744$n4701
.sym 52174 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 52175 VexRiscv._zz_195_[28]
.sym 52176 VexRiscv.execute_to_memory_IS_DIV
.sym 52177 sys_rst
.sym 52178 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 52180 VexRiscv._zz_195_[27]
.sym 52181 $abc$40744$n8241
.sym 52182 $abc$40744$n4647
.sym 52183 $auto$alumacc.cc:474:replace_alu$4042.C[24]
.sym 52188 $abc$40744$n6054
.sym 52193 $abc$40744$n6056
.sym 52195 $abc$40744$n6064
.sym 52197 $abc$40744$n6060
.sym 52198 $abc$40744$n6066
.sym 52199 $abc$40744$n6058
.sym 52206 $abc$40744$n2614
.sym 52207 $abc$40744$n6068
.sym 52217 $abc$40744$n6062
.sym 52220 $auto$alumacc.cc:474:replace_alu$4042.C[25]
.sym 52223 $abc$40744$n6054
.sym 52224 $auto$alumacc.cc:474:replace_alu$4042.C[24]
.sym 52226 $auto$alumacc.cc:474:replace_alu$4042.C[26]
.sym 52229 $abc$40744$n6056
.sym 52230 $auto$alumacc.cc:474:replace_alu$4042.C[25]
.sym 52232 $auto$alumacc.cc:474:replace_alu$4042.C[27]
.sym 52235 $abc$40744$n6058
.sym 52236 $auto$alumacc.cc:474:replace_alu$4042.C[26]
.sym 52238 $auto$alumacc.cc:474:replace_alu$4042.C[28]
.sym 52240 $abc$40744$n6060
.sym 52242 $auto$alumacc.cc:474:replace_alu$4042.C[27]
.sym 52244 $auto$alumacc.cc:474:replace_alu$4042.C[29]
.sym 52247 $abc$40744$n6062
.sym 52248 $auto$alumacc.cc:474:replace_alu$4042.C[28]
.sym 52250 $auto$alumacc.cc:474:replace_alu$4042.C[30]
.sym 52253 $abc$40744$n6064
.sym 52254 $auto$alumacc.cc:474:replace_alu$4042.C[29]
.sym 52256 $auto$alumacc.cc:474:replace_alu$4042.C[31]
.sym 52258 $abc$40744$n6066
.sym 52260 $auto$alumacc.cc:474:replace_alu$4042.C[30]
.sym 52263 $abc$40744$n6068
.sym 52266 $auto$alumacc.cc:474:replace_alu$4042.C[31]
.sym 52267 $abc$40744$n2614
.sym 52268 clk12_$glb_clk
.sym 52270 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 52271 VexRiscv.CsrPlugin_mtval[5]
.sym 52272 $abc$40744$n4669
.sym 52273 $abc$40744$n4226
.sym 52274 VexRiscv._zz_316_[30]
.sym 52275 VexRiscv.CsrPlugin_mtval[28]
.sym 52276 $abc$40744$n4668_1
.sym 52277 VexRiscv._zz_35_[26]
.sym 52278 VexRiscv._zz_318_[23]
.sym 52282 VexRiscv._zz_316_[25]
.sym 52283 VexRiscv._zz_313_
.sym 52284 $abc$40744$n7766
.sym 52285 VexRiscv.CsrPlugin_mtval[7]
.sym 52286 VexRiscv._zz_323_[0]
.sym 52287 VexRiscv._zz_195_[24]
.sym 52289 VexRiscv._zz_316_[0]
.sym 52290 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 52292 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 52293 $abc$40744$n4589_1
.sym 52295 VexRiscv._zz_195_[17]
.sym 52296 $abc$40744$n3638
.sym 52297 $abc$40744$n2438
.sym 52300 $abc$40744$n3638
.sym 52303 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 52304 VexRiscv._zz_194_[28]
.sym 52305 $abc$40744$n3638
.sym 52313 $abc$40744$n2438
.sym 52316 VexRiscv.memory_arbitration_isValid
.sym 52317 VexRiscv._zz_195_[32]
.sym 52318 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 52319 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 52321 VexRiscv._zz_194_[24]
.sym 52322 $abc$40744$n3638
.sym 52323 $abc$40744$n4771
.sym 52325 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 52326 $abc$40744$n4538
.sym 52327 $abc$40744$n4265_1
.sym 52328 VexRiscv._zz_194_[30]
.sym 52330 VexRiscv._zz_318_[31]
.sym 52332 VexRiscv._zz_194_[27]
.sym 52333 VexRiscv._zz_330_
.sym 52334 basesoc_ctrl_reset_reset_r
.sym 52335 VexRiscv._zz_195_[28]
.sym 52336 VexRiscv.execute_to_memory_IS_DIV
.sym 52337 VexRiscv._zz_195_[25]
.sym 52338 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52340 $abc$40744$n4770_1
.sym 52341 VexRiscv._zz_195_[31]
.sym 52344 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52345 VexRiscv._zz_194_[24]
.sym 52346 VexRiscv._zz_330_
.sym 52347 VexRiscv._zz_195_[25]
.sym 52350 VexRiscv._zz_194_[27]
.sym 52351 VexRiscv._zz_330_
.sym 52352 VexRiscv._zz_195_[28]
.sym 52353 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52356 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52357 VexRiscv._zz_194_[30]
.sym 52358 VexRiscv._zz_330_
.sym 52359 VexRiscv._zz_195_[31]
.sym 52362 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 52363 VexRiscv.execute_to_memory_IS_DIV
.sym 52364 VexRiscv.memory_arbitration_isValid
.sym 52365 $abc$40744$n4538
.sym 52368 VexRiscv._zz_195_[32]
.sym 52369 VexRiscv._zz_318_[31]
.sym 52370 $abc$40744$n4265_1
.sym 52374 $abc$40744$n4771
.sym 52375 $abc$40744$n3638
.sym 52376 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 52383 basesoc_ctrl_reset_reset_r
.sym 52386 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 52387 VexRiscv.execute_to_memory_IS_DIV
.sym 52388 VexRiscv.memory_arbitration_isValid
.sym 52389 $abc$40744$n4770_1
.sym 52390 $abc$40744$n2438
.sym 52391 clk12_$glb_clk
.sym 52392 sys_rst_$glb_sr
.sym 52393 VexRiscv.lastStagePc[12]
.sym 52394 VexRiscv.lastStagePc[20]
.sym 52395 VexRiscv.lastStagePc[5]
.sym 52396 VexRiscv.lastStagePc[22]
.sym 52397 VexRiscv.lastStagePc[14]
.sym 52398 VexRiscv.lastStagePc[28]
.sym 52399 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 52400 VexRiscv.lastStagePc[6]
.sym 52402 VexRiscv._zz_194_[30]
.sym 52405 VexRiscv._zz_316_[27]
.sym 52407 VexRiscv.decode_to_execute_RS2[19]
.sym 52408 $abc$40744$n4586_1
.sym 52409 VexRiscv._zz_194_[24]
.sym 52410 VexRiscv._zz_35_[26]
.sym 52411 VexRiscv._zz_318_[21]
.sym 52412 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 52413 VexRiscv._zz_35_[19]
.sym 52415 VexRiscv._zz_200_[19]
.sym 52416 VexRiscv._zz_194_[31]
.sym 52419 $abc$40744$n4228
.sym 52420 $abc$40744$n3999
.sym 52423 $abc$40744$n4230_1
.sym 52424 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 52425 VexRiscv._zz_318_[26]
.sym 52428 $abc$40744$n4228
.sym 52434 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 52435 $abc$40744$n5356
.sym 52437 $abc$40744$n4228
.sym 52438 VexRiscv.reset
.sym 52440 VexRiscv._zz_201_[5]
.sym 52441 $abc$40744$n5372
.sym 52442 $abc$40744$n2644
.sym 52445 $abc$40744$n5315_1
.sym 52448 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 52451 VexRiscv.lastStagePc[20]
.sym 52452 VexRiscv.lastStagePc[5]
.sym 52455 $abc$40744$n5326_1
.sym 52456 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 52458 VexRiscv.CsrPlugin_mepc[5]
.sym 52459 $abc$40744$n3999
.sym 52461 VexRiscv.CsrPlugin_mepc[20]
.sym 52462 VexRiscv.CsrPlugin_mepc[28]
.sym 52463 VexRiscv.lastStagePc[28]
.sym 52467 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 52468 $abc$40744$n5326_1
.sym 52469 $abc$40744$n5315_1
.sym 52473 VexRiscv.lastStagePc[20]
.sym 52475 $abc$40744$n2644
.sym 52476 VexRiscv.CsrPlugin_mepc[20]
.sym 52479 VexRiscv.reset
.sym 52485 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 52486 $abc$40744$n5315_1
.sym 52487 $abc$40744$n5356
.sym 52491 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 52492 $abc$40744$n5372
.sym 52493 $abc$40744$n5315_1
.sym 52497 VexRiscv.CsrPlugin_mepc[5]
.sym 52498 VexRiscv.lastStagePc[5]
.sym 52499 $abc$40744$n2644
.sym 52503 VexRiscv._zz_201_[5]
.sym 52504 $abc$40744$n4228
.sym 52505 $abc$40744$n3999
.sym 52506 VexRiscv.CsrPlugin_mepc[5]
.sym 52509 $abc$40744$n2644
.sym 52511 VexRiscv.CsrPlugin_mepc[28]
.sym 52512 VexRiscv.lastStagePc[28]
.sym 52514 clk12_$glb_clk
.sym 52516 VexRiscv._zz_201_[28]
.sym 52519 $abc$40744$n4560_1
.sym 52521 $abc$40744$n4707_1
.sym 52522 $abc$40744$n4708
.sym 52523 VexRiscv._zz_201_[20]
.sym 52528 VexRiscv.CsrPlugin_mepc[5]
.sym 52529 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 52533 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 52535 $abc$40744$n5315_1
.sym 52538 VexRiscv.memory_arbitration_isValid
.sym 52539 VexRiscv._zz_171_[1]
.sym 52543 VexRiscv._zz_171_[0]
.sym 52549 $abc$40744$n4843
.sym 52560 $abc$40744$n4843
.sym 52573 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 52584 $abc$40744$n2565
.sym 52617 $abc$40744$n4843
.sym 52628 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 52636 $abc$40744$n2565
.sym 52637 clk12_$glb_clk
.sym 52638 VexRiscv.reset_$glb_sr
.sym 52650 VexRiscv.CsrPlugin_hadException
.sym 52653 waittimer0_count[11]
.sym 52655 waittimer0_count[4]
.sym 52657 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 52683 VexRiscv.reset
.sym 52705 VexRiscv.reset
.sym 52711 clk12
.sym 52713 $abc$40744$n231
.sym 52735 $abc$40744$n231
.sym 52741 basesoc_timer0_load_storage[30]
.sym 52745 $abc$40744$n5937_1
.sym 52751 $abc$40744$n2280
.sym 52754 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 52757 sys_rst
.sym 52760 basesoc_uart_phy_storage[8]
.sym 52761 $abc$40744$n136
.sym 52762 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 52763 $abc$40744$n6922
.sym 52774 basesoc_timer0_load_storage[29]
.sym 52781 basesoc_timer0_value_status[22]
.sym 52782 basesoc_timer0_reload_storage[14]
.sym 52783 basesoc_timer0_reload_storage[6]
.sym 52785 $abc$40744$n5987
.sym 52786 basesoc_timer0_reload_storage[9]
.sym 52788 $abc$40744$n3896_1
.sym 52789 basesoc_timer0_load_storage[5]
.sym 52790 basesoc_timer0_value_status[30]
.sym 52791 $abc$40744$n5986_1
.sym 52793 $abc$40744$n5932_1
.sym 52794 basesoc_timer0_en_storage
.sym 52795 $abc$40744$n6732
.sym 52797 $abc$40744$n5923_1
.sym 52799 $abc$40744$n3907
.sym 52800 basesoc_timer0_load_storage[6]
.sym 52801 $abc$40744$n6146
.sym 52802 $abc$40744$n6154
.sym 52805 $abc$40744$n3904_1
.sym 52806 basesoc_timer0_load_storage[9]
.sym 52807 $abc$40744$n6723
.sym 52808 $abc$40744$n6148
.sym 52810 basesoc_timer0_eventmanager_status_w
.sym 52814 $abc$40744$n5987
.sym 52815 basesoc_timer0_reload_storage[14]
.sym 52816 $abc$40744$n3907
.sym 52817 $abc$40744$n5986_1
.sym 52821 basesoc_timer0_en_storage
.sym 52822 basesoc_timer0_load_storage[5]
.sym 52823 $abc$40744$n6146
.sym 52826 basesoc_timer0_value_status[22]
.sym 52827 basesoc_timer0_load_storage[6]
.sym 52828 $abc$40744$n5923_1
.sym 52829 $abc$40744$n3896_1
.sym 52833 basesoc_timer0_reload_storage[6]
.sym 52834 $abc$40744$n6723
.sym 52835 basesoc_timer0_eventmanager_status_w
.sym 52838 basesoc_timer0_reload_storage[6]
.sym 52839 $abc$40744$n3904_1
.sym 52840 basesoc_timer0_value_status[30]
.sym 52841 $abc$40744$n5932_1
.sym 52844 basesoc_timer0_reload_storage[9]
.sym 52845 basesoc_timer0_eventmanager_status_w
.sym 52846 $abc$40744$n6732
.sym 52850 $abc$40744$n6148
.sym 52852 basesoc_timer0_en_storage
.sym 52853 basesoc_timer0_load_storage[6]
.sym 52857 basesoc_timer0_load_storage[9]
.sym 52858 $abc$40744$n6154
.sym 52859 basesoc_timer0_en_storage
.sym 52861 clk12_$glb_clk
.sym 52862 sys_rst_$glb_sr
.sym 52867 $abc$40744$n6142
.sym 52868 basesoc_uart_phy_storage[24]
.sym 52869 basesoc_uart_phy_storage[31]
.sym 52870 basesoc_uart_phy_storage[29]
.sym 52872 $abc$40744$n5959
.sym 52873 $abc$40744$n5994_1
.sym 52874 $abc$40744$n5992_1
.sym 52877 VexRiscv._zz_194_[3]
.sym 52878 basesoc_uart_phy_uart_clk_txen
.sym 52879 $abc$40744$n3868_1
.sym 52880 basesoc_timer0_reload_storage[14]
.sym 52881 $abc$40744$n6476_1
.sym 52882 csrbankarray_csrbank3_bitbang0_w[1]
.sym 52883 basesoc_timer0_reload_storage[6]
.sym 52884 array_muxed1[13]
.sym 52885 $abc$40744$n6458
.sym 52886 basesoc_timer0_reload_storage[9]
.sym 52887 $abc$40744$n2430
.sym 52888 $abc$40744$n5920_1
.sym 52889 basesoc_timer0_load_storage[5]
.sym 52890 $abc$40744$n2454
.sym 52897 basesoc_timer0_load_storage[22]
.sym 52899 $abc$40744$n6714
.sym 52902 basesoc_timer0_value[5]
.sym 52905 basesoc_timer0_load_storage[26]
.sym 52906 $PACKER_VCC_NET
.sym 52913 spiflash_bus_dat_r[12]
.sym 52915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 52916 basesoc_timer0_value[9]
.sym 52917 basesoc_timer0_reload_storage[11]
.sym 52918 $abc$40744$n2426
.sym 52921 $abc$40744$n3905
.sym 52922 $abc$40744$n3814
.sym 52923 basesoc_timer0_reload_storage[29]
.sym 52926 $abc$40744$n3904_1
.sym 52929 basesoc_adr[3]
.sym 52930 $abc$40744$n5925_1
.sym 52931 $abc$40744$n6453_1
.sym 52932 $abc$40744$n2282
.sym 52945 basesoc_timer0_load_storage[18]
.sym 52946 $abc$40744$n3902_1
.sym 52947 basesoc_timer0_load_storage[25]
.sym 52948 sys_rst
.sym 52949 slave_sel_r[1]
.sym 52951 $abc$40744$n5944_1
.sym 52952 basesoc_timer0_reload_storage[2]
.sym 52953 $abc$40744$n5947
.sym 52954 basesoc_timer0_load_storage[26]
.sym 52955 basesoc_timer0_load_storage[22]
.sym 52956 basesoc_timer0_load_storage[31]
.sym 52957 $abc$40744$n6487_1
.sym 52959 basesoc_timer0_load_storage[9]
.sym 52960 $abc$40744$n3904_1
.sym 52961 $abc$40744$n3898_1
.sym 52962 $abc$40744$n6458
.sym 52965 $abc$40744$n3900_1
.sym 52967 basesoc_timer0_value_status[6]
.sym 52968 spiflash_bus_dat_r[12]
.sym 52969 basesoc_timer0_value_status[7]
.sym 52970 $abc$40744$n5925_1
.sym 52973 $abc$40744$n3900_1
.sym 52974 $abc$40744$n6459_1
.sym 52975 $abc$40744$n3894_1
.sym 52977 sys_rst
.sym 52978 $abc$40744$n3900_1
.sym 52979 $abc$40744$n3894_1
.sym 52983 basesoc_timer0_reload_storage[2]
.sym 52984 $abc$40744$n3904_1
.sym 52985 basesoc_timer0_load_storage[18]
.sym 52986 $abc$40744$n3900_1
.sym 52990 slave_sel_r[1]
.sym 52991 $abc$40744$n6487_1
.sym 52992 spiflash_bus_dat_r[12]
.sym 52995 $abc$40744$n5944_1
.sym 52996 $abc$40744$n5947
.sym 52997 basesoc_timer0_load_storage[26]
.sym 52998 $abc$40744$n3902_1
.sym 53001 $abc$40744$n3902_1
.sym 53002 $abc$40744$n3898_1
.sym 53003 basesoc_timer0_load_storage[9]
.sym 53004 basesoc_timer0_load_storage[25]
.sym 53007 $abc$40744$n6459_1
.sym 53010 $abc$40744$n6458
.sym 53013 basesoc_timer0_load_storage[22]
.sym 53014 basesoc_timer0_value_status[6]
.sym 53015 $abc$40744$n3900_1
.sym 53016 $abc$40744$n5925_1
.sym 53019 basesoc_timer0_load_storage[31]
.sym 53020 basesoc_timer0_value_status[7]
.sym 53021 $abc$40744$n5925_1
.sym 53022 $abc$40744$n3902_1
.sym 53024 clk12_$glb_clk
.sym 53025 $abc$40744$n231_$glb_sr
.sym 53026 $abc$40744$n3904_1
.sym 53027 $abc$40744$n3898_1
.sym 53028 $abc$40744$n5925_1
.sym 53029 $abc$40744$n6792_1
.sym 53030 $abc$40744$n13
.sym 53031 $abc$40744$n3900_1
.sym 53032 $abc$40744$n5957
.sym 53033 $abc$40744$n126
.sym 53035 basesoc_timer0_load_storage[15]
.sym 53036 basesoc_we
.sym 53038 basesoc_timer0_reload_storage[2]
.sym 53039 basesoc_timer0_load_storage[18]
.sym 53040 basesoc_ctrl_reset_reset_r
.sym 53041 basesoc_uart_phy_storage[29]
.sym 53042 basesoc_adr[3]
.sym 53043 basesoc_ctrl_reset_reset_r
.sym 53044 array_muxed0[3]
.sym 53045 $abc$40744$n6487_1
.sym 53046 $abc$40744$n2428
.sym 53047 basesoc_uart_phy_storage[24]
.sym 53048 basesoc_dat_w[5]
.sym 53049 basesoc_uart_phy_storage[31]
.sym 53050 basesoc_uart_phy_storage[31]
.sym 53052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 53053 basesoc_timer0_value_status[6]
.sym 53054 basesoc_timer0_load_storage[5]
.sym 53055 $abc$40744$n3817
.sym 53057 $abc$40744$n126
.sym 53058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53059 $abc$40744$n3817
.sym 53060 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53061 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 53067 $abc$40744$n3911
.sym 53068 $abc$40744$n6794_1
.sym 53069 $abc$40744$n3907
.sym 53070 $abc$40744$n5920_1
.sym 53071 $abc$40744$n3817
.sym 53072 basesoc_timer0_load_storage[5]
.sym 53074 basesoc_timer0_eventmanager_status_w
.sym 53075 basesoc_timer0_value_status[11]
.sym 53076 basesoc_timer0_load_storage[13]
.sym 53077 basesoc_timer0_value[11]
.sym 53078 $abc$40744$n2442
.sym 53081 $abc$40744$n3913
.sym 53083 basesoc_timer0_reload_storage[11]
.sym 53085 basesoc_adr[4]
.sym 53086 $abc$40744$n6792_1
.sym 53087 $abc$40744$n6829_1
.sym 53088 $abc$40744$n3814
.sym 53089 basesoc_timer0_reload_storage[29]
.sym 53092 $abc$40744$n6080_1
.sym 53094 basesoc_adr[4]
.sym 53095 basesoc_timer0_load_storage[21]
.sym 53096 $abc$40744$n6453_1
.sym 53097 $abc$40744$n6738
.sym 53098 $abc$40744$n3896_1
.sym 53101 basesoc_timer0_value[11]
.sym 53106 $abc$40744$n3913
.sym 53107 basesoc_timer0_reload_storage[29]
.sym 53108 basesoc_timer0_load_storage[5]
.sym 53109 $abc$40744$n3896_1
.sym 53112 $abc$40744$n3907
.sym 53113 $abc$40744$n5920_1
.sym 53114 basesoc_timer0_reload_storage[11]
.sym 53115 basesoc_timer0_value_status[11]
.sym 53118 $abc$40744$n6794_1
.sym 53119 $abc$40744$n6829_1
.sym 53120 $abc$40744$n6792_1
.sym 53121 basesoc_adr[4]
.sym 53124 basesoc_timer0_load_storage[13]
.sym 53125 basesoc_timer0_load_storage[21]
.sym 53126 $abc$40744$n3817
.sym 53127 $abc$40744$n3814
.sym 53131 $abc$40744$n6080_1
.sym 53133 $abc$40744$n6453_1
.sym 53137 basesoc_timer0_eventmanager_status_w
.sym 53138 basesoc_timer0_reload_storage[11]
.sym 53139 $abc$40744$n6738
.sym 53143 $abc$40744$n3911
.sym 53145 basesoc_adr[4]
.sym 53146 $abc$40744$n2442
.sym 53147 clk12_$glb_clk
.sym 53148 sys_rst_$glb_sr
.sym 53149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53150 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53151 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53153 $abc$40744$n6805_1
.sym 53154 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53155 $abc$40744$n6650
.sym 53156 $abc$40744$n3685
.sym 53157 $abc$40744$n3911
.sym 53159 $abc$40744$n6928
.sym 53160 basesoc_uart_phy_tx_busy
.sym 53161 basesoc_adr[2]
.sym 53162 $abc$40744$n5957
.sym 53163 basesoc_timer0_value_status[27]
.sym 53164 basesoc_timer0_value[13]
.sym 53166 $abc$40744$n5920_1
.sym 53167 basesoc_timer0_value[5]
.sym 53168 array_muxed0[5]
.sym 53169 $abc$40744$n3913
.sym 53170 $abc$40744$n3898_1
.sym 53171 array_muxed0[9]
.sym 53172 basesoc_timer0_load_storage[9]
.sym 53173 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 53174 basesoc_adr[1]
.sym 53175 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 53176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53177 $abc$40744$n13
.sym 53178 basesoc_timer0_load_storage[26]
.sym 53181 VexRiscv._zz_201_[4]
.sym 53182 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53192 $abc$40744$n2565
.sym 53195 $abc$40744$n6654_1
.sym 53197 $abc$40744$n3688
.sym 53199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53201 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 53204 $abc$40744$n3703_1
.sym 53206 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53208 $abc$40744$n3702_1
.sym 53210 $abc$40744$n6805_1
.sym 53211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53212 $abc$40744$n6650
.sym 53213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53214 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 53216 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53217 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53221 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 53225 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 53229 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53230 $abc$40744$n3702_1
.sym 53231 $abc$40744$n6654_1
.sym 53232 $abc$40744$n6805_1
.sym 53235 $abc$40744$n3702_1
.sym 53236 $abc$40744$n3688
.sym 53237 $abc$40744$n6650
.sym 53238 $abc$40744$n3703_1
.sym 53241 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53242 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53249 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 53253 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53260 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 53262 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53265 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53266 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53268 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53269 $abc$40744$n2565
.sym 53270 clk12_$glb_clk
.sym 53271 VexRiscv.reset_$glb_sr
.sym 53272 $abc$40744$n3761
.sym 53273 $abc$40744$n3712_1
.sym 53274 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 53275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 53277 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53278 $abc$40744$n6658_1
.sym 53279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 53283 VexRiscv._zz_194_[10]
.sym 53285 $abc$40744$n2296
.sym 53286 basesoc_dat_w[7]
.sym 53287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53288 $abc$40744$n3907
.sym 53289 $abc$40744$n5920_1
.sym 53290 user_btn1
.sym 53291 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53292 $abc$40744$n2278
.sym 53293 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53294 $abc$40744$n3973
.sym 53295 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53297 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 53298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53300 basesoc_timer0_reload_storage[11]
.sym 53301 VexRiscv._zz_201_[29]
.sym 53302 $abc$40744$n3913
.sym 53304 $abc$40744$n3697
.sym 53305 $abc$40744$n3761
.sym 53306 basesoc_we
.sym 53314 $abc$40744$n6806_1
.sym 53315 $abc$40744$n6807_1
.sym 53316 basesoc_counter[1]
.sym 53318 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53320 $abc$40744$n3688
.sym 53321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53322 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53323 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 53324 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53325 $abc$40744$n6188
.sym 53326 basesoc_timer0_en_storage
.sym 53327 $abc$40744$n126
.sym 53328 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 53330 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53333 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 53335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 53338 basesoc_timer0_load_storage[26]
.sym 53339 basesoc_counter[0]
.sym 53340 $abc$40744$n6080_1
.sym 53343 $abc$40744$n3690
.sym 53344 $abc$40744$n3698
.sym 53346 $abc$40744$n3698
.sym 53347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 53348 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 53349 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53352 basesoc_counter[1]
.sym 53353 $abc$40744$n6080_1
.sym 53354 basesoc_counter[0]
.sym 53358 basesoc_timer0_en_storage
.sym 53359 $abc$40744$n6188
.sym 53360 basesoc_timer0_load_storage[26]
.sym 53364 $abc$40744$n3690
.sym 53365 $abc$40744$n6807_1
.sym 53366 $abc$40744$n6806_1
.sym 53370 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53372 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53376 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53378 $abc$40744$n3688
.sym 53379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 53383 $abc$40744$n126
.sym 53389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 53393 clk12_$glb_clk
.sym 53394 sys_rst_$glb_sr
.sym 53395 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 53396 $abc$40744$n3713_1
.sym 53397 $abc$40744$n5891_1
.sym 53398 $abc$40744$n6080_1
.sym 53399 $abc$40744$n5875
.sym 53400 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 53401 $abc$40744$n3690
.sym 53402 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 53403 $abc$40744$n3794
.sym 53404 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53405 $abc$40744$n6932
.sym 53407 VexRiscv._zz_136_[6]
.sym 53408 $abc$40744$n2509
.sym 53409 $abc$40744$n3815
.sym 53410 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53411 basesoc_we
.sym 53412 $abc$40744$n3794
.sym 53413 $abc$40744$n2632
.sym 53414 $abc$40744$n3895
.sym 53415 $abc$40744$n2442
.sym 53416 $abc$40744$n3840_1
.sym 53417 VexRiscv._zz_195_[28]
.sym 53418 array_muxed0[13]
.sym 53420 $abc$40744$n6453_1
.sym 53421 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 53422 grant
.sym 53423 $abc$40744$n3905
.sym 53424 basesoc_ctrl_reset_reset_r
.sym 53425 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53426 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 53427 $abc$40744$n3814
.sym 53428 basesoc_uart_phy_storage[8]
.sym 53429 $abc$40744$n3714_1
.sym 53430 $abc$40744$n3713_1
.sym 53436 $abc$40744$n3632_1
.sym 53437 $abc$40744$n5
.sym 53438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 53439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 53440 $abc$40744$n3696
.sym 53441 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 53442 $abc$40744$n3719_1
.sym 53443 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 53445 $abc$40744$n3
.sym 53446 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 53449 $abc$40744$n13
.sym 53450 $abc$40744$n6658_1
.sym 53451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 53455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 53460 $abc$40744$n3695
.sym 53463 $abc$40744$n2280
.sym 53467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53469 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53470 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 53471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 53472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 53475 $abc$40744$n3695
.sym 53476 $abc$40744$n3696
.sym 53481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 53482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 53487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 53488 $abc$40744$n3632_1
.sym 53489 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 53493 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 53494 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 53495 $abc$40744$n3719_1
.sym 53496 $abc$40744$n6658_1
.sym 53500 $abc$40744$n13
.sym 53507 $abc$40744$n3
.sym 53513 $abc$40744$n5
.sym 53515 $abc$40744$n2280
.sym 53516 clk12_$glb_clk
.sym 53518 $abc$40744$n2448
.sym 53519 $abc$40744$n2299
.sym 53520 $abc$40744$n5551
.sym 53521 $abc$40744$n6432_1
.sym 53522 $abc$40744$n6438_1
.sym 53523 $abc$40744$n6448
.sym 53524 $abc$40744$n6431
.sym 53525 basesoc_timer0_eventmanager_storage
.sym 53526 basesoc_uart_phy_rx_busy
.sym 53527 basesoc_uart_tx_fifo_wrport_we
.sym 53528 basesoc_uart_phy_storage[30]
.sym 53529 $abc$40744$n3817
.sym 53531 $abc$40744$n3
.sym 53532 basesoc_ctrl_storage[16]
.sym 53533 $abc$40744$n6080_1
.sym 53534 basesoc_uart_phy_rx_busy
.sym 53535 $abc$40744$n6515_1
.sym 53536 basesoc_adr[1]
.sym 53537 $abc$40744$n6444_1
.sym 53539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 53540 sys_rst
.sym 53541 basesoc_ctrl_storage[17]
.sym 53542 $abc$40744$n200
.sym 53543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 53544 VexRiscv._zz_191_
.sym 53545 $abc$40744$n229
.sym 53546 $abc$40744$n4843
.sym 53547 basesoc_uart_phy_storage[31]
.sym 53548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 53549 $PACKER_VCC_NET
.sym 53550 $abc$40744$n2280
.sym 53551 $abc$40744$n3817
.sym 53552 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 53553 $abc$40744$n138
.sym 53562 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 53565 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53566 $abc$40744$n138
.sym 53568 $abc$40744$n3850_1
.sym 53569 basesoc_uart_phy_tx_bitcount[0]
.sym 53572 basesoc_uart_phy_storage[5]
.sym 53574 $abc$40744$n3818
.sym 53575 $abc$40744$n3809
.sym 53576 $abc$40744$n3840_1
.sym 53578 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 53579 basesoc_uart_phy_uart_clk_txen
.sym 53580 sys_rst
.sym 53581 basesoc_we
.sym 53582 basesoc_adr[0]
.sym 53583 basesoc_uart_phy_tx_busy
.sym 53585 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53586 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 53587 basesoc_adr[4]
.sym 53588 $abc$40744$n3847_1
.sym 53589 $abc$40744$n3714_1
.sym 53590 basesoc_adr[1]
.sym 53592 $abc$40744$n3818
.sym 53593 $abc$40744$n3840_1
.sym 53594 basesoc_we
.sym 53595 sys_rst
.sym 53598 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 53600 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 53601 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 53604 basesoc_adr[1]
.sym 53605 $abc$40744$n138
.sym 53606 basesoc_uart_phy_storage[5]
.sym 53607 basesoc_adr[0]
.sym 53610 basesoc_adr[4]
.sym 53611 $abc$40744$n3809
.sym 53616 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53617 $abc$40744$n3714_1
.sym 53619 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53628 $abc$40744$n3847_1
.sym 53630 basesoc_uart_phy_uart_clk_txen
.sym 53631 basesoc_uart_phy_tx_busy
.sym 53634 basesoc_uart_phy_tx_busy
.sym 53635 $abc$40744$n3850_1
.sym 53636 basesoc_uart_phy_tx_bitcount[0]
.sym 53637 basesoc_uart_phy_uart_clk_txen
.sym 53638 $abc$40744$n2586_$glb_ce
.sym 53639 clk12_$glb_clk
.sym 53641 $abc$40744$n4843
.sym 53642 $abc$40744$n3751
.sym 53643 VexRiscv._zz_136_[5]
.sym 53644 $abc$40744$n3759
.sym 53645 $abc$40744$n5403_1
.sym 53646 $abc$40744$n3977
.sym 53647 $abc$40744$n200
.sym 53648 $abc$40744$n202
.sym 53650 $abc$40744$n3850_1
.sym 53651 basesoc_uart_phy_storage[16]
.sym 53652 VexRiscv.decode_to_execute_RS2[31]
.sym 53653 $abc$40744$n2280
.sym 53654 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 53655 VexRiscv.decode_to_execute_RS2[13]
.sym 53656 $abc$40744$n3812
.sym 53657 basesoc_dat_w[1]
.sym 53658 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 53659 basesoc_uart_phy_tx_bitcount[0]
.sym 53660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 53661 $abc$40744$n2434
.sym 53662 $abc$40744$n3818
.sym 53663 $abc$40744$n3811
.sym 53664 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 53665 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 53666 $abc$40744$n5890_1
.sym 53667 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 53668 basesoc_adr[0]
.sym 53669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53670 $abc$40744$n3770
.sym 53671 $abc$40744$n3795
.sym 53672 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 53673 basesoc_adr[1]
.sym 53674 $abc$40744$n4843
.sym 53675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53676 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 53682 basesoc_adr[3]
.sym 53686 $abc$40744$n3840_1
.sym 53687 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 53689 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 53691 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 53692 basesoc_adr[2]
.sym 53693 $abc$40744$n5250
.sym 53695 VexRiscv._zz_136_[6]
.sym 53697 $abc$40744$n5271
.sym 53701 $abc$40744$n233
.sym 53702 $abc$40744$n3818
.sym 53703 VexRiscv._zz_194_[9]
.sym 53704 $abc$40744$n136
.sym 53705 basesoc_we
.sym 53706 VexRiscv._zz_194_[2]
.sym 53708 VexRiscv._zz_136_[5]
.sym 53709 $abc$40744$n2627
.sym 53710 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53711 sys_rst
.sym 53712 $abc$40744$n3812
.sym 53713 $abc$40744$n138
.sym 53715 $abc$40744$n5271
.sym 53716 VexRiscv._zz_194_[9]
.sym 53718 $abc$40744$n233
.sym 53721 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53723 VexRiscv._zz_136_[5]
.sym 53724 VexRiscv._zz_136_[6]
.sym 53727 basesoc_adr[3]
.sym 53729 $abc$40744$n3818
.sym 53730 basesoc_adr[2]
.sym 53736 $abc$40744$n136
.sym 53739 $abc$40744$n3840_1
.sym 53740 basesoc_we
.sym 53741 sys_rst
.sym 53742 $abc$40744$n3812
.sym 53745 $abc$40744$n233
.sym 53746 $abc$40744$n5250
.sym 53747 VexRiscv._zz_194_[2]
.sym 53753 $abc$40744$n138
.sym 53757 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 53759 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 53760 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 53761 $abc$40744$n2627
.sym 53762 clk12_$glb_clk
.sym 53764 $abc$40744$n3599
.sym 53765 $abc$40744$n3762
.sym 53766 $abc$40744$n3750
.sym 53767 $abc$40744$n3609_1
.sym 53768 basesoc_bus_wishbone_ack
.sym 53769 $abc$40744$n3610_1
.sym 53770 $abc$40744$n3636
.sym 53771 $abc$40744$n3600
.sym 53772 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 53773 VexRiscv._zz_79_[31]
.sym 53774 VexRiscv._zz_79_[31]
.sym 53775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 53776 basesoc_adr[3]
.sym 53777 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 53778 $PACKER_VCC_NET
.sym 53779 $abc$40744$n2530
.sym 53780 VexRiscv.decode_to_execute_RS2[14]
.sym 53781 $abc$40744$n202
.sym 53782 $abc$40744$n3817
.sym 53783 $abc$40744$n4843
.sym 53784 $abc$40744$n4266_1
.sym 53785 VexRiscv.decode_to_execute_RS2[11]
.sym 53786 basesoc_adr[0]
.sym 53787 spiflash_i
.sym 53788 basesoc_vexriscv_dbus_cyc
.sym 53789 VexRiscv._zz_201_[29]
.sym 53790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 53791 basesoc_we
.sym 53792 VexRiscv._zz_194_[2]
.sym 53793 $abc$40744$n3761
.sym 53794 basesoc_we
.sym 53795 basesoc_adr[4]
.sym 53796 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 53797 basesoc_ctrl_reset_reset_r
.sym 53798 VexRiscv._zz_313_
.sym 53799 VexRiscv._zz_195_[6]
.sym 53806 $abc$40744$n3840_1
.sym 53807 $abc$40744$n5897_1
.sym 53812 basesoc_adr[1]
.sym 53814 $abc$40744$n3719_1
.sym 53815 VexRiscv._zz_136_[5]
.sym 53816 VexRiscv._zz_136_[6]
.sym 53817 basesoc_uart_phy_storage[31]
.sym 53818 basesoc_adr[0]
.sym 53820 basesoc_uart_phy_rx_busy
.sym 53822 $abc$40744$n3675
.sym 53823 $abc$40744$n7005
.sym 53825 basesoc_uart_phy_storage[15]
.sym 53828 $abc$40744$n6904
.sym 53830 $abc$40744$n5896_1
.sym 53832 $abc$40744$n6453_1
.sym 53833 basesoc_uart_phy_tx_busy
.sym 53834 spram_bus_ack
.sym 53835 $abc$40744$n3722_1
.sym 53836 $abc$40744$n6924
.sym 53840 VexRiscv._zz_136_[6]
.sym 53841 VexRiscv._zz_136_[5]
.sym 53844 $abc$40744$n3722_1
.sym 53846 $abc$40744$n3675
.sym 53847 $abc$40744$n3719_1
.sym 53850 basesoc_uart_phy_storage[15]
.sym 53851 basesoc_adr[1]
.sym 53852 basesoc_adr[0]
.sym 53853 basesoc_uart_phy_storage[31]
.sym 53857 basesoc_uart_phy_rx_busy
.sym 53859 $abc$40744$n6924
.sym 53863 basesoc_uart_phy_tx_busy
.sym 53865 $abc$40744$n6904
.sym 53869 spram_bus_ack
.sym 53871 $abc$40744$n6453_1
.sym 53875 basesoc_uart_phy_tx_busy
.sym 53876 $abc$40744$n7005
.sym 53881 $abc$40744$n5896_1
.sym 53882 $abc$40744$n3840_1
.sym 53883 $abc$40744$n5897_1
.sym 53885 clk12_$glb_clk
.sym 53886 sys_rst_$glb_sr
.sym 53887 $abc$40744$n5928
.sym 53888 $abc$40744$n5896_1
.sym 53889 VexRiscv._zz_79_[6]
.sym 53890 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 53891 $abc$40744$n2627
.sym 53892 grant
.sym 53893 $abc$40744$n3722_1
.sym 53894 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 53897 VexRiscv.decode_to_execute_RS2[18]
.sym 53898 VexRiscv._zz_255_[1]
.sym 53899 $abc$40744$n231
.sym 53900 VexRiscv._zz_32_[1]
.sym 53901 basesoc_counter[1]
.sym 53902 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 53903 VexRiscv.CsrPlugin_interrupt_valid
.sym 53904 $abc$40744$n2442
.sym 53905 $abc$40744$n8240
.sym 53906 $abc$40744$n3599
.sym 53907 VexRiscv._zz_130_[1]
.sym 53910 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 53911 basesoc_uart_phy_storage[9]
.sym 53912 $abc$40744$n2627
.sym 53913 $abc$40744$n2251
.sym 53914 grant
.sym 53915 $abc$40744$n4872
.sym 53916 VexRiscv.decode_to_execute_RS2[19]
.sym 53918 $abc$40744$n6453_1
.sym 53920 basesoc_uart_phy_storage[8]
.sym 53921 $abc$40744$n3600
.sym 53922 basesoc_vexriscv_ibus_adr[12]
.sym 53929 $abc$40744$n6908
.sym 53930 $abc$40744$n6910
.sym 53935 $abc$40744$n6920
.sym 53937 $abc$40744$n7003
.sym 53946 $abc$40744$n6928
.sym 53947 basesoc_uart_phy_tx_busy
.sym 53948 $abc$40744$n6922
.sym 53950 $abc$40744$n6932
.sym 53952 basesoc_uart_phy_rx_busy
.sym 53959 $abc$40744$n7031
.sym 53961 $abc$40744$n7003
.sym 53962 basesoc_uart_phy_tx_busy
.sym 53969 basesoc_uart_phy_tx_busy
.sym 53970 $abc$40744$n7031
.sym 53974 basesoc_uart_phy_rx_busy
.sym 53975 $abc$40744$n6932
.sym 53980 $abc$40744$n6910
.sym 53981 basesoc_uart_phy_rx_busy
.sym 53986 $abc$40744$n6908
.sym 53988 basesoc_uart_phy_rx_busy
.sym 53991 $abc$40744$n6920
.sym 53993 basesoc_uart_phy_rx_busy
.sym 53997 $abc$40744$n6928
.sym 53998 basesoc_uart_phy_rx_busy
.sym 54003 basesoc_uart_phy_rx_busy
.sym 54004 $abc$40744$n6922
.sym 54008 clk12_$glb_clk
.sym 54009 sys_rst_$glb_sr
.sym 54010 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 54011 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 54012 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 54013 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 54014 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 54015 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 54016 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 54017 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 54019 sys_rst
.sym 54020 sys_rst
.sym 54022 VexRiscv._zz_164_[4]
.sym 54023 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 54024 $abc$40744$n4873_1
.sym 54025 $abc$40744$n3795
.sym 54026 $PACKER_GND_NET
.sym 54027 sys_rst
.sym 54028 $abc$40744$n4839
.sym 54030 $abc$40744$n4267_1
.sym 54031 VexRiscv._zz_130_[7]
.sym 54032 $abc$40744$n3640
.sym 54033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 54034 VexRiscv._zz_79_[6]
.sym 54035 $abc$40744$n2280
.sym 54036 count[0]
.sym 54037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 54038 $abc$40744$n3911
.sym 54039 basesoc_uart_phy_storage[1]
.sym 54040 $PACKER_VCC_NET
.sym 54041 VexRiscv.memory_arbitration_isValid
.sym 54042 $abc$40744$n3722_1
.sym 54043 $abc$40744$n4843
.sym 54044 $abc$40744$n3817
.sym 54045 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 54051 basesoc_uart_phy_storage[5]
.sym 54052 basesoc_uart_phy_storage[6]
.sym 54054 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 54055 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 54056 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 54057 basesoc_uart_phy_storage[2]
.sym 54063 basesoc_uart_phy_storage[1]
.sym 54064 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 54065 basesoc_uart_phy_storage[3]
.sym 54067 basesoc_uart_phy_storage[0]
.sym 54070 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 54071 basesoc_uart_phy_storage[4]
.sym 54072 basesoc_uart_phy_storage[7]
.sym 54079 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 54080 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 54082 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 54083 $auto$alumacc.cc:474:replace_alu$4084.C[1]
.sym 54085 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 54086 basesoc_uart_phy_storage[0]
.sym 54089 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 54091 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 54092 basesoc_uart_phy_storage[1]
.sym 54093 $auto$alumacc.cc:474:replace_alu$4084.C[1]
.sym 54095 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 54097 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 54098 basesoc_uart_phy_storage[2]
.sym 54099 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 54101 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 54103 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 54104 basesoc_uart_phy_storage[3]
.sym 54105 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 54107 $auto$alumacc.cc:474:replace_alu$4084.C[5]
.sym 54109 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 54110 basesoc_uart_phy_storage[4]
.sym 54111 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 54113 $auto$alumacc.cc:474:replace_alu$4084.C[6]
.sym 54115 basesoc_uart_phy_storage[5]
.sym 54116 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 54117 $auto$alumacc.cc:474:replace_alu$4084.C[5]
.sym 54119 $auto$alumacc.cc:474:replace_alu$4084.C[7]
.sym 54121 basesoc_uart_phy_storage[6]
.sym 54122 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 54123 $auto$alumacc.cc:474:replace_alu$4084.C[6]
.sym 54125 $auto$alumacc.cc:474:replace_alu$4084.C[8]
.sym 54127 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 54128 basesoc_uart_phy_storage[7]
.sym 54129 $auto$alumacc.cc:474:replace_alu$4084.C[7]
.sym 54133 $abc$40744$n5930
.sym 54134 count[12]
.sym 54135 VexRiscv.execute_arbitration_isStuckByOthers
.sym 54136 $abc$40744$n6528
.sym 54137 count[11]
.sym 54138 VexRiscv._zz_321_
.sym 54139 count[15]
.sym 54140 count[0]
.sym 54141 VexRiscv._zz_191_
.sym 54143 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 54144 basesoc_uart_phy_storage[26]
.sym 54145 VexRiscv.execute_arbitration_isValid
.sym 54146 basesoc_dat_w[2]
.sym 54147 $abc$40744$n4840
.sym 54148 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 54149 VexRiscv._zz_130_[0]
.sym 54150 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 54151 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 54152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 54153 $abc$40744$n233
.sym 54154 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 54155 $abc$40744$n4329_1
.sym 54157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 54158 basesoc_uart_phy_storage[7]
.sym 54159 $abc$40744$n6056_1
.sym 54160 basesoc_uart_phy_storage[27]
.sym 54161 VexRiscv._zz_32_[0]
.sym 54162 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 54163 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 54164 basesoc_uart_phy_storage[11]
.sym 54166 $abc$40744$n4843
.sym 54167 VexRiscv.decode_to_execute_RS2[15]
.sym 54168 $abc$40744$n2253
.sym 54169 $auto$alumacc.cc:474:replace_alu$4084.C[8]
.sym 54174 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 54176 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 54177 basesoc_uart_phy_storage[12]
.sym 54178 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 54180 basesoc_uart_phy_storage[11]
.sym 54181 basesoc_uart_phy_storage[14]
.sym 54182 basesoc_uart_phy_storage[15]
.sym 54183 basesoc_uart_phy_storage[9]
.sym 54184 basesoc_uart_phy_storage[10]
.sym 54186 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 54188 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 54190 basesoc_uart_phy_storage[8]
.sym 54191 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 54196 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 54204 basesoc_uart_phy_storage[13]
.sym 54205 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 54206 $auto$alumacc.cc:474:replace_alu$4084.C[9]
.sym 54208 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 54209 basesoc_uart_phy_storage[8]
.sym 54210 $auto$alumacc.cc:474:replace_alu$4084.C[8]
.sym 54212 $auto$alumacc.cc:474:replace_alu$4084.C[10]
.sym 54214 basesoc_uart_phy_storage[9]
.sym 54215 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 54216 $auto$alumacc.cc:474:replace_alu$4084.C[9]
.sym 54218 $auto$alumacc.cc:474:replace_alu$4084.C[11]
.sym 54220 basesoc_uart_phy_storage[10]
.sym 54221 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 54222 $auto$alumacc.cc:474:replace_alu$4084.C[10]
.sym 54224 $auto$alumacc.cc:474:replace_alu$4084.C[12]
.sym 54226 basesoc_uart_phy_storage[11]
.sym 54227 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 54228 $auto$alumacc.cc:474:replace_alu$4084.C[11]
.sym 54230 $auto$alumacc.cc:474:replace_alu$4084.C[13]
.sym 54232 basesoc_uart_phy_storage[12]
.sym 54233 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 54234 $auto$alumacc.cc:474:replace_alu$4084.C[12]
.sym 54236 $auto$alumacc.cc:474:replace_alu$4084.C[14]
.sym 54238 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 54239 basesoc_uart_phy_storage[13]
.sym 54240 $auto$alumacc.cc:474:replace_alu$4084.C[13]
.sym 54242 $auto$alumacc.cc:474:replace_alu$4084.C[15]
.sym 54244 basesoc_uart_phy_storage[14]
.sym 54245 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 54246 $auto$alumacc.cc:474:replace_alu$4084.C[14]
.sym 54248 $auto$alumacc.cc:474:replace_alu$4084.C[16]
.sym 54250 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 54251 basesoc_uart_phy_storage[15]
.sym 54252 $auto$alumacc.cc:474:replace_alu$4084.C[15]
.sym 54256 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 54257 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 54258 $abc$40744$n3748
.sym 54259 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 54260 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 54261 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 54262 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 54263 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 54264 VexRiscv.CsrPlugin_hadException
.sym 54265 $abc$40744$n6054_1
.sym 54267 $abc$40744$n4289
.sym 54268 $abc$40744$n3749
.sym 54270 $abc$40744$n4261_1
.sym 54271 $abc$40744$n4261_1
.sym 54272 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 54273 VexRiscv._zz_164_[13]
.sym 54274 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 54275 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 54276 VexRiscv.lastStagePc[11]
.sym 54277 VexRiscv.decode_to_execute_IS_DIV
.sym 54278 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 54279 VexRiscv._zz_193_
.sym 54280 VexRiscv.execute_arbitration_isStuckByOthers
.sym 54281 VexRiscv._zz_32_[0]
.sym 54282 VexRiscv._zz_201_[29]
.sym 54283 VexRiscv._zz_195_[6]
.sym 54284 $abc$40744$n235
.sym 54285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 54286 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 54287 VexRiscv._zz_164_[21]
.sym 54288 VexRiscv.execute_to_memory_IS_DIV
.sym 54289 basesoc_ctrl_reset_reset_r
.sym 54290 VexRiscv.lastStageIsFiring
.sym 54291 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 54292 $auto$alumacc.cc:474:replace_alu$4084.C[16]
.sym 54299 basesoc_uart_phy_storage[17]
.sym 54302 basesoc_uart_phy_storage[19]
.sym 54307 basesoc_uart_phy_storage[20]
.sym 54308 basesoc_uart_phy_storage[22]
.sym 54310 basesoc_uart_phy_storage[23]
.sym 54313 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 54314 basesoc_uart_phy_storage[21]
.sym 54316 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 54317 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 54318 basesoc_uart_phy_storage[16]
.sym 54320 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 54323 basesoc_uart_phy_storage[18]
.sym 54324 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 54326 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 54327 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 54328 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 54329 $auto$alumacc.cc:474:replace_alu$4084.C[17]
.sym 54331 basesoc_uart_phy_storage[16]
.sym 54332 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 54333 $auto$alumacc.cc:474:replace_alu$4084.C[16]
.sym 54335 $auto$alumacc.cc:474:replace_alu$4084.C[18]
.sym 54337 basesoc_uart_phy_storage[17]
.sym 54338 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 54339 $auto$alumacc.cc:474:replace_alu$4084.C[17]
.sym 54341 $auto$alumacc.cc:474:replace_alu$4084.C[19]
.sym 54343 basesoc_uart_phy_storage[18]
.sym 54344 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 54345 $auto$alumacc.cc:474:replace_alu$4084.C[18]
.sym 54347 $auto$alumacc.cc:474:replace_alu$4084.C[20]
.sym 54349 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 54350 basesoc_uart_phy_storage[19]
.sym 54351 $auto$alumacc.cc:474:replace_alu$4084.C[19]
.sym 54353 $auto$alumacc.cc:474:replace_alu$4084.C[21]
.sym 54355 basesoc_uart_phy_storage[20]
.sym 54356 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 54357 $auto$alumacc.cc:474:replace_alu$4084.C[20]
.sym 54359 $auto$alumacc.cc:474:replace_alu$4084.C[22]
.sym 54361 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 54362 basesoc_uart_phy_storage[21]
.sym 54363 $auto$alumacc.cc:474:replace_alu$4084.C[21]
.sym 54365 $auto$alumacc.cc:474:replace_alu$4084.C[23]
.sym 54367 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 54368 basesoc_uart_phy_storage[22]
.sym 54369 $auto$alumacc.cc:474:replace_alu$4084.C[22]
.sym 54371 $auto$alumacc.cc:474:replace_alu$4084.C[24]
.sym 54373 basesoc_uart_phy_storage[23]
.sym 54374 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 54375 $auto$alumacc.cc:474:replace_alu$4084.C[23]
.sym 54379 $abc$40744$n6811_1
.sym 54380 $abc$40744$n4919
.sym 54381 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 54382 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 54383 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 54384 $abc$40744$n6661_1
.sym 54385 VexRiscv._zz_152_[14]
.sym 54386 $abc$40744$n5400_1
.sym 54388 $abc$40744$n6672
.sym 54389 VexRiscv._zz_194_[3]
.sym 54390 $abc$40744$n5394_1
.sym 54391 $abc$40744$n6706
.sym 54392 VexRiscv._zz_90_
.sym 54393 VexRiscv._zz_164_[7]
.sym 54394 VexRiscv._zz_79_[0]
.sym 54395 basesoc_uart_rx_fifo_level0[4]
.sym 54396 $abc$40744$n2602
.sym 54397 $abc$40744$n5315_1
.sym 54398 basesoc_uart_phy_storage[28]
.sym 54399 basesoc_uart_rx_fifo_level0[3]
.sym 54400 VexRiscv._zz_161_
.sym 54401 VexRiscv._zz_41_[15]
.sym 54402 $abc$40744$n2282
.sym 54403 VexRiscv.decode_to_execute_RS2[19]
.sym 54404 VexRiscv._zz_255_[1]
.sym 54405 $abc$40744$n2251
.sym 54406 grant
.sym 54407 $abc$40744$n4872
.sym 54408 VexRiscv._zz_289_[2]
.sym 54409 VexRiscv._zz_200_[11]
.sym 54410 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 54411 VexRiscv._zz_200_[14]
.sym 54413 $abc$40744$n3600
.sym 54414 VexRiscv._zz_198_
.sym 54415 $auto$alumacc.cc:474:replace_alu$4084.C[24]
.sym 54421 basesoc_uart_phy_storage[29]
.sym 54422 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 54424 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 54426 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 54429 basesoc_uart_phy_storage[31]
.sym 54430 basesoc_uart_phy_storage[27]
.sym 54432 basesoc_uart_phy_storage[24]
.sym 54433 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 54434 basesoc_uart_phy_storage[25]
.sym 54435 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 54437 basesoc_uart_phy_storage[30]
.sym 54438 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 54439 basesoc_uart_phy_storage[26]
.sym 54447 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 54448 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 54450 basesoc_uart_phy_storage[28]
.sym 54452 $auto$alumacc.cc:474:replace_alu$4084.C[25]
.sym 54454 basesoc_uart_phy_storage[24]
.sym 54455 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 54456 $auto$alumacc.cc:474:replace_alu$4084.C[24]
.sym 54458 $auto$alumacc.cc:474:replace_alu$4084.C[26]
.sym 54460 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 54461 basesoc_uart_phy_storage[25]
.sym 54462 $auto$alumacc.cc:474:replace_alu$4084.C[25]
.sym 54464 $auto$alumacc.cc:474:replace_alu$4084.C[27]
.sym 54466 basesoc_uart_phy_storage[26]
.sym 54467 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 54468 $auto$alumacc.cc:474:replace_alu$4084.C[26]
.sym 54470 $auto$alumacc.cc:474:replace_alu$4084.C[28]
.sym 54472 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 54473 basesoc_uart_phy_storage[27]
.sym 54474 $auto$alumacc.cc:474:replace_alu$4084.C[27]
.sym 54476 $auto$alumacc.cc:474:replace_alu$4084.C[29]
.sym 54478 basesoc_uart_phy_storage[28]
.sym 54479 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 54480 $auto$alumacc.cc:474:replace_alu$4084.C[28]
.sym 54482 $auto$alumacc.cc:474:replace_alu$4084.C[30]
.sym 54484 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 54485 basesoc_uart_phy_storage[29]
.sym 54486 $auto$alumacc.cc:474:replace_alu$4084.C[29]
.sym 54488 $auto$alumacc.cc:474:replace_alu$4084.C[31]
.sym 54490 basesoc_uart_phy_storage[30]
.sym 54491 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 54492 $auto$alumacc.cc:474:replace_alu$4084.C[30]
.sym 54494 $auto$alumacc.cc:474:replace_alu$4084.C[32]
.sym 54496 basesoc_uart_phy_storage[31]
.sym 54497 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 54498 $auto$alumacc.cc:474:replace_alu$4084.C[31]
.sym 54502 VexRiscv._zz_41_[1]
.sym 54503 $abc$40744$n4412_1
.sym 54504 VexRiscv._zz_41_[7]
.sym 54505 VexRiscv._zz_200_[12]
.sym 54506 $abc$40744$n4192
.sym 54507 VexRiscv._zz_41_[13]
.sym 54508 $abc$40744$n6051
.sym 54509 VexRiscv.decode_to_execute_RS2[12]
.sym 54510 VexRiscv._zz_79_[5]
.sym 54511 $abc$40744$n4820_1
.sym 54512 basesoc_we
.sym 54513 $abc$40744$n2530
.sym 54514 $abc$40744$n4888
.sym 54515 basesoc_dat_w[5]
.sym 54516 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 54517 VexRiscv._zz_164_[23]
.sym 54518 VexRiscv.decode_to_execute_RS2[10]
.sym 54519 VexRiscv._zz_79_[7]
.sym 54520 VexRiscv._zz_32_[1]
.sym 54521 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 54522 VexRiscv._zz_200_[13]
.sym 54523 VexRiscv._zz_164_[7]
.sym 54524 VexRiscv._zz_200_[15]
.sym 54525 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 54526 $abc$40744$n3911
.sym 54527 $abc$40744$n4192
.sym 54528 $abc$40744$n2280
.sym 54529 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 54530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 54531 VexRiscv._zz_79_[6]
.sym 54532 VexRiscv._zz_200_[3]
.sym 54533 VexRiscv.decode_to_execute_RS2[12]
.sym 54534 $abc$40744$n4920_1
.sym 54535 VexRiscv._zz_41_[1]
.sym 54536 $abc$40744$n3817
.sym 54537 VexRiscv._zz_288_[1]
.sym 54538 $auto$alumacc.cc:474:replace_alu$4084.C[32]
.sym 54543 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54545 VexRiscv.decode_to_execute_IS_DIV
.sym 54547 $abc$40744$n4059
.sym 54550 VexRiscv.decode_to_execute_IS_MUL
.sym 54551 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 54553 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 54555 VexRiscv._zz_35_[0]
.sym 54557 VexRiscv._zz_200_[31]
.sym 54558 VexRiscv._zz_200_[2]
.sym 54566 $abc$40744$n4853
.sym 54570 VexRiscv._zz_199_
.sym 54574 VexRiscv._zz_198_
.sym 54579 $auto$alumacc.cc:474:replace_alu$4084.C[32]
.sym 54583 VexRiscv._zz_199_
.sym 54585 VexRiscv._zz_200_[2]
.sym 54588 $abc$40744$n4059
.sym 54589 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 54590 VexRiscv.decode_to_execute_IS_DIV
.sym 54591 VexRiscv._zz_200_[31]
.sym 54594 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 54595 VexRiscv.decode_to_execute_IS_DIV
.sym 54596 VexRiscv._zz_200_[31]
.sym 54597 $abc$40744$n4059
.sym 54600 VexRiscv._zz_198_
.sym 54601 VexRiscv.decode_to_execute_IS_MUL
.sym 54606 $abc$40744$n4853
.sym 54608 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 54614 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54618 VexRiscv._zz_35_[0]
.sym 54623 clk12_$glb_clk
.sym 54624 VexRiscv.reset_$glb_sr
.sym 54625 $abc$40744$n4410_1
.sym 54626 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 54627 basesoc_uart_phy_storage[5]
.sym 54628 $abc$40744$n4408_1
.sym 54629 basesoc_uart_phy_storage[7]
.sym 54630 VexRiscv._zz_152_[12]
.sym 54631 $abc$40744$n4409_1
.sym 54632 $abc$40744$n6773_1
.sym 54633 $abc$40744$n3911
.sym 54634 $abc$40744$n4413_1
.sym 54636 csrbankarray_csrbank2_ctrl0_w[1]
.sym 54637 VexRiscv._zz_44_[1]
.sym 54638 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 54639 VexRiscv._zz_288_[7]
.sym 54640 $abc$40744$n4261_1
.sym 54641 VexRiscv._zz_289_[1]
.sym 54642 VexRiscv.decode_to_execute_RS2[12]
.sym 54643 VexRiscv._zz_35_[0]
.sym 54644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 54645 VexRiscv._zz_200_[31]
.sym 54646 VexRiscv.decode_to_execute_IS_MUL
.sym 54647 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 54648 VexRiscv._zz_41_[7]
.sym 54649 VexRiscv._zz_41_[7]
.sym 54650 basesoc_uart_phy_storage[7]
.sym 54651 $abc$40744$n6056_1
.sym 54652 basesoc_dat_w[6]
.sym 54653 $abc$40744$n4192
.sym 54654 $abc$40744$n4843
.sym 54655 $abc$40744$n2633
.sym 54656 $abc$40744$n2253
.sym 54657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 54658 VexRiscv._zz_255_[1]
.sym 54659 VexRiscv._zz_200_[7]
.sym 54660 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 54667 $abc$40744$n3676
.sym 54668 VexRiscv._zz_161_
.sym 54669 $abc$40744$n4403_1
.sym 54672 $abc$40744$n3749
.sym 54675 VexRiscv._zz_41_[0]
.sym 54676 VexRiscv._zz_200_[0]
.sym 54677 VexRiscv._zz_199_
.sym 54678 $abc$40744$n4192
.sym 54679 $abc$40744$n235
.sym 54681 VexRiscv._zz_200_[11]
.sym 54682 VexRiscv._zz_200_[13]
.sym 54684 VexRiscv._zz_79_[0]
.sym 54685 $abc$40744$n4408_1
.sym 54691 VexRiscv._zz_79_[6]
.sym 54692 VexRiscv._zz_200_[3]
.sym 54695 $abc$40744$n4406_1
.sym 54700 $abc$40744$n4192
.sym 54701 VexRiscv._zz_41_[0]
.sym 54702 VexRiscv._zz_200_[0]
.sym 54706 VexRiscv._zz_199_
.sym 54708 VexRiscv._zz_200_[11]
.sym 54711 VexRiscv._zz_200_[13]
.sym 54713 VexRiscv._zz_199_
.sym 54720 VexRiscv._zz_79_[6]
.sym 54725 VexRiscv._zz_79_[0]
.sym 54729 $abc$40744$n4408_1
.sym 54730 $abc$40744$n3749
.sym 54731 $abc$40744$n4403_1
.sym 54732 $abc$40744$n4406_1
.sym 54736 VexRiscv._zz_200_[3]
.sym 54737 VexRiscv._zz_199_
.sym 54741 $abc$40744$n3676
.sym 54744 $abc$40744$n235
.sym 54745 VexRiscv._zz_161_
.sym 54746 clk12_$glb_clk
.sym 54748 $abc$40744$n6052_1
.sym 54749 basesoc_uart_phy_storage[23]
.sym 54750 $abc$40744$n4388_1
.sym 54751 $abc$40744$n6039
.sym 54752 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 54753 $abc$40744$n6057
.sym 54754 $abc$40744$n4074
.sym 54755 $abc$40744$n6056_1
.sym 54759 VexRiscv._zz_194_[10]
.sym 54760 VexRiscv._zz_171_[0]
.sym 54761 $abc$40744$n3721_1
.sym 54762 $abc$40744$n2649
.sym 54763 VexRiscv._zz_35_[1]
.sym 54764 VexRiscv._zz_200_[0]
.sym 54765 $abc$40744$n6660
.sym 54766 $abc$40744$n4239_1
.sym 54767 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 54768 VexRiscv._zz_35_[9]
.sym 54769 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 54771 basesoc_uart_phy_storage[5]
.sym 54772 VexRiscv._zz_200_[4]
.sym 54773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 54774 VexRiscv._zz_201_[29]
.sym 54775 VexRiscv._zz_164_[21]
.sym 54776 VexRiscv._zz_200_[1]
.sym 54777 VexRiscv.execute_arbitration_isStuckByOthers
.sym 54778 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 54779 VexRiscv._zz_41_[12]
.sym 54780 VexRiscv.execute_to_memory_IS_DIV
.sym 54781 VexRiscv._zz_41_[3]
.sym 54782 $abc$40744$n235
.sym 54783 VexRiscv._zz_200_[5]
.sym 54789 $abc$40744$n235
.sym 54790 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 54791 $abc$40744$n3814
.sym 54794 VexRiscv._zz_200_[1]
.sym 54796 basesoc_ctrl_storage[26]
.sym 54797 $abc$40744$n4192
.sym 54798 $abc$40744$n112
.sym 54800 VexRiscv._zz_41_[11]
.sym 54802 VexRiscv._zz_200_[13]
.sym 54805 VexRiscv._zz_41_[1]
.sym 54807 basesoc_ctrl_storage[30]
.sym 54808 $abc$40744$n3817
.sym 54809 basesoc_dat_w[2]
.sym 54812 basesoc_dat_w[6]
.sym 54813 VexRiscv._zz_41_[13]
.sym 54815 VexRiscv._zz_200_[11]
.sym 54816 $abc$40744$n2253
.sym 54817 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 54818 VexRiscv._zz_191_
.sym 54819 basesoc_ctrl_storage[22]
.sym 54822 VexRiscv._zz_191_
.sym 54823 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 54824 $abc$40744$n235
.sym 54825 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 54828 basesoc_ctrl_storage[26]
.sym 54829 $abc$40744$n3814
.sym 54830 $abc$40744$n3817
.sym 54831 $abc$40744$n112
.sym 54835 basesoc_dat_w[6]
.sym 54840 VexRiscv._zz_200_[11]
.sym 54841 VexRiscv._zz_41_[11]
.sym 54842 $abc$40744$n4192
.sym 54846 basesoc_ctrl_storage[30]
.sym 54847 $abc$40744$n3817
.sym 54848 $abc$40744$n3814
.sym 54849 basesoc_ctrl_storage[22]
.sym 54852 $abc$40744$n4192
.sym 54854 VexRiscv._zz_41_[13]
.sym 54855 VexRiscv._zz_200_[13]
.sym 54859 VexRiscv._zz_200_[1]
.sym 54860 VexRiscv._zz_41_[1]
.sym 54861 $abc$40744$n4192
.sym 54865 basesoc_dat_w[2]
.sym 54868 $abc$40744$n2253
.sym 54869 clk12_$glb_clk
.sym 54870 sys_rst_$glb_sr
.sym 54871 $abc$40744$n4073
.sym 54872 VexRiscv._zz_288_[9]
.sym 54873 VexRiscv._zz_288_[4]
.sym 54874 VexRiscv._zz_41_[5]
.sym 54875 $abc$40744$n4121
.sym 54876 VexRiscv._zz_288_[6]
.sym 54877 VexRiscv._zz_41_[4]
.sym 54878 VexRiscv._zz_288_[5]
.sym 54880 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 54881 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 54882 VexRiscv.lastStagePc[12]
.sym 54883 VexRiscv._zz_41_[8]
.sym 54884 VexRiscv._zz_42_[1]
.sym 54885 $abc$40744$n214
.sym 54886 VexRiscv._zz_41_[0]
.sym 54887 $abc$40744$n6034_1
.sym 54888 VexRiscv._zz_41_[11]
.sym 54890 VexRiscv._zz_289_[4]
.sym 54891 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 54892 VexRiscv._zz_288_[2]
.sym 54893 VexRiscv._zz_130_[6]
.sym 54894 $abc$40744$n4816
.sym 54895 $abc$40744$n4872
.sym 54896 $abc$40744$n8240
.sym 54897 VexRiscv._zz_193_
.sym 54898 $abc$40744$n3600
.sym 54899 VexRiscv.decode_to_execute_RS2[19]
.sym 54900 $abc$40744$n6059
.sym 54901 VexRiscv._zz_200_[11]
.sym 54902 $abc$40744$n2251
.sym 54903 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 54904 basesoc_ctrl_storage[19]
.sym 54905 $abc$40744$n2251
.sym 54906 grant
.sym 54913 VexRiscv._zz_200_[2]
.sym 54914 VexRiscv._zz_41_[2]
.sym 54915 VexRiscv._zz_199_
.sym 54916 VexRiscv.decode_to_execute_IS_MUL
.sym 54921 VexRiscv._zz_41_[7]
.sym 54922 VexRiscv._zz_36_[12]
.sym 54923 VexRiscv._zz_41_[19]
.sym 54925 $abc$40744$n4192
.sym 54927 VexRiscv._zz_200_[31]
.sym 54931 VexRiscv._zz_200_[7]
.sym 54932 VexRiscv._zz_200_[4]
.sym 54939 $abc$40744$n233
.sym 54940 VexRiscv._zz_200_[3]
.sym 54941 VexRiscv._zz_41_[3]
.sym 54942 VexRiscv._zz_41_[4]
.sym 54946 VexRiscv._zz_36_[12]
.sym 54954 VexRiscv.decode_to_execute_IS_MUL
.sym 54957 VexRiscv._zz_200_[4]
.sym 54958 VexRiscv._zz_41_[4]
.sym 54959 $abc$40744$n4192
.sym 54964 $abc$40744$n4192
.sym 54965 VexRiscv._zz_200_[3]
.sym 54966 VexRiscv._zz_41_[3]
.sym 54969 $abc$40744$n4192
.sym 54970 VexRiscv._zz_200_[2]
.sym 54971 VexRiscv._zz_41_[2]
.sym 54978 VexRiscv._zz_41_[19]
.sym 54981 $abc$40744$n4192
.sym 54983 VexRiscv._zz_41_[7]
.sym 54984 VexRiscv._zz_200_[7]
.sym 54987 VexRiscv._zz_199_
.sym 54990 VexRiscv._zz_200_[31]
.sym 54991 $abc$40744$n233
.sym 54992 clk12_$glb_clk
.sym 54994 $abc$40744$n4084
.sym 54995 $abc$40744$n5446
.sym 54996 $abc$40744$n4120_1
.sym 54997 $abc$40744$n4132_1
.sym 54998 $abc$40744$n4083
.sym 54999 $abc$40744$n114
.sym 55000 $abc$40744$n4137
.sym 55001 VexRiscv._zz_152_[4]
.sym 55002 basesoc_uart_phy_rx_busy
.sym 55003 VexRiscv._zz_152_[7]
.sym 55004 basesoc_uart_phy_storage[30]
.sym 55006 basesoc_uart_phy_uart_clk_rxen
.sym 55008 $abc$40744$n4316
.sym 55009 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 55010 VexRiscv._zz_41_[2]
.sym 55011 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 55012 $abc$40744$n2644
.sym 55013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 55014 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 55015 VexRiscv._zz_200_[31]
.sym 55017 VexRiscv.execute_to_memory_IS_DIV
.sym 55018 VexRiscv._zz_35_[6]
.sym 55019 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 55020 VexRiscv._zz_41_[5]
.sym 55022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 55023 VexRiscv._zz_191_
.sym 55024 VexRiscv._zz_288_[6]
.sym 55026 VexRiscv._zz_200_[3]
.sym 55027 $abc$40744$n4192
.sym 55028 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 55029 VexRiscv._zz_41_[6]
.sym 55036 VexRiscv.execute_to_memory_IS_MUL
.sym 55037 VexRiscv._zz_200_[3]
.sym 55040 VexRiscv._zz_288_[6]
.sym 55042 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 55043 VexRiscv._zz_44_[1]
.sym 55044 VexRiscv._zz_287_[3]
.sym 55045 VexRiscv._zz_288_[4]
.sym 55046 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 55047 VexRiscv.execute_arbitration_isStuckByOthers
.sym 55050 VexRiscv._zz_288_[5]
.sym 55051 VexRiscv.memory_arbitration_isValid
.sym 55052 VexRiscv.execute_to_memory_IS_DIV
.sym 55053 $abc$40744$n2617
.sym 55054 $abc$40744$n235
.sym 55055 VexRiscv._zz_44_[0]
.sym 55056 $abc$40744$n4288_1
.sym 55057 VexRiscv._zz_193_
.sym 55058 $abc$40744$n3638
.sym 55060 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 55062 $abc$40744$n4289
.sym 55063 VexRiscv._zz_44_[0]
.sym 55064 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 55065 VexRiscv._zz_200_[18]
.sym 55068 VexRiscv._zz_287_[3]
.sym 55069 VexRiscv._zz_44_[0]
.sym 55070 VexRiscv._zz_200_[3]
.sym 55071 VexRiscv._zz_44_[1]
.sym 55074 VexRiscv._zz_200_[18]
.sym 55075 VexRiscv._zz_287_[3]
.sym 55076 VexRiscv._zz_44_[1]
.sym 55077 VexRiscv._zz_44_[0]
.sym 55080 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 55081 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 55082 VexRiscv._zz_193_
.sym 55083 $abc$40744$n235
.sym 55088 VexRiscv.execute_arbitration_isStuckByOthers
.sym 55092 VexRiscv.memory_arbitration_isValid
.sym 55093 $abc$40744$n4288_1
.sym 55094 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 55095 VexRiscv.execute_to_memory_IS_DIV
.sym 55099 $abc$40744$n4289
.sym 55100 $abc$40744$n3638
.sym 55101 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 55105 VexRiscv._zz_288_[6]
.sym 55106 VexRiscv._zz_288_[5]
.sym 55107 VexRiscv._zz_288_[4]
.sym 55110 VexRiscv.execute_to_memory_IS_MUL
.sym 55113 VexRiscv.memory_arbitration_isValid
.sym 55114 $abc$40744$n2617
.sym 55115 clk12_$glb_clk
.sym 55117 VexRiscv._zz_293_[18]
.sym 55118 $abc$40744$n3228
.sym 55119 $abc$40744$n6059
.sym 55120 VexRiscv._zz_293_[19]
.sym 55121 basesoc_ctrl_storage[19]
.sym 55122 $abc$40744$n4527
.sym 55123 $abc$40744$n4526
.sym 55124 $abc$40744$n4525
.sym 55125 VexRiscv.decode_to_execute_RS2[31]
.sym 55126 $abc$40744$n4226
.sym 55127 $abc$40744$n4226
.sym 55129 VexRiscv._zz_152_[3]
.sym 55130 VexRiscv._zz_290_[9]
.sym 55131 VexRiscv._zz_42_[0]
.sym 55132 VexRiscv._zz_294_
.sym 55133 VexRiscv._zz_152_[18]
.sym 55134 VexRiscv._zz_152_[4]
.sym 55135 $abc$40744$n5395
.sym 55136 VexRiscv._zz_290_[11]
.sym 55137 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 55138 $abc$40744$n3
.sym 55139 VexRiscv._zz_35_[6]
.sym 55140 $abc$40744$n4120_1
.sym 55141 $abc$40744$n5400_1
.sym 55142 VexRiscv._zz_194_[21]
.sym 55143 $abc$40744$n2633
.sym 55144 $abc$40744$n4069
.sym 55145 $abc$40744$n3729_1
.sym 55146 VexRiscv._zz_194_[20]
.sym 55147 $abc$40744$n2633
.sym 55148 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 55149 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 55150 $abc$40744$n5415_1
.sym 55151 VexRiscv._zz_287_[3]
.sym 55152 $abc$40744$n3638
.sym 55160 $abc$40744$n4069
.sym 55163 $abc$40744$n3729_1
.sym 55165 VexRiscv._zz_152_[19]
.sym 55167 VexRiscv._zz_42_[0]
.sym 55170 VexRiscv._zz_41_[31]
.sym 55171 VexRiscv._zz_42_[1]
.sym 55173 $abc$40744$n4142_1
.sym 55176 VexRiscv._zz_41_[18]
.sym 55179 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 55181 VexRiscv.decode_to_execute_RS2[29]
.sym 55182 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 55184 VexRiscv.decode_to_execute_RS2[18]
.sym 55186 VexRiscv._zz_153_
.sym 55187 $abc$40744$n4192
.sym 55188 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 55189 VexRiscv._zz_200_[31]
.sym 55191 VexRiscv._zz_42_[0]
.sym 55192 VexRiscv.decode_to_execute_RS2[29]
.sym 55193 VexRiscv._zz_42_[1]
.sym 55194 VexRiscv._zz_153_
.sym 55197 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 55206 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 55209 VexRiscv._zz_41_[31]
.sym 55210 $abc$40744$n4192
.sym 55212 VexRiscv._zz_200_[31]
.sym 55216 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 55222 $abc$40744$n4069
.sym 55223 VexRiscv._zz_152_[19]
.sym 55227 $abc$40744$n4142_1
.sym 55229 VexRiscv._zz_41_[18]
.sym 55230 $abc$40744$n3729_1
.sym 55233 VexRiscv.decode_to_execute_RS2[18]
.sym 55234 VexRiscv._zz_42_[1]
.sym 55235 VexRiscv._zz_153_
.sym 55236 VexRiscv._zz_42_[0]
.sym 55237 $abc$40744$n2586_$glb_ce
.sym 55238 clk12_$glb_clk
.sym 55240 $abc$40744$n4729
.sym 55241 VexRiscv._zz_152_[24]
.sym 55242 $abc$40744$n4133
.sym 55243 $abc$40744$n4728
.sym 55244 VexRiscv._zz_153_
.sym 55245 $abc$40744$n4714_1
.sym 55246 VexRiscv._zz_152_[26]
.sym 55247 $abc$40744$n4180
.sym 55248 VexRiscv._zz_41_[31]
.sym 55249 VexRiscv._zz_79_[31]
.sym 55251 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 55252 basesoc_ctrl_storage[11]
.sym 55253 VexRiscv._zz_42_[0]
.sym 55254 $abc$40744$n102
.sym 55255 VexRiscv._zz_293_[19]
.sym 55256 $abc$40744$n4239_1
.sym 55257 $abc$40744$n3638
.sym 55258 VexRiscv._zz_152_[16]
.sym 55259 VexRiscv._zz_42_[1]
.sym 55260 VexRiscv._zz_171_[0]
.sym 55262 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 55263 $abc$40744$n3908_1
.sym 55264 VexRiscv._zz_152_[27]
.sym 55265 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55266 $abc$40744$n4377_1
.sym 55267 VexRiscv._zz_164_[21]
.sym 55268 VexRiscv._zz_194_[5]
.sym 55269 VexRiscv._zz_41_[31]
.sym 55270 $abc$40744$n235
.sym 55271 VexRiscv._zz_41_[12]
.sym 55272 VexRiscv.execute_to_memory_IS_DIV
.sym 55273 VexRiscv._zz_41_[3]
.sym 55274 VexRiscv._zz_201_[29]
.sym 55275 VexRiscv._zz_200_[31]
.sym 55281 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55282 $abc$40744$n4070
.sym 55283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 55285 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 55286 VexRiscv._zz_153_
.sym 55287 VexRiscv._zz_41_[19]
.sym 55288 $abc$40744$n235
.sym 55289 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 55291 VexRiscv._zz_152_[29]
.sym 55292 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 55293 VexRiscv._zz_191_
.sym 55296 VexRiscv._zz_290_[29]
.sym 55297 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 55298 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 55301 VexRiscv._zz_193_
.sym 55302 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 55304 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55305 $abc$40744$n3729_1
.sym 55306 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 55308 VexRiscv._zz_42_[1]
.sym 55309 VexRiscv._zz_42_[0]
.sym 55310 VexRiscv.decode_to_execute_RS2[19]
.sym 55314 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55315 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 55316 VexRiscv._zz_193_
.sym 55317 $abc$40744$n235
.sym 55320 VexRiscv._zz_153_
.sym 55321 VexRiscv._zz_42_[1]
.sym 55322 VexRiscv._zz_42_[0]
.sym 55323 VexRiscv.decode_to_execute_RS2[19]
.sym 55326 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 55327 $abc$40744$n235
.sym 55328 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 55329 VexRiscv._zz_191_
.sym 55332 $abc$40744$n235
.sym 55333 VexRiscv._zz_193_
.sym 55334 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 55335 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 55338 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 55339 $abc$40744$n235
.sym 55340 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 55341 VexRiscv._zz_191_
.sym 55344 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 55350 VexRiscv._zz_290_[29]
.sym 55351 VexRiscv._zz_152_[29]
.sym 55353 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55356 $abc$40744$n4070
.sym 55357 VexRiscv._zz_41_[19]
.sym 55358 $abc$40744$n3729_1
.sym 55360 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 55361 clk12_$glb_clk
.sym 55363 $abc$40744$n4130_1
.sym 55364 $abc$40744$n4134_1
.sym 55365 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 55366 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 55367 $abc$40744$n4129
.sym 55368 $abc$40744$n4135
.sym 55369 VexRiscv._zz_152_[27]
.sym 55370 $abc$40744$n5061_1
.sym 55371 VexRiscv._zz_255_[1]
.sym 55372 $abc$40744$n4714_1
.sym 55373 VexRiscv.decode_to_execute_RS2[18]
.sym 55374 VexRiscv._zz_255_[1]
.sym 55375 $abc$40744$n4236_1
.sym 55376 VexRiscv._zz_152_[26]
.sym 55377 array_muxed0[7]
.sym 55378 $abc$40744$n2647
.sym 55379 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 55380 $abc$40744$n4180
.sym 55381 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 55382 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 55383 VexRiscv._zz_152_[21]
.sym 55384 $abc$40744$n4234
.sym 55385 VexRiscv._zz_152_[15]
.sym 55386 VexRiscv._zz_195_[28]
.sym 55387 $abc$40744$n4872
.sym 55388 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 55389 VexRiscv._zz_164_[18]
.sym 55390 VexRiscv.decode_to_execute_RS2[19]
.sym 55391 VexRiscv._zz_323_[0]
.sym 55392 VexRiscv._zz_152_[5]
.sym 55393 VexRiscv.decode_to_execute_RS2[21]
.sym 55394 $abc$40744$n6672
.sym 55395 VexRiscv._zz_200_[18]
.sym 55397 VexRiscv._zz_194_[13]
.sym 55398 VexRiscv.decode_to_execute_RS2[22]
.sym 55404 VexRiscv._zz_42_[0]
.sym 55405 $abc$40744$n5395
.sym 55406 $abc$40744$n5473
.sym 55407 $abc$40744$n5416
.sym 55408 $abc$40744$n5472_1
.sym 55411 VexRiscv.decode_to_execute_RS2[21]
.sym 55412 $abc$40744$n5401
.sym 55413 $abc$40744$n5400_1
.sym 55414 $abc$40744$n5466_1
.sym 55415 $abc$40744$n2633
.sym 55416 VexRiscv._zz_153_
.sym 55417 $abc$40744$n3729_1
.sym 55418 VexRiscv._zz_41_[21]
.sym 55420 $abc$40744$n5415_1
.sym 55426 $abc$40744$n4377_1
.sym 55427 $abc$40744$n5467
.sym 55428 $abc$40744$n4156
.sym 55432 $abc$40744$n4726
.sym 55433 VexRiscv._zz_42_[1]
.sym 55434 VexRiscv._zz_201_[29]
.sym 55435 $abc$40744$n5394_1
.sym 55437 VexRiscv._zz_42_[0]
.sym 55438 VexRiscv._zz_153_
.sym 55439 VexRiscv._zz_42_[1]
.sym 55440 VexRiscv.decode_to_execute_RS2[21]
.sym 55445 $abc$40744$n5416
.sym 55446 $abc$40744$n5415_1
.sym 55451 $abc$40744$n5400_1
.sym 55452 $abc$40744$n5401
.sym 55456 $abc$40744$n5473
.sym 55458 $abc$40744$n5472_1
.sym 55462 $abc$40744$n5467
.sym 55464 $abc$40744$n5466_1
.sym 55467 $abc$40744$n4726
.sym 55469 VexRiscv._zz_201_[29]
.sym 55470 $abc$40744$n4377_1
.sym 55474 VexRiscv._zz_41_[21]
.sym 55475 $abc$40744$n3729_1
.sym 55476 $abc$40744$n4156
.sym 55479 $abc$40744$n5395
.sym 55482 $abc$40744$n5394_1
.sym 55483 $abc$40744$n2633
.sym 55484 clk12_$glb_clk
.sym 55486 VexRiscv.CsrPlugin_mtval[29]
.sym 55487 $abc$40744$n4381
.sym 55488 $abc$40744$n4518
.sym 55489 $abc$40744$n4945
.sym 55490 $abc$40744$n4726
.sym 55491 $abc$40744$n4572_1
.sym 55492 $abc$40744$n4957
.sym 55493 $abc$40744$n4848_1
.sym 55494 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 55496 sys_rst
.sym 55498 VexRiscv._zz_42_[0]
.sym 55499 $abc$40744$n5315_1
.sym 55500 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 55501 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 55502 VexRiscv._zz_152_[23]
.sym 55503 $abc$40744$n5061_1
.sym 55504 VexRiscv._zz_41_[17]
.sym 55505 VexRiscv._zz_288_[10]
.sym 55506 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 55507 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 55508 VexRiscv._zz_41_[25]
.sym 55509 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 55510 VexRiscv._zz_44_[0]
.sym 55511 $abc$40744$n4582_1
.sym 55512 VexRiscv.CsrPlugin_mepc[29]
.sym 55513 VexRiscv._zz_41_[22]
.sym 55514 VexRiscv._zz_318_[7]
.sym 55515 $abc$40744$n57
.sym 55516 VexRiscv._zz_195_[6]
.sym 55517 $abc$40744$n2647
.sym 55518 VexRiscv._zz_152_[27]
.sym 55519 $abc$40744$n4155
.sym 55520 VexRiscv._zz_41_[5]
.sym 55521 VexRiscv._zz_41_[6]
.sym 55528 VexRiscv._zz_323_[0]
.sym 55531 basesoc_dat_w[6]
.sym 55533 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 55534 basesoc_dat_w[2]
.sym 55535 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55536 $abc$40744$n4266_1
.sym 55538 $abc$40744$n2282
.sym 55541 VexRiscv._zz_79_[18]
.sym 55542 $abc$40744$n4313
.sym 55543 VexRiscv.memory_arbitration_isValid
.sym 55544 VexRiscv.execute_to_memory_IS_DIV
.sym 55545 $abc$40744$n6712
.sym 55546 $abc$40744$n4945
.sym 55547 $abc$40744$n3638
.sym 55550 $abc$40744$n4848_1
.sym 55552 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 55553 $abc$40744$n4518
.sym 55554 $abc$40744$n6672
.sym 55555 $abc$40744$n4264_1
.sym 55556 VexRiscv._zz_194_[3]
.sym 55558 $abc$40744$n3638
.sym 55561 basesoc_dat_w[2]
.sym 55566 VexRiscv._zz_79_[18]
.sym 55567 $abc$40744$n4266_1
.sym 55568 $abc$40744$n4518
.sym 55569 $abc$40744$n6672
.sym 55572 $abc$40744$n3638
.sym 55574 $abc$40744$n4313
.sym 55575 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55578 VexRiscv.execute_to_memory_IS_DIV
.sym 55579 VexRiscv.memory_arbitration_isValid
.sym 55580 $abc$40744$n4848_1
.sym 55581 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 55585 VexRiscv._zz_323_[0]
.sym 55586 VexRiscv._zz_194_[3]
.sym 55590 $abc$40744$n4264_1
.sym 55591 $abc$40744$n3638
.sym 55593 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 55596 $abc$40744$n6712
.sym 55597 $abc$40744$n4945
.sym 55599 VexRiscv._zz_79_[18]
.sym 55603 basesoc_dat_w[6]
.sym 55606 $abc$40744$n2282
.sym 55607 clk12_$glb_clk
.sym 55608 sys_rst_$glb_sr
.sym 55609 $abc$40744$n4418_1
.sym 55610 VexRiscv._zz_35_[12]
.sym 55611 $abc$40744$n2501
.sym 55612 spiflash_bus_ack
.sym 55613 $abc$40744$n4264_1
.sym 55614 VexRiscv._zz_316_[5]
.sym 55615 $abc$40744$n4849_1
.sym 55616 VexRiscv._zz_316_[2]
.sym 55618 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 55619 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 55621 VexRiscv._zz_161_
.sym 55622 $abc$40744$n4384
.sym 55623 VexRiscv._zz_161_
.sym 55624 VexRiscv._zz_316_[4]
.sym 55625 $abc$40744$n2633
.sym 55626 $abc$40744$n2282
.sym 55627 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 55628 VexRiscv._zz_200_[18]
.sym 55629 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 55630 $abc$40744$n4381
.sym 55631 VexRiscv._zz_316_[3]
.sym 55632 $abc$40744$n3999
.sym 55633 $abc$40744$n3638
.sym 55634 VexRiscv._zz_194_[21]
.sym 55635 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 55636 $abc$40744$n4069
.sym 55637 VexRiscv._zz_152_[28]
.sym 55638 VexRiscv._zz_195_[8]
.sym 55639 VexRiscv._zz_194_[20]
.sym 55640 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 55641 VexRiscv._zz_217_[21]
.sym 55642 VexRiscv.CsrPlugin_mtval[11]
.sym 55643 VexRiscv._zz_152_[6]
.sym 55644 $abc$40744$n3638
.sym 55651 $abc$40744$n4515
.sym 55652 $abc$40744$n4266_1
.sym 55653 VexRiscv._zz_318_[6]
.sym 55654 VexRiscv._zz_195_[5]
.sym 55655 VexRiscv._zz_330_
.sym 55657 VexRiscv._zz_318_[4]
.sym 55659 $abc$40744$n4872
.sym 55662 VexRiscv._zz_195_[8]
.sym 55663 VexRiscv._zz_195_[7]
.sym 55664 $abc$40744$n4944_1
.sym 55667 $abc$40744$n4267_1
.sym 55668 VexRiscv._zz_36_[18]
.sym 55671 $abc$40744$n4873_1
.sym 55672 VexRiscv._zz_195_[3]
.sym 55673 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55674 VexRiscv._zz_318_[7]
.sym 55676 $abc$40744$n4943
.sym 55677 $abc$40744$n4514
.sym 55678 VexRiscv._zz_35_[18]
.sym 55679 $abc$40744$n4265_1
.sym 55681 VexRiscv._zz_194_[2]
.sym 55683 VexRiscv._zz_195_[7]
.sym 55684 VexRiscv._zz_318_[6]
.sym 55685 $abc$40744$n4265_1
.sym 55690 VexRiscv._zz_36_[18]
.sym 55691 $abc$40744$n4267_1
.sym 55692 $abc$40744$n4514
.sym 55696 $abc$40744$n4944_1
.sym 55697 $abc$40744$n4872
.sym 55698 VexRiscv._zz_35_[18]
.sym 55701 $abc$40744$n4515
.sym 55703 VexRiscv._zz_35_[18]
.sym 55704 $abc$40744$n4266_1
.sym 55708 $abc$40744$n4943
.sym 55709 VexRiscv._zz_36_[18]
.sym 55710 $abc$40744$n4873_1
.sym 55713 VexRiscv._zz_330_
.sym 55714 VexRiscv._zz_195_[3]
.sym 55715 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55716 VexRiscv._zz_194_[2]
.sym 55719 $abc$40744$n4265_1
.sym 55720 VexRiscv._zz_318_[4]
.sym 55721 VexRiscv._zz_195_[5]
.sym 55725 VexRiscv._zz_318_[7]
.sym 55726 $abc$40744$n4265_1
.sym 55727 VexRiscv._zz_195_[8]
.sym 55729 $abc$40744$n2586_$glb_ce
.sym 55730 clk12_$glb_clk
.sym 55732 $abc$40744$n4582_1
.sym 55733 VexRiscv._zz_316_[13]
.sym 55734 VexRiscv._zz_36_[18]
.sym 55735 $abc$40744$n4546
.sym 55736 VexRiscv.CsrPlugin_mtval[24]
.sym 55737 $abc$40744$n4265_1
.sym 55738 VexRiscv._zz_316_[9]
.sym 55739 VexRiscv._zz_316_[12]
.sym 55740 $abc$40744$n4653
.sym 55741 VexRiscv._zz_316_[5]
.sym 55744 VexRiscv._zz_200_[24]
.sym 55745 VexRiscv._zz_318_[1]
.sym 55746 $abc$40744$n4266_1
.sym 55747 VexRiscv._zz_318_[6]
.sym 55749 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 55750 $abc$40744$n4488_1
.sym 55751 VexRiscv._zz_41_[24]
.sym 55752 VexRiscv._zz_35_[2]
.sym 55753 VexRiscv._zz_318_[4]
.sym 55755 VexRiscv._zz_318_[5]
.sym 55756 VexRiscv._zz_194_[5]
.sym 55757 $abc$40744$n235
.sym 55758 VexRiscv._zz_195_[18]
.sym 55759 VexRiscv._zz_41_[12]
.sym 55760 VexRiscv.CsrPlugin_mtval[23]
.sym 55761 VexRiscv._zz_41_[3]
.sym 55764 VexRiscv.execute_to_memory_IS_DIV
.sym 55765 $abc$40744$n3727_1
.sym 55766 $abc$40744$n4479_1
.sym 55767 $abc$40744$n2821
.sym 55774 VexRiscv._zz_318_[9]
.sym 55775 $abc$40744$n4473_1
.sym 55777 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 55780 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 55781 VexRiscv._zz_194_[8]
.sym 55783 VexRiscv._zz_194_[9]
.sym 55784 VexRiscv._zz_195_[10]
.sym 55785 VexRiscv.execute_to_memory_IS_DIV
.sym 55786 VexRiscv.memory_arbitration_isValid
.sym 55788 VexRiscv._zz_195_[11]
.sym 55789 VexRiscv._zz_194_[15]
.sym 55790 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55791 VexRiscv.CsrPlugin_hadException
.sym 55793 VexRiscv._zz_323_[0]
.sym 55794 VexRiscv._zz_194_[14]
.sym 55796 VexRiscv._zz_194_[10]
.sym 55798 VexRiscv._zz_330_
.sym 55802 VexRiscv._zz_323_[0]
.sym 55804 $abc$40744$n4265_1
.sym 55808 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 55813 VexRiscv._zz_195_[10]
.sym 55814 VexRiscv._zz_318_[9]
.sym 55815 $abc$40744$n4265_1
.sym 55819 VexRiscv._zz_194_[8]
.sym 55820 VexRiscv._zz_323_[0]
.sym 55825 VexRiscv._zz_323_[0]
.sym 55827 VexRiscv._zz_194_[15]
.sym 55830 VexRiscv._zz_330_
.sym 55831 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55832 VexRiscv._zz_195_[10]
.sym 55833 VexRiscv._zz_194_[9]
.sym 55836 VexRiscv._zz_194_[10]
.sym 55837 VexRiscv._zz_195_[11]
.sym 55838 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55839 VexRiscv._zz_330_
.sym 55844 VexRiscv._zz_323_[0]
.sym 55845 VexRiscv._zz_194_[14]
.sym 55848 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 55849 VexRiscv.memory_arbitration_isValid
.sym 55850 VexRiscv.execute_to_memory_IS_DIV
.sym 55851 $abc$40744$n4473_1
.sym 55852 VexRiscv.CsrPlugin_hadException
.sym 55853 clk12_$glb_clk
.sym 55855 VexRiscv._zz_316_[16]
.sym 55856 $abc$40744$n4547
.sym 55857 VexRiscv._zz_316_[21]
.sym 55858 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 55859 VexRiscv._zz_316_[20]
.sym 55860 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 55861 $abc$40744$n5452
.sym 55862 VexRiscv._zz_316_[17]
.sym 55867 VexRiscv._zz_152_[21]
.sym 55868 VexRiscv._zz_318_[9]
.sym 55869 VexRiscv._zz_152_[19]
.sym 55871 $abc$40744$n4809_1
.sym 55872 VexRiscv._zz_316_[12]
.sym 55873 VexRiscv._zz_49_[0]
.sym 55874 VexRiscv._zz_49_[1]
.sym 55875 VexRiscv._zz_316_[15]
.sym 55876 $abc$40744$n8241
.sym 55877 $abc$40744$n3936
.sym 55878 VexRiscv._zz_318_[13]
.sym 55879 VexRiscv._zz_323_[0]
.sym 55880 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 55881 $abc$40744$n4546
.sym 55882 VexRiscv.decode_to_execute_RS2[19]
.sym 55883 VexRiscv._zz_171_[1]
.sym 55884 VexRiscv._zz_152_[5]
.sym 55885 $abc$40744$n4265_1
.sym 55888 VexRiscv._zz_323_[0]
.sym 55889 VexRiscv._zz_194_[13]
.sym 55890 VexRiscv.decode_to_execute_RS2[22]
.sym 55896 VexRiscv._zz_194_[17]
.sym 55897 VexRiscv._zz_323_[0]
.sym 55898 $abc$40744$n2633
.sym 55900 VexRiscv._zz_195_[21]
.sym 55901 $abc$40744$n5434
.sym 55903 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55904 $abc$40744$n5457
.sym 55905 $abc$40744$n3638
.sym 55907 VexRiscv._zz_194_[16]
.sym 55909 VexRiscv._zz_195_[17]
.sym 55911 VexRiscv._zz_194_[20]
.sym 55912 VexRiscv._zz_194_[22]
.sym 55914 $abc$40744$n5458
.sym 55916 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 55917 $abc$40744$n5433_1
.sym 55918 VexRiscv._zz_195_[18]
.sym 55920 VexRiscv._zz_194_[22]
.sym 55923 VexRiscv._zz_195_[23]
.sym 55924 VexRiscv._zz_330_
.sym 55926 $abc$40744$n4474_1
.sym 55929 VexRiscv._zz_195_[17]
.sym 55930 VexRiscv._zz_330_
.sym 55931 VexRiscv._zz_194_[16]
.sym 55932 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55935 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55936 VexRiscv._zz_195_[21]
.sym 55937 VexRiscv._zz_330_
.sym 55938 VexRiscv._zz_194_[20]
.sym 55941 $abc$40744$n3638
.sym 55943 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 55944 $abc$40744$n4474_1
.sym 55949 $abc$40744$n5457
.sym 55950 $abc$40744$n5458
.sym 55954 $abc$40744$n5434
.sym 55956 $abc$40744$n5433_1
.sym 55959 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55960 VexRiscv._zz_194_[17]
.sym 55961 VexRiscv._zz_330_
.sym 55962 VexRiscv._zz_195_[18]
.sym 55965 VexRiscv._zz_195_[23]
.sym 55966 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 55967 VexRiscv._zz_194_[22]
.sym 55968 VexRiscv._zz_330_
.sym 55971 VexRiscv._zz_323_[0]
.sym 55973 VexRiscv._zz_194_[22]
.sym 55975 $abc$40744$n2633
.sym 55976 clk12_$glb_clk
.sym 55978 $abc$40744$n4620_1
.sym 55979 $abc$40744$n7766
.sym 55980 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 55981 VexRiscv._zz_79_[23]
.sym 55982 VexRiscv._zz_316_[25]
.sym 55983 VexRiscv._zz_36_[23]
.sym 55984 $abc$40744$n4545
.sym 55985 VexRiscv._zz_316_[26]
.sym 55987 basesoc_we
.sym 55990 $abc$40744$n4484_1
.sym 55991 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 55992 VexRiscv._zz_195_[11]
.sym 55993 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 55995 VexRiscv._zz_318_[18]
.sym 55997 VexRiscv._zz_195_[17]
.sym 55998 VexRiscv._zz_336_
.sym 56000 basesoc_vexriscv_dbus_adr[6]
.sym 56001 VexRiscv._zz_316_[21]
.sym 56002 $abc$40744$n57
.sym 56004 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 56005 VexRiscv._zz_318_[7]
.sym 56006 VexRiscv.memory_arbitration_isValid
.sym 56007 VexRiscv._zz_195_[29]
.sym 56009 VexRiscv._zz_41_[6]
.sym 56012 VexRiscv._zz_41_[5]
.sym 56013 $abc$40744$n4265_1
.sym 56020 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 56021 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 56022 VexRiscv._zz_318_[23]
.sym 56023 VexRiscv._zz_195_[29]
.sym 56025 VexRiscv._zz_195_[24]
.sym 56026 VexRiscv._zz_323_[0]
.sym 56027 VexRiscv._zz_330_
.sym 56028 $abc$40744$n4610_1
.sym 56029 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 56034 $abc$40744$n4611_1
.sym 56036 VexRiscv.execute_to_memory_IS_DIV
.sym 56037 VexRiscv.CsrPlugin_hadException
.sym 56038 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 56039 VexRiscv._zz_255_[1]
.sym 56041 VexRiscv._zz_194_[28]
.sym 56042 $abc$40744$n3638
.sym 56043 VexRiscv.memory_arbitration_isValid
.sym 56044 VexRiscv._zz_194_[29]
.sym 56045 $abc$40744$n4265_1
.sym 56049 VexRiscv._zz_194_[28]
.sym 56050 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 56052 VexRiscv._zz_194_[28]
.sym 56053 VexRiscv._zz_323_[0]
.sym 56058 $abc$40744$n3638
.sym 56059 $abc$40744$n4611_1
.sym 56060 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 56066 VexRiscv._zz_255_[1]
.sym 56067 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 56072 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 56076 $abc$40744$n4610_1
.sym 56077 VexRiscv.memory_arbitration_isValid
.sym 56078 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 56079 VexRiscv.execute_to_memory_IS_DIV
.sym 56082 VexRiscv._zz_194_[28]
.sym 56083 VexRiscv._zz_195_[29]
.sym 56084 VexRiscv._zz_330_
.sym 56085 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 56089 VexRiscv._zz_323_[0]
.sym 56090 VexRiscv._zz_194_[29]
.sym 56094 VexRiscv._zz_318_[23]
.sym 56096 $abc$40744$n4265_1
.sym 56097 VexRiscv._zz_195_[24]
.sym 56098 VexRiscv.CsrPlugin_hadException
.sym 56099 clk12_$glb_clk
.sym 56101 VexRiscv._zz_200_[19]
.sym 56102 VexRiscv.decode_to_execute_RS2[19]
.sym 56103 $abc$40744$n4562_1
.sym 56104 VexRiscv._zz_316_[31]
.sym 56105 VexRiscv._zz_316_[27]
.sym 56106 VexRiscv.decode_to_execute_RS2[22]
.sym 56107 $abc$40744$n4947_1
.sym 56108 VexRiscv._zz_36_[19]
.sym 56109 csrbankarray_csrbank2_ctrl0_w[1]
.sym 56113 VexRiscv._zz_316_[28]
.sym 56114 VexRiscv._zz_195_[21]
.sym 56115 VexRiscv.CsrPlugin_mepc[7]
.sym 56116 VexRiscv._zz_79_[23]
.sym 56117 $abc$40744$n4261_1
.sym 56118 VexRiscv._zz_318_[26]
.sym 56119 VexRiscv._zz_35_[0]
.sym 56120 $abc$40744$n4230_1
.sym 56121 $abc$40744$n4228
.sym 56122 VexRiscv._zz_161_
.sym 56123 VexRiscv._zz_35_[23]
.sym 56124 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 56127 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 56130 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 56131 VexRiscv._zz_35_[26]
.sym 56133 $abc$40744$n3638
.sym 56134 VexRiscv._zz_152_[28]
.sym 56135 VexRiscv._zz_35_[24]
.sym 56136 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 56143 VexRiscv._zz_171_[0]
.sym 56144 VexRiscv._zz_194_[30]
.sym 56145 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 56147 VexRiscv._zz_195_[27]
.sym 56148 $abc$40744$n4668_1
.sym 56151 VexRiscv._zz_323_[0]
.sym 56152 $abc$40744$n4669
.sym 56153 VexRiscv.CsrPlugin_hadException
.sym 56154 VexRiscv._zz_152_[5]
.sym 56155 VexRiscv._zz_171_[1]
.sym 56157 $abc$40744$n4265_1
.sym 56159 VexRiscv.CsrPlugin_mtval[5]
.sym 56160 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 56162 VexRiscv._zz_318_[26]
.sym 56163 VexRiscv.execute_to_memory_IS_DIV
.sym 56164 $abc$40744$n4227_1
.sym 56165 $abc$40744$n4230_1
.sym 56166 VexRiscv.memory_arbitration_isValid
.sym 56168 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 56169 $abc$40744$n4226
.sym 56172 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 56173 $abc$40744$n3638
.sym 56175 VexRiscv._zz_171_[1]
.sym 56176 VexRiscv._zz_171_[0]
.sym 56177 $abc$40744$n4226
.sym 56178 VexRiscv._zz_152_[5]
.sym 56181 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 56187 VexRiscv._zz_318_[26]
.sym 56189 $abc$40744$n4265_1
.sym 56190 VexRiscv._zz_195_[27]
.sym 56193 VexRiscv.CsrPlugin_mtval[5]
.sym 56195 $abc$40744$n4230_1
.sym 56196 $abc$40744$n4227_1
.sym 56199 VexRiscv._zz_194_[30]
.sym 56201 VexRiscv._zz_323_[0]
.sym 56207 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 56212 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 56213 $abc$40744$n3638
.sym 56214 $abc$40744$n4669
.sym 56217 VexRiscv.memory_arbitration_isValid
.sym 56218 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 56219 VexRiscv.execute_to_memory_IS_DIV
.sym 56220 $abc$40744$n4668_1
.sym 56221 VexRiscv.CsrPlugin_hadException
.sym 56222 clk12_$glb_clk
.sym 56224 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 56225 $abc$40744$n4628_1
.sym 56226 $abc$40744$n4629_1
.sym 56227 VexRiscv._zz_35_[24]
.sym 56228 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 56229 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 56230 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 56231 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 56236 VexRiscv._zz_152_[21]
.sym 56237 VexRiscv._zz_200_[28]
.sym 56238 VexRiscv._zz_194_[27]
.sym 56239 VexRiscv._zz_195_[31]
.sym 56240 $abc$40744$n4843
.sym 56241 $abc$40744$n4532
.sym 56242 VexRiscv.decode_to_execute_RS2[23]
.sym 56243 VexRiscv._zz_313_
.sym 56244 VexRiscv.decode_to_execute_RS2[26]
.sym 56245 VexRiscv.decode_to_execute_RS2[19]
.sym 56246 VexRiscv._zz_316_[30]
.sym 56247 $abc$40744$n4562_1
.sym 56249 VexRiscv.execute_to_memory_IS_DIV
.sym 56252 VexRiscv._zz_41_[12]
.sym 56254 VexRiscv._zz_41_[3]
.sym 56255 VexRiscv.CsrPlugin_mtval[28]
.sym 56257 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 56276 $abc$40744$n8241
.sym 56277 VexRiscv._zz_171_[1]
.sym 56278 $abc$40744$n4707_1
.sym 56281 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 56285 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 56288 VexRiscv._zz_171_[0]
.sym 56289 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 56290 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 56291 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 56293 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 56294 VexRiscv._zz_152_[28]
.sym 56296 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 56301 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 56305 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 56311 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 56319 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 56322 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 56329 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 56334 $abc$40744$n4707_1
.sym 56335 VexRiscv._zz_171_[0]
.sym 56336 VexRiscv._zz_152_[28]
.sym 56337 VexRiscv._zz_171_[1]
.sym 56342 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 56344 $abc$40744$n8241
.sym 56345 clk12_$glb_clk
.sym 56353 waittimer0_count[11]
.sym 56354 waittimer0_count[4]
.sym 56359 VexRiscv.execute_to_memory_IS_DIV
.sym 56361 $abc$40744$n4647
.sym 56362 VexRiscv._zz_318_[24]
.sym 56363 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 56364 VexRiscv._zz_318_[28]
.sym 56365 VexRiscv.execute_to_memory_IS_DIV
.sym 56366 $abc$40744$n2523
.sym 56367 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 56368 $abc$40744$n8241
.sym 56370 $abc$40744$n4701
.sym 56374 VexRiscv.lastStagePc[22]
.sym 56378 $abc$40744$n6678
.sym 56379 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 56394 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 56395 $abc$40744$n3999
.sym 56398 $abc$40744$n4230_1
.sym 56401 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 56403 $abc$40744$n4228
.sym 56404 VexRiscv._zz_201_[28]
.sym 56406 $abc$40744$n2565
.sym 56407 VexRiscv.CsrPlugin_mepc[20]
.sym 56415 VexRiscv.CsrPlugin_mtval[28]
.sym 56416 VexRiscv.CsrPlugin_mepc[28]
.sym 56418 $abc$40744$n4708
.sym 56419 VexRiscv._zz_201_[20]
.sym 56423 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 56439 VexRiscv.CsrPlugin_mepc[20]
.sym 56440 VexRiscv._zz_201_[20]
.sym 56441 $abc$40744$n3999
.sym 56442 $abc$40744$n4228
.sym 56451 $abc$40744$n4230_1
.sym 56453 $abc$40744$n4708
.sym 56454 VexRiscv.CsrPlugin_mtval[28]
.sym 56457 VexRiscv._zz_201_[28]
.sym 56458 $abc$40744$n3999
.sym 56459 $abc$40744$n4228
.sym 56460 VexRiscv.CsrPlugin_mepc[28]
.sym 56464 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 56467 $abc$40744$n2565
.sym 56468 clk12_$glb_clk
.sym 56469 VexRiscv.reset_$glb_sr
.sym 56479 waittimer0_count[11]
.sym 56480 $abc$40744$n4707_1
.sym 56482 VexRiscv._zz_195_[17]
.sym 56483 waittimer0_count[4]
.sym 56484 VexRiscv._zz_195_[15]
.sym 56486 $abc$40744$n4560_1
.sym 56487 $abc$40744$n2466
.sym 56489 $abc$40744$n3638
.sym 56514 clk12
.sym 56538 clk12
.sym 56569 basesoc_timer0_load_storage[5]
.sym 56571 basesoc_timer0_load_storage[0]
.sym 56574 basesoc_timer0_load_storage[3]
.sym 56575 basesoc_timer0_load_storage[1]
.sym 56582 basesoc_timer0_load_storage[7]
.sym 56583 VexRiscv._zz_313_
.sym 56584 $abc$40744$n4843
.sym 56586 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 56587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 56588 VexRiscv._zz_136_[5]
.sym 56591 $PACKER_VCC_NET
.sym 56593 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 56600 basesoc_timer0_reload_storage[29]
.sym 56611 basesoc_timer0_reload_storage[9]
.sym 56622 $abc$40744$n2430
.sym 56632 $abc$40744$n3896_1
.sym 56638 basesoc_dat_w[6]
.sym 56641 basesoc_timer0_load_storage[1]
.sym 56642 $abc$40744$n3907
.sym 56656 basesoc_dat_w[6]
.sym 56680 basesoc_timer0_reload_storage[9]
.sym 56681 $abc$40744$n3896_1
.sym 56682 $abc$40744$n3907
.sym 56683 basesoc_timer0_load_storage[1]
.sym 56690 $abc$40744$n2430
.sym 56691 clk12_$glb_clk
.sym 56692 sys_rst_$glb_sr
.sym 56697 basesoc_dat_w[5]
.sym 56699 basesoc_timer0_value[3]
.sym 56700 basesoc_timer0_value[0]
.sym 56701 basesoc_timer0_value[15]
.sym 56702 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 56703 $abc$40744$n5924_1
.sym 56704 $abc$40744$n6166
.sym 56705 basesoc_timer0_reload_storage[9]
.sym 56707 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 56708 $abc$40744$n4379
.sym 56709 $abc$40744$n6493_1
.sym 56710 $PACKER_VCC_NET
.sym 56711 $abc$40744$n6974
.sym 56712 basesoc_timer0_eventmanager_status_w
.sym 56714 $abc$40744$n2432
.sym 56715 $abc$40744$n6467_1
.sym 56716 basesoc_timer0_load_storage[5]
.sym 56717 $abc$40744$n6491_1
.sym 56718 $abc$40744$n2424
.sym 56719 basesoc_timer0_value_status[6]
.sym 56720 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 56722 $abc$40744$n5925_1
.sym 56726 $abc$40744$n3896_1
.sym 56727 basesoc_uart_phy_storage[24]
.sym 56730 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 56731 basesoc_uart_phy_storage[29]
.sym 56732 basesoc_dat_w[6]
.sym 56735 basesoc_timer0_load_storage[30]
.sym 56739 $abc$40744$n5925_1
.sym 56742 $abc$40744$n5995
.sym 56750 basesoc_adr[4]
.sym 56751 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 56752 basesoc_timer0_value[28]
.sym 56756 basesoc_ctrl_reset_reset_r
.sym 56757 basesoc_timer0_eventmanager_status_w
.sym 56761 basesoc_dat_w[5]
.sym 56762 basesoc_dat_w[7]
.sym 56763 $abc$40744$n3907
.sym 56774 basesoc_dat_w[7]
.sym 56775 basesoc_timer0_reload_storage[3]
.sym 56778 basesoc_timer0_eventmanager_status_w
.sym 56779 $abc$40744$n6714
.sym 56780 basesoc_ctrl_reset_reset_r
.sym 56782 $abc$40744$n3904_1
.sym 56783 $abc$40744$n3898_1
.sym 56784 basesoc_timer0_load_storage[15]
.sym 56787 basesoc_timer0_load_storage[3]
.sym 56788 $abc$40744$n5994_1
.sym 56789 $abc$40744$n5993
.sym 56798 basesoc_dat_w[5]
.sym 56800 basesoc_timer0_load_storage[7]
.sym 56801 $abc$40744$n2282
.sym 56803 $abc$40744$n3896_1
.sym 56808 basesoc_timer0_reload_storage[3]
.sym 56809 basesoc_timer0_eventmanager_status_w
.sym 56810 $abc$40744$n6714
.sym 56816 basesoc_ctrl_reset_reset_r
.sym 56821 basesoc_dat_w[7]
.sym 56825 basesoc_dat_w[5]
.sym 56837 $abc$40744$n3904_1
.sym 56838 $abc$40744$n3896_1
.sym 56839 basesoc_timer0_reload_storage[3]
.sym 56840 basesoc_timer0_load_storage[3]
.sym 56844 basesoc_timer0_load_storage[7]
.sym 56845 $abc$40744$n3896_1
.sym 56849 basesoc_timer0_load_storage[15]
.sym 56850 $abc$40744$n5993
.sym 56851 $abc$40744$n5994_1
.sym 56852 $abc$40744$n3898_1
.sym 56853 $abc$40744$n2282
.sym 56854 clk12_$glb_clk
.sym 56855 sys_rst_$glb_sr
.sym 56856 basesoc_timer0_value_status[13]
.sym 56857 basesoc_timer0_value_status[27]
.sym 56858 $abc$40744$n5998_1
.sym 56859 $abc$40744$n5982_1
.sym 56860 basesoc_timer0_value_status[28]
.sym 56861 basesoc_timer0_value_status[5]
.sym 56862 basesoc_timer0_value_status[3]
.sym 56863 basesoc_timer0_value_status[15]
.sym 56866 VexRiscv._zz_152_[4]
.sym 56867 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 56868 basesoc_adr[1]
.sym 56870 basesoc_timer0_load_storage[22]
.sym 56871 $PACKER_VCC_NET
.sym 56872 basesoc_timer0_load_storage[19]
.sym 56873 basesoc_timer0_load_storage[26]
.sym 56875 basesoc_dat_w[5]
.sym 56876 array_muxed0[8]
.sym 56877 spiflash_bus_dat_r[11]
.sym 56878 basesoc_timer0_load_storage[18]
.sym 56879 basesoc_timer0_reload_storage[3]
.sym 56881 basesoc_timer0_value[27]
.sym 56882 $abc$40744$n2278
.sym 56884 basesoc_timer0_load_storage[6]
.sym 56885 array_muxed1[5]
.sym 56886 $abc$40744$n126
.sym 56887 $abc$40744$n3908_1
.sym 56888 $abc$40744$n3904_1
.sym 56889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 56890 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 56891 basesoc_we
.sym 56900 basesoc_adr[3]
.sym 56901 $abc$40744$n3905
.sym 56902 $abc$40744$n3814
.sym 56903 $abc$40744$n3908_1
.sym 56907 basesoc_timer0_reload_storage[13]
.sym 56908 $abc$40744$n2278
.sym 56909 $abc$40744$n13
.sym 56910 basesoc_adr[2]
.sym 56912 basesoc_timer0_load_storage[29]
.sym 56913 $abc$40744$n3817
.sym 56915 $abc$40744$n5925_1
.sym 56916 basesoc_adr[4]
.sym 56919 $abc$40744$n3818
.sym 56920 $abc$40744$n3792
.sym 56921 basesoc_ctrl_reset_reset_r
.sym 56923 sys_rst
.sym 56927 basesoc_timer0_value_status[3]
.sym 56928 basesoc_adr[4]
.sym 56930 basesoc_adr[4]
.sym 56932 $abc$40744$n3905
.sym 56936 $abc$40744$n3814
.sym 56939 basesoc_adr[4]
.sym 56942 basesoc_adr[2]
.sym 56943 basesoc_adr[4]
.sym 56944 $abc$40744$n3818
.sym 56945 basesoc_adr[3]
.sym 56948 basesoc_timer0_reload_storage[13]
.sym 56949 basesoc_timer0_load_storage[29]
.sym 56950 $abc$40744$n3792
.sym 56951 $abc$40744$n3908_1
.sym 56955 sys_rst
.sym 56957 basesoc_ctrl_reset_reset_r
.sym 56960 basesoc_adr[4]
.sym 56963 $abc$40744$n3817
.sym 56966 $abc$40744$n5925_1
.sym 56969 basesoc_timer0_value_status[3]
.sym 56972 $abc$40744$n13
.sym 56976 $abc$40744$n2278
.sym 56977 clk12_$glb_clk
.sym 56979 $abc$40744$n3714_1
.sym 56980 VexRiscv.decode_to_execute_IS_CSR
.sym 56981 $abc$40744$n3689
.sym 56982 $abc$40744$n5922_1
.sym 56983 VexRiscv._zz_136_[15]
.sym 56984 $abc$40744$n3907
.sym 56985 $abc$40744$n5999
.sym 56986 $abc$40744$n2278
.sym 56987 spiflash_bus_dat_r[12]
.sym 56988 basesoc_dat_w[3]
.sym 56989 spiflash_bus_ack
.sym 56991 spiflash_bus_dat_r[12]
.sym 56992 $abc$40744$n2503
.sym 56993 basesoc_timer0_reload_storage[13]
.sym 56994 basesoc_we
.sym 56996 array_muxed1[24]
.sym 56997 $abc$40744$n2426
.sym 56998 array_muxed0[12]
.sym 56999 $abc$40744$n6327_1
.sym 57000 basesoc_timer0_load_storage[29]
.sym 57001 array_muxed1[17]
.sym 57002 basesoc_dat_w[2]
.sym 57003 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 57004 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 57005 basesoc_uart_phy_storage[24]
.sym 57006 $abc$40744$n3792
.sym 57007 basesoc_timer0_value_status[28]
.sym 57008 $abc$40744$n4723
.sym 57009 $abc$40744$n6080_1
.sym 57010 basesoc_uart_phy_rx
.sym 57012 spiflash_bus_dat_r[27]
.sym 57014 basesoc_uart_phy_storage[29]
.sym 57025 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 57029 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 57031 $abc$40744$n6804_1
.sym 57033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57034 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 57037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 57038 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 57040 VexRiscv._zz_136_[15]
.sym 57043 $abc$40744$n3685
.sym 57044 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57046 $abc$40744$n3689
.sym 57047 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57048 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 57050 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 57053 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 57059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 57068 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 57073 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 57077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57078 $abc$40744$n3689
.sym 57079 $abc$40744$n6804_1
.sym 57080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57085 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 57089 VexRiscv._zz_136_[15]
.sym 57090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57091 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57092 $abc$40744$n3685
.sym 57095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 57096 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 57097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57099 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 57100 clk12_$glb_clk
.sym 57102 VexRiscv._zz_195_[28]
.sym 57103 VexRiscv._zz_195_[13]
.sym 57104 VexRiscv._zz_195_[5]
.sym 57105 $abc$40744$n6657_1
.sym 57106 VexRiscv._zz_136_[6]
.sym 57107 $abc$40744$n6656
.sym 57108 $abc$40744$n5876
.sym 57109 VexRiscv._zz_136_[25]
.sym 57113 $abc$40744$n4843
.sym 57114 basesoc_dat_w[6]
.sym 57115 basesoc_adr[3]
.sym 57116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57117 $abc$40744$n2282
.sym 57118 $abc$40744$n3815
.sym 57119 $abc$40744$n3713_1
.sym 57120 basesoc_uart_tx_fifo_wrport_we
.sym 57121 $abc$40744$n3714_1
.sym 57122 $PACKER_GND_NET
.sym 57123 basesoc_timer0_reload_storage[4]
.sym 57124 basesoc_uart_eventmanager_status_w[0]
.sym 57125 $abc$40744$n3988
.sym 57126 $abc$40744$n5923_1
.sym 57127 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 57128 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57131 $abc$40744$n3691
.sym 57132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 57133 VexRiscv._zz_136_[25]
.sym 57134 $abc$40744$n6455_1
.sym 57135 VexRiscv._zz_195_[28]
.sym 57136 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 57137 VexRiscv._zz_195_[13]
.sym 57143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57144 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 57146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57147 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 57148 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57151 $abc$40744$n3714_1
.sym 57152 $abc$40744$n3713_1
.sym 57154 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57156 $abc$40744$n3715_1
.sym 57160 $abc$40744$n3712_1
.sym 57162 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57163 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 57164 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 57165 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 57170 $abc$40744$n6657_1
.sym 57176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57177 $abc$40744$n3714_1
.sym 57178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57182 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57184 $abc$40744$n3714_1
.sym 57185 $abc$40744$n3713_1
.sym 57188 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 57196 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 57202 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 57209 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 57212 $abc$40744$n3715_1
.sym 57213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57214 $abc$40744$n6657_1
.sym 57215 $abc$40744$n3712_1
.sym 57218 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 57222 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 57223 clk12_$glb_clk
.sym 57225 basesoc_bus_wishbone_dat_r[5]
.sym 57226 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 57227 basesoc_bus_wishbone_dat_r[0]
.sym 57228 $abc$40744$n6906
.sym 57229 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 57230 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 57231 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 57232 $abc$40744$n6428
.sym 57234 VexRiscv._zz_321_
.sym 57235 VexRiscv._zz_321_
.sym 57236 $abc$40744$n3599
.sym 57237 $abc$40744$n3895
.sym 57239 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57240 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57241 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 57242 basesoc_dat_w[1]
.sym 57243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 57244 basesoc_adr[1]
.sym 57245 basesoc_uart_phy_tx_bitcount[0]
.sym 57247 basesoc_uart_phy_tx_bitcount[2]
.sym 57249 VexRiscv._zz_195_[5]
.sym 57250 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 57251 $abc$40744$n5575
.sym 57252 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57253 VexRiscv._zz_195_[29]
.sym 57254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57255 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 57256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57257 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57258 $abc$40744$n5551
.sym 57259 basesoc_dat_w[5]
.sym 57260 $abc$40744$n3840_1
.sym 57267 $abc$40744$n6456
.sym 57269 $abc$40744$n229
.sym 57270 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 57271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57272 $abc$40744$n6515_1
.sym 57274 basesoc_adr[1]
.sym 57275 $abc$40744$n3694
.sym 57276 basesoc_adr[0]
.sym 57278 $abc$40744$n3697
.sym 57279 $abc$40744$n136
.sym 57280 spiflash_bus_dat_r[26]
.sym 57282 spiflash_bus_dat_r[27]
.sym 57284 basesoc_uart_phy_storage[29]
.sym 57287 $abc$40744$n6517
.sym 57289 slave_sel_r[1]
.sym 57290 basesoc_vexriscv_dbus_we
.sym 57291 $abc$40744$n3691
.sym 57292 grant
.sym 57293 basesoc_uart_phy_storage[0]
.sym 57294 $abc$40744$n6455_1
.sym 57295 $abc$40744$n130
.sym 57299 spiflash_bus_dat_r[27]
.sym 57300 $abc$40744$n6517
.sym 57302 slave_sel_r[1]
.sym 57305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57308 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 57311 basesoc_uart_phy_storage[29]
.sym 57312 basesoc_adr[0]
.sym 57313 $abc$40744$n130
.sym 57314 basesoc_adr[1]
.sym 57317 basesoc_vexriscv_dbus_we
.sym 57319 grant
.sym 57323 $abc$40744$n136
.sym 57324 basesoc_adr[0]
.sym 57325 basesoc_uart_phy_storage[0]
.sym 57326 basesoc_adr[1]
.sym 57329 $abc$40744$n6456
.sym 57331 $abc$40744$n6455_1
.sym 57335 $abc$40744$n3694
.sym 57336 $abc$40744$n229
.sym 57337 $abc$40744$n3691
.sym 57338 $abc$40744$n3697
.sym 57341 slave_sel_r[1]
.sym 57343 spiflash_bus_dat_r[26]
.sym 57344 $abc$40744$n6515_1
.sym 57346 clk12_$glb_clk
.sym 57347 $abc$40744$n231_$glb_sr
.sym 57348 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 57349 $abc$40744$n5620_1
.sym 57350 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 57351 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 57352 $abc$40744$n3783
.sym 57353 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 57354 $abc$40744$n6446
.sym 57355 $abc$40744$n6437
.sym 57358 basesoc_uart_phy_storage[23]
.sym 57359 $abc$40744$n4234
.sym 57360 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 57361 $abc$40744$n6208_1
.sym 57362 $abc$40744$n2434
.sym 57363 $abc$40744$n2338
.sym 57364 basesoc_adr[0]
.sym 57365 basesoc_adr[1]
.sym 57366 $abc$40744$n4377
.sym 57367 $abc$40744$n5890_1
.sym 57368 spiflash_bus_dat_r[26]
.sym 57369 $abc$40744$n3795
.sym 57370 basesoc_timer0_reload_storage[4]
.sym 57372 $abc$40744$n3598_1
.sym 57373 $abc$40744$n3795
.sym 57374 $abc$40744$n4266_1
.sym 57375 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 57376 csrbankarray_sel_r
.sym 57377 $abc$40744$n4843
.sym 57378 basesoc_timer0_eventmanager_storage
.sym 57379 basesoc_uart_phy_uart_clk_txen
.sym 57380 $abc$40744$n2448
.sym 57381 $abc$40744$n130
.sym 57382 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 57383 basesoc_dat_w[1]
.sym 57390 basesoc_ctrl_reset_reset_r
.sym 57391 $abc$40744$n2448
.sym 57392 $abc$40744$n6432_1
.sym 57394 csrbankarray_sel_r
.sym 57395 basesoc_adr[4]
.sym 57397 $abc$40744$n3847_1
.sym 57398 basesoc_uart_phy_tx_bitcount[0]
.sym 57399 VexRiscv._zz_195_[6]
.sym 57400 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 57403 basesoc_uart_phy_uart_clk_txen
.sym 57404 $abc$40744$n4377
.sym 57405 sys_rst
.sym 57406 $abc$40744$n3894_1
.sym 57408 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 57409 VexRiscv._zz_195_[5]
.sym 57413 $abc$40744$n3792
.sym 57414 $abc$40744$n4723
.sym 57415 VexRiscv._zz_313_
.sym 57417 $abc$40744$n4379
.sym 57418 basesoc_uart_phy_tx_busy
.sym 57420 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 57422 basesoc_adr[4]
.sym 57423 $abc$40744$n3792
.sym 57424 sys_rst
.sym 57425 $abc$40744$n3894_1
.sym 57428 $abc$40744$n3847_1
.sym 57429 basesoc_uart_phy_tx_busy
.sym 57430 basesoc_uart_phy_uart_clk_txen
.sym 57431 basesoc_uart_phy_tx_bitcount[0]
.sym 57435 VexRiscv._zz_313_
.sym 57436 VexRiscv._zz_195_[5]
.sym 57437 VexRiscv._zz_195_[6]
.sym 57440 $abc$40744$n4379
.sym 57441 $abc$40744$n4723
.sym 57442 csrbankarray_sel_r
.sym 57443 $abc$40744$n4377
.sym 57446 $abc$40744$n4377
.sym 57447 csrbankarray_sel_r
.sym 57448 $abc$40744$n4723
.sym 57449 $abc$40744$n4379
.sym 57452 csrbankarray_sel_r
.sym 57453 $abc$40744$n4723
.sym 57454 $abc$40744$n4379
.sym 57455 $abc$40744$n4377
.sym 57458 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 57459 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 57460 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 57461 $abc$40744$n6432_1
.sym 57466 basesoc_ctrl_reset_reset_r
.sym 57468 $abc$40744$n2448
.sym 57469 clk12_$glb_clk
.sym 57470 sys_rst_$glb_sr
.sym 57471 $abc$40744$n4872
.sym 57472 $abc$40744$n3766
.sym 57473 csrbankarray_csrbank2_dat0_w[1]
.sym 57474 csrbankarray_csrbank2_dat0_w[0]
.sym 57475 $abc$40744$n3764
.sym 57476 csrbankarray_csrbank2_dat0_w[3]
.sym 57477 $abc$40744$n3598_1
.sym 57478 $abc$40744$n4266_1
.sym 57480 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 57481 basesoc_timer0_load_storage[7]
.sym 57483 basesoc_timer0_reload_storage[11]
.sym 57484 basesoc_dat_w[4]
.sym 57485 VexRiscv._zz_195_[6]
.sym 57486 basesoc_vexriscv_ibus_adr[13]
.sym 57487 $abc$40744$n2299
.sym 57488 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 57490 $abc$40744$n2296
.sym 57491 basesoc_adr[4]
.sym 57492 $abc$40744$n4377
.sym 57493 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 57494 basesoc_adr[4]
.sym 57495 $abc$40744$n6564
.sym 57496 sys_rst
.sym 57497 $abc$40744$n6566
.sym 57498 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 57499 $abc$40744$n3792
.sym 57500 $abc$40744$n4723
.sym 57501 count[0]
.sym 57502 $abc$40744$n6448
.sym 57503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 57504 basesoc_uart_phy_rx_busy
.sym 57506 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 57512 sys_rst
.sym 57513 $abc$40744$n6564
.sym 57514 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 57515 $abc$40744$n6566
.sym 57516 spiflash_i
.sym 57517 $abc$40744$n3610_1
.sym 57520 slave_sel[1]
.sym 57522 $abc$40744$n3713_1
.sym 57523 $PACKER_VCC_NET
.sym 57525 $abc$40744$n3792
.sym 57526 VexRiscv._zz_191_
.sym 57529 $abc$40744$n3761
.sym 57530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 57531 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 57532 $abc$40744$n235
.sym 57533 $abc$40744$n3795
.sym 57534 $abc$40744$n3752
.sym 57535 VexRiscv.memory_arbitration_isValid
.sym 57536 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57538 basesoc_we
.sym 57540 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 57542 $abc$40744$n3598_1
.sym 57545 sys_rst
.sym 57546 basesoc_we
.sym 57547 $abc$40744$n3792
.sym 57548 $abc$40744$n3795
.sym 57551 $abc$40744$n3761
.sym 57552 $abc$40744$n3752
.sym 57553 $abc$40744$n3713_1
.sym 57558 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57560 $abc$40744$n3713_1
.sym 57563 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 57564 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 57565 VexRiscv.memory_arbitration_isValid
.sym 57569 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 57570 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 57571 $abc$40744$n235
.sym 57572 VexRiscv._zz_191_
.sym 57575 slave_sel[1]
.sym 57576 spiflash_i
.sym 57577 $abc$40744$n3610_1
.sym 57582 $abc$40744$n6564
.sym 57584 $abc$40744$n3598_1
.sym 57587 $abc$40744$n6566
.sym 57589 $abc$40744$n3598_1
.sym 57591 $PACKER_VCC_NET
.sym 57592 clk12_$glb_clk
.sym 57594 $abc$40744$n3602
.sym 57595 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 57596 $abc$40744$n3691
.sym 57597 $abc$40744$n3635_1
.sym 57598 $abc$40744$n231
.sym 57599 $abc$40744$n3603
.sym 57600 $abc$40744$n3752
.sym 57601 $abc$40744$n3763
.sym 57602 $abc$40744$n5403_1
.sym 57604 VexRiscv._zz_313_
.sym 57605 basesoc_uart_phy_storage[7]
.sym 57606 $abc$40744$n6453_1
.sym 57607 $abc$40744$n3818
.sym 57608 basesoc_vexriscv_ibus_adr[12]
.sym 57609 csrbankarray_csrbank2_dat0_w[0]
.sym 57610 basesoc_dat_w[2]
.sym 57611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 57612 basesoc_ctrl_reset_reset_r
.sym 57613 $abc$40744$n4872
.sym 57614 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 57615 grant
.sym 57616 $abc$40744$n3905
.sym 57617 $abc$40744$n3814
.sym 57619 $abc$40744$n3722_1
.sym 57620 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 57621 VexRiscv.memory_arbitration_isValid
.sym 57622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 57623 basesoc_adr[2]
.sym 57624 $abc$40744$n4873_1
.sym 57625 VexRiscv._zz_136_[25]
.sym 57626 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 57627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 57628 $abc$40744$n4266_1
.sym 57629 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 57636 $abc$40744$n3762
.sym 57638 $abc$40744$n3609_1
.sym 57640 grant
.sym 57641 VexRiscv._zz_136_[25]
.sym 57642 basesoc_counter[1]
.sym 57644 $abc$40744$n3751
.sym 57645 $abc$40744$n3719_1
.sym 57648 spram_bus_ack
.sym 57649 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57650 VexRiscv.CsrPlugin_interrupt_valid
.sym 57652 $abc$40744$n3611_1
.sym 57655 basesoc_bus_wishbone_ack
.sym 57656 spiflash_bus_ack
.sym 57658 $abc$40744$n3600
.sym 57660 basesoc_vexriscv_dbus_cyc
.sym 57661 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57662 $abc$40744$n2270
.sym 57663 $abc$40744$n231
.sym 57664 $abc$40744$n3610_1
.sym 57665 basesoc_counter[0]
.sym 57666 $abc$40744$n3763
.sym 57669 $abc$40744$n3600
.sym 57670 $abc$40744$n3610_1
.sym 57674 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57675 $abc$40744$n3763
.sym 57676 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57677 VexRiscv._zz_136_[25]
.sym 57680 $abc$40744$n3751
.sym 57681 $abc$40744$n3762
.sym 57682 VexRiscv.CsrPlugin_interrupt_valid
.sym 57683 $abc$40744$n3719_1
.sym 57686 spiflash_bus_ack
.sym 57687 spram_bus_ack
.sym 57689 basesoc_bus_wishbone_ack
.sym 57693 basesoc_counter[1]
.sym 57695 basesoc_counter[0]
.sym 57698 grant
.sym 57700 $abc$40744$n3611_1
.sym 57701 basesoc_vexriscv_dbus_cyc
.sym 57704 basesoc_vexriscv_dbus_cyc
.sym 57705 grant
.sym 57710 $abc$40744$n3609_1
.sym 57712 $abc$40744$n231
.sym 57714 $abc$40744$n2270
.sym 57715 clk12_$glb_clk
.sym 57716 sys_rst_$glb_sr
.sym 57717 $abc$40744$n3767
.sym 57718 $abc$40744$n4873_1
.sym 57719 $abc$40744$n4723
.sym 57720 $abc$40744$n3760
.sym 57721 VexRiscv.CsrPlugin_mepc[13]
.sym 57722 $abc$40744$n5342
.sym 57723 $abc$40744$n3693
.sym 57724 $abc$40744$n4267_1
.sym 57726 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 57727 $abc$40744$n5400_1
.sym 57729 $abc$40744$n3599
.sym 57730 $abc$40744$n200
.sym 57731 $abc$40744$n3815
.sym 57732 $PACKER_VCC_NET
.sym 57733 $abc$40744$n8241
.sym 57734 count[0]
.sym 57735 $abc$40744$n3692
.sym 57736 $abc$40744$n3911
.sym 57737 VexRiscv.decode_to_execute_RS2[30]
.sym 57738 VexRiscv.decode_to_execute_RS2[8]
.sym 57739 $abc$40744$n229
.sym 57740 $abc$40744$n2438
.sym 57742 $abc$40744$n2276
.sym 57743 $abc$40744$n233
.sym 57744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 57745 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 57746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 57747 basesoc_dat_w[5]
.sym 57748 $abc$40744$n4267_1
.sym 57749 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 57750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 57751 $abc$40744$n2586
.sym 57752 $abc$40744$n4873_1
.sym 57758 $abc$40744$n6056_1
.sym 57759 basesoc_adr[1]
.sym 57760 $abc$40744$n3750
.sym 57762 basesoc_vexriscv_dbus_cyc
.sym 57763 grant
.sym 57764 $abc$40744$n3634_1
.sym 57765 $abc$40744$n4261_1
.sym 57766 $abc$40744$n6025
.sym 57767 $abc$40744$n6060_1
.sym 57768 basesoc_adr[0]
.sym 57770 $abc$40744$n3770
.sym 57772 $abc$40744$n3795
.sym 57773 $abc$40744$n3795
.sym 57774 $abc$40744$n3774
.sym 57775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 57776 $abc$40744$n3611_1
.sym 57777 $abc$40744$n2586
.sym 57778 basesoc_uart_phy_storage[7]
.sym 57779 $abc$40744$n6678_1
.sym 57783 basesoc_uart_phy_storage[23]
.sym 57785 $abc$40744$n4286
.sym 57786 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 57788 VexRiscv._zz_321_
.sym 57789 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 57791 $abc$40744$n3774
.sym 57792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 57794 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 57797 basesoc_adr[0]
.sym 57798 basesoc_uart_phy_storage[7]
.sym 57799 basesoc_adr[1]
.sym 57800 basesoc_uart_phy_storage[23]
.sym 57803 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 57804 $abc$40744$n6678_1
.sym 57805 $abc$40744$n4286
.sym 57806 $abc$40744$n4261_1
.sym 57810 $abc$40744$n3795
.sym 57811 $abc$40744$n6025
.sym 57815 $abc$40744$n3634_1
.sym 57816 VexRiscv._zz_321_
.sym 57821 grant
.sym 57822 $abc$40744$n3611_1
.sym 57824 basesoc_vexriscv_dbus_cyc
.sym 57827 $abc$40744$n3750
.sym 57828 $abc$40744$n3770
.sym 57830 $abc$40744$n2586
.sym 57833 $abc$40744$n3795
.sym 57834 $abc$40744$n6056_1
.sym 57836 $abc$40744$n6060_1
.sym 57838 clk12_$glb_clk
.sym 57839 sys_rst_$glb_sr
.sym 57840 $abc$40744$n3769
.sym 57841 $abc$40744$n5313_1
.sym 57842 $abc$40744$n3606_1
.sym 57843 $abc$40744$n2586
.sym 57844 VexRiscv.execute_arbitration_isValid
.sym 57845 $abc$40744$n4886
.sym 57846 $abc$40744$n2606
.sym 57847 $abc$40744$n233
.sym 57848 VexRiscv._zz_136_[5]
.sym 57849 VexRiscv._zz_32_[0]
.sym 57850 VexRiscv._zz_32_[0]
.sym 57851 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 57852 $abc$40744$n6025
.sym 57853 $abc$40744$n6060_1
.sym 57854 $abc$40744$n2253
.sym 57855 VexRiscv._zz_32_[0]
.sym 57856 basesoc_uart_phy_storage[27]
.sym 57857 basesoc_ctrl_bus_errors[16]
.sym 57858 VexRiscv._zz_79_[6]
.sym 57859 VexRiscv._zz_79_[15]
.sym 57860 $abc$40744$n3634_1
.sym 57861 $abc$40744$n4261_1
.sym 57862 $abc$40744$n6056_1
.sym 57863 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 57864 $abc$40744$n3774
.sym 57865 count[15]
.sym 57866 VexRiscv._zz_32_[1]
.sym 57867 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 57868 VexRiscv.decode_to_execute_RS2[27]
.sym 57869 VexRiscv._zz_41_[30]
.sym 57870 $abc$40744$n4843
.sym 57871 count[12]
.sym 57872 $abc$40744$n6023
.sym 57873 $abc$40744$n130
.sym 57874 VexRiscv._zz_41_[13]
.sym 57884 basesoc_uart_phy_tx_busy
.sym 57886 $abc$40744$n6916
.sym 57887 $abc$40744$n6918
.sym 57892 $abc$40744$n6912
.sym 57893 $abc$40744$n6914
.sym 57895 $abc$40744$n7027
.sym 57899 $abc$40744$n6926
.sym 57909 $abc$40744$n6930
.sym 57910 basesoc_uart_phy_rx_busy
.sym 57911 $abc$40744$n6934
.sym 57916 basesoc_uart_phy_rx_busy
.sym 57917 $abc$40744$n6930
.sym 57921 $abc$40744$n6926
.sym 57923 basesoc_uart_phy_rx_busy
.sym 57926 basesoc_uart_phy_rx_busy
.sym 57927 $abc$40744$n6934
.sym 57932 $abc$40744$n6914
.sym 57935 basesoc_uart_phy_rx_busy
.sym 57938 basesoc_uart_phy_rx_busy
.sym 57939 $abc$40744$n6916
.sym 57945 basesoc_uart_phy_rx_busy
.sym 57947 $abc$40744$n6918
.sym 57951 basesoc_uart_phy_tx_busy
.sym 57953 $abc$40744$n7027
.sym 57957 basesoc_uart_phy_rx_busy
.sym 57959 $abc$40744$n6912
.sym 57961 clk12_$glb_clk
.sym 57962 sys_rst_$glb_sr
.sym 57963 $abc$40744$n5320_1
.sym 57964 $abc$40744$n3724_1
.sym 57965 $abc$40744$n5338
.sym 57966 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 57967 $abc$40744$n3749
.sym 57968 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 57969 $abc$40744$n5071
.sym 57970 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 57971 VexRiscv._zz_50_[7]
.sym 57972 $PACKER_VCC_NET
.sym 57973 VexRiscv._zz_288_[6]
.sym 57974 VexRiscv._zz_41_[1]
.sym 57975 $abc$40744$n5409_1
.sym 57977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 57978 $abc$40744$n3988
.sym 57979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 57980 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 57981 VexRiscv._zz_255_[0]
.sym 57982 VexRiscv._zz_194_[2]
.sym 57983 VexRiscv._zz_32_[0]
.sym 57984 basesoc_vexriscv_dbus_cyc
.sym 57985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 57986 VexRiscv.execute_to_memory_IS_DIV
.sym 57988 $abc$40744$n3749
.sym 57989 VexRiscv._zz_321_
.sym 57990 VexRiscv._zz_171_[2]
.sym 57991 VexRiscv._zz_339_
.sym 57993 count[0]
.sym 57994 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 57995 $PACKER_VCC_NET
.sym 57996 basesoc_uart_phy_rx_busy
.sym 57997 $abc$40744$n233
.sym 58006 $PACKER_VCC_NET
.sym 58007 $abc$40744$n6558
.sym 58011 $abc$40744$n233
.sym 58012 $abc$40744$n6550
.sym 58015 VexRiscv.memory_arbitration_isValid
.sym 58017 $abc$40744$n6552
.sym 58019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 58021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 58023 $abc$40744$n3599
.sym 58024 $abc$40744$n3774
.sym 58030 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 58031 $abc$40744$n6528
.sym 58032 VexRiscv.execute_to_memory_IS_DIV
.sym 58035 count[0]
.sym 58037 $abc$40744$n3774
.sym 58038 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 58039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 58045 $abc$40744$n3599
.sym 58046 $abc$40744$n6552
.sym 58052 $abc$40744$n233
.sym 58056 count[0]
.sym 58058 $PACKER_VCC_NET
.sym 58062 $abc$40744$n6550
.sym 58064 $abc$40744$n3599
.sym 58067 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 58068 VexRiscv.memory_arbitration_isValid
.sym 58069 VexRiscv.execute_to_memory_IS_DIV
.sym 58074 $abc$40744$n3599
.sym 58076 $abc$40744$n6558
.sym 58079 $abc$40744$n3599
.sym 58082 $abc$40744$n6528
.sym 58083 $PACKER_VCC_NET
.sym 58084 clk12_$glb_clk
.sym 58085 sys_rst_$glb_sr
.sym 58088 $abc$40744$n6870
.sym 58089 $abc$40744$n6873
.sym 58090 $abc$40744$n6876
.sym 58091 $abc$40744$n3884_1
.sym 58092 VexRiscv.CsrPlugin_mepc[2]
.sym 58093 VexRiscv.CsrPlugin_mepc[11]
.sym 58094 $abc$40744$n4868
.sym 58095 $abc$40744$n114
.sym 58096 $abc$40744$n114
.sym 58097 $abc$40744$n4868
.sym 58098 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 58099 VexRiscv._zz_200_[11]
.sym 58100 VexRiscv._zz_289_[2]
.sym 58101 $abc$40744$n6558
.sym 58102 VexRiscv.execute_to_memory_BRANCH_DO
.sym 58103 VexRiscv._zz_200_[14]
.sym 58104 VexRiscv._zz_193_
.sym 58105 $abc$40744$n6552
.sym 58106 basesoc_uart_phy_tx_busy
.sym 58107 VexRiscv._zz_136_[2]
.sym 58108 $abc$40744$n6550
.sym 58109 VexRiscv._zz_50_[9]
.sym 58110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 58111 VexRiscv._zz_152_[14]
.sym 58112 $abc$40744$n3722_1
.sym 58113 $abc$40744$n6050_1
.sym 58114 basesoc_uart_rx_fifo_level0[2]
.sym 58115 VexRiscv._zz_191_
.sym 58116 $abc$40744$n4266_1
.sym 58117 VexRiscv.CsrPlugin_mepc[11]
.sym 58118 basesoc_uart_rx_fifo_level0[0]
.sym 58119 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 58120 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 58121 VexRiscv._zz_44_[0]
.sym 58129 $abc$40744$n6942
.sym 58131 $abc$40744$n3749
.sym 58132 VexRiscv._zz_171_[0]
.sym 58135 $abc$40744$n6938
.sym 58138 $abc$40744$n6944
.sym 58139 $abc$40744$n6946
.sym 58141 $abc$40744$n6950
.sym 58142 $abc$40744$n6952
.sym 58144 $abc$40744$n4818_1
.sym 58145 VexRiscv._zz_152_[4]
.sym 58146 VexRiscv.lastStageIsFiring
.sym 58152 VexRiscv._zz_171_[1]
.sym 58154 VexRiscv.memory_arbitration_isValid
.sym 58156 basesoc_uart_phy_rx_busy
.sym 58160 $abc$40744$n6942
.sym 58162 basesoc_uart_phy_rx_busy
.sym 58166 VexRiscv._zz_171_[0]
.sym 58167 VexRiscv._zz_152_[4]
.sym 58168 $abc$40744$n4818_1
.sym 58169 VexRiscv._zz_171_[1]
.sym 58172 $abc$40744$n3749
.sym 58173 VexRiscv.lastStageIsFiring
.sym 58174 VexRiscv.memory_arbitration_isValid
.sym 58178 $abc$40744$n6938
.sym 58179 basesoc_uart_phy_rx_busy
.sym 58184 basesoc_uart_phy_rx_busy
.sym 58186 $abc$40744$n6944
.sym 58190 $abc$40744$n6946
.sym 58191 basesoc_uart_phy_rx_busy
.sym 58197 $abc$40744$n6950
.sym 58198 basesoc_uart_phy_rx_busy
.sym 58203 $abc$40744$n6952
.sym 58205 basesoc_uart_phy_rx_busy
.sym 58207 clk12_$glb_clk
.sym 58208 sys_rst_$glb_sr
.sym 58209 spiflash_bus_dat_r[27]
.sym 58210 $abc$40744$n4887_1
.sym 58211 VexRiscv._zz_36_[4]
.sym 58212 $abc$40744$n4304
.sym 58213 $abc$40744$n4303_1
.sym 58214 spiflash_bus_dat_r[28]
.sym 58215 $abc$40744$n6419
.sym 58216 $abc$40744$n3726_1
.sym 58217 $abc$40744$n4379
.sym 58218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 58219 VexRiscv._zz_35_[12]
.sym 58221 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 58222 VexRiscv.CsrPlugin_mepc[2]
.sym 58223 $PACKER_VCC_NET
.sym 58224 $abc$40744$n4440_1
.sym 58225 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 58226 $abc$40744$n4920_1
.sym 58227 VexRiscv._zz_79_[4]
.sym 58228 $abc$40744$n3817
.sym 58229 VexRiscv._zz_79_[0]
.sym 58230 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 58231 VexRiscv._zz_191_
.sym 58232 $abc$40744$n3722_1
.sym 58233 $abc$40744$n4873_1
.sym 58235 $abc$40744$n2276
.sym 58236 basesoc_ctrl_storage[29]
.sym 58237 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 58238 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 58239 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 58240 $abc$40744$n4267_1
.sym 58241 VexRiscv._zz_49_[0]
.sym 58242 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 58243 basesoc_dat_w[7]
.sym 58244 basesoc_dat_w[5]
.sym 58251 $abc$40744$n6956
.sym 58252 $abc$40744$n6958
.sym 58253 basesoc_uart_phy_rx_busy
.sym 58255 VexRiscv._zz_32_[0]
.sym 58257 $abc$40744$n6968
.sym 58258 $abc$40744$n235
.sym 58259 VexRiscv._zz_32_[1]
.sym 58260 VexRiscv._zz_171_[2]
.sym 58262 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 58263 VexRiscv._zz_200_[1]
.sym 58265 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 58267 VexRiscv._zz_200_[14]
.sym 58268 $abc$40744$n4872
.sym 58270 VexRiscv._zz_44_[1]
.sym 58271 $abc$40744$n6661_1
.sym 58272 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58273 VexRiscv._zz_288_[1]
.sym 58275 VexRiscv._zz_191_
.sym 58278 $abc$40744$n4920_1
.sym 58280 VexRiscv._zz_35_[12]
.sym 58281 VexRiscv._zz_44_[0]
.sym 58283 VexRiscv._zz_32_[1]
.sym 58284 $abc$40744$n6661_1
.sym 58285 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58289 VexRiscv._zz_35_[12]
.sym 58290 $abc$40744$n4872
.sym 58291 $abc$40744$n4920_1
.sym 58296 $abc$40744$n6956
.sym 58298 basesoc_uart_phy_rx_busy
.sym 58303 basesoc_uart_phy_rx_busy
.sym 58304 $abc$40744$n6958
.sym 58308 $abc$40744$n6968
.sym 58310 basesoc_uart_phy_rx_busy
.sym 58313 VexRiscv._zz_288_[1]
.sym 58315 VexRiscv._zz_32_[0]
.sym 58316 VexRiscv._zz_200_[1]
.sym 58319 VexRiscv._zz_44_[0]
.sym 58320 VexRiscv._zz_171_[2]
.sym 58321 VexRiscv._zz_44_[1]
.sym 58322 VexRiscv._zz_200_[14]
.sym 58325 $abc$40744$n235
.sym 58326 VexRiscv._zz_191_
.sym 58327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 58328 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 58330 clk12_$glb_clk
.sym 58331 sys_rst_$glb_sr
.sym 58332 VexRiscv._zz_41_[30]
.sym 58333 VexRiscv._zz_41_[10]
.sym 58334 VexRiscv._zz_130_[4]
.sym 58335 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 58336 VexRiscv._zz_44_[1]
.sym 58337 VexRiscv._zz_289_[1]
.sym 58338 VexRiscv._zz_200_[4]
.sym 58339 $abc$40744$n3746
.sym 58342 VexRiscv._zz_152_[4]
.sym 58343 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 58345 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 58346 spiflash_bus_dat_r[26]
.sym 58347 VexRiscv.decode_to_execute_RS2[15]
.sym 58348 VexRiscv._zz_200_[10]
.sym 58350 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 58351 VexRiscv._zz_200_[7]
.sym 58352 VexRiscv._zz_79_[2]
.sym 58353 $abc$40744$n4416_1
.sym 58354 basesoc_dat_w[6]
.sym 58355 VexRiscv._zz_79_[1]
.sym 58356 $abc$40744$n6052_1
.sym 58357 VexRiscv._zz_130_[5]
.sym 58358 VexRiscv._zz_41_[13]
.sym 58359 $abc$40744$n2547
.sym 58360 $abc$40744$n3905
.sym 58361 $abc$40744$n4818_1
.sym 58362 VexRiscv.decode_to_execute_RS2[24]
.sym 58363 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 58364 VexRiscv.decode_to_execute_RS2[27]
.sym 58365 VexRiscv._zz_41_[30]
.sym 58366 VexRiscv._zz_32_[1]
.sym 58367 VexRiscv._zz_152_[10]
.sym 58373 VexRiscv._zz_32_[1]
.sym 58374 $abc$40744$n4919
.sym 58381 VexRiscv._zz_32_[0]
.sym 58382 $abc$40744$n6052_1
.sym 58383 $abc$40744$n4413_1
.sym 58388 $abc$40744$n4266_1
.sym 58390 $abc$40744$n4412_1
.sym 58391 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 58392 $abc$40744$n3817
.sym 58393 $abc$40744$n4873_1
.sym 58394 VexRiscv._zz_36_[12]
.sym 58396 basesoc_ctrl_storage[29]
.sym 58398 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 58400 $abc$40744$n4267_1
.sym 58402 VexRiscv._zz_35_[12]
.sym 58404 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 58408 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 58412 $abc$40744$n4413_1
.sym 58413 VexRiscv._zz_35_[12]
.sym 58415 $abc$40744$n4266_1
.sym 58418 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 58424 VexRiscv._zz_36_[12]
.sym 58426 $abc$40744$n4919
.sym 58427 $abc$40744$n4873_1
.sym 58430 VexRiscv._zz_32_[1]
.sym 58433 VexRiscv._zz_32_[0]
.sym 58439 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 58443 $abc$40744$n3817
.sym 58444 $abc$40744$n6052_1
.sym 58445 basesoc_ctrl_storage[29]
.sym 58448 VexRiscv._zz_36_[12]
.sym 58449 $abc$40744$n4267_1
.sym 58450 $abc$40744$n4412_1
.sym 58452 $abc$40744$n2586_$glb_ce
.sym 58453 clk12_$glb_clk
.sym 58457 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 58458 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 58459 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 58460 $abc$40744$n6659_1
.sym 58461 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 58462 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 58463 $abc$40744$n4778_1
.sym 58465 spiflash_bus_ack
.sym 58468 VexRiscv._zz_200_[4]
.sym 58469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 58470 VexRiscv._zz_200_[1]
.sym 58471 basesoc_ctrl_reset_reset_r
.sym 58473 VexRiscv._zz_200_[5]
.sym 58474 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 58475 $abc$40744$n3727_1
.sym 58476 VexRiscv._zz_79_[13]
.sym 58477 VexRiscv._zz_41_[3]
.sym 58478 $abc$40744$n4292
.sym 58479 $abc$40744$n4073
.sym 58480 $abc$40744$n3749
.sym 58481 VexRiscv.decode_to_execute_RS2[10]
.sym 58482 $abc$40744$n8240
.sym 58483 VexRiscv._zz_44_[1]
.sym 58485 VexRiscv._zz_289_[1]
.sym 58486 $abc$40744$n235
.sym 58487 $PACKER_VCC_NET
.sym 58488 basesoc_uart_phy_uart_clk_rxen
.sym 58489 $abc$40744$n233
.sym 58497 $abc$40744$n4239_1
.sym 58498 VexRiscv._zz_49_[1]
.sym 58499 VexRiscv._zz_200_[12]
.sym 58500 VexRiscv._zz_288_[0]
.sym 58501 VexRiscv._zz_171_[0]
.sym 58504 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58505 $abc$40744$n4073
.sym 58507 $abc$40744$n2276
.sym 58508 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 58509 VexRiscv._zz_44_[1]
.sym 58510 $abc$40744$n4409_1
.sym 58511 $abc$40744$n6773_1
.sym 58512 $abc$40744$n4410_1
.sym 58513 VexRiscv._zz_49_[0]
.sym 58514 basesoc_dat_w[5]
.sym 58515 basesoc_dat_w[7]
.sym 58516 $abc$40744$n4234
.sym 58517 VexRiscv._zz_152_[12]
.sym 58520 $abc$40744$n3727_1
.sym 58521 VexRiscv._zz_44_[0]
.sym 58523 VexRiscv._zz_289_[0]
.sym 58524 VexRiscv._zz_153_
.sym 58525 VexRiscv._zz_32_[0]
.sym 58526 VexRiscv._zz_32_[1]
.sym 58530 $abc$40744$n4239_1
.sym 58532 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 58535 VexRiscv._zz_153_
.sym 58536 VexRiscv._zz_32_[0]
.sym 58537 VexRiscv._zz_32_[1]
.sym 58538 $abc$40744$n6773_1
.sym 58541 basesoc_dat_w[5]
.sym 58547 $abc$40744$n4409_1
.sym 58548 $abc$40744$n4234
.sym 58549 $abc$40744$n3727_1
.sym 58550 $abc$40744$n4410_1
.sym 58556 basesoc_dat_w[7]
.sym 58559 VexRiscv._zz_171_[0]
.sym 58560 VexRiscv._zz_44_[0]
.sym 58561 VexRiscv._zz_200_[12]
.sym 58562 VexRiscv._zz_44_[1]
.sym 58565 VexRiscv._zz_49_[1]
.sym 58566 VexRiscv._zz_49_[0]
.sym 58567 $abc$40744$n4073
.sym 58568 VexRiscv._zz_152_[12]
.sym 58571 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 58572 VexRiscv._zz_288_[0]
.sym 58573 VexRiscv._zz_32_[1]
.sym 58574 VexRiscv._zz_289_[0]
.sym 58575 $abc$40744$n2276
.sym 58576 clk12_$glb_clk
.sym 58577 sys_rst_$glb_sr
.sym 58578 $abc$40744$n6037
.sym 58579 $abc$40744$n214
.sym 58580 $abc$40744$n208
.sym 58581 $abc$40744$n216
.sym 58582 $abc$40744$n6038_1
.sym 58583 $abc$40744$n3735
.sym 58584 $abc$40744$n4140_1
.sym 58585 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 58586 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58589 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58590 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 58591 VexRiscv._zz_164_[0]
.sym 58592 VexRiscv._zz_49_[1]
.sym 58593 VexRiscv._zz_164_[6]
.sym 58594 VexRiscv._zz_79_[7]
.sym 58597 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 58598 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 58599 $abc$40744$n2633
.sym 58600 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 58601 VexRiscv._zz_193_
.sym 58602 $abc$40744$n6596
.sym 58603 basesoc_ctrl_bus_errors[13]
.sym 58604 basesoc_ctrl_bus_errors[11]
.sym 58605 VexRiscv.CsrPlugin_mepc[11]
.sym 58607 VexRiscv._zz_44_[0]
.sym 58608 VexRiscv._zz_191_
.sym 58609 VexRiscv._zz_288_[9]
.sym 58610 VexRiscv._zz_153_
.sym 58611 VexRiscv._zz_152_[14]
.sym 58612 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 58613 $abc$40744$n2424
.sym 58619 basesoc_ctrl_bus_errors[13]
.sym 58621 basesoc_dat_w[7]
.sym 58622 $abc$40744$n3817
.sym 58623 VexRiscv._zz_42_[1]
.sym 58624 VexRiscv._zz_152_[12]
.sym 58625 VexRiscv.decode_to_execute_RS2[12]
.sym 58627 VexRiscv._zz_42_[0]
.sym 58628 $abc$40744$n3911
.sym 58629 basesoc_ctrl_bus_errors[14]
.sym 58630 $abc$40744$n2280
.sym 58631 $abc$40744$n6058_1
.sym 58632 $abc$40744$n3905
.sym 58633 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 58635 VexRiscv._zz_290_[12]
.sym 58636 VexRiscv._zz_153_
.sym 58639 basesoc_ctrl_storage[27]
.sym 58640 $abc$40744$n6057
.sym 58641 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58642 $abc$40744$n3814
.sym 58643 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 58644 $abc$40744$n6059
.sym 58647 basesoc_ctrl_bus_errors[30]
.sym 58648 basesoc_ctrl_storage[19]
.sym 58649 $abc$40744$n116
.sym 58652 basesoc_ctrl_bus_errors[13]
.sym 58653 $abc$40744$n116
.sym 58654 $abc$40744$n3905
.sym 58655 $abc$40744$n3814
.sym 58661 basesoc_dat_w[7]
.sym 58664 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58665 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 58667 VexRiscv._zz_152_[12]
.sym 58670 $abc$40744$n3817
.sym 58671 basesoc_ctrl_storage[19]
.sym 58672 $abc$40744$n3814
.sym 58673 basesoc_ctrl_storage[27]
.sym 58676 VexRiscv._zz_290_[12]
.sym 58677 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 58679 VexRiscv._zz_152_[12]
.sym 58682 $abc$40744$n6058_1
.sym 58683 $abc$40744$n3905
.sym 58684 basesoc_ctrl_bus_errors[14]
.sym 58688 VexRiscv.decode_to_execute_RS2[12]
.sym 58689 VexRiscv._zz_153_
.sym 58690 VexRiscv._zz_42_[1]
.sym 58691 VexRiscv._zz_42_[0]
.sym 58694 basesoc_ctrl_bus_errors[30]
.sym 58695 $abc$40744$n3911
.sym 58696 $abc$40744$n6057
.sym 58697 $abc$40744$n6059
.sym 58698 $abc$40744$n2280
.sym 58699 clk12_$glb_clk
.sym 58700 sys_rst_$glb_sr
.sym 58701 $abc$40744$n4092
.sym 58702 $abc$40744$n4093_1
.sym 58703 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 58704 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 58705 basesoc_uart_phy_uart_clk_rxen
.sym 58706 VexRiscv._zz_293_[5]
.sym 58707 $abc$40744$n4139
.sym 58708 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 58709 VexRiscv._zz_42_[0]
.sym 58711 $abc$40744$n3228
.sym 58713 basesoc_ctrl_bus_errors[27]
.sym 58714 $abc$40744$n3911
.sym 58715 basesoc_ctrl_bus_errors[14]
.sym 58716 VexRiscv._zz_191_
.sym 58717 basesoc_dat_w[7]
.sym 58718 VexRiscv._zz_200_[3]
.sym 58719 $abc$40744$n4388_1
.sym 58720 $abc$40744$n7124
.sym 58721 VexRiscv._zz_35_[6]
.sym 58722 VexRiscv._zz_200_[3]
.sym 58723 VexRiscv._zz_288_[1]
.sym 58724 $abc$40744$n3744
.sym 58725 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 58726 VexRiscv._zz_288_[7]
.sym 58727 $abc$40744$n2276
.sym 58728 $abc$40744$n6040_1
.sym 58729 VexRiscv._zz_41_[4]
.sym 58730 $abc$40744$n4873_1
.sym 58731 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58732 $abc$40744$n5446
.sym 58733 $abc$40744$n4267_1
.sym 58734 VexRiscv._zz_130_[6]
.sym 58735 $abc$40744$n4267_1
.sym 58736 $abc$40744$n4132_1
.sym 58742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 58747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 58748 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 58749 VexRiscv._zz_288_[5]
.sym 58752 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 58753 VexRiscv._zz_41_[12]
.sym 58755 $abc$40744$n3729_1
.sym 58756 $abc$40744$n4074
.sym 58758 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 58762 VexRiscv._zz_130_[5]
.sym 58767 VexRiscv._zz_42_[0]
.sym 58770 VexRiscv._zz_42_[1]
.sym 58773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 58775 VexRiscv._zz_41_[12]
.sym 58777 $abc$40744$n3729_1
.sym 58778 $abc$40744$n4074
.sym 58782 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 58790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 58796 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 58799 VexRiscv._zz_130_[5]
.sym 58800 VexRiscv._zz_288_[5]
.sym 58801 VexRiscv._zz_42_[0]
.sym 58802 VexRiscv._zz_42_[1]
.sym 58808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 58814 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 58818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 58821 $abc$40744$n2586_$glb_ce
.sym 58822 clk12_$glb_clk
.sym 58824 $abc$40744$n6031
.sym 58825 basesoc_timer0_load_storage[6]
.sym 58826 $abc$40744$n4072
.sym 58827 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 58828 VexRiscv._zz_293_[9]
.sym 58829 basesoc_timer0_load_storage[7]
.sym 58830 VexRiscv._zz_293_[6]
.sym 58831 VexRiscv._zz_293_[12]
.sym 58832 $abc$40744$n4234
.sym 58834 VexRiscv._zz_152_[24]
.sym 58835 $abc$40744$n4234
.sym 58837 $abc$40744$n4139
.sym 58838 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 58839 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 58840 VexRiscv._zz_294_
.sym 58842 VexRiscv._zz_288_[0]
.sym 58843 $abc$40744$n3729_1
.sym 58845 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 58846 $abc$40744$n3795
.sym 58847 $abc$40744$n2266
.sym 58848 VexRiscv._zz_130_[5]
.sym 58849 VexRiscv._zz_288_[4]
.sym 58850 VexRiscv._zz_41_[26]
.sym 58851 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 58852 $abc$40744$n4133
.sym 58853 $abc$40744$n5004
.sym 58854 VexRiscv.decode_to_execute_RS2[24]
.sym 58855 VexRiscv.decode_to_execute_RS2[27]
.sym 58856 VexRiscv._zz_42_[1]
.sym 58857 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 58858 VexRiscv._zz_152_[10]
.sym 58859 VexRiscv._zz_288_[5]
.sym 58865 VexRiscv._zz_152_[10]
.sym 58867 $abc$40744$n3
.sym 58868 $abc$40744$n235
.sym 58869 $abc$40744$n4121
.sym 58870 $abc$40744$n4133
.sym 58871 VexRiscv._zz_193_
.sym 58872 VexRiscv._zz_42_[0]
.sym 58873 $abc$40744$n4084
.sym 58874 VexRiscv._zz_200_[4]
.sym 58875 VexRiscv._zz_287_[4]
.sym 58876 $abc$40744$n2251
.sym 58878 VexRiscv._zz_288_[6]
.sym 58879 $abc$40744$n4139
.sym 58881 $abc$40744$n3729_1
.sym 58882 VexRiscv._zz_42_[1]
.sym 58883 $abc$40744$n4144_1
.sym 58884 VexRiscv._zz_41_[5]
.sym 58885 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 58887 $abc$40744$n4137
.sym 58888 VexRiscv._zz_152_[4]
.sym 58889 VexRiscv._zz_44_[1]
.sym 58890 VexRiscv._zz_44_[0]
.sym 58891 VexRiscv._zz_41_[6]
.sym 58893 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 58894 VexRiscv._zz_130_[6]
.sym 58895 $abc$40744$n4141
.sym 58896 VexRiscv._zz_152_[18]
.sym 58898 VexRiscv._zz_130_[6]
.sym 58899 VexRiscv._zz_42_[1]
.sym 58900 VexRiscv._zz_288_[6]
.sym 58901 VexRiscv._zz_42_[0]
.sym 58904 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 58905 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 58906 $abc$40744$n235
.sym 58907 VexRiscv._zz_193_
.sym 58910 $abc$40744$n4121
.sym 58912 $abc$40744$n3729_1
.sym 58913 VexRiscv._zz_41_[5]
.sym 58916 VexRiscv._zz_152_[4]
.sym 58917 $abc$40744$n4137
.sym 58918 $abc$40744$n4133
.sym 58919 $abc$40744$n4144_1
.sym 58922 $abc$40744$n3729_1
.sym 58923 VexRiscv._zz_41_[6]
.sym 58925 $abc$40744$n4084
.sym 58929 $abc$40744$n3
.sym 58934 VexRiscv._zz_152_[18]
.sym 58935 $abc$40744$n4139
.sym 58936 VexRiscv._zz_152_[10]
.sym 58937 $abc$40744$n4141
.sym 58940 VexRiscv._zz_44_[1]
.sym 58941 VexRiscv._zz_44_[0]
.sym 58942 VexRiscv._zz_287_[4]
.sym 58943 VexRiscv._zz_200_[4]
.sym 58944 $abc$40744$n2251
.sym 58945 clk12_$glb_clk
.sym 58947 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 58948 $abc$40744$n6040_1
.sym 58949 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 58950 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 58951 $abc$40744$n6035
.sym 58952 $abc$40744$n4118_1
.sym 58953 VexRiscv._zz_152_[16]
.sym 58954 VexRiscv._zz_293_[15]
.sym 58955 $abc$40744$n4083
.sym 58956 basesoc_timer0_load_storage[7]
.sym 58959 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 58960 basesoc_ctrl_storage[2]
.sym 58961 VexRiscv._zz_200_[31]
.sym 58962 $abc$40744$n235
.sym 58963 VexRiscv._zz_171_[0]
.sym 58965 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 58966 VexRiscv._zz_41_[14]
.sym 58967 VexRiscv._zz_293_[14]
.sym 58968 $abc$40744$n2249
.sym 58969 $abc$40744$n4083
.sym 58970 VexRiscv._zz_41_[31]
.sym 58971 VexRiscv._zz_44_[1]
.sym 58972 VexRiscv._zz_194_[19]
.sym 58973 $abc$40744$n3749
.sym 58974 $abc$40744$n235
.sym 58975 VexRiscv._zz_44_[1]
.sym 58976 $abc$40744$n5093
.sym 58977 $abc$40744$n233
.sym 58978 $abc$40744$n3729_1
.sym 58979 VexRiscv._zz_49_[1]
.sym 58980 $abc$40744$n6032_1
.sym 58981 $abc$40744$n4235
.sym 58982 VexRiscv._zz_152_[4]
.sym 58988 $abc$40744$n4235
.sym 58990 $abc$40744$n3600
.sym 58991 VexRiscv._zz_294_
.sym 58992 $abc$40744$n3908_1
.sym 58994 basesoc_dat_w[3]
.sym 58995 $abc$40744$n3611_1
.sym 58998 grant
.sym 58999 $abc$40744$n2251
.sym 59000 basesoc_ctrl_bus_errors[22]
.sym 59001 $abc$40744$n4527
.sym 59002 $abc$40744$n4141
.sym 59003 $abc$40744$n4239_1
.sym 59004 $abc$40744$n3811
.sym 59005 VexRiscv._zz_152_[18]
.sym 59007 $abc$40744$n3727_1
.sym 59008 $abc$40744$n4234
.sym 59013 $abc$40744$n4236_1
.sym 59015 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 59016 $abc$40744$n110
.sym 59018 $abc$40744$n4526
.sym 59019 $abc$40744$n4069
.sym 59022 $abc$40744$n4141
.sym 59024 VexRiscv._zz_294_
.sym 59027 grant
.sym 59028 $abc$40744$n3600
.sym 59029 $abc$40744$n3611_1
.sym 59033 $abc$40744$n3811
.sym 59034 $abc$40744$n110
.sym 59035 $abc$40744$n3908_1
.sym 59036 basesoc_ctrl_bus_errors[22]
.sym 59039 VexRiscv._zz_294_
.sym 59040 $abc$40744$n4069
.sym 59047 basesoc_dat_w[3]
.sym 59051 $abc$40744$n4141
.sym 59052 $abc$40744$n4235
.sym 59053 VexRiscv._zz_152_[18]
.sym 59054 $abc$40744$n4234
.sym 59057 $abc$40744$n4527
.sym 59058 VexRiscv._zz_152_[18]
.sym 59059 $abc$40744$n4236_1
.sym 59060 $abc$40744$n4141
.sym 59063 $abc$40744$n4526
.sym 59064 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 59065 $abc$40744$n3727_1
.sym 59066 $abc$40744$n4239_1
.sym 59067 $abc$40744$n2251
.sym 59068 clk12_$glb_clk
.sym 59069 sys_rst_$glb_sr
.sym 59070 $abc$40744$n4122_1
.sym 59071 VexRiscv._zz_293_[26]
.sym 59072 $abc$40744$n4123
.sym 59073 $abc$40744$n4124_1
.sym 59074 VexRiscv._zz_293_[22]
.sym 59075 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 59076 $abc$40744$n4117
.sym 59077 VexRiscv._zz_293_[29]
.sym 59079 VexRiscv._zz_313_
.sym 59082 VexRiscv._zz_293_[18]
.sym 59083 VexRiscv._zz_152_[16]
.sym 59085 VexRiscv._zz_152_[11]
.sym 59086 basesoc_ctrl_bus_errors[19]
.sym 59087 VexRiscv._zz_294_
.sym 59088 VexRiscv._zz_152_[5]
.sym 59089 VexRiscv._zz_171_[1]
.sym 59090 $abc$40744$n8240
.sym 59091 $abc$40744$n3611_1
.sym 59092 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 59093 VexRiscv._zz_152_[5]
.sym 59094 VexRiscv._zz_153_
.sym 59095 VexRiscv.CsrPlugin_mepc[11]
.sym 59096 VexRiscv._zz_191_
.sym 59097 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 59098 VexRiscv._zz_152_[26]
.sym 59099 VexRiscv._zz_44_[0]
.sym 59100 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 59101 VexRiscv._zz_288_[9]
.sym 59102 $abc$40744$n110
.sym 59104 VexRiscv.CsrPlugin_hadException
.sym 59105 $abc$40744$n4525
.sym 59111 $abc$40744$n4729
.sym 59112 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 59113 $abc$40744$n4234
.sym 59115 VexRiscv._zz_44_[0]
.sym 59116 $abc$40744$n4236_1
.sym 59117 $abc$40744$n4180
.sym 59118 VexRiscv._zz_44_[0]
.sym 59119 VexRiscv._zz_288_[4]
.sym 59120 $abc$40744$n4134_1
.sym 59126 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 59128 VexRiscv.execute_LightShifterPlugin_isActive
.sym 59129 VexRiscv._zz_41_[29]
.sym 59131 VexRiscv._zz_44_[1]
.sym 59132 VexRiscv._zz_288_[6]
.sym 59135 $abc$40744$n4181
.sym 59137 VexRiscv._zz_200_[26]
.sym 59138 $abc$40744$n3729_1
.sym 59139 VexRiscv._zz_152_[29]
.sym 59140 VexRiscv._zz_200_[24]
.sym 59141 $abc$40744$n4235
.sym 59142 VexRiscv._zz_152_[22]
.sym 59144 $abc$40744$n4180
.sym 59145 $abc$40744$n4235
.sym 59146 $abc$40744$n4234
.sym 59147 VexRiscv._zz_152_[29]
.sym 59150 VexRiscv._zz_44_[0]
.sym 59151 VexRiscv._zz_200_[24]
.sym 59152 VexRiscv._zz_288_[4]
.sym 59153 VexRiscv._zz_44_[1]
.sym 59156 $abc$40744$n4134_1
.sym 59158 VexRiscv._zz_152_[22]
.sym 59162 VexRiscv._zz_152_[29]
.sym 59163 $abc$40744$n4729
.sym 59164 $abc$40744$n4236_1
.sym 59165 $abc$40744$n4180
.sym 59169 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 59174 VexRiscv.execute_LightShifterPlugin_isActive
.sym 59175 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 59176 VexRiscv._zz_152_[29]
.sym 59180 VexRiscv._zz_44_[1]
.sym 59181 VexRiscv._zz_200_[26]
.sym 59182 VexRiscv._zz_44_[0]
.sym 59183 VexRiscv._zz_288_[6]
.sym 59187 VexRiscv._zz_41_[29]
.sym 59188 $abc$40744$n4181
.sym 59189 $abc$40744$n3729_1
.sym 59190 $abc$40744$n2586_$glb_ce
.sym 59191 clk12_$glb_clk
.sym 59193 VexRiscv._zz_293_[25]
.sym 59194 $abc$40744$n5470_1
.sym 59195 $abc$40744$n4676_1
.sym 59196 $abc$40744$n4078
.sym 59197 $abc$40744$n5469
.sym 59198 VexRiscv._zz_152_[23]
.sym 59199 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 59200 VexRiscv._zz_152_[22]
.sym 59202 VexRiscv._zz_217_[30]
.sym 59203 VexRiscv.decode_to_execute_RS2[22]
.sym 59205 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 59206 $abc$40744$n4155
.sym 59207 $abc$40744$n4714_1
.sym 59209 VexRiscv._zz_152_[24]
.sym 59210 VexRiscv._zz_293_[29]
.sym 59211 VexRiscv._zz_79_[29]
.sym 59212 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 59213 $abc$40744$n4728
.sym 59214 VexRiscv._zz_44_[0]
.sym 59215 VexRiscv._zz_153_
.sym 59216 VexRiscv._zz_152_[27]
.sym 59217 VexRiscv._zz_35_[24]
.sym 59218 $abc$40744$n4873_1
.sym 59219 VexRiscv._zz_288_[7]
.sym 59220 VexRiscv._zz_152_[23]
.sym 59221 VexRiscv._zz_41_[4]
.sym 59222 VexRiscv._zz_153_
.sym 59223 VexRiscv._zz_200_[26]
.sym 59224 VexRiscv._zz_152_[22]
.sym 59225 $abc$40744$n4267_1
.sym 59226 VexRiscv._zz_200_[24]
.sym 59227 $abc$40744$n4382_1
.sym 59228 VexRiscv._zz_216_[18]
.sym 59234 $abc$40744$n4130_1
.sym 59236 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 59237 VexRiscv._zz_288_[7]
.sym 59239 VexRiscv._zz_41_[25]
.sym 59240 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 59246 VexRiscv._zz_153_
.sym 59247 VexRiscv._zz_42_[0]
.sym 59248 $abc$40744$n3729_1
.sym 59250 VexRiscv.decode_to_execute_RS2[25]
.sym 59251 VexRiscv._zz_339_
.sym 59253 VexRiscv._zz_44_[1]
.sym 59254 VexRiscv._zz_44_[0]
.sym 59255 VexRiscv.CsrPlugin_mepc[11]
.sym 59256 VexRiscv.decode_to_execute_RS2[22]
.sym 59257 VexRiscv._zz_41_[22]
.sym 59260 $abc$40744$n5004
.sym 59261 $abc$40744$n2647
.sym 59262 VexRiscv._zz_42_[1]
.sym 59263 $abc$40744$n4135
.sym 59265 VexRiscv._zz_200_[27]
.sym 59267 VexRiscv.decode_to_execute_RS2[25]
.sym 59268 VexRiscv._zz_153_
.sym 59269 VexRiscv._zz_42_[0]
.sym 59270 VexRiscv._zz_42_[1]
.sym 59273 $abc$40744$n3729_1
.sym 59275 VexRiscv._zz_41_[22]
.sym 59276 $abc$40744$n4135
.sym 59280 VexRiscv._zz_339_
.sym 59286 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 59291 $abc$40744$n4130_1
.sym 59292 VexRiscv._zz_41_[25]
.sym 59294 $abc$40744$n3729_1
.sym 59297 VexRiscv._zz_42_[1]
.sym 59298 VexRiscv._zz_42_[0]
.sym 59299 VexRiscv._zz_153_
.sym 59300 VexRiscv.decode_to_execute_RS2[22]
.sym 59303 VexRiscv._zz_200_[27]
.sym 59304 VexRiscv._zz_44_[1]
.sym 59305 VexRiscv._zz_44_[0]
.sym 59306 VexRiscv._zz_288_[7]
.sym 59309 VexRiscv.CsrPlugin_mepc[11]
.sym 59311 $abc$40744$n5004
.sym 59312 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 59313 $abc$40744$n2647
.sym 59314 clk12_$glb_clk
.sym 59316 $abc$40744$n4170_1
.sym 59317 $abc$40744$n4600_1
.sym 59318 $abc$40744$n4656_1
.sym 59319 $abc$40744$n4599_1
.sym 59320 $abc$40744$n4171
.sym 59321 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 59322 $abc$40744$n4655
.sym 59323 $abc$40744$n4657
.sym 59324 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 59325 VexRiscv._zz_152_[23]
.sym 59328 VexRiscv._zz_288_[10]
.sym 59329 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 59330 $abc$40744$n3638
.sym 59331 VexRiscv._zz_152_[28]
.sym 59332 VexRiscv._zz_41_[20]
.sym 59333 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 59334 $abc$40744$n3638
.sym 59335 VexRiscv._zz_152_[6]
.sym 59336 $abc$40744$n2565
.sym 59337 $abc$40744$n2633
.sym 59338 VexRiscv.CsrPlugin_mtval[11]
.sym 59339 VexRiscv._zz_217_[21]
.sym 59340 VexRiscv._zz_217_[18]
.sym 59341 VexRiscv._zz_200_[25]
.sym 59342 VexRiscv.decode_to_execute_RS2[27]
.sym 59343 VexRiscv._zz_194_[7]
.sym 59344 VexRiscv._zz_200_[23]
.sym 59345 $abc$40744$n4123
.sym 59346 $abc$40744$n5004
.sym 59347 VexRiscv._zz_193_
.sym 59348 VexRiscv._zz_42_[1]
.sym 59350 VexRiscv.decode_to_execute_RS2[24]
.sym 59351 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 59357 $abc$40744$n6675_1
.sym 59358 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 59361 $abc$40744$n4384
.sym 59363 $abc$40744$n4849_1
.sym 59365 VexRiscv.CsrPlugin_mepc[11]
.sym 59366 VexRiscv._zz_217_[18]
.sym 59367 VexRiscv._zz_164_[21]
.sym 59371 VexRiscv._zz_164_[18]
.sym 59375 VexRiscv.CsrPlugin_hadException
.sym 59376 $abc$40744$n4868
.sym 59377 VexRiscv._zz_217_[21]
.sym 59380 $abc$40744$n3638
.sym 59381 VexRiscv.CsrPlugin_mtval[29]
.sym 59382 VexRiscv._zz_216_[21]
.sym 59384 VexRiscv.CsrPlugin_mepc[29]
.sym 59385 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 59386 VexRiscv.CsrPlugin_mtval[11]
.sym 59387 $abc$40744$n4382_1
.sym 59388 VexRiscv._zz_216_[18]
.sym 59393 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 59396 $abc$40744$n4382_1
.sym 59397 $abc$40744$n4384
.sym 59398 VexRiscv.CsrPlugin_mepc[11]
.sym 59399 VexRiscv.CsrPlugin_mtval[11]
.sym 59402 $abc$40744$n6675_1
.sym 59403 VexRiscv._zz_164_[18]
.sym 59404 VexRiscv._zz_217_[18]
.sym 59408 VexRiscv._zz_164_[18]
.sym 59409 VexRiscv._zz_216_[18]
.sym 59410 $abc$40744$n4868
.sym 59414 VexRiscv.CsrPlugin_mepc[29]
.sym 59415 VexRiscv.CsrPlugin_mtval[29]
.sym 59416 $abc$40744$n4384
.sym 59417 $abc$40744$n4382_1
.sym 59420 VexRiscv._zz_164_[21]
.sym 59421 $abc$40744$n6675_1
.sym 59423 VexRiscv._zz_217_[21]
.sym 59426 VexRiscv._zz_216_[21]
.sym 59427 $abc$40744$n4868
.sym 59429 VexRiscv._zz_164_[21]
.sym 59432 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 59434 $abc$40744$n3638
.sym 59435 $abc$40744$n4849_1
.sym 59436 VexRiscv.CsrPlugin_hadException
.sym 59437 clk12_$glb_clk
.sym 59439 VexRiscv._zz_316_[7]
.sym 59440 VexRiscv._zz_200_[27]
.sym 59441 $abc$40744$n4622_1
.sym 59442 VexRiscv.decode_to_execute_RS2[24]
.sym 59443 VexRiscv._zz_200_[24]
.sym 59444 VexRiscv._zz_36_[25]
.sym 59445 $abc$40744$n4967
.sym 59446 VexRiscv.decode_to_execute_RS2[27]
.sym 59447 VexRiscv._zz_41_[1]
.sym 59448 $PACKER_VCC_NET
.sym 59451 $abc$40744$n4377_1
.sym 59452 VexRiscv._zz_152_[27]
.sym 59453 $abc$40744$n235
.sym 59454 VexRiscv.CsrPlugin_mip_MEIP
.sym 59455 $abc$40744$n3727_1
.sym 59456 $abc$40744$n4657
.sym 59458 $abc$40744$n4479_1
.sym 59459 $abc$40744$n4535
.sym 59461 $abc$40744$n6675_1
.sym 59462 basesoc_vexriscv_dbus_adr[21]
.sym 59464 $abc$40744$n4235
.sym 59465 $abc$40744$n233
.sym 59466 $abc$40744$n4658_1
.sym 59467 VexRiscv._zz_49_[1]
.sym 59468 $abc$40744$n4529
.sym 59469 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 59470 $abc$40744$n3749
.sym 59471 $abc$40744$n3729_1
.sym 59472 VexRiscv._zz_194_[19]
.sym 59473 $abc$40744$n3749
.sym 59474 VexRiscv._zz_200_[27]
.sym 59480 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 59482 $abc$40744$n2501
.sym 59484 VexRiscv._zz_318_[5]
.sym 59485 VexRiscv._zz_323_[0]
.sym 59489 $abc$40744$n57
.sym 59490 VexRiscv._zz_195_[6]
.sym 59492 VexRiscv._zz_318_[1]
.sym 59493 $abc$40744$n4265_1
.sym 59497 VexRiscv._zz_195_[2]
.sym 59498 VexRiscv._zz_194_[2]
.sym 59500 VexRiscv.execute_to_memory_IS_DIV
.sym 59501 VexRiscv.memory_arbitration_isValid
.sym 59503 $abc$40744$n2821
.sym 59504 $abc$40744$n4418_1
.sym 59505 $abc$40744$n4419_1
.sym 59506 $abc$40744$n3638
.sym 59508 VexRiscv._zz_194_[5]
.sym 59509 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 59513 $abc$40744$n4419_1
.sym 59515 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 59516 $abc$40744$n3638
.sym 59519 VexRiscv.memory_arbitration_isValid
.sym 59520 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 59521 $abc$40744$n4418_1
.sym 59522 VexRiscv.execute_to_memory_IS_DIV
.sym 59525 $abc$40744$n57
.sym 59526 $abc$40744$n2821
.sym 59531 $abc$40744$n2821
.sym 59537 VexRiscv._zz_318_[5]
.sym 59538 VexRiscv._zz_195_[6]
.sym 59539 $abc$40744$n4265_1
.sym 59543 VexRiscv._zz_323_[0]
.sym 59545 VexRiscv._zz_194_[5]
.sym 59549 $abc$40744$n4265_1
.sym 59550 VexRiscv._zz_318_[1]
.sym 59552 VexRiscv._zz_195_[2]
.sym 59555 VexRiscv._zz_323_[0]
.sym 59558 VexRiscv._zz_194_[2]
.sym 59559 $abc$40744$n2501
.sym 59560 clk12_$glb_clk
.sym 59561 sys_rst_$glb_sr
.sym 59562 VexRiscv._zz_200_[25]
.sym 59563 $abc$40744$n4419_1
.sym 59564 $abc$40744$n4400_1
.sym 59565 VexRiscv._zz_36_[24]
.sym 59566 $abc$40744$n6687_1
.sym 59567 VexRiscv._zz_316_[10]
.sym 59568 $abc$40744$n4979
.sym 59569 VexRiscv.decode_to_execute_RS2[25]
.sym 59574 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 59575 $abc$40744$n4384
.sym 59576 VexRiscv._zz_195_[3]
.sym 59577 VexRiscv.decode_to_execute_RS2[24]
.sym 59578 VexRiscv._zz_35_[12]
.sym 59579 $abc$40744$n4230_1
.sym 59581 VexRiscv._zz_323_[0]
.sym 59582 $abc$40744$n6672
.sym 59583 $abc$40744$n4968_1
.sym 59584 $abc$40744$n4230_1
.sym 59585 VexRiscv._zz_79_[24]
.sym 59587 VexRiscv.memory_arbitration_isValid
.sym 59588 $abc$40744$n7766
.sym 59589 VexRiscv.CsrPlugin_hadException
.sym 59590 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 59591 $abc$40744$n4243
.sym 59592 VexRiscv._zz_79_[23]
.sym 59593 VexRiscv.memory_arbitration_isValid
.sym 59594 VexRiscv._zz_195_[12]
.sym 59595 VexRiscv._zz_152_[26]
.sym 59597 $abc$40744$n4525
.sym 59603 VexRiscv._zz_49_[1]
.sym 59604 $abc$40744$n4525
.sym 59605 VexRiscv.CsrPlugin_hadException
.sym 59608 VexRiscv._zz_152_[21]
.sym 59610 VexRiscv._zz_152_[19]
.sym 59611 $abc$40744$n4155
.sym 59612 VexRiscv._zz_49_[0]
.sym 59617 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 59618 $abc$40744$n4069
.sym 59619 $abc$40744$n4523
.sym 59620 VexRiscv._zz_194_[12]
.sym 59623 VexRiscv._zz_323_[0]
.sym 59624 VexRiscv._zz_323_[0]
.sym 59625 VexRiscv._zz_194_[13]
.sym 59626 VexRiscv._zz_194_[9]
.sym 59627 VexRiscv._zz_49_[1]
.sym 59628 $abc$40744$n4529
.sym 59631 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59633 $abc$40744$n3749
.sym 59634 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 59636 VexRiscv._zz_49_[1]
.sym 59637 VexRiscv._zz_152_[21]
.sym 59638 VexRiscv._zz_49_[0]
.sym 59639 $abc$40744$n4155
.sym 59642 VexRiscv._zz_323_[0]
.sym 59645 VexRiscv._zz_194_[13]
.sym 59648 $abc$40744$n4529
.sym 59649 $abc$40744$n4525
.sym 59650 $abc$40744$n4523
.sym 59651 $abc$40744$n3749
.sym 59654 VexRiscv._zz_152_[19]
.sym 59655 VexRiscv._zz_49_[0]
.sym 59656 VexRiscv._zz_49_[1]
.sym 59657 $abc$40744$n4069
.sym 59660 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 59666 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59668 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 59673 VexRiscv._zz_323_[0]
.sym 59675 VexRiscv._zz_194_[9]
.sym 59678 VexRiscv._zz_194_[12]
.sym 59681 VexRiscv._zz_323_[0]
.sym 59682 VexRiscv.CsrPlugin_hadException
.sym 59683 clk12_$glb_clk
.sym 59685 $abc$40744$n4659
.sym 59686 $abc$40744$n4658_1
.sym 59687 $abc$40744$n4971_1
.sym 59688 $abc$40744$n4644_1
.sym 59689 VexRiscv._zz_200_[23]
.sym 59690 VexRiscv._zz_316_[19]
.sym 59691 VexRiscv._zz_35_[16]
.sym 59692 VexRiscv._zz_336_
.sym 59698 $abc$40744$n2647
.sym 59699 $abc$40744$n4265_1
.sym 59700 VexRiscv._zz_195_[9]
.sym 59701 VexRiscv._zz_316_[13]
.sym 59702 VexRiscv._zz_195_[4]
.sym 59703 VexRiscv._zz_201_[2]
.sym 59704 VexRiscv.memory_arbitration_isValid
.sym 59705 $abc$40744$n4582_1
.sym 59706 VexRiscv._zz_316_[11]
.sym 59707 VexRiscv._zz_318_[7]
.sym 59708 VexRiscv._zz_152_[27]
.sym 59710 $abc$40744$n4872
.sym 59711 $abc$40744$n4873_1
.sym 59712 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 59713 $abc$40744$n4267_1
.sym 59714 VexRiscv._zz_200_[26]
.sym 59718 $abc$40744$n4873_1
.sym 59719 VexRiscv.CsrPlugin_mepc[4]
.sym 59720 VexRiscv._zz_35_[24]
.sym 59728 VexRiscv._zz_36_[18]
.sym 59729 VexRiscv._zz_36_[24]
.sym 59733 VexRiscv._zz_194_[20]
.sym 59734 VexRiscv._zz_194_[21]
.sym 59736 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 59737 $abc$40744$n233
.sym 59738 VexRiscv._zz_194_[16]
.sym 59739 $abc$40744$n235
.sym 59740 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 59742 VexRiscv._zz_323_[0]
.sym 59743 VexRiscv._zz_323_[0]
.sym 59745 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 59747 VexRiscv._zz_194_[17]
.sym 59752 $abc$40744$n4239_1
.sym 59753 VexRiscv._zz_193_
.sym 59760 VexRiscv._zz_194_[16]
.sym 59761 VexRiscv._zz_323_[0]
.sym 59765 $abc$40744$n4239_1
.sym 59767 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 59772 VexRiscv._zz_323_[0]
.sym 59774 VexRiscv._zz_194_[21]
.sym 59777 VexRiscv._zz_36_[24]
.sym 59784 VexRiscv._zz_323_[0]
.sym 59786 VexRiscv._zz_194_[20]
.sym 59792 VexRiscv._zz_36_[18]
.sym 59795 $abc$40744$n235
.sym 59796 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 59797 VexRiscv._zz_193_
.sym 59798 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 59801 VexRiscv._zz_194_[17]
.sym 59803 VexRiscv._zz_323_[0]
.sym 59805 $abc$40744$n233
.sym 59806 clk12_$glb_clk
.sym 59808 $abc$40744$n6688_1
.sym 59809 VexRiscv.CsrPlugin_mepc[7]
.sym 59810 $abc$40744$n5330_1
.sym 59811 VexRiscv.CsrPlugin_mepc[4]
.sym 59812 VexRiscv._zz_35_[25]
.sym 59813 $abc$40744$n4615_1
.sym 59814 $abc$40744$n4963
.sym 59815 $abc$40744$n4619_1
.sym 59816 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 59820 VexRiscv._zz_316_[16]
.sym 59821 VexRiscv._zz_35_[16]
.sym 59822 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 59823 VexRiscv.CsrPlugin_mtval[26]
.sym 59824 $abc$40744$n4292
.sym 59825 $abc$40744$n4645
.sym 59826 $abc$40744$n3794
.sym 59827 $abc$40744$n4659
.sym 59828 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 59829 VexRiscv._zz_35_[26]
.sym 59830 VexRiscv._zz_316_[20]
.sym 59831 VexRiscv._zz_255_[1]
.sym 59833 $abc$40744$n4671
.sym 59834 $abc$40744$n233
.sym 59836 VexRiscv._zz_200_[23]
.sym 59838 $abc$40744$n4265_1
.sym 59839 VexRiscv._zz_193_
.sym 59840 VexRiscv._zz_150_
.sym 59841 $abc$40744$n5452
.sym 59843 VexRiscv.CsrPlugin_mepc[7]
.sym 59849 $abc$40744$n4613_1
.sym 59851 VexRiscv._zz_161_
.sym 59852 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 59854 VexRiscv._zz_36_[23]
.sym 59855 $abc$40744$n4546
.sym 59856 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 59857 $abc$40744$n3727_1
.sym 59858 $abc$40744$n4547
.sym 59860 $abc$40744$n4479_1
.sym 59864 $abc$40744$n4261_1
.sym 59866 VexRiscv._zz_150_
.sym 59867 VexRiscv._zz_323_[0]
.sym 59868 VexRiscv.execute_LightShifterPlugin_isActive
.sym 59870 $abc$40744$n4615_1
.sym 59871 VexRiscv._zz_152_[24]
.sym 59872 $abc$40744$n4234
.sym 59875 $abc$40744$n3749
.sym 59876 $abc$40744$n233
.sym 59877 VexRiscv._zz_194_[25]
.sym 59879 $abc$40744$n4607_1
.sym 59880 VexRiscv._zz_194_[26]
.sym 59882 VexRiscv._zz_152_[24]
.sym 59883 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 59885 VexRiscv.execute_LightShifterPlugin_isActive
.sym 59889 VexRiscv._zz_161_
.sym 59890 VexRiscv._zz_150_
.sym 59895 VexRiscv._zz_36_[23]
.sym 59900 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 59901 $abc$40744$n4479_1
.sym 59902 $abc$40744$n4607_1
.sym 59903 $abc$40744$n4261_1
.sym 59906 VexRiscv._zz_323_[0]
.sym 59907 VexRiscv._zz_194_[25]
.sym 59912 $abc$40744$n4615_1
.sym 59913 $abc$40744$n4613_1
.sym 59914 $abc$40744$n3749
.sym 59918 $abc$40744$n4546
.sym 59919 $abc$40744$n4234
.sym 59920 $abc$40744$n4547
.sym 59921 $abc$40744$n3727_1
.sym 59925 VexRiscv._zz_194_[26]
.sym 59927 VexRiscv._zz_323_[0]
.sym 59928 $abc$40744$n233
.sym 59929 clk12_$glb_clk
.sym 59931 $abc$40744$n4580_1
.sym 59932 VexRiscv._zz_36_[26]
.sym 59933 VexRiscv._zz_200_[26]
.sym 59934 VexRiscv._zz_200_[22]
.sym 59935 VexRiscv._zz_36_[22]
.sym 59936 $abc$40744$n4579_1
.sym 59937 VexRiscv.decode_to_execute_RS2[23]
.sym 59938 VexRiscv.decode_to_execute_RS2[26]
.sym 59943 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 59944 basesoc_dat_w[1]
.sym 59946 VexRiscv._zz_195_[18]
.sym 59948 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 59949 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 59950 $abc$40744$n2821
.sym 59951 VexRiscv._zz_79_[23]
.sym 59952 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 59953 $abc$40744$n4613_1
.sym 59954 $abc$40744$n4616_1
.sym 59956 $abc$40744$n2644
.sym 59957 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 59958 $abc$40744$n4579_1
.sym 59961 $abc$40744$n3749
.sym 59962 $abc$40744$n233
.sym 59963 $abc$40744$n3749
.sym 59964 $abc$40744$n4580_1
.sym 59965 $abc$40744$n8241
.sym 59966 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 59973 VexRiscv._zz_323_[0]
.sym 59974 $abc$40744$n4948
.sym 59977 VexRiscv._zz_152_[21]
.sym 59978 $abc$40744$n4545
.sym 59979 $abc$40744$n4543
.sym 59980 $abc$40744$n4872
.sym 59985 $abc$40744$n4267_1
.sym 59986 $abc$40744$n4532
.sym 59987 VexRiscv._zz_194_[27]
.sym 59988 $abc$40744$n4873_1
.sym 59989 $abc$40744$n3749
.sym 59991 $abc$40744$n4586_1
.sym 59992 $abc$40744$n4541
.sym 59994 VexRiscv._zz_35_[19]
.sym 59995 VexRiscv._zz_36_[19]
.sym 59996 VexRiscv.execute_LightShifterPlugin_isActive
.sym 59997 VexRiscv._zz_194_[31]
.sym 59999 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 60000 VexRiscv._zz_36_[22]
.sym 60002 $abc$40744$n4947_1
.sym 60005 $abc$40744$n4873_1
.sym 60006 $abc$40744$n4947_1
.sym 60008 VexRiscv._zz_36_[19]
.sym 60011 $abc$40744$n4532
.sym 60013 VexRiscv._zz_36_[19]
.sym 60014 $abc$40744$n4267_1
.sym 60017 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 60018 VexRiscv._zz_152_[21]
.sym 60020 VexRiscv.execute_LightShifterPlugin_isActive
.sym 60023 VexRiscv._zz_323_[0]
.sym 60026 VexRiscv._zz_194_[31]
.sym 60029 VexRiscv._zz_194_[27]
.sym 60030 VexRiscv._zz_323_[0]
.sym 60035 VexRiscv._zz_36_[22]
.sym 60037 $abc$40744$n4586_1
.sym 60038 $abc$40744$n4267_1
.sym 60041 $abc$40744$n4948
.sym 60042 $abc$40744$n4872
.sym 60043 VexRiscv._zz_35_[19]
.sym 60047 $abc$40744$n4543
.sym 60048 $abc$40744$n4545
.sym 60049 $abc$40744$n3749
.sym 60050 $abc$40744$n4541
.sym 60051 $abc$40744$n2586_$glb_ce
.sym 60052 clk12_$glb_clk
.sym 60054 $abc$40744$n5324_1
.sym 60055 $abc$40744$n4650_1
.sym 60056 $abc$40744$n4593_1
.sym 60057 $abc$40744$n4592_1
.sym 60058 $abc$40744$n4651
.sym 60059 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 60060 VexRiscv._zz_35_[22]
.sym 60061 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 60068 VexRiscv._zz_171_[1]
.sym 60069 $abc$40744$n4677
.sym 60070 $abc$40744$n4948
.sym 60073 VexRiscv.CsrPlugin_mtval[22]
.sym 60074 $abc$40744$n4595_1
.sym 60075 $abc$40744$n4543
.sym 60076 VexRiscv._zz_318_[31]
.sym 60077 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 60079 VexRiscv._zz_195_[26]
.sym 60080 VexRiscv._zz_200_[22]
.sym 60081 VexRiscv._zz_316_[31]
.sym 60082 $abc$40744$n4243
.sym 60083 VexRiscv._zz_35_[22]
.sym 60084 VexRiscv._zz_195_[25]
.sym 60087 VexRiscv.memory_arbitration_isValid
.sym 60095 VexRiscv._zz_41_[14]
.sym 60098 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 60099 $abc$40744$n3638
.sym 60100 VexRiscv.execute_to_memory_IS_DIV
.sym 60102 VexRiscv._zz_36_[19]
.sym 60105 $abc$40744$n4265_1
.sym 60106 $abc$40744$n233
.sym 60107 VexRiscv._zz_36_[22]
.sym 60109 VexRiscv._zz_318_[24]
.sym 60110 VexRiscv._zz_195_[25]
.sym 60111 VexRiscv.memory_arbitration_isValid
.sym 60116 VexRiscv._zz_41_[12]
.sym 60118 VexRiscv._zz_41_[3]
.sym 60119 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 60120 $abc$40744$n4628_1
.sym 60121 $abc$40744$n4629_1
.sym 60129 VexRiscv._zz_41_[12]
.sym 60134 $abc$40744$n4629_1
.sym 60135 $abc$40744$n3638
.sym 60136 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 60141 $abc$40744$n4265_1
.sym 60142 VexRiscv._zz_195_[25]
.sym 60143 VexRiscv._zz_318_[24]
.sym 60146 VexRiscv.execute_to_memory_IS_DIV
.sym 60147 VexRiscv.memory_arbitration_isValid
.sym 60148 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 60149 $abc$40744$n4628_1
.sym 60152 VexRiscv._zz_41_[14]
.sym 60158 VexRiscv._zz_41_[3]
.sym 60165 VexRiscv._zz_36_[19]
.sym 60172 VexRiscv._zz_36_[22]
.sym 60174 $abc$40744$n233
.sym 60175 clk12_$glb_clk
.sym 60183 VexRiscv.lastStagePc[4]
.sym 60186 $abc$40744$n3228
.sym 60189 VexRiscv._zz_41_[14]
.sym 60190 $abc$40744$n57
.sym 60191 $abc$40744$n4265_1
.sym 60193 VexRiscv._zz_195_[29]
.sym 60194 $abc$40744$n3983
.sym 60195 VexRiscv._zz_195_[23]
.sym 60198 user_btn2
.sym 60199 VexRiscv._zz_152_[20]
.sym 60204 VexRiscv._zz_35_[24]
.sym 60210 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 60218 $abc$40744$n6692
.sym 60220 $abc$40744$n2466
.sym 60240 $abc$40744$n6678
.sym 60248 user_btn0
.sym 60288 user_btn0
.sym 60289 $abc$40744$n6692
.sym 60294 $abc$40744$n6678
.sym 60295 user_btn0
.sym 60297 $abc$40744$n2466
.sym 60298 clk12_$glb_clk
.sym 60299 sys_rst_$glb_sr
.sym 60308 $abc$40744$n6692
.sym 60310 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 60314 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 60318 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 60330 user_btn0
.sym 60374 serial_tx
.sym 60383 serial_tx
.sym 60400 $abc$40744$n5919_1
.sym 60402 $abc$40744$n6138_1
.sym 60403 basesoc_timer0_value[1]
.sym 60404 $abc$40744$n6136
.sym 60405 $abc$40744$n2454
.sym 60406 $abc$40744$n6705
.sym 60410 basesoc_timer0_load_storage[23]
.sym 60412 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 60413 basesoc_timer0_load_storage[6]
.sym 60420 $abc$40744$n3691
.sym 60421 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 60422 $abc$40744$n3635_1
.sym 60423 $abc$40744$n3714_1
.sym 60431 serial_tx
.sym 60441 basesoc_dat_w[1]
.sym 60443 $abc$40744$n2424
.sym 60449 basesoc_dat_w[5]
.sym 60452 basesoc_dat_w[3]
.sym 60457 basesoc_ctrl_reset_reset_r
.sym 60477 basesoc_dat_w[5]
.sym 60486 basesoc_ctrl_reset_reset_r
.sym 60505 basesoc_dat_w[3]
.sym 60512 basesoc_dat_w[1]
.sym 60520 $abc$40744$n2424
.sym 60521 clk12_$glb_clk
.sym 60522 sys_rst_$glb_sr
.sym 60523 user_btn_n
.sym 60527 basesoc_timer0_load_storage[18]
.sym 60528 basesoc_timer0_load_storage[22]
.sym 60532 basesoc_timer0_load_storage[19]
.sym 60534 basesoc_timer0_load_storage[16]
.sym 60537 VexRiscv.decode_to_execute_IS_CSR
.sym 60538 $abc$40744$n5576_1
.sym 60540 basesoc_timer0_reload_storage[0]
.sym 60542 basesoc_dat_w[3]
.sym 60543 $abc$40744$n3904_1
.sym 60545 $abc$40744$n2511
.sym 60546 basesoc_timer0_reload_storage[1]
.sym 60548 basesoc_timer0_reload_storage[7]
.sym 60549 basesoc_dat_w[1]
.sym 60550 $abc$40744$n6324_1
.sym 60558 sys_rst
.sym 60559 user_btn_n
.sym 60560 basesoc_timer0_value_status[0]
.sym 60562 $abc$40744$n2430
.sym 60569 array_muxed0[10]
.sym 60573 array_muxed0[13]
.sym 60575 $abc$40744$n5920_1
.sym 60579 $abc$40744$n2442
.sym 60581 basesoc_timer0_en_storage
.sym 60582 basesoc_timer0_load_storage[0]
.sym 60583 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 60586 $abc$40744$n5924_1
.sym 60589 basesoc_timer0_load_storage[16]
.sym 60590 basesoc_dat_w[5]
.sym 60591 basesoc_timer0_en_storage
.sym 60593 $abc$40744$n5982_1
.sym 60605 $abc$40744$n5995
.sym 60606 $abc$40744$n5998_1
.sym 60607 basesoc_timer0_en_storage
.sym 60609 basesoc_timer0_load_storage[3]
.sym 60611 $abc$40744$n5992_1
.sym 60612 $abc$40744$n6142
.sym 60613 basesoc_timer0_en_storage
.sym 60614 basesoc_timer0_load_storage[0]
.sym 60615 basesoc_timer0_load_storage[15]
.sym 60616 basesoc_timer0_value_status[0]
.sym 60617 $abc$40744$n6136
.sym 60619 $abc$40744$n6166
.sym 60621 array_muxed1[5]
.sym 60622 $abc$40744$n5925_1
.sym 60624 basesoc_timer0_eventmanager_status_w
.sym 60625 $abc$40744$n3900_1
.sym 60627 $abc$40744$n6750
.sym 60629 basesoc_timer0_reload_storage[15]
.sym 60633 $abc$40744$n3895
.sym 60635 basesoc_timer0_load_storage[16]
.sym 60638 array_muxed1[5]
.sym 60649 basesoc_timer0_en_storage
.sym 60650 $abc$40744$n6142
.sym 60652 basesoc_timer0_load_storage[3]
.sym 60655 basesoc_timer0_en_storage
.sym 60657 basesoc_timer0_load_storage[0]
.sym 60658 $abc$40744$n6136
.sym 60661 $abc$40744$n6166
.sym 60663 basesoc_timer0_load_storage[15]
.sym 60664 basesoc_timer0_en_storage
.sym 60667 $abc$40744$n5992_1
.sym 60668 $abc$40744$n3895
.sym 60669 $abc$40744$n5995
.sym 60670 $abc$40744$n5998_1
.sym 60673 basesoc_timer0_load_storage[16]
.sym 60674 basesoc_timer0_value_status[0]
.sym 60675 $abc$40744$n5925_1
.sym 60676 $abc$40744$n3900_1
.sym 60680 basesoc_timer0_reload_storage[15]
.sym 60681 $abc$40744$n6750
.sym 60682 basesoc_timer0_eventmanager_status_w
.sym 60684 clk12_$glb_clk
.sym 60685 sys_rst_$glb_sr
.sym 60686 $abc$40744$n6825_1
.sym 60687 $abc$40744$n3917
.sym 60688 $abc$40744$n5931_1
.sym 60689 $abc$40744$n5920_1
.sym 60690 $abc$40744$n6162_1
.sym 60691 $abc$40744$n2442
.sym 60692 $abc$40744$n2426
.sym 60693 basesoc_timer0_value[13]
.sym 60696 VexRiscv._zz_195_[13]
.sym 60697 spiflash_bus_dat_r[27]
.sym 60698 basesoc_dat_w[5]
.sym 60699 basesoc_dat_w[6]
.sym 60700 basesoc_dat_w[6]
.sym 60701 basesoc_timer0_load_storage[15]
.sym 60702 array_muxed0[1]
.sym 60704 basesoc_dat_w[2]
.sym 60705 basesoc_timer0_value[8]
.sym 60706 basesoc_timer0_reload_storage[7]
.sym 60707 basesoc_dat_w[3]
.sym 60708 basesoc_dat_w[2]
.sym 60709 basesoc_uart_phy_rx
.sym 60710 basesoc_timer0_en_storage
.sym 60711 basesoc_timer0_value[3]
.sym 60712 basesoc_timer0_value[24]
.sym 60713 $abc$40744$n2442
.sym 60714 array_muxed1[0]
.sym 60715 basesoc_timer0_reload_storage[15]
.sym 60717 basesoc_timer0_value_status[16]
.sym 60719 $abc$40744$n3895
.sym 60720 $abc$40744$n6656
.sym 60729 basesoc_timer0_value[3]
.sym 60731 basesoc_timer0_value[15]
.sym 60737 $abc$40744$n5925_1
.sym 60740 basesoc_timer0_value[28]
.sym 60741 $abc$40744$n5999
.sym 60742 basesoc_timer0_value_status[15]
.sym 60743 basesoc_timer0_value_status[13]
.sym 60745 $abc$40744$n2442
.sym 60747 basesoc_timer0_value[5]
.sym 60748 basesoc_timer0_value_status[5]
.sym 60751 basesoc_timer0_value[27]
.sym 60754 $abc$40744$n5920_1
.sym 60758 basesoc_timer0_value[13]
.sym 60762 basesoc_timer0_value[13]
.sym 60766 basesoc_timer0_value[27]
.sym 60772 basesoc_timer0_value_status[15]
.sym 60773 $abc$40744$n5999
.sym 60774 $abc$40744$n5920_1
.sym 60778 basesoc_timer0_value_status[5]
.sym 60779 $abc$40744$n5920_1
.sym 60780 $abc$40744$n5925_1
.sym 60781 basesoc_timer0_value_status[13]
.sym 60784 basesoc_timer0_value[28]
.sym 60791 basesoc_timer0_value[5]
.sym 60796 basesoc_timer0_value[3]
.sym 60803 basesoc_timer0_value[15]
.sym 60806 $abc$40744$n2442
.sym 60807 clk12_$glb_clk
.sym 60808 sys_rst_$glb_sr
.sym 60809 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 60810 $abc$40744$n6827_1
.sym 60811 $abc$40744$n6783_1
.sym 60812 $abc$40744$n6152
.sym 60813 $abc$40744$n6781
.sym 60814 $abc$40744$n6823_1
.sym 60815 $abc$40744$n6826_1
.sym 60816 basesoc_timer0_value[24]
.sym 60817 array_muxed0[6]
.sym 60819 $abc$40744$n4266_1
.sym 60820 array_muxed0[6]
.sym 60821 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 60822 $abc$40744$n2426
.sym 60823 basesoc_adr[4]
.sym 60824 $abc$40744$n3818
.sym 60827 basesoc_dat_w[3]
.sym 60828 $abc$40744$n3894_1
.sym 60831 array_muxed0[8]
.sym 60832 $abc$40744$n6455_1
.sym 60833 $abc$40744$n3908_1
.sym 60834 $abc$40744$n2430
.sym 60835 $abc$40744$n3907
.sym 60836 basesoc_timer0_eventmanager_pending_w
.sym 60837 $abc$40744$n4723
.sym 60838 $abc$40744$n5552_1
.sym 60839 $abc$40744$n2278
.sym 60840 basesoc_timer0_load_storage[25]
.sym 60841 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 60842 basesoc_bus_wishbone_dat_r[4]
.sym 60843 basesoc_adr[2]
.sym 60844 basesoc_adr[0]
.sym 60850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 60851 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 60852 $abc$40744$n3840_1
.sym 60855 $abc$40744$n3907
.sym 60857 $abc$40744$n3815
.sym 60859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 60860 basesoc_adr[4]
.sym 60862 VexRiscv._zz_136_[15]
.sym 60863 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 60864 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 60865 basesoc_we
.sym 60867 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 60868 $abc$40744$n3907
.sym 60870 basesoc_timer0_load_storage[23]
.sym 60871 basesoc_timer0_reload_storage[15]
.sym 60873 basesoc_timer0_reload_storage[8]
.sym 60874 sys_rst
.sym 60877 basesoc_timer0_value_status[16]
.sym 60878 $abc$40744$n5923_1
.sym 60879 $abc$40744$n3900_1
.sym 60880 $abc$40744$n3908_1
.sym 60884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 60886 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 60889 VexRiscv._zz_136_[15]
.sym 60895 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 60896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 60897 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 60898 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 60901 basesoc_timer0_reload_storage[8]
.sym 60902 $abc$40744$n3907
.sym 60903 $abc$40744$n5923_1
.sym 60904 basesoc_timer0_value_status[16]
.sym 60907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 60908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 60909 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 60910 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 60913 basesoc_adr[4]
.sym 60915 $abc$40744$n3908_1
.sym 60919 basesoc_timer0_load_storage[23]
.sym 60920 $abc$40744$n3907
.sym 60921 $abc$40744$n3900_1
.sym 60922 basesoc_timer0_reload_storage[15]
.sym 60925 $abc$40744$n3815
.sym 60926 basesoc_we
.sym 60927 sys_rst
.sym 60928 $abc$40744$n3840_1
.sym 60929 $abc$40744$n2586_$glb_ce
.sym 60930 clk12_$glb_clk
.sym 60932 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 60933 $abc$40744$n3869
.sym 60934 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 60935 csrbankarray_sel_r
.sym 60936 $abc$40744$n3895
.sym 60937 basesoc_adr[9]
.sym 60938 $abc$40744$n3908_1
.sym 60939 basesoc_adr[10]
.sym 60941 basesoc_dat_w[7]
.sym 60942 basesoc_dat_w[7]
.sym 60943 $abc$40744$n4872
.sym 60944 basesoc_timer0_en_storage
.sym 60945 basesoc_timer0_eventmanager_status_w
.sym 60946 $abc$40744$n3840_1
.sym 60947 $abc$40744$n6152
.sym 60948 basesoc_adr[4]
.sym 60950 basesoc_uart_tx_fifo_do_read
.sym 60951 user_btn1
.sym 60952 basesoc_dat_w[7]
.sym 60953 basesoc_ctrl_reset_reset_r
.sym 60955 basesoc_uart_phy_rx_reg[6]
.sym 60956 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 60957 basesoc_timer0_reload_storage[15]
.sym 60958 $abc$40744$n5620_1
.sym 60959 basesoc_timer0_reload_storage[8]
.sym 60960 sys_rst
.sym 60961 basesoc_bus_wishbone_dat_r[5]
.sym 60962 VexRiscv._zz_136_[25]
.sym 60963 basesoc_timer0_reload_storage[10]
.sym 60964 array_muxed0[10]
.sym 60965 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 60966 basesoc_timer0_eventmanager_storage
.sym 60976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 60979 basesoc_uart_phy_storage[24]
.sym 60980 $abc$40744$n126
.sym 60981 basesoc_adr[1]
.sym 60983 VexRiscv._zz_321_
.sym 60984 $abc$40744$n5620_1
.sym 60985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 60986 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 60989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 60992 $abc$40744$n6656
.sym 60994 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 60995 $abc$40744$n5575
.sym 60997 $abc$40744$n5576_1
.sym 60998 $abc$40744$n5552_1
.sym 60999 $abc$40744$n5621
.sym 61002 $abc$40744$n5551
.sym 61004 basesoc_adr[0]
.sym 61007 $abc$40744$n5621
.sym 61008 $abc$40744$n5620_1
.sym 61009 VexRiscv._zz_321_
.sym 61012 $abc$40744$n5576_1
.sym 61014 VexRiscv._zz_321_
.sym 61015 $abc$40744$n5575
.sym 61018 $abc$40744$n5551
.sym 61020 $abc$40744$n5552_1
.sym 61021 VexRiscv._zz_321_
.sym 61024 $abc$40744$n6656
.sym 61026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 61030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 61032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 61036 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 61037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61038 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 61039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61042 basesoc_adr[0]
.sym 61043 basesoc_adr[1]
.sym 61044 basesoc_uart_phy_storage[24]
.sym 61045 $abc$40744$n126
.sym 61048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 61050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 61053 clk12_$glb_clk
.sym 61054 $abc$40744$n233_$glb_sr
.sym 61055 $abc$40744$n6443
.sym 61056 $abc$40744$n2434
.sym 61057 $abc$40744$n3792
.sym 61058 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 61059 basesoc_bus_wishbone_dat_r[4]
.sym 61060 basesoc_adr[0]
.sym 61061 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 61062 $abc$40744$n6429
.sym 61065 $abc$40744$n4267_1
.sym 61066 $abc$40744$n6037
.sym 61067 basesoc_adr[1]
.sym 61068 $abc$40744$n3908_1
.sym 61069 $abc$40744$n3936
.sym 61070 csrbankarray_sel_r
.sym 61071 basesoc_uart_tx_fifo_consume[3]
.sym 61072 basesoc_uart_phy_rx_reg[6]
.sym 61073 array_muxed1[5]
.sym 61074 basesoc_dat_w[1]
.sym 61075 $abc$40744$n3795
.sym 61076 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 61077 $abc$40744$n3794
.sym 61078 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 61079 $abc$40744$n2586
.sym 61080 VexRiscv._zz_195_[5]
.sym 61081 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 61082 basesoc_uart_phy_rx_reg[5]
.sym 61083 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 61085 VexRiscv._zz_289_[2]
.sym 61087 VexRiscv._zz_289_[4]
.sym 61088 VexRiscv._zz_313_
.sym 61089 VexRiscv._zz_289_[0]
.sym 61090 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 61096 basesoc_uart_phy_rx_busy
.sym 61097 $abc$40744$n4377
.sym 61098 $abc$40744$n5891_1
.sym 61099 $abc$40744$n6041
.sym 61100 $abc$40744$n5875
.sym 61101 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 61102 $abc$40744$n5876
.sym 61103 $abc$40744$n6428
.sym 61104 $abc$40744$n5890_1
.sym 61106 $abc$40744$n3795
.sym 61107 csrbankarray_sel_r
.sym 61108 $abc$40744$n4723
.sym 61109 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 61110 $abc$40744$n6446
.sym 61111 $abc$40744$n6428
.sym 61114 $abc$40744$n6426
.sym 61115 $abc$40744$n6906
.sym 61118 $abc$40744$n4379
.sym 61119 $abc$40744$n6429
.sym 61122 $abc$40744$n3840_1
.sym 61124 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 61126 basesoc_uart_phy_storage[0]
.sym 61127 $abc$40744$n6037
.sym 61129 $abc$40744$n6428
.sym 61130 $abc$40744$n6446
.sym 61131 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 61132 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 61135 $abc$40744$n3795
.sym 61137 $abc$40744$n6041
.sym 61138 $abc$40744$n6037
.sym 61141 $abc$40744$n6426
.sym 61142 $abc$40744$n6429
.sym 61144 $abc$40744$n6428
.sym 61147 basesoc_uart_phy_storage[0]
.sym 61149 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 61153 $abc$40744$n5891_1
.sym 61154 $abc$40744$n5890_1
.sym 61156 $abc$40744$n3840_1
.sym 61159 $abc$40744$n6906
.sym 61160 basesoc_uart_phy_rx_busy
.sym 61165 $abc$40744$n5876
.sym 61166 $abc$40744$n3840_1
.sym 61167 $abc$40744$n5875
.sym 61171 $abc$40744$n4377
.sym 61172 $abc$40744$n4379
.sym 61173 $abc$40744$n4723
.sym 61174 csrbankarray_sel_r
.sym 61176 clk12_$glb_clk
.sym 61177 sys_rst_$glb_sr
.sym 61178 basesoc_timer0_reload_storage[15]
.sym 61179 basesoc_timer0_reload_storage[12]
.sym 61180 $abc$40744$n6426
.sym 61181 basesoc_timer0_reload_storage[10]
.sym 61182 basesoc_timer0_reload_storage[11]
.sym 61183 $abc$40744$n6427
.sym 61184 basesoc_timer0_reload_storage[14]
.sym 61185 $abc$40744$n2440
.sym 61188 $abc$40744$n233
.sym 61189 $abc$40744$n5071
.sym 61190 basesoc_adr[3]
.sym 61191 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 61192 $abc$40744$n3793
.sym 61193 $abc$40744$n6041
.sym 61195 $abc$40744$n8240
.sym 61196 array_muxed1[10]
.sym 61197 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 61198 basesoc_uart_phy_rx
.sym 61199 $abc$40744$n6080_1
.sym 61200 basesoc_uart_phy_rx_busy
.sym 61201 $abc$40744$n3792
.sym 61202 $abc$40744$n3783
.sym 61203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 61204 $abc$40744$n4379
.sym 61206 $abc$40744$n3868_1
.sym 61207 basesoc_timer0_reload_storage[14]
.sym 61208 basesoc_adr[0]
.sym 61209 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 61210 $abc$40744$n3795
.sym 61211 basesoc_timer0_reload_storage[15]
.sym 61213 $abc$40744$n233
.sym 61219 VexRiscv._zz_195_[28]
.sym 61221 $abc$40744$n4377
.sym 61222 $abc$40744$n4379
.sym 61224 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 61226 $abc$40744$n6437
.sym 61227 VexRiscv._zz_195_[29]
.sym 61228 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 61230 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61235 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 61237 $abc$40744$n233
.sym 61240 csrbankarray_sel_r
.sym 61242 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 61244 $abc$40744$n4723
.sym 61245 VexRiscv._zz_289_[2]
.sym 61246 $abc$40744$n3714_1
.sym 61247 VexRiscv._zz_289_[4]
.sym 61248 VexRiscv._zz_313_
.sym 61249 VexRiscv._zz_289_[0]
.sym 61253 VexRiscv._zz_289_[0]
.sym 61259 VexRiscv._zz_195_[28]
.sym 61260 VexRiscv._zz_195_[29]
.sym 61261 VexRiscv._zz_313_
.sym 61265 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 61270 VexRiscv._zz_289_[2]
.sym 61276 $abc$40744$n3714_1
.sym 61277 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61278 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61284 VexRiscv._zz_289_[4]
.sym 61288 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 61289 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 61290 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 61291 $abc$40744$n6437
.sym 61294 csrbankarray_sel_r
.sym 61295 $abc$40744$n4723
.sym 61296 $abc$40744$n4379
.sym 61297 $abc$40744$n4377
.sym 61298 $abc$40744$n233
.sym 61299 clk12_$glb_clk
.sym 61301 $abc$40744$n190
.sym 61302 $abc$40744$n3755
.sym 61303 $abc$40744$n3753
.sym 61304 $abc$40744$n194
.sym 61305 $abc$40744$n192
.sym 61306 $abc$40744$n196
.sym 61307 $abc$40744$n3765
.sym 61308 $abc$40744$n198
.sym 61309 array_muxed0[12]
.sym 61311 $abc$40744$n4873_1
.sym 61313 $abc$40744$n3722_1
.sym 61314 basesoc_dat_w[4]
.sym 61315 basesoc_dat_w[7]
.sym 61316 basesoc_timer0_reload_storage[10]
.sym 61317 basesoc_adr[2]
.sym 61318 $abc$40744$n3915
.sym 61319 $abc$40744$n3894_1
.sym 61320 $abc$40744$n3809
.sym 61322 $abc$40744$n4873_1
.sym 61324 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61325 basesoc_vexriscv_dbus_we
.sym 61327 $abc$40744$n2430
.sym 61328 VexRiscv._zz_201_[13]
.sym 61329 $abc$40744$n4723
.sym 61330 $abc$40744$n3908_1
.sym 61331 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 61332 basesoc_timer0_load_storage[25]
.sym 61333 $abc$40744$n4872
.sym 61334 $abc$40744$n190
.sym 61335 $abc$40744$n2440
.sym 61336 $abc$40744$n2278
.sym 61342 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 61343 basesoc_dat_w[3]
.sym 61345 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 61348 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 61349 basesoc_dat_w[1]
.sym 61350 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 61351 basesoc_ctrl_reset_reset_r
.sym 61352 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 61354 $abc$40744$n3764
.sym 61355 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 61358 $abc$40744$n3599
.sym 61359 $abc$40744$n3766
.sym 61364 $abc$40744$n3765
.sym 61365 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 61366 sys_rst
.sym 61367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 61368 $abc$40744$n3753
.sym 61369 $abc$40744$n2530
.sym 61373 VexRiscv.memory_arbitration_isValid
.sym 61375 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 61376 $abc$40744$n3753
.sym 61377 VexRiscv.memory_arbitration_isValid
.sym 61378 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 61381 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 61382 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 61383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 61384 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 61390 basesoc_dat_w[1]
.sym 61396 basesoc_ctrl_reset_reset_r
.sym 61399 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 61400 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 61401 $abc$40744$n3765
.sym 61402 $abc$40744$n3766
.sym 61405 basesoc_dat_w[3]
.sym 61412 sys_rst
.sym 61413 $abc$40744$n3599
.sym 61417 $abc$40744$n3764
.sym 61418 VexRiscv.memory_arbitration_isValid
.sym 61419 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 61420 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 61421 $abc$40744$n2530
.sym 61422 clk12_$glb_clk
.sym 61423 sys_rst_$glb_sr
.sym 61424 $abc$40744$n3757
.sym 61425 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 61426 VexRiscv._zz_32_[1]
.sym 61427 $abc$40744$n3604_1
.sym 61428 $abc$40744$n3756
.sym 61429 $abc$40744$n3758
.sym 61430 $abc$40744$n3692
.sym 61431 VexRiscv._zz_289_[3]
.sym 61432 basesoc_uart_phy_rx_reg[2]
.sym 61433 $abc$40744$n6542
.sym 61434 basesoc_timer0_load_storage[6]
.sym 61436 $abc$40744$n4872
.sym 61437 $abc$40744$n6556
.sym 61438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 61439 $abc$40744$n6562
.sym 61440 $abc$40744$n3811
.sym 61441 $abc$40744$n4873_1
.sym 61442 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 61443 basesoc_uart_phy_rx_reg[1]
.sym 61444 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 61445 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 61446 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 61447 $abc$40744$n6560
.sym 61448 VexRiscv.lastStagePc[13]
.sym 61449 $abc$40744$n3607_1
.sym 61450 $abc$40744$n2606
.sym 61451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 61452 basesoc_ctrl_bus_errors[8]
.sym 61453 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 61454 VexRiscv._zz_136_[25]
.sym 61455 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61456 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 61457 basesoc_timer0_reload_storage[8]
.sym 61458 VexRiscv._zz_289_[1]
.sym 61459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61465 $abc$40744$n3767
.sym 61466 $abc$40744$n3692
.sym 61467 count[0]
.sym 61468 $abc$40744$n3609_1
.sym 61470 $abc$40744$n3603
.sym 61471 $abc$40744$n3693
.sym 61472 $abc$40744$n198
.sym 61473 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 61474 $abc$40744$n3783
.sym 61475 $abc$40744$n3753
.sym 61476 $abc$40744$n3760
.sym 61477 $abc$40744$n3764
.sym 61478 $abc$40744$n229
.sym 61479 $abc$40744$n3636
.sym 61480 VexRiscv._zz_136_[25]
.sym 61481 $abc$40744$n3602
.sym 61482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61484 $abc$40744$n3759
.sym 61485 $abc$40744$n3756
.sym 61487 $abc$40744$n3605_1
.sym 61492 $abc$40744$n3604_1
.sym 61495 $abc$40744$n200
.sym 61496 $abc$40744$n202
.sym 61498 $abc$40744$n3604_1
.sym 61499 $abc$40744$n3603
.sym 61504 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 61505 VexRiscv._zz_136_[25]
.sym 61506 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 61507 $abc$40744$n3783
.sym 61510 $abc$40744$n3693
.sym 61511 $abc$40744$n3692
.sym 61516 $abc$40744$n3609_1
.sym 61517 $abc$40744$n3602
.sym 61518 $abc$40744$n3636
.sym 61519 $abc$40744$n3605_1
.sym 61522 $abc$40744$n3602
.sym 61524 $abc$40744$n3605_1
.sym 61528 $abc$40744$n200
.sym 61529 count[0]
.sym 61530 $abc$40744$n198
.sym 61531 $abc$40744$n202
.sym 61534 $abc$40744$n3760
.sym 61535 $abc$40744$n3759
.sym 61536 $abc$40744$n3756
.sym 61537 $abc$40744$n3753
.sym 61540 $abc$40744$n3759
.sym 61541 $abc$40744$n3767
.sym 61542 $abc$40744$n3764
.sym 61543 $abc$40744$n3760
.sym 61544 $abc$40744$n2586_$glb_ce
.sym 61545 clk12_$glb_clk
.sym 61546 $abc$40744$n229
.sym 61547 $abc$40744$n6020_1
.sym 61548 $abc$40744$n2253
.sym 61549 $abc$40744$n6021
.sym 61550 basesoc_timer0_load_storage[25]
.sym 61551 reset_delay[5]
.sym 61552 $abc$40744$n6019
.sym 61553 $abc$40744$n3605_1
.sym 61554 $abc$40744$n3634_1
.sym 61557 $abc$40744$n3726_1
.sym 61559 count[15]
.sym 61560 $abc$40744$n3598_1
.sym 61561 VexRiscv._zz_130_[6]
.sym 61562 VexRiscv._zz_41_[13]
.sym 61563 basesoc_dat_w[1]
.sym 61564 $abc$40744$n4266_1
.sym 61565 VexRiscv._zz_41_[30]
.sym 61567 count[12]
.sym 61568 basesoc_timer0_eventmanager_storage
.sym 61569 $abc$40744$n231
.sym 61570 VexRiscv._zz_32_[1]
.sym 61571 VexRiscv.CsrPlugin_mepc[13]
.sym 61572 VexRiscv._zz_195_[5]
.sym 61573 $abc$40744$n4868
.sym 61574 $abc$40744$n6019
.sym 61575 VexRiscv._zz_194_[10]
.sym 61576 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 61577 $abc$40744$n3977
.sym 61578 $abc$40744$n235
.sym 61579 VexRiscv._zz_289_[4]
.sym 61580 VexRiscv._zz_313_
.sym 61581 VexRiscv._zz_289_[0]
.sym 61582 $abc$40744$n2586
.sym 61588 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 61589 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 61592 $abc$40744$n3756
.sym 61596 $abc$40744$n3769
.sym 61597 basesoc_adr[2]
.sym 61599 $abc$40744$n2644
.sym 61600 VexRiscv.execute_arbitration_isValid
.sym 61603 VexRiscv._zz_289_[3]
.sym 61604 $abc$40744$n3767
.sym 61605 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 61606 $abc$40744$n5315_1
.sym 61608 VexRiscv.lastStagePc[13]
.sym 61609 $abc$40744$n5342
.sym 61612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 61613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 61614 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 61616 VexRiscv.CsrPlugin_mepc[13]
.sym 61617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61619 $abc$40744$n3768
.sym 61621 $abc$40744$n3768
.sym 61622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 61623 VexRiscv._zz_289_[3]
.sym 61624 $abc$40744$n3769
.sym 61627 VexRiscv.execute_arbitration_isValid
.sym 61628 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 61629 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 61630 $abc$40744$n3756
.sym 61635 basesoc_adr[2]
.sym 61639 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 61640 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 61641 VexRiscv.execute_arbitration_isValid
.sym 61646 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 61647 $abc$40744$n5315_1
.sym 61648 $abc$40744$n5342
.sym 61652 $abc$40744$n2644
.sym 61653 VexRiscv.CsrPlugin_mepc[13]
.sym 61654 VexRiscv.lastStagePc[13]
.sym 61657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 61659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 61660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 61663 VexRiscv.execute_arbitration_isValid
.sym 61664 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 61665 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 61666 $abc$40744$n3767
.sym 61668 clk12_$glb_clk
.sym 61670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 61671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 61672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 61673 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 61674 $abc$40744$n5409_1
.sym 61675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61676 $abc$40744$n4043
.sym 61677 $abc$40744$n3768
.sym 61678 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 61679 reset_delay[6]
.sym 61680 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 61681 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 61682 VexRiscv._zz_161_
.sym 61683 $abc$40744$n6564
.sym 61685 $abc$40744$n233
.sym 61686 $abc$40744$n4873_1
.sym 61687 $abc$40744$n6566
.sym 61688 VexRiscv._zz_79_[6]
.sym 61689 VexRiscv._zz_161_
.sym 61690 $abc$40744$n7126
.sym 61691 sys_rst
.sym 61692 VexRiscv._zz_171_[2]
.sym 61693 $PACKER_VCC_NET
.sym 61694 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 61695 VexRiscv.CsrPlugin_mtval[13]
.sym 61696 $abc$40744$n3611_1
.sym 61697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61698 count[13]
.sym 61699 VexRiscv._zz_90_
.sym 61700 $abc$40744$n233
.sym 61701 $abc$40744$n4230_1
.sym 61702 $abc$40744$n3795
.sym 61703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 61704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 61705 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 61712 $abc$40744$n3724_1
.sym 61713 basesoc_vexriscv_dbus_cyc
.sym 61714 $abc$40744$n2586
.sym 61715 VexRiscv._zz_90_
.sym 61716 count[13]
.sym 61718 $abc$40744$n233
.sym 61720 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61722 $abc$40744$n2606
.sym 61723 VexRiscv.execute_arbitration_isValid
.sym 61724 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 61725 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61726 $abc$40744$n3634_1
.sym 61727 count[15]
.sym 61728 $abc$40744$n5313_1
.sym 61729 $abc$40744$n3635_1
.sym 61730 VexRiscv._zz_289_[1]
.sym 61732 $abc$40744$n3726_1
.sym 61736 count[12]
.sym 61737 $abc$40744$n4840
.sym 61738 $abc$40744$n3721_1
.sym 61739 count[11]
.sym 61740 VexRiscv._zz_321_
.sym 61741 VexRiscv._zz_289_[0]
.sym 61742 $abc$40744$n4843
.sym 61744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 61745 VexRiscv._zz_289_[1]
.sym 61746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61747 VexRiscv._zz_289_[0]
.sym 61750 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61751 $abc$40744$n3721_1
.sym 61752 VexRiscv.execute_arbitration_isValid
.sym 61753 VexRiscv._zz_90_
.sym 61756 count[12]
.sym 61757 count[11]
.sym 61758 count[15]
.sym 61759 count[13]
.sym 61762 $abc$40744$n3726_1
.sym 61763 VexRiscv._zz_321_
.sym 61764 $abc$40744$n3724_1
.sym 61765 $abc$40744$n3634_1
.sym 61771 $abc$40744$n4840
.sym 61774 $abc$40744$n233
.sym 61775 basesoc_vexriscv_dbus_cyc
.sym 61776 $abc$40744$n5313_1
.sym 61777 $abc$40744$n3635_1
.sym 61780 $abc$40744$n3721_1
.sym 61782 $abc$40744$n4843
.sym 61783 $abc$40744$n2586
.sym 61787 $abc$40744$n3634_1
.sym 61789 VexRiscv._zz_321_
.sym 61790 $abc$40744$n2606
.sym 61791 clk12_$glb_clk
.sym 61792 VexRiscv.reset_$glb_sr
.sym 61793 $abc$40744$n4423_1
.sym 61794 VexRiscv._zz_289_[2]
.sym 61795 VexRiscv._zz_49_[0]
.sym 61796 VexRiscv.decode_to_execute_IS_MUL
.sym 61797 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 61798 VexRiscv.decode_to_execute_IS_DIV
.sym 61799 $abc$40744$n4422_1
.sym 61800 VexRiscv._zz_136_[22]
.sym 61801 VexRiscv.execute_to_memory_IS_DIV
.sym 61802 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 61803 VexRiscv.decode_to_execute_RS2[26]
.sym 61804 VexRiscv.execute_to_memory_IS_DIV
.sym 61805 VexRiscv._zz_50_[7]
.sym 61806 $abc$40744$n4369
.sym 61807 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 61808 $abc$40744$n4266_1
.sym 61810 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 61811 VexRiscv._zz_191_
.sym 61812 VexRiscv._zz_50_[7]
.sym 61813 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 61814 $abc$40744$n4329_1
.sym 61815 VexRiscv.execute_arbitration_isValid
.sym 61816 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 61817 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61818 VexRiscv._zz_130_[7]
.sym 61819 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 61820 VexRiscv._zz_201_[13]
.sym 61821 $abc$40744$n4872
.sym 61822 $abc$40744$n3611_1
.sym 61823 $abc$40744$n7125
.sym 61824 $abc$40744$n2278
.sym 61825 $abc$40744$n7121
.sym 61826 $abc$40744$n208
.sym 61827 basesoc_uart_rx_fifo_level0[1]
.sym 61828 $abc$40744$n233
.sym 61835 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61838 $abc$40744$n6023
.sym 61839 $abc$40744$n6054_1
.sym 61840 VexRiscv.CsrPlugin_mepc[2]
.sym 61841 $abc$40744$n7035
.sym 61843 VexRiscv.CsrPlugin_mepc[13]
.sym 61844 $abc$40744$n6019
.sym 61845 basesoc_uart_phy_tx_busy
.sym 61846 VexRiscv.execute_arbitration_isValid
.sym 61848 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 61849 VexRiscv.CsrPlugin_mepc[11]
.sym 61850 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 61851 $abc$40744$n5004
.sym 61852 VexRiscv._zz_90_
.sym 61853 $abc$40744$n2644
.sym 61856 VexRiscv.lastStagePc[11]
.sym 61860 VexRiscv.decode_to_execute_IS_CSR
.sym 61862 $abc$40744$n3795
.sym 61864 VexRiscv.lastStagePc[2]
.sym 61865 $abc$40744$n6050_1
.sym 61867 VexRiscv.CsrPlugin_mepc[2]
.sym 61868 $abc$40744$n2644
.sym 61870 VexRiscv.lastStagePc[2]
.sym 61873 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 61874 VexRiscv._zz_90_
.sym 61875 VexRiscv.execute_arbitration_isValid
.sym 61876 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 61879 VexRiscv.CsrPlugin_mepc[11]
.sym 61880 $abc$40744$n2644
.sym 61881 VexRiscv.lastStagePc[11]
.sym 61885 $abc$40744$n6019
.sym 61887 $abc$40744$n3795
.sym 61888 $abc$40744$n6023
.sym 61892 VexRiscv.decode_to_execute_IS_CSR
.sym 61894 VexRiscv.execute_arbitration_isValid
.sym 61897 $abc$40744$n7035
.sym 61900 basesoc_uart_phy_tx_busy
.sym 61903 VexRiscv.CsrPlugin_mepc[13]
.sym 61904 $abc$40744$n5004
.sym 61906 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 61909 $abc$40744$n3795
.sym 61911 $abc$40744$n6054_1
.sym 61912 $abc$40744$n6050_1
.sym 61914 clk12_$glb_clk
.sym 61915 sys_rst_$glb_sr
.sym 61916 $abc$40744$n6069_1
.sym 61917 $abc$40744$n6420
.sym 61918 VexRiscv._zz_90_
.sym 61919 $abc$40744$n5388_1
.sym 61920 $abc$40744$n4899_1
.sym 61921 $abc$40744$n4901
.sym 61922 $abc$40744$n4900
.sym 61923 $abc$40744$n130
.sym 61924 $abc$40744$n3749
.sym 61926 VexRiscv._zz_41_[10]
.sym 61927 VexRiscv._zz_36_[4]
.sym 61928 VexRiscv._zz_79_[14]
.sym 61929 $abc$40744$n4422_1
.sym 61930 $abc$40744$n6489_1
.sym 61931 basesoc_dat_w[7]
.sym 61932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61933 $abc$40744$n6712
.sym 61934 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 61935 count[11]
.sym 61936 VexRiscv._zz_79_[14]
.sym 61937 $abc$40744$n7035
.sym 61938 $abc$40744$n3749
.sym 61939 VexRiscv._zz_49_[0]
.sym 61940 basesoc_dat_w[6]
.sym 61941 VexRiscv._zz_35_[7]
.sym 61942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 61943 $abc$40744$n3999
.sym 61944 basesoc_ctrl_bus_errors[8]
.sym 61945 $abc$40744$n3749
.sym 61946 VexRiscv._zz_287_[0]
.sym 61947 $abc$40744$n3721_1
.sym 61949 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 61950 VexRiscv._zz_289_[1]
.sym 61951 VexRiscv._zz_216_[7]
.sym 61957 $abc$40744$n5320_1
.sym 61962 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 61965 VexRiscv._zz_339_
.sym 61967 $abc$40744$n5338
.sym 61974 basesoc_uart_rx_fifo_level0[0]
.sym 61977 $abc$40744$n5315_1
.sym 61979 basesoc_uart_rx_fifo_level0[3]
.sym 61983 basesoc_uart_rx_fifo_level0[4]
.sym 61986 basesoc_uart_rx_fifo_level0[2]
.sym 61987 basesoc_uart_rx_fifo_level0[1]
.sym 61989 $nextpnr_ICESTORM_LC_11$O
.sym 61991 basesoc_uart_rx_fifo_level0[0]
.sym 61995 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 61998 basesoc_uart_rx_fifo_level0[1]
.sym 62001 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 62004 basesoc_uart_rx_fifo_level0[2]
.sym 62005 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 62007 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 62009 basesoc_uart_rx_fifo_level0[3]
.sym 62011 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 62015 basesoc_uart_rx_fifo_level0[4]
.sym 62017 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 62020 basesoc_uart_rx_fifo_level0[1]
.sym 62021 basesoc_uart_rx_fifo_level0[3]
.sym 62022 basesoc_uart_rx_fifo_level0[0]
.sym 62023 basesoc_uart_rx_fifo_level0[2]
.sym 62026 $abc$40744$n5320_1
.sym 62028 $abc$40744$n5315_1
.sym 62029 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 62032 VexRiscv._zz_339_
.sym 62033 $abc$40744$n5315_1
.sym 62034 $abc$40744$n5338
.sym 62037 clk12_$glb_clk
.sym 62039 VexRiscv._zz_130_[7]
.sym 62040 VexRiscv._zz_287_[0]
.sym 62041 VexRiscv._zz_152_[15]
.sym 62042 VexRiscv._zz_287_[1]
.sym 62043 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 62044 $abc$40744$n3742
.sym 62045 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 62046 $abc$40744$n4305_1
.sym 62048 $abc$40744$n6070_1
.sym 62050 $abc$40744$n5576_1
.sym 62051 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62052 VexRiscv._zz_79_[4]
.sym 62053 $abc$40744$n3884_1
.sym 62054 $abc$40744$n5388_1
.sym 62055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 62056 $abc$40744$n130
.sym 62057 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 62058 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 62059 basesoc_uart_phy_storage[27]
.sym 62060 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 62061 $abc$40744$n2547
.sym 62062 $abc$40744$n6023
.sym 62063 VexRiscv._zz_289_[4]
.sym 62064 $abc$40744$n235
.sym 62065 $abc$40744$n3727_1
.sym 62066 $abc$40744$n2509
.sym 62067 VexRiscv._zz_194_[10]
.sym 62068 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 62069 $abc$40744$n3977
.sym 62070 $abc$40744$n4868
.sym 62071 $abc$40744$n4868
.sym 62072 VexRiscv._zz_195_[5]
.sym 62073 VexRiscv._zz_289_[0]
.sym 62074 VexRiscv._zz_35_[4]
.sym 62080 $abc$40744$n3749
.sym 62081 VexRiscv._zz_35_[4]
.sym 62082 $abc$40744$n2509
.sym 62085 $abc$40744$n4820_1
.sym 62087 $abc$40744$n3746
.sym 62088 spiflash_bus_dat_r[27]
.sym 62089 $abc$40744$n6420
.sym 62091 $abc$40744$n4304
.sym 62095 spiflash_bus_dat_r[26]
.sym 62096 $abc$40744$n4888
.sym 62097 $abc$40744$n4818_1
.sym 62098 $abc$40744$n3748
.sym 62101 VexRiscv._zz_35_[7]
.sym 62103 $abc$40744$n3727_1
.sym 62104 $abc$40744$n6672
.sym 62106 $abc$40744$n4266_1
.sym 62107 VexRiscv._zz_79_[7]
.sym 62108 $abc$40744$n4872
.sym 62109 $abc$40744$n3743
.sym 62111 $abc$40744$n4305_1
.sym 62113 spiflash_bus_dat_r[26]
.sym 62119 VexRiscv._zz_35_[4]
.sym 62120 $abc$40744$n4888
.sym 62121 $abc$40744$n4872
.sym 62125 $abc$40744$n3749
.sym 62126 $abc$40744$n4818_1
.sym 62128 $abc$40744$n4820_1
.sym 62131 $abc$40744$n6672
.sym 62132 VexRiscv._zz_79_[7]
.sym 62134 $abc$40744$n4305_1
.sym 62137 $abc$40744$n4304
.sym 62138 VexRiscv._zz_35_[7]
.sym 62140 $abc$40744$n4266_1
.sym 62143 spiflash_bus_dat_r[27]
.sym 62149 $abc$40744$n6420
.sym 62150 VexRiscv._zz_35_[4]
.sym 62152 $abc$40744$n4266_1
.sym 62155 $abc$40744$n3727_1
.sym 62156 $abc$40744$n3748
.sym 62157 $abc$40744$n3746
.sym 62158 $abc$40744$n3743
.sym 62159 $abc$40744$n2509
.sym 62160 clk12_$glb_clk
.sym 62161 sys_rst_$glb_sr
.sym 62162 VexRiscv._zz_41_[3]
.sym 62163 VexRiscv._zz_152_[1]
.sym 62164 $abc$40744$n2580
.sym 62165 VexRiscv._zz_289_[0]
.sym 62166 VexRiscv._zz_152_[0]
.sym 62167 $abc$40744$n3743
.sym 62168 VexRiscv._zz_289_[4]
.sym 62169 $abc$40744$n3727_1
.sym 62170 $abc$40744$n4303_1
.sym 62171 VexRiscv._zz_79_[9]
.sym 62172 VexRiscv._zz_195_[13]
.sym 62174 VexRiscv._zz_79_[5]
.sym 62175 basesoc_uart_phy_uart_clk_rxen
.sym 62176 spiflash_bus_dat_r[28]
.sym 62177 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 62178 VexRiscv._zz_79_[9]
.sym 62179 VexRiscv.decode_to_execute_RS2[10]
.sym 62180 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 62181 VexRiscv._zz_79_[8]
.sym 62182 VexRiscv._zz_79_[9]
.sym 62183 VexRiscv._zz_289_[1]
.sym 62184 VexRiscv._zz_217_[7]
.sym 62185 $abc$40744$n235
.sym 62186 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62187 $abc$40744$n3611_1
.sym 62188 VexRiscv._zz_287_[1]
.sym 62189 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 62190 $abc$40744$n6672
.sym 62191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 62192 $abc$40744$n216
.sym 62193 $abc$40744$n4230_1
.sym 62194 VexRiscv._zz_171_[1]
.sym 62196 VexRiscv._zz_41_[10]
.sym 62197 VexRiscv.decode_to_execute_RS2[9]
.sym 62203 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 62204 $abc$40744$n4887_1
.sym 62205 VexRiscv._zz_36_[4]
.sym 62209 $abc$40744$n6419
.sym 62210 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 62211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 62213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 62214 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 62215 $abc$40744$n4873_1
.sym 62216 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62217 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 62224 $abc$40744$n4267_1
.sym 62225 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62230 $abc$40744$n6660
.sym 62233 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 62239 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 62243 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 62248 $abc$40744$n6419
.sym 62250 VexRiscv._zz_36_[4]
.sym 62251 $abc$40744$n4267_1
.sym 62255 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62256 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 62257 $abc$40744$n6660
.sym 62260 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 62261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 62262 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 62263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 62267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 62273 $abc$40744$n4887_1
.sym 62274 VexRiscv._zz_36_[4]
.sym 62275 $abc$40744$n4873_1
.sym 62278 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 62279 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62280 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 62281 $abc$40744$n6660
.sym 62282 $abc$40744$n2586_$glb_ce
.sym 62283 clk12_$glb_clk
.sym 62285 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 62286 $abc$40744$n3733
.sym 62287 $abc$40744$n3732
.sym 62288 $abc$40744$n6660
.sym 62289 VexRiscv._zz_290_[0]
.sym 62290 $abc$40744$n3740
.sym 62291 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62292 $abc$40744$n3736
.sym 62293 VexRiscv._zz_44_[1]
.sym 62294 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 62295 $abc$40744$n4266_1
.sym 62297 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 62298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 62299 VexRiscv._zz_44_[0]
.sym 62300 VexRiscv._zz_36_[0]
.sym 62301 $abc$40744$n6050_1
.sym 62302 $abc$40744$n3727_1
.sym 62303 $abc$40744$n2424
.sym 62304 basesoc_uart_rx_fifo_level0[0]
.sym 62305 $abc$40744$n3722_1
.sym 62306 $abc$40744$n4266_1
.sym 62307 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 62308 $abc$40744$n3722_1
.sym 62309 VexRiscv._zz_42_[0]
.sym 62310 $abc$40744$n7121
.sym 62311 VexRiscv._zz_41_[0]
.sym 62312 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 62313 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 62314 VexRiscv._zz_288_[10]
.sym 62315 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 62316 $abc$40744$n233
.sym 62317 por_rst
.sym 62318 $abc$40744$n208
.sym 62319 $abc$40744$n3727_1
.sym 62320 $abc$40744$n7125
.sym 62327 $PACKER_VCC_NET
.sym 62329 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 62330 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 62331 $abc$40744$n3735
.sym 62333 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 62334 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 62335 $PACKER_VCC_NET
.sym 62339 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 62341 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 62342 VexRiscv._zz_41_[1]
.sym 62344 $abc$40744$n2649
.sym 62348 VexRiscv._zz_42_[0]
.sym 62350 VexRiscv._zz_288_[1]
.sym 62352 VexRiscv._zz_42_[1]
.sym 62356 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62357 $abc$40744$n3736
.sym 62358 $nextpnr_ICESTORM_LC_19$O
.sym 62360 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 62364 $auto$alumacc.cc:474:replace_alu$4099.C[2]
.sym 62366 $PACKER_VCC_NET
.sym 62367 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 62370 $auto$alumacc.cc:474:replace_alu$4099.C[3]
.sym 62372 $PACKER_VCC_NET
.sym 62373 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 62374 $auto$alumacc.cc:474:replace_alu$4099.C[2]
.sym 62376 $auto$alumacc.cc:474:replace_alu$4099.C[4]
.sym 62378 $PACKER_VCC_NET
.sym 62379 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 62380 $auto$alumacc.cc:474:replace_alu$4099.C[3]
.sym 62384 $PACKER_VCC_NET
.sym 62385 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 62386 $auto$alumacc.cc:474:replace_alu$4099.C[4]
.sym 62389 VexRiscv._zz_288_[1]
.sym 62390 VexRiscv._zz_41_[1]
.sym 62391 VexRiscv._zz_42_[1]
.sym 62392 VexRiscv._zz_42_[0]
.sym 62396 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 62398 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 62401 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62402 $abc$40744$n3736
.sym 62403 $abc$40744$n3735
.sym 62404 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 62405 $abc$40744$n2649
.sym 62406 clk12_$glb_clk
.sym 62408 VexRiscv._zz_288_[1]
.sym 62409 $abc$40744$n4144_1
.sym 62410 VexRiscv._zz_42_[1]
.sym 62411 VexRiscv._zz_288_[3]
.sym 62412 VexRiscv._zz_293_[1]
.sym 62413 VexRiscv._zz_288_[2]
.sym 62414 VexRiscv._zz_42_[0]
.sym 62415 VexRiscv._zz_41_[0]
.sym 62416 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 62418 basesoc_dat_w[7]
.sym 62419 $abc$40744$n4872
.sym 62420 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 62421 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 62423 $abc$40744$n5446
.sym 62424 $abc$40744$n4406_1
.sym 62425 VexRiscv._zz_130_[2]
.sym 62426 $abc$40744$n4267_1
.sym 62427 VexRiscv._zz_79_[0]
.sym 62428 $abc$40744$n4267_1
.sym 62429 VexRiscv._zz_130_[3]
.sym 62430 VexRiscv._zz_50_[9]
.sym 62431 VexRiscv.decode_to_execute_RS2[20]
.sym 62432 basesoc_uart_phy_tx_busy
.sym 62433 VexRiscv._zz_35_[7]
.sym 62434 $abc$40744$n7039
.sym 62435 VexRiscv._zz_288_[2]
.sym 62436 basesoc_ctrl_bus_errors[8]
.sym 62437 $abc$40744$n4092
.sym 62438 $abc$40744$n3749
.sym 62439 $abc$40744$n3999
.sym 62440 basesoc_dat_w[6]
.sym 62441 VexRiscv._zz_288_[1]
.sym 62442 basesoc_timer0_load_storage[7]
.sym 62443 $abc$40744$n4144_1
.sym 62449 $abc$40744$n7124
.sym 62451 $abc$40744$n2547
.sym 62452 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 62453 $abc$40744$n3744
.sym 62454 $abc$40744$n3905
.sym 62455 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62460 $abc$40744$n6039
.sym 62461 $abc$40744$n3911
.sym 62462 basesoc_ctrl_bus_errors[27]
.sym 62463 VexRiscv.decode_to_execute_RS2[10]
.sym 62467 VexRiscv._zz_288_[4]
.sym 62469 $abc$40744$n6038_1
.sym 62470 $abc$40744$n7121
.sym 62471 VexRiscv._zz_42_[0]
.sym 62472 $abc$40744$n6040_1
.sym 62474 VexRiscv._zz_288_[10]
.sym 62475 VexRiscv._zz_42_[1]
.sym 62476 basesoc_ctrl_bus_errors[11]
.sym 62477 por_rst
.sym 62479 VexRiscv._zz_41_[4]
.sym 62480 $abc$40744$n7125
.sym 62482 basesoc_ctrl_bus_errors[27]
.sym 62483 $abc$40744$n6040_1
.sym 62484 $abc$40744$n6038_1
.sym 62485 $abc$40744$n3911
.sym 62489 $abc$40744$n7124
.sym 62490 por_rst
.sym 62495 $abc$40744$n7121
.sym 62497 por_rst
.sym 62500 por_rst
.sym 62501 $abc$40744$n7125
.sym 62506 basesoc_ctrl_bus_errors[11]
.sym 62507 $abc$40744$n3905
.sym 62508 $abc$40744$n6039
.sym 62512 VexRiscv._zz_41_[4]
.sym 62513 VexRiscv._zz_42_[0]
.sym 62514 VexRiscv._zz_42_[1]
.sym 62515 VexRiscv._zz_288_[4]
.sym 62518 VexRiscv._zz_42_[0]
.sym 62519 VexRiscv.decode_to_execute_RS2[10]
.sym 62520 VexRiscv._zz_288_[10]
.sym 62521 VexRiscv._zz_42_[1]
.sym 62525 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62526 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 62527 $abc$40744$n3744
.sym 62528 $abc$40744$n2547
.sym 62529 clk12_$glb_clk
.sym 62533 VexRiscv._zz_290_[1]
.sym 62534 VexRiscv._zz_290_[2]
.sym 62535 VexRiscv._zz_290_[3]
.sym 62536 VexRiscv._zz_290_[4]
.sym 62537 VexRiscv._zz_290_[5]
.sym 62538 VexRiscv._zz_290_[6]
.sym 62540 $abc$40744$n4267_1
.sym 62541 $abc$40744$n4267_1
.sym 62542 $abc$40744$n6687_1
.sym 62543 VexRiscv._zz_200_[17]
.sym 62544 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 62546 VexRiscv._zz_200_[8]
.sym 62547 $abc$40744$n4179_1
.sym 62548 VexRiscv._zz_41_[13]
.sym 62549 $abc$40744$n5004
.sym 62550 VexRiscv._zz_152_[10]
.sym 62551 VexRiscv._zz_193_
.sym 62552 VexRiscv._zz_130_[5]
.sym 62553 VexRiscv._zz_41_[30]
.sym 62554 VexRiscv._zz_42_[1]
.sym 62555 VexRiscv._zz_42_[1]
.sym 62556 $abc$40744$n4868
.sym 62557 VexRiscv._zz_288_[3]
.sym 62558 VexRiscv._zz_35_[4]
.sym 62559 VexRiscv._zz_194_[10]
.sym 62560 VexRiscv._zz_195_[5]
.sym 62561 VexRiscv._zz_152_[12]
.sym 62562 $abc$40744$n3811
.sym 62563 VexRiscv._zz_42_[0]
.sym 62564 $abc$40744$n4072
.sym 62565 $abc$40744$n3727_1
.sym 62566 $abc$40744$n3977
.sym 62572 $abc$40744$n6031
.sym 62573 VexRiscv._zz_288_[9]
.sym 62574 VexRiscv._zz_42_[1]
.sym 62576 basesoc_uart_phy_rx_busy
.sym 62577 $abc$40744$n3795
.sym 62578 basesoc_ctrl_bus_errors[10]
.sym 62579 VexRiscv._zz_294_
.sym 62580 $abc$40744$n3729_1
.sym 62581 $abc$40744$n4093_1
.sym 62584 $abc$40744$n6596
.sym 62585 VexRiscv._zz_152_[7]
.sym 62586 $abc$40744$n4140_1
.sym 62588 VexRiscv._zz_290_[7]
.sym 62589 VexRiscv._zz_42_[0]
.sym 62592 basesoc_uart_phy_tx_busy
.sym 62594 $abc$40744$n7039
.sym 62595 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62596 VexRiscv._zz_41_[9]
.sym 62598 $abc$40744$n4120_1
.sym 62600 $abc$40744$n3905
.sym 62601 VexRiscv._zz_41_[10]
.sym 62603 VexRiscv.decode_to_execute_RS2[9]
.sym 62605 $abc$40744$n4093_1
.sym 62606 VexRiscv._zz_41_[9]
.sym 62608 $abc$40744$n3729_1
.sym 62611 VexRiscv._zz_288_[9]
.sym 62612 VexRiscv._zz_42_[1]
.sym 62613 VexRiscv._zz_42_[0]
.sym 62614 VexRiscv.decode_to_execute_RS2[9]
.sym 62617 basesoc_uart_phy_tx_busy
.sym 62619 $abc$40744$n7039
.sym 62624 VexRiscv._zz_152_[7]
.sym 62625 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62626 VexRiscv._zz_290_[7]
.sym 62629 basesoc_uart_phy_rx_busy
.sym 62630 $abc$40744$n6596
.sym 62635 VexRiscv._zz_294_
.sym 62637 $abc$40744$n4120_1
.sym 62641 VexRiscv._zz_41_[10]
.sym 62642 $abc$40744$n4140_1
.sym 62644 $abc$40744$n3729_1
.sym 62647 $abc$40744$n3795
.sym 62648 $abc$40744$n6031
.sym 62649 $abc$40744$n3905
.sym 62650 basesoc_ctrl_bus_errors[10]
.sym 62652 clk12_$glb_clk
.sym 62653 sys_rst_$glb_sr
.sym 62654 VexRiscv._zz_290_[7]
.sym 62655 VexRiscv._zz_290_[8]
.sym 62656 VexRiscv._zz_290_[9]
.sym 62657 VexRiscv._zz_290_[10]
.sym 62658 VexRiscv._zz_290_[11]
.sym 62659 VexRiscv._zz_290_[12]
.sym 62660 VexRiscv._zz_290_[13]
.sym 62661 VexRiscv._zz_290_[14]
.sym 62662 $abc$40744$n4103
.sym 62663 VexRiscv._zz_152_[6]
.sym 62664 $abc$40744$n233
.sym 62665 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 62666 $abc$40744$n3729_1
.sym 62667 VexRiscv._zz_290_[5]
.sym 62668 VexRiscv._zz_161_
.sym 62669 VexRiscv._zz_79_[24]
.sym 62670 $abc$40744$n6032_1
.sym 62671 VexRiscv._zz_152_[4]
.sym 62672 VexRiscv._zz_79_[24]
.sym 62673 $PACKER_VCC_NET
.sym 62674 basesoc_ctrl_bus_errors[10]
.sym 62675 $abc$40744$n233
.sym 62676 $abc$40744$n8240
.sym 62677 VexRiscv._zz_49_[1]
.sym 62678 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62679 VexRiscv._zz_171_[1]
.sym 62680 VexRiscv._zz_287_[1]
.sym 62681 VexRiscv._zz_290_[12]
.sym 62682 $abc$40744$n4125
.sym 62683 basesoc_ctrl_bus_errors[30]
.sym 62684 VexRiscv._zz_41_[23]
.sym 62685 VexRiscv._zz_153_
.sym 62686 VexRiscv._zz_294_
.sym 62687 VexRiscv._zz_288_[8]
.sym 62688 $abc$40744$n4125
.sym 62689 VexRiscv.decode_to_execute_RS2[9]
.sym 62695 $abc$40744$n4092
.sym 62696 VexRiscv._zz_152_[13]
.sym 62697 $abc$40744$n2424
.sym 62699 basesoc_ctrl_storage[2]
.sym 62700 $abc$40744$n4083
.sym 62706 $abc$40744$n3809
.sym 62707 $abc$40744$n6035
.sym 62708 basesoc_dat_w[7]
.sym 62712 basesoc_dat_w[6]
.sym 62713 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62714 VexRiscv._zz_294_
.sym 62716 $abc$40744$n6032_1
.sym 62719 $abc$40744$n4073
.sym 62721 VexRiscv._zz_152_[12]
.sym 62725 VexRiscv._zz_290_[13]
.sym 62728 $abc$40744$n3809
.sym 62729 $abc$40744$n6035
.sym 62730 basesoc_ctrl_storage[2]
.sym 62731 $abc$40744$n6032_1
.sym 62736 basesoc_dat_w[6]
.sym 62741 VexRiscv._zz_152_[12]
.sym 62743 $abc$40744$n4073
.sym 62746 VexRiscv._zz_152_[13]
.sym 62748 VexRiscv._zz_290_[13]
.sym 62749 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62752 $abc$40744$n4092
.sym 62753 VexRiscv._zz_294_
.sym 62759 basesoc_dat_w[7]
.sym 62765 VexRiscv._zz_294_
.sym 62767 $abc$40744$n4083
.sym 62770 VexRiscv._zz_294_
.sym 62772 $abc$40744$n4073
.sym 62774 $abc$40744$n2424
.sym 62775 clk12_$glb_clk
.sym 62776 sys_rst_$glb_sr
.sym 62777 VexRiscv._zz_290_[15]
.sym 62778 VexRiscv._zz_290_[16]
.sym 62779 VexRiscv._zz_290_[17]
.sym 62780 VexRiscv._zz_290_[18]
.sym 62781 VexRiscv._zz_290_[19]
.sym 62782 VexRiscv._zz_290_[20]
.sym 62783 VexRiscv._zz_290_[21]
.sym 62784 VexRiscv._zz_290_[22]
.sym 62786 $abc$40744$n4873_1
.sym 62787 $abc$40744$n4873_1
.sym 62789 VexRiscv.memory_arbitration_isValid
.sym 62790 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 62791 $abc$40744$n5171_1
.sym 62792 $abc$40744$n3809
.sym 62793 VexRiscv._zz_152_[8]
.sym 62794 basesoc_ctrl_bus_errors[11]
.sym 62795 VexRiscv._zz_152_[3]
.sym 62796 basesoc_dat_w[7]
.sym 62797 VexRiscv.CsrPlugin_hadException
.sym 62798 basesoc_ctrl_bus_errors[13]
.sym 62799 VexRiscv._zz_152_[14]
.sym 62800 VexRiscv._zz_152_[13]
.sym 62801 VexRiscv.CsrPlugin_mepc[15]
.sym 62802 VexRiscv._zz_49_[0]
.sym 62803 VexRiscv._zz_152_[28]
.sym 62804 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 62805 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 62806 $abc$40744$n4239_1
.sym 62807 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 62808 $abc$40744$n233
.sym 62809 $abc$40744$n233
.sym 62810 VexRiscv._zz_288_[10]
.sym 62811 VexRiscv._zz_293_[17]
.sym 62812 VexRiscv._zz_152_[21]
.sym 62819 VexRiscv._zz_200_[16]
.sym 62820 $abc$40744$n233
.sym 62823 VexRiscv._zz_152_[19]
.sym 62825 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62827 basesoc_ctrl_bus_errors[18]
.sym 62828 $abc$40744$n106
.sym 62830 VexRiscv._zz_152_[5]
.sym 62832 $abc$40744$n3811
.sym 62833 basesoc_ctrl_bus_errors[19]
.sym 62834 VexRiscv._zz_36_[4]
.sym 62835 VexRiscv._zz_44_[0]
.sym 62836 $abc$40744$n4120_1
.sym 62838 VexRiscv._zz_290_[19]
.sym 62840 VexRiscv._zz_287_[1]
.sym 62842 basesoc_ctrl_storage[11]
.sym 62843 $abc$40744$n3908_1
.sym 62844 VexRiscv._zz_152_[18]
.sym 62845 VexRiscv._zz_290_[18]
.sym 62846 VexRiscv._zz_294_
.sym 62847 VexRiscv._zz_44_[1]
.sym 62848 $abc$40744$n4125
.sym 62851 VexRiscv._zz_36_[4]
.sym 62857 basesoc_ctrl_storage[11]
.sym 62858 $abc$40744$n3908_1
.sym 62859 $abc$40744$n3811
.sym 62860 basesoc_ctrl_bus_errors[19]
.sym 62864 VexRiscv._zz_152_[19]
.sym 62865 VexRiscv._zz_290_[19]
.sym 62866 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62869 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62871 VexRiscv._zz_152_[18]
.sym 62872 VexRiscv._zz_290_[18]
.sym 62875 $abc$40744$n3908_1
.sym 62876 $abc$40744$n106
.sym 62877 basesoc_ctrl_bus_errors[18]
.sym 62878 $abc$40744$n3811
.sym 62882 $abc$40744$n4120_1
.sym 62883 VexRiscv._zz_152_[5]
.sym 62887 VexRiscv._zz_287_[1]
.sym 62888 VexRiscv._zz_200_[16]
.sym 62889 VexRiscv._zz_44_[1]
.sym 62890 VexRiscv._zz_44_[0]
.sym 62893 VexRiscv._zz_294_
.sym 62895 $abc$40744$n4125
.sym 62897 $abc$40744$n233
.sym 62898 clk12_$glb_clk
.sym 62900 VexRiscv._zz_290_[23]
.sym 62901 VexRiscv._zz_290_[24]
.sym 62902 VexRiscv._zz_290_[25]
.sym 62903 VexRiscv._zz_290_[26]
.sym 62904 VexRiscv._zz_290_[27]
.sym 62905 VexRiscv._zz_290_[28]
.sym 62906 VexRiscv._zz_290_[29]
.sym 62907 VexRiscv._zz_290_[30]
.sym 62908 VexRiscv._zz_152_[17]
.sym 62911 $abc$40744$n4676_1
.sym 62912 $abc$40744$n5234_1
.sym 62913 basesoc_ctrl_bus_errors[18]
.sym 62914 $abc$40744$n4132_1
.sym 62915 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 62916 $abc$40744$n106
.sym 62917 $abc$40744$n2276
.sym 62918 $abc$40744$n3822
.sym 62919 VexRiscv._zz_35_[31]
.sym 62920 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 62921 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62922 VexRiscv._zz_130_[6]
.sym 62923 VexRiscv._zz_200_[16]
.sym 62924 $abc$40744$n4170_1
.sym 62926 $abc$40744$n4600_1
.sym 62927 VexRiscv._zz_152_[22]
.sym 62928 VexRiscv._zz_288_[2]
.sym 62929 VexRiscv._zz_42_[1]
.sym 62930 VexRiscv._zz_152_[18]
.sym 62931 $abc$40744$n3999
.sym 62932 $abc$40744$n4660_1
.sym 62933 $abc$40744$n3638
.sym 62934 VexRiscv._zz_152_[7]
.sym 62935 $abc$40744$n3749
.sym 62943 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62944 $abc$40744$n3729_1
.sym 62945 VexRiscv._zz_153_
.sym 62946 $abc$40744$n4118_1
.sym 62947 VexRiscv._zz_290_[21]
.sym 62948 $abc$40744$n4180
.sym 62949 $abc$40744$n4122_1
.sym 62950 VexRiscv._zz_42_[1]
.sym 62951 $abc$40744$n4123
.sym 62952 VexRiscv._zz_41_[26]
.sym 62954 $abc$40744$n4125
.sym 62955 VexRiscv._zz_152_[26]
.sym 62957 VexRiscv._zz_152_[15]
.sym 62958 VexRiscv._zz_294_
.sym 62959 $abc$40744$n4123
.sym 62961 $abc$40744$n4129
.sym 62962 VexRiscv.decode_to_execute_RS2[26]
.sym 62965 VexRiscv._zz_42_[0]
.sym 62966 $abc$40744$n4134_1
.sym 62968 $abc$40744$n4124_1
.sym 62970 VexRiscv._zz_152_[25]
.sym 62971 VexRiscv._zz_152_[21]
.sym 62974 $abc$40744$n4125
.sym 62975 VexRiscv._zz_152_[26]
.sym 62976 VexRiscv._zz_152_[15]
.sym 62977 $abc$40744$n4123
.sym 62982 VexRiscv._zz_294_
.sym 62983 $abc$40744$n4123
.sym 62986 VexRiscv._zz_41_[26]
.sym 62988 $abc$40744$n4124_1
.sym 62989 $abc$40744$n3729_1
.sym 62992 VexRiscv.decode_to_execute_RS2[26]
.sym 62993 VexRiscv._zz_153_
.sym 62994 VexRiscv._zz_42_[0]
.sym 62995 VexRiscv._zz_42_[1]
.sym 62998 $abc$40744$n4134_1
.sym 63001 VexRiscv._zz_294_
.sym 63004 VexRiscv._zz_152_[21]
.sym 63005 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 63007 VexRiscv._zz_290_[21]
.sym 63010 VexRiscv._zz_152_[25]
.sym 63011 $abc$40744$n4122_1
.sym 63012 $abc$40744$n4129
.sym 63013 $abc$40744$n4118_1
.sym 63016 VexRiscv._zz_294_
.sym 63018 $abc$40744$n4180
.sym 63023 VexRiscv._zz_290_[31]
.sym 63024 VexRiscv._zz_293_[27]
.sym 63025 $abc$40744$n4660_1
.sym 63026 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 63027 VexRiscv._zz_288_[10]
.sym 63028 $abc$40744$n4077
.sym 63029 VexRiscv._zz_41_[24]
.sym 63030 VexRiscv._zz_293_[23]
.sym 63035 VexRiscv._zz_193_
.sym 63036 VexRiscv._zz_217_[18]
.sym 63037 VexRiscv._zz_288_[5]
.sym 63040 VexRiscv._zz_290_[30]
.sym 63041 $abc$40744$n4123
.sym 63044 VexRiscv._zz_200_[17]
.sym 63045 $abc$40744$n6672
.sym 63046 VexRiscv._zz_50_[7]
.sym 63047 $abc$40744$n3977
.sym 63048 VexRiscv._zz_35_[19]
.sym 63049 $abc$40744$n4868
.sym 63050 $abc$40744$n4236_1
.sym 63051 VexRiscv._zz_42_[0]
.sym 63052 VexRiscv._zz_195_[5]
.sym 63053 $abc$40744$n3727_1
.sym 63054 VexRiscv._zz_288_[3]
.sym 63055 VexRiscv._zz_42_[1]
.sym 63056 VexRiscv._zz_194_[10]
.sym 63057 VexRiscv._zz_204_
.sym 63058 $abc$40744$n3228
.sym 63064 VexRiscv._zz_152_[26]
.sym 63065 VexRiscv._zz_44_[0]
.sym 63066 $abc$40744$n2633
.sym 63067 VexRiscv._zz_290_[26]
.sym 63068 $abc$40744$n4129
.sym 63069 VexRiscv._zz_42_[0]
.sym 63070 VexRiscv._zz_288_[3]
.sym 63072 VexRiscv._zz_200_[23]
.sym 63073 VexRiscv._zz_44_[1]
.sym 63074 $abc$40744$n235
.sym 63075 VexRiscv._zz_193_
.sym 63076 $abc$40744$n4239_1
.sym 63077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 63078 VexRiscv._zz_191_
.sym 63079 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 63081 VexRiscv._zz_42_[1]
.sym 63082 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 63084 VexRiscv._zz_153_
.sym 63085 VexRiscv._zz_294_
.sym 63086 VexRiscv.decode_to_execute_RS2[23]
.sym 63087 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 63088 VexRiscv._zz_288_[2]
.sym 63089 $abc$40744$n5470_1
.sym 63091 VexRiscv._zz_200_[22]
.sym 63092 $abc$40744$n5469
.sym 63095 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 63097 $abc$40744$n4129
.sym 63100 VexRiscv._zz_294_
.sym 63103 $abc$40744$n235
.sym 63104 VexRiscv._zz_193_
.sym 63105 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 63106 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 63109 VexRiscv._zz_152_[26]
.sym 63110 VexRiscv._zz_290_[26]
.sym 63111 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 63112 $abc$40744$n4239_1
.sym 63115 VexRiscv._zz_42_[0]
.sym 63116 VexRiscv._zz_153_
.sym 63117 VexRiscv._zz_42_[1]
.sym 63118 VexRiscv.decode_to_execute_RS2[23]
.sym 63121 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 63122 $abc$40744$n235
.sym 63123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 63124 VexRiscv._zz_191_
.sym 63127 VexRiscv._zz_44_[0]
.sym 63128 VexRiscv._zz_44_[1]
.sym 63129 VexRiscv._zz_200_[23]
.sym 63130 VexRiscv._zz_288_[3]
.sym 63133 $abc$40744$n5470_1
.sym 63134 $abc$40744$n5469
.sym 63139 VexRiscv._zz_44_[0]
.sym 63140 VexRiscv._zz_44_[1]
.sym 63141 VexRiscv._zz_288_[2]
.sym 63142 VexRiscv._zz_200_[22]
.sym 63143 $abc$40744$n2633
.sym 63144 clk12_$glb_clk
.sym 63146 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 63147 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 63148 $abc$40744$n4601_1
.sym 63149 VexRiscv._zz_204_
.sym 63150 VexRiscv._zz_36_[27]
.sym 63151 VexRiscv._zz_79_[19]
.sym 63152 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 63153 $abc$40744$n3976
.sym 63156 $abc$40744$n4599_1
.sym 63157 VexRiscv.decode_to_execute_RS2[23]
.sym 63158 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 63159 VexRiscv._zz_44_[1]
.sym 63161 $abc$40744$n5093
.sym 63162 $abc$40744$n5334_1
.sym 63163 VexRiscv._zz_152_[20]
.sym 63164 VexRiscv._zz_35_[5]
.sym 63165 VexRiscv.CsrPlugin_mepc[9]
.sym 63166 $abc$40744$n4235
.sym 63167 VexRiscv._zz_35_[8]
.sym 63168 VexRiscv._zz_200_[23]
.sym 63169 $abc$40744$n4720_1
.sym 63170 VexRiscv._zz_152_[25]
.sym 63171 VexRiscv._zz_294_
.sym 63172 VexRiscv.decode_to_execute_RS2[23]
.sym 63173 $abc$40744$n4234
.sym 63176 VexRiscv._zz_41_[23]
.sym 63177 VexRiscv._zz_200_[22]
.sym 63178 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63179 VexRiscv._zz_171_[1]
.sym 63180 VexRiscv._zz_200_[26]
.sym 63181 VexRiscv._zz_152_[22]
.sym 63188 VexRiscv._zz_152_[25]
.sym 63189 $abc$40744$n4656_1
.sym 63191 $abc$40744$n4171
.sym 63193 $abc$40744$n4657
.sym 63194 VexRiscv._zz_152_[22]
.sym 63195 VexRiscv._zz_41_[4]
.sym 63196 VexRiscv._zz_153_
.sym 63197 $abc$40744$n4234
.sym 63198 $abc$40744$n4600_1
.sym 63199 VexRiscv._zz_42_[1]
.sym 63201 VexRiscv._zz_41_[27]
.sym 63202 VexRiscv.decode_to_execute_RS2[27]
.sym 63203 VexRiscv._zz_49_[1]
.sym 63204 $abc$40744$n4660_1
.sym 63205 $abc$40744$n4601_1
.sym 63207 $abc$40744$n4129
.sym 63208 VexRiscv._zz_49_[0]
.sym 63210 $abc$40744$n4236_1
.sym 63211 VexRiscv._zz_42_[0]
.sym 63212 $abc$40744$n4134_1
.sym 63213 $abc$40744$n3727_1
.sym 63214 $abc$40744$n233
.sym 63215 $abc$40744$n3729_1
.sym 63216 $abc$40744$n4235
.sym 63218 $abc$40744$n4658_1
.sym 63220 $abc$40744$n4171
.sym 63221 VexRiscv._zz_41_[27]
.sym 63223 $abc$40744$n3729_1
.sym 63226 VexRiscv._zz_49_[0]
.sym 63227 $abc$40744$n4134_1
.sym 63228 VexRiscv._zz_152_[22]
.sym 63229 VexRiscv._zz_49_[1]
.sym 63232 $abc$40744$n4129
.sym 63233 VexRiscv._zz_152_[25]
.sym 63234 $abc$40744$n4657
.sym 63235 $abc$40744$n4236_1
.sym 63238 $abc$40744$n4234
.sym 63239 $abc$40744$n4601_1
.sym 63240 $abc$40744$n3727_1
.sym 63241 $abc$40744$n4600_1
.sym 63244 VexRiscv._zz_153_
.sym 63245 VexRiscv._zz_42_[0]
.sym 63246 VexRiscv.decode_to_execute_RS2[27]
.sym 63247 VexRiscv._zz_42_[1]
.sym 63250 VexRiscv._zz_41_[4]
.sym 63256 $abc$40744$n4658_1
.sym 63257 $abc$40744$n3727_1
.sym 63258 $abc$40744$n4656_1
.sym 63259 $abc$40744$n4660_1
.sym 63262 $abc$40744$n4234
.sym 63263 $abc$40744$n4235
.sym 63264 VexRiscv._zz_152_[25]
.sym 63265 $abc$40744$n4129
.sym 63266 $abc$40744$n233
.sym 63267 clk12_$glb_clk
.sym 63270 VexRiscv._zz_318_[0]
.sym 63271 VexRiscv._zz_318_[1]
.sym 63272 VexRiscv._zz_318_[2]
.sym 63273 VexRiscv._zz_318_[3]
.sym 63274 VexRiscv._zz_318_[4]
.sym 63275 VexRiscv._zz_318_[5]
.sym 63276 VexRiscv._zz_318_[6]
.sym 63279 VexRiscv.decode_to_execute_RS2[26]
.sym 63280 VexRiscv.execute_to_memory_IS_DIV
.sym 63281 VexRiscv.memory_arbitration_isValid
.sym 63282 VexRiscv._zz_153_
.sym 63283 $abc$40744$n4243
.sym 63284 VexRiscv._zz_204_
.sym 63285 VexRiscv._zz_152_[8]
.sym 63286 $abc$40744$n7766
.sym 63287 VexRiscv.CsrPlugin_mepc[17]
.sym 63289 $abc$40744$n6712
.sym 63290 VexRiscv._zz_79_[23]
.sym 63291 $abc$40744$n7766
.sym 63292 VexRiscv._zz_153_
.sym 63293 VexRiscv._zz_171_[0]
.sym 63294 VexRiscv._zz_49_[0]
.sym 63295 VexRiscv._zz_204_
.sym 63296 VexRiscv.decode_to_execute_RS2[25]
.sym 63297 $abc$40744$n4239_1
.sym 63298 VexRiscv._zz_200_[25]
.sym 63299 VexRiscv._zz_79_[19]
.sym 63300 $abc$40744$n233
.sym 63301 VexRiscv._zz_35_[16]
.sym 63302 VexRiscv._zz_318_[19]
.sym 63303 $abc$40744$n3976
.sym 63310 $abc$40744$n4873_1
.sym 63311 $abc$40744$n4623_1
.sym 63312 $abc$40744$n4968_1
.sym 63313 VexRiscv._zz_36_[24]
.sym 63314 VexRiscv._zz_36_[27]
.sym 63316 $abc$40744$n4655
.sym 63317 VexRiscv._zz_194_[7]
.sym 63318 $abc$40744$n4680_1
.sym 63319 VexRiscv._zz_35_[24]
.sym 63322 $abc$40744$n4653
.sym 63324 $abc$40744$n4979
.sym 63328 $abc$40744$n4622_1
.sym 63329 $abc$40744$n3749
.sym 63332 $abc$40744$n4967
.sym 63334 $abc$40744$n4872
.sym 63335 VexRiscv._zz_323_[0]
.sym 63336 $abc$40744$n4267_1
.sym 63340 $abc$40744$n4266_1
.sym 63343 VexRiscv._zz_323_[0]
.sym 63346 VexRiscv._zz_194_[7]
.sym 63349 $abc$40744$n4979
.sym 63350 $abc$40744$n4873_1
.sym 63352 VexRiscv._zz_36_[27]
.sym 63356 $abc$40744$n4623_1
.sym 63357 VexRiscv._zz_35_[24]
.sym 63358 $abc$40744$n4266_1
.sym 63361 $abc$40744$n4267_1
.sym 63363 VexRiscv._zz_36_[24]
.sym 63364 $abc$40744$n4622_1
.sym 63367 $abc$40744$n4967
.sym 63369 $abc$40744$n4873_1
.sym 63370 VexRiscv._zz_36_[24]
.sym 63373 $abc$40744$n3749
.sym 63374 $abc$40744$n4655
.sym 63375 $abc$40744$n4653
.sym 63379 VexRiscv._zz_35_[24]
.sym 63380 $abc$40744$n4872
.sym 63381 $abc$40744$n4968_1
.sym 63385 $abc$40744$n4680_1
.sym 63386 VexRiscv._zz_36_[27]
.sym 63387 $abc$40744$n4267_1
.sym 63389 $abc$40744$n2586_$glb_ce
.sym 63390 clk12_$glb_clk
.sym 63392 VexRiscv._zz_318_[7]
.sym 63393 VexRiscv._zz_318_[8]
.sym 63394 VexRiscv._zz_318_[9]
.sym 63395 VexRiscv._zz_318_[10]
.sym 63396 VexRiscv._zz_318_[11]
.sym 63397 VexRiscv._zz_318_[12]
.sym 63398 VexRiscv._zz_318_[13]
.sym 63399 VexRiscv._zz_318_[14]
.sym 63404 $abc$40744$n4680_1
.sym 63405 $abc$40744$n4623_1
.sym 63406 VexRiscv._zz_216_[18]
.sym 63407 $abc$40744$n4382_1
.sym 63409 $abc$40744$n4267_1
.sym 63410 $abc$40744$n4230_1
.sym 63411 $abc$40744$n4872
.sym 63412 $abc$40744$n4383_1
.sym 63413 VexRiscv._zz_318_[0]
.sym 63414 $abc$40744$n4873_1
.sym 63415 $abc$40744$n4230_1
.sym 63416 basesoc_dat_w[6]
.sym 63417 VexRiscv._zz_35_[27]
.sym 63419 VexRiscv._zz_323_[0]
.sym 63420 VexRiscv._zz_316_[0]
.sym 63421 VexRiscv._zz_323_[0]
.sym 63423 VexRiscv._zz_36_[25]
.sym 63424 VexRiscv.lastStagePc[7]
.sym 63425 $abc$40744$n3638
.sym 63426 VexRiscv._zz_152_[7]
.sym 63433 VexRiscv._zz_35_[27]
.sym 63434 $abc$40744$n4235
.sym 63435 $abc$40744$n4971_1
.sym 63437 VexRiscv._zz_323_[0]
.sym 63438 $abc$40744$n4265_1
.sym 63439 $abc$40744$n3749
.sym 63440 $abc$40744$n4980_1
.sym 63441 $abc$40744$n4631_1
.sym 63443 $abc$40744$n4637_1
.sym 63444 $abc$40744$n4644_1
.sym 63445 $abc$40744$n4123
.sym 63446 VexRiscv._zz_36_[25]
.sym 63449 VexRiscv._zz_152_[26]
.sym 63450 $abc$40744$n4267_1
.sym 63453 VexRiscv._zz_318_[11]
.sym 63454 $abc$40744$n4873_1
.sym 63456 $abc$40744$n4872
.sym 63458 VexRiscv._zz_195_[12]
.sym 63459 VexRiscv._zz_195_[13]
.sym 63462 VexRiscv._zz_318_[12]
.sym 63463 VexRiscv._zz_194_[10]
.sym 63464 $abc$40744$n4236_1
.sym 63466 VexRiscv._zz_36_[25]
.sym 63468 $abc$40744$n4971_1
.sym 63469 $abc$40744$n4873_1
.sym 63472 VexRiscv._zz_195_[13]
.sym 63473 VexRiscv._zz_318_[12]
.sym 63474 $abc$40744$n4265_1
.sym 63478 VexRiscv._zz_195_[12]
.sym 63479 $abc$40744$n4265_1
.sym 63480 VexRiscv._zz_318_[11]
.sym 63484 $abc$40744$n4637_1
.sym 63485 $abc$40744$n3749
.sym 63486 $abc$40744$n4631_1
.sym 63490 VexRiscv._zz_152_[26]
.sym 63491 $abc$40744$n4235
.sym 63492 $abc$40744$n4236_1
.sym 63493 $abc$40744$n4123
.sym 63496 VexRiscv._zz_194_[10]
.sym 63499 VexRiscv._zz_323_[0]
.sym 63503 $abc$40744$n4980_1
.sym 63504 VexRiscv._zz_35_[27]
.sym 63505 $abc$40744$n4872
.sym 63508 $abc$40744$n4267_1
.sym 63509 VexRiscv._zz_36_[25]
.sym 63511 $abc$40744$n4644_1
.sym 63512 $abc$40744$n2586_$glb_ce
.sym 63513 clk12_$glb_clk
.sym 63515 VexRiscv._zz_318_[15]
.sym 63516 VexRiscv._zz_318_[16]
.sym 63517 VexRiscv._zz_318_[17]
.sym 63518 VexRiscv._zz_318_[18]
.sym 63519 VexRiscv._zz_318_[19]
.sym 63520 VexRiscv._zz_318_[20]
.sym 63521 VexRiscv._zz_318_[21]
.sym 63522 VexRiscv._zz_318_[22]
.sym 63523 $abc$40744$n4372_1
.sym 63527 $abc$40744$n4631_1
.sym 63528 $abc$40744$n5452
.sym 63530 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 63531 $abc$40744$n4637_1
.sym 63532 VexRiscv._zz_318_[14]
.sym 63533 $abc$40744$n4400_1
.sym 63534 $abc$40744$n4639_1
.sym 63536 $abc$40744$n4980_1
.sym 63537 eventmanager_status_w[2]
.sym 63538 $abc$40744$n4235
.sym 63539 $PACKER_VCC_NET
.sym 63540 VexRiscv._zz_35_[19]
.sym 63541 $abc$40744$n3727_1
.sym 63544 VexRiscv._zz_318_[21]
.sym 63546 VexRiscv._zz_316_[27]
.sym 63547 $abc$40744$n3977
.sym 63549 VexRiscv._zz_194_[10]
.sym 63550 $abc$40744$n4236_1
.sym 63556 $abc$40744$n4659
.sym 63557 $abc$40744$n4243
.sym 63560 $abc$40744$n4972
.sym 63561 VexRiscv._zz_152_[26]
.sym 63562 $abc$40744$n4645
.sym 63563 $abc$40744$n4292
.sym 63564 VexRiscv._zz_194_[19]
.sym 63565 VexRiscv._zz_171_[0]
.sym 63567 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 63568 VexRiscv._zz_35_[25]
.sym 63569 VexRiscv.memory_arbitration_isValid
.sym 63570 $abc$40744$n4963
.sym 63572 $abc$40744$n4620_1
.sym 63575 $abc$40744$n4873_1
.sym 63576 $abc$40744$n4872
.sym 63577 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 63579 VexRiscv._zz_323_[0]
.sym 63580 $abc$40744$n4484_1
.sym 63581 VexRiscv._zz_171_[1]
.sym 63582 $abc$40744$n4266_1
.sym 63583 VexRiscv.execute_to_memory_IS_DIV
.sym 63584 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63585 VexRiscv._zz_36_[23]
.sym 63586 VexRiscv._zz_152_[7]
.sym 63590 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63591 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 63592 VexRiscv._zz_152_[26]
.sym 63596 $abc$40744$n4659
.sym 63597 $abc$40744$n4243
.sym 63598 $abc$40744$n4620_1
.sym 63601 $abc$40744$n4972
.sym 63602 VexRiscv._zz_35_[25]
.sym 63603 $abc$40744$n4872
.sym 63607 $abc$40744$n4266_1
.sym 63608 $abc$40744$n4645
.sym 63609 VexRiscv._zz_35_[25]
.sym 63614 $abc$40744$n4963
.sym 63615 VexRiscv._zz_36_[23]
.sym 63616 $abc$40744$n4873_1
.sym 63619 VexRiscv._zz_323_[0]
.sym 63621 VexRiscv._zz_194_[19]
.sym 63625 VexRiscv.execute_to_memory_IS_DIV
.sym 63626 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 63627 VexRiscv.memory_arbitration_isValid
.sym 63628 $abc$40744$n4484_1
.sym 63631 VexRiscv._zz_152_[7]
.sym 63632 VexRiscv._zz_171_[1]
.sym 63633 $abc$40744$n4292
.sym 63634 VexRiscv._zz_171_[0]
.sym 63635 $abc$40744$n2586_$glb_ce
.sym 63636 clk12_$glb_clk
.sym 63638 VexRiscv._zz_318_[23]
.sym 63639 VexRiscv._zz_318_[24]
.sym 63640 VexRiscv._zz_318_[25]
.sym 63641 VexRiscv._zz_318_[26]
.sym 63642 VexRiscv._zz_318_[27]
.sym 63643 VexRiscv._zz_318_[28]
.sym 63644 VexRiscv._zz_318_[29]
.sym 63645 VexRiscv._zz_318_[30]
.sym 63651 $abc$40744$n2565
.sym 63652 $abc$40744$n2644
.sym 63653 $abc$40744$n4529
.sym 63654 VexRiscv._zz_194_[18]
.sym 63655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 63656 $abc$40744$n4972
.sym 63657 VexRiscv._zz_318_[15]
.sym 63658 $abc$40744$n3749
.sym 63659 $abc$40744$n4553_1
.sym 63660 VexRiscv._zz_200_[23]
.sym 63661 $abc$40744$n233
.sym 63663 VexRiscv.decode_to_execute_RS2[23]
.sym 63664 $abc$40744$n4650_1
.sym 63665 $abc$40744$n4234
.sym 63666 VexRiscv.memory_arbitration_isValid
.sym 63667 VexRiscv._zz_171_[1]
.sym 63668 $abc$40744$n5315_1
.sym 63669 VexRiscv._zz_152_[22]
.sym 63670 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63671 VexRiscv._zz_200_[26]
.sym 63672 VexRiscv._zz_318_[22]
.sym 63673 VexRiscv._zz_200_[22]
.sym 63679 $abc$40744$n4620_1
.sym 63680 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 63681 $abc$40744$n4234
.sym 63683 $abc$40744$n4616_1
.sym 63684 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 63685 VexRiscv.memory_arbitration_isValid
.sym 63686 VexRiscv._zz_336_
.sym 63687 $abc$40744$n4964
.sym 63688 VexRiscv.CsrPlugin_mepc[7]
.sym 63689 $abc$40744$n5330_1
.sym 63690 $abc$40744$n4650_1
.sym 63691 $abc$40744$n4243
.sym 63694 $abc$40744$n5315_1
.sym 63695 VexRiscv._zz_35_[23]
.sym 63696 VexRiscv.lastStagePc[7]
.sym 63698 $abc$40744$n4676_1
.sym 63700 $abc$40744$n2644
.sym 63701 $abc$40744$n3727_1
.sym 63702 $abc$40744$n4619_1
.sym 63703 VexRiscv.execute_to_memory_IS_DIV
.sym 63704 $abc$40744$n5324_1
.sym 63706 $abc$40744$n4872
.sym 63707 $abc$40744$n6687_1
.sym 63708 $abc$40744$n4580_1
.sym 63712 $abc$40744$n4234
.sym 63713 $abc$40744$n6687_1
.sym 63714 $abc$40744$n3727_1
.sym 63715 $abc$40744$n4676_1
.sym 63718 $abc$40744$n5330_1
.sym 63719 $abc$40744$n5315_1
.sym 63720 VexRiscv._zz_336_
.sym 63725 $abc$40744$n2644
.sym 63726 VexRiscv.CsrPlugin_mepc[7]
.sym 63727 VexRiscv.lastStagePc[7]
.sym 63730 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 63731 $abc$40744$n5324_1
.sym 63733 $abc$40744$n5315_1
.sym 63736 VexRiscv.memory_arbitration_isValid
.sym 63737 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 63738 $abc$40744$n4650_1
.sym 63739 VexRiscv.execute_to_memory_IS_DIV
.sym 63743 $abc$40744$n3727_1
.sym 63744 $abc$40744$n4619_1
.sym 63745 $abc$40744$n4616_1
.sym 63748 VexRiscv._zz_35_[23]
.sym 63749 $abc$40744$n4964
.sym 63750 $abc$40744$n4872
.sym 63755 $abc$40744$n4620_1
.sym 63756 $abc$40744$n4243
.sym 63757 $abc$40744$n4580_1
.sym 63759 clk12_$glb_clk
.sym 63761 VexRiscv._zz_318_[31]
.sym 63762 VexRiscv._zz_318_[32]
.sym 63763 $abc$40744$n4959_1
.sym 63764 $abc$40744$n4532
.sym 63765 VexRiscv._zz_316_[24]
.sym 63766 $abc$40744$n4530
.sym 63767 VexRiscv._zz_35_[27]
.sym 63768 $abc$40744$n4641_1
.sym 63773 $abc$40744$n4964
.sym 63775 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 63776 $abc$40744$n4243
.sym 63777 VexRiscv._zz_316_[31]
.sym 63779 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 63782 $abc$40744$n6712
.sym 63783 VexRiscv._zz_35_[25]
.sym 63784 VexRiscv._zz_35_[22]
.sym 63785 VexRiscv._zz_318_[25]
.sym 63786 $abc$40744$n4261_1
.sym 63787 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 63788 VexRiscv.CsrPlugin_mepc[4]
.sym 63789 VexRiscv._zz_318_[27]
.sym 63790 $abc$40744$n5324_1
.sym 63796 sys_rst
.sym 63802 $abc$40744$n4873_1
.sym 63803 VexRiscv._zz_36_[26]
.sym 63804 $abc$40744$n4662
.sym 63805 $abc$40744$n4595_1
.sym 63806 VexRiscv._zz_36_[22]
.sym 63807 $abc$40744$n4671
.sym 63808 $abc$40744$n4677
.sym 63809 $abc$40744$n4544
.sym 63810 $abc$40744$n6688_1
.sym 63813 $abc$40744$n3727_1
.sym 63814 $abc$40744$n4597_1
.sym 63815 $abc$40744$n4975
.sym 63818 $abc$40744$n4580_1
.sym 63820 $abc$40744$n4267_1
.sym 63822 $abc$40744$n4604_1
.sym 63823 VexRiscv._zz_36_[23]
.sym 63825 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 63826 $abc$40744$n4243
.sym 63828 $abc$40744$n4959_1
.sym 63829 VexRiscv._zz_152_[22]
.sym 63830 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63831 $abc$40744$n4599_1
.sym 63833 $abc$40744$n3749
.sym 63835 VexRiscv._zz_152_[22]
.sym 63836 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63838 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 63841 $abc$40744$n4671
.sym 63842 $abc$40744$n3749
.sym 63843 $abc$40744$n6688_1
.sym 63844 $abc$40744$n4677
.sym 63847 $abc$40744$n4873_1
.sym 63848 VexRiscv._zz_36_[26]
.sym 63849 $abc$40744$n4975
.sym 63854 $abc$40744$n4873_1
.sym 63855 $abc$40744$n4959_1
.sym 63856 VexRiscv._zz_36_[22]
.sym 63859 $abc$40744$n3749
.sym 63860 $abc$40744$n4597_1
.sym 63861 $abc$40744$n4599_1
.sym 63862 $abc$40744$n4595_1
.sym 63865 $abc$40744$n4243
.sym 63866 $abc$40744$n4580_1
.sym 63867 $abc$40744$n4544
.sym 63868 $abc$40744$n3727_1
.sym 63871 $abc$40744$n4267_1
.sym 63873 $abc$40744$n4604_1
.sym 63874 VexRiscv._zz_36_[23]
.sym 63878 $abc$40744$n4267_1
.sym 63879 VexRiscv._zz_36_[26]
.sym 63880 $abc$40744$n4662
.sym 63881 $abc$40744$n2586_$glb_ce
.sym 63882 clk12_$glb_clk
.sym 63884 $abc$40744$n4686_1
.sym 63885 $abc$40744$n4687
.sym 63886 $abc$40744$n4485_1
.sym 63887 VexRiscv.lastStagePc[17]
.sym 63888 $abc$40744$n2523
.sym 63889 $abc$40744$n4705
.sym 63890 $abc$40744$n4484_1
.sym 63891 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 63892 $abc$40744$n4872
.sym 63896 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 63898 $abc$40744$n4662
.sym 63899 VexRiscv._zz_35_[31]
.sym 63900 VexRiscv._zz_35_[19]
.sym 63902 $abc$40744$n4597_1
.sym 63903 $abc$40744$n4975
.sym 63904 VexRiscv._zz_316_[32]
.sym 63905 $abc$40744$n4544
.sym 63906 $abc$40744$n4873_1
.sym 63907 csrbankarray_csrbank0_leds_out0_w[1]
.sym 63908 $abc$40744$n4604_1
.sym 63909 VexRiscv._zz_323_[0]
.sym 63911 VexRiscv._zz_36_[25]
.sym 63913 $abc$40744$n3638
.sym 63916 VexRiscv._zz_35_[27]
.sym 63917 $abc$40744$n3638
.sym 63918 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 63926 VexRiscv._zz_36_[26]
.sym 63927 VexRiscv._zz_36_[25]
.sym 63928 $abc$40744$n3638
.sym 63929 $abc$40744$n4651
.sym 63931 VexRiscv.lastStagePc[4]
.sym 63932 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 63934 VexRiscv._zz_195_[23]
.sym 63935 $abc$40744$n4593_1
.sym 63938 $abc$40744$n2644
.sym 63940 $abc$40744$n4265_1
.sym 63941 $abc$40744$n3638
.sym 63943 $abc$40744$n233
.sym 63944 VexRiscv._zz_318_[22]
.sym 63945 VexRiscv._zz_318_[25]
.sym 63946 VexRiscv.memory_arbitration_isValid
.sym 63947 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 63948 VexRiscv.CsrPlugin_mepc[4]
.sym 63949 VexRiscv._zz_195_[26]
.sym 63952 $abc$40744$n4592_1
.sym 63953 VexRiscv.execute_to_memory_IS_DIV
.sym 63954 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 63958 $abc$40744$n2644
.sym 63960 VexRiscv.lastStagePc[4]
.sym 63961 VexRiscv.CsrPlugin_mepc[4]
.sym 63965 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 63966 $abc$40744$n3638
.sym 63967 $abc$40744$n4651
.sym 63970 $abc$40744$n4265_1
.sym 63972 VexRiscv._zz_195_[23]
.sym 63973 VexRiscv._zz_318_[22]
.sym 63976 $abc$40744$n4593_1
.sym 63977 $abc$40744$n3638
.sym 63978 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 63982 $abc$40744$n4265_1
.sym 63983 VexRiscv._zz_195_[26]
.sym 63984 VexRiscv._zz_318_[25]
.sym 63989 VexRiscv._zz_36_[25]
.sym 63994 $abc$40744$n4592_1
.sym 63995 VexRiscv.execute_to_memory_IS_DIV
.sym 63996 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 63997 VexRiscv.memory_arbitration_isValid
.sym 64002 VexRiscv._zz_36_[26]
.sym 64004 $abc$40744$n233
.sym 64005 clk12_$glb_clk
.sym 64007 spiflash_counter[0]
.sym 64009 $abc$40744$n4559_1
.sym 64010 $abc$40744$n6571
.sym 64013 $abc$40744$n6098_1
.sym 64020 $abc$40744$n4265_1
.sym 64021 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 64022 user_btn0
.sym 64023 waittimer2_count[8]
.sym 64024 $abc$40744$n233
.sym 64032 $abc$40744$n3977
.sym 64036 $PACKER_VCC_NET
.sym 64040 VexRiscv._zz_35_[22]
.sym 64050 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 64059 $abc$40744$n8241
.sym 64119 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 64127 $abc$40744$n8241
.sym 64128 clk12_$glb_clk
.sym 64134 VexRiscv.CsrPlugin_mtval[20]
.sym 64149 $abc$40744$n4559_1
.sym 64231 basesoc_timer0_value_status[8]
.sym 64244 csrbankarray_sel_r
.sym 64248 $abc$40744$n5919_1
.sym 64251 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 64252 basesoc_adr[0]
.sym 64262 $abc$40744$n2621
.sym 64272 basesoc_timer0_reload_storage[1]
.sym 64275 $abc$40744$n6138_1
.sym 64278 basesoc_timer0_load_storage[1]
.sym 64279 sys_rst
.sym 64283 $abc$40744$n2454
.sym 64284 basesoc_timer0_reload_storage[0]
.sym 64285 basesoc_timer0_en_storage
.sym 64287 $abc$40744$n3904_1
.sym 64289 $PACKER_VCC_NET
.sym 64291 basesoc_timer0_eventmanager_status_w
.sym 64292 basesoc_timer0_value[1]
.sym 64297 basesoc_timer0_value_status[8]
.sym 64299 basesoc_timer0_value[0]
.sym 64300 basesoc_timer0_en_storage
.sym 64302 $abc$40744$n5920_1
.sym 64303 $abc$40744$n6705
.sym 64311 basesoc_timer0_reload_storage[0]
.sym 64312 $abc$40744$n3904_1
.sym 64313 $abc$40744$n5920_1
.sym 64314 basesoc_timer0_value_status[8]
.sym 64323 basesoc_timer0_eventmanager_status_w
.sym 64324 basesoc_timer0_reload_storage[1]
.sym 64326 basesoc_timer0_value[1]
.sym 64329 basesoc_timer0_load_storage[1]
.sym 64330 basesoc_timer0_en_storage
.sym 64332 $abc$40744$n6138_1
.sym 64335 basesoc_timer0_reload_storage[0]
.sym 64336 $abc$40744$n6705
.sym 64337 basesoc_timer0_eventmanager_status_w
.sym 64341 basesoc_timer0_value[0]
.sym 64343 basesoc_timer0_en_storage
.sym 64344 sys_rst
.sym 64348 basesoc_timer0_value[0]
.sym 64349 $PACKER_VCC_NET
.sym 64351 $abc$40744$n2454
.sym 64352 clk12_$glb_clk
.sym 64353 sys_rst_$glb_sr
.sym 64359 basesoc_timer0_load_storage[26]
.sym 64364 basesoc_timer0_load_storage[24]
.sym 64365 basesoc_timer0_load_storage[29]
.sym 64368 VexRiscv._zz_289_[2]
.sym 64369 $abc$40744$n6069_1
.sym 64371 $abc$40744$n6470_1
.sym 64372 array_muxed1[0]
.sym 64373 $abc$40744$n6479_1
.sym 64377 basesoc_timer0_en_storage
.sym 64378 array_muxed1[11]
.sym 64379 $abc$40744$n6461_1
.sym 64380 basesoc_timer0_value[1]
.sym 64381 $abc$40744$n6481_1
.sym 64386 basesoc_timer0_load_storage[18]
.sym 64387 $abc$40744$n2426
.sym 64395 $abc$40744$n5859
.sym 64396 spiflash_bus_dat_r[7]
.sym 64402 basesoc_dat_w[3]
.sym 64405 $abc$40744$n2454
.sym 64407 $abc$40744$n5920_1
.sym 64411 $abc$40744$n2442
.sym 64413 $abc$40744$n2426
.sym 64414 basesoc_timer0_load_storage[8]
.sym 64417 array_muxed0[11]
.sym 64420 basesoc_timer0_load_storage[29]
.sym 64421 $abc$40744$n6781
.sym 64422 $abc$40744$n3973
.sym 64423 user_btn1
.sym 64424 $abc$40744$n5920_1
.sym 64427 $abc$40744$n5920_1
.sym 64436 basesoc_dat_w[2]
.sym 64442 basesoc_dat_w[6]
.sym 64457 basesoc_dat_w[3]
.sym 64462 $abc$40744$n2428
.sym 64465 basesoc_ctrl_reset_reset_r
.sym 64469 basesoc_dat_w[2]
.sym 64474 basesoc_dat_w[6]
.sym 64499 basesoc_dat_w[3]
.sym 64510 basesoc_ctrl_reset_reset_r
.sym 64514 $abc$40744$n2428
.sym 64515 clk12_$glb_clk
.sym 64516 sys_rst_$glb_sr
.sym 64517 $abc$40744$n3911
.sym 64518 $abc$40744$n2282
.sym 64523 basesoc_timer0_value_status[24]
.sym 64526 basesoc_dat_w[6]
.sym 64527 basesoc_dat_w[6]
.sym 64530 $abc$40744$n6483_1
.sym 64532 basesoc_timer0_value[0]
.sym 64533 basesoc_uart_phy_rx_reg[7]
.sym 64535 basesoc_timer0_value_status[0]
.sym 64536 user_btn_n
.sym 64537 $abc$40744$n2430
.sym 64538 basesoc_uart_phy_rx_reg[1]
.sym 64539 basesoc_timer0_eventmanager_pending_w
.sym 64540 sys_rst
.sym 64542 $abc$40744$n3794
.sym 64543 $abc$40744$n2442
.sym 64547 $abc$40744$n3840_1
.sym 64548 $abc$40744$n3868_1
.sym 64549 basesoc_timer0_load_storage[24]
.sym 64550 basesoc_timer0_reload_storage[14]
.sym 64552 $abc$40744$n2282
.sym 64558 $abc$40744$n3894_1
.sym 64559 $abc$40744$n3917
.sym 64560 $abc$40744$n5932_1
.sym 64562 basesoc_timer0_eventmanager_status_w
.sym 64563 $abc$40744$n6744
.sym 64566 $abc$40744$n3794
.sym 64569 sys_rst
.sym 64570 basesoc_timer0_load_storage[13]
.sym 64571 basesoc_timer0_load_storage[0]
.sym 64572 $abc$40744$n3818
.sym 64573 basesoc_adr[4]
.sym 64575 basesoc_timer0_en_storage
.sym 64576 basesoc_timer0_reload_storage[13]
.sym 64578 $abc$40744$n6162_1
.sym 64579 basesoc_adr[2]
.sym 64580 basesoc_timer0_load_storage[8]
.sym 64581 basesoc_timer0_eventmanager_pending_w
.sym 64584 $abc$40744$n3898_1
.sym 64587 basesoc_adr[3]
.sym 64588 basesoc_timer0_value_status[24]
.sym 64591 basesoc_timer0_load_storage[0]
.sym 64592 basesoc_adr[2]
.sym 64593 basesoc_adr[3]
.sym 64594 basesoc_timer0_eventmanager_pending_w
.sym 64597 $abc$40744$n3818
.sym 64598 basesoc_adr[4]
.sym 64599 basesoc_adr[2]
.sym 64600 basesoc_adr[3]
.sym 64603 basesoc_timer0_load_storage[8]
.sym 64604 $abc$40744$n3898_1
.sym 64605 $abc$40744$n5932_1
.sym 64606 basesoc_timer0_value_status[24]
.sym 64609 basesoc_adr[2]
.sym 64610 basesoc_adr[4]
.sym 64611 $abc$40744$n3794
.sym 64612 basesoc_adr[3]
.sym 64615 basesoc_timer0_eventmanager_status_w
.sym 64616 $abc$40744$n6744
.sym 64617 basesoc_timer0_reload_storage[13]
.sym 64622 $abc$40744$n3894_1
.sym 64623 $abc$40744$n3917
.sym 64624 sys_rst
.sym 64627 $abc$40744$n3894_1
.sym 64628 $abc$40744$n3898_1
.sym 64629 sys_rst
.sym 64633 basesoc_timer0_load_storage[13]
.sym 64635 basesoc_timer0_en_storage
.sym 64636 $abc$40744$n6162_1
.sym 64638 clk12_$glb_clk
.sym 64639 sys_rst_$glb_sr
.sym 64640 basesoc_timer0_reload_storage[3]
.sym 64641 $abc$40744$n3840_1
.sym 64642 $abc$40744$n3796
.sym 64643 $abc$40744$n3841_1
.sym 64644 $abc$40744$n3973
.sym 64645 basesoc_timer0_reload_storage[4]
.sym 64646 $abc$40744$n3988
.sym 64647 basesoc_timer0_reload_storage[2]
.sym 64652 array_muxed0[13]
.sym 64653 slave_sel_r[2]
.sym 64654 $abc$40744$n2442
.sym 64655 sys_rst
.sym 64656 $abc$40744$n5932_1
.sym 64658 basesoc_timer0_load_storage[13]
.sym 64659 spiflash_bus_dat_r[10]
.sym 64660 csrbankarray_csrbank3_bitbang0_w[1]
.sym 64661 array_muxed0[10]
.sym 64662 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 64663 slave_sel_r[2]
.sym 64664 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 64665 basesoc_uart_phy_rx_busy
.sym 64666 $abc$40744$n3795
.sym 64667 array_muxed0[11]
.sym 64668 $abc$40744$n3792
.sym 64670 $abc$40744$n3936
.sym 64671 basesoc_timer0_reload_storage[2]
.sym 64672 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 64673 basesoc_adr[3]
.sym 64681 $abc$40744$n6825_1
.sym 64682 $abc$40744$n6729
.sym 64683 $abc$40744$n6184
.sym 64684 $abc$40744$n5922_1
.sym 64685 $abc$40744$n3895
.sym 64686 $abc$40744$n3792
.sym 64689 basesoc_timer0_en_storage
.sym 64690 $abc$40744$n6827_1
.sym 64691 $abc$40744$n5931_1
.sym 64692 $abc$40744$n6822_1
.sym 64693 basesoc_timer0_eventmanager_status_w
.sym 64694 $abc$40744$n5924_1
.sym 64695 $abc$40744$n6826_1
.sym 64696 basesoc_adr[4]
.sym 64697 basesoc_adr[3]
.sym 64698 $abc$40744$n6781
.sym 64699 $abc$40744$n3815
.sym 64700 basesoc_adr[2]
.sym 64702 $abc$40744$n6823_1
.sym 64703 basesoc_timer0_eventmanager_storage
.sym 64705 $abc$40744$n3812
.sym 64706 $abc$40744$n3915
.sym 64707 $abc$40744$n6783_1
.sym 64709 basesoc_timer0_load_storage[24]
.sym 64710 $abc$40744$n5919_1
.sym 64712 basesoc_timer0_reload_storage[8]
.sym 64714 $abc$40744$n6827_1
.sym 64715 $abc$40744$n5931_1
.sym 64716 $abc$40744$n3895
.sym 64717 $abc$40744$n6823_1
.sym 64720 $abc$40744$n6826_1
.sym 64721 basesoc_adr[4]
.sym 64722 $abc$40744$n6781
.sym 64723 $abc$40744$n6822_1
.sym 64726 basesoc_timer0_eventmanager_storage
.sym 64727 basesoc_timer0_load_storage[24]
.sym 64728 basesoc_adr[4]
.sym 64729 $abc$40744$n3792
.sym 64732 $abc$40744$n6729
.sym 64733 basesoc_timer0_reload_storage[8]
.sym 64734 basesoc_timer0_eventmanager_status_w
.sym 64738 $abc$40744$n3815
.sym 64739 basesoc_adr[2]
.sym 64740 basesoc_adr[3]
.sym 64741 basesoc_timer0_eventmanager_status_w
.sym 64744 $abc$40744$n5922_1
.sym 64745 $abc$40744$n5919_1
.sym 64746 $abc$40744$n6783_1
.sym 64747 $abc$40744$n5924_1
.sym 64750 $abc$40744$n3915
.sym 64751 basesoc_timer0_en_storage
.sym 64752 $abc$40744$n6825_1
.sym 64753 $abc$40744$n3812
.sym 64756 basesoc_timer0_en_storage
.sym 64757 $abc$40744$n6184
.sym 64758 basesoc_timer0_load_storage[24]
.sym 64761 clk12_$glb_clk
.sym 64762 sys_rst_$glb_sr
.sym 64763 $abc$40744$n3794
.sym 64764 $abc$40744$n3936
.sym 64765 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 64766 $abc$40744$n3868_1
.sym 64767 $abc$40744$n3842_1
.sym 64768 basesoc_adr[13]
.sym 64769 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 64770 $abc$40744$n3795
.sym 64773 VexRiscv._zz_289_[3]
.sym 64775 basesoc_uart_tx_fifo_consume[2]
.sym 64776 $abc$40744$n6729
.sym 64778 $abc$40744$n6822_1
.sym 64780 basesoc_dat_w[5]
.sym 64781 basesoc_uart_tx_fifo_consume[0]
.sym 64783 $abc$40744$n2586
.sym 64784 basesoc_uart_eventmanager_pending_w[0]
.sym 64785 basesoc_timer0_en_storage
.sym 64787 basesoc_dat_w[2]
.sym 64788 basesoc_dat_w[6]
.sym 64789 $abc$40744$n233
.sym 64790 $abc$40744$n3983
.sym 64791 $abc$40744$n3812
.sym 64792 $abc$40744$n3915
.sym 64793 $abc$40744$n3818
.sym 64794 $abc$40744$n2434
.sym 64795 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 64796 basesoc_dat_w[3]
.sym 64797 array_muxed0[9]
.sym 64798 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 64806 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 64809 basesoc_adr[9]
.sym 64810 basesoc_adr[2]
.sym 64811 basesoc_adr[10]
.sym 64813 $abc$40744$n3869
.sym 64815 $abc$40744$n3841_1
.sym 64816 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 64817 basesoc_adr[9]
.sym 64821 $abc$40744$n3793
.sym 64823 array_muxed0[9]
.sym 64825 basesoc_adr[13]
.sym 64827 $abc$40744$n3815
.sym 64829 array_muxed0[10]
.sym 64832 basesoc_adr[3]
.sym 64835 basesoc_adr[10]
.sym 64837 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 64838 $abc$40744$n3793
.sym 64839 $abc$40744$n3869
.sym 64843 basesoc_adr[13]
.sym 64844 $abc$40744$n3841_1
.sym 64845 basesoc_adr[9]
.sym 64846 basesoc_adr[10]
.sym 64850 $abc$40744$n3793
.sym 64851 $abc$40744$n3869
.sym 64852 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 64855 basesoc_adr[9]
.sym 64856 basesoc_adr[10]
.sym 64857 basesoc_adr[13]
.sym 64858 $abc$40744$n3841_1
.sym 64861 $abc$40744$n3841_1
.sym 64862 basesoc_adr[13]
.sym 64863 basesoc_adr[9]
.sym 64864 basesoc_adr[10]
.sym 64867 array_muxed0[9]
.sym 64873 basesoc_adr[2]
.sym 64874 $abc$40744$n3815
.sym 64876 basesoc_adr[3]
.sym 64880 array_muxed0[10]
.sym 64884 clk12_$glb_clk
.sym 64885 sys_rst_$glb_sr
.sym 64886 basesoc_uart_phy_rx_busy
.sym 64887 $abc$40744$n3793
.sym 64888 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 64889 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 64890 basesoc_adr[3]
.sym 64891 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 64892 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 64893 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 64896 VexRiscv._zz_136_[25]
.sym 64897 $abc$40744$n2580
.sym 64899 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 64901 $abc$40744$n3868_1
.sym 64902 array_muxed0[13]
.sym 64903 $abc$40744$n3795
.sym 64904 basesoc_dat_w[3]
.sym 64905 $abc$40744$n3794
.sym 64907 basesoc_uart_rx_fifo_do_read
.sym 64908 basesoc_timer0_en_storage
.sym 64909 basesoc_adr[1]
.sym 64910 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 64911 basesoc_adr[3]
.sym 64912 basesoc_adr[0]
.sym 64913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 64914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 64915 spiflash_i
.sym 64916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 64918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 64919 $abc$40744$n3908_1
.sym 64920 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 64921 $PACKER_VCC_NET
.sym 64927 $abc$40744$n6443
.sym 64928 $abc$40744$n3869
.sym 64930 csrbankarray_sel_r
.sym 64931 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 64932 array_muxed0[0]
.sym 64933 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 64934 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 64935 sys_rst
.sym 64936 eventmanager_status_w[0]
.sym 64938 $abc$40744$n3907
.sym 64939 $abc$40744$n3894_1
.sym 64940 $abc$40744$n4723
.sym 64941 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 64942 $abc$40744$n3936
.sym 64944 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 64947 basesoc_adr[3]
.sym 64949 $abc$40744$n4379
.sym 64950 $abc$40744$n6069_1
.sym 64951 $abc$40744$n6444_1
.sym 64952 $abc$40744$n3793
.sym 64953 $abc$40744$n3818
.sym 64955 $abc$40744$n4377
.sym 64957 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 64958 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 64960 $abc$40744$n4379
.sym 64961 csrbankarray_sel_r
.sym 64962 $abc$40744$n4723
.sym 64963 $abc$40744$n4377
.sym 64966 sys_rst
.sym 64968 $abc$40744$n3894_1
.sym 64969 $abc$40744$n3907
.sym 64972 basesoc_adr[3]
.sym 64974 $abc$40744$n3793
.sym 64978 $abc$40744$n3869
.sym 64980 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 64981 $abc$40744$n3793
.sym 64984 $abc$40744$n6443
.sym 64985 $abc$40744$n6444_1
.sym 64986 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 64987 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 64992 array_muxed0[0]
.sym 64996 $abc$40744$n3936
.sym 64997 $abc$40744$n3818
.sym 64998 eventmanager_status_w[0]
.sym 64999 $abc$40744$n6069_1
.sym 65002 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 65003 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 65004 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 65005 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 65007 clk12_$glb_clk
.sym 65008 sys_rst_$glb_sr
.sym 65009 $abc$40744$n3667
.sym 65010 $abc$40744$n3661
.sym 65011 $abc$40744$n3658
.sym 65012 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 65013 $abc$40744$n3664
.sym 65014 $abc$40744$n3659
.sym 65015 $abc$40744$n3657
.sym 65016 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 65019 $abc$40744$n3976
.sym 65020 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 65021 sys_rst
.sym 65022 basesoc_uart_phy_rx_reg[4]
.sym 65023 basesoc_uart_tx_fifo_wrport_we
.sym 65024 $abc$40744$n5552_1
.sym 65025 VexRiscv._zz_201_[13]
.sym 65026 basesoc_uart_phy_rx_r
.sym 65027 $abc$40744$n5
.sym 65028 array_muxed0[0]
.sym 65029 VexRiscv.dBus_cmd_payload_wr
.sym 65030 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 65031 basesoc_adr[2]
.sym 65032 basesoc_timer0_load_storage[12]
.sym 65033 VexRiscv._zz_195_[28]
.sym 65034 VexRiscv._zz_136_[6]
.sym 65035 $abc$40744$n2442
.sym 65036 basesoc_we
.sym 65037 basesoc_timer0_reload_storage[14]
.sym 65038 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 65039 $abc$40744$n6546
.sym 65040 $abc$40744$n2282
.sym 65041 csrbankarray_csrbank0_leds_out0_w[4]
.sym 65042 $abc$40744$n57
.sym 65043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65044 $abc$40744$n3661
.sym 65051 $abc$40744$n3894_1
.sym 65054 basesoc_dat_w[4]
.sym 65055 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 65057 basesoc_dat_w[7]
.sym 65058 basesoc_dat_w[6]
.sym 65059 basesoc_dat_w[2]
.sym 65063 sys_rst
.sym 65064 $abc$40744$n3915
.sym 65066 basesoc_dat_w[3]
.sym 65068 csrbankarray_sel_r
.sym 65069 $abc$40744$n4379
.sym 65072 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 65074 $abc$40744$n4723
.sym 65075 basesoc_adr[4]
.sym 65076 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 65077 $abc$40744$n2434
.sym 65079 $abc$40744$n6427
.sym 65081 $abc$40744$n4377
.sym 65084 basesoc_dat_w[7]
.sym 65090 basesoc_dat_w[4]
.sym 65095 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 65096 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 65097 $abc$40744$n6427
.sym 65098 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 65104 basesoc_dat_w[2]
.sym 65109 basesoc_dat_w[3]
.sym 65113 $abc$40744$n4379
.sym 65114 csrbankarray_sel_r
.sym 65115 $abc$40744$n4723
.sym 65116 $abc$40744$n4377
.sym 65122 basesoc_dat_w[6]
.sym 65125 $abc$40744$n3894_1
.sym 65126 sys_rst
.sym 65127 $abc$40744$n3915
.sym 65128 basesoc_adr[4]
.sym 65129 $abc$40744$n2434
.sym 65130 clk12_$glb_clk
.sym 65131 sys_rst_$glb_sr
.sym 65132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65133 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65134 $abc$40744$n3754
.sym 65135 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65136 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65137 VexRiscv._zz_136_[29]
.sym 65138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65139 count[6]
.sym 65141 array_muxed1[4]
.sym 65143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65144 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 65145 VexRiscv._zz_136_[25]
.sym 65146 basesoc_vexriscv_dbus_adr[9]
.sym 65147 basesoc_uart_tx_fifo_consume[1]
.sym 65149 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 65150 VexRiscv._zz_289_[1]
.sym 65151 sys_rst
.sym 65152 basesoc_timer0_eventmanager_storage
.sym 65153 VexRiscv.lastStagePc[13]
.sym 65154 basesoc_uart_phy_tx_reg[4]
.sym 65155 basesoc_timer0_load_storage[12]
.sym 65156 $abc$40744$n2540
.sym 65158 $abc$40744$n196
.sym 65159 VexRiscv._zz_289_[3]
.sym 65161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65162 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 65163 $abc$40744$n3795
.sym 65164 basesoc_ctrl_storage[17]
.sym 65165 VexRiscv._zz_32_[1]
.sym 65166 array_muxed0[11]
.sym 65167 basesoc_ctrl_storage[16]
.sym 65173 $abc$40744$n6540
.sym 65176 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 65177 $abc$40744$n6560
.sym 65179 $abc$40744$n6562
.sym 65182 $abc$40744$n3754
.sym 65185 $abc$40744$n6556
.sym 65187 $abc$40744$n3598_1
.sym 65188 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 65190 $abc$40744$n3755
.sym 65191 $PACKER_VCC_NET
.sym 65192 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 65193 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65194 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 65196 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 65197 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 65198 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65199 $abc$40744$n6546
.sym 65200 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65207 $abc$40744$n3598_1
.sym 65208 $abc$40744$n6540
.sym 65212 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 65213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65214 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 65215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65219 $abc$40744$n3755
.sym 65220 $abc$40744$n3754
.sym 65221 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 65224 $abc$40744$n6556
.sym 65226 $abc$40744$n3598_1
.sym 65231 $abc$40744$n3598_1
.sym 65233 $abc$40744$n6546
.sym 65237 $abc$40744$n6560
.sym 65238 $abc$40744$n3598_1
.sym 65242 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 65244 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 65245 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 65248 $abc$40744$n3598_1
.sym 65249 $abc$40744$n6562
.sym 65252 $PACKER_VCC_NET
.sym 65253 clk12_$glb_clk
.sym 65255 count[17]
.sym 65256 $abc$40744$n3945
.sym 65257 basesoc_uart_phy_tx_bitcount[1]
.sym 65258 count[9]
.sym 65259 count[19]
.sym 65260 count[14]
.sym 65261 $abc$40744$n2540
.sym 65262 count[18]
.sym 65263 $abc$40744$n6540
.sym 65264 basesoc_vexriscv_dbus_adr[28]
.sym 65266 VexRiscv._zz_290_[1]
.sym 65267 VexRiscv.decode_to_execute_RS2[9]
.sym 65268 basesoc_uart_phy_rx_reg[3]
.sym 65270 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65271 basesoc_uart_phy_rx_reg[5]
.sym 65273 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 65274 VexRiscv._zz_79_[31]
.sym 65275 $abc$40744$n235
.sym 65277 csrbankarray_csrbank0_leds_out0_w[3]
.sym 65278 $abc$40744$n3754
.sym 65279 $abc$40744$n3811
.sym 65280 $abc$40744$n233
.sym 65281 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65282 $abc$40744$n2434
.sym 65283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65284 $abc$40744$n3812
.sym 65288 basesoc_dat_w[1]
.sym 65289 $abc$40744$n3983
.sym 65290 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 65296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65297 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65300 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65301 $abc$40744$n196
.sym 65302 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65303 VexRiscv._zz_289_[3]
.sym 65304 VexRiscv._zz_136_[6]
.sym 65307 $abc$40744$n194
.sym 65308 $abc$40744$n192
.sym 65309 $abc$40744$n190
.sym 65310 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65312 $abc$40744$n3757
.sym 65313 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 65317 $abc$40744$n3758
.sym 65318 $abc$40744$n3692
.sym 65319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65321 VexRiscv._zz_289_[2]
.sym 65323 VexRiscv._zz_289_[1]
.sym 65324 VexRiscv._zz_289_[4]
.sym 65326 VexRiscv._zz_289_[0]
.sym 65329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65330 VexRiscv._zz_289_[0]
.sym 65331 VexRiscv._zz_289_[1]
.sym 65332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65338 $abc$40744$n3692
.sym 65344 VexRiscv._zz_136_[6]
.sym 65347 $abc$40744$n192
.sym 65348 $abc$40744$n190
.sym 65349 $abc$40744$n196
.sym 65350 $abc$40744$n194
.sym 65353 $abc$40744$n3757
.sym 65354 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65355 VexRiscv._zz_289_[2]
.sym 65356 $abc$40744$n3758
.sym 65359 VexRiscv._zz_289_[3]
.sym 65360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65361 VexRiscv._zz_289_[4]
.sym 65362 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65365 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 65366 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 65367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 65368 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65373 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 65375 $abc$40744$n2586_$glb_ce
.sym 65376 clk12_$glb_clk
.sym 65380 $abc$40744$n7121
.sym 65381 $abc$40744$n7122
.sym 65382 $abc$40744$n7123
.sym 65383 $abc$40744$n7124
.sym 65384 $abc$40744$n7125
.sym 65385 $abc$40744$n7126
.sym 65388 VexRiscv._zz_289_[2]
.sym 65389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 65391 basesoc_adr[0]
.sym 65392 $abc$40744$n4379
.sym 65393 basesoc_timer0_en_storage
.sym 65394 count[13]
.sym 65396 VexRiscv._zz_32_[1]
.sym 65397 count[13]
.sym 65398 basesoc_uart_eventmanager_storage[1]
.sym 65399 $abc$40744$n233
.sym 65400 basesoc_uart_phy_storage[28]
.sym 65402 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65403 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 65404 $abc$40744$n202
.sym 65405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65406 $abc$40744$n4843
.sym 65407 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65408 VexRiscv._zz_171_[0]
.sym 65409 $abc$40744$n4266_1
.sym 65410 $abc$40744$n3817
.sym 65411 $abc$40744$n3908_1
.sym 65412 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65413 $abc$40744$n9
.sym 65419 $abc$40744$n3905
.sym 65420 basesoc_vexriscv_dbus_we
.sym 65421 $abc$40744$n3817
.sym 65422 $abc$40744$n3814
.sym 65423 $abc$40744$n3908_1
.sym 65424 $abc$40744$n3607_1
.sym 65425 sys_rst
.sym 65427 basesoc_ctrl_bus_errors[8]
.sym 65429 $abc$40744$n6021
.sym 65430 $abc$40744$n2430
.sym 65431 basesoc_ctrl_storage[24]
.sym 65432 $abc$40744$n3608_1
.sym 65433 $abc$40744$n3795
.sym 65435 VexRiscv._zz_313_
.sym 65437 basesoc_ctrl_storage[16]
.sym 65438 basesoc_ctrl_bus_errors[16]
.sym 65440 $abc$40744$n3640
.sym 65441 $abc$40744$n6022_1
.sym 65442 basesoc_we
.sym 65443 $abc$40744$n6020_1
.sym 65445 $abc$40744$n3606_1
.sym 65446 $abc$40744$n3635_1
.sym 65448 basesoc_dat_w[1]
.sym 65449 $abc$40744$n214
.sym 65452 $abc$40744$n3905
.sym 65453 basesoc_ctrl_bus_errors[8]
.sym 65455 $abc$40744$n6021
.sym 65458 basesoc_we
.sym 65459 sys_rst
.sym 65460 $abc$40744$n3795
.sym 65461 $abc$40744$n3817
.sym 65464 $abc$40744$n3817
.sym 65465 basesoc_ctrl_storage[24]
.sym 65466 $abc$40744$n3908_1
.sym 65467 basesoc_ctrl_bus_errors[16]
.sym 65473 basesoc_dat_w[1]
.sym 65479 $abc$40744$n214
.sym 65482 $abc$40744$n6020_1
.sym 65483 $abc$40744$n6022_1
.sym 65484 $abc$40744$n3814
.sym 65485 basesoc_ctrl_storage[16]
.sym 65489 $abc$40744$n3607_1
.sym 65490 $abc$40744$n3608_1
.sym 65491 $abc$40744$n3606_1
.sym 65494 basesoc_vexriscv_dbus_we
.sym 65495 VexRiscv._zz_313_
.sym 65496 $abc$40744$n3640
.sym 65497 $abc$40744$n3635_1
.sym 65498 $abc$40744$n2430
.sym 65499 clk12_$glb_clk
.sym 65500 sys_rst_$glb_sr
.sym 65501 $abc$40744$n7127
.sym 65502 $abc$40744$n7128
.sym 65503 $abc$40744$n7129
.sym 65504 $abc$40744$n7130
.sym 65505 reset_delay[10]
.sym 65506 reset_delay[11]
.sym 65507 $abc$40744$n3666
.sym 65508 basesoc_timer0_reload_storage[8]
.sym 65510 reset_delay[2]
.sym 65511 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 65512 VexRiscv._zz_49_[0]
.sym 65513 $abc$40744$n3905
.sym 65514 $abc$40744$n7125
.sym 65515 grant
.sym 65516 $abc$40744$n2440
.sym 65517 $abc$40744$n2253
.sym 65518 $abc$40744$n4872
.sym 65519 VexRiscv._zz_79_[15]
.sym 65520 $abc$40744$n3608_1
.sym 65521 $abc$40744$n4261_1
.sym 65522 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 65523 $abc$40744$n208
.sym 65524 $abc$40744$n7121
.sym 65525 VexRiscv._zz_195_[28]
.sym 65526 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 65527 $abc$40744$n6022_1
.sym 65528 basesoc_we
.sym 65529 VexRiscv._zz_289_[4]
.sym 65530 $abc$40744$n3666
.sym 65531 $abc$40744$n2647
.sym 65532 VexRiscv._zz_130_[1]
.sym 65533 $abc$40744$n2282
.sym 65534 VexRiscv._zz_49_[0]
.sym 65535 $abc$40744$n214
.sym 65536 $abc$40744$n3661
.sym 65543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 65545 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 65547 VexRiscv._zz_289_[4]
.sym 65548 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 65549 VexRiscv._zz_136_[25]
.sym 65551 VexRiscv._zz_289_[2]
.sym 65552 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 65553 $abc$40744$n235
.sym 65557 VexRiscv._zz_191_
.sym 65559 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 65560 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 65561 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 65562 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 65572 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 65578 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 65582 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 65587 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 65595 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 65599 VexRiscv._zz_191_
.sym 65600 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 65601 $abc$40744$n235
.sym 65602 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 65607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 65611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65614 VexRiscv._zz_136_[25]
.sym 65617 VexRiscv._zz_289_[4]
.sym 65618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 65619 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 65620 VexRiscv._zz_289_[2]
.sym 65621 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 65622 clk12_$glb_clk
.sym 65624 $abc$40744$n4889
.sym 65625 $abc$40744$n6421
.sym 65626 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 65627 $abc$40744$n5003
.sym 65628 $abc$40744$n4888
.sym 65629 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 65630 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 65631 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 65634 basesoc_adr[0]
.sym 65636 basesoc_uart_rx_fifo_level0[4]
.sym 65637 VexRiscv._zz_191_
.sym 65638 VexRiscv._zz_216_[7]
.sym 65639 VexRiscv.decode_to_execute_RS2[24]
.sym 65640 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 65641 basesoc_timer0_reload_storage[8]
.sym 65642 sys_rst
.sym 65643 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 65645 $abc$40744$n3607_1
.sym 65646 $abc$40744$n212
.sym 65647 VexRiscv._zz_191_
.sym 65648 VexRiscv._zz_130_[7]
.sym 65649 $abc$40744$n4888
.sym 65650 VexRiscv._zz_79_[7]
.sym 65651 VexRiscv._zz_164_[4]
.sym 65652 basesoc_ctrl_storage[17]
.sym 65653 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 65654 VexRiscv._zz_79_[3]
.sym 65655 $abc$40744$n4267_1
.sym 65656 $abc$40744$n4839
.sym 65657 $abc$40744$n4267_1
.sym 65658 VexRiscv._zz_32_[1]
.sym 65659 $abc$40744$n4873_1
.sym 65665 $abc$40744$n4228
.sym 65666 VexRiscv.CsrPlugin_mepc[13]
.sym 65671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 65672 VexRiscv._zz_136_[22]
.sym 65673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 65674 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65676 $abc$40744$n4230_1
.sym 65678 VexRiscv.CsrPlugin_mtval[13]
.sym 65679 $abc$40744$n4043
.sym 65680 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 65684 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65688 VexRiscv._zz_136_[2]
.sym 65689 $abc$40744$n4423_1
.sym 65691 VexRiscv._zz_201_[13]
.sym 65696 $abc$40744$n3999
.sym 65698 $abc$40744$n4228
.sym 65699 VexRiscv.CsrPlugin_mepc[13]
.sym 65700 $abc$40744$n3999
.sym 65701 VexRiscv._zz_201_[13]
.sym 65705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 65713 VexRiscv._zz_136_[22]
.sym 65716 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65718 $abc$40744$n4043
.sym 65719 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 65723 VexRiscv._zz_136_[2]
.sym 65725 VexRiscv._zz_136_[22]
.sym 65728 $abc$40744$n4043
.sym 65729 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65730 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 65734 $abc$40744$n4230_1
.sym 65736 VexRiscv.CsrPlugin_mtval[13]
.sym 65737 $abc$40744$n4423_1
.sym 65740 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 65742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 65744 $abc$40744$n2586_$glb_ce
.sym 65745 clk12_$glb_clk
.sym 65747 VexRiscv._zz_41_[15]
.sym 65748 VexRiscv._zz_79_[3]
.sym 65749 VexRiscv._zz_171_[1]
.sym 65750 VexRiscv._zz_37_[0]
.sym 65751 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65752 VexRiscv._zz_171_[0]
.sym 65753 $abc$40744$n4194_1
.sym 65754 VexRiscv._zz_37_[1]
.sym 65755 $abc$40744$n6801_1
.sym 65757 VexRiscv._zz_152_[1]
.sym 65758 $abc$40744$n6801_1
.sym 65759 $abc$40744$n5004
.sym 65760 VexRiscv._zz_217_[4]
.sym 65761 $abc$40744$n6473_1
.sym 65762 VexRiscv._zz_200_[14]
.sym 65763 $abc$40744$n2509
.sym 65764 $abc$40744$n4868
.sym 65765 VexRiscv._zz_49_[0]
.sym 65766 VexRiscv._zz_50_[7]
.sym 65767 basesoc_uart_rx_fifo_wrport_we
.sym 65769 VexRiscv._zz_313_
.sym 65770 $abc$40744$n6675_1
.sym 65771 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 65772 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 65773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65774 VexRiscv.decode_to_execute_IS_MUL
.sym 65775 VexRiscv.execute_arbitration_isValid
.sym 65776 $abc$40744$n3812
.sym 65777 $abc$40744$n6712
.sym 65778 VexRiscv._zz_35_[0]
.sym 65779 $abc$40744$n3811
.sym 65780 VexRiscv._zz_130_[0]
.sym 65781 $abc$40744$n233
.sym 65782 VexRiscv._zz_35_[6]
.sym 65788 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 65789 $abc$40744$n6421
.sym 65790 VexRiscv._zz_79_[4]
.sym 65791 $abc$40744$n5
.sym 65792 $abc$40744$n3812
.sym 65794 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 65795 $abc$40744$n6712
.sym 65796 $abc$40744$n4872
.sym 65798 $abc$40744$n6070_1
.sym 65799 $abc$40744$n2278
.sym 65800 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 65801 $abc$40744$n4901
.sym 65802 $abc$40744$n6672
.sym 65804 VexRiscv._zz_35_[7]
.sym 65806 VexRiscv._zz_216_[7]
.sym 65807 $abc$40744$n4868
.sym 65809 $abc$40744$n235
.sym 65810 VexRiscv._zz_79_[7]
.sym 65811 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 65812 VexRiscv._zz_191_
.sym 65813 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 65814 VexRiscv._zz_171_[1]
.sym 65817 VexRiscv._zz_171_[0]
.sym 65818 $abc$40744$n4900
.sym 65819 VexRiscv._zz_164_[7]
.sym 65821 $abc$40744$n3812
.sym 65822 $abc$40744$n6070_1
.sym 65824 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 65827 $abc$40744$n6421
.sym 65829 $abc$40744$n6672
.sym 65830 VexRiscv._zz_79_[4]
.sym 65833 VexRiscv._zz_171_[0]
.sym 65834 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 65835 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 65836 VexRiscv._zz_171_[1]
.sym 65839 $abc$40744$n235
.sym 65840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 65841 VexRiscv._zz_191_
.sym 65842 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 65845 VexRiscv._zz_35_[7]
.sym 65846 $abc$40744$n4872
.sym 65848 $abc$40744$n4900
.sym 65851 $abc$40744$n4868
.sym 65852 VexRiscv._zz_164_[7]
.sym 65854 VexRiscv._zz_216_[7]
.sym 65857 VexRiscv._zz_79_[7]
.sym 65858 $abc$40744$n6712
.sym 65859 $abc$40744$n4901
.sym 65865 $abc$40744$n5
.sym 65867 $abc$40744$n2278
.sym 65868 clk12_$glb_clk
.sym 65870 $abc$40744$n6028_1
.sym 65871 VexRiscv._zz_200_[1]
.sym 65872 $abc$40744$n2407
.sym 65873 $abc$40744$n6407
.sym 65874 VexRiscv._zz_200_[7]
.sym 65875 VexRiscv._zz_200_[0]
.sym 65876 $abc$40744$n4860_1
.sym 65877 $abc$40744$n4875
.sym 65879 VexRiscv._zz_171_[0]
.sym 65880 VexRiscv._zz_171_[0]
.sym 65881 VexRiscv._zz_288_[1]
.sym 65882 $abc$40744$n216
.sym 65883 $abc$40744$n233
.sym 65884 VexRiscv._zz_79_[2]
.sym 65885 VexRiscv.memory_arbitration_isValid
.sym 65887 $abc$40744$n5
.sym 65888 basesoc_uart_phy_storage[28]
.sym 65889 $abc$40744$n6672
.sym 65890 basesoc_timer0_reload_storage[26]
.sym 65891 VexRiscv._zz_79_[3]
.sym 65892 VexRiscv._zz_79_[11]
.sym 65893 VexRiscv._zz_171_[1]
.sym 65894 $abc$40744$n4843
.sym 65896 basesoc_uart_rx_fifo_do_read
.sym 65897 VexRiscv._zz_200_[0]
.sym 65898 $abc$40744$n2649
.sym 65899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65900 VexRiscv._zz_171_[0]
.sym 65901 $abc$40744$n4266_1
.sym 65902 VexRiscv._zz_290_[0]
.sym 65903 $abc$40744$n3908_1
.sym 65904 VexRiscv._zz_35_[1]
.sym 65905 $abc$40744$n4261_1
.sym 65912 VexRiscv._zz_287_[0]
.sym 65913 VexRiscv._zz_290_[0]
.sym 65914 $abc$40744$n4303_1
.sym 65915 VexRiscv._zz_152_[0]
.sym 65916 $abc$40744$n6675_1
.sym 65918 VexRiscv._zz_37_[1]
.sym 65920 VexRiscv._zz_152_[1]
.sym 65922 VexRiscv._zz_37_[0]
.sym 65923 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65924 VexRiscv._zz_217_[7]
.sym 65927 $abc$40744$n4267_1
.sym 65928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65930 VexRiscv._zz_36_[7]
.sym 65931 VexRiscv._zz_290_[1]
.sym 65933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65935 VexRiscv.execute_arbitration_isValid
.sym 65936 VexRiscv._zz_44_[0]
.sym 65937 VexRiscv._zz_164_[7]
.sym 65939 VexRiscv._zz_44_[1]
.sym 65940 VexRiscv._zz_200_[15]
.sym 65944 $abc$40744$n4267_1
.sym 65945 VexRiscv._zz_36_[7]
.sym 65947 $abc$40744$n4303_1
.sym 65951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 65956 VexRiscv._zz_44_[0]
.sym 65957 VexRiscv._zz_287_[0]
.sym 65958 VexRiscv._zz_200_[15]
.sym 65959 VexRiscv._zz_44_[1]
.sym 65962 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 65968 VexRiscv._zz_290_[1]
.sym 65970 VexRiscv._zz_152_[1]
.sym 65971 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65974 VexRiscv._zz_37_[1]
.sym 65975 VexRiscv._zz_37_[0]
.sym 65976 VexRiscv.execute_arbitration_isValid
.sym 65980 VexRiscv._zz_152_[0]
.sym 65982 VexRiscv._zz_290_[0]
.sym 65983 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65986 $abc$40744$n6675_1
.sym 65988 VexRiscv._zz_164_[7]
.sym 65989 VexRiscv._zz_217_[7]
.sym 65990 $abc$40744$n2586_$glb_ce
.sym 65991 clk12_$glb_clk
.sym 65993 $abc$40744$n2649
.sym 65994 VexRiscv._zz_44_[0]
.sym 65995 $abc$40744$n6403
.sym 65996 VexRiscv._zz_36_[7]
.sym 65997 VexRiscv._zz_130_[0]
.sym 65998 $abc$40744$n6050_1
.sym 65999 VexRiscv._zz_41_[2]
.sym 66000 VexRiscv._zz_130_[1]
.sym 66002 VexRiscv._zz_79_[4]
.sym 66003 basesoc_dat_w[6]
.sym 66005 VexRiscv._zz_152_[14]
.sym 66006 VexRiscv._zz_216_[5]
.sym 66007 $abc$40744$n233
.sym 66008 $abc$40744$n4872
.sym 66009 sys_rst
.sym 66010 por_rst
.sym 66011 $abc$40744$n3611_1
.sym 66012 $abc$40744$n6675_1
.sym 66013 basesoc_uart_rx_fifo_level0[1]
.sym 66014 $abc$40744$n4356_1
.sym 66015 VexRiscv._zz_79_[13]
.sym 66016 $abc$40744$n2407
.sym 66017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 66018 VexRiscv._zz_152_[15]
.sym 66019 $abc$40744$n6022_1
.sym 66021 VexRiscv._zz_289_[4]
.sym 66022 VexRiscv._zz_49_[0]
.sym 66023 $abc$40744$n3727_1
.sym 66024 VexRiscv._zz_130_[1]
.sym 66025 VexRiscv._zz_195_[28]
.sym 66026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 66027 $abc$40744$n2647
.sym 66028 $abc$40744$n6660
.sym 66034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 66035 VexRiscv._zz_200_[1]
.sym 66036 $abc$40744$n3732
.sym 66037 $abc$40744$n6660
.sym 66039 VexRiscv._zz_200_[0]
.sym 66040 $abc$40744$n3721_1
.sym 66042 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 66043 VexRiscv._zz_287_[0]
.sym 66045 VexRiscv._zz_287_[1]
.sym 66046 VexRiscv._zz_44_[1]
.sym 66047 $abc$40744$n3742
.sym 66048 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66050 $abc$40744$n3744
.sym 66054 $abc$40744$n4843
.sym 66056 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 66057 $abc$40744$n3737
.sym 66058 $abc$40744$n2649
.sym 66059 VexRiscv._zz_44_[0]
.sym 66061 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 66062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 66067 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 66073 VexRiscv._zz_44_[1]
.sym 66074 VexRiscv._zz_44_[0]
.sym 66075 VexRiscv._zz_200_[1]
.sym 66076 VexRiscv._zz_287_[1]
.sym 66079 $abc$40744$n4843
.sym 66081 $abc$40744$n3721_1
.sym 66082 $abc$40744$n2649
.sym 66085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 66091 VexRiscv._zz_44_[0]
.sym 66092 VexRiscv._zz_44_[1]
.sym 66093 VexRiscv._zz_287_[0]
.sym 66094 VexRiscv._zz_200_[0]
.sym 66097 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 66098 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 66099 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66100 $abc$40744$n3744
.sym 66103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 66109 $abc$40744$n3737
.sym 66110 $abc$40744$n3742
.sym 66111 $abc$40744$n6660
.sym 66112 $abc$40744$n3732
.sym 66113 $abc$40744$n2586_$glb_ce
.sym 66114 clk12_$glb_clk
.sym 66116 $abc$40744$n3744
.sym 66117 $abc$40744$n3741
.sym 66118 $abc$40744$n3738
.sym 66119 $abc$40744$n3739
.sym 66120 $abc$40744$n4174
.sym 66121 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 66122 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 66123 $abc$40744$n3737
.sym 66126 VexRiscv._zz_290_[22]
.sym 66127 VexRiscv._zz_42_[1]
.sym 66128 $abc$40744$n6051
.sym 66129 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 66130 $abc$40744$n3749
.sym 66131 VexRiscv._zz_200_[2]
.sym 66132 VexRiscv._zz_152_[1]
.sym 66134 $abc$40744$n3749
.sym 66135 VexRiscv._zz_217_[11]
.sym 66136 VexRiscv._zz_200_[6]
.sym 66137 VexRiscv._zz_44_[0]
.sym 66138 VexRiscv._zz_152_[0]
.sym 66140 VexRiscv._zz_130_[7]
.sym 66141 VexRiscv._zz_42_[0]
.sym 66142 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 66143 $abc$40744$n4267_1
.sym 66144 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66145 VexRiscv._zz_152_[0]
.sym 66147 basesoc_dat_w[5]
.sym 66148 VexRiscv._zz_41_[2]
.sym 66149 $abc$40744$n3744
.sym 66150 VexRiscv._zz_164_[23]
.sym 66151 $abc$40744$n3727_1
.sym 66157 VexRiscv._zz_41_[3]
.sym 66158 $abc$40744$n3733
.sym 66159 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 66161 VexRiscv._zz_152_[0]
.sym 66162 $abc$40744$n6659_1
.sym 66163 VexRiscv._zz_42_[0]
.sym 66164 $abc$40744$n3736
.sym 66166 VexRiscv._zz_289_[4]
.sym 66167 VexRiscv._zz_42_[1]
.sym 66170 $abc$40744$n3743
.sym 66171 VexRiscv._zz_41_[2]
.sym 66172 VexRiscv._zz_130_[1]
.sym 66174 VexRiscv._zz_289_[3]
.sym 66175 VexRiscv._zz_289_[2]
.sym 66177 $abc$40744$n3721_1
.sym 66178 VexRiscv._zz_289_[1]
.sym 66179 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66180 $abc$40744$n3746
.sym 66182 $abc$40744$n3733
.sym 66183 VexRiscv._zz_130_[4]
.sym 66184 $abc$40744$n2580
.sym 66185 $abc$40744$n3734
.sym 66186 $abc$40744$n3735
.sym 66187 VexRiscv._zz_293_[0]
.sym 66188 VexRiscv._zz_294_
.sym 66190 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 66191 $abc$40744$n3733
.sym 66192 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66193 $abc$40744$n3734
.sym 66196 VexRiscv._zz_42_[1]
.sym 66197 VexRiscv._zz_42_[0]
.sym 66198 VexRiscv._zz_41_[2]
.sym 66199 VexRiscv._zz_289_[2]
.sym 66202 $abc$40744$n3733
.sym 66203 $abc$40744$n3734
.sym 66204 $abc$40744$n3735
.sym 66205 $abc$40744$n3736
.sym 66208 $abc$40744$n6659_1
.sym 66209 VexRiscv._zz_42_[0]
.sym 66210 VexRiscv._zz_289_[1]
.sym 66211 VexRiscv._zz_130_[1]
.sym 66214 VexRiscv._zz_152_[0]
.sym 66215 VexRiscv._zz_293_[0]
.sym 66216 VexRiscv._zz_294_
.sym 66220 VexRiscv._zz_289_[3]
.sym 66221 VexRiscv._zz_41_[3]
.sym 66222 VexRiscv._zz_42_[1]
.sym 66223 VexRiscv._zz_42_[0]
.sym 66226 $abc$40744$n3743
.sym 66228 $abc$40744$n3721_1
.sym 66229 $abc$40744$n3746
.sym 66232 VexRiscv._zz_42_[1]
.sym 66233 VexRiscv._zz_289_[4]
.sym 66234 VexRiscv._zz_130_[4]
.sym 66235 VexRiscv._zz_42_[0]
.sym 66236 $abc$40744$n2580
.sym 66237 clk12_$glb_clk
.sym 66238 VexRiscv.reset_$glb_sr
.sym 66239 $abc$40744$n4108_1
.sym 66240 $abc$40744$n4126_1
.sym 66241 $abc$40744$n4107
.sym 66242 $abc$40744$n4125
.sym 66243 $abc$40744$n3734
.sym 66244 $abc$40744$n4179_1
.sym 66245 VexRiscv._zz_293_[0]
.sym 66246 VexRiscv._zz_294_
.sym 66249 VexRiscv._zz_79_[19]
.sym 66251 $abc$40744$n235
.sym 66254 $abc$40744$n2633
.sym 66255 $abc$40744$n3811
.sym 66256 $abc$40744$n3727_1
.sym 66257 VexRiscv._zz_288_[0]
.sym 66258 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 66259 $abc$40744$n235
.sym 66260 $abc$40744$n5283_1
.sym 66261 $abc$40744$n4297_1
.sym 66262 VexRiscv._zz_50_[8]
.sym 66263 VexRiscv._zz_152_[3]
.sym 66264 $abc$40744$n3811
.sym 66265 VexRiscv._zz_288_[7]
.sym 66266 VexRiscv._zz_35_[6]
.sym 66267 VexRiscv._zz_42_[0]
.sym 66268 $abc$40744$n4261_1
.sym 66269 VexRiscv._zz_290_[10]
.sym 66270 VexRiscv._zz_294_
.sym 66271 VexRiscv._zz_41_[7]
.sym 66272 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66273 $abc$40744$n233
.sym 66274 VexRiscv._zz_35_[0]
.sym 66282 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 66284 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 66285 $abc$40744$n3735
.sym 66289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 66291 $abc$40744$n6660
.sym 66294 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 66295 $abc$40744$n3736
.sym 66296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 66300 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 66303 VexRiscv._zz_294_
.sym 66304 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 66305 VexRiscv._zz_136_[25]
.sym 66306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 66315 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 66319 $abc$40744$n3735
.sym 66320 $abc$40744$n3736
.sym 66325 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 66326 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 66327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 66328 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 66332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 66338 VexRiscv._zz_294_
.sym 66339 $abc$40744$n6660
.sym 66343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 66351 VexRiscv._zz_136_[25]
.sym 66358 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 66359 $abc$40744$n2586_$glb_ce
.sym 66360 clk12_$glb_clk
.sym 66362 $abc$40744$n4104_1
.sym 66363 VexRiscv._zz_293_[4]
.sym 66364 VexRiscv._zz_293_[3]
.sym 66365 $abc$40744$n4149
.sym 66366 $abc$40744$n3729_1
.sym 66367 $abc$40744$n6032_1
.sym 66368 $abc$40744$n4103
.sym 66369 VexRiscv._zz_293_[2]
.sym 66370 basesoc_ctrl_bus_errors[0]
.sym 66371 spiflash_bus_dat_r[25]
.sym 66374 VexRiscv.decode_to_execute_RS2[8]
.sym 66375 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66376 VexRiscv.decode_to_execute_RS2[9]
.sym 66377 $abc$40744$n4125
.sym 66378 $abc$40744$n4144_1
.sym 66379 VexRiscv._zz_294_
.sym 66380 sys_rst
.sym 66381 VexRiscv._zz_200_[9]
.sym 66382 VexRiscv._zz_153_
.sym 66383 $abc$40744$n3611_1
.sym 66384 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 66385 $abc$40744$n4107
.sym 66386 $abc$40744$n4843
.sym 66387 VexRiscv._zz_42_[1]
.sym 66388 VexRiscv._zz_290_[4]
.sym 66389 VexRiscv._zz_290_[14]
.sym 66390 VexRiscv._zz_152_[2]
.sym 66391 $abc$40744$n3908_1
.sym 66392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 66393 VexRiscv._zz_290_[8]
.sym 66394 VexRiscv._zz_152_[11]
.sym 66395 VexRiscv._zz_42_[0]
.sym 66396 VexRiscv._zz_294_
.sym 66397 $abc$40744$n102
.sym 66407 VexRiscv._zz_293_[1]
.sym 66408 VexRiscv._zz_152_[2]
.sym 66409 VexRiscv._zz_152_[4]
.sym 66411 VexRiscv._zz_152_[5]
.sym 66413 VexRiscv._zz_152_[6]
.sym 66415 VexRiscv._zz_152_[0]
.sym 66416 VexRiscv._zz_293_[5]
.sym 66417 VexRiscv._zz_293_[0]
.sym 66418 VexRiscv._zz_294_
.sym 66420 VexRiscv._zz_293_[4]
.sym 66423 VexRiscv._zz_152_[3]
.sym 66424 VexRiscv._zz_152_[1]
.sym 66425 VexRiscv._zz_293_[6]
.sym 66429 VexRiscv._zz_293_[3]
.sym 66434 VexRiscv._zz_293_[2]
.sym 66435 $nextpnr_ICESTORM_LC_23$O
.sym 66437 VexRiscv._zz_152_[0]
.sym 66441 $auto$maccmap.cc:240:synth$8597.C[1]
.sym 66443 VexRiscv._zz_294_
.sym 66444 VexRiscv._zz_293_[0]
.sym 66447 $auto$maccmap.cc:240:synth$8597.C[2]
.sym 66449 VexRiscv._zz_152_[1]
.sym 66450 VexRiscv._zz_293_[1]
.sym 66451 $auto$maccmap.cc:240:synth$8597.C[1]
.sym 66453 $auto$maccmap.cc:240:synth$8597.C[3]
.sym 66455 VexRiscv._zz_293_[2]
.sym 66456 VexRiscv._zz_152_[2]
.sym 66457 $auto$maccmap.cc:240:synth$8597.C[2]
.sym 66459 $auto$maccmap.cc:240:synth$8597.C[4]
.sym 66461 VexRiscv._zz_293_[3]
.sym 66462 VexRiscv._zz_152_[3]
.sym 66463 $auto$maccmap.cc:240:synth$8597.C[3]
.sym 66465 $auto$maccmap.cc:240:synth$8597.C[5]
.sym 66467 VexRiscv._zz_152_[4]
.sym 66468 VexRiscv._zz_293_[4]
.sym 66469 $auto$maccmap.cc:240:synth$8597.C[4]
.sym 66471 $auto$maccmap.cc:240:synth$8597.C[6]
.sym 66473 VexRiscv._zz_152_[5]
.sym 66474 VexRiscv._zz_293_[5]
.sym 66475 $auto$maccmap.cc:240:synth$8597.C[5]
.sym 66477 $auto$maccmap.cc:240:synth$8597.C[7]
.sym 66479 VexRiscv._zz_293_[6]
.sym 66480 VexRiscv._zz_152_[6]
.sym 66481 $auto$maccmap.cc:240:synth$8597.C[6]
.sym 66485 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 66486 basesoc_ctrl_storage[8]
.sym 66487 $abc$40744$n6033
.sym 66488 VexRiscv._zz_293_[7]
.sym 66489 $abc$40744$n6022_1
.sym 66490 $abc$40744$n4148
.sym 66491 VexRiscv._zz_293_[10]
.sym 66492 VexRiscv._zz_293_[8]
.sym 66493 $abc$40744$n4261_1
.sym 66495 $abc$40744$n3976
.sym 66496 $abc$40744$n4261_1
.sym 66497 VexRiscv._zz_200_[6]
.sym 66498 $abc$40744$n4103
.sym 66499 VexRiscv._zz_288_[9]
.sym 66500 $abc$40744$n5166_1
.sym 66501 VexRiscv._zz_94_[20]
.sym 66503 $abc$40744$n4239_1
.sym 66504 VexRiscv._zz_293_[17]
.sym 66505 VexRiscv._zz_290_[2]
.sym 66506 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 66507 VexRiscv._zz_290_[3]
.sym 66508 VexRiscv._zz_41_[0]
.sym 66510 $abc$40744$n6022_1
.sym 66511 VexRiscv._zz_152_[15]
.sym 66512 $abc$40744$n6034_1
.sym 66513 array_muxed0[7]
.sym 66514 VexRiscv._zz_49_[0]
.sym 66515 $abc$40744$n3727_1
.sym 66516 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 66517 VexRiscv._zz_195_[28]
.sym 66518 VexRiscv._zz_152_[15]
.sym 66519 $abc$40744$n2647
.sym 66520 $abc$40744$n6660
.sym 66521 $auto$maccmap.cc:240:synth$8597.C[7]
.sym 66526 VexRiscv._zz_293_[11]
.sym 66529 VexRiscv._zz_152_[7]
.sym 66530 VexRiscv._zz_293_[9]
.sym 66533 VexRiscv._zz_152_[8]
.sym 66534 VexRiscv._zz_152_[10]
.sym 66536 VexRiscv._zz_152_[12]
.sym 66537 VexRiscv._zz_293_[13]
.sym 66538 VexRiscv._zz_152_[13]
.sym 66539 VexRiscv._zz_152_[14]
.sym 66541 VexRiscv._zz_293_[12]
.sym 66548 VexRiscv._zz_293_[10]
.sym 66550 VexRiscv._zz_152_[9]
.sym 66553 VexRiscv._zz_293_[7]
.sym 66554 VexRiscv._zz_152_[11]
.sym 66556 VexRiscv._zz_293_[14]
.sym 66557 VexRiscv._zz_293_[8]
.sym 66558 $auto$maccmap.cc:240:synth$8597.C[8]
.sym 66560 VexRiscv._zz_152_[7]
.sym 66561 VexRiscv._zz_293_[7]
.sym 66562 $auto$maccmap.cc:240:synth$8597.C[7]
.sym 66564 $auto$maccmap.cc:240:synth$8597.C[9]
.sym 66566 VexRiscv._zz_293_[8]
.sym 66567 VexRiscv._zz_152_[8]
.sym 66568 $auto$maccmap.cc:240:synth$8597.C[8]
.sym 66570 $auto$maccmap.cc:240:synth$8597.C[10]
.sym 66572 VexRiscv._zz_152_[9]
.sym 66573 VexRiscv._zz_293_[9]
.sym 66574 $auto$maccmap.cc:240:synth$8597.C[9]
.sym 66576 $auto$maccmap.cc:240:synth$8597.C[11]
.sym 66578 VexRiscv._zz_293_[10]
.sym 66579 VexRiscv._zz_152_[10]
.sym 66580 $auto$maccmap.cc:240:synth$8597.C[10]
.sym 66582 $auto$maccmap.cc:240:synth$8597.C[12]
.sym 66584 VexRiscv._zz_152_[11]
.sym 66585 VexRiscv._zz_293_[11]
.sym 66586 $auto$maccmap.cc:240:synth$8597.C[11]
.sym 66588 $auto$maccmap.cc:240:synth$8597.C[13]
.sym 66590 VexRiscv._zz_293_[12]
.sym 66591 VexRiscv._zz_152_[12]
.sym 66592 $auto$maccmap.cc:240:synth$8597.C[12]
.sym 66594 $auto$maccmap.cc:240:synth$8597.C[14]
.sym 66596 VexRiscv._zz_152_[13]
.sym 66597 VexRiscv._zz_293_[13]
.sym 66598 $auto$maccmap.cc:240:synth$8597.C[13]
.sym 66600 $auto$maccmap.cc:240:synth$8597.C[15]
.sym 66602 VexRiscv._zz_152_[14]
.sym 66603 VexRiscv._zz_293_[14]
.sym 66604 $auto$maccmap.cc:240:synth$8597.C[14]
.sym 66608 $abc$40744$n3823
.sym 66609 $abc$40744$n3824
.sym 66610 $abc$40744$n3825
.sym 66611 $abc$40744$n6067
.sym 66612 $abc$40744$n6053
.sym 66613 $abc$40744$n3826
.sym 66614 $abc$40744$n3822
.sym 66615 VexRiscv._zz_293_[30]
.sym 66620 VexRiscv._zz_293_[11]
.sym 66621 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 66622 $abc$40744$n4092
.sym 66623 VexRiscv._zz_152_[7]
.sym 66624 VexRiscv._zz_238_[1]
.sym 66625 VexRiscv._zz_293_[13]
.sym 66626 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 66627 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 66628 basesoc_ctrl_bus_errors[15]
.sym 66630 basesoc_ctrl_bus_errors[8]
.sym 66632 VexRiscv._zz_290_[31]
.sym 66633 VexRiscv._zz_42_[0]
.sym 66636 VexRiscv._zz_152_[9]
.sym 66637 VexRiscv._zz_152_[20]
.sym 66638 VexRiscv._zz_164_[23]
.sym 66639 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 66640 basesoc_dat_w[5]
.sym 66641 $abc$40744$n3729_1
.sym 66642 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 66644 $auto$maccmap.cc:240:synth$8597.C[15]
.sym 66652 VexRiscv._zz_152_[17]
.sym 66655 VexRiscv._zz_152_[19]
.sym 66656 VexRiscv._zz_293_[15]
.sym 66661 VexRiscv._zz_152_[20]
.sym 66663 VexRiscv._zz_152_[16]
.sym 66665 VexRiscv._zz_293_[18]
.sym 66667 VexRiscv._zz_152_[21]
.sym 66669 VexRiscv._zz_293_[20]
.sym 66671 VexRiscv._zz_293_[16]
.sym 66673 VexRiscv._zz_293_[21]
.sym 66675 VexRiscv._zz_152_[18]
.sym 66676 VexRiscv._zz_293_[17]
.sym 66677 VexRiscv._zz_293_[22]
.sym 66678 VexRiscv._zz_152_[15]
.sym 66679 VexRiscv._zz_293_[19]
.sym 66680 VexRiscv._zz_152_[22]
.sym 66681 $auto$maccmap.cc:240:synth$8597.C[16]
.sym 66683 VexRiscv._zz_293_[15]
.sym 66684 VexRiscv._zz_152_[15]
.sym 66685 $auto$maccmap.cc:240:synth$8597.C[15]
.sym 66687 $auto$maccmap.cc:240:synth$8597.C[17]
.sym 66689 VexRiscv._zz_293_[16]
.sym 66690 VexRiscv._zz_152_[16]
.sym 66691 $auto$maccmap.cc:240:synth$8597.C[16]
.sym 66693 $auto$maccmap.cc:240:synth$8597.C[18]
.sym 66695 VexRiscv._zz_152_[17]
.sym 66696 VexRiscv._zz_293_[17]
.sym 66697 $auto$maccmap.cc:240:synth$8597.C[17]
.sym 66699 $auto$maccmap.cc:240:synth$8597.C[19]
.sym 66701 VexRiscv._zz_293_[18]
.sym 66702 VexRiscv._zz_152_[18]
.sym 66703 $auto$maccmap.cc:240:synth$8597.C[18]
.sym 66705 $auto$maccmap.cc:240:synth$8597.C[20]
.sym 66707 VexRiscv._zz_293_[19]
.sym 66708 VexRiscv._zz_152_[19]
.sym 66709 $auto$maccmap.cc:240:synth$8597.C[19]
.sym 66711 $auto$maccmap.cc:240:synth$8597.C[21]
.sym 66713 VexRiscv._zz_293_[20]
.sym 66714 VexRiscv._zz_152_[20]
.sym 66715 $auto$maccmap.cc:240:synth$8597.C[20]
.sym 66717 $auto$maccmap.cc:240:synth$8597.C[22]
.sym 66719 VexRiscv._zz_293_[21]
.sym 66720 VexRiscv._zz_152_[21]
.sym 66721 $auto$maccmap.cc:240:synth$8597.C[21]
.sym 66723 $auto$maccmap.cc:240:synth$8597.C[23]
.sym 66725 VexRiscv._zz_152_[22]
.sym 66726 VexRiscv._zz_293_[22]
.sym 66727 $auto$maccmap.cc:240:synth$8597.C[22]
.sym 66731 VexRiscv._zz_293_[21]
.sym 66732 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 66733 $abc$40744$n4178
.sym 66734 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 66735 VexRiscv._zz_293_[20]
.sym 66736 VexRiscv._zz_293_[31]
.sym 66737 VexRiscv._zz_293_[16]
.sym 66738 VexRiscv._zz_293_[28]
.sym 66739 basesoc_ctrl_bus_errors[22]
.sym 66743 $abc$40744$n3811
.sym 66745 $abc$40744$n4236_1
.sym 66746 $abc$40744$n6067
.sym 66747 $abc$40744$n4072
.sym 66748 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 66749 VexRiscv._zz_290_[17]
.sym 66750 VexRiscv._zz_41_[29]
.sym 66751 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 66752 VexRiscv._zz_42_[1]
.sym 66753 $abc$40744$n4236_1
.sym 66754 VexRiscv._zz_42_[0]
.sym 66755 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 66756 VexRiscv._zz_41_[24]
.sym 66757 $abc$40744$n2282
.sym 66758 VexRiscv._zz_152_[18]
.sym 66759 VexRiscv._zz_42_[0]
.sym 66760 $abc$40744$n4261_1
.sym 66761 $abc$40744$n233
.sym 66762 VexRiscv._zz_290_[20]
.sym 66763 $abc$40744$n3999
.sym 66764 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66765 VexRiscv._zz_293_[30]
.sym 66766 VexRiscv._zz_35_[0]
.sym 66767 $auto$maccmap.cc:240:synth$8597.C[23]
.sym 66772 VexRiscv._zz_293_[30]
.sym 66773 VexRiscv._zz_293_[26]
.sym 66775 VexRiscv._zz_152_[30]
.sym 66779 VexRiscv._zz_293_[23]
.sym 66780 VexRiscv._zz_152_[25]
.sym 66781 VexRiscv._zz_293_[27]
.sym 66786 VexRiscv._zz_152_[28]
.sym 66787 VexRiscv._zz_152_[29]
.sym 66788 VexRiscv._zz_293_[25]
.sym 66789 VexRiscv._zz_152_[27]
.sym 66790 VexRiscv._zz_293_[24]
.sym 66791 VexRiscv._zz_293_[29]
.sym 66792 VexRiscv._zz_152_[26]
.sym 66798 VexRiscv._zz_152_[24]
.sym 66801 VexRiscv._zz_152_[23]
.sym 66803 VexRiscv._zz_293_[28]
.sym 66804 $auto$maccmap.cc:240:synth$8597.C[24]
.sym 66806 VexRiscv._zz_293_[23]
.sym 66807 VexRiscv._zz_152_[23]
.sym 66808 $auto$maccmap.cc:240:synth$8597.C[23]
.sym 66810 $auto$maccmap.cc:240:synth$8597.C[25]
.sym 66812 VexRiscv._zz_293_[24]
.sym 66813 VexRiscv._zz_152_[24]
.sym 66814 $auto$maccmap.cc:240:synth$8597.C[24]
.sym 66816 $auto$maccmap.cc:240:synth$8597.C[26]
.sym 66818 VexRiscv._zz_152_[25]
.sym 66819 VexRiscv._zz_293_[25]
.sym 66820 $auto$maccmap.cc:240:synth$8597.C[25]
.sym 66822 $auto$maccmap.cc:240:synth$8597.C[27]
.sym 66824 VexRiscv._zz_152_[26]
.sym 66825 VexRiscv._zz_293_[26]
.sym 66826 $auto$maccmap.cc:240:synth$8597.C[26]
.sym 66828 $auto$maccmap.cc:240:synth$8597.C[28]
.sym 66830 VexRiscv._zz_152_[27]
.sym 66831 VexRiscv._zz_293_[27]
.sym 66832 $auto$maccmap.cc:240:synth$8597.C[27]
.sym 66834 $auto$maccmap.cc:240:synth$8597.C[29]
.sym 66836 VexRiscv._zz_293_[28]
.sym 66837 VexRiscv._zz_152_[28]
.sym 66838 $auto$maccmap.cc:240:synth$8597.C[28]
.sym 66840 $auto$maccmap.cc:240:synth$8597.C[30]
.sym 66842 VexRiscv._zz_293_[29]
.sym 66843 VexRiscv._zz_152_[29]
.sym 66844 $auto$maccmap.cc:240:synth$8597.C[29]
.sym 66846 $auto$maccmap.cc:240:synth$8597.C[31]
.sym 66848 VexRiscv._zz_293_[30]
.sym 66849 VexRiscv._zz_152_[30]
.sym 66850 $auto$maccmap.cc:240:synth$8597.C[30]
.sym 66854 VexRiscv._zz_201_[15]
.sym 66855 $abc$40744$n4152
.sym 66856 VexRiscv._zz_293_[24]
.sym 66857 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 66858 $abc$40744$n4696
.sym 66859 $abc$40744$n4459_1
.sym 66860 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 66861 $abc$40744$n4642_1
.sym 66865 VexRiscv._zz_152_[25]
.sym 66866 VexRiscv._zz_153_
.sym 66867 $abc$40744$n4175
.sym 66868 $abc$40744$n4162
.sym 66869 VexRiscv._zz_152_[30]
.sym 66870 $abc$40744$n4234
.sym 66872 basesoc_ctrl_bus_errors[30]
.sym 66873 $abc$40744$n4117
.sym 66875 VexRiscv._zz_152_[29]
.sym 66876 VexRiscv._zz_288_[8]
.sym 66877 $abc$40744$n4180
.sym 66878 VexRiscv._zz_288_[10]
.sym 66879 VexRiscv._zz_42_[1]
.sym 66881 VexRiscv._zz_294_
.sym 66882 VexRiscv._zz_41_[24]
.sym 66883 VexRiscv._zz_42_[0]
.sym 66884 VexRiscv._zz_152_[31]
.sym 66885 VexRiscv._zz_171_[0]
.sym 66886 $abc$40744$n4843
.sym 66887 basesoc_ctrl_storage[13]
.sym 66888 $abc$40744$n4228
.sym 66889 $abc$40744$n4239_1
.sym 66890 $auto$maccmap.cc:240:synth$8597.C[31]
.sym 66897 VexRiscv._zz_290_[25]
.sym 66898 $abc$40744$n4078
.sym 66900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 66902 VexRiscv._zz_152_[31]
.sym 66905 VexRiscv._zz_294_
.sym 66907 $abc$40744$n4239_1
.sym 66908 VexRiscv._zz_293_[31]
.sym 66909 VexRiscv._zz_152_[20]
.sym 66911 $abc$40744$n3729_1
.sym 66912 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 66913 VexRiscv._zz_41_[23]
.sym 66915 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66919 $abc$40744$n4170_1
.sym 66922 VexRiscv._zz_290_[20]
.sym 66923 VexRiscv._zz_152_[25]
.sym 66924 $abc$40744$n4077
.sym 66928 VexRiscv._zz_293_[31]
.sym 66929 VexRiscv._zz_152_[31]
.sym 66931 $auto$maccmap.cc:240:synth$8597.C[31]
.sym 66934 $abc$40744$n4170_1
.sym 66936 VexRiscv._zz_294_
.sym 66940 VexRiscv._zz_290_[25]
.sym 66941 $abc$40744$n4239_1
.sym 66942 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66943 VexRiscv._zz_152_[25]
.sym 66946 VexRiscv._zz_152_[20]
.sym 66947 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 66949 VexRiscv._zz_290_[20]
.sym 66953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 66959 $abc$40744$n3729_1
.sym 66960 $abc$40744$n4078
.sym 66961 VexRiscv._zz_41_[23]
.sym 66967 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 66970 VexRiscv._zz_294_
.sym 66971 $abc$40744$n4077
.sym 66974 $abc$40744$n2586_$glb_ce
.sym 66975 clk12_$glb_clk
.sym 66977 $abc$40744$n4694
.sym 66978 $abc$40744$n4691_1
.sym 66979 $abc$40744$n4153
.sym 66980 basesoc_vexriscv_dbus_adr[20]
.sym 66981 $abc$40744$n4565_1
.sym 66982 $abc$40744$n4076
.sym 66983 basesoc_vexriscv_dbus_adr[21]
.sym 66984 VexRiscv._zz_79_[16]
.sym 66985 VexRiscv._zz_49_[0]
.sym 66986 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 66987 VexRiscv._zz_204_
.sym 66989 VexRiscv._zz_79_[19]
.sym 66990 VexRiscv.CsrPlugin_mepc[15]
.sym 66991 $abc$40744$n4732_1
.sym 66992 $abc$40744$n3976
.sym 66993 VexRiscv._zz_41_[28]
.sym 66994 VexRiscv._zz_152_[28]
.sym 66995 basesoc_dat_w[3]
.sym 66996 $abc$40744$n4239_1
.sym 66997 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 66999 VexRiscv._zz_152_[28]
.sym 67000 VexRiscv._zz_217_[17]
.sym 67001 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 67003 $abc$40744$n3936
.sym 67004 VexRiscv._zz_49_[1]
.sym 67005 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 67006 VexRiscv._zz_49_[0]
.sym 67007 $abc$40744$n3976
.sym 67008 $abc$40744$n4077
.sym 67009 VexRiscv._zz_195_[28]
.sym 67010 $abc$40744$n3979
.sym 67011 $abc$40744$n4234
.sym 67012 $abc$40744$n3727_1
.sym 67019 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 67020 $abc$40744$n3749
.sym 67022 $abc$40744$n3977
.sym 67023 VexRiscv._zz_35_[19]
.sym 67026 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 67027 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 67029 $abc$40744$n4689
.sym 67033 $abc$40744$n3228
.sym 67034 $abc$40744$n3979
.sym 67035 $abc$40744$n4691_1
.sym 67039 $abc$40744$n4479_1
.sym 67041 VexRiscv._zz_152_[22]
.sym 67042 $abc$40744$n4239_1
.sym 67043 VexRiscv._zz_290_[22]
.sym 67046 VexRiscv._zz_35_[16]
.sym 67048 $abc$40744$n4535
.sym 67049 $abc$40744$n4261_1
.sym 67051 VexRiscv._zz_290_[22]
.sym 67052 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 67054 VexRiscv._zz_152_[22]
.sym 67057 VexRiscv._zz_35_[19]
.sym 67064 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 67066 $abc$40744$n4239_1
.sym 67072 $abc$40744$n3228
.sym 67075 $abc$40744$n3749
.sym 67077 $abc$40744$n4689
.sym 67078 $abc$40744$n4691_1
.sym 67081 $abc$40744$n4535
.sym 67082 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 67083 $abc$40744$n4479_1
.sym 67084 $abc$40744$n4261_1
.sym 67090 VexRiscv._zz_35_[16]
.sym 67094 $abc$40744$n3977
.sym 67096 $abc$40744$n3979
.sym 67098 clk12_$glb_clk
.sym 67099 VexRiscv.reset_$glb_sr
.sym 67100 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 67101 $abc$40744$n4855
.sym 67102 $abc$40744$n4852_1
.sym 67103 $abc$40744$n4965_1
.sym 67104 $abc$40744$n4563_1
.sym 67105 $abc$40744$n4564_1
.sym 67106 $abc$40744$n4608_1
.sym 67107 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 67108 $abc$40744$n5440
.sym 67112 $abc$40744$n3999
.sym 67113 $PACKER_VCC_NET
.sym 67114 basesoc_vexriscv_ibus_adr[7]
.sym 67116 $abc$40744$n3638
.sym 67117 VexRiscv._zz_79_[16]
.sym 67118 VexRiscv._zz_79_[18]
.sym 67119 VexRiscv.CsrPlugin_hadException
.sym 67120 VexRiscv._zz_216_[21]
.sym 67121 $abc$40744$n4170_1
.sym 67122 VexRiscv._zz_79_[29]
.sym 67123 VexRiscv.lastStagePc[7]
.sym 67125 VexRiscv._zz_195_[15]
.sym 67126 VexRiscv._zz_41_[28]
.sym 67127 VexRiscv._zz_152_[23]
.sym 67128 basesoc_dat_w[5]
.sym 67129 VexRiscv._zz_195_[11]
.sym 67130 VexRiscv._zz_164_[23]
.sym 67131 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 67132 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 67133 VexRiscv._zz_217_[23]
.sym 67134 VexRiscv._zz_79_[16]
.sym 67135 VexRiscv._zz_41_[17]
.sym 67141 VexRiscv._zz_316_[7]
.sym 67143 VexRiscv._zz_316_[2]
.sym 67146 VexRiscv._zz_318_[4]
.sym 67147 VexRiscv._zz_316_[5]
.sym 67149 VexRiscv._zz_318_[7]
.sym 67150 VexRiscv._zz_318_[0]
.sym 67153 VexRiscv._zz_316_[1]
.sym 67156 VexRiscv._zz_316_[6]
.sym 67159 VexRiscv._zz_318_[1]
.sym 67160 VexRiscv._zz_318_[2]
.sym 67164 VexRiscv._zz_318_[6]
.sym 67165 VexRiscv._zz_316_[0]
.sym 67166 VexRiscv._zz_316_[4]
.sym 67169 VexRiscv._zz_318_[3]
.sym 67170 VexRiscv._zz_316_[3]
.sym 67171 VexRiscv._zz_318_[5]
.sym 67173 $auto$alumacc.cc:474:replace_alu$4039.C[1]
.sym 67175 VexRiscv._zz_316_[0]
.sym 67176 VexRiscv._zz_318_[0]
.sym 67179 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 67181 VexRiscv._zz_318_[1]
.sym 67182 VexRiscv._zz_316_[1]
.sym 67183 $auto$alumacc.cc:474:replace_alu$4039.C[1]
.sym 67185 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 67187 VexRiscv._zz_318_[2]
.sym 67188 VexRiscv._zz_316_[2]
.sym 67189 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 67191 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 67193 VexRiscv._zz_316_[3]
.sym 67194 VexRiscv._zz_318_[3]
.sym 67195 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 67197 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 67199 VexRiscv._zz_318_[4]
.sym 67200 VexRiscv._zz_316_[4]
.sym 67201 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 67203 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 67205 VexRiscv._zz_316_[5]
.sym 67206 VexRiscv._zz_318_[5]
.sym 67207 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 67209 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 67211 VexRiscv._zz_318_[6]
.sym 67212 VexRiscv._zz_316_[6]
.sym 67213 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 67215 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 67217 VexRiscv._zz_316_[7]
.sym 67218 VexRiscv._zz_318_[7]
.sym 67219 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 67220 $abc$40744$n2621_$glb_ce
.sym 67221 clk12_$glb_clk
.sym 67222 $abc$40744$n233_$glb_sr
.sym 67223 $abc$40744$n4334
.sym 67224 $abc$40744$n4617_1
.sym 67225 $abc$40744$n4455_1
.sym 67226 $abc$40744$n4454_1
.sym 67227 basesoc_ctrl_storage[13]
.sym 67228 $abc$40744$n4637_1
.sym 67229 $abc$40744$n4372_1
.sym 67230 VexRiscv._zz_35_[14]
.sym 67235 VexRiscv._zz_200_[16]
.sym 67236 $abc$40744$n3727_1
.sym 67237 csrbankarray_csrbank0_leds_out0_w[2]
.sym 67238 $abc$40744$n4228
.sym 67240 $abc$40744$n4868
.sym 67241 VexRiscv._zz_200_[20]
.sym 67242 VexRiscv._zz_79_[21]
.sym 67243 $abc$40744$n4162
.sym 67244 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 67245 $abc$40744$n6675_1
.sym 67246 $PACKER_VCC_NET
.sym 67247 VexRiscv._zz_195_[21]
.sym 67248 VexRiscv._zz_161_
.sym 67250 $abc$40744$n3999
.sym 67251 VexRiscv._zz_152_[18]
.sym 67252 VexRiscv._zz_316_[4]
.sym 67253 $abc$40744$n233
.sym 67254 VexRiscv._zz_318_[16]
.sym 67255 $abc$40744$n4608_1
.sym 67256 VexRiscv._zz_316_[3]
.sym 67257 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67258 VexRiscv._zz_35_[0]
.sym 67259 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 67264 VexRiscv._zz_316_[9]
.sym 67267 VexRiscv._zz_316_[8]
.sym 67270 VexRiscv._zz_318_[13]
.sym 67271 VexRiscv._zz_318_[14]
.sym 67272 VexRiscv._zz_318_[15]
.sym 67274 VexRiscv._zz_318_[9]
.sym 67275 VexRiscv._zz_316_[14]
.sym 67276 VexRiscv._zz_318_[11]
.sym 67277 VexRiscv._zz_316_[10]
.sym 67283 VexRiscv._zz_318_[10]
.sym 67285 VexRiscv._zz_318_[12]
.sym 67286 VexRiscv._zz_316_[12]
.sym 67289 VexRiscv._zz_318_[8]
.sym 67290 VexRiscv._zz_316_[13]
.sym 67291 VexRiscv._zz_316_[15]
.sym 67295 VexRiscv._zz_316_[11]
.sym 67296 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 67298 VexRiscv._zz_316_[8]
.sym 67299 VexRiscv._zz_318_[8]
.sym 67300 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 67302 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 67304 VexRiscv._zz_316_[9]
.sym 67305 VexRiscv._zz_318_[9]
.sym 67306 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 67308 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 67310 VexRiscv._zz_318_[10]
.sym 67311 VexRiscv._zz_316_[10]
.sym 67312 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 67314 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 67316 VexRiscv._zz_316_[11]
.sym 67317 VexRiscv._zz_318_[11]
.sym 67318 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 67320 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 67322 VexRiscv._zz_318_[12]
.sym 67323 VexRiscv._zz_316_[12]
.sym 67324 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 67326 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 67328 VexRiscv._zz_318_[13]
.sym 67329 VexRiscv._zz_316_[13]
.sym 67330 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 67332 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 67334 VexRiscv._zz_318_[14]
.sym 67335 VexRiscv._zz_316_[14]
.sym 67336 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 67338 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 67340 VexRiscv._zz_316_[15]
.sym 67341 VexRiscv._zz_318_[15]
.sym 67342 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 67343 $abc$40744$n2621_$glb_ce
.sym 67344 clk12_$glb_clk
.sym 67345 $abc$40744$n233_$glb_sr
.sym 67346 $abc$40744$n4616_1
.sym 67347 $abc$40744$n4557_1
.sym 67348 $abc$40744$n4503
.sym 67349 $abc$40744$n4645
.sym 67350 VexRiscv._zz_316_[18]
.sym 67351 VexRiscv._zz_41_[17]
.sym 67352 $abc$40744$n4972
.sym 67353 $abc$40744$n4512
.sym 67358 VexRiscv.memory_arbitration_isValid
.sym 67360 VexRiscv.lastStagePc[29]
.sym 67361 VexRiscv._zz_35_[15]
.sym 67362 $abc$40744$n233
.sym 67365 $abc$40744$n5315_1
.sym 67366 $abc$40744$n2647
.sym 67367 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 67368 $abc$40744$n4807_1
.sym 67369 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 67372 $abc$40744$n4266_1
.sym 67373 VexRiscv._zz_316_[30]
.sym 67374 basesoc_ctrl_storage[13]
.sym 67378 $abc$40744$n4843
.sym 67380 VexRiscv._zz_195_[31]
.sym 67381 $abc$40744$n4266_1
.sym 67382 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 67387 VexRiscv._zz_318_[23]
.sym 67390 VexRiscv._zz_316_[23]
.sym 67391 VexRiscv._zz_318_[19]
.sym 67392 VexRiscv._zz_316_[19]
.sym 67394 VexRiscv._zz_318_[22]
.sym 67397 VexRiscv._zz_316_[17]
.sym 67398 VexRiscv._zz_316_[22]
.sym 67400 VexRiscv._zz_318_[20]
.sym 67403 VexRiscv._zz_316_[16]
.sym 67404 VexRiscv._zz_318_[16]
.sym 67405 VexRiscv._zz_318_[17]
.sym 67407 VexRiscv._zz_316_[21]
.sym 67411 VexRiscv._zz_316_[20]
.sym 67414 VexRiscv._zz_318_[18]
.sym 67415 VexRiscv._zz_316_[18]
.sym 67417 VexRiscv._zz_318_[21]
.sym 67419 $auto$alumacc.cc:474:replace_alu$4039.C[17]
.sym 67421 VexRiscv._zz_318_[16]
.sym 67422 VexRiscv._zz_316_[16]
.sym 67423 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 67425 $auto$alumacc.cc:474:replace_alu$4039.C[18]
.sym 67427 VexRiscv._zz_318_[17]
.sym 67428 VexRiscv._zz_316_[17]
.sym 67429 $auto$alumacc.cc:474:replace_alu$4039.C[17]
.sym 67431 $auto$alumacc.cc:474:replace_alu$4039.C[19]
.sym 67433 VexRiscv._zz_316_[18]
.sym 67434 VexRiscv._zz_318_[18]
.sym 67435 $auto$alumacc.cc:474:replace_alu$4039.C[18]
.sym 67437 $auto$alumacc.cc:474:replace_alu$4039.C[20]
.sym 67439 VexRiscv._zz_318_[19]
.sym 67440 VexRiscv._zz_316_[19]
.sym 67441 $auto$alumacc.cc:474:replace_alu$4039.C[19]
.sym 67443 $auto$alumacc.cc:474:replace_alu$4039.C[21]
.sym 67445 VexRiscv._zz_316_[20]
.sym 67446 VexRiscv._zz_318_[20]
.sym 67447 $auto$alumacc.cc:474:replace_alu$4039.C[20]
.sym 67449 $auto$alumacc.cc:474:replace_alu$4039.C[22]
.sym 67451 VexRiscv._zz_316_[21]
.sym 67452 VexRiscv._zz_318_[21]
.sym 67453 $auto$alumacc.cc:474:replace_alu$4039.C[21]
.sym 67455 $auto$alumacc.cc:474:replace_alu$4039.C[23]
.sym 67457 VexRiscv._zz_318_[22]
.sym 67458 VexRiscv._zz_316_[22]
.sym 67459 $auto$alumacc.cc:474:replace_alu$4039.C[22]
.sym 67461 $auto$alumacc.cc:474:replace_alu$4039.C[24]
.sym 67463 VexRiscv._zz_318_[23]
.sym 67464 VexRiscv._zz_316_[23]
.sym 67465 $auto$alumacc.cc:474:replace_alu$4039.C[23]
.sym 67466 $abc$40744$n2621_$glb_ce
.sym 67467 clk12_$glb_clk
.sym 67468 $abc$40744$n233_$glb_sr
.sym 67469 $abc$40744$n4605_1
.sym 67470 $abc$40744$n4604_1
.sym 67471 $abc$40744$n4742_1
.sym 67472 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 67473 $abc$40744$n4964
.sym 67474 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 67475 $abc$40744$n4598_1
.sym 67476 VexRiscv._zz_79_[25]
.sym 67481 $abc$40744$n4261_1
.sym 67482 VexRiscv._zz_79_[19]
.sym 67483 $abc$40744$n2456
.sym 67484 VexRiscv._zz_316_[22]
.sym 67485 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 67486 VexRiscv._zz_204_
.sym 67488 sys_rst
.sym 67489 $abc$40744$n4270_1
.sym 67490 $abc$40744$n4239_1
.sym 67491 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 67493 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 67494 VexRiscv._zz_35_[27]
.sym 67495 VexRiscv._zz_318_[28]
.sym 67496 VexRiscv.execute_to_memory_IS_DIV
.sym 67497 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 67498 $abc$40744$n4647
.sym 67500 $abc$40744$n3727_1
.sym 67501 VexRiscv._zz_195_[28]
.sym 67502 $abc$40744$n3979
.sym 67503 VexRiscv._zz_318_[24]
.sym 67504 VexRiscv._zz_152_[19]
.sym 67505 $auto$alumacc.cc:474:replace_alu$4039.C[24]
.sym 67510 VexRiscv._zz_316_[25]
.sym 67513 VexRiscv._zz_316_[27]
.sym 67514 VexRiscv._zz_316_[24]
.sym 67515 VexRiscv._zz_318_[28]
.sym 67518 VexRiscv._zz_318_[31]
.sym 67520 VexRiscv._zz_316_[26]
.sym 67521 VexRiscv._zz_316_[29]
.sym 67525 VexRiscv._zz_316_[31]
.sym 67527 VexRiscv._zz_318_[24]
.sym 67530 VexRiscv._zz_318_[27]
.sym 67533 VexRiscv._zz_316_[30]
.sym 67536 VexRiscv._zz_318_[25]
.sym 67537 VexRiscv._zz_318_[26]
.sym 67539 VexRiscv._zz_316_[28]
.sym 67540 VexRiscv._zz_318_[29]
.sym 67541 VexRiscv._zz_318_[30]
.sym 67542 $auto$alumacc.cc:474:replace_alu$4039.C[25]
.sym 67544 VexRiscv._zz_318_[24]
.sym 67545 VexRiscv._zz_316_[24]
.sym 67546 $auto$alumacc.cc:474:replace_alu$4039.C[24]
.sym 67548 $auto$alumacc.cc:474:replace_alu$4039.C[26]
.sym 67550 VexRiscv._zz_316_[25]
.sym 67551 VexRiscv._zz_318_[25]
.sym 67552 $auto$alumacc.cc:474:replace_alu$4039.C[25]
.sym 67554 $auto$alumacc.cc:474:replace_alu$4039.C[27]
.sym 67556 VexRiscv._zz_316_[26]
.sym 67557 VexRiscv._zz_318_[26]
.sym 67558 $auto$alumacc.cc:474:replace_alu$4039.C[26]
.sym 67560 $auto$alumacc.cc:474:replace_alu$4039.C[28]
.sym 67562 VexRiscv._zz_318_[27]
.sym 67563 VexRiscv._zz_316_[27]
.sym 67564 $auto$alumacc.cc:474:replace_alu$4039.C[27]
.sym 67566 $auto$alumacc.cc:474:replace_alu$4039.C[29]
.sym 67568 VexRiscv._zz_318_[28]
.sym 67569 VexRiscv._zz_316_[28]
.sym 67570 $auto$alumacc.cc:474:replace_alu$4039.C[28]
.sym 67572 $auto$alumacc.cc:474:replace_alu$4039.C[30]
.sym 67574 VexRiscv._zz_316_[29]
.sym 67575 VexRiscv._zz_318_[29]
.sym 67576 $auto$alumacc.cc:474:replace_alu$4039.C[29]
.sym 67578 $auto$alumacc.cc:474:replace_alu$4039.C[31]
.sym 67580 VexRiscv._zz_316_[30]
.sym 67581 VexRiscv._zz_318_[30]
.sym 67582 $auto$alumacc.cc:474:replace_alu$4039.C[30]
.sym 67584 $auto$alumacc.cc:474:replace_alu$4039.C[32]
.sym 67586 VexRiscv._zz_316_[31]
.sym 67587 VexRiscv._zz_318_[31]
.sym 67588 $auto$alumacc.cc:474:replace_alu$4039.C[31]
.sym 67589 $abc$40744$n2621_$glb_ce
.sym 67590 clk12_$glb_clk
.sym 67591 $abc$40744$n233_$glb_sr
.sym 67592 $abc$40744$n4640_1
.sym 67593 $abc$40744$n4662
.sym 67594 waittimer2_count[2]
.sym 67595 $abc$40744$n4533
.sym 67596 $abc$40744$n4678_1
.sym 67597 $abc$40744$n4543
.sym 67598 $abc$40744$n4597_1
.sym 67599 $abc$40744$n4677
.sym 67605 $abc$40744$n7766
.sym 67606 VexRiscv._zz_313_
.sym 67608 VexRiscv._zz_35_[27]
.sym 67609 VexRiscv._zz_79_[25]
.sym 67610 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 67611 $abc$40744$n4589_1
.sym 67613 $abc$40744$n4604_1
.sym 67614 VexRiscv._zz_316_[25]
.sym 67617 $abc$40744$n4484_1
.sym 67621 VexRiscv._zz_195_[15]
.sym 67625 VexRiscv._zz_195_[17]
.sym 67627 VexRiscv._zz_152_[23]
.sym 67628 $auto$alumacc.cc:474:replace_alu$4039.C[32]
.sym 67633 $abc$40744$n4686_1
.sym 67634 VexRiscv._zz_318_[32]
.sym 67636 $abc$40744$n4872
.sym 67639 $abc$40744$n4960
.sym 67641 VexRiscv.memory_arbitration_isValid
.sym 67644 VexRiscv._zz_316_[32]
.sym 67646 VexRiscv._zz_194_[24]
.sym 67648 VexRiscv._zz_35_[19]
.sym 67650 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 67651 $abc$40744$n4266_1
.sym 67652 $abc$40744$n4533
.sym 67654 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 67655 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 67656 VexRiscv.execute_to_memory_IS_DIV
.sym 67659 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67660 VexRiscv._zz_152_[25]
.sym 67662 VexRiscv._zz_323_[0]
.sym 67663 VexRiscv._zz_35_[22]
.sym 67664 VexRiscv._zz_152_[19]
.sym 67665 $auto$alumacc.cc:474:replace_alu$4039.C[33]
.sym 67667 VexRiscv._zz_318_[32]
.sym 67668 VexRiscv._zz_316_[32]
.sym 67669 $auto$alumacc.cc:474:replace_alu$4039.C[32]
.sym 67672 VexRiscv._zz_318_[32]
.sym 67673 VexRiscv._zz_316_[32]
.sym 67675 $auto$alumacc.cc:474:replace_alu$4039.C[33]
.sym 67678 $abc$40744$n4960
.sym 67679 VexRiscv._zz_35_[22]
.sym 67681 $abc$40744$n4872
.sym 67684 $abc$40744$n4533
.sym 67685 VexRiscv._zz_35_[19]
.sym 67687 $abc$40744$n4266_1
.sym 67690 VexRiscv._zz_194_[24]
.sym 67692 VexRiscv._zz_323_[0]
.sym 67696 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 67698 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67699 VexRiscv._zz_152_[19]
.sym 67702 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 67703 VexRiscv.execute_to_memory_IS_DIV
.sym 67704 $abc$40744$n4686_1
.sym 67705 VexRiscv.memory_arbitration_isValid
.sym 67708 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 67710 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67711 VexRiscv._zz_152_[25]
.sym 67712 $abc$40744$n2621_$glb_ce
.sym 67713 clk12_$glb_clk
.sym 67714 $abc$40744$n233_$glb_sr
.sym 67715 $abc$40744$n57
.sym 67716 $abc$40744$n3980
.sym 67717 $abc$40744$n3971
.sym 67718 $abc$40744$n3983
.sym 67719 $abc$40744$n3979
.sym 67720 waittimer2_count[8]
.sym 67721 $abc$40744$n2821
.sym 67722 $abc$40744$n3594
.sym 67724 VexRiscv._zz_79_[19]
.sym 67728 VexRiscv._zz_35_[22]
.sym 67729 $abc$40744$n4530
.sym 67732 VexRiscv._zz_35_[26]
.sym 67734 VexRiscv._zz_194_[24]
.sym 67735 $abc$40744$n4960
.sym 67736 $abc$40744$n2492
.sym 67737 $abc$40744$n4586_1
.sym 67738 waittimer2_count[2]
.sym 67739 VexRiscv._zz_171_[0]
.sym 67743 $abc$40744$n4230_1
.sym 67744 VexRiscv._zz_171_[1]
.sym 67745 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67746 VexRiscv._zz_318_[16]
.sym 67749 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67757 VexRiscv._zz_171_[0]
.sym 67758 $abc$40744$n4559_1
.sym 67760 $abc$40744$n4265_1
.sym 67763 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 67764 VexRiscv._zz_318_[27]
.sym 67765 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 67766 $abc$40744$n4485_1
.sym 67768 VexRiscv._zz_171_[1]
.sym 67769 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 67770 VexRiscv._zz_318_[16]
.sym 67771 sys_rst
.sym 67772 VexRiscv._zz_152_[20]
.sym 67773 VexRiscv._zz_195_[28]
.sym 67774 $abc$40744$n8241
.sym 67776 $abc$40744$n3638
.sym 67777 $abc$40744$n3977
.sym 67778 VexRiscv._zz_318_[28]
.sym 67780 $abc$40744$n3638
.sym 67781 $abc$40744$n4687
.sym 67782 VexRiscv._zz_195_[29]
.sym 67784 $abc$40744$n3979
.sym 67785 VexRiscv._zz_195_[17]
.sym 67789 $abc$40744$n4687
.sym 67791 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 67792 $abc$40744$n3638
.sym 67795 VexRiscv._zz_318_[27]
.sym 67797 VexRiscv._zz_195_[28]
.sym 67798 $abc$40744$n4265_1
.sym 67801 VexRiscv._zz_195_[17]
.sym 67803 $abc$40744$n4265_1
.sym 67804 VexRiscv._zz_318_[16]
.sym 67809 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 67813 sys_rst
.sym 67814 $abc$40744$n3979
.sym 67816 $abc$40744$n3977
.sym 67820 VexRiscv._zz_318_[28]
.sym 67821 VexRiscv._zz_195_[29]
.sym 67822 $abc$40744$n4265_1
.sym 67825 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 67827 $abc$40744$n3638
.sym 67828 $abc$40744$n4485_1
.sym 67831 VexRiscv._zz_171_[0]
.sym 67832 VexRiscv._zz_152_[20]
.sym 67833 VexRiscv._zz_171_[1]
.sym 67834 $abc$40744$n4559_1
.sym 67835 $abc$40744$n8241
.sym 67836 clk12_$glb_clk
.sym 67838 spiflash_counter[5]
.sym 67839 $abc$40744$n3595_1
.sym 67840 spiflash_counter[4]
.sym 67841 spiflash_counter[2]
.sym 67842 $abc$40744$n6095_1
.sym 67843 spiflash_counter[6]
.sym 67844 spiflash_counter[7]
.sym 67845 spiflash_counter[3]
.sym 67852 $abc$40744$n4705
.sym 67857 $abc$40744$n5315_1
.sym 67858 VexRiscv.lastStagePc[17]
.sym 67860 $abc$40744$n6616
.sym 67867 $abc$40744$n2523
.sym 67870 $abc$40744$n2523
.sym 67879 spiflash_counter[0]
.sym 67881 $abc$40744$n2523
.sym 67890 VexRiscv.CsrPlugin_mtval[20]
.sym 67891 $abc$40744$n3979
.sym 67898 $abc$40744$n4560_1
.sym 67899 $abc$40744$n6095_1
.sym 67903 $abc$40744$n4230_1
.sym 67906 $abc$40744$n6571
.sym 67907 $PACKER_VCC_NET
.sym 67912 $abc$40744$n6571
.sym 67913 $abc$40744$n3979
.sym 67914 $abc$40744$n6095_1
.sym 67925 $abc$40744$n4230_1
.sym 67926 VexRiscv.CsrPlugin_mtval[20]
.sym 67927 $abc$40744$n4560_1
.sym 67931 spiflash_counter[0]
.sym 67932 $PACKER_VCC_NET
.sym 67948 $abc$40744$n6095_1
.sym 67949 $abc$40744$n3979
.sym 67958 $abc$40744$n2523
.sym 67959 clk12_$glb_clk
.sym 67960 sys_rst_$glb_sr
.sym 67969 spiflash_counter[0]
.sym 67971 sys_rst
.sym 67972 VexRiscv.CsrPlugin_hadException
.sym 67987 $abc$40744$n2523
.sym 68061 basesoc_timer0_reload_storage[9]
.sym 68062 basesoc_timer0_reload_storage[13]
.sym 68072 array_muxed0[3]
.sym 68074 array_muxed0[11]
.sym 68078 $abc$40744$n5859
.sym 68080 spiflash_bus_dat_r[7]
.sym 68084 $abc$40744$n2282
.sym 68093 csrbankarray_csrbank0_leds_out0_w[4]
.sym 68123 basesoc_timer0_value[8]
.sym 68130 $abc$40744$n2442
.sym 68145 basesoc_timer0_value[8]
.sym 68182 $abc$40744$n2442
.sym 68183 clk12_$glb_clk
.sym 68184 sys_rst_$glb_sr
.sym 68189 csrbankarray_csrbank3_bitbang0_w[0]
.sym 68193 spiflash_mosi
.sym 68199 VexRiscv._zz_136_[29]
.sym 68200 $abc$40744$n3794
.sym 68202 basesoc_timer0_reload_storage[14]
.sym 68204 array_muxed1[13]
.sym 68205 csrbankarray_csrbank3_bitbang0_w[1]
.sym 68207 $abc$40744$n6458
.sym 68208 basesoc_timer0_reload_storage[9]
.sym 68209 basesoc_timer0_reload_storage[6]
.sym 68210 $abc$40744$n6476_1
.sym 68217 basesoc_timer0_value[8]
.sym 68219 basesoc_timer0_load_storage[26]
.sym 68221 $PACKER_VCC_NET
.sym 68224 $abc$40744$n2434
.sym 68228 basesoc_dat_w[5]
.sym 68231 $abc$40744$n3911
.sym 68232 basesoc_timer0_load_storage[29]
.sym 68238 $abc$40744$n2503
.sym 68241 basesoc_timer0_reload_storage[13]
.sym 68243 basesoc_adr[3]
.sym 68246 basesoc_dat_w[2]
.sym 68249 $abc$40744$n3911
.sym 68251 $abc$40744$n2282
.sym 68253 $abc$40744$n3815
.sym 68269 basesoc_ctrl_reset_reset_r
.sym 68274 basesoc_dat_w[2]
.sym 68277 $abc$40744$n2430
.sym 68290 basesoc_dat_w[5]
.sym 68305 basesoc_dat_w[2]
.sym 68336 basesoc_ctrl_reset_reset_r
.sym 68343 basesoc_dat_w[5]
.sym 68345 $abc$40744$n2430
.sym 68346 clk12_$glb_clk
.sym 68347 sys_rst_$glb_sr
.sym 68348 spiflash_bus_dat_r[12]
.sym 68349 $abc$40744$n6002_1
.sym 68350 spiflash_bus_dat_r[11]
.sym 68351 $abc$40744$n2505
.sym 68353 $abc$40744$n6001
.sym 68356 basesoc_dat_w[2]
.sym 68358 $abc$40744$n3936
.sym 68359 basesoc_uart_phy_rx_busy
.sym 68360 array_muxed0[3]
.sym 68362 basesoc_ctrl_reset_reset_r
.sym 68363 basesoc_ctrl_reset_reset_r
.sym 68365 csrbankarray_csrbank3_bitbang_en0_w
.sym 68367 $abc$40744$n6487_1
.sym 68368 $abc$40744$n2426
.sym 68369 array_muxed0[11]
.sym 68370 spiflash_bus_dat_r[7]
.sym 68371 $abc$40744$n5859
.sym 68373 basesoc_dat_w[1]
.sym 68374 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 68377 $abc$40744$n6974
.sym 68379 $abc$40744$n2432
.sym 68380 $abc$40744$n3911
.sym 68392 basesoc_adr[2]
.sym 68395 sys_rst
.sym 68398 $abc$40744$n3840_1
.sym 68400 $abc$40744$n2442
.sym 68408 $abc$40744$n3818
.sym 68409 basesoc_adr[3]
.sym 68413 $abc$40744$n3794
.sym 68419 basesoc_we
.sym 68420 basesoc_timer0_value[24]
.sym 68422 basesoc_adr[3]
.sym 68423 basesoc_adr[2]
.sym 68425 $abc$40744$n3818
.sym 68428 $abc$40744$n3794
.sym 68429 sys_rst
.sym 68430 basesoc_we
.sym 68431 $abc$40744$n3840_1
.sym 68460 basesoc_timer0_value[24]
.sym 68468 $abc$40744$n2442
.sym 68469 clk12_$glb_clk
.sym 68470 sys_rst_$glb_sr
.sym 68472 basesoc_adr[11]
.sym 68473 basesoc_adr[12]
.sym 68475 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 68480 csrbankarray_csrbank3_bitbang0_w[2]
.sym 68481 $abc$40744$n5003
.sym 68482 $abc$40744$n3667
.sym 68483 basesoc_dat_w[6]
.sym 68484 basesoc_dat_w[2]
.sym 68485 basesoc_dat_w[3]
.sym 68486 array_muxed0[9]
.sym 68487 basesoc_dat_w[3]
.sym 68488 basesoc_adr[2]
.sym 68492 $abc$40744$n3983
.sym 68493 array_muxed0[5]
.sym 68494 basesoc_timer0_load_storage[9]
.sym 68495 spiflash_bus_dat_r[11]
.sym 68497 basesoc_timer0_reload_storage[4]
.sym 68498 $abc$40744$n3795
.sym 68500 $abc$40744$n3794
.sym 68501 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 68502 $abc$40744$n3936
.sym 68503 basesoc_timer0_reload_storage[3]
.sym 68504 $PACKER_GND_NET
.sym 68505 $abc$40744$n6798_1
.sym 68506 $abc$40744$n2434
.sym 68514 $abc$40744$n3796
.sym 68515 $abc$40744$n3841_1
.sym 68516 $abc$40744$n3842_1
.sym 68522 basesoc_dat_w[2]
.sym 68529 basesoc_adr[11]
.sym 68530 basesoc_adr[12]
.sym 68532 basesoc_dat_w[4]
.sym 68539 $abc$40744$n2432
.sym 68541 basesoc_dat_w[3]
.sym 68547 basesoc_dat_w[3]
.sym 68551 $abc$40744$n3841_1
.sym 68552 $abc$40744$n3842_1
.sym 68557 basesoc_adr[12]
.sym 68558 basesoc_adr[11]
.sym 68564 basesoc_adr[12]
.sym 68565 basesoc_adr[11]
.sym 68569 $abc$40744$n3796
.sym 68571 $abc$40744$n3842_1
.sym 68578 basesoc_dat_w[4]
.sym 68581 basesoc_adr[12]
.sym 68583 $abc$40744$n3842_1
.sym 68584 basesoc_adr[11]
.sym 68587 basesoc_dat_w[2]
.sym 68591 $abc$40744$n2432
.sym 68592 clk12_$glb_clk
.sym 68593 sys_rst_$glb_sr
.sym 68596 $abc$40744$n6974
.sym 68597 $abc$40744$n6976
.sym 68599 $abc$40744$n6775
.sym 68600 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 68604 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68607 $abc$40744$n2296
.sym 68608 basesoc_timer0_load_storage[8]
.sym 68609 array_muxed0[11]
.sym 68610 basesoc_dat_w[7]
.sym 68611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68612 spiflash_i
.sym 68613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68614 user_btn1
.sym 68615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68616 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 68617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68618 basesoc_dat_w[4]
.sym 68620 array_muxed1[24]
.sym 68621 array_muxed1[17]
.sym 68623 basesoc_we
.sym 68624 $abc$40744$n3795
.sym 68626 $abc$40744$n3911
.sym 68627 $abc$40744$n3988
.sym 68628 $abc$40744$n3659
.sym 68629 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 68636 $abc$40744$n3869
.sym 68637 $abc$40744$n3796
.sym 68639 basesoc_adr[1]
.sym 68640 basesoc_adr[13]
.sym 68642 basesoc_adr[10]
.sym 68644 $abc$40744$n3793
.sym 68645 basesoc_we
.sym 68647 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 68648 basesoc_adr[9]
.sym 68650 array_muxed0[13]
.sym 68656 basesoc_adr[0]
.sym 68661 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 68668 basesoc_adr[1]
.sym 68671 basesoc_adr[0]
.sym 68674 basesoc_adr[13]
.sym 68675 basesoc_adr[9]
.sym 68676 basesoc_adr[10]
.sym 68677 $abc$40744$n3796
.sym 68681 $abc$40744$n3869
.sym 68682 $abc$40744$n3793
.sym 68683 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 68686 basesoc_we
.sym 68688 $abc$40744$n3869
.sym 68692 basesoc_adr[9]
.sym 68693 basesoc_adr[10]
.sym 68695 basesoc_adr[13]
.sym 68699 array_muxed0[13]
.sym 68705 $abc$40744$n3869
.sym 68706 $abc$40744$n3793
.sym 68707 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 68710 basesoc_adr[10]
.sym 68711 $abc$40744$n3796
.sym 68712 basesoc_adr[13]
.sym 68713 basesoc_adr[9]
.sym 68715 clk12_$glb_clk
.sym 68716 sys_rst_$glb_sr
.sym 68717 $abc$40744$n3872_1
.sym 68718 basesoc_uart_tx_fifo_wrport_we
.sym 68719 $abc$40744$n6777_1
.sym 68720 $abc$40744$n5908_1
.sym 68722 VexRiscv._zz_201_[13]
.sym 68723 $abc$40744$n3809
.sym 68724 $abc$40744$n6041
.sym 68727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 68728 $abc$40744$n57
.sym 68729 $abc$40744$n3794
.sym 68730 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 68731 $abc$40744$n2509
.sym 68732 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 68733 basesoc_we
.sym 68734 $abc$40744$n2442
.sym 68735 $abc$40744$n2282
.sym 68738 $abc$40744$n2632
.sym 68739 $abc$40744$n57
.sym 68740 array_muxed0[13]
.sym 68741 basesoc_adr[3]
.sym 68742 $abc$40744$n3911
.sym 68743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68745 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 68746 $abc$40744$n3809
.sym 68748 $abc$40744$n6797_1
.sym 68749 basesoc_dat_w[2]
.sym 68750 basesoc_uart_eventmanager_status_w[0]
.sym 68752 basesoc_uart_tx_fifo_wrport_we
.sym 68758 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 68759 $abc$40744$n3793
.sym 68763 basesoc_adr[0]
.sym 68764 $abc$40744$n6797_1
.sym 68765 $abc$40744$n3795
.sym 68766 $abc$40744$n3794
.sym 68767 $abc$40744$n6779_1
.sym 68771 basesoc_adr[2]
.sym 68772 basesoc_uart_phy_rx_r
.sym 68773 $abc$40744$n3936
.sym 68774 array_muxed0[3]
.sym 68775 $abc$40744$n3869
.sym 68776 $abc$40744$n6777_1
.sym 68777 $abc$40744$n6798_1
.sym 68778 $abc$40744$n6208_1
.sym 68780 basesoc_uart_phy_rx
.sym 68782 basesoc_uart_phy_rx_busy
.sym 68785 $abc$40744$n5908_1
.sym 68786 csrbankarray_csrbank0_leds_out0_w[4]
.sym 68791 basesoc_uart_phy_rx
.sym 68792 basesoc_uart_phy_rx_busy
.sym 68793 $abc$40744$n6208_1
.sym 68794 basesoc_uart_phy_rx_r
.sym 68799 $abc$40744$n3794
.sym 68800 basesoc_adr[2]
.sym 68804 $abc$40744$n3793
.sym 68805 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 68806 $abc$40744$n3869
.sym 68809 basesoc_adr[0]
.sym 68810 $abc$40744$n6779_1
.sym 68811 $abc$40744$n3869
.sym 68812 $abc$40744$n5908_1
.sym 68815 array_muxed0[3]
.sym 68822 $abc$40744$n6777_1
.sym 68823 $abc$40744$n3869
.sym 68827 $abc$40744$n3936
.sym 68828 $abc$40744$n3794
.sym 68830 csrbankarray_csrbank0_leds_out0_w[4]
.sym 68833 $abc$40744$n6798_1
.sym 68834 $abc$40744$n6797_1
.sym 68835 $abc$40744$n3795
.sym 68838 clk12_$glb_clk
.sym 68839 sys_rst_$glb_sr
.sym 68840 basesoc_uart_phy_tx_reg[4]
.sym 68841 $abc$40744$n3850_1
.sym 68842 basesoc_uart_phy_tx_reg[7]
.sym 68843 $abc$40744$n3915
.sym 68844 basesoc_uart_phy_tx_reg[5]
.sym 68845 basesoc_uart_phy_tx_reg[6]
.sym 68846 $abc$40744$n2247
.sym 68847 $abc$40744$n2293
.sym 68849 VexRiscv._zz_171_[0]
.sym 68850 VexRiscv._zz_171_[0]
.sym 68851 VexRiscv._zz_200_[7]
.sym 68852 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 68853 basesoc_adr[1]
.sym 68854 $abc$40744$n3
.sym 68855 $abc$40744$n6080_1
.sym 68856 basesoc_uart_rx_fifo_wrport_we
.sym 68857 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 68858 basesoc_uart_eventmanager_pending_w[1]
.sym 68859 $abc$40744$n3872_1
.sym 68860 basesoc_uart_phy_rx_busy
.sym 68861 basesoc_uart_tx_fifo_wrport_we
.sym 68862 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 68863 $abc$40744$n6779_1
.sym 68864 basesoc_dat_w[1]
.sym 68865 $abc$40744$n3911
.sym 68866 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 68868 basesoc_uart_phy_tx_bitcount[1]
.sym 68869 $PACKER_VCC_NET
.sym 68870 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 68871 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 68872 count[0]
.sym 68873 basesoc_uart_phy_tx_bitcount[2]
.sym 68874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 68881 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 68883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68885 VexRiscv._zz_136_[25]
.sym 68888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 68889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 68890 VexRiscv._zz_289_[1]
.sym 68891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68892 $abc$40744$n233
.sym 68894 $abc$40744$n3659
.sym 68895 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68901 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 68903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68905 $abc$40744$n3667
.sym 68906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 68907 $abc$40744$n3658
.sym 68909 $abc$40744$n3664
.sym 68912 VexRiscv._zz_289_[3]
.sym 68914 $abc$40744$n3659
.sym 68915 $abc$40744$n3664
.sym 68916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68920 $abc$40744$n3667
.sym 68922 $abc$40744$n3664
.sym 68923 VexRiscv._zz_136_[25]
.sym 68926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 68929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 68933 VexRiscv._zz_289_[1]
.sym 68938 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 68939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 68940 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 68945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 68947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 68950 $abc$40744$n3659
.sym 68951 $abc$40744$n3658
.sym 68952 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 68953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68957 VexRiscv._zz_289_[3]
.sym 68960 $abc$40744$n233
.sym 68961 clk12_$glb_clk
.sym 68965 $abc$40744$n6532
.sym 68966 $abc$40744$n6534
.sym 68967 $abc$40744$n6536
.sym 68968 $abc$40744$n6538
.sym 68969 $abc$40744$n6540
.sym 68970 $abc$40744$n6542
.sym 68971 basesoc_vexriscv_dbus_adr[8]
.sym 68973 array_muxed0[11]
.sym 68974 $abc$40744$n4107
.sym 68976 $abc$40744$n2247
.sym 68977 $abc$40744$n3659
.sym 68978 $abc$40744$n3915
.sym 68979 basesoc_dat_w[1]
.sym 68980 basesoc_uart_phy_tx_bitcount[3]
.sym 68981 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 68982 $abc$40744$n233
.sym 68983 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 68984 VexRiscv.decode_to_execute_RS2[13]
.sym 68985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 68986 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 68987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 68988 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 68989 $abc$40744$n104
.sym 68990 $abc$40744$n3795
.sym 68991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 68992 $abc$40744$n3794
.sym 68993 $abc$40744$n100
.sym 68994 $abc$40744$n3936
.sym 68995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 68996 $abc$40744$n6060_1
.sym 68997 $abc$40744$n2293
.sym 68998 basesoc_ctrl_bus_errors[16]
.sym 69004 $abc$40744$n190
.sym 69005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69007 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 69009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69010 $abc$40744$n3657
.sym 69013 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 69017 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 69018 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 69019 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 69020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 69031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 69032 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 69034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 69038 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 69046 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 69049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 69050 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 69051 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 69052 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 69055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 69063 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 69067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69068 $abc$40744$n3657
.sym 69069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69073 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 69080 $abc$40744$n190
.sym 69083 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready_$glb_ce
.sym 69084 clk12_$glb_clk
.sym 69086 $abc$40744$n6544
.sym 69087 $abc$40744$n6546
.sym 69088 $abc$40744$n6548
.sym 69089 $abc$40744$n6550
.sym 69090 $abc$40744$n6552
.sym 69091 $abc$40744$n6554
.sym 69092 $abc$40744$n6556
.sym 69093 $abc$40744$n6558
.sym 69094 basesoc_vexriscv_dbus_adr[15]
.sym 69096 $abc$40744$n3983
.sym 69098 VexRiscv._zz_171_[0]
.sym 69099 basesoc_uart_tx_fifo_produce[3]
.sym 69100 $abc$40744$n9
.sym 69101 count[5]
.sym 69102 VexRiscv.decode_to_execute_RS2[14]
.sym 69103 count[7]
.sym 69104 VexRiscv.decode_to_execute_RS2[11]
.sym 69105 count[4]
.sym 69106 basesoc_uart_phy_sink_payload_data[0]
.sym 69107 $PACKER_VCC_NET
.sym 69109 basesoc_adr[0]
.sym 69110 count[1]
.sym 69111 $abc$40744$n3911
.sym 69113 $abc$40744$n2299
.sym 69114 $abc$40744$n2296
.sym 69115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 69116 $abc$40744$n3659
.sym 69119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 69120 $abc$40744$n3988
.sym 69129 $abc$40744$n2299
.sym 69137 basesoc_we
.sym 69140 $abc$40744$n2296
.sym 69144 $abc$40744$n3598_1
.sym 69146 $abc$40744$n194
.sym 69147 $abc$40744$n192
.sym 69149 count[0]
.sym 69150 $abc$40744$n3815
.sym 69153 basesoc_uart_phy_tx_bitcount[1]
.sym 69154 $abc$40744$n3936
.sym 69155 $abc$40744$n200
.sym 69157 $abc$40744$n202
.sym 69158 $abc$40744$n198
.sym 69162 $abc$40744$n198
.sym 69166 basesoc_we
.sym 69167 $abc$40744$n3936
.sym 69168 $abc$40744$n3815
.sym 69174 $abc$40744$n2296
.sym 69175 basesoc_uart_phy_tx_bitcount[1]
.sym 69181 $abc$40744$n192
.sym 69185 $abc$40744$n202
.sym 69190 $abc$40744$n194
.sym 69197 $abc$40744$n3598_1
.sym 69198 count[0]
.sym 69202 $abc$40744$n200
.sym 69206 $abc$40744$n2299
.sym 69207 clk12_$glb_clk
.sym 69208 sys_rst_$glb_sr
.sym 69209 $abc$40744$n6560
.sym 69210 $abc$40744$n6562
.sym 69211 $abc$40744$n6564
.sym 69212 $abc$40744$n6566
.sym 69213 $abc$40744$n6060_1
.sym 69214 reset_delay[4]
.sym 69215 count[1]
.sym 69216 count[16]
.sym 69218 $abc$40744$n5859
.sym 69219 $abc$40744$n5859
.sym 69220 VexRiscv._zz_41_[15]
.sym 69221 $abc$40744$n8240
.sym 69222 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 69223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69224 count[10]
.sym 69225 $abc$40744$n3945
.sym 69226 count[8]
.sym 69227 csrbankarray_csrbank0_leds_out0_w[4]
.sym 69228 $abc$40744$n6544
.sym 69229 VexRiscv._zz_130_[1]
.sym 69230 $abc$40744$n6546
.sym 69231 $abc$40744$n3599
.sym 69232 $abc$40744$n6548
.sym 69234 $abc$40744$n3911
.sym 69235 $abc$40744$n6550
.sym 69236 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 69237 $abc$40744$n6552
.sym 69238 basesoc_adr[3]
.sym 69239 $abc$40744$n3809
.sym 69240 $abc$40744$n3818
.sym 69241 $abc$40744$n3814
.sym 69242 $abc$40744$n3905
.sym 69243 $abc$40744$n6558
.sym 69244 $abc$40744$n6797_1
.sym 69250 reset_delay[1]
.sym 69251 reset_delay[7]
.sym 69252 reset_delay[3]
.sym 69254 reset_delay[5]
.sym 69260 reset_delay[2]
.sym 69262 reset_delay[0]
.sym 69263 reset_delay[6]
.sym 69267 $PACKER_VCC_NET
.sym 69275 $PACKER_VCC_NET
.sym 69279 reset_delay[4]
.sym 69282 $nextpnr_ICESTORM_LC_3$O
.sym 69284 reset_delay[0]
.sym 69288 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 69290 reset_delay[1]
.sym 69291 $PACKER_VCC_NET
.sym 69294 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 69296 reset_delay[2]
.sym 69297 $PACKER_VCC_NET
.sym 69298 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 69300 $auto$alumacc.cc:474:replace_alu$4012.C[4]
.sym 69302 reset_delay[3]
.sym 69303 $PACKER_VCC_NET
.sym 69304 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 69306 $auto$alumacc.cc:474:replace_alu$4012.C[5]
.sym 69308 $PACKER_VCC_NET
.sym 69309 reset_delay[4]
.sym 69310 $auto$alumacc.cc:474:replace_alu$4012.C[4]
.sym 69312 $auto$alumacc.cc:474:replace_alu$4012.C[6]
.sym 69314 reset_delay[5]
.sym 69315 $PACKER_VCC_NET
.sym 69316 $auto$alumacc.cc:474:replace_alu$4012.C[5]
.sym 69318 $auto$alumacc.cc:474:replace_alu$4012.C[7]
.sym 69320 $PACKER_VCC_NET
.sym 69321 reset_delay[6]
.sym 69322 $auto$alumacc.cc:474:replace_alu$4012.C[6]
.sym 69324 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 69326 $PACKER_VCC_NET
.sym 69327 reset_delay[7]
.sym 69328 $auto$alumacc.cc:474:replace_alu$4012.C[7]
.sym 69332 $abc$40744$n212
.sym 69334 $abc$40744$n222
.sym 69335 $abc$40744$n3563
.sym 69336 reset_delay[9]
.sym 69337 $abc$40744$n220
.sym 69338 $abc$40744$n226
.sym 69339 $abc$40744$n224
.sym 69340 reset_delay[1]
.sym 69342 $abc$40744$n4179_1
.sym 69343 $abc$40744$n9
.sym 69345 reset_delay[7]
.sym 69346 reset_delay[3]
.sym 69347 $PACKER_GND_NET
.sym 69348 $abc$40744$n4267_1
.sym 69349 sys_rst
.sym 69350 reset_delay[0]
.sym 69351 $abc$40744$n3640
.sym 69352 $abc$40744$n7122
.sym 69353 $abc$40744$n2540
.sym 69354 VexRiscv._zz_164_[4]
.sym 69355 $abc$40744$n196
.sym 69356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 69357 $abc$40744$n3599
.sym 69358 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 69359 $abc$40744$n2438
.sym 69360 VexRiscv._zz_171_[1]
.sym 69361 VexRiscv._zz_79_[4]
.sym 69362 VexRiscv.CsrPlugin_mepc[2]
.sym 69363 $abc$40744$n7124
.sym 69364 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 69365 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 69366 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69367 $abc$40744$n3815
.sym 69368 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 69375 $abc$40744$n2434
.sym 69377 reset_delay[10]
.sym 69379 basesoc_ctrl_reset_reset_r
.sym 69382 reset_delay[8]
.sym 69383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 69385 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69386 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 69387 $PACKER_VCC_NET
.sym 69388 $abc$40744$n3659
.sym 69393 reset_delay[9]
.sym 69394 reset_delay[11]
.sym 69403 $abc$40744$n226
.sym 69404 $abc$40744$n224
.sym 69405 $auto$alumacc.cc:474:replace_alu$4012.C[9]
.sym 69407 $PACKER_VCC_NET
.sym 69408 reset_delay[8]
.sym 69409 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 69411 $auto$alumacc.cc:474:replace_alu$4012.C[10]
.sym 69413 reset_delay[9]
.sym 69414 $PACKER_VCC_NET
.sym 69415 $auto$alumacc.cc:474:replace_alu$4012.C[9]
.sym 69417 $auto$alumacc.cc:474:replace_alu$4012.C[11]
.sym 69419 $PACKER_VCC_NET
.sym 69420 reset_delay[10]
.sym 69421 $auto$alumacc.cc:474:replace_alu$4012.C[10]
.sym 69424 $PACKER_VCC_NET
.sym 69426 reset_delay[11]
.sym 69427 $auto$alumacc.cc:474:replace_alu$4012.C[11]
.sym 69432 $abc$40744$n224
.sym 69438 $abc$40744$n226
.sym 69442 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 69443 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69444 $abc$40744$n3659
.sym 69445 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 69449 basesoc_ctrl_reset_reset_r
.sym 69452 $abc$40744$n2434
.sym 69453 clk12_$glb_clk
.sym 69454 sys_rst_$glb_sr
.sym 69455 $abc$40744$n6796
.sym 69456 $abc$40744$n6054_1
.sym 69457 $abc$40744$n6800_1
.sym 69458 $abc$40744$n6798_1
.sym 69459 $abc$40744$n6048_1
.sym 69460 $abc$40744$n6797_1
.sym 69461 $abc$40744$n6801_1
.sym 69462 basesoc_timer0_reload_storage[7]
.sym 69466 VexRiscv._zz_171_[1]
.sym 69467 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 69468 reset_delay[8]
.sym 69469 VexRiscv._zz_35_[6]
.sym 69470 $abc$40744$n3563
.sym 69471 $abc$40744$n233
.sym 69473 $abc$40744$n4329_1
.sym 69474 basesoc_dat_w[2]
.sym 69476 $abc$40744$n6712
.sym 69477 VexRiscv._zz_130_[0]
.sym 69478 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 69479 basesoc_ctrl_bus_errors[5]
.sym 69481 VexRiscv._zz_79_[1]
.sym 69482 $abc$40744$n3795
.sym 69483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 69484 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 69485 $abc$40744$n3794
.sym 69486 $abc$40744$n6025
.sym 69487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 69488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 69489 VexRiscv._zz_216_[4]
.sym 69490 $abc$40744$n100
.sym 69496 VexRiscv._zz_216_[4]
.sym 69498 $abc$40744$n2647
.sym 69500 VexRiscv._zz_217_[4]
.sym 69501 VexRiscv._zz_171_[0]
.sym 69502 $abc$40744$n4422_1
.sym 69503 $abc$40744$n4868
.sym 69504 $abc$40744$n4889
.sym 69505 VexRiscv._zz_152_[13]
.sym 69506 VexRiscv._zz_171_[1]
.sym 69508 $abc$40744$n6675_1
.sym 69509 $abc$40744$n5004
.sym 69510 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 69514 VexRiscv._zz_164_[4]
.sym 69515 $abc$40744$n6712
.sym 69518 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 69521 VexRiscv._zz_79_[4]
.sym 69522 VexRiscv.CsrPlugin_mepc[2]
.sym 69525 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 69527 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 69529 VexRiscv._zz_164_[4]
.sym 69530 $abc$40744$n4868
.sym 69531 VexRiscv._zz_216_[4]
.sym 69536 VexRiscv._zz_164_[4]
.sym 69537 $abc$40744$n6675_1
.sym 69538 VexRiscv._zz_217_[4]
.sym 69541 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 69548 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 69549 VexRiscv.CsrPlugin_mepc[2]
.sym 69550 $abc$40744$n5004
.sym 69554 $abc$40744$n4889
.sym 69555 VexRiscv._zz_79_[4]
.sym 69556 $abc$40744$n6712
.sym 69561 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 69565 $abc$40744$n4422_1
.sym 69566 VexRiscv._zz_171_[1]
.sym 69567 VexRiscv._zz_152_[13]
.sym 69568 VexRiscv._zz_171_[0]
.sym 69572 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 69575 $abc$40744$n2647
.sym 69576 clk12_$glb_clk
.sym 69578 $abc$40744$n4861
.sym 69579 VexRiscv._zz_94_[19]
.sym 69580 $abc$40744$n4867
.sym 69581 VexRiscv._zz_94_[17]
.sym 69582 $abc$40744$n4876
.sym 69583 VexRiscv._zz_94_[15]
.sym 69584 VexRiscv._zz_94_[18]
.sym 69585 basesoc_timer0_reload_storage[26]
.sym 69588 $abc$40744$n2282
.sym 69589 $abc$40744$n6053
.sym 69590 $abc$40744$n3749
.sym 69591 VexRiscv._zz_152_[13]
.sym 69592 VexRiscv.lastStagePc[11]
.sym 69593 $abc$40744$n4266_1
.sym 69594 $abc$40744$n4261_1
.sym 69595 VexRiscv._zz_164_[13]
.sym 69597 VexRiscv._zz_193_
.sym 69598 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 69599 VexRiscv.decode_to_execute_IS_DIV
.sym 69600 $abc$40744$n3749
.sym 69601 basesoc_uart_rx_fifo_do_read
.sym 69602 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 69603 basesoc_ctrl_storage[31]
.sym 69604 VexRiscv._zz_171_[0]
.sym 69605 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 69606 $abc$40744$n5409_1
.sym 69607 VexRiscv._zz_35_[14]
.sym 69608 VexRiscv._zz_37_[1]
.sym 69609 VexRiscv._zz_200_[1]
.sym 69610 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 69611 $abc$40744$n3911
.sym 69612 basesoc_ctrl_bus_errors[7]
.sym 69613 basesoc_ctrl_bus_errors[29]
.sym 69619 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69623 $abc$40744$n3666
.sym 69625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 69629 $abc$40744$n3661
.sym 69630 $abc$40744$n6706
.sym 69631 $abc$40744$n4839
.sym 69633 $abc$40744$n4194_1
.sym 69636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69637 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69638 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69639 $abc$40744$n3667
.sym 69641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 69642 $abc$40744$n4261_1
.sym 69644 VexRiscv._zz_136_[29]
.sym 69645 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69647 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 69650 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 69655 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 69658 $abc$40744$n4839
.sym 69659 $abc$40744$n6706
.sym 69660 $abc$40744$n4261_1
.sym 69661 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 69664 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69671 $abc$40744$n3666
.sym 69672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69673 $abc$40744$n3667
.sym 69676 VexRiscv._zz_136_[29]
.sym 69678 $abc$40744$n3667
.sym 69679 $abc$40744$n4194_1
.sym 69685 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 69688 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69689 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69690 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 69694 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69696 $abc$40744$n3661
.sym 69697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69698 $abc$40744$n2586_$glb_ce
.sym 69699 clk12_$glb_clk
.sym 69701 VexRiscv.execute_to_memory_BRANCH_DO
.sym 69702 $abc$40744$n5427_1
.sym 69703 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 69704 $abc$40744$n6025
.sym 69705 $abc$40744$n6029
.sym 69706 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 69707 VexRiscv._zz_94_[16]
.sym 69708 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 69709 VexRiscv._zz_216_[9]
.sym 69710 $abc$40744$n4397_1
.sym 69711 VexRiscv._zz_136_[29]
.sym 69713 VexRiscv._zz_41_[15]
.sym 69715 VexRiscv._zz_171_[0]
.sym 69716 VexRiscv._zz_79_[0]
.sym 69717 VexRiscv._zz_49_[0]
.sym 69718 $abc$40744$n6706
.sym 69719 VexRiscv._zz_171_[1]
.sym 69720 basesoc_uart_phy_storage[28]
.sym 69721 $abc$40744$n214
.sym 69722 VexRiscv._zz_161_
.sym 69723 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69724 $abc$40744$n4877
.sym 69725 VexRiscv._zz_164_[0]
.sym 69726 VexRiscv._zz_171_[1]
.sym 69727 $abc$40744$n3809
.sym 69728 VexRiscv._zz_37_[0]
.sym 69729 $abc$40744$n3814
.sym 69730 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69731 $abc$40744$n2633
.sym 69732 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 69733 VexRiscv._zz_193_
.sym 69734 VexRiscv.execute_to_memory_BRANCH_DO
.sym 69735 $abc$40744$n3905
.sym 69736 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 69742 $abc$40744$n4861
.sym 69744 $abc$40744$n4873_1
.sym 69745 VexRiscv._zz_35_[0]
.sym 69746 $abc$40744$n4876
.sym 69747 basesoc_ctrl_storage[17]
.sym 69748 $abc$40744$n4872
.sym 69750 VexRiscv._zz_36_[1]
.sym 69751 $abc$40744$n6408
.sym 69753 VexRiscv._zz_36_[7]
.sym 69754 basesoc_uart_rx_fifo_wrport_we
.sym 69755 $abc$40744$n3814
.sym 69756 $abc$40744$n4860_1
.sym 69757 sys_rst
.sym 69761 VexRiscv._zz_35_[1]
.sym 69764 basesoc_ctrl_bus_errors[17]
.sym 69765 $abc$40744$n4875
.sym 69766 $abc$40744$n3908_1
.sym 69769 basesoc_uart_rx_fifo_do_read
.sym 69770 $abc$40744$n4899_1
.sym 69772 $abc$40744$n4266_1
.sym 69773 VexRiscv._zz_36_[0]
.sym 69775 basesoc_ctrl_bus_errors[17]
.sym 69776 $abc$40744$n3908_1
.sym 69777 $abc$40744$n3814
.sym 69778 basesoc_ctrl_storage[17]
.sym 69781 $abc$40744$n4875
.sym 69782 $abc$40744$n4873_1
.sym 69783 VexRiscv._zz_36_[1]
.sym 69787 basesoc_uart_rx_fifo_do_read
.sym 69788 basesoc_uart_rx_fifo_wrport_we
.sym 69789 sys_rst
.sym 69793 $abc$40744$n4266_1
.sym 69794 $abc$40744$n6408
.sym 69795 VexRiscv._zz_35_[1]
.sym 69799 VexRiscv._zz_36_[7]
.sym 69800 $abc$40744$n4899_1
.sym 69801 $abc$40744$n4873_1
.sym 69805 $abc$40744$n4860_1
.sym 69806 VexRiscv._zz_36_[0]
.sym 69808 $abc$40744$n4873_1
.sym 69811 $abc$40744$n4861
.sym 69813 $abc$40744$n4872
.sym 69814 VexRiscv._zz_35_[0]
.sym 69817 VexRiscv._zz_35_[1]
.sym 69818 $abc$40744$n4872
.sym 69820 $abc$40744$n4876
.sym 69821 $abc$40744$n2586_$glb_ce
.sym 69822 clk12_$glb_clk
.sym 69824 $abc$40744$n6404
.sym 69825 VexRiscv._zz_94_[21]
.sym 69826 VexRiscv._zz_94_[22]
.sym 69827 $abc$40744$n6026_1
.sym 69828 VexRiscv._zz_94_[23]
.sym 69829 $abc$40744$n6405
.sym 69830 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 69831 VexRiscv._zz_36_[0]
.sym 69832 basesoc_uart_phy_rx_busy
.sym 69834 $abc$40744$n3936
.sym 69836 VexRiscv._zz_36_[1]
.sym 69837 VexRiscv._zz_79_[3]
.sym 69838 $abc$40744$n3727_1
.sym 69839 VexRiscv.decode_to_execute_RS2[10]
.sym 69840 VexRiscv._zz_216_[2]
.sym 69841 VexRiscv._zz_200_[13]
.sym 69842 basesoc_uart_rx_fifo_wrport_we
.sym 69843 VexRiscv._zz_200_[15]
.sym 69844 VexRiscv._zz_79_[7]
.sym 69845 $abc$40744$n6810_1
.sym 69846 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 69847 $abc$40744$n6408
.sym 69848 $abc$40744$n120
.sym 69849 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 69850 basesoc_ctrl_bus_errors[17]
.sym 69851 basesoc_dat_w[7]
.sym 69852 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 69853 $abc$40744$n3744
.sym 69854 VexRiscv._zz_130_[1]
.sym 69855 VexRiscv._zz_79_[0]
.sym 69856 $abc$40744$n7124
.sym 69858 VexRiscv._zz_44_[0]
.sym 69859 $abc$40744$n3817
.sym 69866 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69868 $abc$40744$n6407
.sym 69870 VexRiscv._zz_36_[1]
.sym 69871 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 69872 $abc$40744$n3727_1
.sym 69873 $abc$40744$n3911
.sym 69875 $abc$40744$n6403
.sym 69876 $abc$40744$n233
.sym 69878 $abc$40744$n6051
.sym 69879 VexRiscv._zz_35_[0]
.sym 69880 $abc$40744$n3749
.sym 69881 $abc$40744$n6404
.sym 69882 $abc$40744$n4296_1
.sym 69883 basesoc_ctrl_bus_errors[29]
.sym 69884 $abc$40744$n6053
.sym 69885 $abc$40744$n4292
.sym 69888 $abc$40744$n4266_1
.sym 69889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69890 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69892 VexRiscv._zz_36_[0]
.sym 69894 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 69896 $abc$40744$n4267_1
.sym 69900 $abc$40744$n233
.sym 69901 $abc$40744$n3727_1
.sym 69904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 69910 $abc$40744$n6404
.sym 69911 $abc$40744$n4266_1
.sym 69913 VexRiscv._zz_35_[0]
.sym 69916 $abc$40744$n4296_1
.sym 69917 $abc$40744$n4292
.sym 69919 $abc$40744$n3749
.sym 69922 $abc$40744$n4267_1
.sym 69924 VexRiscv._zz_36_[0]
.sym 69925 $abc$40744$n6403
.sym 69928 $abc$40744$n6053
.sym 69929 $abc$40744$n6051
.sym 69930 $abc$40744$n3911
.sym 69931 basesoc_ctrl_bus_errors[29]
.sym 69934 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 69940 VexRiscv._zz_36_[1]
.sym 69941 $abc$40744$n4267_1
.sym 69942 $abc$40744$n6407
.sym 69944 $abc$40744$n2586_$glb_ce
.sym 69945 clk12_$glb_clk
.sym 69947 $abc$40744$n5410
.sym 69948 $abc$40744$n4296_1
.sym 69949 $abc$40744$n4299_1
.sym 69950 VexRiscv._zz_130_[2]
.sym 69951 $abc$40744$n6027
.sym 69952 VexRiscv._zz_130_[3]
.sym 69953 VexRiscv._zz_288_[0]
.sym 69954 $abc$40744$n6047
.sym 69955 VexRiscv._zz_130_[0]
.sym 69959 VexRiscv._zz_290_[10]
.sym 69960 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69961 VexRiscv._zz_200_[31]
.sym 69962 VexRiscv.decode_to_execute_RS2[12]
.sym 69963 VexRiscv._zz_217_[10]
.sym 69964 VexRiscv._zz_44_[1]
.sym 69965 VexRiscv._zz_217_[9]
.sym 69966 VexRiscv._zz_36_[1]
.sym 69968 VexRiscv._zz_35_[6]
.sym 69969 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 69970 VexRiscv._zz_41_[7]
.sym 69971 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 69972 basesoc_ctrl_storage[0]
.sym 69973 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 69974 VexRiscv._zz_294_
.sym 69975 $abc$40744$n3795
.sym 69976 VexRiscv._zz_288_[0]
.sym 69977 $abc$40744$n3794
.sym 69978 basesoc_ctrl_storage[1]
.sym 69979 $abc$40744$n2266
.sym 69980 VexRiscv.decode_to_execute_RS2[15]
.sym 69981 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 69982 basesoc_ctrl_bus_errors[5]
.sym 69990 $abc$40744$n3738
.sym 69991 $abc$40744$n3739
.sym 69993 $PACKER_VCC_NET
.sym 69994 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69999 $abc$40744$n2649
.sym 70000 VexRiscv._zz_130_[0]
.sym 70001 $abc$40744$n3740
.sym 70002 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 70005 $abc$40744$n3741
.sym 70006 VexRiscv._zz_42_[1]
.sym 70007 VexRiscv._zz_288_[3]
.sym 70008 $abc$40744$n4174
.sym 70009 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 70010 VexRiscv._zz_42_[0]
.sym 70011 VexRiscv._zz_41_[0]
.sym 70014 VexRiscv._zz_42_[1]
.sym 70015 VexRiscv._zz_289_[0]
.sym 70017 VexRiscv._zz_130_[3]
.sym 70018 VexRiscv._zz_288_[0]
.sym 70022 $abc$40744$n3741
.sym 70023 $abc$40744$n3740
.sym 70027 VexRiscv._zz_288_[3]
.sym 70028 VexRiscv._zz_130_[3]
.sym 70029 VexRiscv._zz_42_[1]
.sym 70030 VexRiscv._zz_42_[0]
.sym 70033 VexRiscv._zz_42_[0]
.sym 70034 VexRiscv._zz_42_[1]
.sym 70035 VexRiscv._zz_289_[0]
.sym 70036 VexRiscv._zz_41_[0]
.sym 70039 VexRiscv._zz_288_[0]
.sym 70040 VexRiscv._zz_42_[0]
.sym 70041 VexRiscv._zz_130_[0]
.sym 70042 VexRiscv._zz_42_[1]
.sym 70045 $abc$40744$n3738
.sym 70046 $abc$40744$n3739
.sym 70051 $PACKER_VCC_NET
.sym 70053 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 70057 $abc$40744$n4174
.sym 70059 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70060 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 70063 $abc$40744$n3741
.sym 70064 $abc$40744$n3738
.sym 70065 $abc$40744$n3739
.sym 70066 $abc$40744$n3740
.sym 70067 $abc$40744$n2649
.sym 70068 clk12_$glb_clk
.sym 70070 $abc$40744$n3828
.sym 70071 $abc$40744$n6023
.sym 70072 $abc$40744$n2266
.sym 70073 $abc$40744$n3830_1
.sym 70074 $abc$40744$n3829_1
.sym 70075 $abc$40744$n3827
.sym 70076 basesoc_ctrl_bus_errors[0]
.sym 70077 $abc$40744$n3821
.sym 70078 $abc$40744$n4174
.sym 70079 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 70081 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 70082 $abc$40744$n3744
.sym 70083 $abc$40744$n6411
.sym 70084 $abc$40744$n102
.sym 70085 $abc$40744$n2649
.sym 70086 VexRiscv._zz_290_[14]
.sym 70087 VexRiscv._zz_290_[4]
.sym 70088 $abc$40744$n4239_1
.sym 70089 VexRiscv._zz_42_[1]
.sym 70090 $abc$40744$n6660
.sym 70091 $abc$40744$n4301
.sym 70092 $abc$40744$n4174
.sym 70093 VexRiscv._zz_35_[9]
.sym 70094 VexRiscv._zz_35_[14]
.sym 70095 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 70096 basesoc_ctrl_bus_errors[7]
.sym 70097 basesoc_ctrl_bus_errors[29]
.sym 70098 VexRiscv.decode_to_execute_RS2[31]
.sym 70099 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 70100 basesoc_ctrl_reset_reset_r
.sym 70101 $abc$40744$n3727_1
.sym 70102 VexRiscv._zz_171_[0]
.sym 70103 VexRiscv._zz_36_[2]
.sym 70104 $abc$40744$n3911
.sym 70105 VexRiscv._zz_37_[1]
.sym 70111 VexRiscv._zz_41_[8]
.sym 70113 VexRiscv._zz_42_[1]
.sym 70114 VexRiscv._zz_153_
.sym 70115 $abc$40744$n4174
.sym 70116 VexRiscv._zz_288_[2]
.sym 70118 VexRiscv._zz_288_[8]
.sym 70120 $abc$40744$n4126_1
.sym 70122 VexRiscv._zz_130_[2]
.sym 70123 $abc$40744$n3729_1
.sym 70124 VexRiscv.decode_to_execute_RS2[8]
.sym 70125 VexRiscv._zz_42_[0]
.sym 70127 $abc$40744$n4108_1
.sym 70128 VexRiscv._zz_136_[29]
.sym 70131 $abc$40744$n3734
.sym 70135 VexRiscv._zz_41_[15]
.sym 70136 $abc$40744$n3733
.sym 70140 VexRiscv.decode_to_execute_RS2[15]
.sym 70142 VexRiscv._zz_294_
.sym 70144 VexRiscv.decode_to_execute_RS2[8]
.sym 70145 VexRiscv._zz_42_[0]
.sym 70146 VexRiscv._zz_42_[1]
.sym 70147 VexRiscv._zz_288_[8]
.sym 70150 VexRiscv._zz_42_[0]
.sym 70151 VexRiscv.decode_to_execute_RS2[15]
.sym 70152 VexRiscv._zz_153_
.sym 70153 VexRiscv._zz_42_[1]
.sym 70156 VexRiscv._zz_41_[8]
.sym 70157 $abc$40744$n3729_1
.sym 70158 $abc$40744$n4108_1
.sym 70162 $abc$40744$n3729_1
.sym 70163 $abc$40744$n4126_1
.sym 70164 VexRiscv._zz_41_[15]
.sym 70168 VexRiscv._zz_130_[2]
.sym 70169 VexRiscv._zz_42_[0]
.sym 70170 VexRiscv._zz_42_[1]
.sym 70171 VexRiscv._zz_288_[2]
.sym 70175 $abc$40744$n3733
.sym 70177 $abc$40744$n3734
.sym 70180 VexRiscv._zz_294_
.sym 70182 $abc$40744$n4174
.sym 70188 VexRiscv._zz_136_[29]
.sym 70190 $abc$40744$n2586_$glb_ce
.sym 70191 clk12_$glb_clk
.sym 70195 basesoc_ctrl_bus_errors[2]
.sym 70196 basesoc_ctrl_bus_errors[3]
.sym 70197 basesoc_ctrl_bus_errors[4]
.sym 70198 basesoc_ctrl_bus_errors[5]
.sym 70199 basesoc_ctrl_bus_errors[6]
.sym 70200 basesoc_ctrl_bus_errors[7]
.sym 70202 array_muxed0[7]
.sym 70203 $abc$40744$n4642_1
.sym 70204 $abc$40744$n57
.sym 70205 VexRiscv._zz_41_[8]
.sym 70206 $abc$40744$n3727_1
.sym 70207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 70208 array_muxed0[7]
.sym 70211 $abc$40744$n4107
.sym 70212 $abc$40744$n4816
.sym 70213 $abc$40744$n214
.sym 70214 VexRiscv._zz_41_[11]
.sym 70215 VexRiscv._zz_130_[6]
.sym 70216 VexRiscv._zz_42_[1]
.sym 70217 $abc$40744$n3729_1
.sym 70218 VexRiscv._zz_171_[1]
.sym 70219 basesoc_ctrl_bus_errors[15]
.sym 70221 VexRiscv._zz_193_
.sym 70222 basesoc_ctrl_bus_errors[26]
.sym 70223 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70224 $abc$40744$n3809
.sym 70225 basesoc_ctrl_bus_errors[10]
.sym 70226 VexRiscv._zz_171_[1]
.sym 70228 VexRiscv._zz_294_
.sym 70234 $abc$40744$n3744
.sym 70235 VexRiscv._zz_130_[7]
.sym 70236 $abc$40744$n6033
.sym 70238 VexRiscv._zz_41_[7]
.sym 70240 VexRiscv._zz_288_[7]
.sym 70241 VexRiscv._zz_294_
.sym 70242 $abc$40744$n4104_1
.sym 70247 $abc$40744$n4179_1
.sym 70248 $abc$40744$n3915
.sym 70250 VexRiscv._zz_42_[1]
.sym 70252 basesoc_ctrl_bus_errors[2]
.sym 70254 $abc$40744$n3729_1
.sym 70256 VexRiscv._zz_42_[0]
.sym 70257 $abc$40744$n6034_1
.sym 70258 VexRiscv.decode_to_execute_RS2[31]
.sym 70259 $abc$40744$n4144_1
.sym 70260 VexRiscv._zz_42_[1]
.sym 70263 VexRiscv._zz_153_
.sym 70264 VexRiscv._zz_42_[0]
.sym 70267 VexRiscv._zz_42_[1]
.sym 70268 VexRiscv._zz_130_[7]
.sym 70269 VexRiscv._zz_288_[7]
.sym 70270 VexRiscv._zz_42_[0]
.sym 70275 VexRiscv._zz_294_
.sym 70276 $abc$40744$n4144_1
.sym 70281 $abc$40744$n3744
.sym 70282 VexRiscv._zz_294_
.sym 70285 VexRiscv._zz_42_[1]
.sym 70286 VexRiscv._zz_153_
.sym 70287 VexRiscv.decode_to_execute_RS2[31]
.sym 70288 VexRiscv._zz_42_[0]
.sym 70291 VexRiscv._zz_42_[1]
.sym 70292 VexRiscv._zz_42_[0]
.sym 70297 $abc$40744$n3915
.sym 70298 basesoc_ctrl_bus_errors[2]
.sym 70299 $abc$40744$n6034_1
.sym 70300 $abc$40744$n6033
.sym 70303 VexRiscv._zz_41_[7]
.sym 70304 $abc$40744$n4104_1
.sym 70305 $abc$40744$n3729_1
.sym 70310 $abc$40744$n4179_1
.sym 70311 VexRiscv._zz_294_
.sym 70316 basesoc_ctrl_bus_errors[8]
.sym 70317 basesoc_ctrl_bus_errors[9]
.sym 70318 basesoc_ctrl_bus_errors[10]
.sym 70319 basesoc_ctrl_bus_errors[11]
.sym 70320 basesoc_ctrl_bus_errors[12]
.sym 70321 basesoc_ctrl_bus_errors[13]
.sym 70322 basesoc_ctrl_bus_errors[14]
.sym 70323 basesoc_ctrl_bus_errors[15]
.sym 70324 VexRiscv._zz_200_[7]
.sym 70326 VexRiscv._zz_171_[0]
.sym 70328 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 70329 $abc$40744$n4316
.sym 70330 $abc$40744$n3727_1
.sym 70331 VexRiscv._zz_152_[9]
.sym 70332 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 70333 basesoc_uart_phy_uart_clk_rxen
.sym 70334 $abc$40744$n2644
.sym 70335 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70336 VexRiscv._zz_290_[31]
.sym 70337 VexRiscv._zz_200_[31]
.sym 70338 $abc$40744$n3729_1
.sym 70339 VexRiscv.execute_to_memory_IS_DIV
.sym 70340 VexRiscv._zz_288_[1]
.sym 70341 basesoc_ctrl_bus_errors[24]
.sym 70342 $abc$40744$n4148
.sym 70343 VexRiscv._zz_44_[0]
.sym 70344 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 70345 basesoc_ctrl_bus_errors[14]
.sym 70346 basesoc_ctrl_bus_errors[17]
.sym 70347 basesoc_ctrl_bus_errors[27]
.sym 70348 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 70349 VexRiscv._zz_153_
.sym 70350 basesoc_ctrl_storage[7]
.sym 70351 $abc$40744$n2266
.sym 70357 basesoc_ctrl_bus_errors[24]
.sym 70363 $abc$40744$n4103
.sym 70365 $abc$40744$n3811
.sym 70366 basesoc_ctrl_storage[8]
.sym 70368 $abc$40744$n4149
.sym 70369 $abc$40744$n3729_1
.sym 70371 VexRiscv._zz_294_
.sym 70372 basesoc_ctrl_reset_reset_r
.sym 70373 $abc$40744$n4107
.sym 70375 $abc$40744$n2249
.sym 70376 $abc$40744$n3911
.sym 70377 $abc$40744$n4139
.sym 70378 VexRiscv._zz_152_[6]
.sym 70382 basesoc_ctrl_bus_errors[26]
.sym 70383 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70385 VexRiscv._zz_41_[31]
.sym 70388 VexRiscv._zz_290_[6]
.sym 70390 VexRiscv._zz_290_[6]
.sym 70391 VexRiscv._zz_152_[6]
.sym 70393 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70399 basesoc_ctrl_reset_reset_r
.sym 70402 basesoc_ctrl_bus_errors[26]
.sym 70403 $abc$40744$n3911
.sym 70409 $abc$40744$n4103
.sym 70410 VexRiscv._zz_294_
.sym 70414 basesoc_ctrl_bus_errors[24]
.sym 70415 $abc$40744$n3811
.sym 70416 basesoc_ctrl_storage[8]
.sym 70417 $abc$40744$n3911
.sym 70420 $abc$40744$n3729_1
.sym 70422 VexRiscv._zz_41_[31]
.sym 70423 $abc$40744$n4149
.sym 70426 $abc$40744$n4139
.sym 70427 VexRiscv._zz_294_
.sym 70434 VexRiscv._zz_294_
.sym 70435 $abc$40744$n4107
.sym 70436 $abc$40744$n2249
.sym 70437 clk12_$glb_clk
.sym 70438 sys_rst_$glb_sr
.sym 70439 basesoc_ctrl_bus_errors[16]
.sym 70440 basesoc_ctrl_bus_errors[17]
.sym 70441 basesoc_ctrl_bus_errors[18]
.sym 70442 basesoc_ctrl_bus_errors[19]
.sym 70443 basesoc_ctrl_bus_errors[20]
.sym 70444 basesoc_ctrl_bus_errors[21]
.sym 70445 basesoc_ctrl_bus_errors[22]
.sym 70446 basesoc_ctrl_bus_errors[23]
.sym 70451 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 70452 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 70453 $abc$40744$n4148
.sym 70454 $abc$40744$n3
.sym 70455 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 70456 VexRiscv._zz_152_[3]
.sym 70457 VexRiscv._zz_290_[9]
.sym 70458 VexRiscv._zz_290_[11]
.sym 70459 VexRiscv._zz_152_[4]
.sym 70461 VexRiscv._zz_152_[3]
.sym 70462 $abc$40744$n4120_1
.sym 70463 $abc$40744$n4139
.sym 70464 VexRiscv._zz_152_[6]
.sym 70465 $abc$40744$n3794
.sym 70466 $abc$40744$n2266
.sym 70468 basesoc_ctrl_storage[0]
.sym 70469 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 70470 basesoc_ctrl_storage[1]
.sym 70471 VexRiscv._zz_288_[0]
.sym 70472 $abc$40744$n3795
.sym 70473 VexRiscv.execute_to_memory_IS_DIV
.sym 70474 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 70480 $abc$40744$n3823
.sym 70481 $abc$40744$n3824
.sym 70482 $abc$40744$n3825
.sym 70483 basesoc_ctrl_bus_errors[22]
.sym 70484 $abc$40744$n3908_1
.sym 70485 $abc$40744$n3826
.sym 70488 basesoc_ctrl_storage[13]
.sym 70490 $abc$40744$n4114_1
.sym 70491 VexRiscv._zz_294_
.sym 70492 $abc$40744$n3908_1
.sym 70493 $abc$40744$n3811
.sym 70494 $abc$40744$n3809
.sym 70496 basesoc_ctrl_bus_errors[24]
.sym 70497 basesoc_ctrl_bus_errors[17]
.sym 70498 basesoc_ctrl_bus_errors[18]
.sym 70499 basesoc_ctrl_bus_errors[27]
.sym 70500 basesoc_ctrl_bus_errors[28]
.sym 70501 basesoc_ctrl_bus_errors[29]
.sym 70502 basesoc_ctrl_bus_errors[30]
.sym 70503 basesoc_ctrl_bus_errors[31]
.sym 70504 basesoc_ctrl_bus_errors[16]
.sym 70505 basesoc_ctrl_bus_errors[25]
.sym 70506 basesoc_ctrl_bus_errors[26]
.sym 70507 basesoc_ctrl_bus_errors[19]
.sym 70508 basesoc_ctrl_bus_errors[20]
.sym 70509 basesoc_ctrl_bus_errors[21]
.sym 70510 basesoc_ctrl_storage[7]
.sym 70511 basesoc_ctrl_bus_errors[23]
.sym 70513 basesoc_ctrl_bus_errors[21]
.sym 70514 basesoc_ctrl_bus_errors[20]
.sym 70515 basesoc_ctrl_bus_errors[23]
.sym 70516 basesoc_ctrl_bus_errors[22]
.sym 70519 basesoc_ctrl_bus_errors[17]
.sym 70520 basesoc_ctrl_bus_errors[19]
.sym 70521 basesoc_ctrl_bus_errors[16]
.sym 70522 basesoc_ctrl_bus_errors[18]
.sym 70525 basesoc_ctrl_bus_errors[30]
.sym 70526 basesoc_ctrl_bus_errors[29]
.sym 70527 basesoc_ctrl_bus_errors[28]
.sym 70528 basesoc_ctrl_bus_errors[31]
.sym 70531 $abc$40744$n3809
.sym 70532 $abc$40744$n3908_1
.sym 70533 basesoc_ctrl_storage[7]
.sym 70534 basesoc_ctrl_bus_errors[23]
.sym 70537 $abc$40744$n3811
.sym 70538 $abc$40744$n3908_1
.sym 70539 basesoc_ctrl_bus_errors[21]
.sym 70540 basesoc_ctrl_storage[13]
.sym 70543 basesoc_ctrl_bus_errors[27]
.sym 70544 basesoc_ctrl_bus_errors[24]
.sym 70545 basesoc_ctrl_bus_errors[26]
.sym 70546 basesoc_ctrl_bus_errors[25]
.sym 70549 $abc$40744$n3823
.sym 70550 $abc$40744$n3824
.sym 70551 $abc$40744$n3825
.sym 70552 $abc$40744$n3826
.sym 70556 VexRiscv._zz_294_
.sym 70557 $abc$40744$n4114_1
.sym 70562 basesoc_ctrl_bus_errors[24]
.sym 70563 basesoc_ctrl_bus_errors[25]
.sym 70564 basesoc_ctrl_bus_errors[26]
.sym 70565 basesoc_ctrl_bus_errors[27]
.sym 70566 basesoc_ctrl_bus_errors[28]
.sym 70567 basesoc_ctrl_bus_errors[29]
.sym 70568 basesoc_ctrl_bus_errors[30]
.sym 70569 basesoc_ctrl_bus_errors[31]
.sym 70570 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 70572 $abc$40744$n3983
.sym 70573 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 70574 VexRiscv._zz_152_[16]
.sym 70575 VexRiscv._zz_288_[10]
.sym 70577 $abc$40744$n4239_1
.sym 70578 $abc$40744$n4114_1
.sym 70579 $abc$40744$n3638
.sym 70580 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 70581 VexRiscv._zz_152_[2]
.sym 70582 VexRiscv._zz_290_[8]
.sym 70583 VexRiscv._zz_152_[31]
.sym 70584 basesoc_ctrl_storage[13]
.sym 70585 VexRiscv._zz_152_[11]
.sym 70586 basesoc_ctrl_storage[2]
.sym 70587 $abc$40744$n4479_1
.sym 70588 basesoc_ctrl_reset_reset_r
.sym 70589 basesoc_ctrl_bus_errors[29]
.sym 70590 VexRiscv._zz_171_[0]
.sym 70591 $abc$40744$n235
.sym 70592 $abc$40744$n2249
.sym 70593 $abc$40744$n3727_1
.sym 70594 $abc$40744$n3727_1
.sym 70595 $abc$40744$n6675_1
.sym 70597 VexRiscv._zz_35_[14]
.sym 70603 VexRiscv._zz_152_[15]
.sym 70604 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70607 $abc$40744$n4180
.sym 70608 VexRiscv._zz_171_[0]
.sym 70610 $abc$40744$n4162
.sym 70612 $abc$40744$n4152
.sym 70613 VexRiscv._zz_152_[29]
.sym 70614 $abc$40744$n4148
.sym 70615 $abc$40744$n4175
.sym 70616 VexRiscv._zz_152_[2]
.sym 70620 VexRiscv._zz_290_[16]
.sym 70623 VexRiscv._zz_171_[1]
.sym 70625 VexRiscv._zz_152_[16]
.sym 70626 VexRiscv._zz_294_
.sym 70627 $abc$40744$n4458_1
.sym 70629 $abc$40744$n4179_1
.sym 70631 $abc$40744$n4155
.sym 70637 VexRiscv._zz_294_
.sym 70639 $abc$40744$n4155
.sym 70642 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70643 VexRiscv._zz_152_[16]
.sym 70644 VexRiscv._zz_290_[16]
.sym 70648 VexRiscv._zz_152_[2]
.sym 70649 VexRiscv._zz_152_[29]
.sym 70650 $abc$40744$n4180
.sym 70651 $abc$40744$n4179_1
.sym 70654 VexRiscv._zz_171_[0]
.sym 70655 VexRiscv._zz_152_[15]
.sym 70656 $abc$40744$n4458_1
.sym 70657 VexRiscv._zz_171_[1]
.sym 70661 $abc$40744$n4162
.sym 70663 VexRiscv._zz_294_
.sym 70666 VexRiscv._zz_294_
.sym 70667 $abc$40744$n4148
.sym 70673 VexRiscv._zz_294_
.sym 70674 $abc$40744$n4152
.sym 70678 VexRiscv._zz_294_
.sym 70680 $abc$40744$n4175
.sym 70685 $abc$40744$n4458_1
.sym 70686 $abc$40744$n4732_1
.sym 70687 $abc$40744$n4695
.sym 70688 VexRiscv._zz_152_[20]
.sym 70689 VexRiscv.CsrPlugin_mepc[9]
.sym 70690 $abc$40744$n4094
.sym 70691 $abc$40744$n4720_1
.sym 70692 $abc$40744$n5093
.sym 70697 VexRiscv._zz_217_[27]
.sym 70698 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70699 $abc$40744$n6660
.sym 70700 $abc$40744$n4234
.sym 70701 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 70702 VexRiscv._zz_152_[15]
.sym 70703 $abc$40744$n4178
.sym 70704 VexRiscv._zz_152_[2]
.sym 70705 VexRiscv._zz_152_[21]
.sym 70706 $abc$40744$n3727_1
.sym 70707 VexRiscv._zz_49_[1]
.sym 70708 $abc$40744$n4236_1
.sym 70709 basesoc_ctrl_bus_errors[26]
.sym 70710 $abc$40744$n6672
.sym 70711 VexRiscv._zz_152_[16]
.sym 70713 VexRiscv._zz_193_
.sym 70714 VexRiscv._zz_171_[1]
.sym 70715 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70716 $abc$40744$n8240
.sym 70717 $abc$40744$n3729_1
.sym 70718 $abc$40744$n4230_1
.sym 70719 VexRiscv.decode_to_execute_RS2[24]
.sym 70720 VexRiscv._zz_35_[12]
.sym 70726 $abc$40744$n4239_1
.sym 70728 $abc$40744$n4153
.sym 70729 VexRiscv._zz_152_[27]
.sym 70730 VexRiscv.CsrPlugin_mepc[15]
.sym 70732 VexRiscv._zz_152_[23]
.sym 70733 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70734 $abc$40744$n3729_1
.sym 70736 VexRiscv._zz_41_[16]
.sym 70737 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 70738 $abc$40744$n3999
.sym 70739 VexRiscv._zz_152_[28]
.sym 70741 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70742 VexRiscv._zz_201_[15]
.sym 70744 VexRiscv._zz_294_
.sym 70745 $abc$40744$n4228
.sym 70746 VexRiscv._zz_290_[27]
.sym 70747 VexRiscv._zz_290_[28]
.sym 70750 VexRiscv._zz_290_[23]
.sym 70751 VexRiscv._zz_290_[24]
.sym 70752 VexRiscv._zz_152_[24]
.sym 70753 $abc$40744$n2565
.sym 70755 $abc$40744$n4095_1
.sym 70759 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 70765 VexRiscv._zz_41_[16]
.sym 70766 $abc$40744$n4153
.sym 70767 $abc$40744$n3729_1
.sym 70771 $abc$40744$n4095_1
.sym 70773 VexRiscv._zz_294_
.sym 70777 VexRiscv._zz_290_[28]
.sym 70778 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70780 VexRiscv._zz_152_[28]
.sym 70783 VexRiscv._zz_290_[27]
.sym 70784 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70785 $abc$40744$n4239_1
.sym 70786 VexRiscv._zz_152_[27]
.sym 70789 $abc$40744$n3999
.sym 70790 VexRiscv.CsrPlugin_mepc[15]
.sym 70791 $abc$40744$n4228
.sym 70792 VexRiscv._zz_201_[15]
.sym 70795 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70796 VexRiscv._zz_290_[23]
.sym 70797 VexRiscv._zz_152_[23]
.sym 70801 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70802 $abc$40744$n4239_1
.sym 70803 VexRiscv._zz_152_[24]
.sym 70804 VexRiscv._zz_290_[24]
.sym 70805 $abc$40744$n2565
.sym 70806 clk12_$glb_clk
.sym 70807 VexRiscv.reset_$glb_sr
.sym 70808 $abc$40744$n4096
.sym 70809 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 70810 VexRiscv._zz_164_[29]
.sym 70811 $abc$40744$n4482_1
.sym 70812 $abc$40744$n4989
.sym 70813 $abc$40744$n4095_1
.sym 70814 $abc$40744$n5440
.sym 70815 VexRiscv._zz_164_[16]
.sym 70818 basesoc_vexriscv_dbus_adr[20]
.sym 70820 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 70821 $abc$40744$n5315_1
.sym 70822 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 70823 VexRiscv._zz_152_[20]
.sym 70824 $abc$40744$n4152
.sym 70825 VexRiscv._zz_41_[28]
.sym 70826 VexRiscv._zz_79_[16]
.sym 70827 $abc$40744$n4458_1
.sym 70828 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 70830 VexRiscv._zz_217_[23]
.sym 70831 VexRiscv._zz_193_
.sym 70832 VexRiscv._zz_200_[20]
.sym 70833 VexRiscv.memory_arbitration_isValid
.sym 70834 VexRiscv._zz_152_[20]
.sym 70835 $abc$40744$n4095_1
.sym 70836 VexRiscv._zz_44_[0]
.sym 70837 $abc$40744$n4265_1
.sym 70838 VexRiscv._zz_152_[24]
.sym 70839 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 70840 VexRiscv._zz_195_[4]
.sym 70841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 70842 basesoc_ctrl_storage[7]
.sym 70843 $abc$40744$n4243
.sym 70849 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 70851 $abc$40744$n4695
.sym 70853 $abc$40744$n4696
.sym 70854 VexRiscv._zz_42_[1]
.sym 70855 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 70856 $abc$40744$n4692
.sym 70857 $abc$40744$n4479_1
.sym 70858 VexRiscv._zz_42_[0]
.sym 70860 $abc$40744$n4481_1
.sym 70861 $abc$40744$n4261_1
.sym 70863 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 70864 $abc$40744$n4239_1
.sym 70865 $abc$40744$n4694
.sym 70866 VexRiscv._zz_153_
.sym 70867 $abc$40744$n4243
.sym 70868 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 70873 $abc$40744$n4659
.sym 70874 VexRiscv.decode_to_execute_RS2[16]
.sym 70875 $abc$40744$n3727_1
.sym 70876 $abc$40744$n8240
.sym 70878 $abc$40744$n4077
.sym 70880 VexRiscv._zz_152_[23]
.sym 70882 $abc$40744$n4695
.sym 70884 $abc$40744$n4243
.sym 70885 $abc$40744$n4659
.sym 70888 $abc$40744$n3727_1
.sym 70889 $abc$40744$n4696
.sym 70890 $abc$40744$n4692
.sym 70891 $abc$40744$n4694
.sym 70894 VexRiscv._zz_42_[0]
.sym 70895 VexRiscv._zz_153_
.sym 70896 VexRiscv.decode_to_execute_RS2[16]
.sym 70897 VexRiscv._zz_42_[1]
.sym 70901 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 70906 $abc$40744$n4239_1
.sym 70909 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 70913 VexRiscv._zz_152_[23]
.sym 70915 $abc$40744$n4077
.sym 70919 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 70924 $abc$40744$n4479_1
.sym 70925 $abc$40744$n4481_1
.sym 70926 $abc$40744$n4261_1
.sym 70927 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 70928 $abc$40744$n8240
.sym 70929 clk12_$glb_clk
.sym 70931 $abc$40744$n4476_1
.sym 70932 VexRiscv.decode_to_execute_RS2[16]
.sym 70933 $abc$40744$n4623_1
.sym 70934 $abc$40744$n4936
.sym 70935 VexRiscv._zz_200_[16]
.sym 70936 $abc$40744$n4935_1
.sym 70937 VexRiscv._zz_200_[20]
.sym 70938 $abc$40744$n4477_1
.sym 70939 VexRiscv._zz_171_[1]
.sym 70942 VexRiscv._zz_171_[1]
.sym 70943 VexRiscv._zz_41_[24]
.sym 70944 $abc$40744$n4384
.sym 70945 $abc$40744$n4076
.sym 70947 $abc$40744$n2633
.sym 70948 VexRiscv._zz_164_[16]
.sym 70949 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 70950 VexRiscv._zz_42_[0]
.sym 70951 VexRiscv._zz_161_
.sym 70952 $abc$40744$n4692
.sym 70953 VexRiscv.execute_LightShifterPlugin_isActive
.sym 70955 VexRiscv._zz_35_[16]
.sym 70956 VexRiscv._zz_41_[20]
.sym 70957 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 70958 VexRiscv.execute_to_memory_IS_DIV
.sym 70959 $abc$40744$n4659
.sym 70960 $abc$40744$n4334
.sym 70961 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 70963 $abc$40744$n3638
.sym 70964 basesoc_ctrl_storage[0]
.sym 70965 $abc$40744$n3794
.sym 70966 basesoc_ctrl_storage[1]
.sym 70973 VexRiscv._zz_49_[0]
.sym 70975 $abc$40744$n4162
.sym 70976 $abc$40744$n4565_1
.sym 70977 $abc$40744$n6675_1
.sym 70978 $abc$40744$n4868
.sym 70979 $abc$40744$n3727_1
.sym 70980 VexRiscv._zz_216_[23]
.sym 70983 VexRiscv._zz_318_[2]
.sym 70984 VexRiscv._zz_318_[3]
.sym 70985 $abc$40744$n4564_1
.sym 70986 $abc$40744$n4234
.sym 70987 VexRiscv._zz_49_[1]
.sym 70988 VexRiscv._zz_217_[23]
.sym 70990 $abc$40744$n233
.sym 70992 VexRiscv._zz_36_[27]
.sym 70994 VexRiscv._zz_152_[20]
.sym 70995 VexRiscv._zz_195_[3]
.sym 70997 $abc$40744$n4265_1
.sym 70999 VexRiscv._zz_41_[28]
.sym 71000 VexRiscv._zz_195_[4]
.sym 71003 VexRiscv._zz_164_[23]
.sym 71005 VexRiscv._zz_36_[27]
.sym 71011 VexRiscv._zz_318_[3]
.sym 71012 $abc$40744$n4265_1
.sym 71013 VexRiscv._zz_195_[4]
.sym 71017 VexRiscv._zz_318_[2]
.sym 71019 $abc$40744$n4265_1
.sym 71020 VexRiscv._zz_195_[3]
.sym 71023 VexRiscv._zz_216_[23]
.sym 71024 $abc$40744$n4868
.sym 71026 VexRiscv._zz_164_[23]
.sym 71029 $abc$40744$n4564_1
.sym 71030 $abc$40744$n4234
.sym 71031 $abc$40744$n4565_1
.sym 71032 $abc$40744$n3727_1
.sym 71035 $abc$40744$n4162
.sym 71036 VexRiscv._zz_152_[20]
.sym 71037 VexRiscv._zz_49_[0]
.sym 71038 VexRiscv._zz_49_[1]
.sym 71041 VexRiscv._zz_164_[23]
.sym 71042 $abc$40744$n6675_1
.sym 71043 VexRiscv._zz_217_[23]
.sym 71048 VexRiscv._zz_41_[28]
.sym 71051 $abc$40744$n233
.sym 71052 clk12_$glb_clk
.sym 71054 $abc$40744$n4638_1
.sym 71055 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 71056 $abc$40744$n4680_1
.sym 71057 $abc$40744$n4681
.sym 71058 $abc$40744$n4639_1
.sym 71059 $abc$40744$n4973
.sym 71060 VexRiscv._zz_36_[20]
.sym 71061 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 71062 VexRiscv.CsrPlugin_hadException
.sym 71066 VexRiscv._zz_171_[0]
.sym 71067 $abc$40744$n4266_1
.sym 71068 $abc$40744$n4951
.sym 71069 $abc$40744$n4228
.sym 71070 $abc$40744$n4855
.sym 71071 VexRiscv._zz_35_[2]
.sym 71072 $abc$40744$n4852_1
.sym 71073 $abc$40744$n4239_1
.sym 71074 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 71075 $abc$40744$n4488_1
.sym 71076 VexRiscv._zz_216_[23]
.sym 71077 $abc$40744$n4843
.sym 71078 basesoc_dat_w[1]
.sym 71079 $abc$40744$n4479_1
.sym 71080 $abc$40744$n2249
.sym 71081 $abc$40744$n4965_1
.sym 71082 basesoc_ctrl_storage[2]
.sym 71083 $abc$40744$n4616_1
.sym 71084 VexRiscv._zz_35_[14]
.sym 71085 basesoc_ctrl_reset_reset_r
.sym 71086 $abc$40744$n3727_1
.sym 71087 $abc$40744$n4937
.sym 71088 VexRiscv._zz_195_[18]
.sym 71089 $abc$40744$n4868
.sym 71095 basesoc_dat_w[5]
.sym 71096 VexRiscv._zz_318_[8]
.sym 71098 VexRiscv._zz_318_[10]
.sym 71099 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 71100 VexRiscv._zz_195_[15]
.sym 71101 $abc$40744$n4077
.sym 71102 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 71104 VexRiscv._zz_195_[11]
.sym 71105 VexRiscv._zz_49_[1]
.sym 71106 $abc$40744$n2249
.sym 71107 VexRiscv._zz_49_[0]
.sym 71108 VexRiscv.memory_arbitration_isValid
.sym 71110 VexRiscv._zz_152_[23]
.sym 71112 $abc$40744$n3727_1
.sym 71114 VexRiscv._zz_318_[14]
.sym 71115 $abc$40744$n4640_1
.sym 71117 VexRiscv._zz_195_[9]
.sym 71118 VexRiscv.execute_to_memory_IS_DIV
.sym 71119 $abc$40744$n4638_1
.sym 71120 $abc$40744$n4642_1
.sym 71121 $abc$40744$n4455_1
.sym 71122 $abc$40744$n4454_1
.sym 71123 $abc$40744$n3638
.sym 71126 $abc$40744$n4265_1
.sym 71128 $abc$40744$n4265_1
.sym 71129 VexRiscv._zz_318_[8]
.sym 71130 VexRiscv._zz_195_[9]
.sym 71134 VexRiscv._zz_49_[0]
.sym 71135 $abc$40744$n4077
.sym 71136 VexRiscv._zz_49_[1]
.sym 71137 VexRiscv._zz_152_[23]
.sym 71140 $abc$40744$n4265_1
.sym 71141 VexRiscv._zz_318_[14]
.sym 71143 VexRiscv._zz_195_[15]
.sym 71146 $abc$40744$n3638
.sym 71147 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 71148 $abc$40744$n4455_1
.sym 71152 basesoc_dat_w[5]
.sym 71158 $abc$40744$n3727_1
.sym 71159 $abc$40744$n4642_1
.sym 71160 $abc$40744$n4638_1
.sym 71161 $abc$40744$n4640_1
.sym 71164 VexRiscv._zz_195_[11]
.sym 71165 VexRiscv._zz_318_[10]
.sym 71166 $abc$40744$n4265_1
.sym 71170 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 71171 VexRiscv.memory_arbitration_isValid
.sym 71172 VexRiscv.execute_to_memory_IS_DIV
.sym 71173 $abc$40744$n4454_1
.sym 71174 $abc$40744$n2249
.sym 71175 clk12_$glb_clk
.sym 71176 sys_rst_$glb_sr
.sym 71177 basesoc_ctrl_storage[2]
.sym 71178 $abc$40744$n2456
.sym 71179 VexRiscv._zz_79_[27]
.sym 71180 $abc$40744$n4683
.sym 71181 basesoc_ctrl_storage[0]
.sym 71182 basesoc_ctrl_storage[1]
.sym 71183 $abc$40744$n4556_1
.sym 71184 basesoc_ctrl_storage[7]
.sym 71189 $abc$40744$n4234
.sym 71190 $abc$40744$n3976
.sym 71192 $abc$40744$n4809_1
.sym 71193 VexRiscv._zz_49_[1]
.sym 71194 $abc$40744$n8241
.sym 71196 VexRiscv._zz_35_[27]
.sym 71197 $abc$40744$n4236_1
.sym 71198 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 71199 $abc$40744$n3979
.sym 71200 $abc$40744$n4684_1
.sym 71201 $abc$40744$n4640_1
.sym 71202 $abc$40744$n6672
.sym 71203 VexRiscv._zz_41_[17]
.sym 71204 VexRiscv._zz_35_[12]
.sym 71206 VexRiscv._zz_171_[1]
.sym 71207 $abc$40744$n4512
.sym 71209 VexRiscv._zz_36_[20]
.sym 71210 $abc$40744$n6672
.sym 71211 VexRiscv._zz_79_[22]
.sym 71212 VexRiscv._zz_323_[0]
.sym 71218 $abc$40744$n6672
.sym 71219 $abc$40744$n4617_1
.sym 71220 $abc$40744$n4234
.sym 71221 $abc$40744$n4239_1
.sym 71222 VexRiscv._zz_195_[21]
.sym 71223 VexRiscv._zz_318_[20]
.sym 71224 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71225 $abc$40744$n4648_1
.sym 71226 VexRiscv._zz_152_[18]
.sym 71227 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 71228 VexRiscv._zz_318_[17]
.sym 71231 $abc$40744$n4973
.sym 71232 $abc$40744$n6712
.sym 71233 VexRiscv._zz_79_[25]
.sym 71236 VexRiscv._zz_323_[0]
.sym 71237 $abc$40744$n4266_1
.sym 71238 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 71241 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 71244 VexRiscv._zz_194_[18]
.sym 71248 VexRiscv._zz_195_[18]
.sym 71249 $abc$40744$n4265_1
.sym 71251 $abc$40744$n4234
.sym 71252 $abc$40744$n4617_1
.sym 71253 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 71254 $abc$40744$n4239_1
.sym 71258 VexRiscv._zz_195_[21]
.sym 71259 VexRiscv._zz_318_[20]
.sym 71260 $abc$40744$n4265_1
.sym 71264 VexRiscv._zz_195_[18]
.sym 71265 $abc$40744$n4265_1
.sym 71266 VexRiscv._zz_318_[17]
.sym 71269 $abc$40744$n4648_1
.sym 71270 $abc$40744$n6672
.sym 71271 $abc$40744$n4266_1
.sym 71272 VexRiscv._zz_79_[25]
.sym 71275 VexRiscv._zz_323_[0]
.sym 71276 VexRiscv._zz_194_[18]
.sym 71282 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 71287 VexRiscv._zz_79_[25]
.sym 71289 $abc$40744$n4973
.sym 71290 $abc$40744$n6712
.sym 71293 VexRiscv._zz_152_[18]
.sym 71295 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 71296 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71297 $abc$40744$n2586_$glb_ce
.sym 71298 clk12_$glb_clk
.sym 71300 $abc$40744$n4587_1
.sym 71301 $abc$40744$n4536
.sym 71302 VexRiscv._zz_79_[26]
.sym 71303 VexRiscv._zz_79_[22]
.sym 71304 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 71305 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 71306 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 71307 $abc$40744$n4665
.sym 71309 $abc$40744$n3936
.sym 71312 basesoc_vexriscv_dbus_adr[6]
.sym 71313 $abc$40744$n4556_1
.sym 71314 basesoc_dat_w[2]
.sym 71316 $abc$40744$n4234
.sym 71317 $abc$40744$n4239_1
.sym 71318 $abc$40744$n4503
.sym 71320 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 71321 $abc$40744$n4648_1
.sym 71322 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 71323 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 71324 $abc$40744$n57
.sym 71325 VexRiscv._zz_41_[14]
.sym 71326 VexRiscv._zz_152_[20]
.sym 71327 VexRiscv._zz_152_[27]
.sym 71329 $abc$40744$n4243
.sym 71330 $abc$40744$n4243
.sym 71331 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 71333 spiflash_counter[1]
.sym 71334 basesoc_ctrl_storage[7]
.sym 71335 $abc$40744$n4265_1
.sym 71342 $abc$40744$n4608_1
.sym 71343 $abc$40744$n4261_1
.sym 71347 $abc$40744$n4266_1
.sym 71349 $abc$40744$n4479_1
.sym 71351 $abc$40744$n4965_1
.sym 71352 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71353 VexRiscv._zz_35_[23]
.sym 71355 VexRiscv._zz_195_[31]
.sym 71356 VexRiscv._zz_318_[30]
.sym 71357 $abc$40744$n4605_1
.sym 71358 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 71359 $abc$40744$n4265_1
.sym 71360 VexRiscv._zz_79_[23]
.sym 71364 VexRiscv._zz_152_[23]
.sym 71365 VexRiscv._zz_35_[25]
.sym 71368 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 71369 $abc$40744$n4647
.sym 71370 $abc$40744$n6672
.sym 71372 $abc$40744$n6712
.sym 71374 $abc$40744$n6672
.sym 71375 $abc$40744$n4608_1
.sym 71376 $abc$40744$n4266_1
.sym 71377 VexRiscv._zz_79_[23]
.sym 71380 VexRiscv._zz_35_[23]
.sym 71381 $abc$40744$n4605_1
.sym 71383 $abc$40744$n4266_1
.sym 71386 VexRiscv._zz_318_[30]
.sym 71387 VexRiscv._zz_195_[31]
.sym 71388 $abc$40744$n4265_1
.sym 71394 VexRiscv._zz_35_[25]
.sym 71398 $abc$40744$n6712
.sym 71399 $abc$40744$n4965_1
.sym 71401 VexRiscv._zz_79_[23]
.sym 71406 VexRiscv._zz_35_[23]
.sym 71410 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71411 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 71413 VexRiscv._zz_152_[23]
.sym 71416 $abc$40744$n4479_1
.sym 71417 $abc$40744$n4261_1
.sym 71418 $abc$40744$n4647
.sym 71419 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 71421 clk12_$glb_clk
.sym 71422 VexRiscv.reset_$glb_sr
.sym 71423 $abc$40744$n4586_1
.sym 71424 $abc$40744$n4976
.sym 71425 $abc$40744$n4663_1
.sym 71426 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 71427 $abc$40744$n4975
.sym 71428 $abc$40744$n4544
.sym 71429 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 71430 $abc$40744$n4561_1
.sym 71435 VexRiscv._zz_161_
.sym 71436 $abc$40744$n4230_1
.sym 71437 $abc$40744$n4261_1
.sym 71438 VexRiscv._zz_79_[22]
.sym 71440 $abc$40744$n4590_1
.sym 71441 VexRiscv._zz_35_[23]
.sym 71442 VexRiscv._zz_164_[19]
.sym 71444 VexRiscv._zz_161_
.sym 71445 $abc$40744$n3999
.sym 71446 $abc$40744$n4228
.sym 71448 $abc$40744$n4742_1
.sym 71449 VexRiscv._zz_41_[20]
.sym 71450 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 71452 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 71453 VexRiscv._zz_35_[26]
.sym 71454 $abc$40744$n2492
.sym 71455 VexRiscv._zz_255_[1]
.sym 71458 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 71464 $abc$40744$n4562_1
.sym 71466 $abc$40744$n2492
.sym 71467 $abc$40744$n3727_1
.sym 71468 $abc$40744$n4678_1
.sym 71470 $abc$40744$n4598_1
.sym 71471 $abc$40744$n4641_1
.sym 71472 $abc$40744$n6672
.sym 71473 $abc$40744$n4536
.sym 71474 VexRiscv._zz_79_[19]
.sym 71475 $abc$40744$n4266_1
.sym 71476 $abc$40744$n6604
.sym 71477 user_btn2
.sym 71478 VexRiscv._zz_35_[26]
.sym 71479 $abc$40744$n4512
.sym 71482 $abc$40744$n4663_1
.sym 71485 $abc$40744$n4544
.sym 71486 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71487 VexRiscv._zz_152_[27]
.sym 71488 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 71489 $abc$40744$n4243
.sym 71490 $abc$40744$n4243
.sym 71497 $abc$40744$n4598_1
.sym 71498 $abc$40744$n4641_1
.sym 71499 $abc$40744$n4243
.sym 71504 $abc$40744$n4663_1
.sym 71505 VexRiscv._zz_35_[26]
.sym 71506 $abc$40744$n4266_1
.sym 71511 user_btn2
.sym 71512 $abc$40744$n6604
.sym 71515 VexRiscv._zz_79_[19]
.sym 71517 $abc$40744$n6672
.sym 71518 $abc$40744$n4536
.sym 71521 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71522 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 71524 VexRiscv._zz_152_[27]
.sym 71527 $abc$40744$n4544
.sym 71528 $abc$40744$n4243
.sym 71529 $abc$40744$n3727_1
.sym 71530 $abc$40744$n4512
.sym 71533 $abc$40744$n4598_1
.sym 71534 $abc$40744$n4243
.sym 71535 $abc$40744$n4562_1
.sym 71536 $abc$40744$n3727_1
.sym 71539 $abc$40744$n4641_1
.sym 71540 $abc$40744$n4678_1
.sym 71541 $abc$40744$n3727_1
.sym 71542 $abc$40744$n4243
.sym 71543 $abc$40744$n2492
.sym 71544 clk12_$glb_clk
.sym 71545 sys_rst_$glb_sr
.sym 71546 $abc$40744$n3596
.sym 71550 $abc$40744$n5350
.sym 71553 VexRiscv.CsrPlugin_mepc[17]
.sym 71558 $abc$40744$n4562_1
.sym 71560 VexRiscv._zz_200_[28]
.sym 71561 $abc$40744$n4977_1
.sym 71562 VexRiscv._zz_313_
.sym 71563 $abc$40744$n4843
.sym 71564 $abc$40744$n6604
.sym 71565 user_btn2
.sym 71568 $abc$40744$n4678_1
.sym 71569 $abc$40744$n2523
.sym 71571 $abc$40744$n3727_1
.sym 71574 $abc$40744$n2821
.sym 71587 sys_rst
.sym 71588 $abc$40744$n3595_1
.sym 71589 spiflash_counter[4]
.sym 71592 spiflash_counter[6]
.sym 71595 spiflash_counter[5]
.sym 71600 $abc$40744$n6616
.sym 71601 spiflash_counter[7]
.sym 71602 $abc$40744$n3594
.sym 71603 spiflash_counter[0]
.sym 71605 user_btn2
.sym 71611 $abc$40744$n3596
.sym 71612 $abc$40744$n3980
.sym 71613 $abc$40744$n3971
.sym 71614 $abc$40744$n2492
.sym 71620 $abc$40744$n3594
.sym 71621 $abc$40744$n3596
.sym 71622 sys_rst
.sym 71626 spiflash_counter[7]
.sym 71627 $abc$40744$n3594
.sym 71628 spiflash_counter[6]
.sym 71633 $abc$40744$n3596
.sym 71634 spiflash_counter[0]
.sym 71639 spiflash_counter[4]
.sym 71640 spiflash_counter[5]
.sym 71641 $abc$40744$n3980
.sym 71644 $abc$40744$n3980
.sym 71645 spiflash_counter[5]
.sym 71646 spiflash_counter[4]
.sym 71651 $abc$40744$n6616
.sym 71653 user_btn2
.sym 71657 $abc$40744$n3595_1
.sym 71659 $abc$40744$n3971
.sym 71663 spiflash_counter[0]
.sym 71664 $abc$40744$n3595_1
.sym 71666 $abc$40744$n2492
.sym 71667 clk12_$glb_clk
.sym 71668 sys_rst_$glb_sr
.sym 71671 $abc$40744$n6575
.sym 71672 $abc$40744$n6577
.sym 71673 $abc$40744$n6579
.sym 71674 $abc$40744$n6581
.sym 71675 $abc$40744$n6583
.sym 71676 $abc$40744$n6585
.sym 71681 $abc$40744$n4701
.sym 71682 $abc$40744$n2523
.sym 71683 waittimer2_count[8]
.sym 71684 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 71686 VexRiscv.CsrPlugin_mepc[17]
.sym 71687 VexRiscv.execute_to_memory_IS_DIV
.sym 71691 sys_rst
.sym 71692 VexRiscv.execute_to_memory_IS_DIV
.sym 71700 csrbankarray_csrbank0_leds_out0_w[0]
.sym 71704 csrbankarray_csrbank0_leds_out0_w[1]
.sym 71713 spiflash_counter[2]
.sym 71720 $abc$40744$n3971
.sym 71724 $abc$40744$n6098_1
.sym 71728 $abc$40744$n2523
.sym 71730 $abc$40744$n6579
.sym 71732 $abc$40744$n6583
.sym 71733 $abc$40744$n6585
.sym 71735 spiflash_counter[1]
.sym 71736 $abc$40744$n6575
.sym 71737 $abc$40744$n6577
.sym 71739 $abc$40744$n6581
.sym 71740 spiflash_counter[1]
.sym 71741 spiflash_counter[3]
.sym 71744 $abc$40744$n6098_1
.sym 71745 $abc$40744$n6581
.sym 71749 spiflash_counter[1]
.sym 71751 spiflash_counter[2]
.sym 71752 spiflash_counter[3]
.sym 71757 $abc$40744$n6579
.sym 71758 $abc$40744$n6098_1
.sym 71761 $abc$40744$n6575
.sym 71763 $abc$40744$n6098_1
.sym 71767 spiflash_counter[1]
.sym 71768 $abc$40744$n3971
.sym 71769 spiflash_counter[3]
.sym 71770 spiflash_counter[2]
.sym 71774 $abc$40744$n6583
.sym 71775 $abc$40744$n6098_1
.sym 71780 $abc$40744$n6098_1
.sym 71782 $abc$40744$n6585
.sym 71785 $abc$40744$n6098_1
.sym 71786 $abc$40744$n6577
.sym 71789 $abc$40744$n2523
.sym 71790 clk12_$glb_clk
.sym 71791 sys_rst_$glb_sr
.sym 71808 $abc$40744$n4707_1
.sym 71811 $abc$40744$n3638
.sym 71817 spiflash_counter[1]
.sym 71822 spiflash_counter[1]
.sym 71867 $PACKER_VCC_NET
.sym 71870 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71876 $PACKER_VCC_NET
.sym 71888 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71909 basesoc_ctrl_bus_errors[3]
.sym 71910 $abc$40744$n3915
.sym 71916 basesoc_ctrl_bus_errors[6]
.sym 71939 basesoc_dat_w[1]
.sym 71945 $abc$40744$n2434
.sym 71948 basesoc_dat_w[5]
.sym 71968 basesoc_dat_w[1]
.sym 71975 basesoc_dat_w[5]
.sym 72013 $abc$40744$n2434
.sym 72014 clk12_$glb_clk
.sym 72015 sys_rst_$glb_sr
.sym 72018 user_btn0
.sym 72030 VexRiscv.decode_to_execute_RS2[16]
.sym 72031 $abc$40744$n2432
.sym 72032 basesoc_timer0_value_status[6]
.sym 72034 $abc$40744$n6491_1
.sym 72038 $abc$40744$n6493_1
.sym 72039 basesoc_dat_w[1]
.sym 72040 $abc$40744$n2432
.sym 72042 $abc$40744$n6467_1
.sym 72055 basesoc_timer0_reload_storage[7]
.sym 72062 serial_tx
.sym 72071 csrbankarray_csrbank3_bitbang_en0_w
.sym 72072 $PACKER_VCC_NET
.sym 72074 basesoc_ctrl_reset_reset_r
.sym 72075 user_btn1
.sym 72081 spiflash_miso
.sym 72083 csrbankarray_csrbank3_bitbang0_w[0]
.sym 72097 csrbankarray_csrbank3_bitbang0_w[0]
.sym 72099 $abc$40744$n2503
.sym 72102 spiflash_bus_dat_r[7]
.sym 72103 csrbankarray_csrbank3_bitbang_en0_w
.sym 72104 basesoc_ctrl_reset_reset_r
.sym 72133 basesoc_ctrl_reset_reset_r
.sym 72154 csrbankarray_csrbank3_bitbang0_w[0]
.sym 72156 csrbankarray_csrbank3_bitbang_en0_w
.sym 72157 spiflash_bus_dat_r[7]
.sym 72176 $abc$40744$n2503
.sym 72177 clk12_$glb_clk
.sym 72178 sys_rst_$glb_sr
.sym 72189 por_rst
.sym 72191 basesoc_adr[1]
.sym 72195 $PACKER_GND_NET
.sym 72201 basesoc_timer0_value[8]
.sym 72202 array_muxed0[8]
.sym 72203 basesoc_timer0_reload_storage[7]
.sym 72206 basesoc_dat_w[1]
.sym 72208 spiflash_mosi
.sym 72209 $abc$40744$n2293
.sym 72211 $abc$40744$n2511
.sym 72214 basesoc_uart_phy_tx_bitcount[3]
.sym 72222 $abc$40744$n2511
.sym 72223 basesoc_we
.sym 72225 $abc$40744$n3815
.sym 72226 array_muxed0[9]
.sym 72230 $abc$40744$n3983
.sym 72233 $abc$40744$n3815
.sym 72237 csrbankarray_csrbank3_bitbang_en0_w
.sym 72238 spiflash_bus_dat_r[11]
.sym 72241 spiflash_bus_dat_r[10]
.sym 72242 csrbankarray_csrbank3_bitbang0_w[1]
.sym 72243 array_muxed0[10]
.sym 72245 $abc$40744$n6002_1
.sym 72246 spiflash_miso
.sym 72247 sys_rst
.sym 72248 $abc$40744$n3973
.sym 72250 $abc$40744$n3818
.sym 72254 $abc$40744$n3983
.sym 72255 spiflash_bus_dat_r[11]
.sym 72256 array_muxed0[10]
.sym 72259 spiflash_miso
.sym 72261 $abc$40744$n3818
.sym 72266 spiflash_bus_dat_r[10]
.sym 72267 array_muxed0[9]
.sym 72268 $abc$40744$n3983
.sym 72271 basesoc_we
.sym 72272 $abc$40744$n3815
.sym 72273 $abc$40744$n3973
.sym 72274 sys_rst
.sym 72283 csrbankarray_csrbank3_bitbang_en0_w
.sym 72284 $abc$40744$n6002_1
.sym 72285 $abc$40744$n3815
.sym 72286 csrbankarray_csrbank3_bitbang0_w[1]
.sym 72299 $abc$40744$n2511
.sym 72300 clk12_$glb_clk
.sym 72301 sys_rst_$glb_sr
.sym 72312 $abc$40744$n6798_1
.sym 72314 spiflash_bus_dat_r[12]
.sym 72316 $abc$40744$n6327_1
.sym 72317 basesoc_we
.sym 72321 array_muxed0[12]
.sym 72322 $abc$40744$n2505
.sym 72325 basesoc_dat_w[2]
.sym 72326 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 72328 basesoc_timer0_reload_storage[7]
.sym 72329 basesoc_dat_w[2]
.sym 72330 basesoc_dat_w[5]
.sym 72331 basesoc_dat_w[6]
.sym 72337 array_muxed1[10]
.sym 72349 array_muxed0[11]
.sym 72351 array_muxed0[12]
.sym 72355 $abc$40744$n3973
.sym 72356 $abc$40744$n6001
.sym 72359 $abc$40744$n3794
.sym 72360 csrbankarray_csrbank3_bitbang0_w[0]
.sym 72385 array_muxed0[11]
.sym 72391 array_muxed0[12]
.sym 72400 $abc$40744$n3794
.sym 72401 csrbankarray_csrbank3_bitbang0_w[0]
.sym 72402 $abc$40744$n6001
.sym 72403 $abc$40744$n3973
.sym 72423 clk12_$glb_clk
.sym 72424 sys_rst_$glb_sr
.sym 72435 basesoc_ctrl_bus_errors[31]
.sym 72438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 72440 $abc$40744$n3713_1
.sym 72442 $PACKER_GND_NET
.sym 72443 basesoc_dat_w[6]
.sym 72447 array_muxed0[12]
.sym 72448 basesoc_dat_w[2]
.sym 72449 basesoc_uart_rx_fifo_readable
.sym 72450 $abc$40744$n3809
.sym 72452 basesoc_adr[2]
.sym 72453 $PACKER_VCC_NET
.sym 72454 $abc$40744$n3872_1
.sym 72456 $abc$40744$n2426
.sym 72458 basesoc_adr[2]
.sym 72460 serial_tx
.sym 72467 basesoc_uart_rx_fifo_readable
.sym 72468 $abc$40744$n2632
.sym 72469 basesoc_adr[2]
.sym 72471 $PACKER_GND_NET
.sym 72475 basesoc_adr[1]
.sym 72476 basesoc_uart_phy_tx_bitcount[0]
.sym 72478 basesoc_uart_phy_tx_bitcount[2]
.sym 72479 basesoc_uart_phy_tx_bitcount[1]
.sym 72484 basesoc_uart_phy_tx_bitcount[3]
.sym 72497 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 72498 $nextpnr_ICESTORM_LC_1$O
.sym 72500 basesoc_uart_phy_tx_bitcount[0]
.sym 72504 $auto$alumacc.cc:474:replace_alu$4003.C[2]
.sym 72506 basesoc_uart_phy_tx_bitcount[1]
.sym 72510 $auto$alumacc.cc:474:replace_alu$4003.C[3]
.sym 72512 basesoc_uart_phy_tx_bitcount[2]
.sym 72514 $auto$alumacc.cc:474:replace_alu$4003.C[2]
.sym 72518 basesoc_uart_phy_tx_bitcount[3]
.sym 72520 $auto$alumacc.cc:474:replace_alu$4003.C[3]
.sym 72529 basesoc_adr[2]
.sym 72530 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 72531 basesoc_uart_rx_fifo_readable
.sym 72532 basesoc_adr[1]
.sym 72538 $PACKER_GND_NET
.sym 72545 $abc$40744$n2632
.sym 72546 clk12_$glb_clk
.sym 72548 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 72549 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 72550 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 72551 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 72552 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 72553 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 72554 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 72555 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 72560 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 72561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 72562 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 72563 basesoc_uart_rx_fifo_consume[3]
.sym 72564 basesoc_uart_phy_tx_bitcount[0]
.sym 72566 basesoc_uart_phy_tx_bitcount[2]
.sym 72567 basesoc_uart_phy_tx_bitcount[1]
.sym 72568 $abc$40744$n6976
.sym 72569 basesoc_dat_w[1]
.sym 72571 basesoc_adr[1]
.sym 72572 basesoc_uart_phy_source_payload_data[5]
.sym 72573 basesoc_timer0_en_storage
.sym 72574 basesoc_dat_w[7]
.sym 72575 basesoc_uart_phy_rx_reg[6]
.sym 72576 $abc$40744$n3809
.sym 72577 $abc$40744$n6152
.sym 72578 basesoc_uart_tx_fifo_do_read
.sym 72579 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 72580 basesoc_ctrl_reset_reset_r
.sym 72581 $abc$40744$n6556
.sym 72582 basesoc_uart_tx_fifo_wrport_we
.sym 72583 $abc$40744$n6776_1
.sym 72590 basesoc_uart_eventmanager_pending_w[1]
.sym 72591 $abc$40744$n2565
.sym 72593 basesoc_adr[3]
.sym 72594 $abc$40744$n6775
.sym 72595 $abc$40744$n3809
.sym 72598 $abc$40744$n3793
.sym 72599 $abc$40744$n96
.sym 72600 $abc$40744$n3915
.sym 72603 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 72605 $abc$40744$n3794
.sym 72607 $abc$40744$n6776_1
.sym 72608 $abc$40744$n3868_1
.sym 72609 basesoc_dat_w[1]
.sym 72611 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 72612 basesoc_adr[2]
.sym 72613 basesoc_uart_eventmanager_status_w[0]
.sym 72618 basesoc_adr[2]
.sym 72619 basesoc_ctrl_bus_errors[3]
.sym 72622 basesoc_dat_w[1]
.sym 72623 basesoc_adr[2]
.sym 72624 $abc$40744$n3794
.sym 72625 $abc$40744$n3868_1
.sym 72628 basesoc_uart_eventmanager_status_w[0]
.sym 72630 $abc$40744$n3868_1
.sym 72631 $abc$40744$n3793
.sym 72634 basesoc_adr[2]
.sym 72635 $abc$40744$n6775
.sym 72636 $abc$40744$n6776_1
.sym 72637 basesoc_uart_eventmanager_status_w[0]
.sym 72640 basesoc_adr[2]
.sym 72641 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 72642 basesoc_uart_eventmanager_pending_w[1]
.sym 72643 $abc$40744$n3794
.sym 72652 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 72658 basesoc_adr[3]
.sym 72659 basesoc_adr[2]
.sym 72660 $abc$40744$n3794
.sym 72664 $abc$40744$n96
.sym 72665 $abc$40744$n3915
.sym 72666 basesoc_ctrl_bus_errors[3]
.sym 72667 $abc$40744$n3809
.sym 72668 $abc$40744$n2565
.sym 72669 clk12_$glb_clk
.sym 72670 VexRiscv.reset_$glb_sr
.sym 72681 $abc$40744$n3915
.sym 72683 basesoc_adr[1]
.sym 72684 $abc$40744$n100
.sym 72685 $abc$40744$n2565
.sym 72686 $abc$40744$n2293
.sym 72687 $abc$40744$n96
.sym 72689 $abc$40744$n4377
.sym 72690 $abc$40744$n6208_1
.sym 72691 spiflash_bus_dat_r[26]
.sym 72692 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 72693 $abc$40744$n2338
.sym 72694 $abc$40744$n104
.sym 72695 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 72697 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 72698 basesoc_dat_w[1]
.sym 72699 basesoc_timer0_reload_storage[7]
.sym 72700 basesoc_uart_tx_fifo_consume[3]
.sym 72701 $abc$40744$n2293
.sym 72703 $PACKER_VCC_NET
.sym 72704 $abc$40744$n3809
.sym 72705 basesoc_dat_w[3]
.sym 72706 $abc$40744$n2293
.sym 72713 $abc$40744$n3850_1
.sym 72716 basesoc_uart_phy_tx_reg[5]
.sym 72717 basesoc_uart_phy_tx_reg[6]
.sym 72718 $abc$40744$n3809
.sym 72719 $abc$40744$n3795
.sym 72720 $abc$40744$n3847_1
.sym 72722 basesoc_uart_phy_tx_reg[7]
.sym 72724 basesoc_we
.sym 72725 $abc$40744$n2296
.sym 72726 basesoc_uart_phy_tx_bitcount[3]
.sym 72727 $abc$40744$n2290
.sym 72728 basesoc_uart_phy_tx_bitcount[2]
.sym 72729 $abc$40744$n3793
.sym 72730 $abc$40744$n2293
.sym 72731 basesoc_uart_phy_sink_payload_data[4]
.sym 72732 basesoc_adr[3]
.sym 72733 basesoc_uart_phy_tx_bitcount[1]
.sym 72736 basesoc_uart_phy_sink_payload_data[7]
.sym 72737 basesoc_uart_phy_sink_payload_data[6]
.sym 72738 basesoc_uart_phy_sink_payload_data[5]
.sym 72741 sys_rst
.sym 72745 basesoc_uart_phy_tx_reg[5]
.sym 72746 basesoc_uart_phy_sink_payload_data[4]
.sym 72747 $abc$40744$n2296
.sym 72751 basesoc_uart_phy_tx_bitcount[3]
.sym 72752 basesoc_uart_phy_tx_bitcount[2]
.sym 72753 basesoc_uart_phy_tx_bitcount[1]
.sym 72757 $abc$40744$n2296
.sym 72758 basesoc_uart_phy_sink_payload_data[7]
.sym 72764 basesoc_adr[3]
.sym 72765 $abc$40744$n3793
.sym 72769 $abc$40744$n2296
.sym 72770 basesoc_uart_phy_tx_reg[6]
.sym 72772 basesoc_uart_phy_sink_payload_data[5]
.sym 72775 basesoc_uart_phy_tx_reg[7]
.sym 72776 basesoc_uart_phy_sink_payload_data[6]
.sym 72778 $abc$40744$n2296
.sym 72781 sys_rst
.sym 72782 basesoc_we
.sym 72783 $abc$40744$n3809
.sym 72784 $abc$40744$n3795
.sym 72787 $abc$40744$n3850_1
.sym 72788 $abc$40744$n2290
.sym 72789 $abc$40744$n3847_1
.sym 72791 $abc$40744$n2293
.sym 72792 clk12_$glb_clk
.sym 72793 sys_rst_$glb_sr
.sym 72794 basesoc_uart_phy_sink_payload_data[7]
.sym 72795 basesoc_uart_phy_sink_payload_data[6]
.sym 72796 basesoc_uart_phy_sink_payload_data[5]
.sym 72797 basesoc_uart_phy_sink_payload_data[4]
.sym 72798 basesoc_uart_phy_sink_payload_data[3]
.sym 72799 basesoc_uart_phy_sink_payload_data[2]
.sym 72800 basesoc_uart_phy_sink_payload_data[1]
.sym 72801 basesoc_uart_phy_sink_payload_data[0]
.sym 72802 $abc$40744$n5412_1
.sym 72803 VexRiscv._zz_130_[2]
.sym 72804 VexRiscv._zz_130_[2]
.sym 72805 $abc$40744$n108
.sym 72806 VexRiscv._zz_130_[2]
.sym 72807 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 72808 basesoc_dat_w[4]
.sym 72809 basesoc_vexriscv_ibus_adr[13]
.sym 72810 $abc$40744$n3850_1
.sym 72811 array_muxed1[24]
.sym 72812 $abc$40744$n4377
.sym 72813 $abc$40744$n2296
.sym 72814 basesoc_timer0_load_storage[8]
.sym 72816 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 72817 array_muxed1[17]
.sym 72818 basesoc_dat_w[5]
.sym 72819 basesoc_dat_w[6]
.sym 72820 $abc$40744$n3793
.sym 72821 basesoc_uart_phy_sink_payload_data[2]
.sym 72822 basesoc_dat_w[2]
.sym 72824 basesoc_timer0_reload_storage[7]
.sym 72825 basesoc_uart_phy_rx
.sym 72827 $abc$40744$n2247
.sym 72828 $PACKER_VCC_NET
.sym 72835 count[4]
.sym 72836 $PACKER_VCC_NET
.sym 72841 count[5]
.sym 72842 count[6]
.sym 72843 count[3]
.sym 72844 $PACKER_VCC_NET
.sym 72845 count[2]
.sym 72847 count[0]
.sym 72849 count[7]
.sym 72855 count[1]
.sym 72867 $nextpnr_ICESTORM_LC_10$O
.sym 72869 count[0]
.sym 72873 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 72875 count[1]
.sym 72876 $PACKER_VCC_NET
.sym 72879 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 72881 count[2]
.sym 72882 $PACKER_VCC_NET
.sym 72883 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 72885 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 72887 $PACKER_VCC_NET
.sym 72888 count[3]
.sym 72889 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 72891 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 72893 $PACKER_VCC_NET
.sym 72894 count[4]
.sym 72895 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 72897 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 72899 count[5]
.sym 72900 $PACKER_VCC_NET
.sym 72901 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 72903 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 72905 count[6]
.sym 72906 $PACKER_VCC_NET
.sym 72907 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 72909 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 72911 $PACKER_VCC_NET
.sym 72912 count[7]
.sym 72913 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 72925 count[3]
.sym 72927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 72928 basesoc_ctrl_bus_errors[16]
.sym 72930 basesoc_vexriscv_ibus_adr[12]
.sym 72931 $abc$40744$n6538
.sym 72932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 72933 count[2]
.sym 72935 $abc$40744$n6532
.sym 72936 $abc$40744$n4872
.sym 72937 $abc$40744$n6534
.sym 72938 grant
.sym 72939 $abc$40744$n6536
.sym 72941 basesoc_dat_w[4]
.sym 72942 $abc$40744$n4873_1
.sym 72943 $abc$40744$n3809
.sym 72945 $abc$40744$n3722_1
.sym 72947 basesoc_adr[2]
.sym 72948 VexRiscv._zz_50_[7]
.sym 72949 basesoc_uart_tx_fifo_produce[2]
.sym 72950 basesoc_dat_w[7]
.sym 72951 $abc$40744$n220
.sym 72952 VexRiscv._zz_191_
.sym 72953 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 72961 $PACKER_VCC_NET
.sym 72963 count[14]
.sym 72964 count[8]
.sym 72969 count[9]
.sym 72972 count[10]
.sym 72973 $PACKER_VCC_NET
.sym 72977 count[12]
.sym 72979 count[15]
.sym 72982 count[11]
.sym 72984 count[13]
.sym 72990 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 72992 $PACKER_VCC_NET
.sym 72993 count[8]
.sym 72994 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 72996 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 72998 count[9]
.sym 72999 $PACKER_VCC_NET
.sym 73000 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 73002 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 73004 count[10]
.sym 73005 $PACKER_VCC_NET
.sym 73006 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 73008 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 73010 $PACKER_VCC_NET
.sym 73011 count[11]
.sym 73012 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 73014 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 73016 count[12]
.sym 73017 $PACKER_VCC_NET
.sym 73018 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 73020 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 73022 $PACKER_VCC_NET
.sym 73023 count[13]
.sym 73024 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 73026 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 73028 count[14]
.sym 73029 $PACKER_VCC_NET
.sym 73030 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 73032 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 73034 $PACKER_VCC_NET
.sym 73035 count[15]
.sym 73036 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 73050 basesoc_ctrl_bus_errors[3]
.sym 73051 basesoc_ctrl_bus_errors[28]
.sym 73052 basesoc_uart_rx_fifo_do_read
.sym 73053 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 73054 $abc$40744$n6554
.sym 73055 $PACKER_VCC_NET
.sym 73056 $abc$40744$n8241
.sym 73057 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 73058 VexRiscv.decode_to_execute_RS2[8]
.sym 73059 VexRiscv._zz_171_[1]
.sym 73060 VexRiscv.decode_to_execute_RS2[30]
.sym 73061 $PACKER_VCC_NET
.sym 73064 $abc$40744$n3809
.sym 73065 $abc$40744$n4872
.sym 73066 basesoc_ctrl_bus_errors[20]
.sym 73067 $abc$40744$n3811
.sym 73068 count[11]
.sym 73069 basesoc_timer0_en_storage
.sym 73070 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 73071 basesoc_dat_w[7]
.sym 73072 $abc$40744$n6560
.sym 73073 $abc$40744$n6556
.sym 73074 $abc$40744$n6562
.sym 73075 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 73076 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 73083 $abc$40744$n2540
.sym 73087 count[1]
.sym 73089 $abc$40744$n212
.sym 73092 $abc$40744$n104
.sym 73093 $abc$40744$n196
.sym 73096 count[16]
.sym 73097 count[17]
.sym 73098 $abc$40744$n3915
.sym 73100 $PACKER_VCC_NET
.sym 73101 basesoc_ctrl_bus_errors[6]
.sym 73109 count[19]
.sym 73110 $abc$40744$n3599
.sym 73111 $abc$40744$n3809
.sym 73112 count[18]
.sym 73113 $auto$alumacc.cc:474:replace_alu$4033.C[17]
.sym 73115 $PACKER_VCC_NET
.sym 73116 count[16]
.sym 73117 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 73119 $auto$alumacc.cc:474:replace_alu$4033.C[18]
.sym 73121 count[17]
.sym 73122 $PACKER_VCC_NET
.sym 73123 $auto$alumacc.cc:474:replace_alu$4033.C[17]
.sym 73125 $auto$alumacc.cc:474:replace_alu$4033.C[19]
.sym 73127 $PACKER_VCC_NET
.sym 73128 count[18]
.sym 73129 $auto$alumacc.cc:474:replace_alu$4033.C[18]
.sym 73132 $PACKER_VCC_NET
.sym 73134 count[19]
.sym 73135 $auto$alumacc.cc:474:replace_alu$4033.C[19]
.sym 73138 $abc$40744$n104
.sym 73139 $abc$40744$n3915
.sym 73140 basesoc_ctrl_bus_errors[6]
.sym 73141 $abc$40744$n3809
.sym 73144 $abc$40744$n212
.sym 73150 $abc$40744$n3599
.sym 73152 count[1]
.sym 73158 $abc$40744$n196
.sym 73160 $abc$40744$n2540
.sym 73161 clk12_$glb_clk
.sym 73162 sys_rst_$glb_sr
.sym 73171 $abc$40744$n2644
.sym 73173 basesoc_ctrl_bus_errors[25]
.sym 73174 basesoc_ctrl_bus_errors[4]
.sym 73176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 73177 $abc$40744$n4261_1
.sym 73178 basesoc_uart_phy_storage[27]
.sym 73180 VexRiscv._zz_32_[0]
.sym 73181 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 73183 $abc$40744$n218
.sym 73184 VexRiscv._zz_79_[6]
.sym 73185 VexRiscv._zz_79_[15]
.sym 73186 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73187 $abc$40744$n231
.sym 73188 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73189 $abc$40744$n4266_1
.sym 73190 basesoc_timer0_reload_storage[7]
.sym 73192 $abc$40744$n3809
.sym 73193 VexRiscv._zz_94_[17]
.sym 73194 $abc$40744$n3884_1
.sym 73195 VexRiscv._zz_32_[1]
.sym 73196 count[1]
.sym 73197 $abc$40744$n3809
.sym 73198 $abc$40744$n6047
.sym 73205 $abc$40744$n7128
.sym 73206 $abc$40744$n2547
.sym 73212 $abc$40744$n7127
.sym 73214 $abc$40744$n7129
.sym 73215 $abc$40744$n7130
.sym 73222 $abc$40744$n222
.sym 73226 por_rst
.sym 73227 $abc$40744$n224
.sym 73232 $abc$40744$n7123
.sym 73233 $abc$40744$n220
.sym 73234 $abc$40744$n226
.sym 73238 $abc$40744$n7123
.sym 73239 por_rst
.sym 73249 por_rst
.sym 73250 $abc$40744$n7128
.sym 73255 $abc$40744$n224
.sym 73256 $abc$40744$n222
.sym 73257 $abc$40744$n226
.sym 73258 $abc$40744$n220
.sym 73263 $abc$40744$n222
.sym 73269 $abc$40744$n7127
.sym 73270 por_rst
.sym 73273 por_rst
.sym 73275 $abc$40744$n7130
.sym 73280 por_rst
.sym 73281 $abc$40744$n7129
.sym 73283 $abc$40744$n2547
.sym 73284 clk12_$glb_clk
.sym 73296 $abc$40744$n5427_1
.sym 73297 $abc$40744$n4479_1
.sym 73299 VexRiscv.execute_to_memory_IS_DIV
.sym 73300 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 73301 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 73302 $abc$40744$n2547
.sym 73303 VexRiscv._zz_32_[0]
.sym 73304 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 73305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 73308 VexRiscv._zz_255_[0]
.sym 73309 VexRiscv._zz_35_[14]
.sym 73310 VexRiscv._zz_289_[1]
.sym 73311 VexRiscv._zz_79_[9]
.sym 73312 $abc$40744$n3793
.sym 73314 VexRiscv._zz_161_
.sym 73315 $abc$40744$n2247
.sym 73316 basesoc_timer0_reload_storage[7]
.sym 73317 VexRiscv._zz_49_[1]
.sym 73318 VexRiscv._zz_79_[6]
.sym 73319 basesoc_dat_w[2]
.sym 73320 $PACKER_VCC_NET
.sym 73321 VexRiscv._zz_79_[8]
.sym 73327 $abc$40744$n98
.sym 73329 $abc$40744$n6800_1
.sym 73330 $abc$40744$n3793
.sym 73331 $abc$40744$n6048_1
.sym 73333 $abc$40744$n3818
.sym 73334 $abc$40744$n3815
.sym 73335 $abc$40744$n3911
.sym 73336 $abc$40744$n114
.sym 73337 $abc$40744$n3811
.sym 73338 basesoc_ctrl_bus_errors[20]
.sym 73339 basesoc_adr[3]
.sym 73341 basesoc_dat_w[7]
.sym 73342 $abc$40744$n3809
.sym 73343 $abc$40744$n6796
.sym 73344 basesoc_ctrl_bus_errors[31]
.sym 73345 $abc$40744$n100
.sym 73346 basesoc_ctrl_bus_errors[28]
.sym 73347 basesoc_ctrl_bus_errors[4]
.sym 73348 $abc$40744$n3915
.sym 73349 basesoc_ctrl_bus_errors[7]
.sym 73350 $abc$40744$n108
.sym 73352 basesoc_ctrl_bus_errors[5]
.sym 73353 basesoc_adr[2]
.sym 73354 $abc$40744$n2432
.sym 73356 basesoc_ctrl_storage[31]
.sym 73357 $abc$40744$n3809
.sym 73358 $abc$40744$n6047
.sym 73360 $abc$40744$n114
.sym 73361 $abc$40744$n3815
.sym 73362 basesoc_ctrl_bus_errors[20]
.sym 73363 basesoc_adr[2]
.sym 73366 $abc$40744$n3915
.sym 73367 basesoc_ctrl_bus_errors[5]
.sym 73368 $abc$40744$n3809
.sym 73369 $abc$40744$n100
.sym 73372 $abc$40744$n3818
.sym 73373 basesoc_adr[2]
.sym 73374 basesoc_ctrl_storage[31]
.sym 73375 basesoc_ctrl_bus_errors[31]
.sym 73378 basesoc_ctrl_bus_errors[28]
.sym 73379 $abc$40744$n6048_1
.sym 73380 $abc$40744$n3911
.sym 73381 $abc$40744$n6047
.sym 73384 $abc$40744$n98
.sym 73385 $abc$40744$n108
.sym 73386 $abc$40744$n3809
.sym 73387 $abc$40744$n3811
.sym 73390 basesoc_adr[3]
.sym 73391 basesoc_ctrl_bus_errors[4]
.sym 73392 $abc$40744$n3793
.sym 73393 $abc$40744$n6796
.sym 73396 $abc$40744$n6800_1
.sym 73397 $abc$40744$n3793
.sym 73398 basesoc_ctrl_bus_errors[7]
.sym 73399 basesoc_adr[3]
.sym 73402 basesoc_dat_w[7]
.sym 73406 $abc$40744$n2432
.sym 73407 clk12_$glb_clk
.sym 73408 sys_rst_$glb_sr
.sym 73409 VexRiscv._zz_216_[15]
.sym 73410 VexRiscv._zz_216_[14]
.sym 73411 VexRiscv._zz_216_[13]
.sym 73412 VexRiscv._zz_216_[12]
.sym 73413 VexRiscv._zz_216_[11]
.sym 73414 VexRiscv._zz_216_[10]
.sym 73415 VexRiscv._zz_216_[9]
.sym 73416 VexRiscv._zz_216_[8]
.sym 73419 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 73420 basesoc_ctrl_bus_errors[6]
.sym 73421 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 73422 VexRiscv._zz_200_[11]
.sym 73424 $abc$40744$n4868
.sym 73425 $abc$40744$n4925
.sym 73426 VexRiscv._zz_200_[14]
.sym 73427 VexRiscv._zz_136_[2]
.sym 73428 VexRiscv._zz_50_[9]
.sym 73430 VexRiscv._zz_193_
.sym 73431 $abc$40744$n98
.sym 73432 VexRiscv._zz_50_[9]
.sym 73433 $abc$40744$n3722_1
.sym 73434 $abc$40744$n4873_1
.sym 73435 $abc$40744$n6712
.sym 73436 VexRiscv._zz_50_[7]
.sym 73437 VexRiscv._zz_94_[22]
.sym 73438 basesoc_dat_w[7]
.sym 73439 basesoc_adr[2]
.sym 73440 $abc$40744$n3809
.sym 73441 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 73442 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 73443 VexRiscv._zz_94_[19]
.sym 73444 VexRiscv._zz_191_
.sym 73450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 73452 $abc$40744$n2438
.sym 73454 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 73455 $abc$40744$n3722_1
.sym 73456 VexRiscv._zz_79_[0]
.sym 73459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 73460 $abc$40744$n4867
.sym 73461 $abc$40744$n6712
.sym 73462 $abc$40744$n4877
.sym 73464 VexRiscv._zz_79_[1]
.sym 73469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 73470 VexRiscv._zz_164_[0]
.sym 73472 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 73474 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 73476 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 73479 basesoc_dat_w[2]
.sym 73480 $abc$40744$n4868
.sym 73481 VexRiscv._zz_216_[0]
.sym 73483 $abc$40744$n6712
.sym 73485 VexRiscv._zz_79_[0]
.sym 73486 $abc$40744$n4867
.sym 73489 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 73490 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 73491 $abc$40744$n3722_1
.sym 73495 VexRiscv._zz_164_[0]
.sym 73497 VexRiscv._zz_216_[0]
.sym 73498 $abc$40744$n4868
.sym 73501 $abc$40744$n3722_1
.sym 73503 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 73504 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 73507 $abc$40744$n6712
.sym 73508 $abc$40744$n4877
.sym 73510 VexRiscv._zz_79_[1]
.sym 73513 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 73514 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 73515 $abc$40744$n3722_1
.sym 73520 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 73521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73522 $abc$40744$n3722_1
.sym 73528 basesoc_dat_w[2]
.sym 73529 $abc$40744$n2438
.sym 73530 clk12_$glb_clk
.sym 73531 sys_rst_$glb_sr
.sym 73532 VexRiscv._zz_216_[7]
.sym 73533 VexRiscv._zz_216_[6]
.sym 73534 VexRiscv._zz_216_[5]
.sym 73535 VexRiscv._zz_216_[4]
.sym 73536 VexRiscv._zz_216_[3]
.sym 73537 VexRiscv._zz_216_[2]
.sym 73538 VexRiscv._zz_216_[1]
.sym 73539 VexRiscv._zz_216_[0]
.sym 73541 VexRiscv._zz_216_[10]
.sym 73542 VexRiscv.decode_to_execute_RS2[16]
.sym 73543 VexRiscv.memory_arbitration_isValid
.sym 73544 $abc$40744$n4920_1
.sym 73545 $PACKER_VCC_NET
.sym 73547 VexRiscv._zz_191_
.sym 73548 $abc$40744$n4440_1
.sym 73549 VexRiscv._zz_216_[8]
.sym 73550 VexRiscv.CsrPlugin_mepc[2]
.sym 73551 $abc$40744$n3722_1
.sym 73552 $PACKER_VCC_NET
.sym 73553 VexRiscv._zz_130_[1]
.sym 73554 basesoc_dat_w[7]
.sym 73555 $abc$40744$n2460
.sym 73556 VexRiscv._zz_50_[9]
.sym 73557 basesoc_ctrl_bus_errors[20]
.sym 73558 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 73559 VexRiscv._zz_94_[17]
.sym 73560 VexRiscv._zz_79_[14]
.sym 73561 $abc$40744$n3809
.sym 73562 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 73563 VexRiscv._zz_94_[15]
.sym 73564 basesoc_ctrl_bus_errors[9]
.sym 73565 VexRiscv._zz_94_[18]
.sym 73566 $abc$40744$n4868
.sym 73567 VexRiscv._zz_79_[0]
.sym 73573 $abc$40744$n6811_1
.sym 73575 basesoc_ctrl_bus_errors[9]
.sym 73576 $abc$40744$n6026_1
.sym 73577 $abc$40744$n6029
.sym 73578 $abc$40744$n3911
.sym 73579 $abc$40744$n118
.sym 73580 VexRiscv._zz_36_[0]
.sym 73581 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 73582 VexRiscv._zz_289_[1]
.sym 73583 $abc$40744$n6810_1
.sym 73584 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 73590 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 73591 $abc$40744$n233
.sym 73592 $abc$40744$n3905
.sym 73593 $abc$40744$n3722_1
.sym 73596 $abc$40744$n3817
.sym 73597 VexRiscv._zz_32_[1]
.sym 73598 basesoc_ctrl_bus_errors[25]
.sym 73600 VexRiscv._zz_36_[7]
.sym 73601 $abc$40744$n235
.sym 73603 VexRiscv._zz_41_[2]
.sym 73604 VexRiscv._zz_191_
.sym 73606 $abc$40744$n6811_1
.sym 73607 VexRiscv._zz_32_[1]
.sym 73608 VexRiscv._zz_289_[1]
.sym 73609 $abc$40744$n6810_1
.sym 73612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 73613 VexRiscv._zz_191_
.sym 73614 $abc$40744$n235
.sym 73615 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 73620 VexRiscv._zz_36_[7]
.sym 73624 $abc$40744$n6026_1
.sym 73625 $abc$40744$n6029
.sym 73626 $abc$40744$n3911
.sym 73627 basesoc_ctrl_bus_errors[25]
.sym 73630 basesoc_ctrl_bus_errors[9]
.sym 73631 $abc$40744$n3817
.sym 73632 $abc$40744$n118
.sym 73633 $abc$40744$n3905
.sym 73638 VexRiscv._zz_36_[0]
.sym 73643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 73644 $abc$40744$n3722_1
.sym 73645 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 73650 VexRiscv._zz_41_[2]
.sym 73652 $abc$40744$n233
.sym 73653 clk12_$glb_clk
.sym 73655 VexRiscv._zz_217_[15]
.sym 73656 VexRiscv._zz_217_[14]
.sym 73657 VexRiscv._zz_217_[13]
.sym 73658 VexRiscv._zz_217_[12]
.sym 73659 VexRiscv._zz_217_[11]
.sym 73660 VexRiscv._zz_217_[10]
.sym 73661 VexRiscv._zz_217_[9]
.sym 73662 VexRiscv._zz_217_[8]
.sym 73664 por_rst
.sym 73667 VexRiscv._zz_79_[1]
.sym 73669 $abc$40744$n4416_1
.sym 73670 VexRiscv._zz_216_[4]
.sym 73671 VexRiscv._zz_200_[10]
.sym 73672 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 73673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 73674 basesoc_dat_w[6]
.sym 73675 VexRiscv._zz_79_[2]
.sym 73676 spiflash_bus_dat_r[26]
.sym 73677 VexRiscv.decode_to_execute_RS2[15]
.sym 73678 VexRiscv._zz_79_[1]
.sym 73679 VexRiscv._zz_36_[3]
.sym 73680 $abc$40744$n3809
.sym 73681 $abc$40744$n6023
.sym 73682 $abc$40744$n6047
.sym 73683 VexRiscv._zz_32_[1]
.sym 73684 VexRiscv._zz_79_[4]
.sym 73685 $abc$40744$n6672
.sym 73686 $abc$40744$n4266_1
.sym 73687 $abc$40744$n231
.sym 73688 VexRiscv._zz_94_[16]
.sym 73689 VexRiscv._zz_94_[21]
.sym 73690 VexRiscv._zz_217_[14]
.sym 73696 $abc$40744$n4778_1
.sym 73697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 73698 $abc$40744$n2633
.sym 73700 VexRiscv._zz_164_[0]
.sym 73701 $abc$40744$n5409_1
.sym 73702 $abc$40744$n6695
.sym 73703 $abc$40744$n6672
.sym 73704 $abc$40744$n5410
.sym 73705 $abc$40744$n6675_1
.sym 73706 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 73708 $abc$40744$n6027
.sym 73709 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 73710 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 73713 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 73715 $abc$40744$n3722_1
.sym 73716 $abc$40744$n3722_1
.sym 73717 $abc$40744$n6405
.sym 73718 VexRiscv._zz_79_[0]
.sym 73719 VexRiscv._zz_217_[0]
.sym 73720 $abc$40744$n6028_1
.sym 73721 $abc$40744$n3809
.sym 73722 $abc$40744$n3749
.sym 73723 basesoc_ctrl_storage[1]
.sym 73725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 73729 VexRiscv._zz_79_[0]
.sym 73730 $abc$40744$n6672
.sym 73732 $abc$40744$n6405
.sym 73735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 73737 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 73738 $abc$40744$n3722_1
.sym 73741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 73742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 73744 $abc$40744$n3722_1
.sym 73747 $abc$40744$n6028_1
.sym 73748 $abc$40744$n3809
.sym 73749 $abc$40744$n6027
.sym 73750 basesoc_ctrl_storage[1]
.sym 73753 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 73754 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 73756 $abc$40744$n3722_1
.sym 73759 VexRiscv._zz_217_[0]
.sym 73760 VexRiscv._zz_164_[0]
.sym 73762 $abc$40744$n6675_1
.sym 73766 $abc$40744$n5409_1
.sym 73768 $abc$40744$n5410
.sym 73771 $abc$40744$n3749
.sym 73772 $abc$40744$n4778_1
.sym 73774 $abc$40744$n6695
.sym 73775 $abc$40744$n2633
.sym 73776 clk12_$glb_clk
.sym 73778 VexRiscv._zz_217_[7]
.sym 73779 VexRiscv._zz_217_[6]
.sym 73780 VexRiscv._zz_217_[5]
.sym 73781 VexRiscv._zz_217_[4]
.sym 73782 VexRiscv._zz_217_[3]
.sym 73783 VexRiscv._zz_217_[2]
.sym 73784 VexRiscv._zz_217_[1]
.sym 73785 VexRiscv._zz_217_[0]
.sym 73790 basesoc_ctrl_storage[31]
.sym 73791 VexRiscv._zz_35_[14]
.sym 73792 VexRiscv._zz_79_[13]
.sym 73793 VexRiscv._zz_217_[12]
.sym 73794 VexRiscv._zz_36_[2]
.sym 73795 VexRiscv._zz_171_[0]
.sym 73796 VexRiscv._zz_200_[5]
.sym 73797 VexRiscv._zz_79_[11]
.sym 73798 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 73799 VexRiscv._zz_37_[1]
.sym 73800 VexRiscv._zz_94_[23]
.sym 73801 $abc$40744$n6675_1
.sym 73802 $PACKER_VCC_NET
.sym 73803 VexRiscv._zz_79_[6]
.sym 73804 VexRiscv._zz_79_[9]
.sym 73805 VexRiscv._zz_79_[5]
.sym 73806 $PACKER_VCC_NET
.sym 73807 VexRiscv._zz_94_[23]
.sym 73808 $abc$40744$n2247
.sym 73809 basesoc_ctrl_bus_errors[1]
.sym 73810 VexRiscv._zz_49_[1]
.sym 73811 VexRiscv._zz_217_[7]
.sym 73812 $PACKER_VCC_NET
.sym 73813 VexRiscv._zz_79_[8]
.sym 73820 VexRiscv._zz_193_
.sym 73821 $abc$40744$n4301
.sym 73823 $abc$40744$n120
.sym 73825 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 73826 $abc$40744$n3817
.sym 73827 $abc$40744$n6415
.sym 73828 $abc$40744$n4239_1
.sym 73829 $abc$40744$n4299_1
.sym 73830 $abc$40744$n3905
.sym 73831 $abc$40744$n6411
.sym 73833 basesoc_ctrl_bus_errors[1]
.sym 73834 $abc$40744$n102
.sym 73835 $abc$40744$n4297_1
.sym 73836 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 73838 $abc$40744$n3727_1
.sym 73839 VexRiscv._zz_36_[3]
.sym 73840 VexRiscv._zz_36_[2]
.sym 73841 $abc$40744$n235
.sym 73842 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 73844 $abc$40744$n4267_1
.sym 73845 $abc$40744$n3811
.sym 73846 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 73847 basesoc_ctrl_bus_errors[12]
.sym 73848 $abc$40744$n3915
.sym 73852 $abc$40744$n235
.sym 73853 VexRiscv._zz_193_
.sym 73854 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 73855 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 73858 $abc$40744$n3727_1
.sym 73859 $abc$40744$n4301
.sym 73860 $abc$40744$n4299_1
.sym 73861 $abc$40744$n4297_1
.sym 73864 $abc$40744$n4239_1
.sym 73866 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 73870 VexRiscv._zz_36_[2]
.sym 73871 $abc$40744$n4267_1
.sym 73872 $abc$40744$n6411
.sym 73876 $abc$40744$n3915
.sym 73877 basesoc_ctrl_bus_errors[1]
.sym 73878 $abc$40744$n102
.sym 73879 $abc$40744$n3811
.sym 73882 $abc$40744$n6415
.sym 73883 VexRiscv._zz_36_[3]
.sym 73885 $abc$40744$n4267_1
.sym 73891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 73894 $abc$40744$n3817
.sym 73895 $abc$40744$n120
.sym 73896 basesoc_ctrl_bus_errors[12]
.sym 73897 $abc$40744$n3905
.sym 73898 $abc$40744$n2586_$glb_ce
.sym 73899 clk12_$glb_clk
.sym 73909 $abc$40744$n6415
.sym 73911 basesoc_ctrl_bus_errors[31]
.sym 73913 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 73914 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 73915 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 73916 VexRiscv._zz_164_[6]
.sym 73917 VexRiscv._zz_49_[1]
.sym 73918 VexRiscv._zz_50_[11]
.sym 73920 VexRiscv._zz_79_[7]
.sym 73921 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 73922 VexRiscv._zz_217_[6]
.sym 73923 VexRiscv._zz_37_[0]
.sym 73924 VexRiscv._zz_35_[12]
.sym 73925 basesoc_ctrl_bus_errors[8]
.sym 73926 basesoc_dat_w[7]
.sym 73927 $abc$40744$n6712
.sym 73928 VexRiscv._zz_94_[19]
.sym 73929 VexRiscv._zz_94_[22]
.sym 73930 VexRiscv._zz_152_[13]
.sym 73931 basesoc_ctrl_bus_errors[11]
.sym 73932 $abc$40744$n3809
.sym 73933 basesoc_ctrl_bus_errors[12]
.sym 73934 $abc$40744$n4243
.sym 73935 basesoc_ctrl_bus_errors[13]
.sym 73936 $abc$40744$n7766
.sym 73944 basesoc_ctrl_bus_errors[12]
.sym 73945 $abc$40744$n3830_1
.sym 73946 basesoc_ctrl_bus_errors[4]
.sym 73947 basesoc_ctrl_bus_errors[5]
.sym 73948 basesoc_ctrl_bus_errors[0]
.sym 73949 basesoc_ctrl_bus_errors[11]
.sym 73950 $abc$40744$n3809
.sym 73951 basesoc_ctrl_bus_errors[8]
.sym 73952 $abc$40744$n3831_1
.sym 73954 $abc$40744$n3829_1
.sym 73955 basesoc_ctrl_storage[0]
.sym 73956 basesoc_ctrl_bus_errors[6]
.sym 73957 basesoc_ctrl_bus_errors[7]
.sym 73958 $abc$40744$n3828
.sym 73959 $abc$40744$n231
.sym 73960 $abc$40744$n2266
.sym 73961 basesoc_ctrl_bus_errors[13]
.sym 73962 sys_rst
.sym 73963 basesoc_ctrl_bus_errors[14]
.sym 73964 basesoc_ctrl_bus_errors[15]
.sym 73965 $abc$40744$n3821
.sym 73968 $abc$40744$n3915
.sym 73969 basesoc_ctrl_bus_errors[9]
.sym 73970 basesoc_ctrl_bus_errors[10]
.sym 73971 $abc$40744$n3827
.sym 73972 $PACKER_VCC_NET
.sym 73973 $abc$40744$n3822
.sym 73975 basesoc_ctrl_bus_errors[12]
.sym 73976 basesoc_ctrl_bus_errors[13]
.sym 73977 basesoc_ctrl_bus_errors[15]
.sym 73978 basesoc_ctrl_bus_errors[14]
.sym 73981 $abc$40744$n3809
.sym 73982 basesoc_ctrl_storage[0]
.sym 73983 $abc$40744$n3915
.sym 73984 basesoc_ctrl_bus_errors[0]
.sym 73987 sys_rst
.sym 73988 $abc$40744$n231
.sym 73990 $abc$40744$n3821
.sym 73993 basesoc_ctrl_bus_errors[5]
.sym 73994 basesoc_ctrl_bus_errors[7]
.sym 73995 basesoc_ctrl_bus_errors[6]
.sym 73996 basesoc_ctrl_bus_errors[4]
.sym 73999 basesoc_ctrl_bus_errors[8]
.sym 74000 basesoc_ctrl_bus_errors[10]
.sym 74001 basesoc_ctrl_bus_errors[9]
.sym 74002 basesoc_ctrl_bus_errors[11]
.sym 74005 $abc$40744$n3829_1
.sym 74006 $abc$40744$n3828
.sym 74011 basesoc_ctrl_bus_errors[0]
.sym 74012 $PACKER_VCC_NET
.sym 74017 $abc$40744$n3831_1
.sym 74018 $abc$40744$n3827
.sym 74019 $abc$40744$n3830_1
.sym 74020 $abc$40744$n3822
.sym 74021 $abc$40744$n2266
.sym 74022 clk12_$glb_clk
.sym 74023 sys_rst_$glb_sr
.sym 74035 VexRiscv._zz_41_[14]
.sym 74036 $abc$40744$n4388_1
.sym 74037 VexRiscv._zz_153_
.sym 74039 VexRiscv._zz_191_
.sym 74040 $abc$40744$n3831_1
.sym 74041 VexRiscv.decode_to_execute_RS2[30]
.sym 74042 $abc$40744$n2266
.sym 74043 VexRiscv._zz_44_[0]
.sym 74044 VexRiscv._zz_35_[6]
.sym 74045 VexRiscv._zz_200_[3]
.sym 74046 $abc$40744$n120
.sym 74047 $abc$40744$n7124
.sym 74048 VexRiscv._zz_50_[9]
.sym 74049 basesoc_ctrl_bus_errors[14]
.sym 74050 VexRiscv.decode_to_execute_RS2[20]
.sym 74051 VexRiscv._zz_94_[15]
.sym 74052 VexRiscv._zz_94_[17]
.sym 74054 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 74055 basesoc_ctrl_bus_errors[9]
.sym 74056 basesoc_ctrl_bus_errors[20]
.sym 74057 VexRiscv._zz_94_[18]
.sym 74058 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 74059 $abc$40744$n3822
.sym 74067 $abc$40744$n2266
.sym 74068 basesoc_ctrl_bus_errors[3]
.sym 74071 basesoc_ctrl_bus_errors[0]
.sym 74072 basesoc_ctrl_bus_errors[7]
.sym 74079 basesoc_ctrl_bus_errors[1]
.sym 74083 basesoc_ctrl_bus_errors[2]
.sym 74085 basesoc_ctrl_bus_errors[4]
.sym 74094 basesoc_ctrl_bus_errors[5]
.sym 74095 basesoc_ctrl_bus_errors[6]
.sym 74097 $nextpnr_ICESTORM_LC_0$O
.sym 74100 basesoc_ctrl_bus_errors[0]
.sym 74103 $auto$alumacc.cc:474:replace_alu$3997.C[2]
.sym 74106 basesoc_ctrl_bus_errors[1]
.sym 74109 $auto$alumacc.cc:474:replace_alu$3997.C[3]
.sym 74112 basesoc_ctrl_bus_errors[2]
.sym 74113 $auto$alumacc.cc:474:replace_alu$3997.C[2]
.sym 74115 $auto$alumacc.cc:474:replace_alu$3997.C[4]
.sym 74118 basesoc_ctrl_bus_errors[3]
.sym 74119 $auto$alumacc.cc:474:replace_alu$3997.C[3]
.sym 74121 $auto$alumacc.cc:474:replace_alu$3997.C[5]
.sym 74124 basesoc_ctrl_bus_errors[4]
.sym 74125 $auto$alumacc.cc:474:replace_alu$3997.C[4]
.sym 74127 $auto$alumacc.cc:474:replace_alu$3997.C[6]
.sym 74129 basesoc_ctrl_bus_errors[5]
.sym 74131 $auto$alumacc.cc:474:replace_alu$3997.C[5]
.sym 74133 $auto$alumacc.cc:474:replace_alu$3997.C[7]
.sym 74135 basesoc_ctrl_bus_errors[6]
.sym 74137 $auto$alumacc.cc:474:replace_alu$3997.C[6]
.sym 74139 $auto$alumacc.cc:474:replace_alu$3997.C[8]
.sym 74142 basesoc_ctrl_bus_errors[7]
.sym 74143 $auto$alumacc.cc:474:replace_alu$3997.C[7]
.sym 74144 $abc$40744$n2266
.sym 74145 clk12_$glb_clk
.sym 74146 sys_rst_$glb_sr
.sym 74160 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 74161 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 74163 $abc$40744$n4188_1
.sym 74164 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 74165 $abc$40744$n4139
.sym 74166 VexRiscv.execute_to_memory_IS_DIV
.sym 74167 VexRiscv._zz_152_[6]
.sym 74170 $abc$40744$n2266
.sym 74171 VexRiscv._zz_216_[30]
.sym 74172 basesoc_ctrl_bus_errors[2]
.sym 74173 $abc$40744$n6672
.sym 74174 basesoc_ctrl_bus_errors[3]
.sym 74176 $abc$40744$n5004
.sym 74177 VexRiscv._zz_94_[21]
.sym 74178 $abc$40744$n4266_1
.sym 74179 VexRiscv._zz_42_[1]
.sym 74180 VexRiscv._zz_94_[16]
.sym 74181 VexRiscv._zz_193_
.sym 74182 $abc$40744$n6672
.sym 74183 $auto$alumacc.cc:474:replace_alu$3997.C[8]
.sym 74191 basesoc_ctrl_bus_errors[11]
.sym 74192 basesoc_ctrl_bus_errors[12]
.sym 74204 basesoc_ctrl_bus_errors[8]
.sym 74205 basesoc_ctrl_bus_errors[9]
.sym 74206 $abc$40744$n2266
.sym 74209 basesoc_ctrl_bus_errors[13]
.sym 74214 basesoc_ctrl_bus_errors[10]
.sym 74218 basesoc_ctrl_bus_errors[14]
.sym 74219 basesoc_ctrl_bus_errors[15]
.sym 74220 $auto$alumacc.cc:474:replace_alu$3997.C[9]
.sym 74223 basesoc_ctrl_bus_errors[8]
.sym 74224 $auto$alumacc.cc:474:replace_alu$3997.C[8]
.sym 74226 $auto$alumacc.cc:474:replace_alu$3997.C[10]
.sym 74229 basesoc_ctrl_bus_errors[9]
.sym 74230 $auto$alumacc.cc:474:replace_alu$3997.C[9]
.sym 74232 $auto$alumacc.cc:474:replace_alu$3997.C[11]
.sym 74234 basesoc_ctrl_bus_errors[10]
.sym 74236 $auto$alumacc.cc:474:replace_alu$3997.C[10]
.sym 74238 $auto$alumacc.cc:474:replace_alu$3997.C[12]
.sym 74241 basesoc_ctrl_bus_errors[11]
.sym 74242 $auto$alumacc.cc:474:replace_alu$3997.C[11]
.sym 74244 $auto$alumacc.cc:474:replace_alu$3997.C[13]
.sym 74247 basesoc_ctrl_bus_errors[12]
.sym 74248 $auto$alumacc.cc:474:replace_alu$3997.C[12]
.sym 74250 $auto$alumacc.cc:474:replace_alu$3997.C[14]
.sym 74253 basesoc_ctrl_bus_errors[13]
.sym 74254 $auto$alumacc.cc:474:replace_alu$3997.C[13]
.sym 74256 $auto$alumacc.cc:474:replace_alu$3997.C[15]
.sym 74258 basesoc_ctrl_bus_errors[14]
.sym 74260 $auto$alumacc.cc:474:replace_alu$3997.C[14]
.sym 74262 $auto$alumacc.cc:474:replace_alu$3997.C[16]
.sym 74264 basesoc_ctrl_bus_errors[15]
.sym 74266 $auto$alumacc.cc:474:replace_alu$3997.C[15]
.sym 74267 $abc$40744$n2266
.sym 74268 clk12_$glb_clk
.sym 74269 sys_rst_$glb_sr
.sym 74278 $abc$40744$n108
.sym 74282 $abc$40744$n3727_1
.sym 74283 VexRiscv._zz_41_[14]
.sym 74284 $abc$40744$n2249
.sym 74285 $abc$40744$n4083
.sym 74286 $abc$40744$n6675_1
.sym 74288 VexRiscv._zz_37_[1]
.sym 74289 VexRiscv.decode_to_execute_RS2[31]
.sym 74290 VexRiscv._zz_293_[14]
.sym 74291 VexRiscv._zz_200_[31]
.sym 74292 VexRiscv._zz_36_[2]
.sym 74294 VexRiscv._zz_79_[27]
.sym 74295 basesoc_ctrl_bus_errors[10]
.sym 74296 VexRiscv._zz_79_[28]
.sym 74298 $PACKER_VCC_NET
.sym 74299 VexRiscv._zz_94_[23]
.sym 74300 $PACKER_VCC_NET
.sym 74302 VexRiscv._zz_79_[24]
.sym 74303 $PACKER_VCC_NET
.sym 74304 VexRiscv._zz_79_[24]
.sym 74305 $abc$40744$n2247
.sym 74306 $auto$alumacc.cc:474:replace_alu$3997.C[16]
.sym 74311 basesoc_ctrl_bus_errors[16]
.sym 74313 basesoc_ctrl_bus_errors[18]
.sym 74314 basesoc_ctrl_bus_errors[19]
.sym 74329 $abc$40744$n2266
.sym 74331 basesoc_ctrl_bus_errors[20]
.sym 74334 basesoc_ctrl_bus_errors[23]
.sym 74336 basesoc_ctrl_bus_errors[17]
.sym 74340 basesoc_ctrl_bus_errors[21]
.sym 74341 basesoc_ctrl_bus_errors[22]
.sym 74343 $auto$alumacc.cc:474:replace_alu$3997.C[17]
.sym 74346 basesoc_ctrl_bus_errors[16]
.sym 74347 $auto$alumacc.cc:474:replace_alu$3997.C[16]
.sym 74349 $auto$alumacc.cc:474:replace_alu$3997.C[18]
.sym 74351 basesoc_ctrl_bus_errors[17]
.sym 74353 $auto$alumacc.cc:474:replace_alu$3997.C[17]
.sym 74355 $auto$alumacc.cc:474:replace_alu$3997.C[19]
.sym 74358 basesoc_ctrl_bus_errors[18]
.sym 74359 $auto$alumacc.cc:474:replace_alu$3997.C[18]
.sym 74361 $auto$alumacc.cc:474:replace_alu$3997.C[20]
.sym 74364 basesoc_ctrl_bus_errors[19]
.sym 74365 $auto$alumacc.cc:474:replace_alu$3997.C[19]
.sym 74367 $auto$alumacc.cc:474:replace_alu$3997.C[21]
.sym 74370 basesoc_ctrl_bus_errors[20]
.sym 74371 $auto$alumacc.cc:474:replace_alu$3997.C[20]
.sym 74373 $auto$alumacc.cc:474:replace_alu$3997.C[22]
.sym 74375 basesoc_ctrl_bus_errors[21]
.sym 74377 $auto$alumacc.cc:474:replace_alu$3997.C[21]
.sym 74379 $auto$alumacc.cc:474:replace_alu$3997.C[23]
.sym 74381 basesoc_ctrl_bus_errors[22]
.sym 74383 $auto$alumacc.cc:474:replace_alu$3997.C[22]
.sym 74385 $auto$alumacc.cc:474:replace_alu$3997.C[24]
.sym 74388 basesoc_ctrl_bus_errors[23]
.sym 74389 $auto$alumacc.cc:474:replace_alu$3997.C[23]
.sym 74390 $abc$40744$n2266
.sym 74391 clk12_$glb_clk
.sym 74392 sys_rst_$glb_sr
.sym 74393 VexRiscv._zz_217_[31]
.sym 74394 VexRiscv._zz_217_[30]
.sym 74395 VexRiscv._zz_217_[29]
.sym 74396 VexRiscv._zz_217_[28]
.sym 74397 VexRiscv._zz_217_[27]
.sym 74398 VexRiscv._zz_217_[26]
.sym 74399 VexRiscv._zz_217_[25]
.sym 74400 VexRiscv._zz_217_[24]
.sym 74405 $abc$40744$n6672
.sym 74406 VexRiscv._zz_152_[5]
.sym 74408 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 74410 VexRiscv._zz_35_[12]
.sym 74411 $abc$40744$n3611_1
.sym 74412 VexRiscv._zz_193_
.sym 74413 basesoc_ctrl_bus_errors[19]
.sym 74415 VexRiscv._zz_152_[11]
.sym 74416 VexRiscv._zz_152_[16]
.sym 74418 basesoc_dat_w[7]
.sym 74419 VexRiscv._zz_79_[22]
.sym 74420 $abc$40744$n7766
.sym 74421 VexRiscv._zz_94_[22]
.sym 74422 VexRiscv.CsrPlugin_mepc[17]
.sym 74423 VexRiscv._zz_79_[23]
.sym 74424 $abc$40744$n6712
.sym 74425 $abc$40744$n7766
.sym 74426 VexRiscv._zz_79_[26]
.sym 74427 $abc$40744$n4243
.sym 74428 VexRiscv._zz_94_[19]
.sym 74429 $auto$alumacc.cc:474:replace_alu$3997.C[24]
.sym 74434 basesoc_ctrl_bus_errors[24]
.sym 74436 $abc$40744$n2266
.sym 74437 basesoc_ctrl_bus_errors[27]
.sym 74441 basesoc_ctrl_bus_errors[31]
.sym 74443 basesoc_ctrl_bus_errors[25]
.sym 74452 basesoc_ctrl_bus_errors[26]
.sym 74455 basesoc_ctrl_bus_errors[29]
.sym 74456 basesoc_ctrl_bus_errors[30]
.sym 74462 basesoc_ctrl_bus_errors[28]
.sym 74466 $auto$alumacc.cc:474:replace_alu$3997.C[25]
.sym 74469 basesoc_ctrl_bus_errors[24]
.sym 74470 $auto$alumacc.cc:474:replace_alu$3997.C[24]
.sym 74472 $auto$alumacc.cc:474:replace_alu$3997.C[26]
.sym 74474 basesoc_ctrl_bus_errors[25]
.sym 74476 $auto$alumacc.cc:474:replace_alu$3997.C[25]
.sym 74478 $auto$alumacc.cc:474:replace_alu$3997.C[27]
.sym 74481 basesoc_ctrl_bus_errors[26]
.sym 74482 $auto$alumacc.cc:474:replace_alu$3997.C[26]
.sym 74484 $auto$alumacc.cc:474:replace_alu$3997.C[28]
.sym 74487 basesoc_ctrl_bus_errors[27]
.sym 74488 $auto$alumacc.cc:474:replace_alu$3997.C[27]
.sym 74490 $auto$alumacc.cc:474:replace_alu$3997.C[29]
.sym 74492 basesoc_ctrl_bus_errors[28]
.sym 74494 $auto$alumacc.cc:474:replace_alu$3997.C[28]
.sym 74496 $auto$alumacc.cc:474:replace_alu$3997.C[30]
.sym 74499 basesoc_ctrl_bus_errors[29]
.sym 74500 $auto$alumacc.cc:474:replace_alu$3997.C[29]
.sym 74502 $auto$alumacc.cc:474:replace_alu$3997.C[31]
.sym 74505 basesoc_ctrl_bus_errors[30]
.sym 74506 $auto$alumacc.cc:474:replace_alu$3997.C[30]
.sym 74509 basesoc_ctrl_bus_errors[31]
.sym 74512 $auto$alumacc.cc:474:replace_alu$3997.C[31]
.sym 74513 $abc$40744$n2266
.sym 74514 clk12_$glb_clk
.sym 74515 sys_rst_$glb_sr
.sym 74516 VexRiscv._zz_217_[23]
.sym 74517 VexRiscv._zz_217_[22]
.sym 74518 VexRiscv._zz_217_[21]
.sym 74519 VexRiscv._zz_217_[20]
.sym 74520 VexRiscv._zz_217_[19]
.sym 74521 VexRiscv._zz_217_[18]
.sym 74522 VexRiscv._zz_217_[17]
.sym 74523 VexRiscv._zz_217_[16]
.sym 74524 basesoc_ctrl_bus_errors[28]
.sym 74528 VexRiscv._zz_79_[29]
.sym 74529 $abc$40744$n4155
.sym 74530 $abc$40744$n4714_1
.sym 74531 VexRiscv._zz_217_[28]
.sym 74534 $abc$40744$n4243
.sym 74535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 74537 VexRiscv._zz_288_[1]
.sym 74538 VexRiscv._zz_152_[20]
.sym 74539 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 74540 VexRiscv._zz_94_[17]
.sym 74541 VexRiscv.decode_to_execute_RS2[20]
.sym 74542 $abc$40744$n4094
.sym 74543 VexRiscv._zz_94_[15]
.sym 74544 VexRiscv._zz_35_[31]
.sym 74545 VexRiscv._zz_50_[9]
.sym 74546 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74547 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 74548 VexRiscv._zz_200_[16]
.sym 74549 VexRiscv._zz_50_[11]
.sym 74550 VexRiscv._zz_94_[18]
.sym 74551 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 74557 VexRiscv._zz_152_[28]
.sym 74558 VexRiscv._zz_288_[0]
.sym 74559 VexRiscv._zz_217_[29]
.sym 74560 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 74562 $abc$40744$n4459_1
.sym 74564 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 74566 $abc$40744$n4733
.sym 74567 VexRiscv._zz_164_[29]
.sym 74568 VexRiscv.CsrPlugin_mtval[15]
.sym 74569 $abc$40744$n5315_1
.sym 74570 $abc$40744$n6675_1
.sym 74572 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74573 VexRiscv._zz_44_[0]
.sym 74575 VexRiscv._zz_152_[24]
.sym 74576 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 74577 VexRiscv._zz_44_[1]
.sym 74578 $abc$40744$n5004
.sym 74580 $abc$40744$n4095_1
.sym 74581 $abc$40744$n4230_1
.sym 74582 VexRiscv.CsrPlugin_mepc[17]
.sym 74583 $abc$40744$n4695
.sym 74585 VexRiscv._zz_200_[20]
.sym 74587 $abc$40744$n4243
.sym 74588 $abc$40744$n5334_1
.sym 74591 $abc$40744$n4459_1
.sym 74592 VexRiscv.CsrPlugin_mtval[15]
.sym 74593 $abc$40744$n4230_1
.sym 74596 $abc$40744$n4695
.sym 74598 $abc$40744$n4243
.sym 74599 $abc$40744$n4733
.sym 74602 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74604 VexRiscv._zz_152_[28]
.sym 74605 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 74608 VexRiscv._zz_200_[20]
.sym 74609 VexRiscv._zz_44_[1]
.sym 74610 VexRiscv._zz_288_[0]
.sym 74611 VexRiscv._zz_44_[0]
.sym 74614 $abc$40744$n5334_1
.sym 74615 $abc$40744$n5315_1
.sym 74617 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 74621 VexRiscv._zz_152_[24]
.sym 74622 $abc$40744$n4095_1
.sym 74626 $abc$40744$n6675_1
.sym 74627 VexRiscv._zz_164_[29]
.sym 74628 VexRiscv._zz_217_[29]
.sym 74632 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 74634 $abc$40744$n5004
.sym 74635 VexRiscv.CsrPlugin_mepc[17]
.sym 74637 clk12_$glb_clk
.sym 74639 VexRiscv._zz_216_[31]
.sym 74640 VexRiscv._zz_216_[30]
.sym 74641 VexRiscv._zz_216_[29]
.sym 74642 VexRiscv._zz_216_[28]
.sym 74643 VexRiscv._zz_216_[27]
.sym 74644 VexRiscv._zz_216_[26]
.sym 74645 VexRiscv._zz_216_[25]
.sym 74646 VexRiscv._zz_216_[24]
.sym 74647 VexRiscv.CsrPlugin_mepc[9]
.sym 74651 VexRiscv._zz_288_[10]
.sym 74652 $abc$40744$n4733
.sym 74653 $abc$40744$n3638
.sym 74654 VexRiscv.CsrPlugin_mtval[15]
.sym 74655 $abc$40744$n2565
.sym 74656 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 74657 $abc$40744$n4334
.sym 74658 VexRiscv.CsrPlugin_mtval[11]
.sym 74659 VexRiscv._zz_41_[20]
.sym 74660 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 74661 VexRiscv._zz_152_[28]
.sym 74662 VexRiscv._zz_217_[21]
.sym 74663 $abc$40744$n6672
.sym 74664 $abc$40744$n5004
.sym 74665 VexRiscv._zz_79_[30]
.sym 74666 VexRiscv._zz_50_[7]
.sym 74667 VexRiscv._zz_217_[19]
.sym 74668 VexRiscv._zz_216_[25]
.sym 74669 VexRiscv._zz_217_[18]
.sym 74670 $abc$40744$n4266_1
.sym 74671 VexRiscv._zz_42_[1]
.sym 74672 VexRiscv._zz_94_[16]
.sym 74674 VexRiscv._zz_216_[30]
.sym 74680 VexRiscv._zz_42_[0]
.sym 74681 VexRiscv._zz_171_[1]
.sym 74682 $abc$40744$n6675_1
.sym 74684 $abc$40744$n3729_1
.sym 74685 VexRiscv._zz_41_[24]
.sym 74686 VexRiscv.decode_to_execute_RS2[24]
.sym 74687 VexRiscv._zz_217_[16]
.sym 74688 VexRiscv._zz_193_
.sym 74689 $abc$40744$n4487_1
.sym 74690 $abc$40744$n4868
.sym 74691 VexRiscv._zz_161_
.sym 74692 $abc$40744$n235
.sym 74693 VexRiscv._zz_171_[0]
.sym 74694 VexRiscv._zz_152_[16]
.sym 74695 VexRiscv._zz_79_[16]
.sym 74696 $abc$40744$n4096
.sym 74697 VexRiscv._zz_42_[1]
.sym 74698 VexRiscv._zz_164_[29]
.sym 74702 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 74704 VexRiscv._zz_79_[29]
.sym 74706 VexRiscv._zz_216_[29]
.sym 74707 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 74708 VexRiscv._zz_153_
.sym 74711 VexRiscv._zz_164_[16]
.sym 74713 VexRiscv._zz_42_[0]
.sym 74714 VexRiscv._zz_42_[1]
.sym 74715 VexRiscv.decode_to_execute_RS2[24]
.sym 74716 VexRiscv._zz_153_
.sym 74719 VexRiscv._zz_171_[1]
.sym 74720 $abc$40744$n4487_1
.sym 74721 VexRiscv._zz_152_[16]
.sym 74722 VexRiscv._zz_171_[0]
.sym 74726 VexRiscv._zz_79_[29]
.sym 74731 VexRiscv._zz_217_[16]
.sym 74732 $abc$40744$n6675_1
.sym 74734 VexRiscv._zz_164_[16]
.sym 74737 VexRiscv._zz_164_[29]
.sym 74738 VexRiscv._zz_216_[29]
.sym 74740 $abc$40744$n4868
.sym 74743 VexRiscv._zz_41_[24]
.sym 74744 $abc$40744$n4096
.sym 74746 $abc$40744$n3729_1
.sym 74749 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 74750 $abc$40744$n235
.sym 74751 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 74752 VexRiscv._zz_193_
.sym 74758 VexRiscv._zz_79_[16]
.sym 74759 VexRiscv._zz_161_
.sym 74760 clk12_$glb_clk
.sym 74762 VexRiscv._zz_216_[23]
.sym 74763 VexRiscv._zz_216_[22]
.sym 74764 VexRiscv._zz_216_[21]
.sym 74765 VexRiscv._zz_216_[20]
.sym 74766 VexRiscv._zz_216_[19]
.sym 74767 VexRiscv._zz_216_[18]
.sym 74768 VexRiscv._zz_216_[17]
.sym 74769 VexRiscv._zz_216_[16]
.sym 74770 $abc$40744$n4479_1
.sym 74771 $abc$40744$n5427_1
.sym 74772 $abc$40744$n4561_1
.sym 74773 $abc$40744$n4479_1
.sym 74774 $abc$40744$n3727_1
.sym 74775 $abc$40744$n4487_1
.sym 74776 $abc$40744$n4868
.sym 74777 VexRiscv._zz_216_[28]
.sym 74778 $abc$40744$n6675_1
.sym 74779 VexRiscv.CsrPlugin_mip_MEIP
.sym 74780 VexRiscv._zz_152_[27]
.sym 74781 $abc$40744$n4868
.sym 74782 $abc$40744$n235
.sym 74783 basesoc_dat_w[1]
.sym 74784 $abc$40744$n4937
.sym 74785 $abc$40744$n4377_1
.sym 74786 VexRiscv._zz_79_[17]
.sym 74787 $abc$40744$n3749
.sym 74789 VexRiscv._zz_200_[23]
.sym 74790 VexRiscv._zz_79_[27]
.sym 74791 $abc$40744$n4235
.sym 74792 VexRiscv._zz_79_[28]
.sym 74793 $abc$40744$n4559_1
.sym 74794 VexRiscv._zz_79_[20]
.sym 74796 VexRiscv._zz_79_[24]
.sym 74797 $abc$40744$n2247
.sym 74808 $abc$40744$n4935_1
.sym 74809 VexRiscv._zz_36_[20]
.sym 74810 $abc$40744$n4951
.sym 74811 $abc$40744$n4626_1
.sym 74814 $abc$40744$n4482_1
.sym 74815 $abc$40744$n4266_1
.sym 74816 VexRiscv._zz_79_[24]
.sym 74817 $abc$40744$n6672
.sym 74818 $abc$40744$n4477_1
.sym 74819 $abc$40744$n4872
.sym 74820 VexRiscv._zz_35_[16]
.sym 74822 $abc$40744$n4936
.sym 74823 $abc$40744$n6672
.sym 74824 $abc$40744$n4937
.sym 74826 $abc$40744$n6712
.sym 74827 $abc$40744$n4476_1
.sym 74828 VexRiscv._zz_36_[16]
.sym 74830 $abc$40744$n4266_1
.sym 74832 $abc$40744$n4873_1
.sym 74833 $abc$40744$n4267_1
.sym 74834 VexRiscv._zz_79_[16]
.sym 74836 $abc$40744$n4266_1
.sym 74838 $abc$40744$n4477_1
.sym 74839 VexRiscv._zz_35_[16]
.sym 74842 $abc$40744$n4267_1
.sym 74843 VexRiscv._zz_36_[16]
.sym 74844 $abc$40744$n4476_1
.sym 74848 VexRiscv._zz_79_[24]
.sym 74849 $abc$40744$n4626_1
.sym 74850 $abc$40744$n6672
.sym 74854 $abc$40744$n4937
.sym 74855 VexRiscv._zz_79_[16]
.sym 74856 $abc$40744$n6712
.sym 74860 $abc$40744$n4873_1
.sym 74861 $abc$40744$n4935_1
.sym 74862 VexRiscv._zz_36_[16]
.sym 74866 VexRiscv._zz_35_[16]
.sym 74867 $abc$40744$n4872
.sym 74868 $abc$40744$n4936
.sym 74872 VexRiscv._zz_36_[20]
.sym 74873 $abc$40744$n4951
.sym 74874 $abc$40744$n4873_1
.sym 74878 $abc$40744$n4266_1
.sym 74879 $abc$40744$n4482_1
.sym 74880 $abc$40744$n6672
.sym 74881 VexRiscv._zz_79_[16]
.sym 74882 $abc$40744$n2586_$glb_ce
.sym 74883 clk12_$glb_clk
.sym 74893 VexRiscv._zz_79_[27]
.sym 74896 VexRiscv._zz_79_[27]
.sym 74897 $abc$40744$n4626_1
.sym 74898 $abc$40744$n4384
.sym 74899 VexRiscv._zz_171_[1]
.sym 74900 VexRiscv._zz_216_[20]
.sym 74901 VexRiscv._zz_36_[20]
.sym 74902 $abc$40744$n4230_1
.sym 74903 $abc$40744$n4968_1
.sym 74904 VexRiscv._zz_79_[24]
.sym 74905 $abc$40744$n6672
.sym 74906 $abc$40744$n4512
.sym 74908 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 74909 $abc$40744$n7766
.sym 74910 VexRiscv._zz_79_[23]
.sym 74911 basesoc_dat_w[7]
.sym 74912 $abc$40744$n6712
.sym 74913 VexRiscv._zz_79_[26]
.sym 74914 VexRiscv._zz_36_[16]
.sym 74915 VexRiscv._zz_79_[22]
.sym 74917 VexRiscv._zz_216_[17]
.sym 74918 $abc$40744$n7766
.sym 74919 $abc$40744$n4243
.sym 74920 VexRiscv.CsrPlugin_mepc[17]
.sym 74926 VexRiscv._zz_35_[27]
.sym 74928 $abc$40744$n4095_1
.sym 74929 $abc$40744$n4681
.sym 74930 $abc$40744$n4684_1
.sym 74931 $abc$40744$n4234
.sym 74933 VexRiscv._zz_152_[24]
.sym 74935 $abc$40744$n6672
.sym 74936 VexRiscv._zz_79_[27]
.sym 74937 $abc$40744$n4236_1
.sym 74938 VexRiscv._zz_216_[25]
.sym 74939 VexRiscv._zz_36_[16]
.sym 74940 $abc$40744$n4266_1
.sym 74944 $abc$40744$n233
.sym 74946 VexRiscv._zz_164_[25]
.sym 74947 $abc$40744$n3749
.sym 74950 $abc$40744$n4639_1
.sym 74951 $abc$40744$n4235
.sym 74952 $abc$40744$n4868
.sym 74953 $abc$40744$n4559_1
.sym 74954 $abc$40744$n4563_1
.sym 74955 $abc$40744$n4561_1
.sym 74956 VexRiscv._zz_36_[20]
.sym 74959 $abc$40744$n4095_1
.sym 74960 $abc$40744$n4639_1
.sym 74961 $abc$40744$n4236_1
.sym 74962 VexRiscv._zz_152_[24]
.sym 74966 VexRiscv._zz_36_[16]
.sym 74971 VexRiscv._zz_35_[27]
.sym 74972 $abc$40744$n4266_1
.sym 74974 $abc$40744$n4681
.sym 74977 VexRiscv._zz_79_[27]
.sym 74978 $abc$40744$n6672
.sym 74979 $abc$40744$n4266_1
.sym 74980 $abc$40744$n4684_1
.sym 74983 $abc$40744$n4095_1
.sym 74984 VexRiscv._zz_152_[24]
.sym 74985 $abc$40744$n4235
.sym 74986 $abc$40744$n4234
.sym 74989 VexRiscv._zz_216_[25]
.sym 74990 VexRiscv._zz_164_[25]
.sym 74991 $abc$40744$n4868
.sym 74995 $abc$40744$n4559_1
.sym 74996 $abc$40744$n3749
.sym 74997 $abc$40744$n4561_1
.sym 74998 $abc$40744$n4563_1
.sym 75003 VexRiscv._zz_36_[20]
.sym 75005 $abc$40744$n233
.sym 75006 clk12_$glb_clk
.sym 75016 VexRiscv.memory_arbitration_isValid
.sym 75022 $abc$40744$n4243
.sym 75024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 75026 VexRiscv._zz_201_[2]
.sym 75027 VexRiscv._zz_36_[16]
.sym 75028 VexRiscv.memory_arbitration_isValid
.sym 75029 $abc$40744$n4243
.sym 75030 spiflash_counter[1]
.sym 75032 VexRiscv._zz_164_[25]
.sym 75033 $abc$40744$n4680_1
.sym 75034 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75036 VexRiscv._zz_35_[31]
.sym 75039 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 75043 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 75050 $abc$40744$n4557_1
.sym 75051 $abc$40744$n3936
.sym 75052 $abc$40744$n3794
.sym 75054 VexRiscv._zz_255_[1]
.sym 75056 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 75057 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 75058 $abc$40744$n3638
.sym 75059 basesoc_we
.sym 75060 basesoc_ctrl_reset_reset_r
.sym 75061 basesoc_dat_w[1]
.sym 75062 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 75064 basesoc_dat_w[2]
.sym 75067 $abc$40744$n2247
.sym 75068 $abc$40744$n4683
.sym 75071 basesoc_dat_w[7]
.sym 75073 $abc$40744$n4261_1
.sym 75076 $abc$40744$n4479_1
.sym 75078 sys_rst
.sym 75082 basesoc_dat_w[2]
.sym 75088 $abc$40744$n3794
.sym 75089 $abc$40744$n3936
.sym 75090 basesoc_we
.sym 75091 sys_rst
.sym 75094 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 75095 $abc$40744$n4683
.sym 75096 $abc$40744$n4479_1
.sym 75097 $abc$40744$n4261_1
.sym 75100 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 75102 VexRiscv._zz_255_[1]
.sym 75106 basesoc_ctrl_reset_reset_r
.sym 75114 basesoc_dat_w[1]
.sym 75118 $abc$40744$n3638
.sym 75119 $abc$40744$n4557_1
.sym 75121 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 75125 basesoc_dat_w[7]
.sym 75128 $abc$40744$n2247
.sym 75129 clk12_$glb_clk
.sym 75130 sys_rst_$glb_sr
.sym 75140 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 75143 $abc$40744$n4742_1
.sym 75145 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 75148 $abc$40744$n3638
.sym 75150 VexRiscv._zz_255_[1]
.sym 75151 VexRiscv.execute_to_memory_IS_DIV
.sym 75152 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 75153 VexRiscv.CsrPlugin_mtval[26]
.sym 75154 $abc$40744$n3638
.sym 75156 VexRiscv._zz_79_[27]
.sym 75160 $abc$40744$n6672
.sym 75162 user_btn0
.sym 75163 $abc$40744$n4266_1
.sym 75164 VexRiscv._zz_217_[19]
.sym 75166 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 75172 VexRiscv._zz_164_[19]
.sym 75175 VexRiscv._zz_79_[22]
.sym 75176 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 75178 $abc$40744$n4590_1
.sym 75179 $abc$40744$n4261_1
.sym 75180 $abc$40744$n6675_1
.sym 75184 $abc$40744$n6672
.sym 75185 $abc$40744$n6672
.sym 75188 VexRiscv._zz_217_[19]
.sym 75189 $abc$40744$n4266_1
.sym 75190 VexRiscv._zz_35_[27]
.sym 75192 VexRiscv._zz_255_[1]
.sym 75194 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 75196 $abc$40744$n4479_1
.sym 75198 VexRiscv._zz_35_[26]
.sym 75199 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 75200 VexRiscv._zz_35_[22]
.sym 75201 $abc$40744$n4589_1
.sym 75203 $abc$40744$n4665
.sym 75205 $abc$40744$n4590_1
.sym 75206 VexRiscv._zz_79_[22]
.sym 75207 $abc$40744$n6672
.sym 75208 $abc$40744$n4266_1
.sym 75211 $abc$40744$n6672
.sym 75212 VexRiscv._zz_164_[19]
.sym 75213 $abc$40744$n6675_1
.sym 75214 VexRiscv._zz_217_[19]
.sym 75217 $abc$40744$n4665
.sym 75218 $abc$40744$n4479_1
.sym 75219 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 75220 $abc$40744$n4261_1
.sym 75223 $abc$40744$n4479_1
.sym 75224 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 75225 $abc$40744$n4261_1
.sym 75226 $abc$40744$n4589_1
.sym 75230 VexRiscv._zz_35_[26]
.sym 75236 VexRiscv._zz_35_[27]
.sym 75242 VexRiscv._zz_35_[22]
.sym 75248 VexRiscv._zz_255_[1]
.sym 75250 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 75252 clk12_$glb_clk
.sym 75253 VexRiscv.reset_$glb_sr
.sym 75266 $abc$40744$n6675_1
.sym 75268 basesoc_dat_w[1]
.sym 75272 VexRiscv._zz_79_[26]
.sym 75273 $abc$40744$n4868
.sym 75274 $abc$40744$n4479_1
.sym 75275 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 75276 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 75280 $abc$40744$n4559_1
.sym 75281 $abc$40744$n233
.sym 75289 $abc$40744$n2644
.sym 75295 $abc$40744$n4587_1
.sym 75296 $abc$40744$n4976
.sym 75297 $abc$40744$n233
.sym 75298 VexRiscv._zz_41_[17]
.sym 75301 $abc$40744$n4977_1
.sym 75305 VexRiscv._zz_79_[26]
.sym 75306 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75308 $abc$40744$n4562_1
.sym 75309 VexRiscv._zz_152_[20]
.sym 75310 $abc$40744$n4872
.sym 75312 VexRiscv._zz_35_[22]
.sym 75313 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 75314 VexRiscv._zz_35_[26]
.sym 75317 $abc$40744$n4666_1
.sym 75320 $abc$40744$n6672
.sym 75321 $abc$40744$n4530
.sym 75322 VexRiscv._zz_41_[20]
.sym 75323 $abc$40744$n4266_1
.sym 75324 $abc$40744$n3727_1
.sym 75325 $abc$40744$n4243
.sym 75326 $abc$40744$n6712
.sym 75329 $abc$40744$n4266_1
.sym 75330 $abc$40744$n4587_1
.sym 75331 VexRiscv._zz_35_[22]
.sym 75335 $abc$40744$n6712
.sym 75336 VexRiscv._zz_79_[26]
.sym 75340 $abc$40744$n6672
.sym 75341 VexRiscv._zz_79_[26]
.sym 75342 $abc$40744$n4666_1
.sym 75348 VexRiscv._zz_41_[17]
.sym 75352 $abc$40744$n4977_1
.sym 75353 $abc$40744$n4976
.sym 75354 $abc$40744$n4872
.sym 75355 VexRiscv._zz_35_[26]
.sym 75359 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75360 VexRiscv._zz_152_[20]
.sym 75361 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 75366 VexRiscv._zz_41_[20]
.sym 75370 $abc$40744$n4243
.sym 75371 $abc$40744$n4562_1
.sym 75372 $abc$40744$n4530
.sym 75373 $abc$40744$n3727_1
.sym 75374 $abc$40744$n233
.sym 75375 clk12_$glb_clk
.sym 75389 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75391 VexRiscv._zz_171_[1]
.sym 75392 VexRiscv._zz_79_[22]
.sym 75393 basesoc_ctrl_reset_reset_r
.sym 75395 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75396 VexRiscv.CsrPlugin_mtval[22]
.sym 75397 $abc$40744$n4948
.sym 75403 $abc$40744$n4666_1
.sym 75407 VexRiscv.CsrPlugin_mepc[17]
.sym 75411 $abc$40744$n4243
.sym 75412 $abc$40744$n6712
.sym 75424 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 75430 $abc$40744$n5350
.sym 75433 VexRiscv.CsrPlugin_mepc[17]
.sym 75439 $abc$40744$n5315_1
.sym 75440 spiflash_counter[7]
.sym 75442 spiflash_counter[5]
.sym 75444 spiflash_counter[4]
.sym 75447 spiflash_counter[6]
.sym 75448 VexRiscv.lastStagePc[17]
.sym 75449 $abc$40744$n2644
.sym 75451 spiflash_counter[7]
.sym 75452 spiflash_counter[4]
.sym 75453 spiflash_counter[6]
.sym 75454 spiflash_counter[5]
.sym 75475 VexRiscv.CsrPlugin_mepc[17]
.sym 75476 VexRiscv.lastStagePc[17]
.sym 75477 $abc$40744$n2644
.sym 75493 $abc$40744$n5350
.sym 75495 $abc$40744$n5315_1
.sym 75496 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 75498 clk12_$glb_clk
.sym 75513 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 75521 user_btn2
.sym 75526 csrbankarray_csrbank0_leds_out0_w[2]
.sym 75534 csrbankarray_csrbank0_leds_out0_w[3]
.sym 75541 spiflash_counter[5]
.sym 75543 spiflash_counter[4]
.sym 75546 spiflash_counter[6]
.sym 75548 spiflash_counter[3]
.sym 75552 spiflash_counter[2]
.sym 75555 spiflash_counter[7]
.sym 75557 spiflash_counter[0]
.sym 75571 spiflash_counter[1]
.sym 75573 $nextpnr_ICESTORM_LC_22$O
.sym 75576 spiflash_counter[0]
.sym 75579 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 75582 spiflash_counter[1]
.sym 75585 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 75588 spiflash_counter[2]
.sym 75589 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 75591 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 75594 spiflash_counter[3]
.sym 75595 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 75597 $auto$alumacc.cc:474:replace_alu$4108.C[5]
.sym 75600 spiflash_counter[4]
.sym 75601 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 75603 $auto$alumacc.cc:474:replace_alu$4108.C[6]
.sym 75605 spiflash_counter[5]
.sym 75607 $auto$alumacc.cc:474:replace_alu$4108.C[5]
.sym 75609 $auto$alumacc.cc:474:replace_alu$4108.C[7]
.sym 75611 spiflash_counter[6]
.sym 75613 $auto$alumacc.cc:474:replace_alu$4108.C[6]
.sym 75616 spiflash_counter[7]
.sym 75619 $auto$alumacc.cc:474:replace_alu$4108.C[7]
.sym 75639 $abc$40744$n2492
.sym 75668 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75671 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75684 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75688 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75697 $abc$40744$n2621
.sym 75698 $PACKER_VCC_NET
.sym 75709 $PACKER_VCC_NET
.sym 75719 $abc$40744$n2621
.sym 75726 basesoc_timer0_value_status[0]
.sym 75727 basesoc_timer0_value_status[6]
.sym 75735 user_btn0
.sym 75744 user_btn0
.sym 75749 user_btn0
.sym 75757 user_btn1
.sym 75802 basesoc_timer0_load_storage[15]
.sym 75843 basesoc_timer0_reload_storage[0]
.sym 75845 basesoc_timer0_reload_storage[1]
.sym 75849 $abc$40744$n6324_1
.sym 75851 basesoc_dat_w[3]
.sym 75852 spiflash_mosi
.sym 75861 basesoc_timer0_value[0]
.sym 75868 basesoc_timer0_value_status[0]
.sym 75871 $abc$40744$n2621
.sym 75881 $abc$40744$n2442
.sym 75938 spiflash_cs_n
.sym 75942 $abc$40744$n188
.sym 75981 basesoc_dat_w[6]
.sym 75982 basesoc_timer0_load_storage[15]
.sym 75984 array_muxed1[10]
.sym 75986 basesoc_timer0_value[8]
.sym 75987 array_muxed0[1]
.sym 75988 basesoc_dat_w[3]
.sym 75989 basesoc_dat_w[2]
.sym 75990 basesoc_uart_phy_rx
.sym 75994 $abc$40744$n7767
.sym 75995 basesoc_timer0_en_storage
.sym 75998 basesoc_uart_rx_fifo_consume[0]
.sym 76041 $abc$40744$n2508
.sym 76044 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 76046 VexRiscv.dBus_cmd_payload_wr
.sym 76080 user_btn0
.sym 76081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 76082 basesoc_dat_w[3]
.sym 76084 array_muxed0[8]
.sym 76087 csrbankarray_csrbank3_bitbang_en0_w
.sym 76088 $PACKER_VCC_NET
.sym 76092 $abc$40744$n6455_1
.sym 76093 basesoc_uart_phy_rx_reg[4]
.sym 76094 basesoc_uart_phy_rx_reg[1]
.sym 76096 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 76099 basesoc_uart_phy_rx_reg[7]
.sym 76100 VexRiscv.dBus_cmd_payload_wr
.sym 76101 sys_rst
.sym 76102 basesoc_uart_rx_fifo_produce[1]
.sym 76103 $abc$40744$n3976
.sym 76104 basesoc_uart_rx_fifo_consume[1]
.sym 76141 basesoc_uart_phy_source_payload_data[3]
.sym 76142 $abc$40744$n7767
.sym 76143 basesoc_uart_phy_source_payload_data[7]
.sym 76144 basesoc_uart_phy_source_payload_data[6]
.sym 76145 basesoc_uart_phy_source_payload_data[4]
.sym 76146 basesoc_uart_phy_source_payload_data[1]
.sym 76147 basesoc_uart_phy_source_payload_data[0]
.sym 76187 spiflash_miso
.sym 76188 basesoc_dat_w[7]
.sym 76192 basesoc_uart_tx_fifo_do_read
.sym 76195 $abc$40744$n2621
.sym 76196 array_muxed0[13]
.sym 76198 sys_rst
.sym 76200 basesoc_uart_phy_sink_payload_data[3]
.sym 76201 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 76203 basesoc_uart_rx_fifo_readable
.sym 76204 basesoc_uart_phy_tx_reg[4]
.sym 76205 sys_rst
.sym 76206 basesoc_timer0_load_storage[13]
.sym 76212 basesoc_uart_rx_fifo_consume[2]
.sym 76214 $PACKER_VCC_NET
.sym 76217 basesoc_uart_rx_fifo_consume[3]
.sym 76220 $PACKER_VCC_NET
.sym 76225 basesoc_uart_rx_fifo_consume[0]
.sym 76228 $abc$40744$n7767
.sym 76229 basesoc_uart_rx_fifo_do_read
.sym 76236 $abc$40744$n7767
.sym 76240 $PACKER_VCC_NET
.sym 76242 basesoc_uart_rx_fifo_consume[1]
.sym 76245 basesoc_uart_phy_tx_reg[1]
.sym 76246 basesoc_uart_phy_tx_reg[0]
.sym 76247 basesoc_uart_phy_tx_reg[2]
.sym 76248 basesoc_uart_phy_tx_reg[3]
.sym 76249 $abc$40744$n6779_1
.sym 76250 $abc$40744$n2509
.sym 76251 $PACKER_VCC_NET
.sym 76252 $PACKER_VCC_NET
.sym 76253 $PACKER_VCC_NET
.sym 76254 $PACKER_VCC_NET
.sym 76255 $PACKER_VCC_NET
.sym 76256 $PACKER_VCC_NET
.sym 76257 $abc$40744$n7767
.sym 76258 $abc$40744$n7767
.sym 76259 basesoc_uart_rx_fifo_consume[0]
.sym 76260 basesoc_uart_rx_fifo_consume[1]
.sym 76262 basesoc_uart_rx_fifo_consume[2]
.sym 76263 basesoc_uart_rx_fifo_consume[3]
.sym 76270 clk12_$glb_clk
.sym 76271 basesoc_uart_rx_fifo_do_read
.sym 76272 $PACKER_VCC_NET
.sym 76281 basesoc_adr[1]
.sym 76284 basesoc_adr[1]
.sym 76285 $abc$40744$n2356
.sym 76286 basesoc_uart_rx_fifo_consume[2]
.sym 76287 basesoc_uart_tx_fifo_consume[3]
.sym 76288 basesoc_dat_w[3]
.sym 76289 basesoc_dat_w[1]
.sym 76290 $PACKER_VCC_NET
.sym 76291 basesoc_adr[1]
.sym 76292 basesoc_uart_phy_tx_bitcount[3]
.sym 76293 basesoc_uart_phy_rx_reg[6]
.sym 76294 array_muxed1[5]
.sym 76296 $PACKER_VCC_NET
.sym 76297 basesoc_uart_phy_rx_reg[3]
.sym 76298 $abc$40744$n235
.sym 76299 basesoc_dat_w[5]
.sym 76300 basesoc_timer0_en_storage
.sym 76301 basesoc_uart_tx_fifo_consume[2]
.sym 76303 basesoc_uart_eventmanager_pending_w[0]
.sym 76304 $abc$40744$n2509
.sym 76305 basesoc_uart_tx_fifo_consume[0]
.sym 76306 csrbankarray_csrbank0_leds_out0_w[3]
.sym 76307 basesoc_uart_phy_source_payload_data[2]
.sym 76308 VexRiscv._zz_313_
.sym 76313 basesoc_uart_phy_source_payload_data[2]
.sym 76314 basesoc_uart_rx_fifo_produce[2]
.sym 76316 basesoc_uart_rx_fifo_produce[0]
.sym 76317 basesoc_uart_phy_source_payload_data[4]
.sym 76318 basesoc_uart_phy_source_payload_data[1]
.sym 76319 basesoc_uart_phy_source_payload_data[0]
.sym 76321 basesoc_uart_phy_source_payload_data[3]
.sym 76322 $abc$40744$n7767
.sym 76323 basesoc_uart_phy_source_payload_data[7]
.sym 76324 basesoc_uart_phy_source_payload_data[6]
.sym 76329 basesoc_uart_rx_fifo_produce[1]
.sym 76330 basesoc_uart_phy_source_payload_data[5]
.sym 76331 basesoc_uart_rx_fifo_wrport_we
.sym 76333 $PACKER_VCC_NET
.sym 76335 basesoc_uart_rx_fifo_produce[3]
.sym 76337 $abc$40744$n7767
.sym 76345 array_muxed0[13]
.sym 76346 basesoc_timer0_load_storage[9]
.sym 76347 $abc$40744$n7804
.sym 76348 basesoc_timer0_load_storage[12]
.sym 76349 $abc$40744$n2621
.sym 76350 basesoc_timer0_load_storage[13]
.sym 76351 $abc$40744$n5412_1
.sym 76352 basesoc_timer0_load_storage[8]
.sym 76353 $abc$40744$n7767
.sym 76354 $abc$40744$n7767
.sym 76355 $abc$40744$n7767
.sym 76356 $abc$40744$n7767
.sym 76357 $abc$40744$n7767
.sym 76358 $abc$40744$n7767
.sym 76359 $abc$40744$n7767
.sym 76360 $abc$40744$n7767
.sym 76361 basesoc_uart_rx_fifo_produce[0]
.sym 76362 basesoc_uart_rx_fifo_produce[1]
.sym 76364 basesoc_uart_rx_fifo_produce[2]
.sym 76365 basesoc_uart_rx_fifo_produce[3]
.sym 76372 clk12_$glb_clk
.sym 76373 basesoc_uart_rx_fifo_wrport_we
.sym 76374 basesoc_uart_phy_source_payload_data[0]
.sym 76375 basesoc_uart_phy_source_payload_data[1]
.sym 76376 basesoc_uart_phy_source_payload_data[2]
.sym 76377 basesoc_uart_phy_source_payload_data[3]
.sym 76378 basesoc_uart_phy_source_payload_data[4]
.sym 76379 basesoc_uart_phy_source_payload_data[5]
.sym 76380 basesoc_uart_phy_source_payload_data[6]
.sym 76381 basesoc_uart_phy_source_payload_data[7]
.sym 76382 $PACKER_VCC_NET
.sym 76389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 76390 $abc$40744$n8240
.sym 76391 basesoc_uart_phy_sink_payload_data[2]
.sym 76392 basesoc_uart_rx_fifo_produce[0]
.sym 76393 basesoc_uart_phy_rx_busy
.sym 76395 $abc$40744$n8240
.sym 76396 $abc$40744$n6080_1
.sym 76397 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 76398 basesoc_uart_rx_fifo_produce[2]
.sym 76399 basesoc_uart_rx_fifo_do_read
.sym 76400 basesoc_uart_phy_sink_payload_data[1]
.sym 76401 basesoc_uart_rx_fifo_produce[3]
.sym 76402 basesoc_timer0_en_storage
.sym 76403 $abc$40744$n7767
.sym 76405 $abc$40744$n5
.sym 76406 basesoc_uart_eventmanager_storage[1]
.sym 76408 array_muxed0[13]
.sym 76409 eventmanager_status_w[0]
.sym 76417 basesoc_uart_tx_fifo_do_read
.sym 76419 $PACKER_VCC_NET
.sym 76427 $PACKER_VCC_NET
.sym 76433 $abc$40744$n7804
.sym 76435 basesoc_uart_tx_fifo_consume[3]
.sym 76437 basesoc_uart_tx_fifo_consume[1]
.sym 76439 basesoc_uart_tx_fifo_consume[2]
.sym 76441 $abc$40744$n7804
.sym 76443 basesoc_uart_tx_fifo_consume[0]
.sym 76447 $abc$40744$n6776_1
.sym 76448 $abc$40744$n5
.sym 76450 count[7]
.sym 76451 count[4]
.sym 76452 count[2]
.sym 76453 count[3]
.sym 76454 count[5]
.sym 76455 $PACKER_VCC_NET
.sym 76456 $PACKER_VCC_NET
.sym 76457 $PACKER_VCC_NET
.sym 76458 $PACKER_VCC_NET
.sym 76459 $PACKER_VCC_NET
.sym 76460 $PACKER_VCC_NET
.sym 76461 $abc$40744$n7804
.sym 76462 $abc$40744$n7804
.sym 76463 basesoc_uart_tx_fifo_consume[0]
.sym 76464 basesoc_uart_tx_fifo_consume[1]
.sym 76466 basesoc_uart_tx_fifo_consume[2]
.sym 76467 basesoc_uart_tx_fifo_consume[3]
.sym 76474 clk12_$glb_clk
.sym 76475 basesoc_uart_tx_fifo_do_read
.sym 76476 $PACKER_VCC_NET
.sym 76489 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 76490 basesoc_uart_rx_fifo_readable
.sym 76491 $abc$40744$n3872_1
.sym 76493 basesoc_dat_w[7]
.sym 76494 VexRiscv._zz_191_
.sym 76495 $PACKER_VCC_NET
.sym 76496 serial_tx
.sym 76497 $abc$40744$n2426
.sym 76500 basesoc_uart_tx_fifo_produce[2]
.sym 76501 basesoc_adr[2]
.sym 76502 basesoc_uart_tx_fifo_produce[0]
.sym 76503 basesoc_timer0_load_storage[12]
.sym 76504 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 76505 $abc$40744$n3608_1
.sym 76506 grant
.sym 76508 sys_rst
.sym 76509 basesoc_uart_phy_rx_r
.sym 76510 $abc$40744$n3976
.sym 76511 array_muxed0[0]
.sym 76512 $abc$40744$n5
.sym 76519 $abc$40744$n7804
.sym 76520 basesoc_dat_w[7]
.sym 76521 $PACKER_VCC_NET
.sym 76524 basesoc_dat_w[1]
.sym 76525 basesoc_uart_tx_fifo_produce[0]
.sym 76526 basesoc_ctrl_reset_reset_r
.sym 76527 $abc$40744$n7804
.sym 76528 basesoc_uart_tx_fifo_wrport_we
.sym 76531 basesoc_dat_w[3]
.sym 76532 basesoc_uart_tx_fifo_produce[1]
.sym 76533 basesoc_dat_w[6]
.sym 76534 basesoc_dat_w[5]
.sym 76537 basesoc_dat_w[4]
.sym 76542 basesoc_uart_tx_fifo_produce[3]
.sym 76545 basesoc_uart_tx_fifo_produce[2]
.sym 76546 basesoc_dat_w[2]
.sym 76549 $abc$40744$n3608_1
.sym 76550 count[13]
.sym 76551 basesoc_uart_rx_fifo_wrport_we
.sym 76552 count[8]
.sym 76553 basesoc_uart_rx_fifo_do_read
.sym 76554 $abc$40744$n3607_1
.sym 76555 $abc$40744$n3785
.sym 76556 count[10]
.sym 76557 $abc$40744$n7804
.sym 76558 $abc$40744$n7804
.sym 76559 $abc$40744$n7804
.sym 76560 $abc$40744$n7804
.sym 76561 $abc$40744$n7804
.sym 76562 $abc$40744$n7804
.sym 76563 $abc$40744$n7804
.sym 76564 $abc$40744$n7804
.sym 76565 basesoc_uart_tx_fifo_produce[0]
.sym 76566 basesoc_uart_tx_fifo_produce[1]
.sym 76568 basesoc_uart_tx_fifo_produce[2]
.sym 76569 basesoc_uart_tx_fifo_produce[3]
.sym 76576 clk12_$glb_clk
.sym 76577 basesoc_uart_tx_fifo_wrport_we
.sym 76578 basesoc_ctrl_reset_reset_r
.sym 76579 basesoc_dat_w[1]
.sym 76580 basesoc_dat_w[2]
.sym 76581 basesoc_dat_w[3]
.sym 76582 basesoc_dat_w[4]
.sym 76583 basesoc_dat_w[5]
.sym 76584 basesoc_dat_w[6]
.sym 76585 basesoc_dat_w[7]
.sym 76586 $PACKER_VCC_NET
.sym 76591 $abc$40744$n4872
.sym 76592 basesoc_uart_phy_source_payload_data[5]
.sym 76593 $abc$40744$n6152
.sym 76595 basesoc_uart_phy_rx_reg[6]
.sym 76596 $abc$40744$n4873_1
.sym 76597 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 76598 $abc$40744$n6776_1
.sym 76599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 76601 basesoc_uart_phy_rx_reg[1]
.sym 76603 basesoc_uart_rx_fifo_readable
.sym 76605 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 76606 $abc$40744$n3607_1
.sym 76607 VexRiscv.decode_to_execute_RS2[24]
.sym 76608 basesoc_uart_phy_sink_payload_data[3]
.sym 76609 VexRiscv._zz_191_
.sym 76610 basesoc_uart_rx_fifo_level0[4]
.sym 76611 VexRiscv._zz_191_
.sym 76612 $abc$40744$n212
.sym 76613 sys_rst
.sym 76651 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 76652 reset_delay[6]
.sym 76653 reset_delay[7]
.sym 76654 sys_rst
.sym 76655 $abc$40744$n3640
.sym 76656 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 76657 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 76658 $abc$40744$n3564
.sym 76694 count[1]
.sym 76696 $abc$40744$n3884_1
.sym 76697 VexRiscv._zz_130_[6]
.sym 76698 basesoc_timer0_eventmanager_storage
.sym 76699 VexRiscv._zz_41_[30]
.sym 76702 VexRiscv._zz_41_[13]
.sym 76705 basesoc_uart_rx_fifo_wrport_we
.sym 76706 VexRiscv._zz_50_[10]
.sym 76708 $abc$40744$n2509
.sym 76709 VexRiscv._zz_79_[31]
.sym 76710 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 76712 basesoc_timer0_en_storage
.sym 76714 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 76715 VexRiscv._zz_50_[7]
.sym 76716 $abc$40744$n6473_1
.sym 76753 VexRiscv._zz_255_[0]
.sym 76754 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 76755 reset_delay[8]
.sym 76756 VexRiscv._zz_79_[10]
.sym 76757 $abc$40744$n4467_1
.sym 76758 $abc$40744$n4466_1
.sym 76759 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 76760 $abc$40744$n4430_1
.sym 76791 $abc$40744$n3565_1
.sym 76792 $abc$40744$n218
.sym 76795 VexRiscv._zz_49_[1]
.sym 76796 VexRiscv._zz_161_
.sym 76798 sys_rst
.sym 76799 VexRiscv.decode_to_execute_RS2[14]
.sym 76800 VexRiscv._zz_161_
.sym 76801 VexRiscv._zz_79_[6]
.sym 76802 $abc$40744$n4873_1
.sym 76803 basesoc_uart_phy_rx
.sym 76804 $abc$40744$n233
.sym 76805 VexRiscv._zz_171_[2]
.sym 76806 $abc$40744$n7126
.sym 76807 VexRiscv._zz_35_[15]
.sym 76808 $abc$40744$n216
.sym 76809 sys_rst
.sym 76810 $abc$40744$n6672
.sym 76812 $abc$40744$n4379
.sym 76813 VexRiscv.memory_arbitration_isValid
.sym 76814 basesoc_adr[0]
.sym 76815 VexRiscv._zz_32_[1]
.sym 76816 basesoc_uart_phy_storage[28]
.sym 76817 basesoc_timer0_en_storage
.sym 76818 $abc$40744$n5
.sym 76855 $abc$40744$n4932_1
.sym 76856 $abc$40744$n4933
.sym 76857 $abc$40744$n4431_1
.sym 76858 basesoc_timer0_en_storage
.sym 76859 $abc$40744$n4931
.sym 76860 $abc$40744$n4925
.sym 76861 $abc$40744$n4468_1
.sym 76862 $abc$40744$n4432_1
.sym 76895 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 76896 user_btn0
.sym 76897 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 76898 VexRiscv._zz_50_[7]
.sym 76899 $abc$40744$n4329_1
.sym 76900 $abc$40744$n4266_1
.sym 76901 $abc$40744$n4266_1
.sym 76902 $abc$40744$n6712
.sym 76903 VexRiscv._zz_191_
.sym 76904 $abc$40744$n220
.sym 76906 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 76907 VexRiscv._zz_50_[8]
.sym 76908 $abc$40744$n4369
.sym 76909 VexRiscv.decode_to_execute_RS2[13]
.sym 76910 $abc$40744$n4931
.sym 76911 VexRiscv._zz_79_[10]
.sym 76912 VexRiscv._zz_79_[13]
.sym 76913 $abc$40744$n3976
.sym 76914 VexRiscv._zz_79_[15]
.sym 76915 $abc$40744$n2253
.sym 76916 $abc$40744$n4261_1
.sym 76917 VexRiscv._zz_79_[15]
.sym 76918 $abc$40744$n4872
.sym 76919 $abc$40744$n2440
.sym 76957 $abc$40744$n4921
.sym 76958 $abc$40744$n6070_1
.sym 76959 $abc$40744$n4379
.sym 76960 $abc$40744$n4911_1
.sym 76961 $abc$40744$n4920_1
.sym 76962 $abc$40744$n4365_1
.sym 76963 $abc$40744$n4877
.sym 76964 $abc$40744$n4912
.sym 76999 $abc$40744$n4872
.sym 77000 $abc$40744$n4873_1
.sym 77001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 77002 basesoc_timer0_en_storage
.sym 77003 VexRiscv._zz_79_[14]
.sym 77004 $abc$40744$n6712
.sym 77005 $abc$40744$n4422_1
.sym 77006 $abc$40744$n4868
.sym 77007 VexRiscv._zz_50_[9]
.sym 77008 $abc$40744$n6489_1
.sym 77009 $abc$40744$n3749
.sym 77010 VexRiscv._zz_79_[14]
.sym 77011 VexRiscv._zz_217_[15]
.sym 77012 VexRiscv._zz_79_[10]
.sym 77013 basesoc_vexriscv_ibus_adr[0]
.sym 77014 VexRiscv._zz_50_[11]
.sym 77015 VexRiscv._zz_217_[13]
.sym 77016 VexRiscv._zz_216_[7]
.sym 77017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 77018 VexRiscv._zz_52_
.sym 77019 $abc$40744$n7766
.sym 77020 $abc$40744$n7766
.sym 77021 VexRiscv.decode_to_execute_RS2[24]
.sym 77022 VexRiscv._zz_191_
.sym 77027 VexRiscv._zz_79_[10]
.sym 77028 VexRiscv._zz_94_[19]
.sym 77029 $abc$40744$n7766
.sym 77031 $PACKER_VCC_NET
.sym 77032 VexRiscv._zz_79_[9]
.sym 77033 VexRiscv._zz_94_[18]
.sym 77034 VexRiscv._zz_94_[17]
.sym 77038 $PACKER_VCC_NET
.sym 77042 VexRiscv._zz_79_[8]
.sym 77043 VexRiscv._zz_79_[14]
.sym 77044 $abc$40744$n7766
.sym 77046 VexRiscv._zz_94_[15]
.sym 77048 VexRiscv._zz_79_[11]
.sym 77049 VexRiscv._zz_94_[16]
.sym 77050 VexRiscv._zz_79_[13]
.sym 77054 VexRiscv._zz_79_[12]
.sym 77055 VexRiscv._zz_79_[15]
.sym 77059 VexRiscv.decode_to_execute_RS2[15]
.sym 77060 $abc$40744$n6409
.sym 77061 VexRiscv._zz_47_[1]
.sym 77062 VexRiscv._zz_79_[12]
.sym 77063 VexRiscv._zz_200_[15]
.sym 77064 VexRiscv._zz_200_[10]
.sym 77065 $abc$40744$n6408
.sym 77066 VexRiscv.decode_to_execute_RS2[10]
.sym 77067 $abc$40744$n7766
.sym 77068 $abc$40744$n7766
.sym 77069 $abc$40744$n7766
.sym 77070 $abc$40744$n7766
.sym 77071 $abc$40744$n7766
.sym 77072 $abc$40744$n7766
.sym 77073 $abc$40744$n7766
.sym 77074 $abc$40744$n7766
.sym 77075 VexRiscv._zz_94_[15]
.sym 77076 VexRiscv._zz_94_[16]
.sym 77078 VexRiscv._zz_94_[17]
.sym 77079 VexRiscv._zz_94_[18]
.sym 77080 VexRiscv._zz_94_[19]
.sym 77086 clk12_$glb_clk
.sym 77087 $PACKER_VCC_NET
.sym 77088 $PACKER_VCC_NET
.sym 77089 VexRiscv._zz_79_[10]
.sym 77090 VexRiscv._zz_79_[11]
.sym 77091 VexRiscv._zz_79_[12]
.sym 77092 VexRiscv._zz_79_[13]
.sym 77093 VexRiscv._zz_79_[14]
.sym 77094 VexRiscv._zz_79_[15]
.sym 77095 VexRiscv._zz_79_[8]
.sym 77096 VexRiscv._zz_79_[9]
.sym 77101 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 77102 $abc$40744$n3884_1
.sym 77103 VexRiscv._zz_217_[14]
.sym 77104 $abc$40744$n5388_1
.sym 77105 VexRiscv._zz_216_[14]
.sym 77106 basesoc_uart_phy_storage[27]
.sym 77107 VexRiscv._zz_79_[4]
.sym 77108 $abc$40744$n2547
.sym 77109 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 77110 $abc$40744$n6672
.sym 77111 VexRiscv._zz_216_[11]
.sym 77112 $abc$40744$n4266_1
.sym 77113 VexRiscv._zz_79_[31]
.sym 77115 VexRiscv._zz_50_[10]
.sym 77116 VexRiscv._zz_50_[7]
.sym 77117 VexRiscv._zz_216_[1]
.sym 77118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 77119 VexRiscv._zz_217_[4]
.sym 77120 $abc$40744$n4868
.sym 77121 VexRiscv._zz_49_[0]
.sym 77122 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 77123 VexRiscv._zz_50_[8]
.sym 77124 $abc$40744$n5424_1
.sym 77129 VexRiscv._zz_50_[8]
.sym 77133 $PACKER_VCC_NET
.sym 77134 VexRiscv._zz_79_[1]
.sym 77135 VexRiscv._zz_79_[4]
.sym 77136 VexRiscv._zz_50_[7]
.sym 77138 VexRiscv._zz_79_[6]
.sym 77140 VexRiscv._zz_50_[10]
.sym 77141 VexRiscv._zz_79_[5]
.sym 77146 VexRiscv._zz_50_[9]
.sym 77147 VexRiscv._zz_79_[0]
.sym 77151 VexRiscv._zz_79_[2]
.sym 77152 VexRiscv._zz_50_[11]
.sym 77155 VexRiscv._zz_79_[3]
.sym 77156 VexRiscv._zz_52_
.sym 77157 $abc$40744$n7766
.sym 77158 $abc$40744$n7766
.sym 77159 VexRiscv._zz_79_[7]
.sym 77161 $abc$40744$n4414_1
.sym 77162 $abc$40744$n6413
.sym 77163 $abc$40744$n4778_1
.sym 77164 $abc$40744$n4413_1
.sym 77165 basesoc_ctrl_storage[31]
.sym 77166 $abc$40744$n6412
.sym 77167 VexRiscv._zz_94_[20]
.sym 77168 VexRiscv._zz_94_[24]
.sym 77169 $abc$40744$n7766
.sym 77170 $abc$40744$n7766
.sym 77171 $abc$40744$n7766
.sym 77172 $abc$40744$n7766
.sym 77173 $abc$40744$n7766
.sym 77174 $abc$40744$n7766
.sym 77175 $abc$40744$n7766
.sym 77176 $abc$40744$n7766
.sym 77177 VexRiscv._zz_50_[7]
.sym 77178 VexRiscv._zz_50_[8]
.sym 77180 VexRiscv._zz_50_[9]
.sym 77181 VexRiscv._zz_50_[10]
.sym 77182 VexRiscv._zz_50_[11]
.sym 77188 clk12_$glb_clk
.sym 77189 VexRiscv._zz_52_
.sym 77190 VexRiscv._zz_79_[0]
.sym 77191 VexRiscv._zz_79_[1]
.sym 77192 VexRiscv._zz_79_[2]
.sym 77193 VexRiscv._zz_79_[3]
.sym 77194 VexRiscv._zz_79_[4]
.sym 77195 VexRiscv._zz_79_[5]
.sym 77196 VexRiscv._zz_79_[6]
.sym 77197 VexRiscv._zz_79_[7]
.sym 77198 $PACKER_VCC_NET
.sym 77203 $abc$40744$n235
.sym 77204 VexRiscv._zz_79_[8]
.sym 77205 VexRiscv._zz_79_[9]
.sym 77206 VexRiscv._zz_161_
.sym 77207 VexRiscv._zz_216_[6]
.sym 77208 VexRiscv.decode_to_execute_RS2[10]
.sym 77209 $PACKER_VCC_NET
.sym 77210 $abc$40744$n4873_1
.sym 77211 VexRiscv._zz_79_[9]
.sym 77213 VexRiscv._zz_79_[5]
.sym 77214 basesoc_uart_phy_uart_clk_rxen
.sym 77215 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 77216 VexRiscv._zz_217_[1]
.sym 77217 VexRiscv._zz_79_[2]
.sym 77218 $abc$40744$n6672
.sym 77219 VexRiscv._zz_32_[1]
.sym 77220 VexRiscv._zz_216_[3]
.sym 77221 VexRiscv._zz_79_[3]
.sym 77222 $abc$40744$n233
.sym 77223 VexRiscv._zz_79_[3]
.sym 77224 VexRiscv._zz_153_
.sym 77225 sys_rst
.sym 77226 VexRiscv._zz_35_[15]
.sym 77231 VexRiscv._zz_79_[14]
.sym 77233 $PACKER_VCC_NET
.sym 77234 $abc$40744$n7766
.sym 77238 VexRiscv._zz_79_[13]
.sym 77239 VexRiscv._zz_79_[11]
.sym 77240 VexRiscv._zz_94_[21]
.sym 77241 VexRiscv._zz_94_[22]
.sym 77242 VexRiscv._zz_79_[12]
.sym 77244 VexRiscv._zz_94_[23]
.sym 77247 $abc$40744$n7766
.sym 77251 $PACKER_VCC_NET
.sym 77252 VexRiscv._zz_79_[15]
.sym 77253 VexRiscv._zz_79_[10]
.sym 77254 VexRiscv._zz_94_[24]
.sym 77259 VexRiscv._zz_94_[20]
.sym 77261 VexRiscv._zz_79_[9]
.sym 77262 VexRiscv._zz_79_[8]
.sym 77263 $abc$40744$n4781
.sym 77264 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 77265 $abc$40744$n6411
.sym 77266 $abc$40744$n4111
.sym 77267 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 77268 $abc$40744$n5424_1
.sym 77269 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 77270 $abc$40744$n4779
.sym 77271 $abc$40744$n7766
.sym 77272 $abc$40744$n7766
.sym 77273 $abc$40744$n7766
.sym 77274 $abc$40744$n7766
.sym 77275 $abc$40744$n7766
.sym 77276 $abc$40744$n7766
.sym 77277 $abc$40744$n7766
.sym 77278 $abc$40744$n7766
.sym 77279 VexRiscv._zz_94_[20]
.sym 77280 VexRiscv._zz_94_[21]
.sym 77282 VexRiscv._zz_94_[22]
.sym 77283 VexRiscv._zz_94_[23]
.sym 77284 VexRiscv._zz_94_[24]
.sym 77290 clk12_$glb_clk
.sym 77291 $PACKER_VCC_NET
.sym 77292 $PACKER_VCC_NET
.sym 77293 VexRiscv._zz_79_[10]
.sym 77294 VexRiscv._zz_79_[11]
.sym 77295 VexRiscv._zz_79_[12]
.sym 77296 VexRiscv._zz_79_[13]
.sym 77297 VexRiscv._zz_79_[14]
.sym 77298 VexRiscv._zz_79_[15]
.sym 77299 VexRiscv._zz_79_[8]
.sym 77300 VexRiscv._zz_79_[9]
.sym 77302 VexRiscv.decode_to_execute_RS2[30]
.sym 77304 user_btn0
.sym 77305 $abc$40744$n4873_1
.sym 77306 $abc$40744$n3722_1
.sym 77307 $PACKER_VCC_NET
.sym 77308 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 77309 $abc$40744$n4243
.sym 77310 $abc$40744$n7766
.sym 77311 VexRiscv._zz_152_[13]
.sym 77312 basesoc_uart_rx_fifo_level0[0]
.sym 77313 $abc$40744$n3727_1
.sym 77315 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 77316 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 77317 VexRiscv.decode_to_execute_RS2[13]
.sym 77318 VexRiscv._zz_79_[15]
.sym 77319 VexRiscv._zz_79_[10]
.sym 77320 $abc$40744$n3976
.sym 77321 VexRiscv._zz_152_[14]
.sym 77322 $abc$40744$n3611_1
.sym 77323 $abc$40744$n2253
.sym 77324 $abc$40744$n4261_1
.sym 77325 VexRiscv._zz_94_[20]
.sym 77326 $abc$40744$n4872
.sym 77327 VexRiscv._zz_94_[24]
.sym 77328 VexRiscv._zz_217_[8]
.sym 77334 VexRiscv._zz_50_[9]
.sym 77341 VexRiscv._zz_79_[7]
.sym 77342 VexRiscv._zz_79_[4]
.sym 77343 VexRiscv._zz_50_[7]
.sym 77344 VexRiscv._zz_50_[10]
.sym 77345 VexRiscv._zz_79_[1]
.sym 77346 VexRiscv._zz_79_[0]
.sym 77347 VexRiscv._zz_50_[11]
.sym 77349 VexRiscv._zz_79_[6]
.sym 77353 VexRiscv._zz_50_[8]
.sym 77355 VexRiscv._zz_79_[2]
.sym 77356 $abc$40744$n7766
.sym 77359 VexRiscv._zz_79_[5]
.sym 77360 VexRiscv._zz_52_
.sym 77361 VexRiscv._zz_79_[3]
.sym 77362 $PACKER_VCC_NET
.sym 77364 $abc$40744$n7766
.sym 77365 $abc$40744$n120
.sym 77366 $abc$40744$n4110_1
.sym 77367 VexRiscv._zz_152_[10]
.sym 77368 $abc$40744$n4114_1
.sym 77369 $abc$40744$n4169
.sym 77370 $abc$40744$n3831_1
.sym 77371 $abc$40744$n4168
.sym 77372 $abc$40744$n4115
.sym 77373 $abc$40744$n7766
.sym 77374 $abc$40744$n7766
.sym 77375 $abc$40744$n7766
.sym 77376 $abc$40744$n7766
.sym 77377 $abc$40744$n7766
.sym 77378 $abc$40744$n7766
.sym 77379 $abc$40744$n7766
.sym 77380 $abc$40744$n7766
.sym 77381 VexRiscv._zz_50_[7]
.sym 77382 VexRiscv._zz_50_[8]
.sym 77384 VexRiscv._zz_50_[9]
.sym 77385 VexRiscv._zz_50_[10]
.sym 77386 VexRiscv._zz_50_[11]
.sym 77392 clk12_$glb_clk
.sym 77393 VexRiscv._zz_52_
.sym 77394 VexRiscv._zz_79_[0]
.sym 77395 VexRiscv._zz_79_[1]
.sym 77396 VexRiscv._zz_79_[2]
.sym 77397 VexRiscv._zz_79_[3]
.sym 77398 VexRiscv._zz_79_[4]
.sym 77399 VexRiscv._zz_79_[5]
.sym 77400 VexRiscv._zz_79_[6]
.sym 77401 VexRiscv._zz_79_[7]
.sym 77402 $PACKER_VCC_NET
.sym 77405 VexRiscv.decode_to_execute_RS2[28]
.sym 77407 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 77408 VexRiscv.execute_LightShifterPlugin_isActive
.sym 77410 $abc$40744$n5446
.sym 77411 $abc$40744$n4406_1
.sym 77412 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 77413 VexRiscv._zz_217_[5]
.sym 77414 VexRiscv._zz_79_[0]
.sym 77415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 77416 VexRiscv._zz_130_[3]
.sym 77417 VexRiscv._zz_217_[3]
.sym 77418 $abc$40744$n4267_1
.sym 77419 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 77420 VexRiscv._zz_44_[0]
.sym 77421 VexRiscv._zz_293_[13]
.sym 77422 VexRiscv._zz_152_[1]
.sym 77423 $abc$40744$n7766
.sym 77424 $abc$40744$n4168
.sym 77425 basesoc_vexriscv_ibus_adr[0]
.sym 77426 VexRiscv._zz_52_
.sym 77427 $abc$40744$n7766
.sym 77428 VexRiscv._zz_152_[0]
.sym 77429 VexRiscv._zz_152_[7]
.sym 77430 VexRiscv._zz_191_
.sym 77467 $abc$40744$n4297_1
.sym 77468 $abc$40744$n4109
.sym 77469 $abc$40744$n2262
.sym 77470 VexRiscv._zz_152_[7]
.sym 77471 $abc$40744$n4298
.sym 77472 $abc$40744$n4188_1
.sym 77473 basesoc_ctrl_bus_errors[1]
.sym 77474 VexRiscv._zz_293_[13]
.sym 77509 $abc$40744$n5004
.sym 77510 VexRiscv._zz_36_[3]
.sym 77511 $abc$40744$n4179_1
.sym 77512 VexRiscv._zz_193_
.sym 77513 basesoc_ctrl_bus_errors[3]
.sym 77514 VexRiscv._zz_200_[8]
.sym 77515 VexRiscv._zz_200_[17]
.sym 77516 basesoc_ctrl_bus_errors[2]
.sym 77517 VexRiscv._zz_41_[13]
.sym 77518 VexRiscv._zz_130_[5]
.sym 77519 VexRiscv._zz_41_[30]
.sym 77520 VexRiscv._zz_152_[10]
.sym 77521 $abc$40744$n5424_1
.sym 77522 VexRiscv._zz_49_[0]
.sym 77523 VexRiscv._zz_50_[8]
.sym 77525 VexRiscv._zz_42_[0]
.sym 77526 VexRiscv._zz_288_[0]
.sym 77527 VexRiscv._zz_42_[1]
.sym 77528 $abc$40744$n235
.sym 77529 VexRiscv._zz_79_[31]
.sym 77530 $abc$40744$n4297_1
.sym 77531 $abc$40744$n2633
.sym 77532 VexRiscv._zz_152_[31]
.sym 77569 $abc$40744$n4160
.sym 77570 $abc$40744$n4113
.sym 77571 VexRiscv._zz_293_[11]
.sym 77572 $abc$40744$n4101
.sym 77573 $abc$40744$n4100_1
.sym 77574 $abc$40744$n4161_1
.sym 77575 $abc$40744$n108
.sym 77576 VexRiscv._zz_293_[14]
.sym 77612 basesoc_ctrl_bus_errors[1]
.sym 77613 $abc$40744$n4235
.sym 77614 $abc$40744$n8240
.sym 77616 $abc$40744$n233
.sym 77617 VexRiscv._zz_290_[5]
.sym 77618 $abc$40744$n4261_1
.sym 77619 VexRiscv._zz_161_
.sym 77621 $PACKER_VCC_NET
.sym 77622 $abc$40744$n4234
.sym 77623 $abc$40744$n3611_1
.sym 77624 VexRiscv._zz_153_
.sym 77625 VexRiscv._zz_294_
.sym 77626 $abc$40744$n233
.sym 77627 VexRiscv._zz_32_[1]
.sym 77628 $abc$40744$n4125
.sym 77629 VexRiscv._zz_35_[15]
.sym 77630 VexRiscv.execute_LightShifterPlugin_isActive
.sym 77631 $abc$40744$n233
.sym 77632 $abc$40744$n4160
.sym 77633 VexRiscv._zz_152_[30]
.sym 77634 $abc$40744$n4117
.sym 77671 $abc$40744$n5425
.sym 77672 $abc$40744$n4065
.sym 77673 $abc$40744$n5234_1
.sym 77674 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 77675 $abc$40744$n4067
.sym 77676 VexRiscv._zz_152_[31]
.sym 77677 $abc$40744$n3611_1
.sym 77678 $abc$40744$n4066
.sym 77713 VexRiscv.memory_arbitration_isValid
.sym 77714 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 77716 $abc$40744$n4479_1
.sym 77717 VexRiscv.CsrPlugin_hadException
.sym 77719 VexRiscv._zz_152_[3]
.sym 77721 VexRiscv._zz_152_[8]
.sym 77722 $abc$40744$n5171_1
.sym 77723 VexRiscv._zz_152_[14]
.sym 77725 VexRiscv._zz_152_[14]
.sym 77726 basesoc_vexriscv_ibus_adr[1]
.sym 77727 VexRiscv._zz_288_[9]
.sym 77728 VexRiscv._zz_94_[24]
.sym 77729 VexRiscv._zz_293_[17]
.sym 77730 $abc$40744$n3611_1
.sym 77731 VexRiscv._zz_94_[20]
.sym 77732 $abc$40744$n4103
.sym 77733 $abc$40744$n4261_1
.sym 77734 $abc$40744$n4872
.sym 77735 $abc$40744$n3976
.sym 77736 basesoc_vexriscv_ibus_adr[2]
.sym 77773 VexRiscv._zz_293_[17]
.sym 77774 $abc$40744$n4173_1
.sym 77775 $abc$40744$n4146_1
.sym 77776 $abc$40744$n4151
.sym 77777 $abc$40744$n4147
.sym 77778 $abc$40744$n4159
.sym 77779 $abc$40744$n4158_1
.sym 77780 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 77812 VexRiscv._zz_152_[31]
.sym 77816 $abc$40744$n4132_1
.sym 77817 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 77819 VexRiscv._zz_50_[11]
.sym 77820 $abc$40744$n4094
.sym 77821 $abc$40744$n4755
.sym 77822 VexRiscv._zz_130_[6]
.sym 77823 VexRiscv._zz_79_[31]
.sym 77824 VexRiscv.execute_LightShifterPlugin_isActive
.sym 77825 VexRiscv._zz_35_[31]
.sym 77826 $abc$40744$n5234_1
.sym 77827 $abc$40744$n4170_1
.sym 77828 VexRiscv._zz_79_[25]
.sym 77829 VexRiscv._zz_44_[0]
.sym 77830 VexRiscv._zz_238_[1]
.sym 77831 VexRiscv._zz_217_[25]
.sym 77832 VexRiscv._zz_79_[18]
.sym 77833 VexRiscv._zz_152_[31]
.sym 77834 VexRiscv._zz_52_
.sym 77835 $abc$40744$n7766
.sym 77836 VexRiscv._zz_152_[0]
.sym 77837 basesoc_vexriscv_ibus_adr[0]
.sym 77838 VexRiscv._zz_152_[1]
.sym 77845 $PACKER_VCC_NET
.sym 77847 VexRiscv._zz_79_[24]
.sym 77848 VexRiscv._zz_79_[29]
.sym 77849 VexRiscv._zz_79_[28]
.sym 77851 VexRiscv._zz_79_[25]
.sym 77852 VexRiscv._zz_94_[23]
.sym 77854 VexRiscv._zz_79_[30]
.sym 77855 VexRiscv._zz_79_[27]
.sym 77856 $PACKER_VCC_NET
.sym 77858 VexRiscv._zz_94_[21]
.sym 77859 VexRiscv._zz_79_[26]
.sym 77860 $abc$40744$n7766
.sym 77861 $abc$40744$n7766
.sym 77864 VexRiscv._zz_94_[22]
.sym 77866 VexRiscv._zz_94_[24]
.sym 77868 $abc$40744$n7766
.sym 77869 VexRiscv._zz_94_[20]
.sym 77871 VexRiscv._zz_79_[31]
.sym 77875 VexRiscv._zz_152_[28]
.sym 77876 $abc$40744$n4166
.sym 77877 $abc$40744$n4088
.sym 77878 VexRiscv._zz_41_[28]
.sym 77879 $abc$40744$n4087_1
.sym 77880 $abc$40744$n4175
.sym 77881 $abc$40744$n4176_1
.sym 77882 VexRiscv._zz_41_[20]
.sym 77883 $abc$40744$n7766
.sym 77884 $abc$40744$n7766
.sym 77885 $abc$40744$n7766
.sym 77886 $abc$40744$n7766
.sym 77887 $abc$40744$n7766
.sym 77888 $abc$40744$n7766
.sym 77889 $abc$40744$n7766
.sym 77890 $abc$40744$n7766
.sym 77891 VexRiscv._zz_94_[20]
.sym 77892 VexRiscv._zz_94_[21]
.sym 77894 VexRiscv._zz_94_[22]
.sym 77895 VexRiscv._zz_94_[23]
.sym 77896 VexRiscv._zz_94_[24]
.sym 77902 clk12_$glb_clk
.sym 77903 $PACKER_VCC_NET
.sym 77904 $PACKER_VCC_NET
.sym 77905 VexRiscv._zz_79_[26]
.sym 77906 VexRiscv._zz_79_[27]
.sym 77907 VexRiscv._zz_79_[28]
.sym 77908 VexRiscv._zz_79_[29]
.sym 77909 VexRiscv._zz_79_[30]
.sym 77910 VexRiscv._zz_79_[31]
.sym 77911 VexRiscv._zz_79_[24]
.sym 77912 VexRiscv._zz_79_[25]
.sym 77917 VexRiscv._zz_217_[31]
.sym 77918 VexRiscv._zz_216_[30]
.sym 77920 $abc$40744$n4797_1
.sym 77922 VexRiscv._zz_79_[30]
.sym 77923 $abc$40744$n5004
.sym 77924 VexRiscv._zz_50_[7]
.sym 77925 VexRiscv._zz_290_[30]
.sym 77926 VexRiscv._zz_200_[17]
.sym 77927 VexRiscv._zz_193_
.sym 77929 $abc$40744$n4162
.sym 77930 VexRiscv._zz_49_[0]
.sym 77931 VexRiscv._zz_50_[8]
.sym 77932 VexRiscv._zz_42_[0]
.sym 77933 VexRiscv._zz_79_[21]
.sym 77934 VexRiscv._zz_288_[0]
.sym 77935 VexRiscv._zz_42_[1]
.sym 77936 VexRiscv._zz_217_[26]
.sym 77937 VexRiscv._zz_79_[31]
.sym 77938 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 77939 VexRiscv._zz_217_[22]
.sym 77940 VexRiscv._zz_217_[24]
.sym 77946 VexRiscv._zz_79_[17]
.sym 77947 VexRiscv._zz_79_[20]
.sym 77949 $abc$40744$n7766
.sym 77950 VexRiscv._zz_79_[21]
.sym 77951 VexRiscv._zz_79_[22]
.sym 77952 $abc$40744$n7766
.sym 77955 VexRiscv._zz_79_[23]
.sym 77956 VexRiscv._zz_50_[8]
.sym 77957 $abc$40744$n7766
.sym 77958 $PACKER_VCC_NET
.sym 77960 $abc$40744$n7766
.sym 77965 VexRiscv._zz_79_[16]
.sym 77966 VexRiscv._zz_79_[19]
.sym 77968 VexRiscv._zz_50_[7]
.sym 77969 VexRiscv._zz_50_[11]
.sym 77970 VexRiscv._zz_79_[18]
.sym 77972 VexRiscv._zz_52_
.sym 77973 VexRiscv._zz_50_[9]
.sym 77976 VexRiscv._zz_50_[10]
.sym 77977 $abc$40744$n4937
.sym 77978 VexRiscv._zz_238_[1]
.sym 77979 $abc$40744$n4163
.sym 77980 VexRiscv._zz_52_
.sym 77981 $abc$40744$n4693
.sym 77982 $abc$40744$n4692
.sym 77983 $abc$40744$n4162
.sym 77984 VexRiscv._zz_50_[8]
.sym 77985 $abc$40744$n7766
.sym 77986 $abc$40744$n7766
.sym 77987 $abc$40744$n7766
.sym 77988 $abc$40744$n7766
.sym 77989 $abc$40744$n7766
.sym 77990 $abc$40744$n7766
.sym 77991 $abc$40744$n7766
.sym 77992 $abc$40744$n7766
.sym 77993 VexRiscv._zz_50_[7]
.sym 77994 VexRiscv._zz_50_[8]
.sym 77996 VexRiscv._zz_50_[9]
.sym 77997 VexRiscv._zz_50_[10]
.sym 77998 VexRiscv._zz_50_[11]
.sym 78004 clk12_$glb_clk
.sym 78005 VexRiscv._zz_52_
.sym 78006 VexRiscv._zz_79_[16]
.sym 78007 VexRiscv._zz_79_[17]
.sym 78008 VexRiscv._zz_79_[18]
.sym 78009 VexRiscv._zz_79_[19]
.sym 78010 VexRiscv._zz_79_[20]
.sym 78011 VexRiscv._zz_79_[21]
.sym 78012 VexRiscv._zz_79_[22]
.sym 78013 VexRiscv._zz_79_[23]
.sym 78014 $PACKER_VCC_NET
.sym 78019 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 78020 VexRiscv._zz_79_[17]
.sym 78021 $abc$40744$n4235
.sym 78022 VexRiscv._zz_35_[8]
.sym 78023 VexRiscv._zz_79_[20]
.sym 78025 VexRiscv._zz_44_[1]
.sym 78026 VexRiscv._zz_200_[28]
.sym 78027 VexRiscv._zz_161_
.sym 78028 VexRiscv._zz_35_[5]
.sym 78030 VexRiscv.decode_to_execute_RS2[28]
.sym 78031 VexRiscv._zz_288_[8]
.sym 78032 VexRiscv.memory_arbitration_isValid
.sym 78033 $abc$40744$n4234
.sym 78034 VexRiscv._zz_217_[20]
.sym 78035 VexRiscv._zz_153_
.sym 78036 $abc$40744$n4162
.sym 78037 $abc$40744$n4175
.sym 78038 VexRiscv._zz_216_[22]
.sym 78039 $abc$40744$n233
.sym 78040 $abc$40744$n2524
.sym 78041 VexRiscv._zz_35_[15]
.sym 78042 VexRiscv._zz_50_[10]
.sym 78049 $PACKER_VCC_NET
.sym 78050 $abc$40744$n7766
.sym 78053 VexRiscv._zz_94_[18]
.sym 78054 VexRiscv._zz_94_[15]
.sym 78055 VexRiscv._zz_79_[25]
.sym 78056 $abc$40744$n7766
.sym 78057 VexRiscv._zz_94_[19]
.sym 78058 $abc$40744$n7766
.sym 78059 VexRiscv._zz_94_[17]
.sym 78060 VexRiscv._zz_79_[26]
.sym 78063 VexRiscv._zz_94_[16]
.sym 78065 VexRiscv._zz_79_[28]
.sym 78067 $PACKER_VCC_NET
.sym 78068 VexRiscv._zz_79_[29]
.sym 78069 VexRiscv._zz_79_[24]
.sym 78071 VexRiscv._zz_79_[27]
.sym 78074 VexRiscv._zz_79_[30]
.sym 78075 VexRiscv._zz_79_[31]
.sym 78079 VexRiscv._zz_164_[27]
.sym 78080 VexRiscv._zz_164_[25]
.sym 78081 VexRiscv._zz_164_[24]
.sym 78082 VexRiscv._zz_35_[2]
.sym 78083 $abc$40744$n4626_1
.sym 78084 $abc$40744$n4969
.sym 78085 $abc$40744$n4968_1
.sym 78086 $abc$40744$n4851_1
.sym 78087 $abc$40744$n7766
.sym 78088 $abc$40744$n7766
.sym 78089 $abc$40744$n7766
.sym 78090 $abc$40744$n7766
.sym 78091 $abc$40744$n7766
.sym 78092 $abc$40744$n7766
.sym 78093 $abc$40744$n7766
.sym 78094 $abc$40744$n7766
.sym 78095 VexRiscv._zz_94_[15]
.sym 78096 VexRiscv._zz_94_[16]
.sym 78098 VexRiscv._zz_94_[17]
.sym 78099 VexRiscv._zz_94_[18]
.sym 78100 VexRiscv._zz_94_[19]
.sym 78106 clk12_$glb_clk
.sym 78107 $PACKER_VCC_NET
.sym 78108 $PACKER_VCC_NET
.sym 78109 VexRiscv._zz_79_[26]
.sym 78110 VexRiscv._zz_79_[27]
.sym 78111 VexRiscv._zz_79_[28]
.sym 78112 VexRiscv._zz_79_[29]
.sym 78113 VexRiscv._zz_79_[30]
.sym 78114 VexRiscv._zz_79_[31]
.sym 78115 VexRiscv._zz_79_[24]
.sym 78116 VexRiscv._zz_79_[25]
.sym 78120 user_btn0
.sym 78121 VexRiscv._zz_216_[31]
.sym 78122 VexRiscv._zz_153_
.sym 78124 $abc$40744$n7766
.sym 78125 VexRiscv._zz_152_[8]
.sym 78126 VexRiscv._zz_50_[8]
.sym 78127 VexRiscv._zz_36_[16]
.sym 78128 VexRiscv._zz_79_[26]
.sym 78129 VexRiscv.CsrPlugin_mtval[1]
.sym 78130 $abc$40744$n4243
.sym 78132 VexRiscv._zz_216_[17]
.sym 78133 VexRiscv._zz_171_[0]
.sym 78134 $abc$40744$n4261_1
.sym 78137 VexRiscv._zz_79_[19]
.sym 78138 VexRiscv._zz_216_[27]
.sym 78139 basesoc_vexriscv_ibus_adr[2]
.sym 78140 VexRiscv._zz_216_[26]
.sym 78141 basesoc_vexriscv_ibus_adr[1]
.sym 78142 spiflash_counter[0]
.sym 78143 $abc$40744$n4872
.sym 78144 $abc$40744$n6712
.sym 78154 VexRiscv._zz_79_[19]
.sym 78156 VexRiscv._zz_50_[7]
.sym 78157 VexRiscv._zz_50_[11]
.sym 78160 VexRiscv._zz_52_
.sym 78161 VexRiscv._zz_50_[9]
.sym 78164 VexRiscv._zz_50_[8]
.sym 78166 VexRiscv._zz_79_[17]
.sym 78167 VexRiscv._zz_79_[22]
.sym 78169 $PACKER_VCC_NET
.sym 78170 VexRiscv._zz_79_[23]
.sym 78171 VexRiscv._zz_79_[16]
.sym 78173 VexRiscv._zz_79_[21]
.sym 78174 VexRiscv._zz_79_[20]
.sym 78176 VexRiscv._zz_79_[18]
.sym 78177 $abc$40744$n7766
.sym 78178 $abc$40744$n7766
.sym 78180 VexRiscv._zz_50_[10]
.sym 78181 spiflash_counter[1]
.sym 78182 $abc$40744$n4371_1
.sym 78183 $abc$40744$n4981
.sym 78184 $abc$40744$n4980_1
.sym 78185 $abc$40744$n2524
.sym 78186 $abc$40744$n4710
.sym 78187 $abc$40744$n4684_1
.sym 78188 VexRiscv._zz_35_[10]
.sym 78189 $abc$40744$n7766
.sym 78190 $abc$40744$n7766
.sym 78191 $abc$40744$n7766
.sym 78192 $abc$40744$n7766
.sym 78193 $abc$40744$n7766
.sym 78194 $abc$40744$n7766
.sym 78195 $abc$40744$n7766
.sym 78196 $abc$40744$n7766
.sym 78197 VexRiscv._zz_50_[7]
.sym 78198 VexRiscv._zz_50_[8]
.sym 78200 VexRiscv._zz_50_[9]
.sym 78201 VexRiscv._zz_50_[10]
.sym 78202 VexRiscv._zz_50_[11]
.sym 78208 clk12_$glb_clk
.sym 78209 VexRiscv._zz_52_
.sym 78210 VexRiscv._zz_79_[16]
.sym 78211 VexRiscv._zz_79_[17]
.sym 78212 VexRiscv._zz_79_[18]
.sym 78213 VexRiscv._zz_79_[19]
.sym 78214 VexRiscv._zz_79_[20]
.sym 78215 VexRiscv._zz_79_[21]
.sym 78216 VexRiscv._zz_79_[22]
.sym 78217 VexRiscv._zz_79_[23]
.sym 78218 $PACKER_VCC_NET
.sym 78223 VexRiscv.decode_to_execute_RS2[20]
.sym 78225 VexRiscv._zz_216_[18]
.sym 78227 $abc$40744$n6712
.sym 78229 $abc$40744$n4230_1
.sym 78230 $abc$40744$n4230_1
.sym 78231 $abc$40744$n4758_1
.sym 78232 VexRiscv._zz_164_[25]
.sym 78233 $abc$40744$n4382_1
.sym 78234 $abc$40744$n4383_1
.sym 78235 $abc$40744$n7766
.sym 78236 VexRiscv._zz_216_[21]
.sym 78237 VexRiscv._zz_79_[16]
.sym 78238 $abc$40744$n3638
.sym 78240 VexRiscv._zz_216_[19]
.sym 78241 VexRiscv.CsrPlugin_hadException
.sym 78242 VexRiscv._zz_79_[18]
.sym 78243 VexRiscv._zz_79_[25]
.sym 78244 VexRiscv._zz_217_[25]
.sym 78245 basesoc_vexriscv_ibus_adr[0]
.sym 78283 VexRiscv.CsrPlugin_mtval[26]
.sym 78284 $abc$40744$n4711_1
.sym 78285 VexRiscv._zz_79_[20]
.sym 78286 $abc$40744$n4529
.sym 78287 VexRiscv._zz_35_[20]
.sym 78288 $abc$40744$n4648_1
.sym 78289 $abc$40744$n2224
.sym 78290 VexRiscv.CsrPlugin_mtval[31]
.sym 78325 VexRiscv._zz_79_[27]
.sym 78326 $abc$40744$n4235
.sym 78328 $abc$40744$n4980_1
.sym 78331 $abc$40744$n4400_1
.sym 78332 eventmanager_status_w[2]
.sym 78333 $abc$40744$n4266_1
.sym 78335 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 78336 $abc$40744$n5452
.sym 78339 VexRiscv._zz_49_[0]
.sym 78340 VexRiscv._zz_217_[22]
.sym 78341 $abc$40744$n6675_1
.sym 78342 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78343 sys_rst
.sym 78344 $abc$40744$n4868
.sym 78345 VexRiscv._zz_217_[26]
.sym 78346 VexRiscv._zz_164_[25]
.sym 78348 $abc$40744$n4530
.sym 78385 VexRiscv._zz_164_[22]
.sym 78386 $abc$40744$n4977_1
.sym 78387 $abc$40744$n4961
.sym 78388 $abc$40744$n4590_1
.sym 78389 VexRiscv._zz_164_[19]
.sym 78390 $abc$40744$n4949
.sym 78391 VexRiscv._zz_164_[26]
.sym 78392 $abc$40744$n4666_1
.sym 78428 $abc$40744$n2565
.sym 78429 $abc$40744$n2644
.sym 78430 $abc$40744$n4529
.sym 78431 VexRiscv._zz_79_[28]
.sym 78432 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 78433 $abc$40744$n2565
.sym 78435 $abc$40744$n2644
.sym 78436 $abc$40744$n4553_1
.sym 78438 VexRiscv._zz_79_[20]
.sym 78440 VexRiscv.memory_arbitration_isValid
.sym 78442 VexRiscv._zz_216_[22]
.sym 78449 VexRiscv.CsrPlugin_mtval[31]
.sym 78487 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78488 VexRiscv._zz_35_[28]
.sym 78489 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78490 csrbankarray_csrbank0_leds_out0_w[4]
.sym 78491 csrbankarray_csrbank0_leds_out0_w[0]
.sym 78492 $abc$40744$n4960
.sym 78493 csrbankarray_csrbank0_leds_out0_w[1]
.sym 78494 $abc$40744$n4948
.sym 78530 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 78533 $abc$40744$n6712
.sym 78534 $abc$40744$n4666_1
.sym 78538 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 78541 basesoc_vexriscv_ibus_adr[1]
.sym 78542 spiflash_counter[0]
.sym 78543 $abc$40744$n2456
.sym 78544 VexRiscv._zz_216_[26]
.sym 78545 sys_rst
.sym 78546 basesoc_vexriscv_ibus_adr[2]
.sym 78548 VexRiscv._zz_79_[19]
.sym 78550 basesoc_dat_w[3]
.sym 78589 $abc$40744$n2558
.sym 78592 $abc$40744$n2551
.sym 78595 basesoc_vexriscv_ibus_adr[1]
.sym 78596 $abc$40744$n4704
.sym 78628 VexRiscv.decode_to_execute_RS2[28]
.sym 78632 csrbankarray_csrbank0_leds_out0_w[1]
.sym 78633 $abc$40744$n6712
.sym 78634 $abc$40744$n4873_1
.sym 78638 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78641 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 78642 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78645 basesoc_vexriscv_ibus_adr[0]
.sym 78648 $PACKER_VCC_NET
.sym 78651 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 78693 basesoc_vexriscv_ibus_adr[2]
.sym 78698 basesoc_vexriscv_ibus_adr[0]
.sym 78738 $abc$40744$n233
.sym 78740 waittimer2_count[8]
.sym 78859 $abc$40744$n233
.sym 78867 $abc$40744$n233
.sym 78868 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78871 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78883 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78885 $abc$40744$n233
.sym 78891 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78924 basesoc_timer0_reload_storage[0]
.sym 78926 basesoc_timer0_reload_storage[6]
.sym 78928 basesoc_timer0_reload_storage[1]
.sym 78939 basesoc_uart_eventmanager_storage[0]
.sym 78945 VexRiscv.dBus_cmd_payload_wr
.sym 78968 basesoc_timer0_value[6]
.sym 78973 basesoc_timer0_value[0]
.sym 78983 $abc$40744$n2442
.sym 79018 basesoc_timer0_value[0]
.sym 79025 basesoc_timer0_value[6]
.sym 79044 $abc$40744$n2442
.sym 79045 clk12_$glb_clk
.sym 79046 sys_rst_$glb_sr
.sym 79049 user_btn1
.sym 79051 basesoc_dat_w[2]
.sym 79052 basesoc_dat_w[6]
.sym 79055 spiflash_clk1
.sym 79056 spiflash_clk
.sym 79057 spiflash_i
.sym 79061 sys_rst
.sym 79063 spram_datain10[0]
.sym 79065 array_muxed1[0]
.sym 79067 spram_datain10[11]
.sym 79068 $abc$40744$n6479_1
.sym 79069 spram_datain10[12]
.sym 79070 $abc$40744$n6470_1
.sym 79071 array_muxed1[11]
.sym 79072 $abc$40744$n6461_1
.sym 79074 $abc$40744$n6481_1
.sym 79076 csrbankarray_csrbank0_leds_out0_w[4]
.sym 79090 basesoc_ctrl_reset_reset_r
.sym 79093 spiflash_i
.sym 79097 basesoc_dat_w[2]
.sym 79100 basesoc_dat_w[6]
.sym 79105 user_btn1
.sym 79108 spiflash_clk
.sym 79111 spiflash_i
.sym 79116 basesoc_dat_w[7]
.sym 79128 basesoc_dat_w[7]
.sym 79155 $abc$40744$n2426
.sym 79180 basesoc_dat_w[7]
.sym 79207 $abc$40744$n2426
.sym 79208 clk12_$glb_clk
.sym 79209 sys_rst_$glb_sr
.sym 79213 $PACKER_GND_NET
.sym 79216 csrbankarray_csrbank3_bitbang_en0_w
.sym 79221 VexRiscv.decode_to_execute_RS2[15]
.sym 79223 $abc$40744$n6483_1
.sym 79225 basesoc_timer0_eventmanager_pending_w
.sym 79229 user_btn_n
.sym 79234 basesoc_uart_rx_fifo_wrport_we
.sym 79238 csrbankarray_csrbank0_leds_out0_w[4]
.sym 79240 csrbankarray_csrbank3_bitbang0_w[1]
.sym 79243 $abc$40744$n57
.sym 79245 basesoc_dat_w[1]
.sym 79253 $abc$40744$n2508
.sym 79254 $abc$40744$n57
.sym 79265 csrbankarray_csrbank3_bitbang0_w[2]
.sym 79273 csrbankarray_csrbank3_bitbang_en0_w
.sym 79280 $abc$40744$n188
.sym 79291 $abc$40744$n188
.sym 79292 csrbankarray_csrbank3_bitbang0_w[2]
.sym 79293 csrbankarray_csrbank3_bitbang_en0_w
.sym 79316 $abc$40744$n57
.sym 79330 $abc$40744$n2508
.sym 79331 clk12_$glb_clk
.sym 79337 $abc$40744$n4377
.sym 79345 slave_sel_r[2]
.sym 79347 array_muxed0[10]
.sym 79348 sys_rst
.sym 79349 spiflash_cs_n
.sym 79350 array_muxed0[10]
.sym 79351 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 79354 array_muxed0[6]
.sym 79356 slave_sel_r[2]
.sym 79357 basesoc_adr[1]
.sym 79358 $abc$40744$n2329
.sym 79359 $PACKER_GND_NET
.sym 79362 basesoc_ctrl_reset_reset_r
.sym 79364 $abc$40744$n2329
.sym 79365 csrbankarray_csrbank3_bitbang_en0_w
.sym 79393 $abc$40744$n3976
.sym 79395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 79399 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 79401 $abc$40744$n3713_1
.sym 79403 $abc$40744$n57
.sym 79419 $abc$40744$n57
.sym 79420 $abc$40744$n3976
.sym 79438 $abc$40744$n3713_1
.sym 79439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 79452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 79453 $abc$40744$n2586_$glb_ce
.sym 79454 clk12_$glb_clk
.sym 79458 basesoc_uart_rx_old_trigger
.sym 79459 eventsourceprocess0_old_trigger
.sym 79460 $abc$40744$n2356
.sym 79461 basesoc_dat_w[1]
.sym 79462 basesoc_adr[1]
.sym 79463 basesoc_uart_phy_source_valid
.sym 79466 $abc$40744$n4466_1
.sym 79467 csrbankarray_csrbank0_leds_out0_w[3]
.sym 79480 array_muxed0[13]
.sym 79482 basesoc_timer0_load_storage[9]
.sym 79483 basesoc_dat_w[1]
.sym 79484 basesoc_dat_w[2]
.sym 79485 array_muxed0[12]
.sym 79486 $abc$40744$n2247
.sym 79487 basesoc_uart_phy_source_valid
.sym 79488 spiflash_i
.sym 79489 basesoc_adr[2]
.sym 79491 basesoc_uart_phy_tx_reg[0]
.sym 79500 basesoc_uart_phy_rx_reg[6]
.sym 79501 basesoc_uart_phy_rx_reg[4]
.sym 79502 basesoc_uart_phy_rx_reg[1]
.sym 79506 basesoc_uart_rx_fifo_wrport_we
.sym 79507 basesoc_uart_phy_rx_reg[7]
.sym 79517 basesoc_uart_phy_rx_reg[3]
.sym 79521 basesoc_uart_phy_rx_reg[0]
.sym 79524 $abc$40744$n2329
.sym 79530 basesoc_uart_phy_rx_reg[3]
.sym 79537 basesoc_uart_rx_fifo_wrport_we
.sym 79543 basesoc_uart_phy_rx_reg[7]
.sym 79550 basesoc_uart_phy_rx_reg[6]
.sym 79554 basesoc_uart_phy_rx_reg[4]
.sym 79560 basesoc_uart_phy_rx_reg[1]
.sym 79567 basesoc_uart_phy_rx_reg[0]
.sym 79576 $abc$40744$n2329
.sym 79577 clk12_$glb_clk
.sym 79578 sys_rst_$glb_sr
.sym 79579 $abc$40744$n2329
.sym 79581 $abc$40744$n100
.sym 79583 $abc$40744$n96
.sym 79584 $abc$40744$n98
.sym 79585 $abc$40744$n104
.sym 79589 $abc$40744$n5
.sym 79590 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 79592 basesoc_adr[1]
.sym 79596 basesoc_uart_rx_fifo_produce[3]
.sym 79597 eventmanager_status_w[0]
.sym 79599 basesoc_uart_rx_fifo_consume[0]
.sym 79601 basesoc_dat_w[3]
.sym 79603 $abc$40744$n2296
.sym 79604 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 79605 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 79606 basesoc_timer0_load_storage[8]
.sym 79607 basesoc_uart_phy_rx_reg[0]
.sym 79608 $abc$40744$n9
.sym 79609 $abc$40744$n2509
.sym 79610 basesoc_uart_phy_sink_payload_data[0]
.sym 79611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 79612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 79614 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 79621 $abc$40744$n2296
.sym 79625 basesoc_uart_phy_tx_reg[4]
.sym 79626 basesoc_adr[1]
.sym 79627 basesoc_uart_phy_sink_payload_data[2]
.sym 79629 basesoc_uart_phy_sink_payload_data[3]
.sym 79632 basesoc_uart_rx_fifo_readable
.sym 79633 basesoc_uart_phy_tx_reg[3]
.sym 79634 basesoc_uart_phy_sink_payload_data[0]
.sym 79635 sys_rst
.sym 79638 basesoc_uart_phy_tx_reg[1]
.sym 79639 basesoc_uart_eventmanager_storage[1]
.sym 79640 basesoc_uart_phy_tx_reg[2]
.sym 79641 basesoc_uart_phy_sink_payload_data[1]
.sym 79647 $abc$40744$n2293
.sym 79648 spiflash_i
.sym 79649 basesoc_adr[2]
.sym 79665 basesoc_uart_phy_tx_reg[2]
.sym 79666 $abc$40744$n2296
.sym 79668 basesoc_uart_phy_sink_payload_data[1]
.sym 79671 $abc$40744$n2296
.sym 79673 basesoc_uart_phy_sink_payload_data[0]
.sym 79674 basesoc_uart_phy_tx_reg[1]
.sym 79678 $abc$40744$n2296
.sym 79679 basesoc_uart_phy_tx_reg[3]
.sym 79680 basesoc_uart_phy_sink_payload_data[2]
.sym 79683 basesoc_uart_phy_tx_reg[4]
.sym 79684 basesoc_uart_phy_sink_payload_data[3]
.sym 79685 $abc$40744$n2296
.sym 79689 basesoc_adr[2]
.sym 79690 basesoc_uart_eventmanager_storage[1]
.sym 79691 basesoc_adr[1]
.sym 79692 basesoc_uart_rx_fifo_readable
.sym 79695 spiflash_i
.sym 79696 sys_rst
.sym 79699 $abc$40744$n2293
.sym 79700 clk12_$glb_clk
.sym 79701 sys_rst_$glb_sr
.sym 79702 basesoc_vexriscv_dbus_adr[8]
.sym 79703 basesoc_vexriscv_dbus_adr[9]
.sym 79704 array_muxed0[12]
.sym 79705 array_muxed1[24]
.sym 79706 array_muxed1[12]
.sym 79707 basesoc_vexriscv_dbus_adr[12]
.sym 79708 array_muxed1[17]
.sym 79709 basesoc_vexriscv_dbus_adr[13]
.sym 79712 eventmanager_status_w[0]
.sym 79716 basesoc_uart_tx_fifo_wrport_we
.sym 79717 sys_rst
.sym 79719 $abc$40744$n5
.sym 79720 array_muxed1[1]
.sym 79721 basesoc_uart_rx_fifo_consume[1]
.sym 79722 basesoc_dat_w[3]
.sym 79724 basesoc_uart_rx_fifo_produce[1]
.sym 79726 VexRiscv._zz_171_[1]
.sym 79727 VexRiscv._zz_171_[0]
.sym 79728 $abc$40744$n8240
.sym 79729 $abc$40744$n3599
.sym 79730 basesoc_uart_rx_fifo_wrport_we
.sym 79731 $abc$40744$n2282
.sym 79732 VexRiscv._zz_171_[0]
.sym 79733 VexRiscv._zz_130_[1]
.sym 79734 array_muxed0[13]
.sym 79735 $abc$40744$n3945
.sym 79736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 79737 $abc$40744$n2509
.sym 79749 basesoc_dat_w[5]
.sym 79750 VexRiscv._zz_313_
.sym 79753 basesoc_dat_w[1]
.sym 79754 $abc$40744$n2426
.sym 79756 $abc$40744$n235
.sym 79757 VexRiscv._zz_191_
.sym 79759 $abc$40744$n233
.sym 79760 grant
.sym 79761 basesoc_dat_w[4]
.sym 79764 basesoc_ctrl_reset_reset_r
.sym 79765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 79766 basesoc_vexriscv_dbus_adr[13]
.sym 79770 basesoc_vexriscv_ibus_adr[13]
.sym 79771 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 79774 basesoc_uart_tx_fifo_wrport_we
.sym 79777 grant
.sym 79778 basesoc_vexriscv_ibus_adr[13]
.sym 79779 basesoc_vexriscv_dbus_adr[13]
.sym 79782 basesoc_dat_w[1]
.sym 79790 basesoc_uart_tx_fifo_wrport_we
.sym 79795 basesoc_dat_w[4]
.sym 79800 $abc$40744$n233
.sym 79801 VexRiscv._zz_313_
.sym 79807 basesoc_dat_w[5]
.sym 79812 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 79813 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 79814 $abc$40744$n235
.sym 79815 VexRiscv._zz_191_
.sym 79818 basesoc_ctrl_reset_reset_r
.sym 79822 $abc$40744$n2426
.sym 79823 clk12_$glb_clk
.sym 79824 sys_rst_$glb_sr
.sym 79825 basesoc_uart_phy_rx_reg[0]
.sym 79827 basesoc_uart_phy_rx_reg[2]
.sym 79828 basesoc_uart_phy_rx_reg[5]
.sym 79829 $abc$40744$n5843
.sym 79830 $abc$40744$n3
.sym 79835 basesoc_dat_w[4]
.sym 79836 VexRiscv._zz_152_[10]
.sym 79840 $abc$40744$n2290
.sym 79842 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 79843 VexRiscv.lastStagePc[13]
.sym 79844 VexRiscv.decode_to_execute_RS2[24]
.sym 79845 basesoc_timer0_load_storage[12]
.sym 79846 basesoc_vexriscv_dbus_adr[9]
.sym 79847 $abc$40744$n2621
.sym 79848 VexRiscv._zz_191_
.sym 79850 basesoc_ctrl_reset_reset_r
.sym 79851 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 79852 $abc$40744$n3
.sym 79853 $abc$40744$n3872_1
.sym 79854 basesoc_adr[1]
.sym 79855 sys_rst
.sym 79856 $PACKER_GND_NET
.sym 79857 basesoc_uart_phy_uart_clk_rxen
.sym 79858 basesoc_uart_rx_fifo_wrport_we
.sym 79859 basesoc_uart_phy_rx_busy
.sym 79860 basesoc_uart_tx_fifo_wrport_we
.sym 79868 $abc$40744$n6542
.sym 79873 basesoc_uart_eventmanager_pending_w[0]
.sym 79877 basesoc_dat_w[5]
.sym 79882 $abc$40744$n6536
.sym 79883 basesoc_adr[2]
.sym 79884 $PACKER_VCC_NET
.sym 79886 basesoc_adr[0]
.sym 79888 sys_rst
.sym 79889 $abc$40744$n3599
.sym 79892 $abc$40744$n6538
.sym 79893 basesoc_uart_eventmanager_storage[0]
.sym 79894 $abc$40744$n6532
.sym 79896 $abc$40744$n6534
.sym 79899 basesoc_adr[0]
.sym 79900 basesoc_adr[2]
.sym 79901 basesoc_uart_eventmanager_storage[0]
.sym 79902 basesoc_uart_eventmanager_pending_w[0]
.sym 79906 basesoc_dat_w[5]
.sym 79908 sys_rst
.sym 79917 $abc$40744$n3599
.sym 79920 $abc$40744$n6542
.sym 79923 $abc$40744$n6536
.sym 79926 $abc$40744$n3599
.sym 79929 $abc$40744$n3599
.sym 79931 $abc$40744$n6532
.sym 79936 $abc$40744$n6534
.sym 79938 $abc$40744$n3599
.sym 79941 $abc$40744$n6538
.sym 79943 $abc$40744$n3599
.sym 79945 $PACKER_VCC_NET
.sym 79946 clk12_$glb_clk
.sym 79947 sys_rst_$glb_sr
.sym 79948 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 79949 $abc$40744$n2459
.sym 79950 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 79951 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 79952 VexRiscv._zz_136_[2]
.sym 79953 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 79954 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 79955 $abc$40744$n2338
.sym 79958 VexRiscv._zz_35_[10]
.sym 79959 csrbankarray_csrbank0_leds_out0_w[0]
.sym 79960 VexRiscv._zz_50_[10]
.sym 79962 $abc$40744$n6473_1
.sym 79963 basesoc_uart_phy_rx_reg[5]
.sym 79964 $abc$40744$n235
.sym 79966 basesoc_uart_phy_rx_reg[3]
.sym 79967 VexRiscv._zz_313_
.sym 79968 basesoc_uart_phy_source_payload_data[2]
.sym 79971 VexRiscv.decode_to_execute_RS2[9]
.sym 79972 VexRiscv.decode_to_execute_RS2[13]
.sym 79973 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 79974 VexRiscv._zz_35_[13]
.sym 79975 basesoc_uart_phy_source_valid
.sym 79976 basesoc_dat_w[2]
.sym 79977 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 79978 $abc$40744$n3
.sym 79979 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 79980 VexRiscv._zz_41_[7]
.sym 79981 VexRiscv._zz_130_[0]
.sym 79982 $abc$40744$n3563
.sym 79983 $abc$40744$n3659
.sym 79991 basesoc_uart_phy_source_valid
.sym 79993 count[4]
.sym 79994 count[2]
.sym 79995 count[3]
.sym 79996 count[10]
.sym 80000 count[7]
.sym 80001 count[1]
.sym 80002 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 80003 $abc$40744$n3884_1
.sym 80004 count[5]
.sym 80005 $abc$40744$n6544
.sym 80006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 80008 count[8]
.sym 80010 $abc$40744$n3599
.sym 80011 basesoc_uart_rx_fifo_level0[4]
.sym 80013 $abc$40744$n3872_1
.sym 80014 basesoc_uart_rx_fifo_readable
.sym 80015 $abc$40744$n6554
.sym 80016 $PACKER_VCC_NET
.sym 80017 $abc$40744$n6548
.sym 80019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 80020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80022 count[3]
.sym 80023 count[1]
.sym 80024 count[4]
.sym 80025 count[2]
.sym 80028 $abc$40744$n3599
.sym 80030 $abc$40744$n6554
.sym 80034 basesoc_uart_phy_source_valid
.sym 80035 $abc$40744$n3884_1
.sym 80036 basesoc_uart_rx_fifo_level0[4]
.sym 80040 $abc$40744$n3599
.sym 80041 $abc$40744$n6544
.sym 80046 basesoc_uart_rx_fifo_readable
.sym 80047 $abc$40744$n3884_1
.sym 80048 basesoc_uart_rx_fifo_level0[4]
.sym 80049 $abc$40744$n3872_1
.sym 80052 count[10]
.sym 80053 count[7]
.sym 80054 count[8]
.sym 80055 count[5]
.sym 80058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 80060 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 80061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 80064 $abc$40744$n6548
.sym 80066 $abc$40744$n3599
.sym 80068 $PACKER_VCC_NET
.sym 80069 clk12_$glb_clk
.sym 80070 sys_rst_$glb_sr
.sym 80071 VexRiscv._zz_171_[2]
.sym 80072 reset_delay[2]
.sym 80073 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 80074 VexRiscv._zz_32_[0]
.sym 80075 VexRiscv._zz_49_[1]
.sym 80076 VexRiscv.decode_to_execute_RS2[14]
.sym 80077 VexRiscv.decode_to_execute_RS2[13]
.sym 80078 VexRiscv._zz_41_[11]
.sym 80079 basesoc_uart_eventmanager_storage[0]
.sym 80081 sys_rst
.sym 80084 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 80087 count[13]
.sym 80088 $abc$40744$n3856_1
.sym 80090 eventmanager_status_w[0]
.sym 80091 basesoc_uart_eventmanager_storage[1]
.sym 80092 $abc$40744$n233
.sym 80093 basesoc_uart_rx_fifo_do_read
.sym 80094 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 80095 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 80096 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 80097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 80098 VexRiscv.decode_to_execute_RS2[14]
.sym 80099 $abc$40744$n4449_1
.sym 80100 basesoc_uart_rx_fifo_do_read
.sym 80101 VexRiscv.decode_to_execute_IS_DIV
.sym 80102 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 80103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 80105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 80106 VexRiscv.decode_to_execute_RS2[11]
.sym 80114 $abc$40744$n233
.sym 80118 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 80122 $abc$40744$n218
.sym 80123 $abc$40744$n3565_1
.sym 80125 $abc$40744$n212
.sym 80128 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 80130 VexRiscv.dBus_cmd_payload_wr
.sym 80133 $abc$40744$n216
.sym 80134 $abc$40744$n218
.sym 80137 VexRiscv._zz_171_[0]
.sym 80138 VexRiscv.memory_arbitration_isValid
.sym 80140 $abc$40744$n214
.sym 80141 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 80142 $abc$40744$n3563
.sym 80143 $abc$40744$n3564
.sym 80145 VexRiscv.dBus_cmd_payload_wr
.sym 80153 $abc$40744$n216
.sym 80158 $abc$40744$n218
.sym 80163 $abc$40744$n3563
.sym 80164 $abc$40744$n3565_1
.sym 80166 $abc$40744$n3564
.sym 80169 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 80170 VexRiscv.memory_arbitration_isValid
.sym 80171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 80178 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 80181 VexRiscv._zz_171_[0]
.sym 80187 $abc$40744$n216
.sym 80188 $abc$40744$n212
.sym 80189 $abc$40744$n214
.sym 80190 $abc$40744$n218
.sym 80191 $abc$40744$n233
.sym 80192 clk12_$glb_clk
.sym 80194 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 80195 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 80196 VexRiscv.execute_to_memory_IS_DIV
.sym 80197 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 80198 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 80199 $abc$40744$n4923_1
.sym 80200 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 80201 $abc$40744$n4448_1
.sym 80203 VexRiscv.decode_to_execute_RS2[14]
.sym 80204 VexRiscv.decode_to_execute_RS2[14]
.sym 80205 VexRiscv.decode_to_execute_RS2[15]
.sym 80207 VexRiscv.decode_to_execute_RS2[13]
.sym 80208 grant
.sym 80209 array_muxed0[0]
.sym 80212 basesoc_uart_phy_rx_r
.sym 80214 sys_rst
.sym 80215 basesoc_uart_tx_fifo_produce[0]
.sym 80216 $abc$40744$n208
.sym 80219 $abc$40744$n2282
.sym 80221 sys_rst
.sym 80222 VexRiscv._zz_49_[1]
.sym 80223 VexRiscv._zz_171_[0]
.sym 80224 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80225 $abc$40744$n2509
.sym 80226 $abc$40744$n214
.sym 80227 $abc$40744$n3945
.sym 80228 VexRiscv._zz_41_[11]
.sym 80229 VexRiscv._zz_171_[1]
.sym 80235 $abc$40744$n220
.sym 80237 $abc$40744$n4431_1
.sym 80241 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 80242 $abc$40744$n4266_1
.sym 80246 VexRiscv._zz_35_[13]
.sym 80247 $abc$40744$n4369
.sym 80249 $abc$40744$n4468_1
.sym 80250 $abc$40744$n4329_1
.sym 80252 VexRiscv._zz_35_[15]
.sym 80253 $abc$40744$n6672
.sym 80254 $abc$40744$n4261_1
.sym 80255 $abc$40744$n4467_1
.sym 80257 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 80260 VexRiscv._zz_79_[15]
.sym 80261 VexRiscv._zz_35_[10]
.sym 80266 VexRiscv._zz_35_[6]
.sym 80268 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 80277 VexRiscv._zz_35_[6]
.sym 80282 $abc$40744$n220
.sym 80286 $abc$40744$n4261_1
.sym 80287 $abc$40744$n4329_1
.sym 80288 $abc$40744$n4369
.sym 80289 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 80292 $abc$40744$n6672
.sym 80293 $abc$40744$n4468_1
.sym 80294 VexRiscv._zz_79_[15]
.sym 80298 $abc$40744$n4266_1
.sym 80300 VexRiscv._zz_35_[15]
.sym 80301 $abc$40744$n4467_1
.sym 80305 VexRiscv._zz_35_[10]
.sym 80310 $abc$40744$n4266_1
.sym 80311 VexRiscv._zz_35_[13]
.sym 80313 $abc$40744$n4431_1
.sym 80315 clk12_$glb_clk
.sym 80316 VexRiscv.reset_$glb_sr
.sym 80317 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 80318 VexRiscv._zz_200_[13]
.sym 80319 VexRiscv._zz_200_[11]
.sym 80320 VexRiscv._zz_200_[14]
.sym 80321 VexRiscv._zz_36_[13]
.sym 80322 VexRiscv.decode_to_execute_RS2[11]
.sym 80323 VexRiscv._zz_36_[11]
.sym 80324 $abc$40744$n4924
.sym 80325 VexRiscv._zz_162_
.sym 80328 $abc$40744$n4168
.sym 80329 VexRiscv._zz_191_
.sym 80330 $abc$40744$n6675_1
.sym 80333 VexRiscv._zz_50_[11]
.sym 80334 basesoc_vexriscv_ibus_adr[0]
.sym 80336 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 80337 VexRiscv._zz_79_[10]
.sym 80339 basesoc_uart_rx_fifo_readable
.sym 80340 VexRiscv._zz_36_[30]
.sym 80341 VexRiscv.execute_to_memory_IS_DIV
.sym 80342 basesoc_adr[1]
.sym 80343 basesoc_ctrl_reset_reset_r
.sym 80344 VexRiscv._zz_79_[10]
.sym 80345 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 80346 basesoc_uart_rx_fifo_wrport_we
.sym 80347 $abc$40744$n4267_1
.sym 80348 basesoc_uart_phy_uart_clk_rxen
.sym 80349 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 80350 VexRiscv._zz_216_[2]
.sym 80351 VexRiscv._zz_200_[10]
.sym 80352 VexRiscv._zz_200_[13]
.sym 80358 $abc$40744$n4932_1
.sym 80361 basesoc_ctrl_reset_reset_r
.sym 80362 VexRiscv._zz_35_[15]
.sym 80363 $abc$40744$n4872
.sym 80364 $abc$40744$n6712
.sym 80366 $abc$40744$n4868
.sym 80367 $abc$40744$n6675_1
.sym 80368 VexRiscv._zz_164_[15]
.sym 80373 $abc$40744$n6672
.sym 80374 VexRiscv._zz_216_[15]
.sym 80376 VexRiscv._zz_216_[13]
.sym 80377 $abc$40744$n4868
.sym 80378 VexRiscv._zz_217_[15]
.sym 80382 VexRiscv._zz_217_[13]
.sym 80383 $abc$40744$n4933
.sym 80384 VexRiscv._zz_79_[13]
.sym 80385 $abc$40744$n2440
.sym 80386 VexRiscv._zz_79_[15]
.sym 80388 VexRiscv._zz_164_[13]
.sym 80389 $abc$40744$n4432_1
.sym 80391 $abc$40744$n4933
.sym 80392 VexRiscv._zz_79_[15]
.sym 80393 $abc$40744$n6712
.sym 80397 VexRiscv._zz_164_[15]
.sym 80399 $abc$40744$n4868
.sym 80400 VexRiscv._zz_216_[15]
.sym 80403 $abc$40744$n4432_1
.sym 80405 $abc$40744$n6672
.sym 80406 VexRiscv._zz_79_[13]
.sym 80411 basesoc_ctrl_reset_reset_r
.sym 80415 VexRiscv._zz_35_[15]
.sym 80416 $abc$40744$n4872
.sym 80417 $abc$40744$n4932_1
.sym 80421 VexRiscv._zz_164_[13]
.sym 80422 VexRiscv._zz_216_[13]
.sym 80423 $abc$40744$n4868
.sym 80427 VexRiscv._zz_217_[15]
.sym 80429 $abc$40744$n6675_1
.sym 80430 VexRiscv._zz_164_[15]
.sym 80433 VexRiscv._zz_164_[13]
.sym 80435 VexRiscv._zz_217_[13]
.sym 80436 $abc$40744$n6675_1
.sym 80437 $abc$40744$n2440
.sym 80438 clk12_$glb_clk
.sym 80439 sys_rst_$glb_sr
.sym 80440 $abc$40744$n4913
.sym 80441 $abc$40744$n4367
.sym 80442 $abc$40744$n4366_1
.sym 80443 $abc$40744$n4880_1
.sym 80444 eventmanager_pending_w[0]
.sym 80445 VexRiscv._zz_36_[14]
.sym 80446 $abc$40744$n2460
.sym 80447 $abc$40744$n4881
.sym 80448 VexRiscv._zz_79_[8]
.sym 80450 VexRiscv.decode_to_execute_RS2[24]
.sym 80452 $abc$40744$n4868
.sym 80453 $abc$40744$n6675_1
.sym 80454 VexRiscv._zz_164_[15]
.sym 80455 VexRiscv._zz_200_[14]
.sym 80457 $abc$40744$n6685
.sym 80459 VexRiscv._zz_313_
.sym 80461 VexRiscv._zz_49_[0]
.sym 80462 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 80464 VexRiscv._zz_200_[11]
.sym 80465 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 80466 $abc$40744$n3
.sym 80467 $abc$40744$n4446_1
.sym 80468 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 80469 $abc$40744$n4329_1
.sym 80470 VexRiscv.decode_to_execute_RS2[11]
.sym 80471 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 80472 VexRiscv._zz_41_[7]
.sym 80473 VexRiscv._zz_217_[10]
.sym 80474 $abc$40744$n6712
.sym 80475 $abc$40744$n3659
.sym 80481 $abc$40744$n4921
.sym 80484 VexRiscv._zz_79_[12]
.sym 80487 VexRiscv._zz_79_[10]
.sym 80488 $abc$40744$n4912
.sym 80492 VexRiscv._zz_216_[12]
.sym 80493 $abc$40744$n4266_1
.sym 80494 $abc$40744$n4872
.sym 80495 basesoc_adr[0]
.sym 80497 $abc$40744$n4913
.sym 80499 $abc$40744$n4366_1
.sym 80500 $abc$40744$n6712
.sym 80501 eventmanager_pending_w[0]
.sym 80502 basesoc_adr[1]
.sym 80503 VexRiscv._zz_35_[10]
.sym 80505 VexRiscv._zz_216_[1]
.sym 80508 $abc$40744$n4868
.sym 80509 VexRiscv._zz_164_[12]
.sym 80511 VexRiscv._zz_164_[1]
.sym 80512 csrbankarray_csrbank0_leds_out0_w[0]
.sym 80514 $abc$40744$n4868
.sym 80515 VexRiscv._zz_164_[12]
.sym 80516 VexRiscv._zz_216_[12]
.sym 80520 basesoc_adr[0]
.sym 80521 csrbankarray_csrbank0_leds_out0_w[0]
.sym 80522 basesoc_adr[1]
.sym 80523 eventmanager_pending_w[0]
.sym 80527 basesoc_adr[0]
.sym 80533 $abc$40744$n4872
.sym 80534 $abc$40744$n4912
.sym 80535 VexRiscv._zz_35_[10]
.sym 80539 $abc$40744$n6712
.sym 80540 $abc$40744$n4921
.sym 80541 VexRiscv._zz_79_[12]
.sym 80545 $abc$40744$n4366_1
.sym 80546 $abc$40744$n4266_1
.sym 80547 VexRiscv._zz_35_[10]
.sym 80550 $abc$40744$n4868
.sym 80551 VexRiscv._zz_216_[1]
.sym 80553 VexRiscv._zz_164_[1]
.sym 80556 $abc$40744$n6712
.sym 80557 VexRiscv._zz_79_[10]
.sym 80559 $abc$40744$n4913
.sym 80561 clk12_$glb_clk
.sym 80563 VexRiscv._zz_36_[10]
.sym 80564 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 80565 VexRiscv._zz_164_[2]
.sym 80566 $abc$40744$n4442_1
.sym 80567 VexRiscv._zz_164_[12]
.sym 80568 $abc$40744$n4879
.sym 80569 VexRiscv._zz_164_[1]
.sym 80570 VexRiscv._zz_164_[10]
.sym 80573 VexRiscv._zz_171_[0]
.sym 80575 VexRiscv._zz_79_[11]
.sym 80576 VexRiscv._zz_79_[2]
.sym 80578 VexRiscv._zz_50_[10]
.sym 80579 $abc$40744$n6672
.sym 80580 VexRiscv._zz_79_[3]
.sym 80581 VexRiscv._zz_216_[3]
.sym 80582 VexRiscv._zz_171_[1]
.sym 80584 VexRiscv.memory_arbitration_isValid
.sym 80585 basesoc_uart_phy_storage[28]
.sym 80586 sys_rst
.sym 80587 VexRiscv._zz_152_[13]
.sym 80588 $abc$40744$n3749
.sym 80589 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 80590 $abc$40744$n6683
.sym 80591 $abc$40744$n3749
.sym 80592 basesoc_dat_w[7]
.sym 80593 $abc$40744$n4443_1
.sym 80594 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 80595 VexRiscv.decode_to_execute_RS2[15]
.sym 80596 VexRiscv._zz_290_[14]
.sym 80597 $abc$40744$n4266_1
.sym 80598 VexRiscv._zz_35_[2]
.sym 80604 $abc$40744$n4931
.sym 80607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 80609 $abc$40744$n4365_1
.sym 80610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 80612 $abc$40744$n4873_1
.sym 80613 $abc$40744$n6409
.sym 80615 $abc$40744$n4911_1
.sym 80617 $abc$40744$n6675_1
.sym 80618 $abc$40744$n4261_1
.sym 80619 $abc$40744$n4267_1
.sym 80620 VexRiscv._zz_36_[10]
.sym 80621 VexRiscv._zz_79_[1]
.sym 80624 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 80625 VexRiscv._zz_217_[1]
.sym 80626 VexRiscv._zz_164_[1]
.sym 80627 $abc$40744$n6672
.sym 80628 VexRiscv._zz_36_[15]
.sym 80629 $abc$40744$n4329_1
.sym 80630 $abc$40744$n4416_1
.sym 80632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 80633 $abc$40744$n4466_1
.sym 80635 $abc$40744$n3659
.sym 80637 $abc$40744$n4466_1
.sym 80639 $abc$40744$n4267_1
.sym 80640 VexRiscv._zz_36_[15]
.sym 80643 VexRiscv._zz_217_[1]
.sym 80644 VexRiscv._zz_164_[1]
.sym 80646 $abc$40744$n6675_1
.sym 80649 $abc$40744$n3659
.sym 80650 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 80651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 80652 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 80655 $abc$40744$n4261_1
.sym 80656 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 80657 $abc$40744$n4416_1
.sym 80658 $abc$40744$n4329_1
.sym 80662 VexRiscv._zz_36_[15]
.sym 80663 $abc$40744$n4931
.sym 80664 $abc$40744$n4873_1
.sym 80667 $abc$40744$n4873_1
.sym 80668 VexRiscv._zz_36_[10]
.sym 80670 $abc$40744$n4911_1
.sym 80673 $abc$40744$n6409
.sym 80674 $abc$40744$n6672
.sym 80676 VexRiscv._zz_79_[1]
.sym 80680 VexRiscv._zz_36_[10]
.sym 80681 $abc$40744$n4365_1
.sym 80682 $abc$40744$n4267_1
.sym 80683 $abc$40744$n2586_$glb_ce
.sym 80684 clk12_$glb_clk
.sym 80686 $abc$40744$n6809_1
.sym 80687 $abc$40744$n4446_1
.sym 80688 $abc$40744$n6810_1
.sym 80689 VexRiscv._zz_200_[2]
.sym 80690 VexRiscv._zz_47_[0]
.sym 80691 $abc$40744$n4243
.sym 80692 VexRiscv._zz_152_[13]
.sym 80693 $abc$40744$n4407_1
.sym 80696 VexRiscv._zz_41_[17]
.sym 80698 por_rst
.sym 80699 $abc$40744$n4239_1
.sym 80700 $abc$40744$n233
.sym 80701 sys_rst
.sym 80702 $abc$40744$n4872
.sym 80703 VexRiscv._zz_217_[8]
.sym 80704 VexRiscv._zz_47_[1]
.sym 80705 $abc$40744$n6675_1
.sym 80706 basesoc_uart_rx_fifo_level0[1]
.sym 80707 $abc$40744$n4356_1
.sym 80708 VexRiscv._zz_152_[14]
.sym 80709 VexRiscv._zz_216_[5]
.sym 80710 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80711 VexRiscv._zz_47_[1]
.sym 80712 VexRiscv._zz_171_[0]
.sym 80713 VexRiscv._zz_41_[11]
.sym 80714 VexRiscv._zz_36_[15]
.sym 80715 VexRiscv._zz_171_[1]
.sym 80716 VexRiscv._zz_49_[0]
.sym 80717 $abc$40744$n214
.sym 80718 $abc$40744$n4065
.sym 80719 VexRiscv._zz_49_[1]
.sym 80720 $abc$40744$n4816
.sym 80721 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80727 $abc$40744$n4414_1
.sym 80729 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 80730 VexRiscv._zz_79_[12]
.sym 80731 VexRiscv._zz_164_[12]
.sym 80733 $abc$40744$n4782_1
.sym 80734 $abc$40744$n4779
.sym 80736 $abc$40744$n6413
.sym 80737 VexRiscv._zz_164_[2]
.sym 80738 $abc$40744$n3727_1
.sym 80739 $abc$40744$n3722_1
.sym 80741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 80742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 80744 $abc$40744$n6675_1
.sym 80745 $abc$40744$n2253
.sym 80746 VexRiscv._zz_79_[2]
.sym 80748 $abc$40744$n3749
.sym 80752 basesoc_dat_w[7]
.sym 80753 $abc$40744$n6672
.sym 80754 VexRiscv._zz_217_[12]
.sym 80755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 80756 VexRiscv._zz_217_[2]
.sym 80760 VexRiscv._zz_217_[12]
.sym 80762 VexRiscv._zz_164_[12]
.sym 80763 $abc$40744$n6675_1
.sym 80766 $abc$40744$n6675_1
.sym 80768 VexRiscv._zz_164_[2]
.sym 80769 VexRiscv._zz_217_[2]
.sym 80772 $abc$40744$n4782_1
.sym 80773 $abc$40744$n3749
.sym 80774 $abc$40744$n3727_1
.sym 80775 $abc$40744$n4779
.sym 80778 VexRiscv._zz_79_[12]
.sym 80779 $abc$40744$n4414_1
.sym 80780 $abc$40744$n6672
.sym 80784 basesoc_dat_w[7]
.sym 80790 $abc$40744$n6672
.sym 80791 $abc$40744$n6413
.sym 80792 VexRiscv._zz_79_[2]
.sym 80797 $abc$40744$n3722_1
.sym 80798 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 80799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 80802 $abc$40744$n3722_1
.sym 80803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 80804 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 80806 $abc$40744$n2253
.sym 80807 clk12_$glb_clk
.sym 80808 sys_rst_$glb_sr
.sym 80809 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 80810 $abc$40744$n6683
.sym 80811 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 80812 $abc$40744$n5439
.sym 80813 $abc$40744$n4780_1
.sym 80814 $abc$40744$n4406_1
.sym 80815 $abc$40744$n4186
.sym 80816 $abc$40744$n6685
.sym 80818 $abc$40744$n4243
.sym 80819 $abc$40744$n4243
.sym 80821 $abc$40744$n3749
.sym 80823 $abc$40744$n3749
.sym 80824 VexRiscv._zz_200_[2]
.sym 80825 VexRiscv._zz_152_[1]
.sym 80826 VexRiscv._zz_200_[6]
.sym 80828 VexRiscv._zz_152_[1]
.sym 80829 $abc$40744$n4782_1
.sym 80830 VexRiscv._zz_44_[0]
.sym 80831 VexRiscv._zz_217_[11]
.sym 80833 $abc$40744$n6810_1
.sym 80834 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 80835 basesoc_uart_phy_uart_clk_rxen
.sym 80836 $abc$40744$n3729_1
.sym 80837 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 80838 VexRiscv.execute_to_memory_IS_DIV
.sym 80839 $abc$40744$n4267_1
.sym 80840 VexRiscv._zz_35_[3]
.sym 80841 VexRiscv._zz_152_[13]
.sym 80842 VexRiscv._zz_152_[10]
.sym 80843 VexRiscv._zz_200_[10]
.sym 80844 $abc$40744$n2644
.sym 80850 $abc$40744$n4781
.sym 80854 $abc$40744$n4234
.sym 80855 VexRiscv._zz_153_
.sym 80857 $abc$40744$n4174
.sym 80858 $abc$40744$n235
.sym 80859 VexRiscv._zz_49_[0]
.sym 80860 VexRiscv._zz_42_[0]
.sym 80861 $abc$40744$n233
.sym 80862 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 80863 $abc$40744$n6412
.sym 80864 VexRiscv._zz_35_[3]
.sym 80865 $abc$40744$n5283_1
.sym 80866 VexRiscv._zz_42_[1]
.sym 80867 VexRiscv._zz_35_[12]
.sym 80868 VexRiscv._zz_35_[2]
.sym 80869 $abc$40744$n4266_1
.sym 80870 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 80871 VexRiscv._zz_152_[0]
.sym 80875 VexRiscv.decode_to_execute_RS2[13]
.sym 80878 $abc$40744$n4780_1
.sym 80879 VexRiscv._zz_49_[1]
.sym 80880 $abc$40744$n4816
.sym 80881 VexRiscv._zz_191_
.sym 80883 VexRiscv._zz_49_[0]
.sym 80884 $abc$40744$n4174
.sym 80885 VexRiscv._zz_49_[1]
.sym 80886 VexRiscv._zz_152_[0]
.sym 80891 VexRiscv._zz_35_[3]
.sym 80895 $abc$40744$n6412
.sym 80897 VexRiscv._zz_35_[2]
.sym 80898 $abc$40744$n4266_1
.sym 80901 VexRiscv._zz_42_[0]
.sym 80902 VexRiscv._zz_42_[1]
.sym 80903 VexRiscv._zz_153_
.sym 80904 VexRiscv.decode_to_execute_RS2[13]
.sym 80907 $abc$40744$n5283_1
.sym 80908 $abc$40744$n4816
.sym 80909 $abc$40744$n233
.sym 80913 $abc$40744$n235
.sym 80914 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 80915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 80916 VexRiscv._zz_191_
.sym 80922 VexRiscv._zz_35_[12]
.sym 80925 $abc$40744$n4780_1
.sym 80926 $abc$40744$n4781
.sym 80928 $abc$40744$n4234
.sym 80930 clk12_$glb_clk
.sym 80931 VexRiscv.reset_$glb_sr
.sym 80932 $abc$40744$n4082
.sym 80933 spiflash_bus_dat_r[25]
.sym 80934 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 80935 VexRiscv._zz_152_[30]
.sym 80936 $abc$40744$n4187
.sym 80937 $abc$40744$n4428_1
.sym 80938 VexRiscv._zz_152_[11]
.sym 80939 $abc$40744$n6682_1
.sym 80942 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 80943 csrbankarray_csrbank0_leds_out0_w[3]
.sym 80944 $abc$40744$n235
.sym 80946 VexRiscv._zz_42_[0]
.sym 80947 $abc$40744$n3727_1
.sym 80948 $abc$40744$n2633
.sym 80949 $abc$40744$n6685
.sym 80950 $abc$40744$n4234
.sym 80951 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 80952 $abc$40744$n235
.sym 80953 $abc$40744$n5283_1
.sym 80954 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 80955 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 80956 VexRiscv._zz_200_[11]
.sym 80957 VexRiscv._zz_152_[4]
.sym 80959 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 80960 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 80961 $abc$40744$n4148
.sym 80962 VexRiscv.decode_to_execute_RS2[11]
.sym 80963 $abc$40744$n3
.sym 80964 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 80965 VexRiscv._zz_44_[1]
.sym 80966 VexRiscv._zz_290_[11]
.sym 80967 VexRiscv._zz_200_[31]
.sym 80973 basesoc_ctrl_bus_errors[0]
.sym 80975 $abc$40744$n2253
.sym 80976 VexRiscv._zz_41_[13]
.sym 80977 $abc$40744$n4169
.sym 80979 basesoc_ctrl_bus_errors[1]
.sym 80980 basesoc_ctrl_bus_errors[3]
.sym 80981 basesoc_ctrl_bus_errors[2]
.sym 80983 VexRiscv._zz_41_[11]
.sym 80984 $abc$40744$n4111
.sym 80985 VexRiscv._zz_42_[0]
.sym 80986 VexRiscv._zz_41_[30]
.sym 80987 $abc$40744$n3
.sym 80988 VexRiscv.decode_to_execute_RS2[11]
.sym 80992 VexRiscv.decode_to_execute_RS2[30]
.sym 80993 VexRiscv._zz_42_[1]
.sym 80996 $abc$40744$n3729_1
.sym 80997 $abc$40744$n4082
.sym 80998 VexRiscv._zz_153_
.sym 81001 VexRiscv._zz_42_[1]
.sym 81003 VexRiscv._zz_200_[10]
.sym 81004 $abc$40744$n4115
.sym 81009 $abc$40744$n3
.sym 81012 $abc$40744$n3729_1
.sym 81013 $abc$40744$n4111
.sym 81014 VexRiscv._zz_41_[13]
.sym 81019 VexRiscv._zz_200_[10]
.sym 81021 $abc$40744$n4082
.sym 81025 VexRiscv._zz_41_[30]
.sym 81026 $abc$40744$n3729_1
.sym 81027 $abc$40744$n4115
.sym 81030 VexRiscv.decode_to_execute_RS2[11]
.sym 81031 VexRiscv._zz_42_[1]
.sym 81032 VexRiscv._zz_153_
.sym 81033 VexRiscv._zz_42_[0]
.sym 81036 basesoc_ctrl_bus_errors[3]
.sym 81037 basesoc_ctrl_bus_errors[0]
.sym 81038 basesoc_ctrl_bus_errors[2]
.sym 81039 basesoc_ctrl_bus_errors[1]
.sym 81042 $abc$40744$n4169
.sym 81043 VexRiscv._zz_41_[11]
.sym 81045 $abc$40744$n3729_1
.sym 81048 VexRiscv._zz_42_[0]
.sym 81049 VexRiscv._zz_153_
.sym 81050 VexRiscv.decode_to_execute_RS2[30]
.sym 81051 VexRiscv._zz_42_[1]
.sym 81052 $abc$40744$n2253
.sym 81053 clk12_$glb_clk
.sym 81055 $abc$40744$n4426_1
.sym 81056 $abc$40744$n4424_1
.sym 81057 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 81058 $abc$40744$n5385_1
.sym 81059 $abc$40744$n4760_1
.sym 81060 $abc$40744$n4425_1
.sym 81061 $abc$40744$n4429_1
.sym 81062 $abc$40744$n6690_1
.sym 81066 basesoc_ctrl_bus_errors[0]
.sym 81067 VexRiscv.decode_to_execute_RS2[8]
.sym 81068 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81069 $abc$40744$n4244
.sym 81070 VexRiscv._zz_152_[30]
.sym 81071 $abc$40744$n4144_1
.sym 81073 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 81074 $abc$40744$n4107
.sym 81075 $abc$40744$n233
.sym 81076 VexRiscv.decode_to_execute_RS2[9]
.sym 81078 VexRiscv._zz_200_[9]
.sym 81079 $abc$40744$n3749
.sym 81080 VexRiscv._zz_152_[2]
.sym 81081 VexRiscv._zz_152_[30]
.sym 81082 $abc$40744$n4114_1
.sym 81083 $abc$40744$n3744
.sym 81084 $abc$40744$n4429_1
.sym 81085 $abc$40744$n4443_1
.sym 81086 VexRiscv._zz_288_[10]
.sym 81087 VexRiscv._zz_152_[11]
.sym 81088 $abc$40744$n4174
.sym 81089 VexRiscv._zz_152_[31]
.sym 81090 VexRiscv._zz_35_[2]
.sym 81097 $abc$40744$n4110_1
.sym 81098 $abc$40744$n4236_1
.sym 81099 $abc$40744$n4103
.sym 81100 $abc$40744$n4234
.sym 81103 $abc$40744$n4235
.sym 81104 $abc$40744$n4082
.sym 81110 basesoc_ctrl_bus_errors[1]
.sym 81111 VexRiscv._zz_200_[7]
.sym 81113 VexRiscv._zz_152_[13]
.sym 81114 $abc$40744$n2262
.sym 81115 VexRiscv._zz_290_[31]
.sym 81116 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81118 VexRiscv._zz_294_
.sym 81119 basesoc_ctrl_bus_errors[0]
.sym 81121 $abc$40744$n2266
.sym 81122 VexRiscv._zz_152_[31]
.sym 81123 VexRiscv._zz_152_[7]
.sym 81124 $abc$40744$n4298
.sym 81126 sys_rst
.sym 81129 $abc$40744$n4236_1
.sym 81130 $abc$40744$n4103
.sym 81131 VexRiscv._zz_152_[7]
.sym 81132 $abc$40744$n4298
.sym 81135 $abc$40744$n4110_1
.sym 81137 VexRiscv._zz_152_[13]
.sym 81141 $abc$40744$n2266
.sym 81142 basesoc_ctrl_bus_errors[0]
.sym 81144 sys_rst
.sym 81148 VexRiscv._zz_200_[7]
.sym 81149 $abc$40744$n4082
.sym 81153 VexRiscv._zz_152_[7]
.sym 81154 $abc$40744$n4235
.sym 81155 $abc$40744$n4234
.sym 81156 $abc$40744$n4103
.sym 81159 VexRiscv._zz_290_[31]
.sym 81161 VexRiscv._zz_152_[31]
.sym 81162 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81168 basesoc_ctrl_bus_errors[1]
.sym 81171 $abc$40744$n4110_1
.sym 81174 VexRiscv._zz_294_
.sym 81175 $abc$40744$n2262
.sym 81176 clk12_$glb_clk
.sym 81177 sys_rst_$glb_sr
.sym 81178 $abc$40744$n4763
.sym 81179 $abc$40744$n4443_1
.sym 81180 $abc$40744$n4090
.sym 81181 $abc$40744$n6691
.sym 81182 VexRiscv.decode_to_execute_RS2[31]
.sym 81183 VexRiscv._zz_200_[31]
.sym 81184 $abc$40744$n4444_1
.sym 81185 $abc$40744$n4105
.sym 81189 VexRiscv._zz_152_[28]
.sym 81190 VexRiscv._zz_41_[0]
.sym 81191 $abc$40744$n4239_1
.sym 81192 $abc$40744$n4236_1
.sym 81193 $abc$40744$n5166_1
.sym 81194 VexRiscv._zz_290_[2]
.sym 81195 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 81196 VexRiscv._zz_290_[3]
.sym 81197 VexRiscv._zz_152_[14]
.sym 81198 $abc$40744$n4239_1
.sym 81201 VexRiscv._zz_200_[6]
.sym 81202 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81203 VexRiscv._zz_171_[1]
.sym 81204 VexRiscv._zz_152_[15]
.sym 81205 VexRiscv._zz_36_[15]
.sym 81206 VexRiscv._zz_152_[2]
.sym 81207 $abc$40744$n4107
.sym 81208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 81209 $abc$40744$n4065
.sym 81210 $abc$40744$n4429_1
.sym 81211 VexRiscv._zz_47_[1]
.sym 81212 VexRiscv._zz_49_[1]
.sym 81213 VexRiscv._zz_49_[0]
.sym 81219 $abc$40744$n4160
.sym 81220 $abc$40744$n4109
.sym 81221 VexRiscv._zz_42_[1]
.sym 81222 $abc$40744$n4101
.sym 81224 $abc$40744$n4161_1
.sym 81227 VexRiscv._zz_42_[0]
.sym 81228 $abc$40744$n4113
.sym 81230 VexRiscv._zz_152_[7]
.sym 81231 $abc$40744$n4168
.sym 81233 $abc$40744$n3
.sym 81235 VexRiscv._zz_153_
.sym 81237 $abc$40744$n2249
.sym 81238 $abc$40744$n4103
.sym 81239 $abc$40744$n3729_1
.sym 81241 VexRiscv._zz_152_[30]
.sym 81242 $abc$40744$n4114_1
.sym 81244 VexRiscv._zz_41_[14]
.sym 81246 VexRiscv._zz_294_
.sym 81249 VexRiscv.decode_to_execute_RS2[14]
.sym 81250 $abc$40744$n4105
.sym 81252 VexRiscv._zz_41_[14]
.sym 81254 $abc$40744$n3729_1
.sym 81255 $abc$40744$n4161_1
.sym 81258 $abc$40744$n4114_1
.sym 81261 VexRiscv._zz_152_[30]
.sym 81266 VexRiscv._zz_294_
.sym 81267 $abc$40744$n4168
.sym 81270 $abc$40744$n4103
.sym 81271 VexRiscv._zz_152_[7]
.sym 81276 $abc$40744$n4105
.sym 81277 $abc$40744$n4109
.sym 81278 $abc$40744$n4113
.sym 81279 $abc$40744$n4101
.sym 81282 VexRiscv._zz_42_[0]
.sym 81283 VexRiscv._zz_153_
.sym 81284 VexRiscv.decode_to_execute_RS2[14]
.sym 81285 VexRiscv._zz_42_[1]
.sym 81289 $abc$40744$n3
.sym 81295 $abc$40744$n4160
.sym 81297 VexRiscv._zz_294_
.sym 81298 $abc$40744$n2249
.sym 81299 clk12_$glb_clk
.sym 81301 VexRiscv._zz_152_[2]
.sym 81302 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 81303 VexRiscv._zz_152_[17]
.sym 81304 $abc$40744$n4098
.sym 81305 $abc$40744$n4733
.sym 81306 $abc$40744$n4085_1
.sym 81307 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 81308 $abc$40744$n4080
.sym 81311 basesoc_dat_w[4]
.sym 81314 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 81317 VexRiscv._zz_152_[0]
.sym 81319 VexRiscv._zz_293_[11]
.sym 81321 $abc$40744$n4092
.sym 81322 VexRiscv._zz_152_[7]
.sym 81323 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 81325 $abc$40744$n3729_1
.sym 81326 $abc$40744$n4239_1
.sym 81327 $abc$40744$n3727_1
.sym 81328 $abc$40744$n4235
.sym 81329 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 81330 VexRiscv.execute_to_memory_IS_DIV
.sym 81331 VexRiscv._zz_200_[31]
.sym 81332 VexRiscv._zz_35_[3]
.sym 81333 $abc$40744$n4234
.sym 81334 $abc$40744$n4152
.sym 81335 $abc$40744$n4458_1
.sym 81336 $abc$40744$n4267_1
.sym 81342 VexRiscv._zz_32_[1]
.sym 81343 $abc$40744$n4068
.sym 81344 $abc$40744$n4072
.sym 81345 $abc$40744$n3612_1
.sym 81346 $abc$40744$n4100_1
.sym 81347 VexRiscv._zz_200_[31]
.sym 81348 $abc$40744$n4158_1
.sym 81349 $abc$40744$n4117
.sym 81350 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 81351 $abc$40744$n5424_1
.sym 81352 $abc$40744$n4146_1
.sym 81353 $abc$40744$n2633
.sym 81354 $abc$40744$n4132_1
.sym 81355 VexRiscv._zz_153_
.sym 81356 $abc$40744$n235
.sym 81357 $abc$40744$n4066
.sym 81358 $abc$40744$n5425
.sym 81360 basesoc_vexriscv_ibus_adr[2]
.sym 81362 $abc$40744$n4067
.sym 81363 $abc$40744$n4085_1
.sym 81364 basesoc_vexriscv_ibus_adr[0]
.sym 81365 $abc$40744$n4080
.sym 81366 basesoc_vexriscv_ibus_adr[1]
.sym 81367 VexRiscv._zz_44_[1]
.sym 81368 VexRiscv._zz_287_[2]
.sym 81369 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 81371 VexRiscv._zz_193_
.sym 81372 VexRiscv._zz_44_[0]
.sym 81373 $abc$40744$n4076
.sym 81375 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 81376 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 81377 VexRiscv._zz_193_
.sym 81378 $abc$40744$n235
.sym 81381 $abc$40744$n4146_1
.sym 81382 $abc$40744$n4066
.sym 81383 $abc$40744$n4132_1
.sym 81384 $abc$40744$n4158_1
.sym 81387 VexRiscv._zz_153_
.sym 81388 VexRiscv._zz_287_[2]
.sym 81389 VexRiscv._zz_32_[1]
.sym 81394 $abc$40744$n5424_1
.sym 81396 $abc$40744$n5425
.sym 81399 $abc$40744$n4076
.sym 81400 $abc$40744$n4068
.sym 81401 $abc$40744$n4072
.sym 81402 $abc$40744$n4080
.sym 81405 VexRiscv._zz_44_[0]
.sym 81406 VexRiscv._zz_153_
.sym 81407 VexRiscv._zz_200_[31]
.sym 81408 VexRiscv._zz_44_[1]
.sym 81411 basesoc_vexriscv_ibus_adr[0]
.sym 81412 basesoc_vexriscv_ibus_adr[1]
.sym 81413 basesoc_vexriscv_ibus_adr[2]
.sym 81414 $abc$40744$n3612_1
.sym 81417 $abc$40744$n4117
.sym 81418 $abc$40744$n4067
.sym 81419 $abc$40744$n4085_1
.sym 81420 $abc$40744$n4100_1
.sym 81421 $abc$40744$n2633
.sym 81422 clk12_$glb_clk
.sym 81424 $abc$40744$n5451
.sym 81425 VexRiscv._zz_36_[15]
.sym 81426 VexRiscv._zz_287_[2]
.sym 81427 $abc$40744$n4447_1
.sym 81428 $abc$40744$n4464_1
.sym 81429 $abc$40744$n4460_1
.sym 81430 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 81431 $abc$40744$n4086
.sym 81434 VexRiscv._zz_35_[10]
.sym 81435 csrbankarray_csrbank0_leds_out0_w[0]
.sym 81436 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 81437 VexRiscv._zz_41_[29]
.sym 81438 $abc$40744$n233
.sym 81440 $abc$40744$n4072
.sym 81442 VexRiscv._zz_290_[17]
.sym 81443 VexRiscv._zz_152_[2]
.sym 81444 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 81445 $abc$40744$n4236_1
.sym 81446 $abc$40744$n4236_1
.sym 81449 VexRiscv.decode_to_execute_RS2[17]
.sym 81450 $abc$40744$n4148
.sym 81451 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 81452 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 81453 VexRiscv._zz_44_[1]
.sym 81454 $abc$40744$n2633
.sym 81455 VexRiscv._zz_152_[31]
.sym 81458 VexRiscv._zz_152_[3]
.sym 81459 $abc$40744$n4076
.sym 81465 VexRiscv._zz_152_[28]
.sym 81466 $abc$40744$n4166
.sym 81467 $abc$40744$n233
.sym 81468 VexRiscv._zz_294_
.sym 81469 VexRiscv._zz_152_[14]
.sym 81470 $abc$40744$n4159
.sym 81473 $abc$40744$n4160
.sym 81474 $abc$40744$n4173_1
.sym 81476 $abc$40744$n4148
.sym 81477 $abc$40744$n4087_1
.sym 81478 $abc$40744$n4175
.sym 81479 VexRiscv._zz_288_[9]
.sym 81481 VexRiscv._zz_152_[20]
.sym 81482 $abc$40744$n4155
.sym 81484 VexRiscv._zz_152_[21]
.sym 81485 $abc$40744$n4147
.sym 81486 VexRiscv._zz_152_[16]
.sym 81488 VexRiscv._zz_152_[31]
.sym 81489 VexRiscv._zz_152_[0]
.sym 81490 $abc$40744$n4178
.sym 81491 VexRiscv._zz_152_[1]
.sym 81492 $abc$40744$n4151
.sym 81493 $abc$40744$n4162
.sym 81494 $abc$40744$n4152
.sym 81495 $abc$40744$n4174
.sym 81496 $abc$40744$n6660
.sym 81499 VexRiscv._zz_294_
.sym 81501 $abc$40744$n4087_1
.sym 81504 VexRiscv._zz_152_[0]
.sym 81505 VexRiscv._zz_152_[28]
.sym 81506 $abc$40744$n4174
.sym 81507 $abc$40744$n4175
.sym 81510 $abc$40744$n4151
.sym 81511 VexRiscv._zz_152_[21]
.sym 81512 $abc$40744$n4147
.sym 81513 $abc$40744$n4155
.sym 81516 VexRiscv._zz_152_[1]
.sym 81517 $abc$40744$n6660
.sym 81518 VexRiscv._zz_152_[16]
.sym 81519 $abc$40744$n4152
.sym 81522 $abc$40744$n4148
.sym 81525 VexRiscv._zz_152_[31]
.sym 81528 $abc$40744$n4160
.sym 81529 VexRiscv._zz_152_[14]
.sym 81530 $abc$40744$n4162
.sym 81531 VexRiscv._zz_152_[20]
.sym 81534 $abc$40744$n4173_1
.sym 81535 $abc$40744$n4166
.sym 81536 $abc$40744$n4178
.sym 81537 $abc$40744$n4159
.sym 81540 VexRiscv._zz_288_[9]
.sym 81544 $abc$40744$n233
.sym 81545 clk12_$glb_clk
.sym 81547 VexRiscv.CsrPlugin_mtval[30]
.sym 81548 $abc$40744$n4490_1
.sym 81549 VexRiscv.CsrPlugin_mtval[16]
.sym 81550 VexRiscv._zz_35_[3]
.sym 81551 VexRiscv.CsrPlugin_mtval[11]
.sym 81552 $abc$40744$n4489
.sym 81553 $abc$40744$n4491_1
.sym 81554 VexRiscv.CsrPlugin_mtval[15]
.sym 81557 sys_rst
.sym 81559 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81561 $abc$40744$n4125
.sym 81563 $abc$40744$n4234
.sym 81565 VexRiscv._zz_50_[10]
.sym 81566 $abc$40744$n4117
.sym 81570 $abc$40744$n4234
.sym 81571 $abc$40744$n4488_1
.sym 81572 VexRiscv._zz_152_[16]
.sym 81573 $abc$40744$n4447_1
.sym 81574 VexRiscv._zz_313_
.sym 81575 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 81576 $abc$40744$n3749
.sym 81577 VexRiscv._zz_35_[2]
.sym 81578 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 81579 VexRiscv._zz_152_[11]
.sym 81580 $abc$40744$n4855
.sym 81581 $abc$40744$n4174
.sym 81588 VexRiscv._zz_200_[28]
.sym 81589 VexRiscv._zz_44_[1]
.sym 81592 $abc$40744$n4170_1
.sym 81594 VexRiscv._zz_44_[0]
.sym 81596 VexRiscv._zz_152_[27]
.sym 81597 $abc$40744$n3729_1
.sym 81598 $abc$40744$n4088
.sym 81599 VexRiscv._zz_41_[28]
.sym 81600 VexRiscv.decode_to_execute_RS2[28]
.sym 81601 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 81604 VexRiscv._zz_153_
.sym 81605 VexRiscv._zz_152_[11]
.sym 81609 VexRiscv.decode_to_execute_RS2[17]
.sym 81612 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 81613 VexRiscv._zz_41_[17]
.sym 81614 VexRiscv._zz_42_[0]
.sym 81615 $abc$40744$n4168
.sym 81616 VexRiscv._zz_288_[8]
.sym 81618 $abc$40744$n4176_1
.sym 81619 VexRiscv._zz_42_[1]
.sym 81621 VexRiscv._zz_200_[28]
.sym 81622 VexRiscv._zz_44_[1]
.sym 81623 VexRiscv._zz_44_[0]
.sym 81624 VexRiscv._zz_288_[8]
.sym 81627 VexRiscv._zz_152_[11]
.sym 81628 $abc$40744$n4170_1
.sym 81629 VexRiscv._zz_152_[27]
.sym 81630 $abc$40744$n4168
.sym 81633 VexRiscv._zz_153_
.sym 81634 VexRiscv._zz_42_[0]
.sym 81635 VexRiscv._zz_42_[1]
.sym 81636 VexRiscv.decode_to_execute_RS2[17]
.sym 81642 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 81645 VexRiscv._zz_41_[17]
.sym 81647 $abc$40744$n3729_1
.sym 81648 $abc$40744$n4088
.sym 81651 $abc$40744$n4176_1
.sym 81652 VexRiscv._zz_41_[28]
.sym 81654 $abc$40744$n3729_1
.sym 81657 VexRiscv._zz_42_[1]
.sym 81658 VexRiscv.decode_to_execute_RS2[28]
.sym 81659 VexRiscv._zz_153_
.sym 81660 VexRiscv._zz_42_[0]
.sym 81663 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 81667 $abc$40744$n2586_$glb_ce
.sym 81668 clk12_$glb_clk
.sym 81670 $abc$40744$n4854_1
.sym 81671 $abc$40744$n4465_1
.sym 81672 $abc$40744$n4487_1
.sym 81673 $abc$40744$n5428
.sym 81674 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 81675 $abc$40744$n4493_1
.sym 81676 VexRiscv._zz_36_[16]
.sym 81677 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 81678 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 81682 VexRiscv._zz_152_[28]
.sym 81683 $abc$40744$n4236_1
.sym 81684 $abc$40744$n6712
.sym 81685 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 81686 $abc$40744$n4239_1
.sym 81689 VexRiscv._zz_217_[17]
.sym 81690 VexRiscv._zz_41_[28]
.sym 81692 basesoc_dat_w[3]
.sym 81693 $abc$40744$n4261_1
.sym 81694 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 81695 VexRiscv._zz_217_[27]
.sym 81697 VexRiscv._zz_49_[1]
.sym 81698 VexRiscv._zz_35_[30]
.sym 81699 $abc$40744$n4087_1
.sym 81700 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 81701 $abc$40744$n4175
.sym 81704 $abc$40744$n4809_1
.sym 81705 $abc$40744$n4465_1
.sym 81713 $abc$40744$n4163
.sym 81715 $abc$40744$n4693
.sym 81718 VexRiscv._zz_41_[20]
.sym 81721 VexRiscv._zz_42_[1]
.sym 81722 $abc$40744$n4170_1
.sym 81723 VexRiscv._zz_153_
.sym 81724 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 81725 $abc$40744$n7766
.sym 81726 VexRiscv._zz_42_[0]
.sym 81729 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 81730 $abc$40744$n4234
.sym 81731 VexRiscv.decode_to_execute_RS2[20]
.sym 81732 $abc$40744$n4868
.sym 81736 $abc$40744$n3729_1
.sym 81737 $abc$40744$n4236_1
.sym 81739 VexRiscv._zz_152_[27]
.sym 81740 $abc$40744$n4235
.sym 81741 VexRiscv._zz_164_[16]
.sym 81742 VexRiscv._zz_216_[16]
.sym 81745 VexRiscv._zz_164_[16]
.sym 81746 VexRiscv._zz_216_[16]
.sym 81747 $abc$40744$n4868
.sym 81753 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 81756 VexRiscv._zz_42_[0]
.sym 81757 VexRiscv._zz_153_
.sym 81758 VexRiscv.decode_to_execute_RS2[20]
.sym 81759 VexRiscv._zz_42_[1]
.sym 81762 $abc$40744$n7766
.sym 81768 $abc$40744$n4170_1
.sym 81769 VexRiscv._zz_152_[27]
.sym 81770 $abc$40744$n4235
.sym 81771 $abc$40744$n4234
.sym 81774 $abc$40744$n4236_1
.sym 81775 $abc$40744$n4170_1
.sym 81776 VexRiscv._zz_152_[27]
.sym 81777 $abc$40744$n4693
.sym 81780 $abc$40744$n3729_1
.sym 81781 VexRiscv._zz_41_[20]
.sym 81782 $abc$40744$n4163
.sym 81789 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 81791 clk12_$glb_clk
.sym 81792 VexRiscv.reset_$glb_sr
.sym 81793 $abc$40744$n4382_1
.sym 81794 $abc$40744$n4511
.sym 81795 $abc$40744$n4384
.sym 81796 $abc$40744$n4809_1
.sym 81797 VexRiscv.decode_to_execute_RS2[20]
.sym 81798 $abc$40744$n4509
.sym 81799 $abc$40744$n4508
.sym 81800 $abc$40744$n4758_1
.sym 81805 VexRiscv._zz_79_[18]
.sym 81806 VexRiscv.CsrPlugin_hadException
.sym 81807 VexRiscv._zz_152_[1]
.sym 81809 VexRiscv._zz_152_[0]
.sym 81810 $abc$40744$n3999
.sym 81812 VexRiscv._zz_171_[1]
.sym 81813 basesoc_vexriscv_ibus_adr[7]
.sym 81816 VexRiscv.lastStagePc[7]
.sym 81817 $abc$40744$n4494_1
.sym 81818 VexRiscv.execute_to_memory_IS_DIV
.sym 81819 $abc$40744$n3727_1
.sym 81820 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 81821 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 81822 $abc$40744$n3729_1
.sym 81823 $abc$40744$n4236_1
.sym 81824 $abc$40744$n4267_1
.sym 81825 VexRiscv._zz_193_
.sym 81826 $abc$40744$n4235
.sym 81827 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 81834 VexRiscv.execute_to_memory_IS_DIV
.sym 81839 VexRiscv.memory_arbitration_isValid
.sym 81841 $abc$40744$n4851_1
.sym 81843 $abc$40744$n6675_1
.sym 81844 VexRiscv._zz_217_[24]
.sym 81845 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 81846 VexRiscv._zz_79_[27]
.sym 81847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 81848 $abc$40744$n4868
.sym 81849 $abc$40744$n6712
.sym 81851 $abc$40744$n4852_1
.sym 81852 VexRiscv._zz_164_[24]
.sym 81854 VexRiscv._zz_79_[25]
.sym 81855 $abc$40744$n4969
.sym 81856 $abc$40744$n6672
.sym 81857 VexRiscv._zz_216_[24]
.sym 81860 VexRiscv._zz_164_[24]
.sym 81861 VexRiscv._zz_161_
.sym 81863 VexRiscv._zz_79_[24]
.sym 81865 $abc$40744$n3638
.sym 81868 VexRiscv._zz_79_[27]
.sym 81874 VexRiscv._zz_79_[25]
.sym 81881 VexRiscv._zz_79_[24]
.sym 81885 $abc$40744$n4851_1
.sym 81886 VexRiscv.execute_to_memory_IS_DIV
.sym 81887 VexRiscv.memory_arbitration_isValid
.sym 81888 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 81891 $abc$40744$n6675_1
.sym 81892 VexRiscv._zz_164_[24]
.sym 81893 $abc$40744$n6672
.sym 81894 VexRiscv._zz_217_[24]
.sym 81897 $abc$40744$n4868
.sym 81899 VexRiscv._zz_216_[24]
.sym 81900 VexRiscv._zz_164_[24]
.sym 81903 VexRiscv._zz_79_[24]
.sym 81905 $abc$40744$n6712
.sym 81906 $abc$40744$n4969
.sym 81909 $abc$40744$n4852_1
.sym 81910 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 81912 $abc$40744$n3638
.sym 81913 VexRiscv._zz_161_
.sym 81914 clk12_$glb_clk
.sym 81916 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 81917 $abc$40744$n5430_1
.sym 81918 $abc$40744$n4550_1
.sym 81919 $abc$40744$n5431
.sym 81920 $abc$40744$n4551_1
.sym 81921 $abc$40744$n4554_1
.sym 81922 $abc$40744$n4494_1
.sym 81923 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 81929 $abc$40744$n6675_1
.sym 81930 VexRiscv._zz_288_[0]
.sym 81931 $abc$40744$n4228
.sym 81932 VexRiscv._zz_164_[25]
.sym 81933 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 81934 $abc$40744$n3727_1
.sym 81935 $abc$40744$n6675_1
.sym 81936 $abc$40744$n4868
.sym 81937 $abc$40744$n4228
.sym 81938 $abc$40744$n4235
.sym 81940 $abc$40744$n4384
.sym 81941 $abc$40744$n2224
.sym 81942 $abc$40744$n4710
.sym 81943 $abc$40744$n2633
.sym 81944 $abc$40744$n4479_1
.sym 81945 basesoc_vexriscv_ibus_adr[2]
.sym 81947 VexRiscv._zz_161_
.sym 81948 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 81949 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81950 VexRiscv._zz_161_
.sym 81957 VexRiscv._zz_164_[27]
.sym 81958 VexRiscv._zz_216_[27]
.sym 81959 $abc$40744$n2524
.sym 81961 VexRiscv.memory_arbitration_isValid
.sym 81962 VexRiscv._zz_79_[27]
.sym 81965 VexRiscv._zz_217_[27]
.sym 81966 $abc$40744$n4371_1
.sym 81967 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 81968 $abc$40744$n4372_1
.sym 81970 spiflash_counter[0]
.sym 81971 $abc$40744$n4175
.sym 81972 $abc$40744$n6712
.sym 81973 spiflash_counter[1]
.sym 81974 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 81975 $abc$40744$n4981
.sym 81976 $abc$40744$n4868
.sym 81978 VexRiscv.execute_to_memory_IS_DIV
.sym 81981 $abc$40744$n6675_1
.sym 81982 sys_rst
.sym 81983 $abc$40744$n3638
.sym 81984 VexRiscv._zz_152_[28]
.sym 81985 $abc$40744$n3976
.sym 81986 $abc$40744$n3979
.sym 81987 VexRiscv._zz_49_[0]
.sym 81988 VexRiscv._zz_49_[1]
.sym 81990 spiflash_counter[1]
.sym 81992 $abc$40744$n3979
.sym 81996 $abc$40744$n3638
.sym 81997 $abc$40744$n4372_1
.sym 81998 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 82002 VexRiscv._zz_164_[27]
.sym 82003 VexRiscv._zz_216_[27]
.sym 82005 $abc$40744$n4868
.sym 82008 VexRiscv._zz_79_[27]
.sym 82009 $abc$40744$n6712
.sym 82011 $abc$40744$n4981
.sym 82014 spiflash_counter[0]
.sym 82016 sys_rst
.sym 82017 $abc$40744$n3976
.sym 82020 VexRiscv._zz_49_[0]
.sym 82021 VexRiscv._zz_49_[1]
.sym 82022 $abc$40744$n4175
.sym 82023 VexRiscv._zz_152_[28]
.sym 82027 $abc$40744$n6675_1
.sym 82028 VexRiscv._zz_164_[27]
.sym 82029 VexRiscv._zz_217_[27]
.sym 82032 VexRiscv.execute_to_memory_IS_DIV
.sym 82033 VexRiscv.memory_arbitration_isValid
.sym 82034 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 82035 $abc$40744$n4371_1
.sym 82036 $abc$40744$n2524
.sym 82037 clk12_$glb_clk
.sym 82038 sys_rst_$glb_sr
.sym 82039 $abc$40744$n4741
.sym 82040 $abc$40744$n4953_1
.sym 82041 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 82042 VexRiscv.CsrPlugin_mcause_interrupt
.sym 82043 VexRiscv._zz_35_[30]
.sym 82044 VexRiscv._zz_79_[28]
.sym 82045 $abc$40744$n4951
.sym 82046 $abc$40744$n4952
.sym 82051 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 82052 $abc$40744$n5315_1
.sym 82053 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 82054 $abc$40744$n4807_1
.sym 82055 $abc$40744$n2524
.sym 82056 $abc$40744$n233
.sym 82057 VexRiscv.CsrPlugin_mtval[31]
.sym 82059 $abc$40744$n2647
.sym 82060 VexRiscv.lastStagePc[29]
.sym 82061 VexRiscv._zz_217_[20]
.sym 82063 $abc$40744$n4266_1
.sym 82064 $abc$40744$n3749
.sym 82066 VexRiscv._zz_313_
.sym 82068 $abc$40744$n4951
.sym 82069 $abc$40744$n4234
.sym 82070 $abc$40744$n4977_1
.sym 82071 $abc$40744$n4843
.sym 82073 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 82074 $abc$40744$n2509
.sym 82080 $abc$40744$n4261_1
.sym 82082 VexRiscv.CsrPlugin_hadException
.sym 82083 VexRiscv._zz_204_
.sym 82085 VexRiscv._zz_217_[25]
.sym 82086 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 82087 $abc$40744$n4239_1
.sym 82090 $abc$40744$n4553_1
.sym 82091 $abc$40744$n3727_1
.sym 82093 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 82094 $abc$40744$n4494_1
.sym 82096 VexRiscv._zz_164_[25]
.sym 82097 $abc$40744$n4843
.sym 82098 $abc$40744$n4530
.sym 82099 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 82100 $abc$40744$n4556_1
.sym 82101 $abc$40744$n6675_1
.sym 82104 $abc$40744$n4479_1
.sym 82106 $abc$40744$n4243
.sym 82107 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 82108 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 82109 VexRiscv.memory_arbitration_isValid
.sym 82110 VexRiscv.execute_to_memory_IS_DIV
.sym 82115 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 82119 $abc$40744$n4239_1
.sym 82121 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 82125 $abc$40744$n4261_1
.sym 82126 $abc$40744$n4553_1
.sym 82127 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 82128 $abc$40744$n4479_1
.sym 82131 $abc$40744$n4243
.sym 82132 $abc$40744$n3727_1
.sym 82133 $abc$40744$n4494_1
.sym 82134 $abc$40744$n4530
.sym 82137 VexRiscv.memory_arbitration_isValid
.sym 82138 VexRiscv.execute_to_memory_IS_DIV
.sym 82139 $abc$40744$n4556_1
.sym 82140 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 82143 $abc$40744$n6675_1
.sym 82144 VexRiscv._zz_164_[25]
.sym 82145 VexRiscv._zz_217_[25]
.sym 82150 $abc$40744$n4843
.sym 82152 VexRiscv._zz_204_
.sym 82158 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 82159 VexRiscv.CsrPlugin_hadException
.sym 82160 clk12_$glb_clk
.sym 82162 VexRiscv._zz_164_[20]
.sym 82164 $abc$40744$n4699
.sym 82165 $abc$40744$n4985
.sym 82166 $abc$40744$n4984_1
.sym 82167 $abc$40744$n4709_1
.sym 82168 $abc$40744$n4702
.sym 82169 VexRiscv._zz_164_[28]
.sym 82170 VexRiscv._zz_35_[20]
.sym 82174 $abc$40744$n4261_1
.sym 82175 VexRiscv._zz_171_[0]
.sym 82177 VexRiscv.CsrPlugin_mcause_interrupt
.sym 82178 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 82179 VexRiscv._zz_204_
.sym 82181 $abc$40744$n4872
.sym 82183 $abc$40744$n4239_1
.sym 82184 basesoc_dat_w[3]
.sym 82185 $abc$40744$n4270_1
.sym 82187 spiflash_bus_dat_r[25]
.sym 82189 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 82190 VexRiscv._zz_35_[30]
.sym 82191 VexRiscv.execute_to_memory_IS_DIV
.sym 82192 basesoc_dat_w[1]
.sym 82193 $abc$40744$n4701
.sym 82195 VexRiscv._zz_164_[20]
.sym 82196 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 82197 csrbankarray_csrbank0_leds_out0_w[4]
.sym 82207 VexRiscv._zz_217_[26]
.sym 82209 VexRiscv._zz_164_[26]
.sym 82210 $abc$40744$n6712
.sym 82211 $abc$40744$n6675_1
.sym 82215 VexRiscv._zz_216_[19]
.sym 82217 VexRiscv._zz_164_[26]
.sym 82218 VexRiscv._zz_217_[22]
.sym 82221 VexRiscv._zz_161_
.sym 82223 VexRiscv._zz_79_[26]
.sym 82224 $abc$40744$n4868
.sym 82227 VexRiscv._zz_164_[22]
.sym 82229 VexRiscv._zz_216_[22]
.sym 82230 VexRiscv._zz_79_[19]
.sym 82231 VexRiscv._zz_164_[19]
.sym 82232 $abc$40744$n4868
.sym 82233 VexRiscv._zz_79_[22]
.sym 82234 VexRiscv._zz_216_[26]
.sym 82237 VexRiscv._zz_79_[22]
.sym 82242 $abc$40744$n4868
.sym 82243 VexRiscv._zz_216_[26]
.sym 82244 $abc$40744$n6712
.sym 82245 VexRiscv._zz_164_[26]
.sym 82248 $abc$40744$n4868
.sym 82249 VexRiscv._zz_216_[22]
.sym 82251 VexRiscv._zz_164_[22]
.sym 82254 $abc$40744$n6675_1
.sym 82255 VexRiscv._zz_217_[22]
.sym 82256 VexRiscv._zz_164_[22]
.sym 82262 VexRiscv._zz_79_[19]
.sym 82266 VexRiscv._zz_216_[19]
.sym 82268 VexRiscv._zz_164_[19]
.sym 82269 $abc$40744$n4868
.sym 82274 VexRiscv._zz_79_[26]
.sym 82278 $abc$40744$n6675_1
.sym 82280 VexRiscv._zz_164_[26]
.sym 82281 VexRiscv._zz_217_[26]
.sym 82282 VexRiscv._zz_161_
.sym 82283 clk12_$glb_clk
.sym 82285 $abc$40744$n4698
.sym 82286 $abc$40744$n4983_1
.sym 82288 VexRiscv._zz_36_[28]
.sym 82289 $abc$40744$n4713_1
.sym 82290 spiflash_bus_dat_r[24]
.sym 82291 spiflash_bus_dat_r[26]
.sym 82299 $PACKER_VCC_NET
.sym 82301 VexRiscv._zz_313_
.sym 82310 VexRiscv.execute_to_memory_IS_DIV
.sym 82311 $abc$40744$n3727_1
.sym 82314 basesoc_dat_w[2]
.sym 82316 $abc$40744$n4707_1
.sym 82317 $abc$40744$n3638
.sym 82319 VexRiscv._zz_35_[28]
.sym 82326 VexRiscv.execute_to_memory_IS_DIV
.sym 82328 $abc$40744$n4961
.sym 82331 $abc$40744$n4949
.sym 82333 $abc$40744$n4704
.sym 82338 basesoc_dat_w[2]
.sym 82339 VexRiscv.memory_arbitration_isValid
.sym 82341 $abc$40744$n6712
.sym 82342 basesoc_dat_w[3]
.sym 82344 basesoc_ctrl_reset_reset_r
.sym 82345 VexRiscv._zz_79_[22]
.sym 82348 VexRiscv._zz_79_[19]
.sym 82352 basesoc_dat_w[1]
.sym 82353 $abc$40744$n2456
.sym 82354 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 82356 basesoc_dat_w[4]
.sym 82359 basesoc_dat_w[3]
.sym 82365 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 82366 VexRiscv.execute_to_memory_IS_DIV
.sym 82367 $abc$40744$n4704
.sym 82368 VexRiscv.memory_arbitration_isValid
.sym 82374 basesoc_dat_w[2]
.sym 82379 basesoc_dat_w[4]
.sym 82383 basesoc_ctrl_reset_reset_r
.sym 82389 VexRiscv._zz_79_[22]
.sym 82390 $abc$40744$n4961
.sym 82392 $abc$40744$n6712
.sym 82396 basesoc_dat_w[1]
.sym 82401 $abc$40744$n4949
.sym 82402 VexRiscv._zz_79_[19]
.sym 82404 $abc$40744$n6712
.sym 82405 $abc$40744$n2456
.sym 82406 clk12_$glb_clk
.sym 82407 sys_rst_$glb_sr
.sym 82410 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 82411 $abc$40744$n4505
.sym 82412 $abc$40744$n4506
.sym 82420 waittimer2_count[2]
.sym 82422 $abc$40744$n4960
.sym 82426 $abc$40744$n2492
.sym 82427 waittimer2_count[2]
.sym 82429 sys_rst
.sym 82432 $abc$40744$n3999
.sym 82435 $abc$40744$n4228
.sym 82439 $abc$40744$n4230_1
.sym 82440 $abc$40744$n2558
.sym 82441 basesoc_vexriscv_ibus_adr[2]
.sym 82451 $abc$40744$n2558
.sym 82455 $abc$40744$n4705
.sym 82456 basesoc_vexriscv_ibus_adr[0]
.sym 82462 $abc$40744$n3228
.sym 82471 basesoc_vexriscv_ibus_adr[1]
.sym 82475 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 82477 $abc$40744$n3638
.sym 82478 $abc$40744$n4843
.sym 82482 $abc$40744$n4843
.sym 82484 $abc$40744$n3228
.sym 82485 basesoc_vexriscv_ibus_adr[0]
.sym 82501 $abc$40744$n4843
.sym 82503 $abc$40744$n3228
.sym 82518 basesoc_vexriscv_ibus_adr[1]
.sym 82524 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 82526 $abc$40744$n3638
.sym 82527 $abc$40744$n4705
.sym 82528 $abc$40744$n2558
.sym 82529 clk12_$glb_clk
.sym 82530 VexRiscv.reset_$glb_sr
.sym 82533 VexRiscv.CsrPlugin_mtval[20]
.sym 82537 VexRiscv.CsrPlugin_mtval[17]
.sym 82543 $abc$40744$n6616
.sym 82551 $abc$40744$n4705
.sym 82561 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 82564 $abc$40744$n4843
.sym 82578 basesoc_vexriscv_ibus_adr[1]
.sym 82579 basesoc_vexriscv_ibus_adr[0]
.sym 82581 $PACKER_VCC_NET
.sym 82582 basesoc_vexriscv_ibus_adr[2]
.sym 82583 $abc$40744$n2551
.sym 82604 $nextpnr_ICESTORM_LC_12$O
.sym 82606 basesoc_vexriscv_ibus_adr[0]
.sym 82610 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 82612 basesoc_vexriscv_ibus_adr[1]
.sym 82618 basesoc_vexriscv_ibus_adr[2]
.sym 82620 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 82648 $PACKER_VCC_NET
.sym 82649 basesoc_vexriscv_ibus_adr[0]
.sym 82651 $abc$40744$n2551
.sym 82652 clk12_$glb_clk
.sym 82653 VexRiscv.reset_$glb_sr
.sym 82671 VexRiscv.CsrPlugin_hadException
.sym 82754 spram_datain00[12]
.sym 82755 spram_datain00[2]
.sym 82756 spram_datain00[11]
.sym 82757 spram_datain10[2]
.sym 82758 spram_datain10[0]
.sym 82759 spram_datain10[11]
.sym 82760 spram_datain10[12]
.sym 82761 spram_datain00[0]
.sym 82772 basesoc_dat_w[1]
.sym 82773 basesoc_dat_w[2]
.sym 82775 user_btn1
.sym 82776 basesoc_dat_w[6]
.sym 82777 VexRiscv._zz_35_[13]
.sym 82787 spram_dataout00[12]
.sym 82788 spram_datain10[8]
.sym 82789 spram_dataout10[9]
.sym 82797 basesoc_dat_w[6]
.sym 82798 basesoc_dat_w[1]
.sym 82810 basesoc_ctrl_reset_reset_r
.sym 82823 $abc$40744$n2432
.sym 82837 basesoc_ctrl_reset_reset_r
.sym 82849 basesoc_dat_w[6]
.sym 82860 basesoc_dat_w[1]
.sym 82875 $abc$40744$n2432
.sym 82876 clk12_$glb_clk
.sym 82877 sys_rst_$glb_sr
.sym 82880 user_btn2
.sym 82882 spram_datain10[10]
.sym 82883 spram_datain00[10]
.sym 82895 $abc$40744$n6458
.sym 82896 basesoc_dat_w[1]
.sym 82897 spram_datain10[2]
.sym 82898 array_muxed1[13]
.sym 82899 spram_datain00[0]
.sym 82900 $abc$40744$n5859
.sym 82902 basesoc_timer0_reload_storage[6]
.sym 82903 $abc$40744$n6476_1
.sym 82905 spram_datain00[11]
.sym 82912 basesoc_dat_w[6]
.sym 82914 spram_datain00[12]
.sym 82927 basesoc_dat_w[2]
.sym 82931 $PACKER_GND_NET
.sym 82932 $abc$40744$n2516
.sym 82933 array_muxed1[12]
.sym 82935 array_muxed1[2]
.sym 82942 array_muxed1[6]
.sym 82945 basesoc_dat_w[2]
.sym 82947 basesoc_dat_w[6]
.sym 82948 $PACKER_GND_NET
.sym 82963 array_muxed1[6]
.sym 82965 csrbankarray_csrbank3_bitbang_en0_w
.sym 82971 spiflash_clk1
.sym 82973 spiflash_i
.sym 82977 csrbankarray_csrbank3_bitbang0_w[1]
.sym 82989 array_muxed1[2]
.sym 82993 array_muxed1[2]
.sym 83001 array_muxed1[6]
.sym 83019 spiflash_i
.sym 83023 csrbankarray_csrbank3_bitbang0_w[1]
.sym 83024 spiflash_clk1
.sym 83025 csrbankarray_csrbank3_bitbang_en0_w
.sym 83031 spiflash_i
.sym 83039 clk12_$glb_clk
.sym 83040 sys_rst_$glb_sr
.sym 83041 spiflash_miso1
.sym 83045 $abc$40744$n2516
.sym 83050 $abc$40744$n6485_1
.sym 83051 $PACKER_GND_NET
.sym 83052 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 83053 $abc$40744$n5859
.sym 83055 spram_datain00[5]
.sym 83057 $abc$40744$n6487_1
.sym 83058 array_muxed0[3]
.sym 83059 spram_datain10[9]
.sym 83060 spram_datain10[10]
.sym 83062 array_muxed0[11]
.sym 83063 spram_datain00[4]
.sym 83064 $abc$40744$n5859
.sym 83070 $abc$40744$n6520
.sym 83072 basesoc_uart_rx_fifo_consume[3]
.sym 83075 basesoc_dat_w[7]
.sym 83107 basesoc_ctrl_reset_reset_r
.sym 83109 $abc$40744$n2505
.sym 83153 basesoc_ctrl_reset_reset_r
.sym 83161 $abc$40744$n2505
.sym 83162 clk12_$glb_clk
.sym 83163 sys_rst_$glb_sr
.sym 83167 basesoc_dat_w[7]
.sym 83174 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 83175 VexRiscv._zz_130_[4]
.sym 83177 spram_datain10[7]
.sym 83179 array_muxed0[4]
.sym 83180 basesoc_dat_w[3]
.sym 83181 array_muxed1[3]
.sym 83182 array_muxed0[5]
.sym 83183 basesoc_dat_w[2]
.sym 83184 array_muxed0[13]
.sym 83185 array_muxed0[9]
.sym 83186 array_muxed0[5]
.sym 83187 array_muxed0[12]
.sym 83188 $abc$40744$n4377
.sym 83189 basesoc_adr[1]
.sym 83190 basesoc_uart_rx_fifo_consume[1]
.sym 83191 $PACKER_GND_NET
.sym 83195 basesoc_dat_w[6]
.sym 83196 $abc$40744$n96
.sym 83197 basesoc_timer0_value[8]
.sym 83199 eventsourceprocess0_old_trigger
.sym 83219 basesoc_adr[1]
.sym 83263 basesoc_adr[1]
.sym 83285 clk12_$glb_clk
.sym 83289 basesoc_uart_rx_fifo_consume[2]
.sym 83290 basesoc_uart_rx_fifo_consume[3]
.sym 83302 basesoc_dat_w[7]
.sym 83308 basesoc_timer0_load_storage[8]
.sym 83309 spiflash_clk
.sym 83310 array_muxed1[7]
.sym 83312 VexRiscv._zz_130_[2]
.sym 83313 basesoc_dat_w[1]
.sym 83315 array_muxed0[12]
.sym 83316 $abc$40744$n4377
.sym 83317 VexRiscv.decode_to_execute_RS2[17]
.sym 83319 array_muxed1[12]
.sym 83320 basesoc_uart_rx_fifo_readable
.sym 83321 array_muxed1[2]
.sym 83329 eventmanager_status_w[0]
.sym 83340 $abc$40744$n6520
.sym 83344 basesoc_uart_rx_fifo_readable
.sym 83346 basesoc_uart_rx_old_trigger
.sym 83358 array_muxed1[1]
.sym 83359 array_muxed0[1]
.sym 83375 basesoc_uart_rx_fifo_readable
.sym 83379 eventmanager_status_w[0]
.sym 83385 basesoc_uart_rx_old_trigger
.sym 83387 basesoc_uart_rx_fifo_readable
.sym 83391 array_muxed1[1]
.sym 83397 array_muxed0[1]
.sym 83405 $abc$40744$n6520
.sym 83408 clk12_$glb_clk
.sym 83409 sys_rst_$glb_sr
.sym 83412 $abc$40744$n2357
.sym 83413 array_muxed1[2]
.sym 83415 array_muxed1[9]
.sym 83416 array_muxed1[1]
.sym 83420 VexRiscv.decode_to_execute_RS2[11]
.sym 83422 csrbankarray_csrbank0_leds_out0_w[4]
.sym 83429 basesoc_uart_rx_fifo_wrport_we
.sym 83433 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 83434 basesoc_vexriscv_ibus_adr[12]
.sym 83436 $abc$40744$n98
.sym 83439 VexRiscv._zz_50_[11]
.sym 83440 grant
.sym 83441 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 83442 $abc$40744$n2329
.sym 83443 array_muxed0[12]
.sym 83444 $abc$40744$n3
.sym 83445 array_muxed0[1]
.sym 83453 $abc$40744$n2247
.sym 83457 $abc$40744$n5
.sym 83462 basesoc_dat_w[3]
.sym 83466 sys_rst
.sym 83470 $abc$40744$n3
.sym 83471 $abc$40744$n9
.sym 83480 $abc$40744$n6520
.sym 83484 $abc$40744$n6520
.sym 83486 sys_rst
.sym 83496 $abc$40744$n5
.sym 83508 basesoc_dat_w[3]
.sym 83510 sys_rst
.sym 83514 $abc$40744$n3
.sym 83520 $abc$40744$n9
.sym 83530 $abc$40744$n2247
.sym 83531 clk12_$glb_clk
.sym 83534 basesoc_uart_phy_tx_bitcount[3]
.sym 83537 serial_tx
.sym 83543 VexRiscv._zz_200_[2]
.sym 83544 VexRiscv._zz_171_[2]
.sym 83547 basesoc_uart_tx_fifo_wrport_we
.sym 83548 $abc$40744$n6080_1
.sym 83549 $abc$40744$n3
.sym 83552 $abc$40744$n3872_1
.sym 83553 $abc$40744$n2329
.sym 83554 sys_rst
.sym 83555 basesoc_uart_eventmanager_pending_w[1]
.sym 83556 basesoc_uart_phy_rx_busy
.sym 83557 VexRiscv._zz_130_[1]
.sym 83558 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 83559 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83560 basesoc_dat_w[7]
.sym 83561 VexRiscv._zz_171_[1]
.sym 83562 VexRiscv.decode_to_execute_RS2[8]
.sym 83564 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83565 $abc$40744$n2398
.sym 83566 $abc$40744$n6520
.sym 83567 $abc$40744$n6976
.sym 83574 VexRiscv.decode_to_execute_RS2[24]
.sym 83577 VexRiscv.decode_to_execute_RS2[12]
.sym 83579 basesoc_vexriscv_dbus_adr[12]
.sym 83582 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 83586 $abc$40744$n5843
.sym 83587 VexRiscv._zz_171_[1]
.sym 83589 VexRiscv.decode_to_execute_RS2[17]
.sym 83590 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 83591 VexRiscv._zz_171_[1]
.sym 83594 basesoc_vexriscv_ibus_adr[12]
.sym 83597 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 83598 VexRiscv._zz_130_[4]
.sym 83599 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 83600 grant
.sym 83601 $abc$40744$n8240
.sym 83604 VexRiscv._zz_130_[1]
.sym 83605 VexRiscv._zz_171_[0]
.sym 83609 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 83613 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 83620 grant
.sym 83621 basesoc_vexriscv_ibus_adr[12]
.sym 83622 basesoc_vexriscv_dbus_adr[12]
.sym 83625 $abc$40744$n5843
.sym 83626 VexRiscv.decode_to_execute_RS2[24]
.sym 83627 VexRiscv._zz_171_[1]
.sym 83631 VexRiscv._zz_171_[1]
.sym 83632 VexRiscv.decode_to_execute_RS2[12]
.sym 83633 VexRiscv._zz_171_[0]
.sym 83634 VexRiscv._zz_130_[4]
.sym 83638 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 83643 VexRiscv.decode_to_execute_RS2[17]
.sym 83644 VexRiscv._zz_130_[1]
.sym 83646 VexRiscv._zz_171_[1]
.sym 83651 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 83653 $abc$40744$n8240
.sym 83654 clk12_$glb_clk
.sym 83658 basesoc_uart_phy_source_payload_data[5]
.sym 83661 array_muxed0[1]
.sym 83663 basesoc_uart_phy_source_payload_data[2]
.sym 83664 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 83666 $abc$40744$n4424_1
.sym 83667 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 83670 basesoc_uart_phy_tx_reg[0]
.sym 83671 VexRiscv.decode_to_execute_RS2[12]
.sym 83676 $abc$40744$n5413
.sym 83677 basesoc_uart_phy_tx_bitcount[3]
.sym 83680 eventsourceprocess0_old_trigger
.sym 83681 spiflash_bus_dat_r[26]
.sym 83683 $abc$40744$n2338
.sym 83684 $PACKER_GND_NET
.sym 83685 $abc$40744$n2565
.sym 83687 $abc$40744$n2459
.sym 83688 basesoc_dat_w[6]
.sym 83689 basesoc_timer0_value[8]
.sym 83690 $abc$40744$n6208_1
.sym 83699 $abc$40744$n2338
.sym 83706 basesoc_uart_phy_rx_reg[3]
.sym 83709 VexRiscv._zz_171_[1]
.sym 83710 VexRiscv._zz_171_[0]
.sym 83713 basesoc_uart_phy_rx_reg[1]
.sym 83715 basesoc_uart_phy_rx_reg[6]
.sym 83718 VexRiscv._zz_130_[0]
.sym 83719 basesoc_dat_w[4]
.sym 83720 sys_rst
.sym 83722 VexRiscv.decode_to_execute_RS2[8]
.sym 83732 basesoc_uart_phy_rx_reg[1]
.sym 83744 basesoc_uart_phy_rx_reg[3]
.sym 83749 basesoc_uart_phy_rx_reg[6]
.sym 83754 VexRiscv._zz_171_[0]
.sym 83755 VexRiscv._zz_130_[0]
.sym 83756 VexRiscv.decode_to_execute_RS2[8]
.sym 83757 VexRiscv._zz_171_[1]
.sym 83760 sys_rst
.sym 83763 basesoc_dat_w[4]
.sym 83776 $abc$40744$n2338
.sym 83777 clk12_$glb_clk
.sym 83778 sys_rst_$glb_sr
.sym 83779 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 83781 $abc$40744$n2398
.sym 83782 $abc$40744$n6208_1
.sym 83783 $abc$40744$n6520
.sym 83784 $abc$40744$n3858_1
.sym 83785 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 83789 $abc$40744$n4243
.sym 83790 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 83791 basesoc_uart_phy_rx_reg[0]
.sym 83792 $abc$40744$n2509
.sym 83793 basesoc_uart_tx_fifo_produce[3]
.sym 83797 $PACKER_VCC_NET
.sym 83800 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 83801 VexRiscv._zz_171_[0]
.sym 83803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 83804 basesoc_uart_rx_fifo_readable
.sym 83805 basesoc_dat_w[4]
.sym 83809 $abc$40744$n2633
.sym 83810 basesoc_dat_w[1]
.sym 83811 $abc$40744$n2547
.sym 83812 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 83813 basesoc_timer0_load_storage[8]
.sym 83814 VexRiscv._zz_32_[0]
.sym 83822 $abc$40744$n233
.sym 83824 basesoc_uart_phy_uart_clk_rxen
.sym 83827 VexRiscv._zz_41_[11]
.sym 83828 eventmanager_status_w[0]
.sym 83834 basesoc_uart_phy_rx_busy
.sym 83836 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 83839 sys_rst
.sym 83840 eventsourceprocess0_old_trigger
.sym 83841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83842 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 83843 VexRiscv._zz_41_[13]
.sym 83845 VexRiscv._zz_41_[7]
.sym 83847 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 83848 VexRiscv._zz_41_[30]
.sym 83849 $abc$40744$n3858_1
.sym 83854 VexRiscv._zz_41_[11]
.sym 83859 eventmanager_status_w[0]
.sym 83860 eventsourceprocess0_old_trigger
.sym 83866 VexRiscv._zz_41_[30]
.sym 83874 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 83877 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 83878 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83879 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 83886 VexRiscv._zz_41_[7]
.sym 83890 VexRiscv._zz_41_[13]
.sym 83895 basesoc_uart_phy_rx_busy
.sym 83896 basesoc_uart_phy_uart_clk_rxen
.sym 83897 sys_rst
.sym 83898 $abc$40744$n3858_1
.sym 83899 $abc$40744$n233
.sym 83900 clk12_$glb_clk
.sym 83904 $abc$40744$n2547
.sym 83905 $abc$40744$n3861
.sym 83906 basesoc_timer0_value[8]
.sym 83907 $abc$40744$n6711_1
.sym 83908 basesoc_uart_phy_rx_r
.sym 83909 $abc$40744$n2394
.sym 83912 VexRiscv._zz_200_[13]
.sym 83913 VexRiscv.execute_to_memory_IS_DIV
.sym 83914 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 83915 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 83916 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 83918 sys_rst
.sym 83919 $abc$40744$n8240
.sym 83920 $abc$40744$n5859
.sym 83923 $abc$40744$n3859_1
.sym 83924 csrbankarray_csrbank0_leds_out0_w[4]
.sym 83926 VexRiscv._zz_49_[1]
.sym 83928 $abc$40744$n98
.sym 83929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 83930 VexRiscv._zz_50_[9]
.sym 83931 VexRiscv._zz_136_[2]
.sym 83932 VexRiscv._zz_50_[11]
.sym 83933 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 83934 VexRiscv._zz_36_[13]
.sym 83935 $abc$40744$n4872
.sym 83936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 83937 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 83944 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 83948 $abc$40744$n208
.sym 83950 $abc$40744$n4448_1
.sym 83953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 83956 $abc$40744$n4267_1
.sym 83958 VexRiscv._zz_136_[5]
.sym 83959 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83960 VexRiscv._zz_36_[13]
.sym 83962 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 83965 $abc$40744$n3785
.sym 83966 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83973 VexRiscv._zz_36_[14]
.sym 83974 $abc$40744$n4430_1
.sym 83978 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83982 $abc$40744$n208
.sym 83989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83990 $abc$40744$n3785
.sym 83991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 83995 VexRiscv._zz_136_[5]
.sym 84001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 84006 $abc$40744$n4448_1
.sym 84007 $abc$40744$n4267_1
.sym 84008 VexRiscv._zz_36_[14]
.sym 84012 $abc$40744$n4267_1
.sym 84013 VexRiscv._zz_36_[13]
.sym 84014 $abc$40744$n4430_1
.sym 84020 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 84022 $abc$40744$n2586_$glb_ce
.sym 84023 clk12_$glb_clk
.sym 84025 basesoc_uart_rx_fifo_readable
.sym 84026 $abc$40744$n4254_1
.sym 84027 $abc$40744$n6710_1
.sym 84028 $abc$40744$n6712
.sym 84029 $abc$40744$n4871
.sym 84030 $abc$40744$n4870_1
.sym 84031 $abc$40744$n4864_1
.sym 84032 $abc$40744$n4869
.sym 84035 basesoc_dat_w[1]
.sym 84036 basesoc_dat_w[2]
.sym 84037 $PACKER_GND_NET
.sym 84038 reset_delay[0]
.sym 84039 reset_delay[3]
.sym 84040 $abc$40744$n3861
.sym 84041 $abc$40744$n7122
.sym 84044 $abc$40744$n4267_1
.sym 84045 basesoc_uart_phy_uart_clk_rxen
.sym 84047 VexRiscv._zz_49_[1]
.sym 84048 $abc$40744$n2547
.sym 84049 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 84050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 84051 $abc$40744$n2460
.sym 84052 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84053 basesoc_uart_rx_fifo_do_read
.sym 84054 VexRiscv.decode_to_execute_RS2[8]
.sym 84055 $abc$40744$n4428_1
.sym 84056 VexRiscv.decode_to_execute_RS2[30]
.sym 84057 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 84058 basesoc_dat_w[7]
.sym 84059 VexRiscv._zz_36_[14]
.sym 84060 VexRiscv._zz_130_[1]
.sym 84066 $abc$40744$n4449_1
.sym 84068 $abc$40744$n233
.sym 84070 VexRiscv._zz_36_[30]
.sym 84073 $abc$40744$n4924
.sym 84076 VexRiscv.decode_to_execute_IS_DIV
.sym 84078 VexRiscv._zz_36_[13]
.sym 84080 VexRiscv._zz_36_[11]
.sym 84084 $abc$40744$n4266_1
.sym 84085 VexRiscv._zz_36_[14]
.sym 84086 VexRiscv._zz_36_[10]
.sym 84092 VexRiscv._zz_35_[13]
.sym 84094 VexRiscv._zz_35_[14]
.sym 84095 $abc$40744$n4872
.sym 84100 VexRiscv._zz_36_[11]
.sym 84106 VexRiscv._zz_36_[10]
.sym 84112 VexRiscv.decode_to_execute_IS_DIV
.sym 84119 VexRiscv._zz_36_[13]
.sym 84125 VexRiscv._zz_36_[30]
.sym 84129 VexRiscv._zz_35_[13]
.sym 84130 $abc$40744$n4872
.sym 84131 $abc$40744$n4924
.sym 84138 VexRiscv._zz_36_[14]
.sym 84141 VexRiscv._zz_35_[14]
.sym 84142 $abc$40744$n4449_1
.sym 84144 $abc$40744$n4266_1
.sym 84145 $abc$40744$n233
.sym 84146 clk12_$glb_clk
.sym 84148 $abc$40744$n4915
.sym 84149 VexRiscv._zz_164_[15]
.sym 84150 $abc$40744$n4247
.sym 84151 $abc$40744$n4248_1
.sym 84152 $abc$40744$n4868
.sym 84153 $abc$40744$n4916
.sym 84154 $abc$40744$n4927
.sym 84155 VexRiscv._zz_164_[8]
.sym 84158 $abc$40744$n4375_1
.sym 84160 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 84162 $abc$40744$n233
.sym 84163 $abc$40744$n6712
.sym 84164 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84165 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 84168 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 84169 $abc$40744$n4254_1
.sym 84170 VexRiscv._zz_50_[11]
.sym 84171 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 84172 VexRiscv._zz_36_[10]
.sym 84173 VexRiscv.execute_to_memory_IS_DIV
.sym 84174 $abc$40744$n6712
.sym 84175 VexRiscv._zz_79_[15]
.sym 84176 basesoc_dat_w[6]
.sym 84177 spiflash_bus_dat_r[26]
.sym 84178 VexRiscv._zz_79_[6]
.sym 84179 $abc$40744$n2459
.sym 84180 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 84181 $abc$40744$n2565
.sym 84182 basesoc_uart_phy_storage[27]
.sym 84183 $abc$40744$n4261_1
.sym 84189 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84190 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 84192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 84193 $abc$40744$n3749
.sym 84194 VexRiscv._zz_36_[14]
.sym 84195 VexRiscv._zz_36_[11]
.sym 84197 $abc$40744$n4393
.sym 84198 $abc$40744$n4927
.sym 84200 $abc$40744$n6712
.sym 84201 VexRiscv._zz_36_[13]
.sym 84202 $abc$40744$n4923_1
.sym 84203 $abc$40744$n6685
.sym 84206 $abc$40744$n4873_1
.sym 84207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84209 $abc$40744$n4422_1
.sym 84211 $abc$40744$n4375_1
.sym 84212 $abc$40744$n4925
.sym 84213 $abc$40744$n4915
.sym 84214 VexRiscv._zz_79_[13]
.sym 84215 $abc$40744$n4428_1
.sym 84219 $abc$40744$n4424_1
.sym 84220 $abc$40744$n4267_1
.sym 84222 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 84224 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 84228 VexRiscv._zz_36_[13]
.sym 84229 $abc$40744$n4923_1
.sym 84230 $abc$40744$n4873_1
.sym 84234 VexRiscv._zz_36_[11]
.sym 84235 $abc$40744$n4915
.sym 84237 $abc$40744$n4873_1
.sym 84240 $abc$40744$n4873_1
.sym 84241 $abc$40744$n4927
.sym 84242 VexRiscv._zz_36_[14]
.sym 84246 $abc$40744$n3749
.sym 84247 $abc$40744$n4424_1
.sym 84248 $abc$40744$n4422_1
.sym 84249 $abc$40744$n4428_1
.sym 84253 VexRiscv._zz_36_[11]
.sym 84254 $abc$40744$n4393
.sym 84255 $abc$40744$n4267_1
.sym 84258 $abc$40744$n4375_1
.sym 84260 $abc$40744$n3749
.sym 84261 $abc$40744$n6685
.sym 84265 VexRiscv._zz_79_[13]
.sym 84266 $abc$40744$n4925
.sym 84267 $abc$40744$n6712
.sym 84268 $abc$40744$n2586_$glb_ce
.sym 84269 clk12_$glb_clk
.sym 84271 basesoc_uart_phy_storage[28]
.sym 84272 $abc$40744$n4885_1
.sym 84273 $abc$40744$n4917_1
.sym 84274 basesoc_uart_phy_storage[27]
.sym 84275 VexRiscv._zz_79_[11]
.sym 84276 $abc$40744$n6672
.sym 84277 $abc$40744$n4905_1
.sym 84278 $abc$40744$n6671_1
.sym 84281 VexRiscv._zz_35_[13]
.sym 84282 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 84283 $abc$40744$n4449_1
.sym 84284 $abc$40744$n4927
.sym 84286 $abc$40744$n3749
.sym 84288 VexRiscv._zz_79_[8]
.sym 84289 basesoc_dat_w[7]
.sym 84290 VexRiscv._zz_193_
.sym 84292 VexRiscv.lastStagePc[11]
.sym 84293 $abc$40744$n4393
.sym 84294 VexRiscv.decode_to_execute_RS2[15]
.sym 84295 VexRiscv._zz_32_[0]
.sym 84296 VexRiscv._zz_79_[11]
.sym 84297 basesoc_dat_w[4]
.sym 84298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 84299 $abc$40744$n4868
.sym 84300 VexRiscv._zz_79_[13]
.sym 84301 VexRiscv._zz_35_[14]
.sym 84302 basesoc_dat_w[1]
.sym 84303 $abc$40744$n6675_1
.sym 84304 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 84305 VexRiscv._zz_164_[8]
.sym 84306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 84312 $abc$40744$n3945
.sym 84314 VexRiscv._zz_164_[2]
.sym 84315 $abc$40744$n4442_1
.sym 84316 $abc$40744$n4868
.sym 84317 VexRiscv._zz_216_[2]
.sym 84318 VexRiscv._zz_216_[10]
.sym 84319 VexRiscv._zz_164_[10]
.sym 84322 sys_rst
.sym 84323 $abc$40744$n2460
.sym 84324 VexRiscv._zz_79_[2]
.sym 84326 basesoc_ctrl_reset_reset_r
.sym 84327 VexRiscv._zz_79_[10]
.sym 84328 VexRiscv._zz_217_[10]
.sym 84329 $abc$40744$n6675_1
.sym 84330 $abc$40744$n4446_1
.sym 84333 $abc$40744$n6672
.sym 84334 $abc$40744$n6712
.sym 84335 $abc$40744$n4881
.sym 84336 $abc$40744$n3749
.sym 84337 $abc$40744$n4367
.sym 84339 $abc$40744$n2459
.sym 84343 $abc$40744$n4440_1
.sym 84345 VexRiscv._zz_216_[10]
.sym 84347 $abc$40744$n4868
.sym 84348 VexRiscv._zz_164_[10]
.sym 84351 VexRiscv._zz_164_[10]
.sym 84352 VexRiscv._zz_217_[10]
.sym 84353 $abc$40744$n6675_1
.sym 84357 $abc$40744$n4367
.sym 84358 $abc$40744$n6672
.sym 84359 VexRiscv._zz_79_[10]
.sym 84363 VexRiscv._zz_79_[2]
.sym 84364 $abc$40744$n6712
.sym 84365 $abc$40744$n4881
.sym 84371 $abc$40744$n2459
.sym 84375 $abc$40744$n3749
.sym 84376 $abc$40744$n4440_1
.sym 84377 $abc$40744$n4442_1
.sym 84378 $abc$40744$n4446_1
.sym 84381 $abc$40744$n2459
.sym 84382 sys_rst
.sym 84383 $abc$40744$n3945
.sym 84384 basesoc_ctrl_reset_reset_r
.sym 84387 VexRiscv._zz_216_[2]
.sym 84388 $abc$40744$n4868
.sym 84390 VexRiscv._zz_164_[2]
.sym 84391 $abc$40744$n2460
.sym 84392 clk12_$glb_clk
.sym 84393 sys_rst_$glb_sr
.sym 84394 $abc$40744$n4327_1
.sym 84395 $abc$40744$n4884_1
.sym 84396 $abc$40744$n6416
.sym 84397 $abc$40744$n4326_1
.sym 84398 $abc$40744$n6417
.sym 84399 $abc$40744$n2408
.sym 84400 $abc$40744$n4897
.sym 84401 basesoc_uart_rx_fifo_level0[1]
.sym 84406 $abc$40744$n2509
.sym 84407 VexRiscv._zz_171_[0]
.sym 84408 VexRiscv._zz_161_
.sym 84409 VexRiscv._zz_49_[1]
.sym 84410 sys_rst
.sym 84412 VexRiscv._zz_171_[1]
.sym 84413 basesoc_uart_phy_storage[28]
.sym 84414 $abc$40744$n2282
.sym 84416 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84418 VexRiscv._zz_217_[6]
.sym 84419 VexRiscv._zz_193_
.sym 84420 VexRiscv._zz_50_[11]
.sym 84421 VexRiscv._zz_50_[9]
.sym 84422 VexRiscv._zz_164_[6]
.sym 84423 VexRiscv._zz_49_[1]
.sym 84424 $abc$40744$n6672
.sym 84425 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84426 VexRiscv._zz_49_[1]
.sym 84427 VexRiscv._zz_37_[0]
.sym 84428 VexRiscv.CsrPlugin_hadException
.sym 84429 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 84436 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 84437 $abc$40744$n4356_1
.sym 84438 $abc$40744$n4880_1
.sym 84439 $abc$40744$n4239_1
.sym 84440 VexRiscv._zz_152_[14]
.sym 84442 $abc$40744$n4872
.sym 84444 $abc$40744$n3727_1
.sym 84445 VexRiscv._zz_79_[10]
.sym 84446 VexRiscv._zz_79_[12]
.sym 84451 $abc$40744$n3749
.sym 84453 VexRiscv._zz_35_[2]
.sym 84454 VexRiscv._zz_79_[2]
.sym 84455 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84458 $abc$40744$n4443_1
.sym 84459 VexRiscv._zz_290_[14]
.sym 84461 $abc$40744$n4358
.sym 84462 VexRiscv._zz_161_
.sym 84463 VexRiscv._zz_79_[1]
.sym 84468 $abc$40744$n3749
.sym 84469 $abc$40744$n4358
.sym 84470 $abc$40744$n4356_1
.sym 84474 VexRiscv._zz_290_[14]
.sym 84476 VexRiscv._zz_152_[14]
.sym 84477 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84481 VexRiscv._zz_79_[2]
.sym 84486 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 84487 $abc$40744$n4239_1
.sym 84488 $abc$40744$n4443_1
.sym 84489 $abc$40744$n3727_1
.sym 84492 VexRiscv._zz_79_[12]
.sym 84498 $abc$40744$n4872
.sym 84499 VexRiscv._zz_35_[2]
.sym 84500 $abc$40744$n4880_1
.sym 84507 VexRiscv._zz_79_[1]
.sym 84512 VexRiscv._zz_79_[10]
.sym 84514 VexRiscv._zz_161_
.sym 84515 clk12_$glb_clk
.sym 84517 $abc$40744$n4361
.sym 84518 $abc$40744$n4281_1
.sym 84519 $abc$40744$n4358
.sym 84520 VexRiscv._zz_200_[30]
.sym 84521 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 84522 $abc$40744$n4282_1
.sym 84523 $abc$40744$n4904
.sym 84524 VexRiscv.decode_to_execute_RS2[30]
.sym 84526 $PACKER_GND_NET
.sym 84527 VexRiscv._zz_200_[2]
.sym 84528 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 84530 $abc$40744$n3727_1
.sym 84531 basesoc_uart_rx_fifo_wrport_we
.sym 84535 VexRiscv._zz_79_[3]
.sym 84539 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 84540 VexRiscv._zz_36_[1]
.sym 84541 VexRiscv.CsrPlugin_mepc[2]
.sym 84542 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 84543 $abc$40744$n4243
.sym 84545 basesoc_uart_rx_fifo_do_read
.sym 84546 VexRiscv._zz_191_
.sym 84547 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 84548 VexRiscv.decode_to_execute_RS2[30]
.sym 84549 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 84550 VexRiscv.decode_to_execute_RS2[8]
.sym 84551 $abc$40744$n4428_1
.sym 84552 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84558 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 84559 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84560 VexRiscv._zz_44_[0]
.sym 84562 VexRiscv._zz_44_[1]
.sym 84563 $abc$40744$n4243
.sym 84564 $abc$40744$n4186
.sym 84566 $abc$40744$n6809_1
.sym 84567 VexRiscv._zz_32_[0]
.sym 84569 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 84570 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84571 $abc$40744$n4879
.sym 84573 $abc$40744$n4407_1
.sym 84574 $abc$40744$n4873_1
.sym 84575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84577 VexRiscv._zz_171_[0]
.sym 84579 VexRiscv._zz_200_[13]
.sym 84580 VexRiscv._zz_152_[13]
.sym 84581 VexRiscv._zz_36_[2]
.sym 84583 $abc$40744$n4065
.sym 84584 VexRiscv._zz_37_[1]
.sym 84585 $abc$40744$n4447_1
.sym 84586 VexRiscv._zz_171_[1]
.sym 84587 VexRiscv._zz_37_[0]
.sym 84588 $abc$40744$n3727_1
.sym 84589 VexRiscv._zz_171_[2]
.sym 84591 VexRiscv._zz_171_[2]
.sym 84592 VexRiscv._zz_171_[1]
.sym 84593 $abc$40744$n4065
.sym 84597 $abc$40744$n4243
.sym 84598 $abc$40744$n4407_1
.sym 84599 $abc$40744$n3727_1
.sym 84600 $abc$40744$n4447_1
.sym 84603 VexRiscv._zz_32_[0]
.sym 84604 $abc$40744$n6809_1
.sym 84605 $abc$40744$n4186
.sym 84606 VexRiscv._zz_171_[0]
.sym 84610 $abc$40744$n4879
.sym 84611 VexRiscv._zz_36_[2]
.sym 84612 $abc$40744$n4873_1
.sym 84615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 84616 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84621 VexRiscv._zz_37_[1]
.sym 84622 VexRiscv._zz_37_[0]
.sym 84627 VexRiscv._zz_44_[0]
.sym 84628 VexRiscv._zz_200_[13]
.sym 84629 VexRiscv._zz_44_[1]
.sym 84630 VexRiscv._zz_171_[1]
.sym 84634 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 84635 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84636 VexRiscv._zz_152_[13]
.sym 84637 $abc$40744$n2586_$glb_ce
.sym 84638 clk12_$glb_clk
.sym 84640 $abc$40744$n6415
.sym 84641 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 84642 $abc$40744$n4363_1
.sym 84643 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 84644 $abc$40744$n4325
.sym 84645 $abc$40744$n4364
.sym 84646 $abc$40744$n4903
.sym 84647 $abc$40744$n5389
.sym 84648 VexRiscv._zz_47_[0]
.sym 84650 $abc$40744$n5439
.sym 84652 VexRiscv._zz_217_[9]
.sym 84653 $abc$40744$n4239_1
.sym 84655 VexRiscv.decode_to_execute_RS2[12]
.sym 84656 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 84658 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84659 VexRiscv._zz_152_[4]
.sym 84661 VexRiscv._zz_35_[6]
.sym 84662 VexRiscv._zz_290_[10]
.sym 84663 VexRiscv._zz_36_[1]
.sym 84664 spiflash_bus_dat_r[26]
.sym 84665 VexRiscv.execute_to_memory_IS_DIV
.sym 84666 VexRiscv._zz_200_[30]
.sym 84667 $abc$40744$n4884_1
.sym 84668 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 84669 VexRiscv._zz_47_[0]
.sym 84670 VexRiscv._zz_79_[6]
.sym 84671 $abc$40744$n4447_1
.sym 84672 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 84673 $abc$40744$n2565
.sym 84674 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 84675 $abc$40744$n4359_1
.sym 84681 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 84682 VexRiscv._zz_171_[1]
.sym 84683 $abc$40744$n6683
.sym 84684 $abc$40744$n235
.sym 84685 $abc$40744$n4187
.sym 84686 $abc$40744$n4243
.sym 84687 $abc$40744$n3727_1
.sym 84688 $abc$40744$n6682_1
.sym 84690 $abc$40744$n4239_1
.sym 84691 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 84692 $abc$40744$n4234
.sym 84693 VexRiscv._zz_47_[0]
.sym 84694 VexRiscv._zz_47_[1]
.sym 84695 VexRiscv._zz_171_[0]
.sym 84696 $abc$40744$n4407_1
.sym 84697 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 84698 $abc$40744$n6684_1
.sym 84699 $abc$40744$n2644
.sym 84700 VexRiscv.CsrPlugin_hadException
.sym 84701 VexRiscv._zz_171_[2]
.sym 84702 $abc$40744$n4364
.sym 84705 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 84706 VexRiscv._zz_191_
.sym 84707 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 84709 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 84710 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 84711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 84714 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 84715 VexRiscv.CsrPlugin_hadException
.sym 84717 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 84720 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 84721 $abc$40744$n4239_1
.sym 84722 $abc$40744$n6682_1
.sym 84723 $abc$40744$n4234
.sym 84726 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 84727 VexRiscv.CsrPlugin_hadException
.sym 84729 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 84732 $abc$40744$n235
.sym 84733 VexRiscv._zz_191_
.sym 84734 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 84735 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 84738 VexRiscv._zz_47_[1]
.sym 84739 VexRiscv._zz_47_[0]
.sym 84740 $abc$40744$n4187
.sym 84741 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 84744 $abc$40744$n4364
.sym 84745 $abc$40744$n3727_1
.sym 84746 $abc$40744$n4243
.sym 84747 $abc$40744$n4407_1
.sym 84750 VexRiscv._zz_171_[2]
.sym 84751 VexRiscv._zz_171_[1]
.sym 84752 $abc$40744$n4187
.sym 84753 VexRiscv._zz_171_[0]
.sym 84757 $abc$40744$n3727_1
.sym 84758 $abc$40744$n6684_1
.sym 84759 $abc$40744$n6683
.sym 84760 $abc$40744$n2644
.sym 84761 clk12_$glb_clk
.sym 84763 $abc$40744$n4345_1
.sym 84764 $abc$40744$n6684_1
.sym 84765 VexRiscv._zz_200_[3]
.sym 84766 VexRiscv._zz_200_[8]
.sym 84767 VexRiscv.decode_to_execute_RS2[8]
.sym 84768 VexRiscv._zz_130_[5]
.sym 84769 VexRiscv._zz_200_[5]
.sym 84770 $abc$40744$n4883_1
.sym 84776 $abc$40744$n4239_1
.sym 84777 $PACKER_VCC_NET
.sym 84778 $abc$40744$n4234
.sym 84779 $abc$40744$n4114_1
.sym 84780 VexRiscv._zz_290_[4]
.sym 84781 $abc$40744$n4301
.sym 84782 VexRiscv._zz_35_[9]
.sym 84783 $abc$40744$n6660
.sym 84784 $abc$40744$n4114_1
.sym 84785 VexRiscv._zz_152_[30]
.sym 84786 VexRiscv._zz_35_[9]
.sym 84787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 84788 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 84789 VexRiscv._zz_171_[0]
.sym 84790 basesoc_dat_w[1]
.sym 84791 $abc$40744$n4868
.sym 84792 VexRiscv._zz_200_[5]
.sym 84793 VexRiscv.CsrPlugin_mtval[30]
.sym 84794 VexRiscv._zz_35_[3]
.sym 84795 $abc$40744$n6675_1
.sym 84796 VexRiscv._zz_36_[2]
.sym 84797 VexRiscv._zz_35_[8]
.sym 84798 VexRiscv._zz_36_[5]
.sym 84804 VexRiscv._zz_49_[1]
.sym 84806 $abc$40744$n2509
.sym 84810 VexRiscv._zz_152_[11]
.sym 84811 VexRiscv._zz_49_[0]
.sym 84812 $abc$40744$n4082
.sym 84813 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84815 $abc$40744$n4243
.sym 84816 $abc$40744$n3727_1
.sym 84818 $abc$40744$n4168
.sym 84820 VexRiscv._zz_44_[0]
.sym 84821 VexRiscv._zz_200_[11]
.sym 84823 VexRiscv._zz_288_[10]
.sym 84824 $abc$40744$n4148
.sym 84825 $abc$40744$n4388_1
.sym 84826 VexRiscv._zz_200_[30]
.sym 84827 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 84828 VexRiscv._zz_44_[1]
.sym 84829 $abc$40744$n4429_1
.sym 84830 spiflash_bus_dat_r[24]
.sym 84831 VexRiscv._zz_290_[11]
.sym 84832 VexRiscv._zz_152_[11]
.sym 84833 $abc$40744$n4188_1
.sym 84834 VexRiscv._zz_152_[31]
.sym 84839 VexRiscv._zz_44_[0]
.sym 84840 VexRiscv._zz_44_[1]
.sym 84843 spiflash_bus_dat_r[24]
.sym 84849 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84850 VexRiscv._zz_152_[11]
.sym 84851 VexRiscv._zz_290_[11]
.sym 84855 VexRiscv._zz_44_[1]
.sym 84856 VexRiscv._zz_200_[30]
.sym 84857 VexRiscv._zz_288_[10]
.sym 84858 VexRiscv._zz_44_[0]
.sym 84861 $abc$40744$n4148
.sym 84862 VexRiscv._zz_152_[31]
.sym 84863 $abc$40744$n4188_1
.sym 84864 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 84867 $abc$40744$n4388_1
.sym 84868 $abc$40744$n4429_1
.sym 84869 $abc$40744$n3727_1
.sym 84870 $abc$40744$n4243
.sym 84874 VexRiscv._zz_200_[11]
.sym 84876 $abc$40744$n4082
.sym 84879 VexRiscv._zz_49_[0]
.sym 84880 VexRiscv._zz_49_[1]
.sym 84881 $abc$40744$n4168
.sym 84882 VexRiscv._zz_152_[11]
.sym 84883 $abc$40744$n2509
.sym 84884 clk12_$glb_clk
.sym 84885 sys_rst_$glb_sr
.sym 84886 VexRiscv._zz_36_[8]
.sym 84887 VexRiscv._zz_152_[8]
.sym 84888 $abc$40744$n4360_1
.sym 84889 VexRiscv._zz_152_[6]
.sym 84890 VexRiscv._zz_163_[0]
.sym 84891 $abc$40744$n4359_1
.sym 84892 VexRiscv._zz_152_[5]
.sym 84893 VexRiscv._zz_152_[9]
.sym 84895 VexRiscv._zz_130_[5]
.sym 84896 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 84897 $abc$40744$n5451
.sym 84898 VexRiscv._zz_130_[6]
.sym 84899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84900 $abc$40744$n2509
.sym 84902 spiflash_bus_dat_r[25]
.sym 84903 array_muxed0[7]
.sym 84904 $abc$40744$n3727_1
.sym 84905 $abc$40744$n4345_1
.sym 84906 VexRiscv._zz_152_[30]
.sym 84909 VexRiscv._zz_171_[0]
.sym 84910 VexRiscv._zz_37_[0]
.sym 84912 $abc$40744$n235
.sym 84913 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 84914 VexRiscv._zz_49_[1]
.sym 84915 VexRiscv._zz_152_[5]
.sym 84916 spiflash_bus_dat_r[24]
.sym 84917 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 84918 VexRiscv._zz_35_[12]
.sym 84919 VexRiscv._zz_152_[11]
.sym 84921 $abc$40744$n6672
.sym 84927 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 84928 $abc$40744$n4148
.sym 84929 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 84930 $abc$40744$n235
.sym 84931 $abc$40744$n4760_1
.sym 84932 VexRiscv._zz_49_[1]
.sym 84933 $abc$40744$n3727_1
.sym 84934 $abc$40744$n4236_1
.sym 84935 VexRiscv._zz_152_[14]
.sym 84936 VexRiscv._zz_152_[13]
.sym 84937 $abc$40744$n4234
.sym 84938 $abc$40744$n4239_1
.sym 84939 VexRiscv._zz_47_[0]
.sym 84940 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84941 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 84943 $abc$40744$n4426_1
.sym 84944 $abc$40744$n4110_1
.sym 84945 $abc$40744$n4235
.sym 84947 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84948 $abc$40744$n4425_1
.sym 84950 $abc$40744$n4188_1
.sym 84952 VexRiscv._zz_191_
.sym 84953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84954 VexRiscv._zz_152_[31]
.sym 84955 VexRiscv._zz_290_[5]
.sym 84956 VexRiscv._zz_47_[1]
.sym 84957 VexRiscv._zz_152_[5]
.sym 84958 VexRiscv._zz_49_[0]
.sym 84960 $abc$40744$n4235
.sym 84961 $abc$40744$n4234
.sym 84962 VexRiscv._zz_152_[13]
.sym 84963 $abc$40744$n4110_1
.sym 84966 $abc$40744$n4425_1
.sym 84967 $abc$40744$n4239_1
.sym 84968 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 84969 $abc$40744$n3727_1
.sym 84973 VexRiscv._zz_152_[5]
.sym 84974 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 84975 VexRiscv._zz_290_[5]
.sym 84978 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84979 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 84980 $abc$40744$n235
.sym 84981 VexRiscv._zz_191_
.sym 84984 VexRiscv._zz_152_[31]
.sym 84985 $abc$40744$n4148
.sym 84986 VexRiscv._zz_49_[0]
.sym 84987 VexRiscv._zz_49_[1]
.sym 84990 $abc$40744$n4110_1
.sym 84991 VexRiscv._zz_152_[13]
.sym 84992 $abc$40744$n4236_1
.sym 84993 $abc$40744$n4426_1
.sym 84996 VexRiscv.execute_LightShifterPlugin_isActive
.sym 84997 VexRiscv._zz_152_[14]
.sym 84998 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 85002 $abc$40744$n4188_1
.sym 85003 VexRiscv._zz_47_[1]
.sym 85004 VexRiscv._zz_47_[0]
.sym 85005 $abc$40744$n4760_1
.sym 85009 $abc$40744$n4233_1
.sym 85010 $abc$40744$n4232
.sym 85011 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 85012 $abc$40744$n4231
.sym 85013 VexRiscv._zz_36_[2]
.sym 85014 VexRiscv._zz_36_[5]
.sym 85015 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 85016 $abc$40744$n4237
.sym 85020 VexRiscv._zz_152_[17]
.sym 85021 $abc$40744$n4239_1
.sym 85022 $abc$40744$n3727_1
.sym 85023 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 85024 VexRiscv._zz_152_[6]
.sym 85025 $abc$40744$n4234
.sym 85026 VexRiscv._zz_152_[9]
.sym 85027 $abc$40744$n4316
.sym 85028 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85029 $abc$40744$n3727_1
.sym 85031 VexRiscv._zz_152_[10]
.sym 85032 $abc$40744$n4234
.sym 85033 VexRiscv.CsrPlugin_mepc[2]
.sym 85034 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 85035 VexRiscv._zz_152_[6]
.sym 85036 $abc$40744$n5385_1
.sym 85037 VexRiscv._zz_44_[0]
.sym 85038 VexRiscv._zz_191_
.sym 85041 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 85042 VexRiscv._zz_152_[17]
.sym 85043 $abc$40744$n4243
.sym 85050 $abc$40744$n4160
.sym 85051 VexRiscv._zz_152_[8]
.sym 85055 $abc$40744$n4873_1
.sym 85057 VexRiscv._zz_152_[9]
.sym 85058 $abc$40744$n4160
.sym 85061 $abc$40744$n4092
.sym 85062 $abc$40744$n4733
.sym 85063 $abc$40744$n4234
.sym 85064 $abc$40744$n4444_1
.sym 85065 $abc$40744$n6690_1
.sym 85066 VexRiscv._zz_152_[14]
.sym 85067 VexRiscv._zz_37_[1]
.sym 85068 $abc$40744$n4995
.sym 85069 VexRiscv._zz_36_[31]
.sym 85070 VexRiscv._zz_37_[0]
.sym 85071 $abc$40744$n4764_1
.sym 85072 $abc$40744$n4752_1
.sym 85073 $abc$40744$n4235
.sym 85074 $abc$40744$n4763
.sym 85076 $abc$40744$n4236_1
.sym 85078 $abc$40744$n4107
.sym 85079 $abc$40744$n3727_1
.sym 85081 $abc$40744$n4267_1
.sym 85083 VexRiscv._zz_37_[0]
.sym 85084 $abc$40744$n4733
.sym 85085 $abc$40744$n4752_1
.sym 85086 VexRiscv._zz_37_[1]
.sym 85089 $abc$40744$n4444_1
.sym 85090 $abc$40744$n4160
.sym 85091 $abc$40744$n4236_1
.sym 85092 VexRiscv._zz_152_[14]
.sym 85095 $abc$40744$n4092
.sym 85096 VexRiscv._zz_152_[9]
.sym 85102 $abc$40744$n3727_1
.sym 85103 $abc$40744$n4763
.sym 85104 $abc$40744$n6690_1
.sym 85107 $abc$40744$n4267_1
.sym 85108 VexRiscv._zz_36_[31]
.sym 85110 $abc$40744$n4764_1
.sym 85113 $abc$40744$n4873_1
.sym 85115 VexRiscv._zz_36_[31]
.sym 85116 $abc$40744$n4995
.sym 85119 $abc$40744$n4234
.sym 85120 $abc$40744$n4160
.sym 85121 VexRiscv._zz_152_[14]
.sym 85122 $abc$40744$n4235
.sym 85125 $abc$40744$n4107
.sym 85127 VexRiscv._zz_152_[8]
.sym 85129 $abc$40744$n2586_$glb_ce
.sym 85130 clk12_$glb_clk
.sym 85132 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 85133 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 85134 $abc$40744$n4995
.sym 85135 VexRiscv._zz_36_[31]
.sym 85136 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 85137 $abc$40744$n4764_1
.sym 85138 $abc$40744$n4752_1
.sym 85139 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 85144 $abc$40744$n4120_1
.sym 85145 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 85147 VexRiscv._zz_152_[3]
.sym 85148 VexRiscv._zz_152_[4]
.sym 85149 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 85151 $abc$40744$n4234
.sym 85152 $abc$40744$n233
.sym 85153 VexRiscv._zz_290_[9]
.sym 85155 $abc$40744$n4083
.sym 85156 $abc$40744$n4733
.sym 85157 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 85158 VexRiscv.execute_to_memory_IS_DIV
.sym 85159 $abc$40744$n235
.sym 85160 spiflash_bus_dat_r[26]
.sym 85162 $abc$40744$n4236_1
.sym 85163 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 85164 VexRiscv._zz_152_[2]
.sym 85165 $abc$40744$n2565
.sym 85166 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 85167 $abc$40744$n4447_1
.sym 85175 VexRiscv._zz_287_[2]
.sym 85176 VexRiscv._zz_290_[15]
.sym 85178 $abc$40744$n3744
.sym 85179 VexRiscv._zz_152_[15]
.sym 85180 $abc$40744$n5386
.sym 85183 $abc$40744$n4090
.sym 85184 VexRiscv._zz_152_[30]
.sym 85185 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 85186 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 85188 $abc$40744$n4086
.sym 85189 VexRiscv._zz_193_
.sym 85190 VexRiscv._zz_44_[1]
.sym 85191 $abc$40744$n2633
.sym 85192 $abc$40744$n4094
.sym 85194 VexRiscv._zz_200_[2]
.sym 85195 VexRiscv._zz_152_[6]
.sym 85196 $abc$40744$n5385_1
.sym 85197 VexRiscv._zz_44_[0]
.sym 85198 VexRiscv._zz_44_[1]
.sym 85199 $abc$40744$n4083
.sym 85200 $abc$40744$n4098
.sym 85201 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 85202 VexRiscv._zz_200_[17]
.sym 85203 VexRiscv._zz_152_[3]
.sym 85204 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85206 VexRiscv._zz_44_[1]
.sym 85207 VexRiscv._zz_44_[0]
.sym 85208 VexRiscv._zz_287_[2]
.sym 85209 VexRiscv._zz_200_[2]
.sym 85212 $abc$40744$n5386
.sym 85213 VexRiscv._zz_193_
.sym 85214 $abc$40744$n5385_1
.sym 85215 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 85218 VexRiscv._zz_287_[2]
.sym 85219 VexRiscv._zz_44_[1]
.sym 85220 VexRiscv._zz_200_[17]
.sym 85221 VexRiscv._zz_44_[0]
.sym 85224 VexRiscv._zz_152_[3]
.sym 85226 $abc$40744$n3744
.sym 85230 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85232 VexRiscv._zz_152_[30]
.sym 85233 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 85236 $abc$40744$n4094
.sym 85237 $abc$40744$n4086
.sym 85238 $abc$40744$n4090
.sym 85239 $abc$40744$n4098
.sym 85242 VexRiscv._zz_152_[15]
.sym 85243 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 85245 VexRiscv._zz_290_[15]
.sym 85250 $abc$40744$n4083
.sym 85251 VexRiscv._zz_152_[6]
.sym 85252 $abc$40744$n2633
.sym 85253 clk12_$glb_clk
.sym 85255 $abc$40744$n4462_1
.sym 85256 $abc$40744$n4738_1
.sym 85257 $abc$40744$n4992
.sym 85258 VexRiscv._zz_79_[30]
.sym 85259 $abc$40744$n4461_1
.sym 85260 $abc$40744$n4993
.sym 85261 VexRiscv._zz_164_[30]
.sym 85262 $abc$40744$n4991
.sym 85264 $abc$40744$n4243
.sym 85265 $abc$40744$n4243
.sym 85267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 85268 VexRiscv._zz_288_[10]
.sym 85270 $abc$40744$n3744
.sym 85271 VexRiscv._zz_313_
.sym 85272 $abc$40744$n3638
.sym 85274 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 85275 VexRiscv._zz_290_[8]
.sym 85276 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 85277 $abc$40744$n4239_1
.sym 85278 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 85279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 85280 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 85281 VexRiscv._zz_35_[8]
.sym 85282 basesoc_dat_w[1]
.sym 85283 $abc$40744$n4868
.sym 85284 VexRiscv.CsrPlugin_mtval[30]
.sym 85285 $abc$40744$n4083
.sym 85287 $abc$40744$n6675_1
.sym 85288 VexRiscv._zz_200_[17]
.sym 85289 VexRiscv._zz_171_[0]
.sym 85290 VexRiscv._zz_35_[3]
.sym 85296 VexRiscv._zz_171_[1]
.sym 85297 $abc$40744$n4429_1
.sym 85298 VexRiscv._zz_171_[0]
.sym 85299 $abc$40744$n4465_1
.sym 85300 $abc$40744$n4464_1
.sym 85301 $abc$40744$n4239_1
.sym 85302 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 85303 $abc$40744$n3727_1
.sym 85304 VexRiscv._zz_152_[2]
.sym 85305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 85306 VexRiscv._zz_152_[17]
.sym 85307 VexRiscv._zz_152_[15]
.sym 85308 VexRiscv._zz_191_
.sym 85309 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85310 $abc$40744$n4458_1
.sym 85311 $abc$40744$n3727_1
.sym 85313 $abc$40744$n3749
.sym 85315 $abc$40744$n4797_1
.sym 85316 $abc$40744$n4461_1
.sym 85317 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 85319 $abc$40744$n235
.sym 85320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 85321 $abc$40744$n4243
.sym 85323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 85324 $abc$40744$n4087_1
.sym 85325 $abc$40744$n4460_1
.sym 85329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 85330 $abc$40744$n235
.sym 85331 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 85332 VexRiscv._zz_191_
.sym 85335 $abc$40744$n4458_1
.sym 85336 $abc$40744$n4464_1
.sym 85337 $abc$40744$n3749
.sym 85338 $abc$40744$n4460_1
.sym 85344 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 85348 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85349 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 85350 VexRiscv._zz_152_[15]
.sym 85353 $abc$40744$n3727_1
.sym 85354 $abc$40744$n4429_1
.sym 85355 $abc$40744$n4243
.sym 85356 $abc$40744$n4465_1
.sym 85359 $abc$40744$n4239_1
.sym 85360 $abc$40744$n4461_1
.sym 85361 $abc$40744$n3727_1
.sym 85362 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 85365 VexRiscv._zz_171_[0]
.sym 85366 VexRiscv._zz_152_[2]
.sym 85367 VexRiscv._zz_171_[1]
.sym 85368 $abc$40744$n4797_1
.sym 85371 $abc$40744$n4087_1
.sym 85373 VexRiscv._zz_152_[17]
.sym 85375 $abc$40744$n2586_$glb_ce
.sym 85376 clk12_$glb_clk
.sym 85378 $abc$40744$n4333_1
.sym 85379 $abc$40744$n4497_1
.sym 85380 VexRiscv._zz_79_[17]
.sym 85381 VexRiscv._zz_164_[17]
.sym 85382 $abc$40744$n4500_1
.sym 85383 $abc$40744$n4496_1
.sym 85384 $abc$40744$n4499_1
.sym 85385 VexRiscv._zz_35_[8]
.sym 85388 spiflash_bus_dat_r[24]
.sym 85389 VexRiscv.execute_to_memory_IS_DIV
.sym 85390 VexRiscv._zz_171_[1]
.sym 85392 VexRiscv._zz_35_[30]
.sym 85393 VexRiscv._zz_152_[15]
.sym 85394 VexRiscv._zz_171_[0]
.sym 85395 $abc$40744$n4465_1
.sym 85397 VexRiscv._zz_49_[1]
.sym 85398 $abc$40744$n4236_1
.sym 85399 $abc$40744$n3727_1
.sym 85400 $abc$40744$n4234
.sym 85401 $abc$40744$n4992
.sym 85402 $abc$40744$n6672
.sym 85403 $abc$40744$n235
.sym 85404 $abc$40744$n4230_1
.sym 85405 VexRiscv._zz_152_[16]
.sym 85406 VexRiscv._zz_193_
.sym 85407 VexRiscv.CsrPlugin_mtval[22]
.sym 85408 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 85409 $abc$40744$n6672
.sym 85410 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 85412 spiflash_bus_dat_r[24]
.sym 85419 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 85420 $abc$40744$n4490_1
.sym 85421 VexRiscv.CsrPlugin_hadException
.sym 85422 $abc$40744$n4239_1
.sym 85423 $abc$40744$n4236_1
.sym 85425 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 85426 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 85427 $abc$40744$n4854_1
.sym 85428 $abc$40744$n4234
.sym 85429 $abc$40744$n4235
.sym 85430 $abc$40744$n3727_1
.sym 85431 VexRiscv.execute_to_memory_IS_DIV
.sym 85432 $abc$40744$n4152
.sym 85434 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 85437 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 85441 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 85443 VexRiscv._zz_152_[16]
.sym 85446 VexRiscv.memory_arbitration_isValid
.sym 85449 $abc$40744$n4491_1
.sym 85452 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 85458 VexRiscv._zz_152_[16]
.sym 85459 $abc$40744$n4152
.sym 85460 $abc$40744$n4491_1
.sym 85461 $abc$40744$n4236_1
.sym 85465 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 85470 VexRiscv.execute_to_memory_IS_DIV
.sym 85471 VexRiscv.memory_arbitration_isValid
.sym 85472 $abc$40744$n4854_1
.sym 85473 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 85476 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 85482 $abc$40744$n4490_1
.sym 85483 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 85484 $abc$40744$n4239_1
.sym 85485 $abc$40744$n3727_1
.sym 85488 $abc$40744$n4152
.sym 85489 VexRiscv._zz_152_[16]
.sym 85490 $abc$40744$n4234
.sym 85491 $abc$40744$n4235
.sym 85495 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 85498 VexRiscv.CsrPlugin_hadException
.sym 85499 clk12_$glb_clk
.sym 85501 $abc$40744$n4940
.sym 85502 VexRiscv.decode_to_execute_RS2[17]
.sym 85503 $abc$40744$n6700_1
.sym 85504 $abc$40744$n4377_1
.sym 85505 VexRiscv._zz_200_[17]
.sym 85506 $abc$40744$n4776_1
.sym 85507 $abc$40744$n4939
.sym 85508 $abc$40744$n4941_1
.sym 85511 basesoc_dat_w[1]
.sym 85512 basesoc_dat_w[2]
.sym 85513 VexRiscv._zz_49_[1]
.sym 85515 VexRiscv.CsrPlugin_hadException
.sym 85517 $abc$40744$n4235
.sym 85518 $abc$40744$n4239_1
.sym 85520 $abc$40744$n4152
.sym 85522 $abc$40744$n4236_1
.sym 85523 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 85526 VexRiscv._zz_288_[1]
.sym 85527 $abc$40744$n4714_1
.sym 85528 $abc$40744$n4243
.sym 85529 VexRiscv._zz_36_[16]
.sym 85530 VexRiscv._zz_217_[28]
.sym 85531 VexRiscv._zz_191_
.sym 85532 VexRiscv.memory_arbitration_isValid
.sym 85533 VexRiscv.CsrPlugin_mepc[2]
.sym 85534 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 85535 VexRiscv._zz_152_[17]
.sym 85536 VexRiscv._zz_201_[2]
.sym 85543 $abc$40744$n3749
.sym 85544 $abc$40744$n2633
.sym 85545 $abc$40744$n5440
.sym 85546 $abc$40744$n4488_1
.sym 85547 $abc$40744$n4489
.sym 85548 $abc$40744$n4447_1
.sym 85550 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85552 VexRiscv.CsrPlugin_mtval[16]
.sym 85553 $abc$40744$n5428
.sym 85555 $abc$40744$n4855
.sym 85556 $abc$40744$n5427_1
.sym 85559 $abc$40744$n5439
.sym 85560 $abc$40744$n4243
.sym 85562 $abc$40744$n4487_1
.sym 85563 $abc$40744$n3727_1
.sym 85564 $abc$40744$n4230_1
.sym 85565 VexRiscv._zz_152_[16]
.sym 85566 VexRiscv._zz_193_
.sym 85567 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 85568 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 85569 $abc$40744$n235
.sym 85570 $abc$40744$n4494_1
.sym 85571 $abc$40744$n4493_1
.sym 85572 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 85573 $abc$40744$n3638
.sym 85575 $abc$40744$n4855
.sym 85576 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 85577 $abc$40744$n3638
.sym 85581 VexRiscv._zz_152_[16]
.sym 85582 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 85583 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85587 $abc$40744$n4230_1
.sym 85588 VexRiscv.CsrPlugin_mtval[16]
.sym 85589 $abc$40744$n4488_1
.sym 85593 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 85594 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 85595 VexRiscv._zz_193_
.sym 85596 $abc$40744$n235
.sym 85600 $abc$40744$n5439
.sym 85602 $abc$40744$n5440
.sym 85605 $abc$40744$n3727_1
.sym 85606 $abc$40744$n4243
.sym 85607 $abc$40744$n4494_1
.sym 85608 $abc$40744$n4447_1
.sym 85611 $abc$40744$n4493_1
.sym 85612 $abc$40744$n3749
.sym 85613 $abc$40744$n4487_1
.sym 85614 $abc$40744$n4489
.sym 85617 $abc$40744$n5427_1
.sym 85620 $abc$40744$n5428
.sym 85621 $abc$40744$n2633
.sym 85622 clk12_$glb_clk
.sym 85624 $abc$40744$n4798
.sym 85625 VexRiscv._zz_36_[17]
.sym 85626 VexRiscv.CsrPlugin_mtval[22]
.sym 85627 VexRiscv.CsrPlugin_mtval[2]
.sym 85628 VexRiscv.CsrPlugin_mtval[3]
.sym 85629 VexRiscv.CsrPlugin_mtval[0]
.sym 85630 $abc$40744$n4507
.sym 85631 $abc$40744$n4799_1
.sym 85632 $abc$40744$n4378
.sym 85636 VexRiscv._zz_152_[31]
.sym 85637 $abc$40744$n4384
.sym 85638 $abc$40744$n2633
.sym 85640 $abc$40744$n2633
.sym 85641 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 85642 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 85643 $abc$40744$n4479_1
.sym 85644 VexRiscv._zz_161_
.sym 85645 VexRiscv.decode_to_execute_RS2[17]
.sym 85646 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85647 basesoc_vexriscv_ibus_adr[2]
.sym 85648 $abc$40744$n4505
.sym 85649 VexRiscv._zz_288_[10]
.sym 85651 $abc$40744$n235
.sym 85652 spiflash_bus_dat_r[26]
.sym 85653 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 85654 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 85655 VexRiscv.execute_to_memory_IS_DIV
.sym 85657 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 85658 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 85659 $abc$40744$n3638
.sym 85666 $abc$40744$n4087_1
.sym 85668 $abc$40744$n4236_1
.sym 85670 $abc$40744$n4235
.sym 85671 $abc$40744$n4234
.sym 85672 VexRiscv._zz_288_[0]
.sym 85674 $abc$40744$n4465_1
.sym 85675 $abc$40744$n4550_1
.sym 85678 $abc$40744$n4509
.sym 85680 $abc$40744$n4758_1
.sym 85681 $abc$40744$n4382_1
.sym 85685 VexRiscv._zz_152_[17]
.sym 85686 VexRiscv._zz_288_[1]
.sym 85687 $abc$40744$n4267_1
.sym 85688 $abc$40744$n4243
.sym 85689 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 85690 $abc$40744$n4383_1
.sym 85691 $abc$40744$n4512
.sym 85692 $abc$40744$n3727_1
.sym 85693 VexRiscv.CsrPlugin_mtval[3]
.sym 85696 VexRiscv._zz_36_[20]
.sym 85698 $abc$40744$n4383_1
.sym 85699 VexRiscv._zz_288_[1]
.sym 85701 VexRiscv._zz_288_[0]
.sym 85704 $abc$40744$n4512
.sym 85705 $abc$40744$n4465_1
.sym 85706 $abc$40744$n4243
.sym 85707 $abc$40744$n3727_1
.sym 85710 $abc$40744$n4383_1
.sym 85711 VexRiscv._zz_288_[1]
.sym 85713 VexRiscv._zz_288_[0]
.sym 85716 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 85717 $abc$40744$n4758_1
.sym 85718 VexRiscv.CsrPlugin_mtval[3]
.sym 85719 $abc$40744$n4382_1
.sym 85722 $abc$40744$n4267_1
.sym 85723 $abc$40744$n4550_1
.sym 85724 VexRiscv._zz_36_[20]
.sym 85728 $abc$40744$n4087_1
.sym 85729 $abc$40744$n4234
.sym 85730 $abc$40744$n4235
.sym 85731 VexRiscv._zz_152_[17]
.sym 85734 $abc$40744$n4509
.sym 85735 $abc$40744$n4087_1
.sym 85736 VexRiscv._zz_152_[17]
.sym 85737 $abc$40744$n4236_1
.sym 85740 VexRiscv._zz_288_[1]
.sym 85742 VexRiscv._zz_288_[0]
.sym 85743 $abc$40744$n4383_1
.sym 85744 $abc$40744$n2586_$glb_ce
.sym 85745 clk12_$glb_clk
.sym 85747 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 85748 $abc$40744$n6694_1
.sym 85749 VexRiscv._zz_35_[11]
.sym 85750 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 85751 $abc$40744$n4399
.sym 85752 $abc$40744$n4797_1
.sym 85753 $abc$40744$n4757
.sym 85760 $abc$40744$n4234
.sym 85761 $abc$40744$n2509
.sym 85763 $abc$40744$n4239_1
.sym 85764 $abc$40744$n4236_1
.sym 85767 $abc$40744$n4234
.sym 85769 VexRiscv._zz_171_[0]
.sym 85771 VexRiscv._zz_35_[17]
.sym 85772 $abc$40744$n6675_1
.sym 85774 $PACKER_VCC_NET
.sym 85775 $abc$40744$n4868
.sym 85776 VexRiscv._zz_216_[28]
.sym 85778 $abc$40744$n4479_1
.sym 85779 $abc$40744$n6712
.sym 85780 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 85781 VexRiscv._zz_171_[0]
.sym 85782 basesoc_dat_w[1]
.sym 85788 $abc$40744$n4551_1
.sym 85789 VexRiscv._zz_164_[20]
.sym 85791 $abc$40744$n5431
.sym 85792 VexRiscv._zz_193_
.sym 85795 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 85796 $abc$40744$n6675_1
.sym 85797 $abc$40744$n5430_1
.sym 85801 VexRiscv._zz_217_[20]
.sym 85803 VexRiscv._zz_191_
.sym 85804 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85805 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 85806 $abc$40744$n2633
.sym 85807 VexRiscv._zz_152_[17]
.sym 85808 $abc$40744$n6672
.sym 85811 $abc$40744$n235
.sym 85812 $abc$40744$n5451
.sym 85813 $abc$40744$n5452
.sym 85814 VexRiscv._zz_79_[20]
.sym 85815 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 85816 VexRiscv._zz_35_[20]
.sym 85817 $abc$40744$n4554_1
.sym 85818 $abc$40744$n4266_1
.sym 85819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 85821 $abc$40744$n5452
.sym 85824 $abc$40744$n5451
.sym 85827 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 85828 VexRiscv._zz_191_
.sym 85829 $abc$40744$n235
.sym 85830 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 85834 $abc$40744$n4266_1
.sym 85835 $abc$40744$n4551_1
.sym 85836 VexRiscv._zz_35_[20]
.sym 85839 $abc$40744$n235
.sym 85840 VexRiscv._zz_193_
.sym 85841 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 85842 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 85845 $abc$40744$n6672
.sym 85846 $abc$40744$n4266_1
.sym 85847 $abc$40744$n4554_1
.sym 85848 VexRiscv._zz_79_[20]
.sym 85851 VexRiscv._zz_164_[20]
.sym 85852 VexRiscv._zz_217_[20]
.sym 85853 $abc$40744$n6675_1
.sym 85857 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85858 VexRiscv._zz_152_[17]
.sym 85859 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 85865 $abc$40744$n5431
.sym 85866 $abc$40744$n5430_1
.sym 85867 $abc$40744$n2633
.sym 85868 clk12_$glb_clk
.sym 85872 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 85873 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 85874 $abc$40744$n4502
.sym 85876 VexRiscv._zz_35_[17]
.sym 85882 spiflash_bus_dat_r[25]
.sym 85883 VexRiscv._zz_164_[20]
.sym 85884 csrbankarray_csrbank0_leds_out0_w[4]
.sym 85886 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 85887 $abc$40744$n8241
.sym 85888 $abc$40744$n4234
.sym 85889 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 85890 $abc$40744$n4236_1
.sym 85892 $abc$40744$n4551_1
.sym 85894 $abc$40744$n6672
.sym 85895 VexRiscv.CsrPlugin_mtval[22]
.sym 85899 VexRiscv._zz_216_[20]
.sym 85901 $abc$40744$n6672
.sym 85902 basesoc_ctrl_reset_reset_r
.sym 85904 spiflash_bus_dat_r[24]
.sym 85905 VexRiscv._zz_171_[1]
.sym 85911 VexRiscv._zz_164_[20]
.sym 85913 VexRiscv._zz_79_[20]
.sym 85915 VexRiscv._zz_216_[20]
.sym 85916 $abc$40744$n4261_1
.sym 85919 $abc$40744$n4872
.sym 85920 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 85921 VexRiscv.CsrPlugin_hadException
.sym 85922 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 85923 VexRiscv._zz_35_[20]
.sym 85924 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 85925 VexRiscv.execute_to_memory_IS_DIV
.sym 85926 $abc$40744$n4952
.sym 85927 $abc$40744$n4741
.sym 85929 $abc$40744$n2644
.sym 85930 $abc$40744$n4701
.sym 85932 $abc$40744$n4742_1
.sym 85933 $abc$40744$n3638
.sym 85935 $abc$40744$n4868
.sym 85936 $abc$40744$n4953_1
.sym 85938 $abc$40744$n4479_1
.sym 85939 $abc$40744$n6712
.sym 85940 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 85941 VexRiscv.memory_arbitration_isValid
.sym 85942 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 85944 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 85946 $abc$40744$n3638
.sym 85947 $abc$40744$n4742_1
.sym 85950 $abc$40744$n4868
.sym 85951 VexRiscv._zz_164_[20]
.sym 85953 VexRiscv._zz_216_[20]
.sym 85956 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 85957 VexRiscv.CsrPlugin_hadException
.sym 85958 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 85964 VexRiscv.CsrPlugin_hadException
.sym 85968 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 85969 VexRiscv.memory_arbitration_isValid
.sym 85970 $abc$40744$n4741
.sym 85971 VexRiscv.execute_to_memory_IS_DIV
.sym 85974 $abc$40744$n4261_1
.sym 85975 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 85976 $abc$40744$n4701
.sym 85977 $abc$40744$n4479_1
.sym 85981 VexRiscv._zz_35_[20]
.sym 85982 $abc$40744$n4952
.sym 85983 $abc$40744$n4872
.sym 85986 $abc$40744$n6712
.sym 85987 $abc$40744$n4953_1
.sym 85988 $abc$40744$n4872
.sym 85989 VexRiscv._zz_79_[20]
.sym 85990 $abc$40744$n2644
.sym 85991 clk12_$glb_clk
.sym 85995 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 85998 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 86005 basesoc_vexriscv_dbus_adr[6]
.sym 86007 VexRiscv.CsrPlugin_hadException
.sym 86008 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 86009 $abc$40744$n4234
.sym 86010 $abc$40744$n4239_1
.sym 86011 VexRiscv._zz_35_[28]
.sym 86014 $abc$40744$n4503
.sym 86016 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 86017 $abc$40744$n2492
.sym 86019 $abc$40744$n4714_1
.sym 86020 user_btn2
.sym 86022 VexRiscv._zz_217_[28]
.sym 86023 $abc$40744$n6712
.sym 86024 spiflash_miso1
.sym 86027 VexRiscv.memory_arbitration_isValid
.sym 86037 $abc$40744$n4710
.sym 86038 VexRiscv._zz_217_[28]
.sym 86039 VexRiscv._zz_79_[28]
.sym 86040 $abc$40744$n4702
.sym 86041 VexRiscv._zz_164_[28]
.sym 86042 $abc$40744$n6675_1
.sym 86044 $abc$40744$n4234
.sym 86045 VexRiscv._zz_161_
.sym 86046 VexRiscv._zz_216_[28]
.sym 86047 $abc$40744$n4868
.sym 86049 $abc$40744$n6712
.sym 86053 $abc$40744$n4985
.sym 86056 $abc$40744$n3727_1
.sym 86059 $abc$40744$n4711_1
.sym 86060 VexRiscv._zz_79_[20]
.sym 86061 $abc$40744$n6672
.sym 86068 VexRiscv._zz_79_[20]
.sym 86079 $abc$40744$n6672
.sym 86080 VexRiscv._zz_79_[28]
.sym 86081 $abc$40744$n4702
.sym 86085 VexRiscv._zz_216_[28]
.sym 86087 VexRiscv._zz_164_[28]
.sym 86088 $abc$40744$n4868
.sym 86092 $abc$40744$n4985
.sym 86093 $abc$40744$n6712
.sym 86094 VexRiscv._zz_79_[28]
.sym 86097 $abc$40744$n4710
.sym 86098 $abc$40744$n4711_1
.sym 86099 $abc$40744$n4234
.sym 86100 $abc$40744$n3727_1
.sym 86103 VexRiscv._zz_217_[28]
.sym 86104 $abc$40744$n6675_1
.sym 86105 $abc$40744$n6672
.sym 86106 VexRiscv._zz_164_[28]
.sym 86111 VexRiscv._zz_79_[28]
.sym 86113 VexRiscv._zz_161_
.sym 86114 clk12_$glb_clk
.sym 86117 VexRiscv._zz_200_[28]
.sym 86122 $abc$40744$n2492
.sym 86123 VexRiscv.decode_to_execute_RS2[28]
.sym 86136 $abc$40744$n2224
.sym 86144 spiflash_bus_dat_r[26]
.sym 86145 $abc$40744$n2492
.sym 86146 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 86151 $abc$40744$n4505
.sym 86157 $abc$40744$n4678_1
.sym 86158 $abc$40744$n4266_1
.sym 86159 $abc$40744$n2509
.sym 86161 $abc$40744$n4872
.sym 86162 spiflash_bus_dat_r[25]
.sym 86165 $abc$40744$n3749
.sym 86166 VexRiscv._zz_35_[28]
.sym 86167 $abc$40744$n4699
.sym 86169 $abc$40744$n4984_1
.sym 86170 $abc$40744$n4709_1
.sym 86174 $abc$40744$n4243
.sym 86176 $abc$40744$n3727_1
.sym 86177 $abc$40744$n4713_1
.sym 86179 $abc$40744$n4714_1
.sym 86184 spiflash_miso1
.sym 86187 $abc$40744$n4707_1
.sym 86191 $abc$40744$n4266_1
.sym 86192 VexRiscv._zz_35_[28]
.sym 86193 $abc$40744$n4699
.sym 86196 $abc$40744$n4984_1
.sym 86197 $abc$40744$n4872
.sym 86199 VexRiscv._zz_35_[28]
.sym 86208 $abc$40744$n3749
.sym 86209 $abc$40744$n4709_1
.sym 86210 $abc$40744$n4707_1
.sym 86211 $abc$40744$n4713_1
.sym 86214 $abc$40744$n4678_1
.sym 86215 $abc$40744$n3727_1
.sym 86216 $abc$40744$n4714_1
.sym 86217 $abc$40744$n4243
.sym 86223 spiflash_miso1
.sym 86227 spiflash_bus_dat_r[25]
.sym 86236 $abc$40744$n2509
.sym 86237 clk12_$glb_clk
.sym 86238 sys_rst_$glb_sr
.sym 86240 user_btn2
.sym 86245 VexRiscv._zz_201_[17]
.sym 86252 $abc$40744$n6604
.sym 86255 user_btn2
.sym 86260 VexRiscv._zz_200_[28]
.sym 86261 $abc$40744$n4678_1
.sym 86264 user_btn2
.sym 86271 $abc$40744$n2492
.sym 86283 VexRiscv.CsrPlugin_mepc[17]
.sym 86291 VexRiscv._zz_36_[28]
.sym 86294 VexRiscv.CsrPlugin_mtval[17]
.sym 86298 $abc$40744$n4228
.sym 86300 $abc$40744$n4506
.sym 86302 $abc$40744$n4230_1
.sym 86305 $abc$40744$n3999
.sym 86307 $abc$40744$n233
.sym 86310 VexRiscv._zz_201_[17]
.sym 86327 VexRiscv._zz_36_[28]
.sym 86332 $abc$40744$n4230_1
.sym 86333 VexRiscv.CsrPlugin_mtval[17]
.sym 86334 $abc$40744$n4506
.sym 86337 $abc$40744$n3999
.sym 86338 VexRiscv.CsrPlugin_mepc[17]
.sym 86339 $abc$40744$n4228
.sym 86340 VexRiscv._zz_201_[17]
.sym 86359 $abc$40744$n233
.sym 86360 clk12_$glb_clk
.sym 86375 waittimer2_count[8]
.sym 86377 VexRiscv.CsrPlugin_mepc[17]
.sym 86384 sys_rst
.sym 86405 VexRiscv.CsrPlugin_hadException
.sym 86418 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 86426 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 86448 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 86473 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 86482 VexRiscv.CsrPlugin_hadException
.sym 86483 clk12_$glb_clk
.sym 86585 spram_datain00[13]
.sym 86586 spram_datain10[13]
.sym 86587 $abc$40744$n6483_1
.sym 86588 $abc$40744$n6479_1
.sym 86589 $abc$40744$n6470_1
.sym 86590 $abc$40744$n6461_1
.sym 86591 $abc$40744$n6455_1
.sym 86592 $abc$40744$n6489_1
.sym 86597 user_btn2
.sym 86606 spiflash_miso1
.sym 86608 VexRiscv.decode_to_execute_RS2[17]
.sym 86617 array_muxed1[7]
.sym 86618 $PACKER_GND_NET
.sym 86619 user_btn2
.sym 86628 $abc$40744$n5859
.sym 86636 $abc$40744$n5859
.sym 86644 array_muxed1[12]
.sym 86645 array_muxed1[0]
.sym 86649 array_muxed1[11]
.sym 86654 array_muxed1[2]
.sym 86660 $abc$40744$n5859
.sym 86661 array_muxed1[12]
.sym 86668 $abc$40744$n5859
.sym 86669 array_muxed1[2]
.sym 86673 $abc$40744$n5859
.sym 86674 array_muxed1[11]
.sym 86678 $abc$40744$n5859
.sym 86679 array_muxed1[2]
.sym 86685 $abc$40744$n5859
.sym 86686 array_muxed1[0]
.sym 86690 $abc$40744$n5859
.sym 86691 array_muxed1[11]
.sym 86696 $abc$40744$n5859
.sym 86697 array_muxed1[12]
.sym 86703 $abc$40744$n5859
.sym 86705 array_muxed1[0]
.sym 86711 spiflash_miso
.sym 86713 spram_datain00[4]
.sym 86714 spram_datain00[5]
.sym 86715 spram_datain10[14]
.sym 86716 spram_datain10[4]
.sym 86717 spram_datain00[9]
.sym 86718 spram_datain00[14]
.sym 86719 spram_datain10[9]
.sym 86720 spram_datain10[5]
.sym 86725 $abc$40744$n6467_1
.sym 86726 spram_dataout10[2]
.sym 86727 $abc$40744$n6491_1
.sym 86729 spram_datain00[2]
.sym 86730 spram_dataout10[3]
.sym 86734 spram_dataout10[5]
.sym 86735 $abc$40744$n6493_1
.sym 86744 spram_dataout10[13]
.sym 86756 spram_dataout00[5]
.sym 86758 $abc$40744$n6455_1
.sym 86760 spiflash_mosi
.sym 86763 spram_dataout00[0]
.sym 86770 spram_dataout00[13]
.sym 86776 spiflash_miso
.sym 86777 spram_dataout00[8]
.sym 86778 $abc$40744$n6489_1
.sym 86794 $abc$40744$n5859
.sym 86820 array_muxed1[10]
.sym 86823 $abc$40744$n5859
.sym 86826 array_muxed1[10]
.sym 86831 array_muxed1[10]
.sym 86832 $abc$40744$n5859
.sym 86873 $abc$40744$n6327_1
.sym 86875 $abc$40744$n6328_1
.sym 86876 $abc$40744$n6324_1
.sym 86877 basesoc_dat_w[3]
.sym 86878 $abc$40744$n6325_1
.sym 86882 $abc$40744$n6712
.sym 86884 array_muxed0[8]
.sym 86888 spram_datain00[10]
.sym 86889 spram_dataout10[11]
.sym 86891 spram_datain00[12]
.sym 86896 array_muxed1[5]
.sym 86897 $abc$40744$n6324_1
.sym 86899 basesoc_dat_w[3]
.sym 86902 VexRiscv._zz_130_[6]
.sym 86903 array_muxed1[9]
.sym 86906 spram_datain10[5]
.sym 86915 $abc$40744$n2516
.sym 86940 sys_rst
.sym 86941 spiflash_miso
.sym 86943 spiflash_i
.sym 86947 spiflash_miso
.sym 86972 sys_rst
.sym 86973 spiflash_i
.sym 86992 $abc$40744$n2516
.sym 86993 clk12_$glb_clk
.sym 86994 sys_rst_$glb_sr
.sym 86998 array_muxed1[6]
.sym 87001 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 87004 basesoc_dat_w[3]
.sym 87005 basesoc_dat_w[3]
.sym 87006 VexRiscv._zz_35_[11]
.sym 87009 spram_wren0
.sym 87011 $abc$40744$n2516
.sym 87014 array_muxed0[12]
.sym 87016 $abc$40744$n6327_1
.sym 87019 $abc$40744$n6080_1
.sym 87021 basesoc_uart_rx_fifo_produce[0]
.sym 87022 basesoc_uart_phy_rx
.sym 87023 basesoc_timer0_value[8]
.sym 87025 basesoc_dat_w[3]
.sym 87026 array_muxed0[1]
.sym 87027 basesoc_uart_rx_fifo_produce[2]
.sym 87029 $abc$40744$n8240
.sym 87048 array_muxed1[7]
.sym 87089 array_muxed1[7]
.sym 87116 clk12_$glb_clk
.sym 87117 sys_rst_$glb_sr
.sym 87120 basesoc_uart_rx_fifo_produce[2]
.sym 87121 basesoc_uart_rx_fifo_produce[3]
.sym 87122 $abc$40744$n2418
.sym 87123 $abc$40744$n2417
.sym 87124 $abc$40744$n7855
.sym 87125 basesoc_uart_rx_fifo_produce[0]
.sym 87128 $abc$40744$n2633
.sym 87133 array_muxed1[6]
.sym 87143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 87145 basesoc_dat_w[7]
.sym 87146 VexRiscv.decode_to_execute_RS2[9]
.sym 87152 $PACKER_VCC_NET
.sym 87161 $abc$40744$n2398
.sym 87169 basesoc_uart_rx_fifo_consume[2]
.sym 87170 basesoc_uart_rx_fifo_consume[3]
.sym 87173 basesoc_uart_rx_fifo_consume[1]
.sym 87181 basesoc_uart_rx_fifo_consume[0]
.sym 87191 $nextpnr_ICESTORM_LC_13$O
.sym 87194 basesoc_uart_rx_fifo_consume[0]
.sym 87197 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 87200 basesoc_uart_rx_fifo_consume[1]
.sym 87203 $auto$alumacc.cc:474:replace_alu$4069.C[3]
.sym 87205 basesoc_uart_rx_fifo_consume[2]
.sym 87207 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 87211 basesoc_uart_rx_fifo_consume[3]
.sym 87213 $auto$alumacc.cc:474:replace_alu$4069.C[3]
.sym 87238 $abc$40744$n2398
.sym 87239 clk12_$glb_clk
.sym 87240 sys_rst_$glb_sr
.sym 87241 basesoc_uart_eventmanager_pending_w[1]
.sym 87243 $abc$40744$n2422
.sym 87252 basesoc_vexriscv_ibus_adr[1]
.sym 87257 $abc$40744$n2398
.sym 87268 $abc$40744$n6489_1
.sym 87275 $abc$40744$n5403_1
.sym 87282 $abc$40744$n3872_1
.sym 87284 VexRiscv._zz_171_[0]
.sym 87292 sys_rst
.sym 87295 VexRiscv._zz_130_[2]
.sym 87298 VexRiscv._zz_171_[1]
.sym 87302 $abc$40744$n2356
.sym 87306 VexRiscv.decode_to_execute_RS2[9]
.sym 87309 $abc$40744$n8240
.sym 87310 VexRiscv._zz_130_[1]
.sym 87327 $abc$40744$n3872_1
.sym 87329 $abc$40744$n2356
.sym 87330 sys_rst
.sym 87336 VexRiscv._zz_130_[2]
.sym 87345 VexRiscv._zz_130_[1]
.sym 87346 VexRiscv._zz_171_[0]
.sym 87347 VexRiscv.decode_to_execute_RS2[9]
.sym 87348 VexRiscv._zz_171_[1]
.sym 87352 VexRiscv._zz_130_[1]
.sym 87361 $abc$40744$n8240
.sym 87362 clk12_$glb_clk
.sym 87364 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 87366 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 87368 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 87369 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 87374 VexRiscv._zz_200_[30]
.sym 87377 $abc$40744$n4377
.sym 87378 basesoc_uart_rx_fifo_consume[1]
.sym 87392 $abc$40744$n2356
.sym 87393 VexRiscv._zz_130_[6]
.sym 87395 array_muxed1[9]
.sym 87396 $PACKER_VCC_NET
.sym 87398 basesoc_uart_phy_tx_bitcount[3]
.sym 87399 basesoc_dat_w[3]
.sym 87412 basesoc_uart_phy_tx_reg[0]
.sym 87413 $abc$40744$n2296
.sym 87418 $abc$40744$n3850_1
.sym 87424 $abc$40744$n6976
.sym 87432 $abc$40744$n2290
.sym 87444 $abc$40744$n6976
.sym 87446 $abc$40744$n2296
.sym 87463 basesoc_uart_phy_tx_reg[0]
.sym 87464 $abc$40744$n3850_1
.sym 87465 $abc$40744$n2296
.sym 87484 $abc$40744$n2290
.sym 87485 clk12_$glb_clk
.sym 87486 sys_rst_$glb_sr
.sym 87489 basesoc_vexriscv_dbus_adr[15]
.sym 87490 basesoc_vexriscv_dbus_adr[28]
.sym 87491 basesoc_vexriscv_dbus_adr[0]
.sym 87493 array_muxed1[8]
.sym 87494 basesoc_vexriscv_dbus_adr[1]
.sym 87496 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 87497 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 87498 user_btn2
.sym 87506 $abc$40744$n3850_1
.sym 87508 $abc$40744$n2633
.sym 87509 $abc$40744$n2296
.sym 87511 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 87512 basesoc_uart_phy_uart_clk_rxen
.sym 87513 array_muxed0[1]
.sym 87515 basesoc_uart_phy_rx
.sym 87516 basesoc_uart_phy_rx_busy
.sym 87517 $abc$40744$n2644
.sym 87518 basesoc_uart_eventmanager_pending_w[1]
.sym 87519 basesoc_timer0_value[8]
.sym 87520 $abc$40744$n2398
.sym 87521 $abc$40744$n8240
.sym 87522 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 87530 basesoc_uart_phy_rx_reg[2]
.sym 87531 basesoc_uart_phy_rx_reg[5]
.sym 87539 $abc$40744$n2329
.sym 87543 grant
.sym 87551 basesoc_vexriscv_dbus_adr[1]
.sym 87555 basesoc_vexriscv_ibus_adr[1]
.sym 87576 basesoc_uart_phy_rx_reg[5]
.sym 87591 basesoc_vexriscv_dbus_adr[1]
.sym 87592 grant
.sym 87594 basesoc_vexriscv_ibus_adr[1]
.sym 87604 basesoc_uart_phy_rx_reg[2]
.sym 87607 $abc$40744$n2329
.sym 87608 clk12_$glb_clk
.sym 87609 sys_rst_$glb_sr
.sym 87610 VexRiscv.externalInterruptArray_regNext[0]
.sym 87611 VexRiscv.CsrPlugin_mepc[30]
.sym 87615 $abc$40744$n5376_1
.sym 87617 VexRiscv.externalInterruptArray_regNext[1]
.sym 87620 VexRiscv.decode_to_execute_RS2[17]
.sym 87627 $abc$40744$n2329
.sym 87628 VexRiscv._zz_50_[11]
.sym 87631 grant
.sym 87632 $abc$40744$n4872
.sym 87634 basesoc_uart_rx_fifo_readable
.sym 87635 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 87636 $abc$40744$n3872_1
.sym 87638 basesoc_vexriscv_dbus_adr[0]
.sym 87639 VexRiscv.decode_to_execute_RS2[8]
.sym 87645 por_rst
.sym 87653 $abc$40744$n3859_1
.sym 87654 basesoc_uart_rx_fifo_do_read
.sym 87658 sys_rst
.sym 87661 $abc$40744$n3859_1
.sym 87662 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 87663 VexRiscv._zz_136_[2]
.sym 87670 $abc$40744$n3856_1
.sym 87672 basesoc_uart_phy_uart_clk_rxen
.sym 87675 basesoc_uart_phy_rx
.sym 87676 basesoc_uart_phy_rx_busy
.sym 87678 $abc$40744$n3856_1
.sym 87686 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 87697 sys_rst
.sym 87699 basesoc_uart_rx_fifo_do_read
.sym 87702 basesoc_uart_phy_uart_clk_rxen
.sym 87703 $abc$40744$n3859_1
.sym 87704 basesoc_uart_phy_rx
.sym 87705 $abc$40744$n3856_1
.sym 87708 basesoc_uart_phy_rx_busy
.sym 87709 basesoc_uart_phy_rx
.sym 87710 $abc$40744$n3856_1
.sym 87711 basesoc_uart_phy_uart_clk_rxen
.sym 87714 $abc$40744$n3856_1
.sym 87716 $abc$40744$n3859_1
.sym 87723 VexRiscv._zz_136_[2]
.sym 87730 $abc$40744$n2586_$glb_ce
.sym 87731 clk12_$glb_clk
.sym 87733 $abc$40744$n3565_1
.sym 87734 reset_delay[3]
.sym 87735 reset_delay[1]
.sym 87737 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 87738 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 87740 array_muxed0[0]
.sym 87747 $abc$40744$n8241
.sym 87749 basesoc_dat_w[7]
.sym 87750 basesoc_uart_rx_fifo_do_read
.sym 87751 $abc$40744$n2398
.sym 87757 VexRiscv._zz_50_[11]
.sym 87758 VexRiscv._zz_50_[9]
.sym 87759 $abc$40744$n6152
.sym 87760 $abc$40744$n6489_1
.sym 87761 $abc$40744$n4872
.sym 87762 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 87763 $abc$40744$n5446
.sym 87764 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 87765 VexRiscv._zz_50_[10]
.sym 87766 $abc$40744$n4873_1
.sym 87767 basesoc_timer0_en_storage
.sym 87768 $abc$40744$n6712
.sym 87774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 87775 VexRiscv._zz_50_[11]
.sym 87777 $abc$40744$n6152
.sym 87778 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 87780 basesoc_timer0_load_storage[8]
.sym 87784 $abc$40744$n2398
.sym 87785 basesoc_uart_phy_uart_clk_rxen
.sym 87786 basesoc_uart_phy_rx_busy
.sym 87788 basesoc_uart_phy_rx_r
.sym 87791 VexRiscv._zz_50_[10]
.sym 87793 basesoc_timer0_en_storage
.sym 87796 $abc$40744$n3872_1
.sym 87801 basesoc_uart_phy_rx
.sym 87804 sys_rst
.sym 87805 por_rst
.sym 87821 por_rst
.sym 87822 sys_rst
.sym 87825 basesoc_uart_phy_rx_r
.sym 87826 basesoc_uart_phy_rx
.sym 87827 basesoc_uart_phy_rx_busy
.sym 87828 basesoc_uart_phy_uart_clk_rxen
.sym 87831 basesoc_timer0_load_storage[8]
.sym 87832 $abc$40744$n6152
.sym 87834 basesoc_timer0_en_storage
.sym 87837 VexRiscv._zz_50_[10]
.sym 87838 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 87839 VexRiscv._zz_50_[11]
.sym 87840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 87845 basesoc_uart_phy_rx
.sym 87850 $abc$40744$n3872_1
.sym 87851 $abc$40744$n2398
.sym 87854 clk12_$glb_clk
.sym 87855 sys_rst_$glb_sr
.sym 87856 VexRiscv._zz_163_[1]
.sym 87857 $abc$40744$n5445
.sym 87858 $abc$40744$n6675_1
.sym 87859 VexRiscv._zz_163_[3]
.sym 87860 VexRiscv._zz_163_[2]
.sym 87861 $abc$40744$n6674_1
.sym 87862 $abc$40744$n6673_1
.sym 87863 VexRiscv._zz_163_[4]
.sym 87866 $abc$40744$n6712
.sym 87867 VexRiscv._zz_163_[0]
.sym 87868 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 87870 $abc$40744$n218
.sym 87871 $PACKER_GND_NET
.sym 87874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 87876 $abc$40744$n210
.sym 87878 VexRiscv._zz_79_[15]
.sym 87880 basesoc_dat_w[3]
.sym 87881 $abc$40744$n2547
.sym 87883 VexRiscv._zz_216_[14]
.sym 87884 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 87885 VexRiscv._zz_217_[14]
.sym 87888 VexRiscv._zz_35_[11]
.sym 87889 VexRiscv._zz_130_[6]
.sym 87891 $abc$40744$n2394
.sym 87897 VexRiscv._zz_50_[7]
.sym 87898 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 87900 VexRiscv._zz_163_[4]
.sym 87901 VexRiscv._zz_162_
.sym 87902 $abc$40744$n4870_1
.sym 87903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 87904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 87905 VexRiscv._zz_50_[9]
.sym 87906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 87907 $abc$40744$n6710_1
.sym 87909 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 87910 $abc$40744$n6711_1
.sym 87911 $abc$40744$n4864_1
.sym 87913 VexRiscv._zz_163_[1]
.sym 87915 $abc$40744$n2394
.sym 87916 VexRiscv._zz_163_[3]
.sym 87917 VexRiscv._zz_163_[2]
.sym 87918 VexRiscv._zz_50_[8]
.sym 87919 VexRiscv._zz_161_
.sym 87920 VexRiscv._zz_163_[0]
.sym 87921 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 87922 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 87924 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 87926 basesoc_uart_rx_fifo_do_read
.sym 87928 VexRiscv._zz_163_[0]
.sym 87930 basesoc_uart_rx_fifo_do_read
.sym 87937 VexRiscv._zz_162_
.sym 87938 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 87939 VexRiscv._zz_163_[0]
.sym 87942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 87943 VexRiscv._zz_50_[8]
.sym 87944 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 87945 VexRiscv._zz_50_[9]
.sym 87948 $abc$40744$n4864_1
.sym 87950 $abc$40744$n6710_1
.sym 87951 $abc$40744$n6711_1
.sym 87954 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 87955 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 87956 VexRiscv._zz_163_[1]
.sym 87957 VexRiscv._zz_163_[3]
.sym 87960 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 87961 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 87962 VexRiscv._zz_163_[4]
.sym 87963 VexRiscv._zz_163_[2]
.sym 87966 VexRiscv._zz_161_
.sym 87967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 87968 VexRiscv._zz_50_[7]
.sym 87972 VexRiscv._zz_163_[0]
.sym 87973 VexRiscv._zz_162_
.sym 87974 $abc$40744$n4870_1
.sym 87975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 87976 $abc$40744$n2394
.sym 87977 clk12_$glb_clk
.sym 87978 sys_rst_$glb_sr
.sym 87979 $abc$40744$n4393
.sym 87980 $abc$40744$n4450_1
.sym 87981 $abc$40744$n4929_1
.sym 87982 $abc$40744$n4395_1
.sym 87983 $abc$40744$n4449_1
.sym 87984 $abc$40744$n4928
.sym 87985 basesoc_uart_rx_fifo_consume[0]
.sym 87986 $abc$40744$n4394_1
.sym 87989 basesoc_ctrl_reset_reset_r
.sym 87990 spiflash_miso1
.sym 87993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 87994 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 87995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 87996 VexRiscv._zz_163_[4]
.sym 88000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 88002 $abc$40744$n6675_1
.sym 88003 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 88004 VexRiscv._zz_49_[1]
.sym 88005 VexRiscv._zz_161_
.sym 88006 $abc$40744$n6712
.sym 88007 $abc$40744$n4873_1
.sym 88008 VexRiscv._zz_79_[6]
.sym 88009 VexRiscv.decode_to_execute_RS2[14]
.sym 88010 VexRiscv._zz_161_
.sym 88011 basesoc_uart_phy_uart_clk_rxen
.sym 88012 VexRiscv._zz_79_[5]
.sym 88013 $abc$40744$n2398
.sym 88014 VexRiscv._zz_79_[9]
.sym 88022 $abc$40744$n4917_1
.sym 88023 $abc$40744$n6712
.sym 88024 $abc$40744$n4871
.sym 88025 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 88027 $abc$40744$n4869
.sym 88029 VexRiscv._zz_50_[11]
.sym 88031 VexRiscv._zz_161_
.sym 88032 VexRiscv._zz_79_[11]
.sym 88033 $abc$40744$n4916
.sym 88034 VexRiscv._zz_79_[8]
.sym 88038 VexRiscv._zz_35_[14]
.sym 88039 $abc$40744$n4248_1
.sym 88041 $abc$40744$n4928
.sym 88043 VexRiscv._zz_35_[11]
.sym 88046 VexRiscv._zz_79_[15]
.sym 88047 VexRiscv._zz_50_[7]
.sym 88049 $abc$40744$n4872
.sym 88051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 88053 $abc$40744$n4872
.sym 88054 VexRiscv._zz_35_[11]
.sym 88055 $abc$40744$n4916
.sym 88061 VexRiscv._zz_79_[15]
.sym 88065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 88066 $abc$40744$n4248_1
.sym 88067 VexRiscv._zz_50_[11]
.sym 88072 VexRiscv._zz_161_
.sym 88073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 88074 VexRiscv._zz_50_[7]
.sym 88077 $abc$40744$n4871
.sym 88078 $abc$40744$n4869
.sym 88083 VexRiscv._zz_79_[11]
.sym 88085 $abc$40744$n6712
.sym 88086 $abc$40744$n4917_1
.sym 88089 VexRiscv._zz_35_[14]
.sym 88091 $abc$40744$n4872
.sym 88092 $abc$40744$n4928
.sym 88097 VexRiscv._zz_79_[8]
.sym 88099 VexRiscv._zz_161_
.sym 88100 clk12_$glb_clk
.sym 88102 $abc$40744$n4892
.sym 88103 $abc$40744$n4909
.sym 88104 VexRiscv._zz_164_[3]
.sym 88105 VexRiscv._zz_164_[5]
.sym 88106 VexRiscv._zz_164_[14]
.sym 88107 $abc$40744$n4893_1
.sym 88108 VexRiscv._zz_164_[11]
.sym 88109 VexRiscv._zz_164_[9]
.sym 88112 VexRiscv.decode_to_execute_RS2[17]
.sym 88113 $abc$40744$n235
.sym 88117 VexRiscv.CsrPlugin_hadException
.sym 88120 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 88124 $abc$40744$n4868
.sym 88126 VexRiscv.decode_to_execute_RS2[8]
.sym 88127 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 88128 $abc$40744$n6672
.sym 88129 $abc$40744$n4266_1
.sym 88130 $abc$40744$n4905_1
.sym 88131 $abc$40744$n4266_1
.sym 88132 por_rst
.sym 88133 VexRiscv._zz_50_[7]
.sym 88134 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 88135 VexRiscv._zz_50_[8]
.sym 88136 basesoc_uart_rx_fifo_level0[0]
.sym 88137 $abc$40744$n4329_1
.sym 88143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 88144 $abc$40744$n4329_1
.sym 88145 $abc$40744$n4397_1
.sym 88146 VexRiscv._zz_50_[8]
.sym 88147 $abc$40744$n4868
.sym 88149 VexRiscv._zz_216_[8]
.sym 88150 $abc$40744$n4261_1
.sym 88152 basesoc_dat_w[3]
.sym 88153 $abc$40744$n4247
.sym 88154 $abc$40744$n2282
.sym 88155 $abc$40744$n4868
.sym 88158 VexRiscv._zz_164_[8]
.sym 88159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 88161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 88162 VexRiscv._zz_50_[10]
.sym 88163 VexRiscv._zz_216_[3]
.sym 88164 VexRiscv._zz_216_[11]
.sym 88166 VexRiscv._zz_50_[9]
.sym 88168 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 88169 VexRiscv._zz_164_[3]
.sym 88170 basesoc_dat_w[4]
.sym 88173 VexRiscv._zz_164_[11]
.sym 88174 $abc$40744$n6671_1
.sym 88176 basesoc_dat_w[4]
.sym 88183 VexRiscv._zz_216_[3]
.sym 88184 VexRiscv._zz_164_[3]
.sym 88185 $abc$40744$n4868
.sym 88189 VexRiscv._zz_164_[11]
.sym 88190 $abc$40744$n4868
.sym 88191 VexRiscv._zz_216_[11]
.sym 88195 basesoc_dat_w[3]
.sym 88200 $abc$40744$n4397_1
.sym 88201 $abc$40744$n4329_1
.sym 88202 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 88203 $abc$40744$n4261_1
.sym 88206 $abc$40744$n4247
.sym 88207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 88208 VexRiscv._zz_50_[9]
.sym 88209 $abc$40744$n6671_1
.sym 88212 VexRiscv._zz_164_[8]
.sym 88213 $abc$40744$n4868
.sym 88214 VexRiscv._zz_216_[8]
.sym 88218 VexRiscv._zz_50_[8]
.sym 88219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 88220 VexRiscv._zz_50_[10]
.sym 88221 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 88222 $abc$40744$n2282
.sym 88223 clk12_$glb_clk
.sym 88224 sys_rst_$glb_sr
.sym 88225 $abc$40744$n4908_1
.sym 88226 por_rst
.sym 88227 $abc$40744$n4896_1
.sym 88228 rst1
.sym 88229 $abc$40744$n4251_1
.sym 88230 $abc$40744$n4891
.sym 88231 $abc$40744$n4245_1
.sym 88232 $abc$40744$n4244
.sym 88239 VexRiscv._zz_130_[1]
.sym 88245 VexRiscv._zz_216_[8]
.sym 88246 VexRiscv.CsrPlugin_mepc[2]
.sym 88249 $abc$40744$n3749
.sym 88250 VexRiscv._zz_130_[3]
.sym 88251 $abc$40744$n4267_1
.sym 88252 VexRiscv._zz_79_[14]
.sym 88253 $abc$40744$n4872
.sym 88254 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 88255 $abc$40744$n4230_1
.sym 88256 $abc$40744$n6712
.sym 88257 VexRiscv._zz_50_[11]
.sym 88258 VexRiscv._zz_217_[3]
.sym 88259 $abc$40744$n5446
.sym 88260 VexRiscv._zz_217_[5]
.sym 88266 $abc$40744$n4868
.sym 88267 $abc$40744$n4885_1
.sym 88268 $abc$40744$n2408
.sym 88269 VexRiscv._zz_217_[3]
.sym 88270 $abc$40744$n6675_1
.sym 88271 $abc$40744$n6672
.sym 88272 VexRiscv._zz_164_[8]
.sym 88273 basesoc_uart_rx_fifo_wrport_we
.sym 88274 $abc$40744$n4327_1
.sym 88275 VexRiscv._zz_79_[3]
.sym 88276 VexRiscv._zz_164_[3]
.sym 88278 $abc$40744$n6417
.sym 88282 basesoc_uart_rx_fifo_do_read
.sym 88285 VexRiscv._zz_217_[8]
.sym 88286 VexRiscv._zz_79_[8]
.sym 88287 VexRiscv._zz_164_[6]
.sym 88289 VexRiscv._zz_216_[6]
.sym 88291 $abc$40744$n6712
.sym 88293 sys_rst
.sym 88296 basesoc_uart_rx_fifo_level0[0]
.sym 88297 basesoc_uart_rx_fifo_level0[1]
.sym 88299 $abc$40744$n6675_1
.sym 88300 VexRiscv._zz_217_[8]
.sym 88301 VexRiscv._zz_164_[8]
.sym 88306 VexRiscv._zz_79_[3]
.sym 88307 $abc$40744$n4885_1
.sym 88308 $abc$40744$n6712
.sym 88312 $abc$40744$n6417
.sym 88313 VexRiscv._zz_79_[3]
.sym 88314 $abc$40744$n6672
.sym 88317 $abc$40744$n6672
.sym 88318 VexRiscv._zz_79_[8]
.sym 88319 $abc$40744$n4327_1
.sym 88323 $abc$40744$n6675_1
.sym 88324 VexRiscv._zz_164_[3]
.sym 88326 VexRiscv._zz_217_[3]
.sym 88329 basesoc_uart_rx_fifo_level0[0]
.sym 88330 basesoc_uart_rx_fifo_do_read
.sym 88331 basesoc_uart_rx_fifo_wrport_we
.sym 88332 sys_rst
.sym 88335 $abc$40744$n4868
.sym 88336 VexRiscv._zz_216_[6]
.sym 88338 VexRiscv._zz_164_[6]
.sym 88342 basesoc_uart_rx_fifo_level0[1]
.sym 88345 $abc$40744$n2408
.sym 88346 clk12_$glb_clk
.sym 88347 sys_rst_$glb_sr
.sym 88348 VexRiscv._zz_201_[30]
.sym 88349 VexRiscv._zz_36_[30]
.sym 88350 $abc$40744$n4745
.sym 88351 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 88352 $abc$40744$n4347_1
.sym 88353 $abc$40744$n4744_1
.sym 88354 $abc$40744$n4280
.sym 88355 $abc$40744$n4348_1
.sym 88358 $abc$40744$n6712
.sym 88362 $abc$40744$n2408
.sym 88364 $abc$40744$n4884_1
.sym 88372 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 88373 $abc$40744$n6416
.sym 88374 VexRiscv._zz_152_[10]
.sym 88375 $abc$40744$n4326_1
.sym 88376 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 88377 $abc$40744$n5388_1
.sym 88378 $abc$40744$n4891
.sym 88379 $abc$40744$n5004
.sym 88380 VexRiscv._zz_35_[11]
.sym 88381 VexRiscv._zz_130_[6]
.sym 88382 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 88383 $abc$40744$n4735
.sym 88389 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 88390 $abc$40744$n4735
.sym 88391 $abc$40744$n6672
.sym 88393 $abc$40744$n4239_1
.sym 88394 VexRiscv._zz_290_[10]
.sym 88397 VexRiscv._zz_164_[6]
.sym 88398 $abc$40744$n6675_1
.sym 88399 $abc$40744$n4363_1
.sym 88400 VexRiscv._zz_152_[10]
.sym 88401 VexRiscv._zz_217_[6]
.sym 88402 $abc$40744$n4905_1
.sym 88405 $abc$40744$n4361
.sym 88406 VexRiscv._zz_36_[30]
.sym 88408 $abc$40744$n3727_1
.sym 88410 $abc$40744$n4282_1
.sym 88411 $abc$40744$n4267_1
.sym 88412 $abc$40744$n4991
.sym 88413 $abc$40744$n4873_1
.sym 88414 VexRiscv._zz_36_[30]
.sym 88415 VexRiscv._zz_79_[6]
.sym 88416 VexRiscv._zz_79_[8]
.sym 88417 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 88419 $abc$40744$n6712
.sym 88420 $abc$40744$n4359_1
.sym 88422 $abc$40744$n4239_1
.sym 88425 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 88428 VexRiscv._zz_79_[6]
.sym 88430 $abc$40744$n4282_1
.sym 88431 $abc$40744$n6672
.sym 88434 $abc$40744$n4361
.sym 88435 $abc$40744$n3727_1
.sym 88436 $abc$40744$n4359_1
.sym 88437 $abc$40744$n4363_1
.sym 88440 $abc$40744$n4991
.sym 88442 $abc$40744$n4873_1
.sym 88443 VexRiscv._zz_36_[30]
.sym 88446 VexRiscv._zz_152_[10]
.sym 88448 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 88449 VexRiscv._zz_290_[10]
.sym 88452 VexRiscv._zz_164_[6]
.sym 88453 $abc$40744$n6675_1
.sym 88454 VexRiscv._zz_217_[6]
.sym 88458 VexRiscv._zz_79_[8]
.sym 88459 $abc$40744$n6712
.sym 88460 $abc$40744$n4905_1
.sym 88464 VexRiscv._zz_36_[30]
.sym 88465 $abc$40744$n4267_1
.sym 88466 $abc$40744$n4735
.sym 88468 $abc$40744$n2586_$glb_ce
.sym 88469 clk12_$glb_clk
.sym 88471 $abc$40744$n4747
.sym 88472 $abc$40744$n5166_1
.sym 88473 $abc$40744$n4907
.sym 88474 $abc$40744$n4746_1
.sym 88475 $abc$40744$n4749
.sym 88476 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 88477 $abc$40744$n4748_1
.sym 88478 $abc$40744$n4346
.sym 88481 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 88482 VexRiscv._zz_35_[11]
.sym 88483 VexRiscv.CsrPlugin_mtval[30]
.sym 88486 VexRiscv._zz_171_[0]
.sym 88495 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 88496 $abc$40744$n235
.sym 88497 VexRiscv.decode_to_execute_RS2[14]
.sym 88498 $abc$40744$n4991
.sym 88499 $abc$40744$n4873_1
.sym 88500 $abc$40744$n4324_1
.sym 88501 $abc$40744$n2565
.sym 88502 VexRiscv._zz_79_[8]
.sym 88503 $abc$40744$n4280
.sym 88504 VexRiscv._zz_49_[1]
.sym 88505 VexRiscv._zz_79_[9]
.sym 88506 VexRiscv._zz_35_[5]
.sym 88512 VexRiscv._zz_193_
.sym 88516 $abc$40744$n4324_1
.sym 88517 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 88519 $abc$40744$n5389
.sym 88520 VexRiscv._zz_193_
.sym 88521 VexRiscv._zz_191_
.sym 88522 $abc$40744$n4364
.sym 88525 $abc$40744$n4872
.sym 88526 $abc$40744$n4904
.sym 88528 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 88529 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 88530 $abc$40744$n2633
.sym 88531 VexRiscv._zz_35_[3]
.sym 88532 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88533 $abc$40744$n6416
.sym 88534 VexRiscv._zz_35_[8]
.sym 88535 $abc$40744$n4326_1
.sym 88536 $abc$40744$n235
.sym 88537 $abc$40744$n5388_1
.sym 88539 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 88541 $abc$40744$n4243
.sym 88542 VexRiscv._zz_152_[11]
.sym 88543 $abc$40744$n4266_1
.sym 88546 $abc$40744$n6416
.sym 88547 $abc$40744$n4266_1
.sym 88548 VexRiscv._zz_35_[3]
.sym 88551 VexRiscv._zz_193_
.sym 88552 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 88553 $abc$40744$n235
.sym 88554 VexRiscv._zz_191_
.sym 88557 $abc$40744$n4324_1
.sym 88559 $abc$40744$n4243
.sym 88560 $abc$40744$n4364
.sym 88565 $abc$40744$n5389
.sym 88566 $abc$40744$n5388_1
.sym 88569 VexRiscv._zz_35_[8]
.sym 88570 $abc$40744$n4326_1
.sym 88571 $abc$40744$n4266_1
.sym 88575 VexRiscv._zz_152_[11]
.sym 88576 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88577 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 88581 $abc$40744$n4872
.sym 88583 VexRiscv._zz_35_[8]
.sym 88584 $abc$40744$n4904
.sym 88587 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 88588 VexRiscv._zz_193_
.sym 88589 $abc$40744$n235
.sym 88590 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 88591 $abc$40744$n2633
.sym 88592 clk12_$glb_clk
.sym 88594 VexRiscv._zz_200_[6]
.sym 88595 $abc$40744$n4895
.sym 88596 $abc$40744$n4302_1
.sym 88597 $abc$40744$n5404
.sym 88598 VexRiscv._zz_130_[6]
.sym 88599 VexRiscv.decode_to_execute_RS2[9]
.sym 88600 VexRiscv._zz_200_[9]
.sym 88601 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 88608 $abc$40744$n4364
.sym 88612 VexRiscv._zz_49_[1]
.sym 88618 VexRiscv.decode_to_execute_RS2[8]
.sym 88619 VexRiscv._zz_50_[8]
.sym 88622 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 88623 VexRiscv._zz_152_[3]
.sym 88624 $abc$40744$n4243
.sym 88625 VexRiscv._zz_152_[8]
.sym 88626 $abc$40744$n4239_1
.sym 88627 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 88628 $abc$40744$n3727_1
.sym 88629 $abc$40744$n4266_1
.sym 88638 $abc$40744$n4243
.sym 88639 $abc$40744$n4325
.sym 88641 $abc$40744$n4903
.sym 88642 $abc$40744$n4884_1
.sym 88643 VexRiscv._zz_36_[8]
.sym 88646 $abc$40744$n4388_1
.sym 88649 $abc$40744$n4267_1
.sym 88650 $abc$40744$n4891
.sym 88651 $abc$40744$n4345_1
.sym 88652 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88653 $abc$40744$n4244
.sym 88655 VexRiscv._zz_152_[10]
.sym 88656 VexRiscv._zz_36_[3]
.sym 88657 VexRiscv._zz_35_[3]
.sym 88658 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 88659 $abc$40744$n4873_1
.sym 88661 VexRiscv._zz_36_[5]
.sym 88664 $abc$40744$n4872
.sym 88666 $abc$40744$n4883_1
.sym 88668 VexRiscv._zz_152_[10]
.sym 88669 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 88671 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88674 $abc$40744$n4243
.sym 88675 $abc$40744$n4388_1
.sym 88677 $abc$40744$n4345_1
.sym 88680 $abc$40744$n4883_1
.sym 88681 $abc$40744$n4873_1
.sym 88683 VexRiscv._zz_36_[3]
.sym 88686 VexRiscv._zz_36_[8]
.sym 88687 $abc$40744$n4903
.sym 88688 $abc$40744$n4873_1
.sym 88693 VexRiscv._zz_36_[8]
.sym 88694 $abc$40744$n4325
.sym 88695 $abc$40744$n4267_1
.sym 88698 $abc$40744$n4267_1
.sym 88700 VexRiscv._zz_36_[5]
.sym 88701 $abc$40744$n4244
.sym 88705 VexRiscv._zz_36_[5]
.sym 88706 $abc$40744$n4891
.sym 88707 $abc$40744$n4873_1
.sym 88711 $abc$40744$n4872
.sym 88712 $abc$40744$n4884_1
.sym 88713 VexRiscv._zz_35_[3]
.sym 88714 $abc$40744$n2586_$glb_ce
.sym 88715 clk12_$glb_clk
.sym 88717 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 88718 $abc$40744$n4800
.sym 88719 $abc$40744$n4324_1
.sym 88720 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 88721 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 88722 VexRiscv._zz_36_[3]
.sym 88723 $abc$40744$n4801_1
.sym 88724 $abc$40744$n4802
.sym 88727 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 88728 basesoc_vexriscv_ibus_adr[1]
.sym 88729 VexRiscv.decode_to_execute_RS2[30]
.sym 88733 VexRiscv._zz_35_[6]
.sym 88734 $abc$40744$n4388_1
.sym 88735 VexRiscv._zz_200_[3]
.sym 88740 $abc$40744$n4243
.sym 88741 $abc$40744$n3749
.sym 88742 $abc$40744$n4872
.sym 88743 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 88744 $abc$40744$n4267_1
.sym 88745 VexRiscv._zz_130_[6]
.sym 88746 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 88747 $abc$40744$n4230_1
.sym 88748 $abc$40744$n6712
.sym 88749 VexRiscv._zz_50_[11]
.sym 88750 $abc$40744$n4872
.sym 88751 VexRiscv._zz_152_[8]
.sym 88752 VexRiscv.execute_LightShifterPlugin_isActive
.sym 88758 $abc$40744$n4139
.sym 88759 $abc$40744$n4316
.sym 88761 VexRiscv._zz_200_[8]
.sym 88763 VexRiscv._zz_152_[10]
.sym 88764 VexRiscv._zz_200_[5]
.sym 88766 VexRiscv._zz_200_[6]
.sym 88767 $abc$40744$n3749
.sym 88770 $abc$40744$n4234
.sym 88772 VexRiscv._zz_200_[9]
.sym 88773 $abc$40744$n4139
.sym 88774 $abc$40744$n4082
.sym 88776 $abc$40744$n4236_1
.sym 88777 $abc$40744$n4318_1
.sym 88784 $abc$40744$n4360_1
.sym 88785 VexRiscv._zz_161_
.sym 88788 VexRiscv._zz_50_[7]
.sym 88789 $abc$40744$n4235
.sym 88791 $abc$40744$n3749
.sym 88792 $abc$40744$n4316
.sym 88794 $abc$40744$n4318_1
.sym 88798 $abc$40744$n4082
.sym 88799 VexRiscv._zz_200_[8]
.sym 88803 $abc$40744$n4235
.sym 88804 $abc$40744$n4234
.sym 88805 $abc$40744$n4139
.sym 88806 VexRiscv._zz_152_[10]
.sym 88811 VexRiscv._zz_200_[6]
.sym 88812 $abc$40744$n4082
.sym 88818 VexRiscv._zz_50_[7]
.sym 88821 $abc$40744$n4360_1
.sym 88822 $abc$40744$n4236_1
.sym 88823 VexRiscv._zz_152_[10]
.sym 88824 $abc$40744$n4139
.sym 88827 $abc$40744$n4082
.sym 88829 VexRiscv._zz_200_[5]
.sym 88833 VexRiscv._zz_200_[9]
.sym 88834 $abc$40744$n4082
.sym 88837 VexRiscv._zz_161_
.sym 88838 clk12_$glb_clk
.sym 88840 VexRiscv.CsrPlugin_mtval[1]
.sym 88841 $abc$40744$n4320_1
.sym 88842 $abc$40744$n4319
.sym 88843 $abc$40744$n4318_1
.sym 88844 VexRiscv.CsrPlugin_mtval[9]
.sym 88845 $abc$40744$n4278_1
.sym 88846 $abc$40744$n4279
.sym 88847 $abc$40744$n4323_1
.sym 88850 $abc$40744$n4797_1
.sym 88852 $abc$40744$n4139
.sym 88855 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 88856 VexRiscv._zz_152_[2]
.sym 88857 $abc$40744$n4802
.sym 88858 VexRiscv._zz_47_[0]
.sym 88860 VexRiscv._zz_152_[6]
.sym 88861 $abc$40744$n4139
.sym 88864 VexRiscv._zz_35_[11]
.sym 88866 $abc$40744$n4179_1
.sym 88867 $abc$40744$n4735
.sym 88869 VexRiscv._zz_200_[17]
.sym 88870 VexRiscv._zz_36_[3]
.sym 88871 VexRiscv._zz_290_[30]
.sym 88872 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 88873 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 88874 VexRiscv._zz_50_[7]
.sym 88875 $abc$40744$n4714_1
.sym 88881 VexRiscv._zz_36_[8]
.sym 88882 $abc$40744$n4800
.sym 88883 $abc$40744$n4240
.sym 88884 $abc$40744$n3727_1
.sym 88886 $abc$40744$n4120_1
.sym 88887 VexRiscv._zz_152_[5]
.sym 88888 $abc$40744$n4237
.sym 88889 $abc$40744$n4234
.sym 88891 $abc$40744$n4226
.sym 88892 $abc$40744$n233
.sym 88894 $abc$40744$n4120_1
.sym 88898 $abc$40744$n4239_1
.sym 88899 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 88900 $abc$40744$n4231
.sym 88901 $abc$40744$n3749
.sym 88902 VexRiscv._zz_36_[5]
.sym 88905 $abc$40744$n4233_1
.sym 88906 $abc$40744$n4232
.sym 88907 $abc$40744$n4236_1
.sym 88911 $abc$40744$n4797_1
.sym 88912 $abc$40744$n4235
.sym 88914 VexRiscv._zz_152_[5]
.sym 88915 $abc$40744$n4234
.sym 88916 $abc$40744$n4235
.sym 88917 $abc$40744$n4120_1
.sym 88920 $abc$40744$n4233_1
.sym 88921 VexRiscv._zz_152_[5]
.sym 88922 $abc$40744$n4236_1
.sym 88923 $abc$40744$n4120_1
.sym 88928 VexRiscv._zz_36_[8]
.sym 88932 $abc$40744$n3727_1
.sym 88933 $abc$40744$n4240
.sym 88934 $abc$40744$n4237
.sym 88935 $abc$40744$n4232
.sym 88938 $abc$40744$n3749
.sym 88939 $abc$40744$n4800
.sym 88941 $abc$40744$n4797_1
.sym 88944 $abc$40744$n4231
.sym 88946 $abc$40744$n4226
.sym 88947 $abc$40744$n3749
.sym 88953 VexRiscv._zz_36_[5]
.sym 88958 $abc$40744$n4239_1
.sym 88959 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 88960 $abc$40744$n233
.sym 88961 clk12_$glb_clk
.sym 88963 $abc$40744$n4321_1
.sym 88964 $abc$40744$n4794_1
.sym 88965 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 88966 $abc$40744$n4751
.sym 88967 $abc$40744$n6696_1
.sym 88968 VexRiscv._zz_313_
.sym 88969 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 88970 $abc$40744$n4765
.sym 88973 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 88974 user_btn2
.sym 88975 $abc$40744$n3727_1
.sym 88979 $abc$40744$n4240
.sym 88980 $abc$40744$n3727_1
.sym 88984 $abc$40744$n4083
.sym 88985 VexRiscv._zz_36_[2]
.sym 88987 $abc$40744$n4873_1
.sym 88988 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 88989 VexRiscv.decode_to_execute_RS2[14]
.sym 88990 $abc$40744$n4991
.sym 88991 $abc$40744$n4261_1
.sym 88992 $abc$40744$n2565
.sym 88993 VexRiscv._zz_35_[5]
.sym 88994 VexRiscv._zz_161_
.sym 88995 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 88996 $abc$40744$n235
.sym 88997 $abc$40744$n8240
.sym 88998 $abc$40744$n4235
.sym 89006 VexRiscv._zz_152_[17]
.sym 89007 VexRiscv._zz_36_[31]
.sym 89008 VexRiscv._zz_36_[2]
.sym 89013 $abc$40744$n3749
.sym 89018 VexRiscv._zz_152_[31]
.sym 89019 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 89020 $abc$40744$n4872
.sym 89021 VexRiscv._zz_36_[15]
.sym 89022 $abc$40744$n233
.sym 89023 $abc$40744$n6691
.sym 89025 VexRiscv._zz_35_[31]
.sym 89027 $abc$40744$n4765
.sym 89029 $abc$40744$n4755
.sym 89030 VexRiscv.execute_LightShifterPlugin_isActive
.sym 89031 $abc$40744$n4996
.sym 89032 VexRiscv._zz_290_[17]
.sym 89033 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 89035 $abc$40744$n4266_1
.sym 89037 VexRiscv._zz_36_[2]
.sym 89044 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 89045 VexRiscv._zz_290_[17]
.sym 89046 VexRiscv._zz_152_[17]
.sym 89049 $abc$40744$n4872
.sym 89050 VexRiscv._zz_35_[31]
.sym 89051 $abc$40744$n4996
.sym 89055 $abc$40744$n6691
.sym 89056 $abc$40744$n3749
.sym 89058 $abc$40744$n4755
.sym 89062 VexRiscv._zz_36_[15]
.sym 89067 VexRiscv._zz_35_[31]
.sym 89069 $abc$40744$n4765
.sym 89070 $abc$40744$n4266_1
.sym 89074 VexRiscv.execute_LightShifterPlugin_isActive
.sym 89075 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 89076 VexRiscv._zz_152_[31]
.sym 89081 VexRiscv._zz_36_[31]
.sym 89083 $abc$40744$n233
.sym 89084 clk12_$glb_clk
.sym 89086 $abc$40744$n4736_1
.sym 89087 $abc$40744$n4735
.sym 89088 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 89089 $abc$40744$n4996
.sym 89090 $abc$40744$n4739
.sym 89091 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 89092 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 89093 $abc$40744$n4768_1
.sym 89096 VexRiscv.decode_to_execute_RS2[17]
.sym 89099 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 89100 VexRiscv._zz_152_[5]
.sym 89104 $abc$40744$n6672
.sym 89107 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 89110 $abc$40744$n5171_1
.sym 89111 VexRiscv._zz_216_[31]
.sym 89112 VexRiscv._zz_35_[17]
.sym 89113 VexRiscv._zz_152_[8]
.sym 89114 VexRiscv.memory_arbitration_isValid
.sym 89115 VexRiscv._zz_41_[1]
.sym 89116 $abc$40744$n4243
.sym 89117 VexRiscv.CsrPlugin_mtval[1]
.sym 89118 VexRiscv._zz_50_[8]
.sym 89120 $abc$40744$n4479_1
.sym 89121 $abc$40744$n4266_1
.sym 89127 $abc$40744$n4462_1
.sym 89130 VexRiscv._zz_255_[1]
.sym 89132 $abc$40744$n4993
.sym 89133 VexRiscv._zz_164_[30]
.sym 89136 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 89137 $abc$40744$n4236_1
.sym 89138 VexRiscv._zz_79_[30]
.sym 89139 $abc$40744$n4992
.sym 89141 VexRiscv._zz_152_[15]
.sym 89142 VexRiscv._zz_35_[30]
.sym 89144 $abc$40744$n4234
.sym 89145 $abc$40744$n4125
.sym 89146 $abc$40744$n4479_1
.sym 89147 VexRiscv._zz_216_[30]
.sym 89148 $abc$40744$n4868
.sym 89149 $abc$40744$n4872
.sym 89151 $abc$40744$n4261_1
.sym 89152 $abc$40744$n4738_1
.sym 89153 $abc$40744$n6712
.sym 89154 VexRiscv._zz_161_
.sym 89155 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 89156 $abc$40744$n4235
.sym 89160 $abc$40744$n4125
.sym 89161 $abc$40744$n4234
.sym 89162 $abc$40744$n4235
.sym 89163 VexRiscv._zz_152_[15]
.sym 89166 VexRiscv._zz_255_[1]
.sym 89168 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 89172 VexRiscv._zz_79_[30]
.sym 89175 $abc$40744$n6712
.sym 89178 $abc$40744$n4479_1
.sym 89179 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 89180 $abc$40744$n4261_1
.sym 89181 $abc$40744$n4738_1
.sym 89184 $abc$40744$n4125
.sym 89185 VexRiscv._zz_152_[15]
.sym 89186 $abc$40744$n4462_1
.sym 89187 $abc$40744$n4236_1
.sym 89190 $abc$40744$n6712
.sym 89191 VexRiscv._zz_164_[30]
.sym 89192 $abc$40744$n4868
.sym 89193 VexRiscv._zz_216_[30]
.sym 89196 VexRiscv._zz_79_[30]
.sym 89202 $abc$40744$n4992
.sym 89203 $abc$40744$n4872
.sym 89204 $abc$40744$n4993
.sym 89205 VexRiscv._zz_35_[30]
.sym 89206 VexRiscv._zz_161_
.sym 89207 clk12_$glb_clk
.sym 89209 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 89210 $abc$40744$n4997
.sym 89211 $abc$40744$n4338_1
.sym 89212 $abc$40744$n4337
.sym 89213 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 89214 $abc$40744$n4235
.sym 89215 $abc$40744$n5171_1
.sym 89216 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 89220 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 89232 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 89233 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 89234 $abc$40744$n4872
.sym 89235 $abc$40744$n4872
.sym 89236 $abc$40744$n4267_1
.sym 89237 $abc$40744$n4230_1
.sym 89238 $abc$40744$n3749
.sym 89239 $abc$40744$n4230_1
.sym 89240 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 89241 $abc$40744$n6712
.sym 89242 VexRiscv._zz_130_[6]
.sym 89243 VexRiscv._zz_79_[31]
.sym 89244 $abc$40744$n4755
.sym 89250 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 89251 $abc$40744$n4497_1
.sym 89252 $abc$40744$n3638
.sym 89255 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 89258 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 89261 VexRiscv.execute_to_memory_IS_DIV
.sym 89262 $abc$40744$n6675_1
.sym 89263 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 89264 $abc$40744$n4499_1
.sym 89265 $abc$40744$n4334
.sym 89266 $abc$40744$n4333_1
.sym 89267 $abc$40744$n6672
.sym 89269 VexRiscv._zz_164_[17]
.sym 89270 $abc$40744$n4500_1
.sym 89272 VexRiscv._zz_35_[17]
.sym 89273 VexRiscv._zz_255_[1]
.sym 89274 VexRiscv.memory_arbitration_isValid
.sym 89275 $abc$40744$n4261_1
.sym 89276 VexRiscv._zz_79_[17]
.sym 89277 VexRiscv._zz_161_
.sym 89279 VexRiscv._zz_217_[17]
.sym 89280 $abc$40744$n4479_1
.sym 89281 $abc$40744$n4266_1
.sym 89283 $abc$40744$n4334
.sym 89285 $abc$40744$n3638
.sym 89286 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 89289 VexRiscv._zz_79_[17]
.sym 89290 $abc$40744$n4500_1
.sym 89291 $abc$40744$n6672
.sym 89292 $abc$40744$n4266_1
.sym 89295 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 89296 $abc$40744$n4479_1
.sym 89297 $abc$40744$n4261_1
.sym 89298 $abc$40744$n4499_1
.sym 89303 VexRiscv._zz_79_[17]
.sym 89308 $abc$40744$n6675_1
.sym 89309 VexRiscv._zz_217_[17]
.sym 89310 VexRiscv._zz_164_[17]
.sym 89314 $abc$40744$n4266_1
.sym 89315 $abc$40744$n4497_1
.sym 89316 VexRiscv._zz_35_[17]
.sym 89319 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 89320 VexRiscv._zz_255_[1]
.sym 89325 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 89326 $abc$40744$n4333_1
.sym 89327 VexRiscv.memory_arbitration_isValid
.sym 89328 VexRiscv.execute_to_memory_IS_DIV
.sym 89329 VexRiscv._zz_161_
.sym 89330 clk12_$glb_clk
.sym 89332 $abc$40744$n6701
.sym 89333 VexRiscv.CsrPlugin_mepc[1]
.sym 89334 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 89335 $abc$40744$n6699
.sym 89336 $abc$40744$n5318_1
.sym 89337 $abc$40744$n6693_1
.sym 89338 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 89339 VexRiscv.CsrPlugin_mip_MEIP
.sym 89341 $abc$40744$n6712
.sym 89342 $abc$40744$n6712
.sym 89344 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 89346 $abc$40744$n3638
.sym 89348 $abc$40744$n4236_1
.sym 89350 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 89352 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 89353 $abc$40744$n4334
.sym 89356 VexRiscv._zz_200_[17]
.sym 89357 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 89359 VexRiscv._zz_255_[1]
.sym 89360 VexRiscv._zz_35_[11]
.sym 89361 $abc$40744$n5004
.sym 89362 $abc$40744$n4235
.sym 89363 VexRiscv.CsrPlugin_mepc[0]
.sym 89365 VexRiscv._zz_193_
.sym 89366 $abc$40744$n4797_1
.sym 89373 $abc$40744$n4940
.sym 89374 VexRiscv._zz_35_[17]
.sym 89376 $abc$40744$n4378
.sym 89378 $abc$40744$n4868
.sym 89380 $abc$40744$n4941_1
.sym 89381 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 89382 VexRiscv._zz_36_[17]
.sym 89383 VexRiscv._zz_79_[17]
.sym 89384 VexRiscv._zz_164_[17]
.sym 89386 $abc$40744$n4496_1
.sym 89393 VexRiscv._zz_216_[17]
.sym 89394 $abc$40744$n4872
.sym 89395 $abc$40744$n6712
.sym 89396 $abc$40744$n4267_1
.sym 89397 $abc$40744$n4382_1
.sym 89400 VexRiscv.CsrPlugin_mtval[1]
.sym 89401 $abc$40744$n4873_1
.sym 89402 VexRiscv._zz_288_[10]
.sym 89403 $abc$40744$n4939
.sym 89404 $abc$40744$n4758_1
.sym 89407 $abc$40744$n4941_1
.sym 89408 $abc$40744$n6712
.sym 89409 VexRiscv._zz_79_[17]
.sym 89413 VexRiscv._zz_36_[17]
.sym 89414 $abc$40744$n4267_1
.sym 89415 $abc$40744$n4496_1
.sym 89418 $abc$40744$n4758_1
.sym 89419 $abc$40744$n4382_1
.sym 89420 VexRiscv.CsrPlugin_mtval[1]
.sym 89421 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 89425 VexRiscv._zz_288_[10]
.sym 89426 $abc$40744$n4378
.sym 89430 VexRiscv._zz_36_[17]
.sym 89431 $abc$40744$n4939
.sym 89433 $abc$40744$n4873_1
.sym 89436 $abc$40744$n4378
.sym 89437 VexRiscv._zz_288_[10]
.sym 89442 $abc$40744$n4940
.sym 89443 VexRiscv._zz_35_[17]
.sym 89445 $abc$40744$n4872
.sym 89448 $abc$40744$n4868
.sym 89449 VexRiscv._zz_164_[17]
.sym 89451 VexRiscv._zz_216_[17]
.sym 89452 $abc$40744$n2586_$glb_ce
.sym 89453 clk12_$glb_clk
.sym 89455 VexRiscv._zz_201_[31]
.sym 89456 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 89457 VexRiscv._zz_201_[0]
.sym 89458 $abc$40744$n6695
.sym 89459 $abc$40744$n4756_1
.sym 89460 $abc$40744$n4755
.sym 89461 VexRiscv._zz_201_[9]
.sym 89462 VexRiscv._zz_201_[1]
.sym 89465 basesoc_ctrl_reset_reset_r
.sym 89466 spiflash_miso1
.sym 89468 VexRiscv._zz_35_[17]
.sym 89470 VexRiscv._zz_171_[0]
.sym 89472 VexRiscv.CsrPlugin_mip_MEIP
.sym 89474 VexRiscv._zz_171_[0]
.sym 89475 $abc$40744$n4377_1
.sym 89477 $PACKER_VCC_NET
.sym 89480 $abc$40744$n2644
.sym 89481 VexRiscv.decode_to_execute_RS2[28]
.sym 89482 $abc$40744$n8240
.sym 89484 $abc$40744$n2565
.sym 89486 VexRiscv.decode_to_execute_RS2[14]
.sym 89487 $abc$40744$n4873_1
.sym 89488 $abc$40744$n235
.sym 89489 VexRiscv._zz_200_[28]
.sym 89490 $abc$40744$n2565
.sym 89497 $abc$40744$n4511
.sym 89499 $abc$40744$n4377_1
.sym 89500 VexRiscv.CsrPlugin_mepc[2]
.sym 89502 $abc$40744$n4507
.sym 89503 VexRiscv._zz_201_[2]
.sym 89504 $abc$40744$n4382_1
.sym 89505 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 89506 $abc$40744$n4384
.sym 89507 VexRiscv.CsrPlugin_hadException
.sym 89508 $abc$40744$n3749
.sym 89510 $abc$40744$n4508
.sym 89511 $abc$40744$n4239_1
.sym 89514 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 89517 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 89518 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 89521 $abc$40744$n4505
.sym 89523 VexRiscv.CsrPlugin_mtval[2]
.sym 89524 $abc$40744$n3727_1
.sym 89526 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 89527 $abc$40744$n4799_1
.sym 89529 $abc$40744$n4799_1
.sym 89530 VexRiscv._zz_201_[2]
.sym 89532 $abc$40744$n4377_1
.sym 89535 $abc$40744$n3749
.sym 89536 $abc$40744$n4505
.sym 89537 $abc$40744$n4511
.sym 89538 $abc$40744$n4507
.sym 89542 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 89550 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 89555 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 89561 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 89565 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 89566 $abc$40744$n4508
.sym 89567 $abc$40744$n4239_1
.sym 89568 $abc$40744$n3727_1
.sym 89571 $abc$40744$n4384
.sym 89572 VexRiscv.CsrPlugin_mepc[2]
.sym 89573 $abc$40744$n4382_1
.sym 89574 VexRiscv.CsrPlugin_mtval[2]
.sym 89575 VexRiscv.CsrPlugin_hadException
.sym 89576 clk12_$glb_clk
.sym 89578 $abc$40744$n5381
.sym 89580 VexRiscv.lastStagePc[31]
.sym 89582 VexRiscv.lastStagePc[0]
.sym 89583 VexRiscv.lastStagePc[29]
.sym 89585 VexRiscv.lastStagePc[1]
.sym 89591 $abc$40744$n4384
.sym 89592 VexRiscv._zz_171_[1]
.sym 89603 VexRiscv._zz_35_[17]
.sym 89606 VexRiscv.memory_arbitration_isValid
.sym 89619 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 89620 VexRiscv._zz_36_[17]
.sym 89621 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 89622 VexRiscv.execute_to_memory_IS_DIV
.sym 89623 $abc$40744$n4399
.sym 89624 VexRiscv.memory_arbitration_isValid
.sym 89627 $abc$40744$n4798
.sym 89630 VexRiscv._zz_152_[17]
.sym 89631 $abc$40744$n4505
.sym 89632 VexRiscv.CsrPlugin_mtval[0]
.sym 89634 $abc$40744$n3638
.sym 89635 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 89636 $abc$40744$n4400_1
.sym 89637 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 89638 VexRiscv._zz_171_[0]
.sym 89639 VexRiscv.CsrPlugin_mtval[31]
.sym 89642 $abc$40744$n4758_1
.sym 89643 $abc$40744$n4382_1
.sym 89644 VexRiscv.CsrPlugin_mepc[31]
.sym 89645 $abc$40744$n4384
.sym 89646 $abc$40744$n233
.sym 89650 VexRiscv._zz_171_[1]
.sym 89652 VexRiscv._zz_171_[1]
.sym 89653 $abc$40744$n4505
.sym 89654 VexRiscv._zz_152_[17]
.sym 89655 VexRiscv._zz_171_[0]
.sym 89658 $abc$40744$n4382_1
.sym 89659 VexRiscv.CsrPlugin_mtval[0]
.sym 89660 $abc$40744$n4758_1
.sym 89661 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 89664 $abc$40744$n4399
.sym 89665 VexRiscv.execute_to_memory_IS_DIV
.sym 89666 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 89667 VexRiscv.memory_arbitration_isValid
.sym 89670 VexRiscv._zz_36_[17]
.sym 89676 $abc$40744$n3638
.sym 89677 $abc$40744$n4400_1
.sym 89678 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 89682 $abc$40744$n4758_1
.sym 89684 $abc$40744$n4798
.sym 89685 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 89688 VexRiscv.CsrPlugin_mepc[31]
.sym 89689 $abc$40744$n4382_1
.sym 89690 VexRiscv.CsrPlugin_mtval[31]
.sym 89691 $abc$40744$n4384
.sym 89698 $abc$40744$n233
.sym 89699 clk12_$glb_clk
.sym 89703 array_muxed1[14]
.sym 89705 basesoc_vexriscv_dbus_adr[6]
.sym 89728 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 89729 $abc$40744$n6712
.sym 89730 VexRiscv.CsrPlugin_mepc[31]
.sym 89733 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 89734 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 89735 VexRiscv._zz_130_[6]
.sym 89736 $abc$40744$n4267_1
.sym 89744 $abc$40744$n4503
.sym 89748 VexRiscv.execute_to_memory_IS_DIV
.sym 89750 $abc$40744$n3638
.sym 89751 VexRiscv._zz_35_[28]
.sym 89753 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 89754 VexRiscv._zz_35_[20]
.sym 89760 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 89766 VexRiscv.memory_arbitration_isValid
.sym 89770 $abc$40744$n4502
.sym 89789 VexRiscv._zz_35_[28]
.sym 89793 VexRiscv._zz_35_[20]
.sym 89799 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 89801 $abc$40744$n4503
.sym 89802 $abc$40744$n3638
.sym 89811 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 89812 VexRiscv.memory_arbitration_isValid
.sym 89813 VexRiscv.execute_to_memory_IS_DIV
.sym 89814 $abc$40744$n4502
.sym 89822 clk12_$glb_clk
.sym 89823 VexRiscv.reset_$glb_sr
.sym 89824 $abc$40744$n2493
.sym 89826 $abc$40744$n5378
.sym 89828 $abc$40744$n5316_1
.sym 89829 waittimer2_count[1]
.sym 89836 $abc$40744$n3638
.sym 89840 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 89850 VexRiscv.CsrPlugin_mepc[0]
.sym 89852 eventmanager_status_w[2]
.sym 89858 waittimer2_count[8]
.sym 89867 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 89875 $PACKER_VCC_NET
.sym 89876 $abc$40744$n2224
.sym 89886 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 89888 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 89897 $nextpnr_ICESTORM_LC_20$O
.sym 89899 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 89903 $auto$alumacc.cc:474:replace_alu$4102.C[2]
.sym 89906 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 89910 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 89913 $auto$alumacc.cc:474:replace_alu$4102.C[2]
.sym 89928 $PACKER_VCC_NET
.sym 89930 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 89944 $abc$40744$n2224
.sym 89945 clk12_$glb_clk
.sym 89946 VexRiscv.reset_$glb_sr
.sym 89947 eventmanager_status_w[2]
.sym 89948 $abc$40744$n3960
.sym 89949 VexRiscv.CsrPlugin_mepc[31]
.sym 89951 waittimer2_count[7]
.sym 89952 $abc$40744$n3963
.sym 89953 $abc$40744$n3962
.sym 89954 VexRiscv.CsrPlugin_mepc[0]
.sym 89959 user_btn2
.sym 89963 $abc$40744$n2492
.sym 89965 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 89973 $abc$40744$n2644
.sym 89975 $abc$40744$n2492
.sym 89976 waittimer2_count[3]
.sym 89977 VexRiscv.decode_to_execute_RS2[28]
.sym 89978 $abc$40744$n2565
.sym 89981 VexRiscv._zz_200_[28]
.sym 89996 $abc$40744$n4698
.sym 89997 $abc$40744$n4983_1
.sym 89999 VexRiscv._zz_36_[28]
.sym 90004 eventmanager_status_w[2]
.sym 90006 $abc$40744$n4267_1
.sym 90011 user_btn2
.sym 90018 $abc$40744$n4873_1
.sym 90019 sys_rst
.sym 90028 $abc$40744$n4983_1
.sym 90029 $abc$40744$n4873_1
.sym 90030 VexRiscv._zz_36_[28]
.sym 90057 sys_rst
.sym 90059 eventmanager_status_w[2]
.sym 90060 user_btn2
.sym 90063 $abc$40744$n4698
.sym 90064 VexRiscv._zz_36_[28]
.sym 90066 $abc$40744$n4267_1
.sym 90067 $abc$40744$n2586_$glb_ce
.sym 90068 clk12_$glb_clk
.sym 90070 $abc$40744$n180
.sym 90071 $abc$40744$n176
.sym 90072 waittimer2_count[12]
.sym 90073 waittimer2_count[14]
.sym 90074 $abc$40744$n184
.sym 90075 waittimer2_count[15]
.sym 90076 $abc$40744$n182
.sym 90077 $abc$40744$n3964
.sym 90127 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 90131 user_btn2
.sym 90138 $abc$40744$n2565
.sym 90151 user_btn2
.sym 90182 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 90190 $abc$40744$n2565
.sym 90191 clk12_$glb_clk
.sym 90192 VexRiscv.reset_$glb_sr
.sym 90193 waittimer2_count[5]
.sym 90195 waittimer2_count[3]
.sym 90214 $abc$40744$n2492
.sym 90215 user_btn2
.sym 90326 $abc$40744$n2492
.sym 90391 spiflash_mosi
.sym 90411 spiflash_mosi
.sym 90416 $abc$40744$n6493_1
.sym 90417 $abc$40744$n6491_1
.sym 90418 $abc$40744$n6458
.sym 90419 $abc$40744$n6481_1
.sym 90420 $abc$40744$n6467_1
.sym 90421 $abc$40744$n6476_1
.sym 90422 $abc$40744$n6464_1
.sym 90423 $abc$40744$n6487_1
.sym 90428 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 90430 basesoc_dat_w[3]
.sym 90432 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 90434 VexRiscv.decode_to_execute_RS2[9]
.sym 90435 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 90439 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 90440 array_muxed1[14]
.sym 90448 spram_dataout00[6]
.sym 90449 spram_dataout10[12]
.sym 90451 spiflash_clk
.sym 90458 slave_sel_r[2]
.sym 90460 spram_dataout10[5]
.sym 90461 slave_sel_r[2]
.sym 90462 spram_dataout10[2]
.sym 90465 spram_dataout10[13]
.sym 90466 spram_dataout10[0]
.sym 90468 spram_dataout00[2]
.sym 90474 spram_dataout00[0]
.sym 90476 array_muxed1[13]
.sym 90478 $abc$40744$n5859
.sym 90481 spram_dataout00[10]
.sym 90482 spram_dataout10[8]
.sym 90484 spram_dataout00[5]
.sym 90486 spram_dataout10[10]
.sym 90487 spram_dataout00[8]
.sym 90489 spram_dataout00[13]
.sym 90491 array_muxed1[13]
.sym 90493 $abc$40744$n5859
.sym 90498 array_muxed1[13]
.sym 90500 $abc$40744$n5859
.sym 90503 $abc$40744$n5859
.sym 90504 spram_dataout10[10]
.sym 90505 slave_sel_r[2]
.sym 90506 spram_dataout00[10]
.sym 90509 slave_sel_r[2]
.sym 90510 spram_dataout00[8]
.sym 90511 spram_dataout10[8]
.sym 90512 $abc$40744$n5859
.sym 90515 $abc$40744$n5859
.sym 90516 slave_sel_r[2]
.sym 90517 spram_dataout10[5]
.sym 90518 spram_dataout00[5]
.sym 90521 slave_sel_r[2]
.sym 90522 spram_dataout10[2]
.sym 90523 spram_dataout00[2]
.sym 90524 $abc$40744$n5859
.sym 90527 $abc$40744$n5859
.sym 90528 spram_dataout10[0]
.sym 90529 spram_dataout00[0]
.sym 90530 slave_sel_r[2]
.sym 90533 slave_sel_r[2]
.sym 90534 spram_dataout00[13]
.sym 90535 spram_dataout10[13]
.sym 90536 $abc$40744$n5859
.sym 90544 spram_datain10[6]
.sym 90545 $abc$40744$n6473_1
.sym 90546 spram_datain00[1]
.sym 90547 spram_datain00[3]
.sym 90548 spram_datain10[1]
.sym 90549 spram_datain00[6]
.sym 90550 spram_datain10[3]
.sym 90551 $abc$40744$n6485_1
.sym 90555 $abc$40744$n5381
.sym 90556 spram_dataout10[4]
.sym 90558 spram_dataout10[1]
.sym 90560 spram_datain10[13]
.sym 90562 spram_datain10[5]
.sym 90566 spram_dataout10[0]
.sym 90572 spram_dataout10[14]
.sym 90573 array_muxed1[1]
.sym 90576 spram_dataout10[8]
.sym 90577 spram_datain00[13]
.sym 90581 spram_dataout10[10]
.sym 90582 $abc$40744$n6483_1
.sym 90585 slave_sel_r[2]
.sym 90586 array_muxed0[10]
.sym 90587 spram_dataout00[2]
.sym 90588 slave_sel_r[2]
.sym 90593 array_muxed0[6]
.sym 90594 spiflash_cs_n
.sym 90595 array_muxed0[11]
.sym 90597 array_muxed1[4]
.sym 90598 spram_dataout00[14]
.sym 90600 spram_dataout00[15]
.sym 90601 spram_dataout00[10]
.sym 90603 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90605 spram_dataout00[9]
.sym 90606 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90610 $abc$40744$n6473_1
.sym 90638 $abc$40744$n5859
.sym 90640 array_muxed1[9]
.sym 90641 array_muxed1[5]
.sym 90645 $abc$40744$n5859
.sym 90649 array_muxed1[14]
.sym 90651 array_muxed1[4]
.sym 90655 $abc$40744$n5859
.sym 90657 array_muxed1[4]
.sym 90660 $abc$40744$n5859
.sym 90663 array_muxed1[5]
.sym 90667 array_muxed1[14]
.sym 90669 $abc$40744$n5859
.sym 90672 $abc$40744$n5859
.sym 90674 array_muxed1[4]
.sym 90679 $abc$40744$n5859
.sym 90681 array_muxed1[9]
.sym 90684 array_muxed1[14]
.sym 90686 $abc$40744$n5859
.sym 90691 array_muxed1[9]
.sym 90693 $abc$40744$n5859
.sym 90696 $abc$40744$n5859
.sym 90697 array_muxed1[5]
.sym 90703 spram_maskwren00[0]
.sym 90704 spram_maskwren00[2]
.sym 90705 spram_datain10[7]
.sym 90706 spram_datain10[15]
.sym 90707 spram_maskwren10[0]
.sym 90708 spram_maskwren10[2]
.sym 90709 spram_datain00[15]
.sym 90710 spram_datain00[7]
.sym 90717 spram_datain00[14]
.sym 90718 array_muxed0[1]
.sym 90719 spram_dataout10[13]
.sym 90723 array_muxed0[1]
.sym 90725 spram_datain00[9]
.sym 90728 spram_datain10[14]
.sym 90729 basesoc_dat_w[3]
.sym 90730 spram_datain10[4]
.sym 90733 VexRiscv._zz_171_[1]
.sym 90734 array_muxed1[15]
.sym 90735 $abc$40744$n2418
.sym 90736 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 90738 array_muxed1[6]
.sym 90750 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 90755 $abc$40744$n6328_1
.sym 90758 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 90760 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 90761 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 90763 array_muxed1[3]
.sym 90764 $abc$40744$n6080_1
.sym 90766 $abc$40744$n6325_1
.sym 90768 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90771 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90772 $abc$40744$n6080_1
.sym 90783 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 90784 $abc$40744$n6328_1
.sym 90785 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 90786 $abc$40744$n6080_1
.sym 90795 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90796 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 90798 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 90801 $abc$40744$n6325_1
.sym 90802 $abc$40744$n6080_1
.sym 90803 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90804 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 90809 array_muxed1[3]
.sym 90813 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 90814 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 90815 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 90824 clk12_$glb_clk
.sym 90825 sys_rst_$glb_sr
.sym 90828 spram_datain00[8]
.sym 90831 spram_datain10[8]
.sym 90840 basesoc_dat_w[3]
.sym 90841 $PACKER_VCC_NET
.sym 90842 spram_dataout00[5]
.sym 90844 $PACKER_VCC_NET
.sym 90847 array_muxed0[8]
.sym 90848 spram_dataout00[0]
.sym 90852 basesoc_uart_rx_fifo_produce[1]
.sym 90853 array_muxed0[0]
.sym 90854 sys_rst
.sym 90855 array_muxed1[1]
.sym 90857 basesoc_dat_w[3]
.sym 90859 array_muxed1[8]
.sym 90860 basesoc_timer0_eventmanager_pending_w
.sym 90861 user_btn_n
.sym 90877 VexRiscv._zz_130_[6]
.sym 90893 VexRiscv._zz_171_[1]
.sym 90894 $abc$40744$n8240
.sym 90920 VexRiscv._zz_130_[6]
.sym 90937 VexRiscv._zz_171_[1]
.sym 90946 $abc$40744$n8240
.sym 90947 clk12_$glb_clk
.sym 90956 basesoc_uart_rx_fifo_produce[1]
.sym 90958 $PACKER_VCC_NET
.sym 90959 $PACKER_VCC_NET
.sym 90965 spram_dataout00[13]
.sym 90971 spram_dataout00[8]
.sym 90977 $abc$40744$n7855
.sym 90982 array_muxed1[4]
.sym 90992 $abc$40744$n2417
.sym 90997 basesoc_uart_rx_fifo_produce[0]
.sym 91000 basesoc_uart_rx_fifo_produce[2]
.sym 91009 basesoc_uart_rx_fifo_produce[3]
.sym 91012 $PACKER_VCC_NET
.sym 91013 basesoc_uart_rx_fifo_produce[1]
.sym 91014 sys_rst
.sym 91019 basesoc_uart_rx_fifo_wrport_we
.sym 91021 user_btn_n
.sym 91022 $nextpnr_ICESTORM_LC_14$O
.sym 91024 basesoc_uart_rx_fifo_produce[0]
.sym 91028 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 91031 basesoc_uart_rx_fifo_produce[1]
.sym 91034 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 91036 basesoc_uart_rx_fifo_produce[2]
.sym 91038 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 91043 basesoc_uart_rx_fifo_produce[3]
.sym 91044 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 91047 basesoc_uart_rx_fifo_wrport_we
.sym 91048 sys_rst
.sym 91050 basesoc_uart_rx_fifo_produce[0]
.sym 91054 basesoc_uart_rx_fifo_wrport_we
.sym 91055 sys_rst
.sym 91059 user_btn_n
.sym 91065 basesoc_uart_rx_fifo_produce[0]
.sym 91068 $PACKER_VCC_NET
.sym 91069 $abc$40744$n2417
.sym 91070 clk12_$glb_clk
.sym 91071 sys_rst_$glb_sr
.sym 91073 basesoc_uart_rx_fifo_consume[1]
.sym 91083 VexRiscv.externalInterruptArray_regNext[0]
.sym 91086 $abc$40744$n2417
.sym 91094 basesoc_dat_w[3]
.sym 91099 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 91103 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 91105 $abc$40744$n235
.sym 91107 $abc$40744$n6473_1
.sym 91115 $abc$40744$n2357
.sym 91134 basesoc_uart_rx_fifo_consume[0]
.sym 91136 sys_rst
.sym 91137 $abc$40744$n2356
.sym 91142 basesoc_uart_rx_fifo_do_read
.sym 91149 $abc$40744$n2356
.sym 91158 basesoc_uart_rx_fifo_do_read
.sym 91159 basesoc_uart_rx_fifo_consume[0]
.sym 91161 sys_rst
.sym 91192 $abc$40744$n2357
.sym 91193 clk12_$glb_clk
.sym 91194 sys_rst_$glb_sr
.sym 91197 basesoc_uart_tx_fifo_produce[2]
.sym 91198 basesoc_uart_tx_fifo_produce[3]
.sym 91205 VexRiscv.CsrPlugin_mepc[30]
.sym 91206 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 91207 basesoc_uart_eventmanager_pending_w[1]
.sym 91220 basesoc_uart_rx_fifo_consume[0]
.sym 91221 array_muxed1[15]
.sym 91223 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 91224 $abc$40744$n5315_1
.sym 91225 VexRiscv._zz_171_[1]
.sym 91227 VexRiscv._zz_50_[10]
.sym 91228 basesoc_uart_rx_fifo_do_read
.sym 91230 $abc$40744$n5404
.sym 91238 $abc$40744$n2633
.sym 91239 VexRiscv._zz_191_
.sym 91242 $abc$40744$n5403_1
.sym 91244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 91247 $abc$40744$n5412_1
.sym 91254 $abc$40744$n5404
.sym 91256 $abc$40744$n5381
.sym 91259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 91264 VexRiscv._zz_191_
.sym 91265 $abc$40744$n235
.sym 91266 $abc$40744$n5413
.sym 91267 $abc$40744$n5383
.sym 91269 $abc$40744$n235
.sym 91270 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 91271 $abc$40744$n5383
.sym 91272 VexRiscv._zz_191_
.sym 91281 $abc$40744$n5403_1
.sym 91283 $abc$40744$n5404
.sym 91293 $abc$40744$n5412_1
.sym 91296 $abc$40744$n5413
.sym 91299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 91300 $abc$40744$n5381
.sym 91301 VexRiscv._zz_191_
.sym 91302 $abc$40744$n235
.sym 91315 $abc$40744$n2633
.sym 91316 clk12_$glb_clk
.sym 91320 VexRiscv._zz_50_[10]
.sym 91321 $abc$40744$n2386
.sym 91324 VexRiscv._zz_50_[11]
.sym 91329 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 91333 VexRiscv._zz_191_
.sym 91341 basesoc_uart_tx_fifo_produce[2]
.sym 91344 basesoc_uart_tx_fifo_wrport_we
.sym 91345 basesoc_dat_w[3]
.sym 91346 array_muxed1[8]
.sym 91347 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 91348 basesoc_timer0_eventmanager_pending_w
.sym 91349 basesoc_uart_eventmanager_pending_w[0]
.sym 91352 array_muxed0[0]
.sym 91353 $abc$40744$n5383
.sym 91375 VexRiscv._zz_171_[0]
.sym 91376 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 91379 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 91380 VexRiscv._zz_130_[0]
.sym 91384 VexRiscv.decode_to_execute_RS2[8]
.sym 91385 VexRiscv._zz_171_[1]
.sym 91386 $abc$40744$n8240
.sym 91387 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 91390 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 91404 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 91410 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 91418 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 91428 VexRiscv.decode_to_execute_RS2[8]
.sym 91429 VexRiscv._zz_171_[1]
.sym 91430 VexRiscv._zz_171_[0]
.sym 91431 VexRiscv._zz_130_[0]
.sym 91436 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 91438 $abc$40744$n8240
.sym 91439 clk12_$glb_clk
.sym 91441 VexRiscv.lastStagePc[7]
.sym 91442 VexRiscv.lastStagePc[13]
.sym 91444 VexRiscv.lastStagePc[11]
.sym 91445 VexRiscv.lastStagePc[30]
.sym 91447 $abc$40744$n2387
.sym 91451 basesoc_dat_w[3]
.sym 91452 $abc$40744$n4872
.sym 91454 VexRiscv._zz_50_[11]
.sym 91456 $abc$40744$n5403_1
.sym 91464 VexRiscv._zz_50_[10]
.sym 91465 VexRiscv._zz_50_[10]
.sym 91466 VexRiscv._zz_130_[0]
.sym 91467 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 91469 $abc$40744$n7855
.sym 91470 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 91472 basesoc_vexriscv_ibus_adr[0]
.sym 91473 VexRiscv._zz_50_[11]
.sym 91474 VexRiscv.lastStagePc[7]
.sym 91476 VexRiscv.lastStagePc[13]
.sym 91484 $abc$40744$n2644
.sym 91485 basesoc_timer0_eventmanager_storage
.sym 91487 $abc$40744$n5376_1
.sym 91489 basesoc_uart_eventmanager_storage[0]
.sym 91493 basesoc_uart_eventmanager_pending_w[1]
.sym 91494 $abc$40744$n5315_1
.sym 91499 VexRiscv.CsrPlugin_mepc[30]
.sym 91501 basesoc_uart_eventmanager_storage[1]
.sym 91502 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 91508 basesoc_timer0_eventmanager_pending_w
.sym 91509 basesoc_uart_eventmanager_pending_w[0]
.sym 91510 VexRiscv.lastStagePc[30]
.sym 91515 basesoc_uart_eventmanager_pending_w[1]
.sym 91516 basesoc_uart_eventmanager_storage[1]
.sym 91517 basesoc_uart_eventmanager_pending_w[0]
.sym 91518 basesoc_uart_eventmanager_storage[0]
.sym 91521 $abc$40744$n5315_1
.sym 91523 $abc$40744$n5376_1
.sym 91524 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 91545 VexRiscv.CsrPlugin_mepc[30]
.sym 91546 $abc$40744$n2644
.sym 91547 VexRiscv.lastStagePc[30]
.sym 91557 basesoc_timer0_eventmanager_storage
.sym 91559 basesoc_timer0_eventmanager_pending_w
.sym 91562 clk12_$glb_clk
.sym 91564 $abc$40744$n7120
.sym 91565 $abc$40744$n218
.sym 91566 reset_delay[0]
.sym 91568 $abc$40744$n204
.sym 91571 $abc$40744$n210
.sym 91575 $abc$40744$n6675_1
.sym 91579 basesoc_timer0_eventmanager_storage
.sym 91588 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 91590 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 91591 $abc$40744$n2633
.sym 91594 $abc$40744$n235
.sym 91595 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 91596 VexRiscv.decode_to_execute_RS2[9]
.sym 91597 $abc$40744$n6675_1
.sym 91598 VexRiscv._zz_313_
.sym 91599 VexRiscv.externalInterruptArray_regNext[1]
.sym 91607 $abc$40744$n2633
.sym 91608 $abc$40744$n210
.sym 91613 basesoc_vexriscv_dbus_adr[0]
.sym 91614 $abc$40744$n5445
.sym 91619 $PACKER_GND_NET
.sym 91625 $abc$40744$n204
.sym 91628 $abc$40744$n5446
.sym 91632 basesoc_vexriscv_ibus_adr[0]
.sym 91634 $abc$40744$n208
.sym 91635 $abc$40744$n206
.sym 91636 grant
.sym 91638 $abc$40744$n208
.sym 91639 $abc$40744$n206
.sym 91640 $abc$40744$n204
.sym 91641 $abc$40744$n210
.sym 91644 $abc$40744$n210
.sym 91653 $abc$40744$n206
.sym 91664 $abc$40744$n5445
.sym 91665 $abc$40744$n5446
.sym 91670 $PACKER_GND_NET
.sym 91681 grant
.sym 91682 basesoc_vexriscv_dbus_adr[0]
.sym 91683 basesoc_vexriscv_ibus_adr[0]
.sym 91684 $abc$40744$n2633
.sym 91685 clk12_$glb_clk
.sym 91690 $abc$40744$n2548
.sym 91691 $abc$40744$n3859_1
.sym 91692 $abc$40744$n3856_1
.sym 91693 $abc$40744$n206
.sym 91697 VexRiscv.decode_to_execute_RS2[9]
.sym 91698 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 91699 $abc$40744$n7126
.sym 91708 $abc$40744$n2644
.sym 91711 $abc$40744$n5315_1
.sym 91712 basesoc_uart_rx_fifo_consume[0]
.sym 91713 array_muxed1[15]
.sym 91714 $abc$40744$n3856_1
.sym 91715 VexRiscv._zz_50_[10]
.sym 91716 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 91719 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 91720 basesoc_uart_phy_rx_bitcount[0]
.sym 91721 VexRiscv._zz_171_[1]
.sym 91722 $abc$40744$n5404
.sym 91728 VexRiscv._zz_163_[1]
.sym 91729 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 91733 $abc$40744$n6674_1
.sym 91734 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 91735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 91736 VexRiscv._zz_50_[8]
.sym 91737 VexRiscv._zz_50_[10]
.sym 91739 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 91740 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 91741 VexRiscv._zz_50_[9]
.sym 91742 $abc$40744$n6673_1
.sym 91743 VexRiscv._zz_163_[4]
.sym 91747 VexRiscv._zz_163_[3]
.sym 91752 VexRiscv._zz_50_[11]
.sym 91754 $abc$40744$n235
.sym 91755 VexRiscv._zz_161_
.sym 91756 VexRiscv._zz_163_[2]
.sym 91757 VexRiscv._zz_191_
.sym 91759 $abc$40744$n4254_1
.sym 91762 VexRiscv._zz_50_[8]
.sym 91767 $abc$40744$n235
.sym 91768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 91769 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 91770 VexRiscv._zz_191_
.sym 91774 $abc$40744$n6674_1
.sym 91775 $abc$40744$n4254_1
.sym 91776 $abc$40744$n6673_1
.sym 91780 VexRiscv._zz_50_[10]
.sym 91787 VexRiscv._zz_50_[9]
.sym 91791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 91792 VexRiscv._zz_163_[1]
.sym 91793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 91794 VexRiscv._zz_163_[4]
.sym 91797 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 91798 VexRiscv._zz_163_[3]
.sym 91799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 91800 VexRiscv._zz_163_[2]
.sym 91805 VexRiscv._zz_50_[11]
.sym 91807 VexRiscv._zz_161_
.sym 91808 clk12_$glb_clk
.sym 91810 $abc$40744$n6895
.sym 91812 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 91813 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 91814 array_muxed1[7]
.sym 91815 array_muxed1[3]
.sym 91817 array_muxed1[15]
.sym 91820 $abc$40744$n4751
.sym 91821 VexRiscv.CsrPlugin_mtval[9]
.sym 91827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 91832 VexRiscv._zz_50_[8]
.sym 91834 basesoc_uart_tx_fifo_produce[0]
.sym 91835 $abc$40744$n6675_1
.sym 91836 por_rst
.sym 91837 basesoc_dat_w[3]
.sym 91838 VexRiscv._zz_216_[5]
.sym 91839 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 91841 grant
.sym 91844 sys_rst
.sym 91845 $abc$40744$n5383
.sym 91852 VexRiscv._zz_217_[14]
.sym 91853 $abc$40744$n6675_1
.sym 91854 $abc$40744$n4395_1
.sym 91855 VexRiscv._zz_35_[11]
.sym 91857 VexRiscv._zz_164_[11]
.sym 91858 VexRiscv._zz_216_[14]
.sym 91860 $abc$40744$n4450_1
.sym 91861 VexRiscv._zz_79_[14]
.sym 91863 VexRiscv._zz_164_[14]
.sym 91864 $abc$40744$n4868
.sym 91866 $abc$40744$n4394_1
.sym 91868 $abc$40744$n4266_1
.sym 91869 $abc$40744$n4929_1
.sym 91870 $abc$40744$n6712
.sym 91871 VexRiscv._zz_79_[11]
.sym 91874 VexRiscv._zz_217_[11]
.sym 91876 $PACKER_VCC_NET
.sym 91878 $abc$40744$n2398
.sym 91880 $abc$40744$n6672
.sym 91881 basesoc_uart_rx_fifo_consume[0]
.sym 91884 $abc$40744$n4394_1
.sym 91886 VexRiscv._zz_35_[11]
.sym 91887 $abc$40744$n4266_1
.sym 91890 VexRiscv._zz_164_[14]
.sym 91891 $abc$40744$n6675_1
.sym 91892 VexRiscv._zz_217_[14]
.sym 91897 VexRiscv._zz_164_[14]
.sym 91898 $abc$40744$n4868
.sym 91899 VexRiscv._zz_216_[14]
.sym 91903 $abc$40744$n6675_1
.sym 91904 VexRiscv._zz_217_[11]
.sym 91905 VexRiscv._zz_164_[11]
.sym 91908 $abc$40744$n6672
.sym 91909 VexRiscv._zz_79_[14]
.sym 91910 $abc$40744$n4450_1
.sym 91914 VexRiscv._zz_79_[14]
.sym 91915 $abc$40744$n4929_1
.sym 91916 $abc$40744$n6712
.sym 91921 basesoc_uart_rx_fifo_consume[0]
.sym 91922 $PACKER_VCC_NET
.sym 91926 $abc$40744$n4395_1
.sym 91927 VexRiscv._zz_79_[11]
.sym 91929 $abc$40744$n6672
.sym 91930 $abc$40744$n2398
.sym 91931 clk12_$glb_clk
.sym 91932 sys_rst_$glb_sr
.sym 91935 $abc$40744$n6899
.sym 91936 $abc$40744$n6901
.sym 91937 basesoc_uart_phy_rx_bitcount[0]
.sym 91938 $abc$40744$n2349
.sym 91939 basesoc_uart_phy_rx_bitcount[3]
.sym 91940 basesoc_uart_phy_rx_bitcount[2]
.sym 91943 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 91944 array_muxed1[14]
.sym 91949 VexRiscv._zz_79_[14]
.sym 91952 VexRiscv._zz_130_[3]
.sym 91957 $abc$40744$n7855
.sym 91958 $abc$40744$n3999
.sym 91959 VexRiscv._zz_36_[30]
.sym 91960 VexRiscv._zz_217_[11]
.sym 91961 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 91962 basesoc_uart_phy_rx_bitcount[3]
.sym 91963 VexRiscv._zz_164_[9]
.sym 91964 $abc$40744$n6675_1
.sym 91965 VexRiscv._zz_130_[0]
.sym 91966 VexRiscv.lastStagePc[7]
.sym 91978 VexRiscv._zz_79_[11]
.sym 91981 VexRiscv._zz_79_[9]
.sym 91986 VexRiscv._zz_216_[9]
.sym 91987 VexRiscv._zz_79_[5]
.sym 91989 $abc$40744$n6712
.sym 91992 VexRiscv._zz_161_
.sym 91995 $abc$40744$n4893_1
.sym 91996 VexRiscv._zz_79_[3]
.sym 91997 VexRiscv._zz_79_[14]
.sym 91998 VexRiscv._zz_216_[5]
.sym 92001 VexRiscv._zz_164_[5]
.sym 92002 $abc$40744$n4868
.sym 92005 VexRiscv._zz_164_[9]
.sym 92007 VexRiscv._zz_79_[5]
.sym 92009 $abc$40744$n6712
.sym 92010 $abc$40744$n4893_1
.sym 92013 $abc$40744$n4868
.sym 92015 VexRiscv._zz_216_[9]
.sym 92016 VexRiscv._zz_164_[9]
.sym 92019 VexRiscv._zz_79_[3]
.sym 92026 VexRiscv._zz_79_[5]
.sym 92034 VexRiscv._zz_79_[14]
.sym 92037 VexRiscv._zz_216_[5]
.sym 92038 VexRiscv._zz_164_[5]
.sym 92039 $abc$40744$n4868
.sym 92045 VexRiscv._zz_79_[11]
.sym 92051 VexRiscv._zz_79_[9]
.sym 92053 VexRiscv._zz_161_
.sym 92054 clk12_$glb_clk
.sym 92056 $abc$40744$n5413
.sym 92060 $abc$40744$n2345
.sym 92061 $abc$40744$n5383
.sym 92062 basesoc_uart_tx_fifo_produce[1]
.sym 92063 $abc$40744$n4820_1
.sym 92066 $abc$40744$n2647
.sym 92067 $abc$40744$n5381
.sym 92080 VexRiscv.externalInterruptArray_regNext[1]
.sym 92081 $abc$40744$n4868
.sym 92082 $abc$40744$n6685
.sym 92083 $abc$40744$n2633
.sym 92084 $abc$40744$n4228
.sym 92085 $abc$40744$n6675_1
.sym 92086 VexRiscv._zz_49_[0]
.sym 92087 VexRiscv.decode_to_execute_RS2[9]
.sym 92088 $abc$40744$n4908_1
.sym 92089 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 92090 VexRiscv._zz_313_
.sym 92091 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 92097 $abc$40744$n4892
.sym 92098 VexRiscv._zz_79_[9]
.sym 92099 $abc$40744$n6712
.sym 92100 VexRiscv._zz_35_[5]
.sym 92101 $abc$40744$n4251_1
.sym 92102 $PACKER_GND_NET
.sym 92103 $abc$40744$n4897
.sym 92105 VexRiscv._zz_79_[5]
.sym 92106 $abc$40744$n4909
.sym 92108 VexRiscv._zz_164_[5]
.sym 92109 VexRiscv._zz_79_[6]
.sym 92112 $abc$40744$n4266_1
.sym 92115 VexRiscv._zz_217_[5]
.sym 92116 rst1
.sym 92117 $abc$40744$n7855
.sym 92118 $abc$40744$n4872
.sym 92119 $abc$40744$n4245_1
.sym 92120 $abc$40744$n6675_1
.sym 92126 $abc$40744$n6672
.sym 92130 $abc$40744$n4909
.sym 92131 VexRiscv._zz_79_[9]
.sym 92132 $abc$40744$n6712
.sym 92138 rst1
.sym 92142 $abc$40744$n4897
.sym 92143 VexRiscv._zz_79_[6]
.sym 92144 $abc$40744$n6712
.sym 92148 $PACKER_GND_NET
.sym 92154 VexRiscv._zz_217_[5]
.sym 92156 VexRiscv._zz_164_[5]
.sym 92157 $abc$40744$n6675_1
.sym 92160 VexRiscv._zz_35_[5]
.sym 92161 $abc$40744$n4892
.sym 92162 $abc$40744$n4872
.sym 92166 $abc$40744$n6672
.sym 92167 VexRiscv._zz_79_[5]
.sym 92168 $abc$40744$n4251_1
.sym 92172 VexRiscv._zz_35_[5]
.sym 92173 $abc$40744$n4245_1
.sym 92175 $abc$40744$n4266_1
.sym 92177 clk12_$glb_clk
.sym 92178 $abc$40744$n7855
.sym 92179 $abc$40744$n4804
.sym 92180 $abc$40744$n4821
.sym 92181 $abc$40744$n4239_1
.sym 92182 $abc$40744$n4783
.sym 92183 $abc$40744$n4822_1
.sym 92184 $abc$40744$n4782_1
.sym 92185 $abc$40744$n4824_1
.sym 92186 basesoc_uart_phy_rx_bitcount[1]
.sym 92190 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 92196 VexRiscv._zz_35_[5]
.sym 92201 $abc$40744$n235
.sym 92203 $abc$40744$n5315_1
.sym 92204 $abc$40744$n4896_1
.sym 92205 $abc$40744$n4144_1
.sym 92206 $abc$40744$n6672
.sym 92207 VexRiscv._zz_171_[1]
.sym 92208 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 92209 $abc$40744$n5404
.sym 92211 sys_rst
.sym 92212 VexRiscv._zz_50_[10]
.sym 92213 VexRiscv._zz_152_[30]
.sym 92214 $abc$40744$n4244
.sym 92220 VexRiscv._zz_201_[30]
.sym 92222 $abc$40744$n4230_1
.sym 92223 $abc$40744$n6672
.sym 92225 VexRiscv.CsrPlugin_mtval[30]
.sym 92226 VexRiscv._zz_171_[0]
.sym 92228 $abc$40744$n3999
.sym 92229 $abc$40744$n4281_1
.sym 92230 $abc$40744$n4266_1
.sym 92231 $abc$40744$n4746_1
.sym 92232 $abc$40744$n3749
.sym 92233 VexRiscv._zz_171_[1]
.sym 92234 $abc$40744$n6675_1
.sym 92235 VexRiscv._zz_164_[9]
.sym 92236 VexRiscv._zz_217_[9]
.sym 92238 $abc$40744$n2565
.sym 92239 VexRiscv._zz_152_[30]
.sym 92241 $abc$40744$n4744_1
.sym 92242 VexRiscv.CsrPlugin_mepc[30]
.sym 92243 VexRiscv._zz_35_[6]
.sym 92244 $abc$40744$n4228
.sym 92246 $abc$40744$n4745
.sym 92247 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 92249 $abc$40744$n4744_1
.sym 92250 VexRiscv._zz_79_[9]
.sym 92251 $abc$40744$n4348_1
.sym 92255 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 92260 $abc$40744$n4744_1
.sym 92261 $abc$40744$n3749
.sym 92262 $abc$40744$n4746_1
.sym 92265 VexRiscv.CsrPlugin_mepc[30]
.sym 92266 $abc$40744$n3999
.sym 92267 VexRiscv._zz_201_[30]
.sym 92268 $abc$40744$n4228
.sym 92271 VexRiscv._zz_152_[30]
.sym 92272 VexRiscv._zz_171_[0]
.sym 92273 $abc$40744$n4744_1
.sym 92274 VexRiscv._zz_171_[1]
.sym 92278 VexRiscv._zz_79_[9]
.sym 92279 $abc$40744$n4348_1
.sym 92280 $abc$40744$n6672
.sym 92283 VexRiscv.CsrPlugin_mtval[30]
.sym 92284 $abc$40744$n4230_1
.sym 92285 $abc$40744$n4745
.sym 92289 $abc$40744$n4281_1
.sym 92290 $abc$40744$n4266_1
.sym 92292 VexRiscv._zz_35_[6]
.sym 92296 VexRiscv._zz_164_[9]
.sym 92297 $abc$40744$n6675_1
.sym 92298 VexRiscv._zz_217_[9]
.sym 92299 $abc$40744$n2565
.sym 92300 clk12_$glb_clk
.sym 92301 VexRiscv.reset_$glb_sr
.sym 92302 $abc$40744$n4792_1
.sym 92303 $abc$40744$n4791
.sym 92304 $abc$40744$n4805_1
.sym 92305 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 92306 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 92307 VexRiscv._zz_36_[1]
.sym 92308 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 92309 $abc$40744$n4790_1
.sym 92312 $abc$40744$n6695
.sym 92313 VexRiscv._zz_255_[1]
.sym 92321 $abc$40744$n4243
.sym 92325 $abc$40744$n4239_1
.sym 92326 $abc$40744$n4239_1
.sym 92327 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 92328 $abc$40744$n233
.sym 92329 basesoc_dat_w[3]
.sym 92330 $abc$40744$n4337
.sym 92331 VexRiscv._zz_200_[6]
.sym 92332 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 92333 grant
.sym 92334 VexRiscv._zz_47_[1]
.sym 92335 $abc$40744$n4279
.sym 92336 $abc$40744$n5166_1
.sym 92337 basesoc_uart_tx_fifo_produce[0]
.sym 92345 $abc$40744$n4239_1
.sym 92346 $abc$40744$n5004
.sym 92347 $abc$40744$n4347_1
.sym 92348 $abc$40744$n4872
.sym 92349 $abc$40744$n4748_1
.sym 92350 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 92352 VexRiscv._zz_49_[1]
.sym 92354 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 92355 $abc$40744$n4749
.sym 92356 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 92358 VexRiscv._zz_49_[0]
.sym 92359 $abc$40744$n4747
.sym 92360 $abc$40744$n4908_1
.sym 92361 $abc$40744$n2647
.sym 92362 $abc$40744$n4234
.sym 92364 VexRiscv._zz_35_[9]
.sym 92365 $abc$40744$n4751
.sym 92366 $abc$40744$n4266_1
.sym 92367 VexRiscv._zz_152_[30]
.sym 92368 VexRiscv._zz_35_[9]
.sym 92369 $abc$40744$n4114_1
.sym 92372 VexRiscv.CsrPlugin_mepc[30]
.sym 92373 $abc$40744$n3727_1
.sym 92374 $abc$40744$n4114_1
.sym 92376 $abc$40744$n4114_1
.sym 92377 VexRiscv._zz_152_[30]
.sym 92378 $abc$40744$n4748_1
.sym 92379 $abc$40744$n4234
.sym 92383 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 92384 $abc$40744$n5004
.sym 92385 VexRiscv.CsrPlugin_mepc[30]
.sym 92388 VexRiscv._zz_35_[9]
.sym 92389 $abc$40744$n4908_1
.sym 92391 $abc$40744$n4872
.sym 92394 $abc$40744$n4749
.sym 92395 $abc$40744$n4747
.sym 92396 $abc$40744$n3727_1
.sym 92397 $abc$40744$n4751
.sym 92400 $abc$40744$n4239_1
.sym 92401 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 92407 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 92412 VexRiscv._zz_49_[0]
.sym 92413 VexRiscv._zz_152_[30]
.sym 92414 VexRiscv._zz_49_[1]
.sym 92415 $abc$40744$n4114_1
.sym 92418 VexRiscv._zz_35_[9]
.sym 92419 $abc$40744$n4347_1
.sym 92420 $abc$40744$n4266_1
.sym 92422 $abc$40744$n2647
.sym 92423 clk12_$glb_clk
.sym 92425 $abc$40744$n4344_1
.sym 92426 basesoc_vexriscv_dbus_adr[7]
.sym 92427 VexRiscv._zz_36_[9]
.sym 92428 array_muxed0[7]
.sym 92429 array_muxed0[2]
.sym 92430 basesoc_vexriscv_dbus_adr[2]
.sym 92431 $abc$40744$n4339_1
.sym 92432 $abc$40744$n4301
.sym 92435 $PACKER_VCC_NET
.sym 92436 eventmanager_status_w[2]
.sym 92438 $abc$40744$n3749
.sym 92443 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92446 VexRiscv._zz_130_[3]
.sym 92448 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92449 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 92450 $abc$40744$n3999
.sym 92451 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 92452 basesoc_vexriscv_ibus_adr[7]
.sym 92453 $abc$40744$n3749
.sym 92454 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 92455 VexRiscv._zz_152_[1]
.sym 92456 $abc$40744$n4804
.sym 92457 VexRiscv._zz_200_[6]
.sym 92458 VexRiscv.lastStagePc[7]
.sym 92459 $abc$40744$n4813
.sym 92460 $abc$40744$n3749
.sym 92466 $abc$40744$n4873_1
.sym 92467 $abc$40744$n4267_1
.sym 92468 VexRiscv._zz_193_
.sym 92470 $abc$40744$n4280
.sym 92472 VexRiscv._zz_290_[30]
.sym 92473 $abc$40744$n4346
.sym 92474 $abc$40744$n4896_1
.sym 92476 $abc$40744$n4907
.sym 92478 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 92479 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 92481 VexRiscv._zz_35_[6]
.sym 92482 VexRiscv._zz_36_[6]
.sym 92483 $abc$40744$n4895
.sym 92484 VexRiscv._zz_36_[9]
.sym 92487 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 92489 $abc$40744$n4872
.sym 92491 VexRiscv._zz_152_[8]
.sym 92494 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92495 $abc$40744$n235
.sym 92496 VexRiscv._zz_152_[30]
.sym 92497 $abc$40744$n4267_1
.sym 92499 $abc$40744$n4873_1
.sym 92500 $abc$40744$n4895
.sym 92501 VexRiscv._zz_36_[6]
.sym 92505 $abc$40744$n4896_1
.sym 92507 $abc$40744$n4872
.sym 92508 VexRiscv._zz_35_[6]
.sym 92512 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 92513 VexRiscv._zz_152_[8]
.sym 92514 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92517 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 92518 VexRiscv._zz_193_
.sym 92519 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 92520 $abc$40744$n235
.sym 92523 $abc$40744$n4280
.sym 92524 $abc$40744$n4267_1
.sym 92525 VexRiscv._zz_36_[6]
.sym 92530 VexRiscv._zz_36_[9]
.sym 92531 $abc$40744$n4346
.sym 92532 $abc$40744$n4267_1
.sym 92535 VexRiscv._zz_36_[9]
.sym 92536 $abc$40744$n4907
.sym 92537 $abc$40744$n4873_1
.sym 92542 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 92543 VexRiscv._zz_152_[30]
.sym 92544 VexRiscv._zz_290_[30]
.sym 92545 $abc$40744$n2586_$glb_ce
.sym 92546 clk12_$glb_clk
.sym 92548 VexRiscv._zz_36_[6]
.sym 92549 $abc$40744$n4340
.sym 92550 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 92551 $abc$40744$n4812_1
.sym 92552 $abc$40744$n4342_1
.sym 92553 basesoc_uart_tx_fifo_produce[0]
.sym 92554 $abc$40744$n4234
.sym 92555 $abc$40744$n4341_1
.sym 92559 VexRiscv.externalInterruptArray_regNext[0]
.sym 92564 VexRiscv._zz_193_
.sym 92568 VexRiscv._zz_290_[30]
.sym 92572 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 92573 $abc$40744$n6675_1
.sym 92574 $abc$40744$n4868
.sym 92575 $abc$40744$n4228
.sym 92576 $abc$40744$n233
.sym 92577 $abc$40744$n4234
.sym 92578 $abc$40744$n6701
.sym 92579 VexRiscv.decode_to_execute_RS2[9]
.sym 92580 VexRiscv.externalInterruptArray_regNext[1]
.sym 92581 $abc$40744$n235
.sym 92582 VexRiscv._zz_313_
.sym 92583 VexRiscv._zz_49_[0]
.sym 92589 VexRiscv._zz_49_[1]
.sym 92590 VexRiscv._zz_49_[0]
.sym 92593 $abc$40744$n4239_1
.sym 92594 VexRiscv._zz_36_[3]
.sym 92595 $abc$40744$n4802
.sym 92596 VexRiscv._zz_152_[9]
.sym 92598 VexRiscv._zz_152_[3]
.sym 92600 $abc$40744$n233
.sym 92601 $abc$40744$n4234
.sym 92603 $abc$40744$n4801_1
.sym 92604 VexRiscv._zz_152_[2]
.sym 92606 VexRiscv._zz_290_[3]
.sym 92607 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92608 $abc$40744$n4812_1
.sym 92609 $abc$40744$n4816_1
.sym 92610 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 92611 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 92612 VexRiscv._zz_290_[2]
.sym 92614 $abc$40744$n3727_1
.sym 92615 $abc$40744$n4807_1
.sym 92616 $abc$40744$n4804
.sym 92617 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 92619 $abc$40744$n4179_1
.sym 92620 $abc$40744$n3749
.sym 92622 VexRiscv._zz_152_[3]
.sym 92623 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 92625 VexRiscv._zz_290_[3]
.sym 92629 $abc$40744$n4804
.sym 92630 $abc$40744$n4801_1
.sym 92631 $abc$40744$n3727_1
.sym 92634 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 92636 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92637 VexRiscv._zz_152_[9]
.sym 92642 VexRiscv._zz_36_[3]
.sym 92647 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 92648 VexRiscv._zz_152_[2]
.sym 92649 VexRiscv._zz_290_[2]
.sym 92652 $abc$40744$n4807_1
.sym 92653 $abc$40744$n4816_1
.sym 92654 $abc$40744$n4812_1
.sym 92655 $abc$40744$n3749
.sym 92658 $abc$40744$n4802
.sym 92659 $abc$40744$n4234
.sym 92660 $abc$40744$n4239_1
.sym 92661 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 92664 VexRiscv._zz_49_[0]
.sym 92665 VexRiscv._zz_49_[1]
.sym 92666 $abc$40744$n4179_1
.sym 92667 VexRiscv._zz_152_[2]
.sym 92668 $abc$40744$n233
.sym 92669 clk12_$glb_clk
.sym 92671 $abc$40744$n4277_1
.sym 92672 $abc$40744$n4275_1
.sym 92673 $abc$40744$n4242_1
.sym 92674 $abc$40744$n4272_1
.sym 92675 $abc$40744$n4816_1
.sym 92676 $abc$40744$n4240
.sym 92677 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 92678 $abc$40744$n4241
.sym 92679 $abc$40744$n4092
.sym 92684 $abc$40744$n4234
.sym 92686 $abc$40744$n233
.sym 92695 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92696 sys_rst
.sym 92698 $abc$40744$n6672
.sym 92699 $abc$40744$n4107
.sym 92700 VexRiscv._zz_50_[10]
.sym 92701 $abc$40744$n4807_1
.sym 92703 $abc$40744$n4234
.sym 92705 $abc$40744$n233
.sym 92706 $abc$40744$n5315_1
.sym 92712 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 92713 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92714 VexRiscv.CsrPlugin_hadException
.sym 92717 $abc$40744$n4107
.sym 92718 $abc$40744$n4234
.sym 92719 $abc$40744$n4323_1
.sym 92720 $abc$40744$n4321_1
.sym 92721 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 92722 $abc$40744$n4324_1
.sym 92723 $abc$40744$n3727_1
.sym 92726 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 92727 $abc$40744$n4243
.sym 92729 $abc$40744$n4320_1
.sym 92730 $abc$40744$n4319
.sym 92733 $abc$40744$n4278_1
.sym 92734 VexRiscv._zz_152_[5]
.sym 92736 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 92737 VexRiscv._zz_152_[8]
.sym 92738 VexRiscv._zz_152_[7]
.sym 92742 $abc$40744$n4235
.sym 92743 $abc$40744$n4236_1
.sym 92746 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 92751 $abc$40744$n4107
.sym 92752 $abc$40744$n4234
.sym 92753 $abc$40744$n4235
.sym 92754 VexRiscv._zz_152_[8]
.sym 92757 VexRiscv._zz_152_[8]
.sym 92758 $abc$40744$n4320_1
.sym 92759 $abc$40744$n4236_1
.sym 92760 $abc$40744$n4107
.sym 92763 $abc$40744$n4323_1
.sym 92764 $abc$40744$n3727_1
.sym 92765 $abc$40744$n4321_1
.sym 92766 $abc$40744$n4319
.sym 92771 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 92775 VexRiscv._zz_152_[7]
.sym 92776 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 92777 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92781 VexRiscv._zz_152_[5]
.sym 92782 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92784 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 92787 $abc$40744$n4324_1
.sym 92789 $abc$40744$n4278_1
.sym 92790 $abc$40744$n4243
.sym 92791 VexRiscv.CsrPlugin_hadException
.sym 92792 clk12_$glb_clk
.sym 92794 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 92795 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 92796 $abc$40744$n6697_1
.sym 92797 $abc$40744$n3639
.sym 92798 $abc$40744$n4795
.sym 92799 $abc$40744$n4274_1
.sym 92800 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 92801 $abc$40744$n4273_1
.sym 92806 VexRiscv.CsrPlugin_mtval[1]
.sym 92807 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 92810 VexRiscv.CsrPlugin_hadException
.sym 92815 $abc$40744$n4243
.sym 92818 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 92819 VexRiscv._zz_41_[0]
.sym 92820 $abc$40744$n233
.sym 92821 $abc$40744$n4270_1
.sym 92822 basesoc_dat_w[3]
.sym 92823 $abc$40744$n4239_1
.sym 92824 $abc$40744$n4337
.sym 92825 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 92826 $abc$40744$n4239_1
.sym 92827 $abc$40744$n4279
.sym 92828 $abc$40744$n4235
.sym 92829 $abc$40744$n4236_1
.sym 92835 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 92837 $abc$40744$n4239_1
.sym 92838 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 92839 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 92840 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 92841 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 92842 $abc$40744$n4768_1
.sym 92844 $abc$40744$n6672
.sym 92845 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92846 VexRiscv._zz_152_[8]
.sym 92847 VexRiscv._zz_35_[11]
.sym 92848 VexRiscv._zz_79_[31]
.sym 92849 $abc$40744$n4752_1
.sym 92850 $abc$40744$n4714_1
.sym 92851 VexRiscv._zz_152_[2]
.sym 92852 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 92853 $abc$40744$n4243
.sym 92854 $abc$40744$n3638
.sym 92855 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92858 $abc$40744$n4266_1
.sym 92861 VexRiscv._zz_152_[0]
.sym 92862 $abc$40744$n3639
.sym 92865 VexRiscv._zz_290_[8]
.sym 92868 $abc$40744$n4239_1
.sym 92870 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 92874 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92875 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 92877 VexRiscv._zz_152_[2]
.sym 92883 VexRiscv._zz_35_[11]
.sym 92887 $abc$40744$n4243
.sym 92888 $abc$40744$n4752_1
.sym 92889 $abc$40744$n4714_1
.sym 92893 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 92894 VexRiscv.execute_LightShifterPlugin_isActive
.sym 92895 VexRiscv._zz_152_[0]
.sym 92898 $abc$40744$n3638
.sym 92899 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 92900 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 92901 $abc$40744$n3639
.sym 92905 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 92906 VexRiscv._zz_152_[8]
.sym 92907 VexRiscv._zz_290_[8]
.sym 92910 $abc$40744$n4266_1
.sym 92911 $abc$40744$n6672
.sym 92912 $abc$40744$n4768_1
.sym 92913 VexRiscv._zz_79_[31]
.sym 92915 clk12_$glb_clk
.sym 92916 VexRiscv.reset_$glb_sr
.sym 92918 $abc$40744$n4797
.sym 92919 $abc$40744$n4799
.sym 92920 $abc$40744$n4801
.sym 92921 $abc$40744$n4803
.sym 92922 $abc$40744$n4805
.sym 92923 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 92924 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 92930 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 92943 $abc$40744$n3999
.sym 92944 basesoc_vexriscv_ibus_adr[7]
.sym 92946 VexRiscv.lastStagePc[7]
.sym 92947 VexRiscv._zz_152_[0]
.sym 92948 VexRiscv._zz_313_
.sym 92949 $abc$40744$n3999
.sym 92950 VexRiscv._zz_164_[31]
.sym 92951 $abc$40744$n4813
.sym 92958 VexRiscv._zz_217_[31]
.sym 92959 $abc$40744$n4997
.sym 92960 VexRiscv._zz_217_[30]
.sym 92961 VexRiscv._zz_164_[31]
.sym 92962 $abc$40744$n4739
.sym 92968 $abc$40744$n6672
.sym 92969 VexRiscv._zz_79_[30]
.sym 92972 VexRiscv._zz_164_[30]
.sym 92974 $abc$40744$n4736_1
.sym 92976 VexRiscv._zz_35_[30]
.sym 92977 VexRiscv._zz_35_[17]
.sym 92978 $abc$40744$n6712
.sym 92980 $abc$40744$n233
.sym 92982 $abc$40744$n6675_1
.sym 92983 $abc$40744$n4797
.sym 92984 $abc$40744$n4266_1
.sym 92988 VexRiscv._zz_79_[31]
.sym 92991 $abc$40744$n4739
.sym 92992 $abc$40744$n6672
.sym 92993 VexRiscv._zz_79_[30]
.sym 92997 $abc$40744$n4266_1
.sym 92998 $abc$40744$n4736_1
.sym 93000 VexRiscv._zz_35_[30]
.sym 93003 VexRiscv._zz_35_[30]
.sym 93009 VexRiscv._zz_79_[31]
.sym 93010 $abc$40744$n6712
.sym 93011 $abc$40744$n4997
.sym 93015 VexRiscv._zz_217_[30]
.sym 93016 $abc$40744$n6675_1
.sym 93018 VexRiscv._zz_164_[30]
.sym 93023 VexRiscv._zz_35_[17]
.sym 93027 $abc$40744$n233
.sym 93029 $abc$40744$n4797
.sym 93033 VexRiscv._zz_164_[31]
.sym 93034 VexRiscv._zz_217_[31]
.sym 93035 $abc$40744$n6675_1
.sym 93038 clk12_$glb_clk
.sym 93039 VexRiscv.reset_$glb_sr
.sym 93040 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 93041 $abc$40744$n4814_1
.sym 93043 $abc$40744$n4813
.sym 93044 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 93045 $abc$40744$n4236_1
.sym 93046 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 93047 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 93051 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 93054 $abc$40744$n4714_1
.sym 93062 VexRiscv._zz_217_[31]
.sym 93064 $abc$40744$n4228
.sym 93065 $abc$40744$n6675_1
.sym 93066 $abc$40744$n4235
.sym 93067 $abc$40744$n4236_1
.sym 93068 VexRiscv.CsrPlugin_mepc[31]
.sym 93069 $abc$40744$n6701
.sym 93070 VexRiscv._zz_41_[29]
.sym 93071 $abc$40744$n4868
.sym 93072 VexRiscv.externalInterruptArray_regNext[1]
.sym 93073 $abc$40744$n6675_1
.sym 93074 $abc$40744$n4228
.sym 93075 $abc$40744$n186
.sym 93082 VexRiscv._zz_41_[1]
.sym 93084 VexRiscv.CsrPlugin_mepc[9]
.sym 93086 VexRiscv.CsrPlugin_mepc[31]
.sym 93088 VexRiscv._zz_49_[0]
.sym 93089 VexRiscv._zz_41_[0]
.sym 93090 $abc$40744$n4228
.sym 93091 $abc$40744$n4338_1
.sym 93092 $abc$40744$n233
.sym 93094 VexRiscv._zz_216_[31]
.sym 93095 $abc$40744$n4868
.sym 93096 VexRiscv._zz_41_[29]
.sym 93097 VexRiscv._zz_49_[1]
.sym 93098 $abc$40744$n5004
.sym 93100 VexRiscv.CsrPlugin_mtval[9]
.sym 93102 VexRiscv._zz_201_[9]
.sym 93103 $abc$40744$n3999
.sym 93109 VexRiscv._zz_164_[31]
.sym 93110 $abc$40744$n4230_1
.sym 93112 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 93114 VexRiscv._zz_41_[29]
.sym 93120 VexRiscv._zz_164_[31]
.sym 93122 $abc$40744$n4868
.sym 93123 VexRiscv._zz_216_[31]
.sym 93126 $abc$40744$n3999
.sym 93127 VexRiscv.CsrPlugin_mepc[9]
.sym 93128 $abc$40744$n4228
.sym 93129 VexRiscv._zz_201_[9]
.sym 93132 VexRiscv.CsrPlugin_mtval[9]
.sym 93133 $abc$40744$n4230_1
.sym 93134 $abc$40744$n4338_1
.sym 93141 VexRiscv._zz_41_[0]
.sym 93144 VexRiscv._zz_49_[0]
.sym 93145 VexRiscv._zz_49_[1]
.sym 93150 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 93151 $abc$40744$n5004
.sym 93153 VexRiscv.CsrPlugin_mepc[31]
.sym 93158 VexRiscv._zz_41_[1]
.sym 93160 $abc$40744$n233
.sym 93161 clk12_$glb_clk
.sym 93167 VexRiscv._zz_164_[31]
.sym 93177 $abc$40744$n4235
.sym 93187 $abc$40744$n5315_1
.sym 93188 VexRiscv._zz_201_[9]
.sym 93191 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 93192 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 93193 $abc$40744$n5315_1
.sym 93194 $abc$40744$n2647
.sym 93195 $abc$40744$n6612
.sym 93196 sys_rst
.sym 93197 $abc$40744$n4807_1
.sym 93198 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 93204 VexRiscv._zz_171_[0]
.sym 93205 $abc$40744$n5315_1
.sym 93206 VexRiscv._zz_201_[0]
.sym 93207 $abc$40744$n4377_1
.sym 93208 $abc$40744$n5318_1
.sym 93209 $abc$40744$n4776_1
.sym 93210 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 93211 VexRiscv._zz_201_[1]
.sym 93213 VexRiscv.CsrPlugin_mepc[1]
.sym 93214 $abc$40744$n6700_1
.sym 93215 $abc$40744$n4377_1
.sym 93216 VexRiscv._zz_171_[1]
.sym 93217 $abc$40744$n4755
.sym 93218 VexRiscv._zz_171_[0]
.sym 93219 VexRiscv._zz_201_[1]
.sym 93220 VexRiscv._zz_152_[31]
.sym 93221 $abc$40744$n4384
.sym 93224 VexRiscv.externalInterruptArray_regNext[0]
.sym 93227 VexRiscv.lastStagePc[1]
.sym 93228 $abc$40744$n6701
.sym 93231 $abc$40744$n6699
.sym 93232 VexRiscv.externalInterruptArray_regNext[1]
.sym 93233 $abc$40744$n2644
.sym 93235 VexRiscv._zz_152_[1]
.sym 93237 VexRiscv.CsrPlugin_mepc[1]
.sym 93238 $abc$40744$n4384
.sym 93239 $abc$40744$n6699
.sym 93240 $abc$40744$n6700_1
.sym 93244 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 93245 $abc$40744$n5315_1
.sym 93246 $abc$40744$n5318_1
.sym 93249 VexRiscv._zz_152_[31]
.sym 93250 VexRiscv._zz_171_[1]
.sym 93251 $abc$40744$n4755
.sym 93252 VexRiscv._zz_171_[0]
.sym 93255 VexRiscv.externalInterruptArray_regNext[1]
.sym 93256 $abc$40744$n4377_1
.sym 93257 $abc$40744$n4776_1
.sym 93258 VexRiscv._zz_201_[1]
.sym 93261 VexRiscv.CsrPlugin_mepc[1]
.sym 93262 VexRiscv.lastStagePc[1]
.sym 93263 $abc$40744$n2644
.sym 93267 $abc$40744$n4776_1
.sym 93268 VexRiscv.externalInterruptArray_regNext[0]
.sym 93269 $abc$40744$n4377_1
.sym 93270 VexRiscv._zz_201_[0]
.sym 93273 VexRiscv._zz_152_[1]
.sym 93274 $abc$40744$n6701
.sym 93275 VexRiscv._zz_171_[0]
.sym 93276 VexRiscv._zz_171_[1]
.sym 93279 VexRiscv.externalInterruptArray_regNext[1]
.sym 93280 VexRiscv.externalInterruptArray_regNext[0]
.sym 93281 VexRiscv._zz_201_[1]
.sym 93282 VexRiscv._zz_201_[0]
.sym 93284 clk12_$glb_clk
.sym 93287 $abc$40744$n174
.sym 93291 $abc$40744$n186
.sym 93293 $abc$40744$n178
.sym 93301 VexRiscv._zz_41_[1]
.sym 93311 $abc$40744$n6632
.sym 93313 VexRiscv.lastStagePc[1]
.sym 93314 VexRiscv.CsrPlugin_mcause_interrupt
.sym 93315 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 93316 $abc$40744$n4239_1
.sym 93317 $abc$40744$n233
.sym 93318 $abc$40744$n4270_1
.sym 93319 basesoc_dat_w[3]
.sym 93327 VexRiscv._zz_201_[31]
.sym 93328 $abc$40744$n4758_1
.sym 93329 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 93330 $abc$40744$n6695
.sym 93331 $abc$40744$n4756_1
.sym 93332 VexRiscv.CsrPlugin_mcause_interrupt
.sym 93336 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 93338 VexRiscv.CsrPlugin_mepc[0]
.sym 93339 $abc$40744$n4384
.sym 93340 $abc$40744$n6693_1
.sym 93341 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 93342 VexRiscv._zz_171_[1]
.sym 93343 VexRiscv._zz_171_[0]
.sym 93344 $abc$40744$n6694_1
.sym 93345 $abc$40744$n2565
.sym 93346 $abc$40744$n4377_1
.sym 93350 VexRiscv._zz_152_[0]
.sym 93351 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 93357 $abc$40744$n4757
.sym 93360 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 93366 $abc$40744$n6695
.sym 93367 VexRiscv._zz_171_[0]
.sym 93368 VexRiscv._zz_152_[0]
.sym 93369 VexRiscv._zz_171_[1]
.sym 93374 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 93378 $abc$40744$n6694_1
.sym 93379 VexRiscv.CsrPlugin_mepc[0]
.sym 93380 $abc$40744$n4384
.sym 93381 $abc$40744$n6693_1
.sym 93384 VexRiscv._zz_201_[31]
.sym 93385 $abc$40744$n4757
.sym 93387 $abc$40744$n4377_1
.sym 93390 $abc$40744$n4758_1
.sym 93392 VexRiscv.CsrPlugin_mcause_interrupt
.sym 93393 $abc$40744$n4756_1
.sym 93399 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 93404 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 93406 $abc$40744$n2565
.sym 93407 clk12_$glb_clk
.sym 93408 VexRiscv.reset_$glb_sr
.sym 93409 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 93412 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 93420 array_muxed1[14]
.sym 93425 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 93430 $abc$40744$n4230_1
.sym 93432 $abc$40744$n4758_1
.sym 93433 VexRiscv.lastStagePc[0]
.sym 93436 VexRiscv._zz_152_[0]
.sym 93437 VexRiscv._zz_171_[1]
.sym 93439 $abc$40744$n186
.sym 93441 VexRiscv._zz_313_
.sym 93443 $abc$40744$n178
.sym 93444 $PACKER_VCC_NET
.sym 93458 VexRiscv._zz_193_
.sym 93462 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 93463 $abc$40744$n235
.sym 93468 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 93469 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 93470 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 93474 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 93475 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 93477 $abc$40744$n8241
.sym 93483 $abc$40744$n235
.sym 93484 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 93485 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 93486 VexRiscv._zz_193_
.sym 93496 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 93510 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 93516 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 93526 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 93529 $abc$40744$n8241
.sym 93530 clk12_$glb_clk
.sym 93539 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 93545 $abc$40744$n4235
.sym 93556 $abc$40744$n186
.sym 93557 VexRiscv.lastStagePc[31]
.sym 93559 $abc$40744$n174
.sym 93560 VexRiscv.CsrPlugin_mepc[31]
.sym 93565 $abc$40744$n174
.sym 93567 $abc$40744$n2492
.sym 93575 $abc$40744$n8240
.sym 93579 VexRiscv.decode_to_execute_RS2[14]
.sym 93589 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 93592 VexRiscv._zz_130_[6]
.sym 93593 VexRiscv._zz_171_[0]
.sym 93597 VexRiscv._zz_171_[1]
.sym 93618 VexRiscv._zz_171_[0]
.sym 93619 VexRiscv._zz_130_[6]
.sym 93620 VexRiscv.decode_to_execute_RS2[14]
.sym 93621 VexRiscv._zz_171_[1]
.sym 93630 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 93652 $abc$40744$n8240
.sym 93653 clk12_$glb_clk
.sym 93659 $abc$40744$n6600
.sym 93661 waittimer2_count[6]
.sym 93662 waittimer2_count[0]
.sym 93677 $abc$40744$n235
.sym 93679 $abc$40744$n6612
.sym 93684 sys_rst
.sym 93686 $abc$40744$n5315_1
.sym 93687 $abc$40744$n2493
.sym 93698 $abc$40744$n2493
.sym 93700 sys_rst
.sym 93701 waittimer2_count[1]
.sym 93703 VexRiscv.CsrPlugin_mepc[0]
.sym 93704 eventmanager_status_w[2]
.sym 93705 VexRiscv.lastStagePc[0]
.sym 93706 VexRiscv.CsrPlugin_mepc[31]
.sym 93709 user_btn2
.sym 93717 VexRiscv.lastStagePc[31]
.sym 93718 $abc$40744$n2644
.sym 93719 waittimer2_count[0]
.sym 93729 user_btn2
.sym 93730 eventmanager_status_w[2]
.sym 93731 sys_rst
.sym 93732 waittimer2_count[0]
.sym 93741 $abc$40744$n2644
.sym 93742 VexRiscv.lastStagePc[31]
.sym 93744 VexRiscv.CsrPlugin_mepc[31]
.sym 93753 VexRiscv.lastStagePc[0]
.sym 93754 VexRiscv.CsrPlugin_mepc[0]
.sym 93755 $abc$40744$n2644
.sym 93760 user_btn2
.sym 93761 waittimer2_count[1]
.sym 93775 $abc$40744$n2493
.sym 93776 clk12_$glb_clk
.sym 93777 sys_rst_$glb_sr
.sym 93780 $abc$40744$n6604
.sym 93781 $abc$40744$n6606
.sym 93782 $abc$40744$n6608
.sym 93783 $abc$40744$n6610
.sym 93784 $abc$40744$n6612
.sym 93785 $abc$40744$n6614
.sym 93802 waittimer2_count[5]
.sym 93803 $abc$40744$n6632
.sym 93805 waittimer2_count[4]
.sym 93809 $abc$40744$n3961
.sym 93820 $abc$40744$n176
.sym 93821 $abc$40744$n5378
.sym 93824 waittimer2_count[1]
.sym 93825 $abc$40744$n3961
.sym 93826 waittimer2_count[0]
.sym 93827 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 93828 $abc$40744$n186
.sym 93829 waittimer2_count[4]
.sym 93831 $abc$40744$n5316_1
.sym 93832 $abc$40744$n3963
.sym 93833 waittimer2_count[8]
.sym 93834 $abc$40744$n3964
.sym 93835 $abc$40744$n174
.sym 93836 $abc$40744$n3960
.sym 93838 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 93839 waittimer2_count[3]
.sym 93844 waittimer2_count[5]
.sym 93846 $abc$40744$n5315_1
.sym 93848 waittimer2_count[2]
.sym 93849 $abc$40744$n3962
.sym 93852 $abc$40744$n3964
.sym 93853 $abc$40744$n176
.sym 93854 $abc$40744$n174
.sym 93855 $abc$40744$n3960
.sym 93859 $abc$40744$n3961
.sym 93860 $abc$40744$n3962
.sym 93861 $abc$40744$n3963
.sym 93864 $abc$40744$n5378
.sym 93865 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 93866 $abc$40744$n5315_1
.sym 93877 $abc$40744$n176
.sym 93882 waittimer2_count[1]
.sym 93883 $abc$40744$n186
.sym 93884 waittimer2_count[0]
.sym 93885 waittimer2_count[2]
.sym 93888 waittimer2_count[5]
.sym 93889 waittimer2_count[8]
.sym 93890 waittimer2_count[3]
.sym 93891 waittimer2_count[4]
.sym 93894 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 93896 $abc$40744$n5316_1
.sym 93897 $abc$40744$n5315_1
.sym 93899 clk12_$glb_clk
.sym 93901 $abc$40744$n6616
.sym 93902 $abc$40744$n6618
.sym 93903 $abc$40744$n6620
.sym 93904 $abc$40744$n6622
.sym 93905 $abc$40744$n6624
.sym 93906 $abc$40744$n6626
.sym 93907 $abc$40744$n6628
.sym 93908 $abc$40744$n6630
.sym 93910 $PACKER_VCC_NET
.sym 93925 $PACKER_VCC_NET
.sym 93927 $abc$40744$n6606
.sym 93928 $abc$40744$n178
.sym 93930 waittimer2_count[5]
.sym 93931 $abc$40744$n6610
.sym 93934 waittimer2_count[3]
.sym 93935 $abc$40744$n178
.sym 93936 $abc$40744$n186
.sym 93944 $abc$40744$n2492
.sym 93948 $abc$40744$n182
.sym 93952 $abc$40744$n178
.sym 93954 sys_rst
.sym 93955 user_btn2
.sym 93957 $abc$40744$n6614
.sym 93958 $abc$40744$n180
.sym 93962 $abc$40744$n6624
.sym 93964 $abc$40744$n6628
.sym 93970 $abc$40744$n184
.sym 93973 $abc$40744$n6630
.sym 93975 $abc$40744$n6624
.sym 93976 sys_rst
.sym 93977 user_btn2
.sym 93981 sys_rst
.sym 93982 user_btn2
.sym 93984 $abc$40744$n6614
.sym 93987 $abc$40744$n180
.sym 93994 $abc$40744$n182
.sym 93999 user_btn2
.sym 94000 sys_rst
.sym 94001 $abc$40744$n6630
.sym 94007 $abc$40744$n184
.sym 94011 user_btn2
.sym 94013 $abc$40744$n6628
.sym 94014 sys_rst
.sym 94017 $abc$40744$n184
.sym 94018 $abc$40744$n182
.sym 94019 $abc$40744$n178
.sym 94020 $abc$40744$n180
.sym 94021 $abc$40744$n2492
.sym 94022 clk12_$glb_clk
.sym 94024 $abc$40744$n6632
.sym 94025 waittimer2_count[4]
.sym 94026 waittimer2_count[11]
.sym 94027 $abc$40744$n3961
.sym 94028 waittimer2_count[9]
.sym 94029 waittimer2_count[10]
.sym 94030 waittimer2_count[13]
.sym 94031 waittimer2_count[16]
.sym 94076 $abc$40744$n2492
.sym 94087 $abc$40744$n6606
.sym 94090 user_btn2
.sym 94091 $abc$40744$n6610
.sym 94098 user_btn2
.sym 94099 $abc$40744$n6610
.sym 94110 user_btn2
.sym 94112 $abc$40744$n6606
.sym 94144 $abc$40744$n2492
.sym 94145 clk12_$glb_clk
.sym 94146 sys_rst_$glb_sr
.sym 94158 $abc$40744$n2492
.sym 94217 $abc$40744$n6608
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94239 spiflash_cs_n
.sym 94246 spiflash_clk
.sym 94251 $abc$40744$n6464_1
.sym 94257 array_muxed0[11]
.sym 94271 array_muxed0[10]
.sym 94272 array_muxed0[6]
.sym 94273 array_muxed0[5]
.sym 94274 array_muxed0[4]
.sym 94284 spram_dataout10[15]
.sym 94289 spram_dataout00[4]
.sym 94291 spram_dataout00[1]
.sym 94292 spram_dataout10[7]
.sym 94293 spram_dataout10[14]
.sym 94294 spram_dataout10[4]
.sym 94295 spram_dataout00[3]
.sym 94296 spram_dataout10[1]
.sym 94297 slave_sel_r[2]
.sym 94298 spram_dataout00[7]
.sym 94300 spram_dataout10[3]
.sym 94302 spram_dataout10[12]
.sym 94305 slave_sel_r[2]
.sym 94307 spram_dataout00[9]
.sym 94308 $abc$40744$n5859
.sym 94309 spram_dataout00[14]
.sym 94310 spram_dataout00[12]
.sym 94311 spram_dataout00[15]
.sym 94312 spram_dataout10[9]
.sym 94314 slave_sel_r[2]
.sym 94315 spram_dataout00[15]
.sym 94316 $abc$40744$n5859
.sym 94317 spram_dataout10[15]
.sym 94320 spram_dataout00[14]
.sym 94321 slave_sel_r[2]
.sym 94322 spram_dataout10[14]
.sym 94323 $abc$40744$n5859
.sym 94326 spram_dataout10[1]
.sym 94327 spram_dataout00[1]
.sym 94328 $abc$40744$n5859
.sym 94329 slave_sel_r[2]
.sym 94332 spram_dataout00[9]
.sym 94333 spram_dataout10[9]
.sym 94334 slave_sel_r[2]
.sym 94335 $abc$40744$n5859
.sym 94338 spram_dataout10[4]
.sym 94339 slave_sel_r[2]
.sym 94340 $abc$40744$n5859
.sym 94341 spram_dataout00[4]
.sym 94344 spram_dataout00[7]
.sym 94345 spram_dataout10[7]
.sym 94346 slave_sel_r[2]
.sym 94347 $abc$40744$n5859
.sym 94350 $abc$40744$n5859
.sym 94351 spram_dataout10[3]
.sym 94352 slave_sel_r[2]
.sym 94353 spram_dataout00[3]
.sym 94356 spram_dataout10[12]
.sym 94357 $abc$40744$n5859
.sym 94358 slave_sel_r[2]
.sym 94359 spram_dataout00[12]
.sym 94391 spram_datain10[0]
.sym 94395 spram_datain10[11]
.sym 94396 spram_dataout10[7]
.sym 94397 spram_datain10[12]
.sym 94398 spram_datain10[14]
.sym 94399 $abc$40744$n6481_1
.sym 94400 spram_datain10[4]
.sym 94403 spram_dataout00[4]
.sym 94407 spram_datain00[7]
.sym 94409 array_muxed0[3]
.sym 94410 $abc$40744$n6487_1
.sym 94411 spram_datain10[15]
.sym 94412 spram_datain10[9]
.sym 94413 array_muxed1[3]
.sym 94414 $abc$40744$n5859
.sym 94416 spram_datain10[1]
.sym 94417 spram_datain00[4]
.sym 94418 spram_datain10[10]
.sym 94419 spram_datain00[5]
.sym 94420 array_muxed0[13]
.sym 94421 spram_datain10[7]
.sym 94422 spram_dataout00[1]
.sym 94423 spram_dataout10[15]
.sym 94424 spram_dataout10[6]
.sym 94425 array_muxed0[12]
.sym 94427 spram_dataout00[3]
.sym 94428 array_muxed0[9]
.sym 94434 spram_dataout00[7]
.sym 94440 array_muxed1[1]
.sym 94441 spram_dataout00[6]
.sym 94454 slave_sel_r[2]
.sym 94455 array_muxed1[3]
.sym 94463 array_muxed1[6]
.sym 94465 spram_dataout10[6]
.sym 94467 spram_dataout10[11]
.sym 94468 $abc$40744$n5859
.sym 94469 $abc$40744$n5859
.sym 94470 spram_dataout00[11]
.sym 94474 array_muxed1[6]
.sym 94476 $abc$40744$n5859
.sym 94479 spram_dataout00[6]
.sym 94480 $abc$40744$n5859
.sym 94481 slave_sel_r[2]
.sym 94482 spram_dataout10[6]
.sym 94486 $abc$40744$n5859
.sym 94487 array_muxed1[1]
.sym 94492 array_muxed1[3]
.sym 94493 $abc$40744$n5859
.sym 94497 array_muxed1[1]
.sym 94498 $abc$40744$n5859
.sym 94503 array_muxed1[6]
.sym 94505 $abc$40744$n5859
.sym 94509 array_muxed1[3]
.sym 94512 $abc$40744$n5859
.sym 94515 spram_dataout00[11]
.sym 94516 spram_dataout10[11]
.sym 94517 slave_sel_r[2]
.sym 94518 $abc$40744$n5859
.sym 94549 VexRiscv._zz_130_[7]
.sym 94551 spram_dataout10[14]
.sym 94554 array_muxed0[0]
.sym 94556 spram_datain00[13]
.sym 94557 spram_dataout10[8]
.sym 94559 array_muxed0[0]
.sym 94561 spram_dataout10[10]
.sym 94563 spram_dataout00[4]
.sym 94567 array_muxed0[2]
.sym 94569 spram_dataout00[7]
.sym 94570 spram_datain00[11]
.sym 94571 spram_datain00[8]
.sym 94572 spram_dataout00[11]
.sym 94573 $abc$40744$n5859
.sym 94579 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 94583 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 94587 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 94590 $abc$40744$n6328_1
.sym 94591 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 94597 $abc$40744$n5859
.sym 94601 array_muxed1[15]
.sym 94603 array_muxed1[7]
.sym 94609 $abc$40744$n6080_1
.sym 94612 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 94613 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 94614 $abc$40744$n5859
.sym 94615 $abc$40744$n6080_1
.sym 94618 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 94619 $abc$40744$n5859
.sym 94620 $abc$40744$n6080_1
.sym 94621 $abc$40744$n6328_1
.sym 94624 $abc$40744$n5859
.sym 94625 array_muxed1[7]
.sym 94631 $abc$40744$n5859
.sym 94633 array_muxed1[15]
.sym 94636 $abc$40744$n5859
.sym 94637 $abc$40744$n6080_1
.sym 94638 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 94639 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 94642 $abc$40744$n6080_1
.sym 94643 $abc$40744$n6328_1
.sym 94644 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 94645 $abc$40744$n5859
.sym 94648 array_muxed1[15]
.sym 94650 $abc$40744$n5859
.sym 94655 $abc$40744$n5859
.sym 94656 array_muxed1[7]
.sym 94685 array_muxed0[4]
.sym 94686 spram_wren0
.sym 94688 $abc$40744$n2387
.sym 94690 array_muxed0[10]
.sym 94692 array_muxed0[10]
.sym 94694 array_muxed0[11]
.sym 94695 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 94700 spram_dataout00[2]
.sym 94703 array_muxed0[3]
.sym 94704 spram_datain10[15]
.sym 94706 spram_maskwren10[0]
.sym 94707 array_muxed1[3]
.sym 94708 array_muxed0[7]
.sym 94711 $abc$40744$n6080_1
.sym 94712 spram_datain00[7]
.sym 94734 array_muxed1[8]
.sym 94749 $abc$40744$n5859
.sym 94763 array_muxed1[8]
.sym 94765 $abc$40744$n5859
.sym 94782 array_muxed1[8]
.sym 94784 $abc$40744$n5859
.sym 94827 basesoc_uart_eventmanager_pending_w[0]
.sym 94829 spram_dataout00[14]
.sym 94833 spram_dataout00[15]
.sym 94837 spram_dataout00[9]
.sym 94839 spram_dataout00[10]
.sym 94848 array_muxed1[3]
.sym 94850 basesoc_uart_tx_fifo_produce[1]
.sym 94864 basesoc_uart_rx_fifo_produce[1]
.sym 94868 $abc$40744$n2418
.sym 94934 basesoc_uart_rx_fifo_produce[1]
.sym 94936 $abc$40744$n2418
.sym 94937 clk12_$glb_clk
.sym 94938 sys_rst_$glb_sr
.sym 94972 $abc$40744$n2418
.sym 94985 user_btn2
.sym 94987 array_muxed1[7]
.sym 94989 basesoc_dat_w[7]
.sym 94990 basesoc_uart_tx_fifo_produce[3]
.sym 94997 basesoc_uart_rx_fifo_consume[1]
.sym 94998 $abc$40744$n2422
.sym 95037 basesoc_uart_rx_fifo_consume[1]
.sym 95075 $abc$40744$n2422
.sym 95076 clk12_$glb_clk
.sym 95077 sys_rst_$glb_sr
.sym 95110 basesoc_uart_rx_fifo_consume[1]
.sym 95119 csrbankarray_csrbank0_leds_out0_w[4]
.sym 95121 sys_rst
.sym 95126 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 95127 array_muxed0[2]
.sym 95129 $abc$40744$n5859
.sym 95138 basesoc_uart_tx_fifo_produce[3]
.sym 95145 basesoc_uart_tx_fifo_produce[2]
.sym 95146 $abc$40744$n2386
.sym 95154 basesoc_uart_tx_fifo_produce[1]
.sym 95161 basesoc_uart_tx_fifo_produce[0]
.sym 95167 $nextpnr_ICESTORM_LC_17$O
.sym 95169 basesoc_uart_tx_fifo_produce[0]
.sym 95173 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 95176 basesoc_uart_tx_fifo_produce[1]
.sym 95179 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 95181 basesoc_uart_tx_fifo_produce[2]
.sym 95183 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 95188 basesoc_uart_tx_fifo_produce[3]
.sym 95189 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 95214 $abc$40744$n2386
.sym 95215 clk12_$glb_clk
.sym 95216 sys_rst_$glb_sr
.sym 95243 $abc$40744$n2386
.sym 95247 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 95255 array_muxed1[4]
.sym 95259 $abc$40744$n2547
.sym 95263 basesoc_uart_tx_fifo_produce[0]
.sym 95264 array_muxed0[7]
.sym 95265 basesoc_uart_phy_rx_busy
.sym 95267 array_muxed1[3]
.sym 95291 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 95293 basesoc_uart_tx_fifo_wrport_we
.sym 95296 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 95297 sys_rst
.sym 95321 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 95325 sys_rst
.sym 95327 basesoc_uart_tx_fifo_wrport_we
.sym 95346 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 95354 clk12_$glb_clk
.sym 95355 VexRiscv.reset_$glb_sr
.sym 95383 basesoc_uart_tx_fifo_produce[1]
.sym 95390 VexRiscv._zz_50_[10]
.sym 95397 $abc$40744$n5413
.sym 95398 basesoc_uart_tx_fifo_produce[1]
.sym 95404 array_muxed1[3]
.sym 95405 VexRiscv._zz_50_[11]
.sym 95406 VexRiscv.decode_to_execute_RS2[12]
.sym 95414 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 95418 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 95419 basesoc_uart_tx_fifo_wrport_we
.sym 95431 $abc$40744$n8241
.sym 95436 sys_rst
.sym 95439 basesoc_uart_tx_fifo_produce[0]
.sym 95442 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 95444 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 95446 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 95454 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 95465 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 95473 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 95482 basesoc_uart_tx_fifo_wrport_we
.sym 95483 basesoc_uart_tx_fifo_produce[0]
.sym 95485 sys_rst
.sym 95492 $abc$40744$n8241
.sym 95493 clk12_$glb_clk
.sym 95522 array_muxed0[2]
.sym 95530 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 95532 $abc$40744$n3856_1
.sym 95534 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 95537 user_btn2
.sym 95538 VexRiscv.lastStagePc[11]
.sym 95540 $PACKER_VCC_NET
.sym 95541 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 95542 $abc$40744$n2509
.sym 95543 array_muxed1[7]
.sym 95545 basesoc_dat_w[7]
.sym 95555 por_rst
.sym 95556 $PACKER_VCC_NET
.sym 95557 $abc$40744$n7126
.sym 95560 $abc$40744$n7120
.sym 95562 reset_delay[0]
.sym 95563 $abc$40744$n2547
.sym 95564 $abc$40744$n204
.sym 95583 $abc$40744$n7122
.sym 95587 $PACKER_VCC_NET
.sym 95588 reset_delay[0]
.sym 95591 por_rst
.sym 95593 $abc$40744$n7126
.sym 95600 $abc$40744$n204
.sym 95610 por_rst
.sym 95612 $abc$40744$n7120
.sym 95629 por_rst
.sym 95630 $abc$40744$n7122
.sym 95631 $abc$40744$n2547
.sym 95632 clk12_$glb_clk
.sym 95660 array_muxed0[11]
.sym 95661 $abc$40744$n6697_1
.sym 95667 por_rst
.sym 95670 grant
.sym 95674 $abc$40744$n3859_1
.sym 95675 array_muxed0[2]
.sym 95676 $abc$40744$n8240
.sym 95677 csrbankarray_csrbank0_leds_out0_w[4]
.sym 95678 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 95679 VexRiscv._zz_171_[1]
.sym 95680 VexRiscv._zz_171_[0]
.sym 95681 $abc$40744$n8240
.sym 95682 csrbankarray_csrbank0_leds_out0_w[4]
.sym 95685 basesoc_uart_phy_rx_bitcount[1]
.sym 95695 $abc$40744$n204
.sym 95700 basesoc_uart_phy_rx_bitcount[3]
.sym 95702 $abc$40744$n2548
.sym 95705 $abc$40744$n206
.sym 95709 basesoc_uart_phy_rx_bitcount[1]
.sym 95713 por_rst
.sym 95714 basesoc_uart_phy_rx_bitcount[2]
.sym 95715 basesoc_uart_phy_rx_bitcount[0]
.sym 95721 sys_rst
.sym 95743 $abc$40744$n204
.sym 95744 sys_rst
.sym 95745 por_rst
.sym 95748 basesoc_uart_phy_rx_bitcount[1]
.sym 95749 basesoc_uart_phy_rx_bitcount[2]
.sym 95750 basesoc_uart_phy_rx_bitcount[3]
.sym 95751 basesoc_uart_phy_rx_bitcount[0]
.sym 95754 basesoc_uart_phy_rx_bitcount[2]
.sym 95755 basesoc_uart_phy_rx_bitcount[1]
.sym 95756 basesoc_uart_phy_rx_bitcount[0]
.sym 95757 basesoc_uart_phy_rx_bitcount[3]
.sym 95760 por_rst
.sym 95761 $abc$40744$n206
.sym 95770 $abc$40744$n2548
.sym 95771 clk12_$glb_clk
.sym 95799 $abc$40744$n233
.sym 95809 basesoc_vexriscv_ibus_adr[0]
.sym 95812 basesoc_uart_phy_rx_bitcount[3]
.sym 95813 VexRiscv._zz_49_[1]
.sym 95814 basesoc_uart_phy_rx_busy
.sym 95815 array_muxed1[3]
.sym 95816 basesoc_uart_phy_rx_bitcount[2]
.sym 95817 $PACKER_GND_NET
.sym 95818 $abc$40744$n3861
.sym 95819 basesoc_uart_tx_fifo_produce[0]
.sym 95820 array_muxed0[7]
.sym 95822 VexRiscv._zz_49_[1]
.sym 95834 basesoc_uart_phy_rx_bitcount[0]
.sym 95838 VexRiscv._zz_130_[3]
.sym 95842 $PACKER_VCC_NET
.sym 95850 VexRiscv.decode_to_execute_RS2[15]
.sym 95852 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 95855 VexRiscv._zz_171_[1]
.sym 95856 VexRiscv._zz_171_[0]
.sym 95857 $abc$40744$n8240
.sym 95858 VexRiscv._zz_130_[7]
.sym 95865 basesoc_uart_phy_rx_bitcount[0]
.sym 95866 $PACKER_VCC_NET
.sym 95878 VexRiscv._zz_171_[0]
.sym 95882 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 95890 VexRiscv._zz_130_[7]
.sym 95893 VexRiscv._zz_130_[3]
.sym 95905 VexRiscv._zz_130_[7]
.sym 95906 VexRiscv.decode_to_execute_RS2[15]
.sym 95907 VexRiscv._zz_171_[0]
.sym 95908 VexRiscv._zz_171_[1]
.sym 95909 $abc$40744$n8240
.sym 95910 clk12_$glb_clk
.sym 95939 $abc$40744$n4234
.sym 95953 basesoc_uart_tx_fifo_produce[1]
.sym 95954 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 95955 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 95956 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 95957 $abc$40744$n5413
.sym 95959 array_muxed1[3]
.sym 95961 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 95962 VexRiscv.decode_to_execute_RS2[12]
.sym 95963 $abc$40744$n233
.sym 95971 $abc$40744$n2349
.sym 95972 $abc$40744$n6901
.sym 95973 basesoc_uart_phy_rx_bitcount[0]
.sym 95977 $abc$40744$n6895
.sym 95983 sys_rst
.sym 95987 basesoc_uart_phy_rx_bitcount[1]
.sym 95990 basesoc_uart_phy_rx_busy
.sym 95991 basesoc_uart_phy_rx_bitcount[3]
.sym 95994 $abc$40744$n3861
.sym 95995 $abc$40744$n6899
.sym 96000 basesoc_uart_phy_rx_bitcount[2]
.sym 96001 $nextpnr_ICESTORM_LC_2$O
.sym 96004 basesoc_uart_phy_rx_bitcount[0]
.sym 96007 $auto$alumacc.cc:474:replace_alu$4009.C[2]
.sym 96009 basesoc_uart_phy_rx_bitcount[1]
.sym 96013 $auto$alumacc.cc:474:replace_alu$4009.C[3]
.sym 96016 basesoc_uart_phy_rx_bitcount[2]
.sym 96017 $auto$alumacc.cc:474:replace_alu$4009.C[2]
.sym 96021 basesoc_uart_phy_rx_bitcount[3]
.sym 96023 $auto$alumacc.cc:474:replace_alu$4009.C[3]
.sym 96027 $abc$40744$n6895
.sym 96029 basesoc_uart_phy_rx_busy
.sym 96032 sys_rst
.sym 96033 $abc$40744$n3861
.sym 96039 $abc$40744$n6901
.sym 96041 basesoc_uart_phy_rx_busy
.sym 96044 basesoc_uart_phy_rx_busy
.sym 96046 $abc$40744$n6899
.sym 96048 $abc$40744$n2349
.sym 96049 clk12_$glb_clk
.sym 96050 sys_rst_$glb_sr
.sym 96078 $abc$40744$n4239_1
.sym 96081 $abc$40744$n2349
.sym 96082 VexRiscv._zz_50_[10]
.sym 96091 $abc$40744$n2345
.sym 96093 user_btn2
.sym 96094 basesoc_uart_phy_rx_busy
.sym 96095 $abc$40744$n4234
.sym 96096 $PACKER_VCC_NET
.sym 96097 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 96098 $abc$40744$n2345
.sym 96099 $abc$40744$n2509
.sym 96100 $abc$40744$n4239_1
.sym 96102 VexRiscv._zz_193_
.sym 96109 $abc$40744$n4821
.sym 96112 basesoc_uart_phy_rx_bitcount[0]
.sym 96113 $abc$40744$n235
.sym 96114 $abc$40744$n4824_1
.sym 96115 basesoc_uart_phy_rx_busy
.sym 96119 sys_rst
.sym 96120 $abc$40744$n3861
.sym 96126 VexRiscv._zz_193_
.sym 96129 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 96132 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 96135 $abc$40744$n2387
.sym 96136 $abc$40744$n3727_1
.sym 96137 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 96138 basesoc_uart_tx_fifo_produce[1]
.sym 96141 VexRiscv._zz_193_
.sym 96142 $abc$40744$n235
.sym 96143 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 96144 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 96165 sys_rst
.sym 96166 basesoc_uart_phy_rx_busy
.sym 96167 basesoc_uart_phy_rx_bitcount[0]
.sym 96168 $abc$40744$n3861
.sym 96171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 96172 VexRiscv._zz_193_
.sym 96178 basesoc_uart_tx_fifo_produce[1]
.sym 96183 $abc$40744$n4821
.sym 96184 $abc$40744$n4824_1
.sym 96185 $abc$40744$n3727_1
.sym 96187 $abc$40744$n2387
.sym 96188 clk12_$glb_clk
.sym 96189 sys_rst_$glb_sr
.sym 96218 VexRiscv._zz_216_[5]
.sym 96229 por_rst
.sym 96230 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 96231 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 96232 $abc$40744$n8240
.sym 96233 sys_rst
.sym 96234 $abc$40744$n2509
.sym 96235 VexRiscv._zz_49_[1]
.sym 96236 basesoc_uart_phy_rx_bitcount[1]
.sym 96237 csrbankarray_csrbank0_leds_out0_w[4]
.sym 96238 array_muxed0[2]
.sym 96239 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 96247 $abc$40744$n4243
.sym 96249 VexRiscv._zz_49_[0]
.sym 96251 $abc$40744$n4822_1
.sym 96253 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 96254 VexRiscv._zz_47_[0]
.sym 96255 VexRiscv._zz_152_[1]
.sym 96257 $abc$40744$n4805_1
.sym 96258 $abc$40744$n4783
.sym 96259 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 96262 basesoc_uart_phy_rx_bitcount[1]
.sym 96263 VexRiscv._zz_152_[4]
.sym 96266 $abc$40744$n4144_1
.sym 96267 VexRiscv._zz_47_[1]
.sym 96270 basesoc_uart_phy_rx_busy
.sym 96272 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96274 $abc$40744$n2345
.sym 96275 VexRiscv._zz_49_[1]
.sym 96276 $abc$40744$n4279
.sym 96280 $abc$40744$n4243
.sym 96281 $abc$40744$n4805_1
.sym 96282 $abc$40744$n4783
.sym 96286 VexRiscv._zz_47_[0]
.sym 96287 VexRiscv._zz_47_[1]
.sym 96288 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 96289 $abc$40744$n4822_1
.sym 96293 VexRiscv._zz_47_[0]
.sym 96294 VexRiscv._zz_47_[1]
.sym 96299 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 96300 VexRiscv._zz_152_[1]
.sym 96301 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96304 VexRiscv._zz_152_[4]
.sym 96305 $abc$40744$n4144_1
.sym 96306 VexRiscv._zz_49_[0]
.sym 96307 VexRiscv._zz_49_[1]
.sym 96311 $abc$40744$n4243
.sym 96313 $abc$40744$n4783
.sym 96316 $abc$40744$n4243
.sym 96317 $abc$40744$n4805_1
.sym 96318 $abc$40744$n4279
.sym 96322 basesoc_uart_phy_rx_busy
.sym 96323 basesoc_uart_phy_rx_bitcount[1]
.sym 96326 $abc$40744$n2345
.sym 96327 clk12_$glb_clk
.sym 96328 sys_rst_$glb_sr
.sym 96357 $abc$40744$n4804
.sym 96359 $abc$40744$n4782_1
.sym 96367 VexRiscv._zz_152_[1]
.sym 96368 VexRiscv._zz_130_[0]
.sym 96369 $abc$40744$n3727_1
.sym 96370 $abc$40744$n4239_1
.sym 96371 VexRiscv._zz_36_[1]
.sym 96373 $PACKER_GND_NET
.sym 96374 VexRiscv._zz_49_[1]
.sym 96377 VexRiscv._zz_49_[1]
.sym 96378 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 96379 basesoc_uart_tx_fifo_produce[0]
.sym 96380 array_muxed0[7]
.sym 96387 $abc$40744$n4791
.sym 96388 $abc$40744$n4239_1
.sym 96389 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 96390 $abc$40744$n3749
.sym 96391 VexRiscv._zz_36_[1]
.sym 96393 $abc$40744$n4790_1
.sym 96394 $abc$40744$n6701
.sym 96396 VexRiscv._zz_36_[9]
.sym 96397 $abc$40744$n3727_1
.sym 96398 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96399 $abc$40744$n4234
.sym 96401 VexRiscv._zz_49_[0]
.sym 96402 $abc$40744$n4792_1
.sym 96405 $abc$40744$n6660
.sym 96406 $abc$40744$n6697_1
.sym 96408 VexRiscv._zz_290_[4]
.sym 96409 VexRiscv._zz_152_[4]
.sym 96411 VexRiscv._zz_49_[1]
.sym 96412 VexRiscv._zz_152_[1]
.sym 96413 $abc$40744$n233
.sym 96415 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 96416 VexRiscv._zz_152_[3]
.sym 96417 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 96419 VexRiscv._zz_49_[1]
.sym 96420 $abc$40744$n6660
.sym 96421 VexRiscv._zz_49_[0]
.sym 96422 VexRiscv._zz_152_[1]
.sym 96425 VexRiscv._zz_152_[1]
.sym 96426 $abc$40744$n4234
.sym 96427 $abc$40744$n6660
.sym 96428 $abc$40744$n4792_1
.sym 96432 VexRiscv._zz_152_[3]
.sym 96433 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 96434 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96439 VexRiscv._zz_36_[9]
.sym 96443 VexRiscv._zz_290_[4]
.sym 96444 VexRiscv._zz_152_[4]
.sym 96445 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 96449 $abc$40744$n4790_1
.sym 96450 $abc$40744$n6697_1
.sym 96451 $abc$40744$n6701
.sym 96452 $abc$40744$n3749
.sym 96456 VexRiscv._zz_36_[1]
.sym 96461 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 96462 $abc$40744$n4239_1
.sym 96463 $abc$40744$n4791
.sym 96464 $abc$40744$n3727_1
.sym 96465 $abc$40744$n233
.sym 96466 clk12_$glb_clk
.sym 96496 $abc$40744$n6701
.sym 96497 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 96499 $abc$40744$n3727_1
.sym 96500 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 96506 $abc$40744$n235
.sym 96508 $abc$40744$n233
.sym 96509 $abc$40744$n4234
.sym 96510 VexRiscv._zz_79_[31]
.sym 96511 VexRiscv._zz_152_[4]
.sym 96512 basesoc_vexriscv_ibus_adr[2]
.sym 96513 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96514 VexRiscv._zz_290_[9]
.sym 96515 VexRiscv._zz_36_[1]
.sym 96517 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 96518 VexRiscv._zz_152_[3]
.sym 96519 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 96525 $abc$40744$n4337
.sym 96526 $abc$40744$n4340
.sym 96527 $abc$40744$n4302_1
.sym 96528 grant
.sym 96529 $abc$40744$n4342_1
.sym 96530 basesoc_vexriscv_dbus_adr[2]
.sym 96533 $abc$40744$n4344_1
.sym 96535 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 96536 $abc$40744$n8240
.sym 96537 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 96538 basesoc_vexriscv_ibus_adr[2]
.sym 96542 basesoc_vexriscv_dbus_adr[7]
.sym 96543 basesoc_vexriscv_ibus_adr[7]
.sym 96545 $abc$40744$n3727_1
.sym 96548 $abc$40744$n4241
.sym 96549 $abc$40744$n4345_1
.sym 96550 $abc$40744$n4243
.sym 96554 $abc$40744$n3749
.sym 96555 $abc$40744$n4339_1
.sym 96558 $abc$40744$n4302_1
.sym 96560 $abc$40744$n4243
.sym 96561 $abc$40744$n4345_1
.sym 96566 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 96570 $abc$40744$n3749
.sym 96572 $abc$40744$n4337
.sym 96573 $abc$40744$n4339_1
.sym 96576 basesoc_vexriscv_dbus_adr[7]
.sym 96578 grant
.sym 96579 basesoc_vexriscv_ibus_adr[7]
.sym 96582 basesoc_vexriscv_ibus_adr[2]
.sym 96583 grant
.sym 96585 basesoc_vexriscv_dbus_adr[2]
.sym 96590 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 96594 $abc$40744$n4342_1
.sym 96595 $abc$40744$n4340
.sym 96596 $abc$40744$n3727_1
.sym 96597 $abc$40744$n4344_1
.sym 96601 $abc$40744$n4243
.sym 96602 $abc$40744$n4241
.sym 96603 $abc$40744$n4302_1
.sym 96604 $abc$40744$n8240
.sym 96605 clk12_$glb_clk
.sym 96637 $abc$40744$n4144_1
.sym 96648 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 96649 user_btn2
.sym 96650 $abc$40744$n4241
.sym 96651 $abc$40744$n4234
.sym 96652 $PACKER_VCC_NET
.sym 96653 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 96654 VexRiscv._zz_193_
.sym 96655 $abc$40744$n2509
.sym 96656 $abc$40744$n4239_1
.sym 96657 $abc$40744$n4239_1
.sym 96658 $abc$40744$n4301
.sym 96664 $abc$40744$n3749
.sym 96665 $abc$40744$n4239_1
.sym 96666 $abc$40744$n4236_1
.sym 96667 $abc$40744$n4092
.sym 96668 $abc$40744$n4235
.sym 96670 $abc$40744$n4813
.sym 96671 $abc$40744$n4270_1
.sym 96672 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 96673 VexRiscv._zz_47_[1]
.sym 96674 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 96675 $abc$40744$n4272_1
.sym 96676 $PACKER_VCC_NET
.sym 96677 basesoc_uart_tx_fifo_produce[0]
.sym 96678 $abc$40744$n4234
.sym 96682 $abc$40744$n2386
.sym 96684 VexRiscv._zz_47_[0]
.sym 96686 VexRiscv._zz_152_[9]
.sym 96687 $abc$40744$n4341_1
.sym 96689 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 96690 VexRiscv._zz_290_[9]
.sym 96691 $abc$40744$n3727_1
.sym 96697 $abc$40744$n3749
.sym 96698 $abc$40744$n4270_1
.sym 96699 $abc$40744$n4272_1
.sym 96703 $abc$40744$n4092
.sym 96704 $abc$40744$n4236_1
.sym 96705 $abc$40744$n4341_1
.sym 96706 VexRiscv._zz_152_[9]
.sym 96709 VexRiscv._zz_152_[9]
.sym 96710 VexRiscv._zz_290_[9]
.sym 96711 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 96715 $abc$40744$n4239_1
.sym 96716 $abc$40744$n4813
.sym 96717 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 96718 $abc$40744$n3727_1
.sym 96722 $abc$40744$n4239_1
.sym 96724 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 96729 $PACKER_VCC_NET
.sym 96730 basesoc_uart_tx_fifo_produce[0]
.sym 96733 VexRiscv._zz_47_[1]
.sym 96735 VexRiscv._zz_47_[0]
.sym 96739 $abc$40744$n4234
.sym 96740 VexRiscv._zz_152_[9]
.sym 96741 $abc$40744$n4092
.sym 96742 $abc$40744$n4235
.sym 96743 $abc$40744$n2386
.sym 96744 clk12_$glb_clk
.sym 96745 sys_rst_$glb_sr
.sym 96774 $abc$40744$n4337
.sym 96776 $abc$40744$n4236_1
.sym 96780 $abc$40744$n4235
.sym 96782 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 96783 $abc$40744$n4270_1
.sym 96786 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 96789 VexRiscv._zz_171_[0]
.sym 96790 sys_rst
.sym 96791 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 96792 spiflash_bus_dat_r[25]
.sym 96793 csrbankarray_csrbank0_leds_out0_w[4]
.sym 96794 $abc$40744$n3727_1
.sym 96795 $abc$40744$n4234
.sym 96803 VexRiscv._zz_36_[6]
.sym 96805 $abc$40744$n4243
.sym 96808 $abc$40744$n4278_1
.sym 96809 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 96810 $abc$40744$n4273_1
.sym 96811 $abc$40744$n4277_1
.sym 96812 $abc$40744$n4275_1
.sym 96813 $abc$40744$n4242_1
.sym 96815 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96817 $abc$40744$n4279
.sym 96818 $abc$40744$n4241
.sym 96819 $abc$40744$n3727_1
.sym 96820 $abc$40744$n4794_1
.sym 96824 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 96825 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 96828 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96830 $abc$40744$n233
.sym 96832 $abc$40744$n4239_1
.sym 96833 VexRiscv._zz_152_[6]
.sym 96834 VexRiscv._zz_152_[4]
.sym 96836 $abc$40744$n4243
.sym 96837 $abc$40744$n4279
.sym 96839 $abc$40744$n4278_1
.sym 96843 $abc$40744$n4239_1
.sym 96845 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 96848 VexRiscv._zz_152_[4]
.sym 96849 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96851 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 96854 $abc$40744$n4277_1
.sym 96855 $abc$40744$n4275_1
.sym 96856 $abc$40744$n4273_1
.sym 96857 $abc$40744$n3727_1
.sym 96860 $abc$40744$n4243
.sym 96861 $abc$40744$n4242_1
.sym 96862 $abc$40744$n3727_1
.sym 96863 $abc$40744$n4794_1
.sym 96867 $abc$40744$n4241
.sym 96868 $abc$40744$n4242_1
.sym 96869 $abc$40744$n4243
.sym 96874 VexRiscv._zz_36_[6]
.sym 96878 VexRiscv._zz_152_[6]
.sym 96879 VexRiscv.execute_LightShifterPlugin_isActive
.sym 96881 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 96882 $abc$40744$n233
.sym 96883 clk12_$glb_clk
.sym 96919 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 96925 $PACKER_GND_NET
.sym 96927 $abc$40744$n4239_1
.sym 96928 VexRiscv.CsrPlugin_hadException
.sym 96931 VexRiscv._zz_49_[1]
.sym 96933 $abc$40744$n4234
.sym 96934 VexRiscv._zz_152_[9]
.sym 96935 VexRiscv._zz_152_[6]
.sym 96942 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 96943 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 96946 $abc$40744$n4803
.sym 96947 VexRiscv._zz_313_
.sym 96948 $abc$40744$n4243
.sym 96951 $abc$40744$n4794_1
.sym 96952 $abc$40744$n4799
.sym 96953 $abc$40744$n4235
.sym 96954 $abc$40744$n6696_1
.sym 96955 $abc$40744$n4274_1
.sym 96956 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 96957 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 96960 $abc$40744$n4236_1
.sym 96961 VexRiscv._zz_152_[6]
.sym 96962 $abc$40744$n4795
.sym 96964 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 96965 $abc$40744$n4083
.sym 96969 $abc$40744$n233
.sym 96970 $abc$40744$n3727_1
.sym 96971 $abc$40744$n4234
.sym 96975 $abc$40744$n233
.sym 96977 $abc$40744$n4803
.sym 96982 $abc$40744$n233
.sym 96983 $abc$40744$n4799
.sym 96987 $abc$40744$n4794_1
.sym 96988 $abc$40744$n3727_1
.sym 96989 $abc$40744$n4243
.sym 96990 $abc$40744$n6696_1
.sym 96993 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 96994 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 96995 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 96996 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 96999 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 97002 VexRiscv._zz_313_
.sym 97005 VexRiscv._zz_152_[6]
.sym 97006 $abc$40744$n4235
.sym 97007 $abc$40744$n4083
.sym 97008 $abc$40744$n4234
.sym 97011 $abc$40744$n4795
.sym 97013 $abc$40744$n233
.sym 97017 VexRiscv._zz_152_[6]
.sym 97018 $abc$40744$n4274_1
.sym 97019 $abc$40744$n4083
.sym 97020 $abc$40744$n4236_1
.sym 97022 clk12_$glb_clk
.sym 97023 VexRiscv.reset_$glb_sr
.sym 97053 VexRiscv._zz_41_[29]
.sym 97057 $abc$40744$n4235
.sym 97061 $abc$40744$n4236_1
.sym 97067 $abc$40744$n4083
.sym 97069 VexRiscv._zz_152_[3]
.sym 97071 VexRiscv._zz_79_[31]
.sym 97072 basesoc_vexriscv_ibus_adr[2]
.sym 97074 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 97075 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 97082 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 97087 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 97089 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 97092 $abc$40744$n233
.sym 97094 $abc$40744$n4805
.sym 97095 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 97096 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 97100 $abc$40744$n4801
.sym 97102 VexRiscv._zz_313_
.sym 97110 $abc$40744$n233
.sym 97111 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 97113 $auto$alumacc.cc:474:replace_alu$4054.C[1]
.sym 97115 VexRiscv._zz_313_
.sym 97116 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 97119 $auto$alumacc.cc:474:replace_alu$4054.C[2]
.sym 97122 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 97123 $auto$alumacc.cc:474:replace_alu$4054.C[1]
.sym 97125 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 97127 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 97129 $auto$alumacc.cc:474:replace_alu$4054.C[2]
.sym 97131 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 97133 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 97135 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 97137 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 97139 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 97141 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 97144 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 97147 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 97150 $abc$40744$n4805
.sym 97152 $abc$40744$n233
.sym 97156 $abc$40744$n4801
.sym 97159 $abc$40744$n233
.sym 97161 clk12_$glb_clk
.sym 97162 VexRiscv.reset_$glb_sr
.sym 97203 $abc$40744$n4234
.sym 97205 $abc$40744$n4236_1
.sym 97206 $abc$40744$n4239_1
.sym 97207 $abc$40744$n2509
.sym 97208 $abc$40744$n3744
.sym 97211 VexRiscv._zz_193_
.sym 97213 user_btn2
.sym 97220 VexRiscv._zz_49_[0]
.sym 97225 $abc$40744$n4236_1
.sym 97229 $abc$40744$n4814_1
.sym 97231 $abc$40744$n4337
.sym 97232 $abc$40744$n3744
.sym 97233 $abc$40744$n4235
.sym 97235 VexRiscv._zz_49_[1]
.sym 97236 VexRiscv._zz_152_[9]
.sym 97238 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 97240 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 97241 VexRiscv._zz_171_[1]
.sym 97243 VexRiscv._zz_171_[0]
.sym 97244 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 97245 VexRiscv._zz_152_[3]
.sym 97247 $abc$40744$n2647
.sym 97248 $abc$40744$n4234
.sym 97255 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 97259 $abc$40744$n4234
.sym 97260 VexRiscv._zz_152_[3]
.sym 97261 $abc$40744$n3744
.sym 97262 $abc$40744$n4235
.sym 97271 $abc$40744$n3744
.sym 97272 $abc$40744$n4814_1
.sym 97273 $abc$40744$n4236_1
.sym 97274 VexRiscv._zz_152_[3]
.sym 97277 VexRiscv._zz_152_[9]
.sym 97278 VexRiscv._zz_171_[1]
.sym 97279 $abc$40744$n4337
.sym 97280 VexRiscv._zz_171_[0]
.sym 97284 VexRiscv._zz_49_[0]
.sym 97286 VexRiscv._zz_49_[1]
.sym 97292 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 97298 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 97299 $abc$40744$n2647
.sym 97300 clk12_$glb_clk
.sym 97332 $abc$40744$n4236_1
.sym 97334 $abc$40744$n6712
.sym 97337 basesoc_dat_w[3]
.sym 97341 $abc$40744$n4270_1
.sym 97342 $abc$40744$n6620
.sym 97343 VexRiscv._zz_171_[1]
.sym 97345 VexRiscv._zz_171_[0]
.sym 97346 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 97348 spiflash_bus_dat_r[25]
.sym 97349 $abc$40744$n4236_1
.sym 97350 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 97351 sys_rst
.sym 97352 $abc$40744$n4234
.sym 97353 csrbankarray_csrbank0_leds_out0_w[4]
.sym 97373 VexRiscv._zz_79_[31]
.sym 97386 VexRiscv._zz_161_
.sym 97419 VexRiscv._zz_79_[31]
.sym 97438 VexRiscv._zz_161_
.sym 97439 clk12_$glb_clk
.sym 97471 $PACKER_VCC_NET
.sym 97473 basesoc_vexriscv_ibus_adr[7]
.sym 97481 $PACKER_GND_NET
.sym 97483 $abc$40744$n4239_1
.sym 97485 VexRiscv.CsrPlugin_hadException
.sym 97488 VexRiscv._zz_41_[31]
.sym 97489 $abc$40744$n4234
.sym 97502 $abc$40744$n6612
.sym 97509 $abc$40744$n2492
.sym 97517 user_btn2
.sym 97518 $abc$40744$n6620
.sym 97522 $abc$40744$n6632
.sym 97527 sys_rst
.sym 97538 $abc$40744$n6612
.sym 97539 user_btn2
.sym 97540 sys_rst
.sym 97561 user_btn2
.sym 97562 sys_rst
.sym 97563 $abc$40744$n6632
.sym 97574 $abc$40744$n6620
.sym 97575 user_btn2
.sym 97576 sys_rst
.sym 97577 $abc$40744$n2492
.sym 97578 clk12_$glb_clk
.sym 97612 $abc$40744$n174
.sym 97613 $abc$40744$n2492
.sym 97627 $abc$40744$n2633
.sym 97648 $abc$40744$n233
.sym 97657 $PACKER_GND_NET
.sym 97664 VexRiscv._zz_41_[31]
.sym 97672 $PACKER_GND_NET
.sym 97689 VexRiscv._zz_41_[31]
.sym 97716 $abc$40744$n233
.sym 97717 clk12_$glb_clk
.sym 97760 VexRiscv._zz_193_
.sym 97762 user_btn2
.sym 97784 VexRiscv._zz_193_
.sym 97789 $abc$40744$n235
.sym 97803 $abc$40744$n2633
.sym 97851 VexRiscv._zz_193_
.sym 97855 $abc$40744$n2633
.sym 97856 clk12_$glb_clk
.sym 97857 $abc$40744$n235
.sym 97902 $abc$40744$n6620
.sym 97907 sys_rst
.sym 97917 $PACKER_VCC_NET
.sym 97922 waittimer2_count[0]
.sym 97927 $abc$40744$n6600
.sym 97930 $abc$40744$n174
.sym 97933 $abc$40744$n2492
.sym 97938 user_btn2
.sym 97972 $PACKER_VCC_NET
.sym 97973 waittimer2_count[0]
.sym 97986 $abc$40744$n174
.sym 97990 user_btn2
.sym 97992 $abc$40744$n6600
.sym 97994 $abc$40744$n2492
.sym 97995 clk12_$glb_clk
.sym 97996 sys_rst_$glb_sr
.sym 98056 $PACKER_VCC_NET
.sym 98064 $PACKER_VCC_NET
.sym 98066 waittimer2_count[7]
.sym 98067 waittimer2_count[2]
.sym 98068 waittimer2_count[6]
.sym 98069 waittimer2_count[0]
.sym 98071 waittimer2_count[5]
.sym 98072 waittimer2_count[4]
.sym 98075 waittimer2_count[3]
.sym 98083 waittimer2_count[1]
.sym 98086 $nextpnr_ICESTORM_LC_9$O
.sym 98089 waittimer2_count[0]
.sym 98092 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 98094 waittimer2_count[1]
.sym 98095 $PACKER_VCC_NET
.sym 98098 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 98100 $PACKER_VCC_NET
.sym 98101 waittimer2_count[2]
.sym 98102 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 98104 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 98106 $PACKER_VCC_NET
.sym 98107 waittimer2_count[3]
.sym 98108 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 98110 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 98112 $PACKER_VCC_NET
.sym 98113 waittimer2_count[4]
.sym 98114 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 98116 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 98118 $PACKER_VCC_NET
.sym 98119 waittimer2_count[5]
.sym 98120 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 98122 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 98124 waittimer2_count[6]
.sym 98125 $PACKER_VCC_NET
.sym 98126 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 98128 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 98130 $PACKER_VCC_NET
.sym 98131 waittimer2_count[7]
.sym 98132 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 98171 waittimer2_count[2]
.sym 98180 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 98187 waittimer2_count[11]
.sym 98188 waittimer2_count[14]
.sym 98189 waittimer2_count[9]
.sym 98190 waittimer2_count[10]
.sym 98191 waittimer2_count[13]
.sym 98195 waittimer2_count[12]
.sym 98198 waittimer2_count[15]
.sym 98202 $PACKER_VCC_NET
.sym 98210 $PACKER_VCC_NET
.sym 98213 waittimer2_count[8]
.sym 98217 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 98219 waittimer2_count[8]
.sym 98220 $PACKER_VCC_NET
.sym 98221 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 98223 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 98225 waittimer2_count[9]
.sym 98226 $PACKER_VCC_NET
.sym 98227 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 98229 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 98231 waittimer2_count[10]
.sym 98232 $PACKER_VCC_NET
.sym 98233 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 98235 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 98237 waittimer2_count[11]
.sym 98238 $PACKER_VCC_NET
.sym 98239 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 98241 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 98243 waittimer2_count[12]
.sym 98244 $PACKER_VCC_NET
.sym 98245 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 98247 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 98249 waittimer2_count[13]
.sym 98250 $PACKER_VCC_NET
.sym 98251 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 98253 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 98255 waittimer2_count[14]
.sym 98256 $PACKER_VCC_NET
.sym 98257 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 98259 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 98261 waittimer2_count[15]
.sym 98262 $PACKER_VCC_NET
.sym 98263 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 98295 $abc$40744$n6616
.sym 98314 user_btn2
.sym 98315 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 98321 user_btn2
.sym 98324 $PACKER_VCC_NET
.sym 98326 $abc$40744$n178
.sym 98327 $abc$40744$n186
.sym 98329 $abc$40744$n6618
.sym 98331 $abc$40744$n6622
.sym 98333 $abc$40744$n6626
.sym 98338 $abc$40744$n2492
.sym 98342 waittimer2_count[13]
.sym 98343 waittimer2_count[16]
.sym 98345 $abc$40744$n6608
.sym 98346 waittimer2_count[11]
.sym 98348 waittimer2_count[9]
.sym 98353 $PACKER_VCC_NET
.sym 98354 waittimer2_count[16]
.sym 98356 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 98359 user_btn2
.sym 98360 $abc$40744$n6608
.sym 98365 $abc$40744$n6622
.sym 98366 user_btn2
.sym 98371 waittimer2_count[9]
.sym 98372 waittimer2_count[13]
.sym 98373 waittimer2_count[11]
.sym 98377 $abc$40744$n6618
.sym 98378 user_btn2
.sym 98386 $abc$40744$n178
.sym 98390 user_btn2
.sym 98391 $abc$40744$n6626
.sym 98395 $abc$40744$n186
.sym 98399 $abc$40744$n2492
.sym 98400 clk12_$glb_clk
.sym 98401 sys_rst_$glb_sr
.sym 98492 clk12_$glb_clk
.sym 98497 spram_datain10[15]
.sym 98498 spram_datain10[12]
.sym 98500 spram_datain10[2]
.sym 98501 spram_datain10[1]
.sym 98502 spram_datain10[0]
.sym 98504 spram_datain00[5]
.sym 98505 spram_datain10[14]
.sym 98506 spram_datain10[9]
.sym 98507 spram_datain10[4]
.sym 98508 spram_datain00[0]
.sym 98509 spram_datain00[7]
.sym 98510 spram_datain00[4]
.sym 98511 spram_datain10[10]
.sym 98512 spram_datain10[11]
.sym 98515 spram_datain10[13]
.sym 98516 spram_datain00[3]
.sym 98517 spram_datain10[5]
.sym 98519 spram_datain10[3]
.sym 98521 spram_datain10[6]
.sym 98522 spram_datain10[7]
.sym 98523 spram_datain00[1]
.sym 98526 spram_datain00[6]
.sym 98527 spram_datain10[8]
.sym 98528 spram_datain00[2]
.sym 98529 spram_datain00[0]
.sym 98530 spram_datain10[8]
.sym 98531 spram_datain10[0]
.sym 98532 spram_datain00[1]
.sym 98533 spram_datain10[9]
.sym 98534 spram_datain10[1]
.sym 98535 spram_datain00[2]
.sym 98536 spram_datain10[10]
.sym 98537 spram_datain10[2]
.sym 98538 spram_datain00[3]
.sym 98539 spram_datain10[11]
.sym 98540 spram_datain10[3]
.sym 98541 spram_datain00[4]
.sym 98542 spram_datain10[12]
.sym 98543 spram_datain10[4]
.sym 98544 spram_datain00[5]
.sym 98545 spram_datain10[13]
.sym 98546 spram_datain10[5]
.sym 98547 spram_datain00[6]
.sym 98548 spram_datain10[14]
.sym 98549 spram_datain10[6]
.sym 98550 spram_datain00[7]
.sym 98551 spram_datain10[15]
.sym 98552 spram_datain10[7]
.sym 98600 spram_dataout10[0]
.sym 98601 spram_dataout10[1]
.sym 98602 spram_dataout10[2]
.sym 98603 spram_dataout10[3]
.sym 98604 spram_dataout10[4]
.sym 98605 spram_dataout10[5]
.sym 98606 spram_dataout10[6]
.sym 98607 spram_dataout10[7]
.sym 98639 spram_datain10[2]
.sym 98641 spram_datain00[0]
.sym 98696 clk12_$glb_clk
.sym 98701 array_muxed0[12]
.sym 98703 array_muxed0[0]
.sym 98704 array_muxed0[11]
.sym 98706 array_muxed0[13]
.sym 98707 array_muxed0[7]
.sym 98708 array_muxed0[0]
.sym 98710 spram_datain00[13]
.sym 98711 array_muxed0[9]
.sym 98712 array_muxed0[3]
.sym 98713 array_muxed0[6]
.sym 98714 array_muxed0[10]
.sym 98715 array_muxed0[4]
.sym 98716 array_muxed0[5]
.sym 98717 spram_datain00[9]
.sym 98718 array_muxed0[2]
.sym 98721 spram_datain00[11]
.sym 98722 spram_datain00[8]
.sym 98723 spram_datain00[15]
.sym 98724 spram_datain00[10]
.sym 98725 spram_datain00[12]
.sym 98727 spram_datain00[14]
.sym 98728 array_muxed0[1]
.sym 98730 array_muxed0[8]
.sym 98731 array_muxed0[1]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain00[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain00[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain00[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain00[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain00[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain00[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain00[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain00[15]
.sym 98796 spram_dataout10[8]
.sym 98797 spram_dataout10[9]
.sym 98798 spram_dataout10[10]
.sym 98799 spram_dataout10[11]
.sym 98800 spram_dataout10[12]
.sym 98801 spram_dataout10[13]
.sym 98802 spram_dataout10[14]
.sym 98803 spram_dataout10[15]
.sym 98813 array_muxed0[11]
.sym 98816 array_muxed0[7]
.sym 98873 spram_maskwren00[0]
.sym 98874 spram_maskwren00[2]
.sym 98875 array_muxed0[13]
.sym 98876 array_muxed0[4]
.sym 98877 spram_maskwren10[0]
.sym 98878 spram_maskwren10[2]
.sym 98879 array_muxed0[11]
.sym 98881 spram_maskwren00[0]
.sym 98882 spram_maskwren00[2]
.sym 98883 spram_wren0
.sym 98884 array_muxed0[5]
.sym 98885 array_muxed0[6]
.sym 98886 spram_maskwren10[2]
.sym 98887 array_muxed0[10]
.sym 98888 array_muxed0[9]
.sym 98890 spram_maskwren10[0]
.sym 98892 $PACKER_VCC_NET
.sym 98893 $PACKER_VCC_NET
.sym 98895 array_muxed0[3]
.sym 98896 array_muxed0[8]
.sym 98897 array_muxed0[12]
.sym 98900 array_muxed0[7]
.sym 98901 array_muxed0[2]
.sym 98904 spram_wren0
.sym 98905 spram_maskwren10[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren10[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren10[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren10[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren00[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren00[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren00[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren00[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout00[0]
.sym 98969 spram_dataout00[1]
.sym 98970 spram_dataout00[2]
.sym 98971 spram_dataout00[3]
.sym 98972 spram_dataout00[4]
.sym 98973 spram_dataout00[5]
.sym 98974 spram_dataout00[6]
.sym 98975 spram_dataout00[7]
.sym 98979 $abc$40744$n3911
.sym 98980 array_muxed0[12]
.sym 98983 array_muxed0[5]
.sym 98984 array_muxed0[13]
.sym 98989 array_muxed0[9]
.sym 99049 $PACKER_GND_NET
.sym 99050 $PACKER_VCC_NET
.sym 99057 $PACKER_GND_NET
.sym 99058 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout00[8]
.sym 99141 spram_dataout00[9]
.sym 99142 spram_dataout00[10]
.sym 99143 spram_dataout00[11]
.sym 99144 spram_dataout00[12]
.sym 99145 spram_dataout00[13]
.sym 99146 spram_dataout00[14]
.sym 99147 spram_dataout00[15]
.sym 99304 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 99455 basesoc_uart_phy_rx_busy
.sym 99758 VexRiscv._zz_79_[31]
.sym 99940 $abc$40744$n8240
.sym 100386 VexRiscv.CsrPlugin_hadException
.sym 100874 VexRiscv._zz_36_[1]
.sym 101017 $abc$40744$n2345
.sym 101663 VexRiscv._zz_41_[31]
.sym 102012 VexRiscv.CsrPlugin_hadException
.sym 102170 $abc$40744$n2633
.sym 102787 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103053 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103077 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103399 spram_dataout11[4]
.sym 103400 spram_dataout01[4]
.sym 103401 $abc$40744$n5859
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout11[9]
.sym 103404 spram_dataout01[9]
.sym 103405 $abc$40744$n5859
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout11[13]
.sym 103408 spram_dataout01[13]
.sym 103409 $abc$40744$n5859
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout11[7]
.sym 103412 spram_dataout01[7]
.sym 103413 $abc$40744$n5859
.sym 103414 slave_sel_r[2]
.sym 103415 spram_dataout11[15]
.sym 103416 spram_dataout01[15]
.sym 103417 $abc$40744$n5859
.sym 103418 slave_sel_r[2]
.sym 103419 spram_dataout11[1]
.sym 103420 spram_dataout01[1]
.sym 103421 $abc$40744$n5859
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout11[8]
.sym 103424 spram_dataout01[8]
.sym 103425 $abc$40744$n5859
.sym 103426 slave_sel_r[2]
.sym 103427 spram_dataout11[6]
.sym 103428 spram_dataout01[6]
.sym 103429 $abc$40744$n5859
.sym 103430 slave_sel_r[2]
.sym 103431 spram_dataout11[10]
.sym 103432 spram_dataout01[10]
.sym 103433 $abc$40744$n5859
.sym 103434 slave_sel_r[2]
.sym 103435 $abc$40744$n5859
.sym 103436 array_muxed1[25]
.sym 103439 $abc$40744$n5859
.sym 103440 array_muxed1[18]
.sym 103443 $abc$40744$n5859
.sym 103444 array_muxed1[18]
.sym 103447 $abc$40744$n5859
.sym 103448 array_muxed1[25]
.sym 103451 $abc$40744$n5859
.sym 103452 array_muxed1[17]
.sym 103455 spram_dataout11[2]
.sym 103456 spram_dataout01[2]
.sym 103457 $abc$40744$n5859
.sym 103458 slave_sel_r[2]
.sym 103459 $abc$40744$n5859
.sym 103460 array_muxed1[17]
.sym 103463 $abc$40744$n5859
.sym 103464 array_muxed1[27]
.sym 103467 $abc$40744$n5859
.sym 103468 array_muxed1[23]
.sym 103471 $abc$40744$n5859
.sym 103472 array_muxed1[30]
.sym 103475 $abc$40744$n5859
.sym 103476 array_muxed1[23]
.sym 103479 $abc$40744$n5859
.sym 103480 array_muxed1[16]
.sym 103483 $abc$40744$n5859
.sym 103484 array_muxed1[16]
.sym 103487 $abc$40744$n5859
.sym 103488 array_muxed1[30]
.sym 103491 $abc$40744$n5859
.sym 103492 array_muxed1[27]
.sym 103496 basesoc_uart_tx_fifo_level0[0]
.sym 103501 basesoc_uart_tx_fifo_level0[1]
.sym 103505 basesoc_uart_tx_fifo_level0[2]
.sym 103506 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 103509 basesoc_uart_tx_fifo_level0[3]
.sym 103510 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 103513 basesoc_uart_tx_fifo_level0[4]
.sym 103514 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 103519 basesoc_uart_tx_fifo_level0[0]
.sym 103520 basesoc_uart_tx_fifo_level0[1]
.sym 103521 basesoc_uart_tx_fifo_level0[2]
.sym 103522 basesoc_uart_tx_fifo_level0[3]
.sym 103528 basesoc_uart_tx_fifo_level0[0]
.sym 103532 basesoc_uart_tx_fifo_level0[1]
.sym 103533 $PACKER_VCC_NET
.sym 103536 basesoc_uart_tx_fifo_level0[2]
.sym 103537 $PACKER_VCC_NET
.sym 103538 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 103540 basesoc_uart_tx_fifo_level0[3]
.sym 103541 $PACKER_VCC_NET
.sym 103542 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 103544 basesoc_uart_tx_fifo_level0[4]
.sym 103545 $PACKER_VCC_NET
.sym 103546 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 103547 $abc$40744$n6884
.sym 103548 $abc$40744$n6885
.sym 103549 basesoc_uart_tx_fifo_wrport_we
.sym 103551 $abc$40744$n6887
.sym 103552 $abc$40744$n6888
.sym 103553 basesoc_uart_tx_fifo_wrport_we
.sym 103555 $abc$40744$n6881
.sym 103556 $abc$40744$n6882
.sym 103557 basesoc_uart_tx_fifo_wrport_we
.sym 103571 sys_rst
.sym 103572 basesoc_uart_tx_fifo_wrport_we
.sym 103573 basesoc_uart_tx_fifo_do_read
.sym 103579 basesoc_uart_tx_fifo_level0[1]
.sym 103583 sys_rst
.sym 103584 basesoc_uart_tx_fifo_wrport_we
.sym 103585 basesoc_uart_tx_fifo_level0[0]
.sym 103586 basesoc_uart_tx_fifo_do_read
.sym 103596 $PACKER_VCC_NET
.sym 103597 basesoc_uart_tx_fifo_level0[0]
.sym 103603 $abc$40744$n6878
.sym 103604 $abc$40744$n6879
.sym 103605 basesoc_uart_tx_fifo_wrport_we
.sym 103620 basesoc_uart_tx_fifo_level0[0]
.sym 103622 $PACKER_VCC_NET
.sym 103655 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 103667 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 103715 waittimer1_count[1]
.sym 103716 user_btn1
.sym 103719 waittimer1_count[0]
.sym 103720 eventmanager_status_w[1]
.sym 103721 sys_rst
.sym 103722 user_btn1
.sym 103723 VexRiscv._zz_189_
.sym 103747 $PACKER_VCC_NET
.sym 103751 user_btn1
.sym 103752 $abc$40744$n6645
.sym 103755 waittimer1_count[3]
.sym 103756 waittimer1_count[4]
.sym 103757 waittimer1_count[5]
.sym 103758 waittimer1_count[8]
.sym 103759 user_btn1
.sym 103760 $abc$40744$n6643
.sym 103763 $abc$40744$n3951
.sym 103764 $abc$40744$n3952
.sym 103765 $abc$40744$n3953
.sym 103767 user_btn1
.sym 103768 $abc$40744$n6651
.sym 103771 user_btn1
.sym 103772 $abc$40744$n6639
.sym 103775 user_btn1
.sym 103776 $abc$40744$n6641
.sym 103779 waittimer1_count[0]
.sym 103780 waittimer1_count[1]
.sym 103781 waittimer1_count[2]
.sym 103782 $abc$40744$n172
.sym 103784 waittimer1_count[0]
.sym 103788 waittimer1_count[1]
.sym 103789 $PACKER_VCC_NET
.sym 103792 waittimer1_count[2]
.sym 103793 $PACKER_VCC_NET
.sym 103794 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 103796 waittimer1_count[3]
.sym 103797 $PACKER_VCC_NET
.sym 103798 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 103800 waittimer1_count[4]
.sym 103801 $PACKER_VCC_NET
.sym 103802 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 103804 waittimer1_count[5]
.sym 103805 $PACKER_VCC_NET
.sym 103806 $auto$alumacc.cc:474:replace_alu$4027.C[5]
.sym 103808 waittimer1_count[6]
.sym 103809 $PACKER_VCC_NET
.sym 103810 $auto$alumacc.cc:474:replace_alu$4027.C[6]
.sym 103812 waittimer1_count[7]
.sym 103813 $PACKER_VCC_NET
.sym 103814 $auto$alumacc.cc:474:replace_alu$4027.C[7]
.sym 103816 waittimer1_count[8]
.sym 103817 $PACKER_VCC_NET
.sym 103818 $auto$alumacc.cc:474:replace_alu$4027.C[8]
.sym 103820 waittimer1_count[9]
.sym 103821 $PACKER_VCC_NET
.sym 103822 $auto$alumacc.cc:474:replace_alu$4027.C[9]
.sym 103824 waittimer1_count[10]
.sym 103825 $PACKER_VCC_NET
.sym 103826 $auto$alumacc.cc:474:replace_alu$4027.C[10]
.sym 103828 waittimer1_count[11]
.sym 103829 $PACKER_VCC_NET
.sym 103830 $auto$alumacc.cc:474:replace_alu$4027.C[11]
.sym 103832 waittimer1_count[12]
.sym 103833 $PACKER_VCC_NET
.sym 103834 $auto$alumacc.cc:474:replace_alu$4027.C[12]
.sym 103836 waittimer1_count[13]
.sym 103837 $PACKER_VCC_NET
.sym 103838 $auto$alumacc.cc:474:replace_alu$4027.C[13]
.sym 103840 waittimer1_count[14]
.sym 103841 $PACKER_VCC_NET
.sym 103842 $auto$alumacc.cc:474:replace_alu$4027.C[14]
.sym 103844 waittimer1_count[15]
.sym 103845 $PACKER_VCC_NET
.sym 103846 $auto$alumacc.cc:474:replace_alu$4027.C[15]
.sym 103848 waittimer1_count[16]
.sym 103849 $PACKER_VCC_NET
.sym 103850 $auto$alumacc.cc:474:replace_alu$4027.C[16]
.sym 103851 csrbankarray_csrbank2_addr0_w[3]
.sym 103852 csrbankarray_csrbank2_ctrl0_w[3]
.sym 103853 basesoc_adr[1]
.sym 103854 basesoc_adr[0]
.sym 103855 basesoc_dat_w[3]
.sym 103859 basesoc_dat_w[2]
.sym 103863 basesoc_dat_w[1]
.sym 103867 waittimer1_count[9]
.sym 103868 waittimer1_count[11]
.sym 103869 waittimer1_count[13]
.sym 103871 basesoc_ctrl_reset_reset_r
.sym 103879 user_btn1
.sym 103880 $abc$40744$n6661
.sym 103884 waittimer1_count[0]
.sym 103886 $PACKER_VCC_NET
.sym 103891 user_btn1
.sym 103892 $abc$40744$n6657
.sym 103895 user_btn1
.sym 103896 $abc$40744$n6635
.sym 103907 user_btn1
.sym 103908 $abc$40744$n6653
.sym 103923 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 103939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 103943 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 103947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 103959 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 103967 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 103971 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 103975 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 103991 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 103999 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 104007 $abc$40744$n2235
.sym 104008 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 104027 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 104031 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 104032 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 104051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 104071 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 104099 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 104123 $abc$40744$n6200
.sym 104143 basesoc_dat_w[7]
.sym 104147 basesoc_dat_w[3]
.sym 104199 $abc$40744$n3988
.sym 104200 $abc$40744$n3794
.sym 104201 basesoc_we
.sym 104207 csrbankarray_csrbank2_dat0_re
.sym 104211 basesoc_we
.sym 104212 $abc$40744$n3988
.sym 104213 $abc$40744$n3818
.sym 104214 sys_rst
.sym 104215 csrbankarray_csrbank2_dat0_re
.sym 104216 sys_rst
.sym 104219 csrbankarray_csrbank2_addr0_w[2]
.sym 104220 csrbankarray_csrbank2_ctrl0_w[2]
.sym 104221 basesoc_adr[1]
.sym 104222 basesoc_adr[0]
.sym 104223 $abc$40744$n3794
.sym 104224 csrbankarray_csrbank2_dat0_w[2]
.sym 104225 $abc$40744$n6011
.sym 104226 $abc$40744$n3988
.sym 104227 csrbankarray_csrbank2_addr0_w[1]
.sym 104228 csrbankarray_csrbank2_ctrl0_w[1]
.sym 104229 basesoc_adr[1]
.sym 104230 basesoc_adr[0]
.sym 104247 basesoc_dat_w[3]
.sym 104251 basesoc_ctrl_reset_reset_r
.sym 104263 basesoc_dat_w[4]
.sym 104291 basesoc_dat_w[7]
.sym 104299 basesoc_dat_w[1]
.sym 104303 basesoc_dat_w[2]
.sym 104359 spram_dataout11[5]
.sym 104360 spram_dataout01[5]
.sym 104361 $abc$40744$n5859
.sym 104362 slave_sel_r[2]
.sym 104363 spram_dataout11[11]
.sym 104364 spram_dataout01[11]
.sym 104365 $abc$40744$n5859
.sym 104366 slave_sel_r[2]
.sym 104367 spram_dataout11[12]
.sym 104368 spram_dataout01[12]
.sym 104369 $abc$40744$n5859
.sym 104370 slave_sel_r[2]
.sym 104371 $abc$40744$n6324_1
.sym 104372 $abc$40744$n5859
.sym 104375 spram_dataout11[0]
.sym 104376 spram_dataout01[0]
.sym 104377 $abc$40744$n5859
.sym 104378 slave_sel_r[2]
.sym 104379 spram_dataout11[14]
.sym 104380 spram_dataout01[14]
.sym 104381 $abc$40744$n5859
.sym 104382 slave_sel_r[2]
.sym 104383 $abc$40744$n6324_1
.sym 104384 $abc$40744$n5859
.sym 104387 spram_dataout11[3]
.sym 104388 spram_dataout01[3]
.sym 104389 $abc$40744$n5859
.sym 104390 slave_sel_r[2]
.sym 104391 $abc$40744$n5859
.sym 104392 array_muxed1[29]
.sym 104395 $abc$40744$n5859
.sym 104396 array_muxed1[21]
.sym 104399 $abc$40744$n5859
.sym 104400 array_muxed1[29]
.sym 104403 $abc$40744$n6327_1
.sym 104404 $abc$40744$n5859
.sym 104407 $abc$40744$n5859
.sym 104408 array_muxed1[21]
.sym 104411 $abc$40744$n5859
.sym 104412 array_muxed1[24]
.sym 104415 $abc$40744$n5859
.sym 104416 array_muxed1[24]
.sym 104419 $abc$40744$n6327_1
.sym 104420 $abc$40744$n5859
.sym 104479 basesoc_uart_tx_fifo_do_read
.sym 104499 spiflash_bus_dat_r[19]
.sym 104500 slave_sel_r[1]
.sym 104501 $abc$40744$n6501_1
.sym 104511 spiflash_bus_dat_r[23]
.sym 104512 slave_sel_r[1]
.sym 104513 $abc$40744$n6509_1
.sym 104515 spiflash_bus_dat_r[20]
.sym 104516 slave_sel_r[1]
.sym 104517 $abc$40744$n6503_1
.sym 104523 spiflash_bus_dat_r[18]
.sym 104524 slave_sel_r[1]
.sym 104525 $abc$40744$n6499_1
.sym 104535 spiflash_bus_dat_r[17]
.sym 104536 slave_sel_r[1]
.sym 104537 $abc$40744$n6497_1
.sym 104555 array_muxed0[4]
.sym 104575 $abc$40744$n3988
.sym 104576 $abc$40744$n3794
.sym 104577 csrbankarray_csrbank2_dat0_w[4]
.sym 104595 basesoc_counter[0]
.sym 104619 VexRiscv._zz_41_[15]
.sym 104655 $PACKER_GND_NET
.sym 104703 sys_rst
.sym 104704 $abc$40744$n6667
.sym 104705 user_btn1
.sym 104707 sys_rst
.sym 104708 $abc$40744$n6659
.sym 104709 user_btn1
.sym 104719 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 104723 basesoc_we
.sym 104724 $abc$40744$n3988
.sym 104725 $abc$40744$n3815
.sym 104726 sys_rst
.sym 104727 eventmanager_status_w[1]
.sym 104728 sys_rst
.sym 104729 user_btn1
.sym 104735 $abc$40744$n172
.sym 104743 $abc$40744$n166
.sym 104747 $abc$40744$n162
.sym 104751 $abc$40744$n160
.sym 104755 $abc$40744$n3950
.sym 104756 $abc$40744$n3954
.sym 104757 $abc$40744$n160
.sym 104758 $abc$40744$n162
.sym 104759 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 104763 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 104767 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 104771 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 104775 $abc$40744$n168
.sym 104779 sys_rst
.sym 104780 $abc$40744$n6663
.sym 104781 user_btn1
.sym 104783 $abc$40744$n170
.sym 104787 sys_rst
.sym 104788 $abc$40744$n6655
.sym 104789 user_btn1
.sym 104791 sys_rst
.sym 104792 $abc$40744$n6665
.sym 104793 user_btn1
.sym 104795 $abc$40744$n164
.sym 104796 $abc$40744$n166
.sym 104797 $abc$40744$n168
.sym 104798 $abc$40744$n170
.sym 104799 $abc$40744$n164
.sym 104803 sys_rst
.sym 104804 $abc$40744$n6647
.sym 104805 user_btn1
.sym 104807 csrbankarray_csrbank2_dat0_w[0]
.sym 104808 csrbankarray_csrbank2_ctrl0_w[0]
.sym 104809 basesoc_adr[0]
.sym 104810 basesoc_adr[1]
.sym 104814 $PACKER_VCC_NET
.sym 104819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 104827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 104847 VexRiscv._zz_41_[27]
.sym 104851 VexRiscv._zz_41_[26]
.sym 104855 VexRiscv._zz_171_[2]
.sym 104859 VexRiscv._zz_41_[8]
.sym 104863 VexRiscv._zz_41_[9]
.sym 104872 VexRiscv._zz_321_
.sym 104873 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 104877 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 104878 $auto$alumacc.cc:474:replace_alu$4057.C[1]
.sym 104881 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 104882 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 104885 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 104886 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 104889 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 104890 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 104893 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 104894 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 104895 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 104899 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 104903 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 104904 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 104905 $abc$40744$n4026
.sym 104907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 104911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 104915 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 104916 VexRiscv.CsrPlugin_mepc[25]
.sym 104917 $abc$40744$n5004
.sym 104919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 104923 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 104927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 104931 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 104932 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 104933 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 104943 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 104950 $abc$40744$n2583
.sym 104951 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 104963 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 104967 $abc$40744$n4843
.sym 104968 $abc$40744$n6200
.sym 104975 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 104976 VexRiscv.CsrPlugin_mepc[18]
.sym 104977 $abc$40744$n5004
.sym 104979 basesoc_dat_w[2]
.sym 104987 $abc$40744$n3600
.sym 104988 grant
.sym 104989 $abc$40744$n3612_1
.sym 104990 $abc$40744$n2235
.sym 104995 basesoc_ctrl_reset_reset_r
.sym 104999 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 105000 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 105001 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 105002 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 105003 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 105007 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 105011 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 105012 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 105015 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 105016 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 105017 $abc$40744$n4199
.sym 105018 $abc$40744$n4202
.sym 105019 $abc$40744$n4200_1
.sym 105020 $abc$40744$n4201
.sym 105021 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 105022 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 105023 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 105024 VexRiscv.CsrPlugin_mepc[24]
.sym 105025 $abc$40744$n5004
.sym 105027 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 105028 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 105031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 105035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 105039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 105043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 105047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 105051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 105055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 105059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 105063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 105067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 105071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 105075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 105079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 105083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 105087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 105091 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 105095 VexRiscv._zz_196_[2]
.sym 105096 VexRiscv._zz_195_[2]
.sym 105097 VexRiscv._zz_196_[32]
.sym 105099 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 105103 VexRiscv._zz_195_[4]
.sym 105104 VexRiscv._zz_195_[5]
.sym 105105 VexRiscv._zz_313_
.sym 105107 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 105111 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 105115 VexRiscv._zz_195_[6]
.sym 105116 VexRiscv._zz_195_[7]
.sym 105117 VexRiscv._zz_313_
.sym 105119 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 105127 $abc$40744$n5558_1
.sym 105128 $abc$40744$n5557
.sym 105129 VexRiscv._zz_321_
.sym 105131 VexRiscv._zz_195_[7]
.sym 105132 VexRiscv._zz_195_[8]
.sym 105133 VexRiscv._zz_313_
.sym 105135 VexRiscv._zz_195_[3]
.sym 105136 VexRiscv._zz_195_[4]
.sym 105137 VexRiscv._zz_313_
.sym 105139 VexRiscv._zz_195_[2]
.sym 105140 VexRiscv._zz_195_[3]
.sym 105141 VexRiscv._zz_313_
.sym 105143 $abc$40744$n5549
.sym 105144 $abc$40744$n5548_1
.sym 105145 VexRiscv._zz_321_
.sym 105147 $abc$40744$n5555
.sym 105148 $abc$40744$n5554_1
.sym 105149 VexRiscv._zz_321_
.sym 105151 $abc$40744$n5543
.sym 105152 $abc$40744$n5542_1
.sym 105153 VexRiscv._zz_321_
.sym 105155 $abc$40744$n5546_1
.sym 105156 $abc$40744$n5545
.sym 105157 VexRiscv._zz_321_
.sym 105159 basesoc_dat_w[6]
.sym 105163 basesoc_dat_w[3]
.sym 105167 VexRiscv._zz_195_[8]
.sym 105168 VexRiscv._zz_195_[9]
.sym 105169 VexRiscv._zz_313_
.sym 105171 basesoc_dat_w[5]
.sym 105175 VexRiscv._zz_195_[9]
.sym 105176 VexRiscv._zz_195_[10]
.sym 105177 VexRiscv._zz_313_
.sym 105179 VexRiscv._zz_196_[8]
.sym 105180 VexRiscv._zz_195_[8]
.sym 105181 VexRiscv._zz_196_[32]
.sym 105183 basesoc_dat_w[7]
.sym 105187 basesoc_dat_w[1]
.sym 105191 $abc$40744$n5540_1
.sym 105192 $abc$40744$n5539
.sym 105193 VexRiscv._zz_321_
.sym 105195 VexRiscv._zz_195_[1]
.sym 105196 VexRiscv._zz_195_[2]
.sym 105197 VexRiscv._zz_313_
.sym 105203 VexRiscv._zz_196_[0]
.sym 105204 VexRiscv._zz_194_[31]
.sym 105205 VexRiscv._zz_196_[32]
.sym 105208 VexRiscv._zz_194_[31]
.sym 105209 $abc$40744$n7810
.sym 105210 $PACKER_VCC_NET
.sym 105215 $abc$40744$n5564_1
.sym 105216 $abc$40744$n5563
.sym 105217 VexRiscv._zz_321_
.sym 105227 basesoc_dat_w[1]
.sym 105319 $abc$40744$n5859
.sym 105320 array_muxed1[26]
.sym 105323 $abc$40744$n5859
.sym 105324 array_muxed1[20]
.sym 105327 $abc$40744$n5859
.sym 105328 array_muxed1[19]
.sym 105331 $abc$40744$n5859
.sym 105332 array_muxed1[26]
.sym 105335 $abc$40744$n5859
.sym 105336 array_muxed1[20]
.sym 105339 $abc$40744$n5859
.sym 105340 array_muxed1[19]
.sym 105343 $abc$40744$n5859
.sym 105344 array_muxed1[28]
.sym 105347 $abc$40744$n5859
.sym 105348 array_muxed1[28]
.sym 105363 $abc$40744$n5859
.sym 105364 array_muxed1[31]
.sym 105371 spiflash_bus_dat_r[21]
.sym 105372 slave_sel_r[1]
.sym 105373 $abc$40744$n6505_1
.sym 105379 $abc$40744$n5859
.sym 105380 array_muxed1[31]
.sym 105412 $PACKER_VCC_NET
.sym 105413 basesoc_uart_tx_fifo_consume[0]
.sym 105415 spiflash_bus_dat_r[20]
.sym 105416 array_muxed0[3]
.sym 105417 $abc$40744$n3983
.sym 105423 $abc$40744$n3865
.sym 105424 basesoc_uart_tx_fifo_level0[4]
.sym 105431 $abc$40744$n2367
.sym 105432 basesoc_uart_phy_sink_ready
.sym 105435 basesoc_uart_phy_sink_ready
.sym 105436 basesoc_uart_phy_sink_valid
.sym 105437 basesoc_uart_tx_fifo_level0[4]
.sym 105438 $abc$40744$n3865
.sym 105443 spiflash_bus_dat_r[21]
.sym 105444 array_muxed0[4]
.sym 105445 $abc$40744$n3983
.sym 105447 spiflash_bus_dat_r[19]
.sym 105448 array_muxed0[2]
.sym 105449 $abc$40744$n3983
.sym 105451 spiflash_bus_dat_r[23]
.sym 105452 array_muxed0[6]
.sym 105453 $abc$40744$n3983
.sym 105455 spiflash_bus_dat_r[22]
.sym 105456 array_muxed0[5]
.sym 105457 $abc$40744$n3983
.sym 105459 $abc$40744$n3983
.sym 105460 spiflash_bus_dat_r[16]
.sym 105463 spiflash_bus_dat_r[18]
.sym 105464 array_muxed0[1]
.sym 105465 $abc$40744$n3983
.sym 105467 spiflash_bus_dat_r[14]
.sym 105468 array_muxed0[13]
.sym 105469 $abc$40744$n3983
.sym 105471 $abc$40744$n3983
.sym 105472 spiflash_bus_dat_r[31]
.sym 105475 spiflash_bus_dat_r[13]
.sym 105476 array_muxed0[12]
.sym 105477 $abc$40744$n3983
.sym 105503 basesoc_uart_tx_fifo_do_read
.sym 105504 basesoc_uart_tx_fifo_consume[0]
.sym 105505 sys_rst
.sym 105507 basesoc_uart_tx_fifo_consume[1]
.sym 105511 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 105515 VexRiscv.decode_to_execute_RS2[21]
.sym 105516 VexRiscv._zz_130_[5]
.sym 105517 VexRiscv._zz_171_[1]
.sym 105519 VexRiscv.decode_to_execute_RS2[18]
.sym 105520 VexRiscv._zz_130_[2]
.sym 105521 VexRiscv._zz_171_[1]
.sym 105523 VexRiscv.decode_to_execute_RS2[29]
.sym 105524 VexRiscv._zz_171_[1]
.sym 105525 $abc$40744$n5853
.sym 105531 VexRiscv.decode_to_execute_RS2[26]
.sym 105532 VexRiscv._zz_171_[1]
.sym 105533 $abc$40744$n5847
.sym 105535 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 105539 VexRiscv.decode_to_execute_RS2[19]
.sym 105540 VexRiscv._zz_130_[3]
.sym 105541 VexRiscv._zz_171_[1]
.sym 105543 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 105551 basesoc_vexriscv_ibus_adr[27]
.sym 105552 basesoc_vexriscv_dbus_adr[27]
.sym 105553 grant
.sym 105567 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 105583 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 105595 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 105603 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 105635 $PACKER_GND_NET
.sym 105639 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 105643 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 105651 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 105655 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 105663 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 105667 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 105671 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 105672 $abc$40744$n235
.sym 105673 $abc$40744$n233
.sym 105674 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 105675 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 105676 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 105677 VexRiscv.CsrPlugin_exception
.sym 105678 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 105679 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 105680 $abc$40744$n235
.sym 105681 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 105682 $abc$40744$n233
.sym 105683 $abc$40744$n2586
.sym 105684 $abc$40744$n5309_1
.sym 105685 $abc$40744$n5311_1
.sym 105687 $abc$40744$n3722_1
.sym 105688 $abc$40744$n5307_1
.sym 105691 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 105692 $abc$40744$n3676
.sym 105693 $abc$40744$n3721_1
.sym 105695 VexRiscv.CsrPlugin_exception
.sym 105699 $abc$40744$n2586
.sym 105700 $abc$40744$n5309_1
.sym 105701 $abc$40744$n5307_1
.sym 105702 $abc$40744$n3722_1
.sym 105703 VexRiscv.CsrPlugin_exception
.sym 105707 VexRiscv.CsrPlugin_mepc[10]
.sym 105708 VexRiscv.lastStagePc[10]
.sym 105709 $abc$40744$n2644
.sym 105711 $abc$40744$n5336_1
.sym 105712 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 105713 $abc$40744$n5315_1
.sym 105715 $abc$40744$n3999
.sym 105716 VexRiscv._zz_201_[10]
.sym 105717 $abc$40744$n4228
.sym 105718 VexRiscv.CsrPlugin_mepc[10]
.sym 105719 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 105720 VexRiscv.CsrPlugin_mepc[10]
.sym 105721 $abc$40744$n5004
.sym 105727 $abc$40744$n3999
.sym 105728 VexRiscv._zz_201_[14]
.sym 105729 $abc$40744$n4228
.sym 105730 VexRiscv.CsrPlugin_mepc[14]
.sym 105731 $abc$40744$n3721_1
.sym 105732 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 105735 $abc$40744$n5352_1
.sym 105736 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 105737 $abc$40744$n5315_1
.sym 105739 $abc$40744$n5362
.sym 105740 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 105741 $abc$40744$n5315_1
.sym 105743 VexRiscv.CsrPlugin_mepc[14]
.sym 105744 VexRiscv.lastStagePc[14]
.sym 105745 $abc$40744$n2644
.sym 105751 VexRiscv.CsrPlugin_mepc[18]
.sym 105752 VexRiscv.lastStagePc[18]
.sym 105753 $abc$40744$n2644
.sym 105755 VexRiscv.CsrPlugin_mepc[23]
.sym 105756 VexRiscv.lastStagePc[23]
.sym 105757 $abc$40744$n2644
.sym 105763 $abc$40744$n5344
.sym 105764 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 105765 $abc$40744$n5315_1
.sym 105767 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 105771 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 105772 VexRiscv.CsrPlugin_mepc[14]
.sym 105773 $abc$40744$n5004
.sym 105775 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 105779 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 105787 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 105795 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 105799 VexRiscv._zz_194_[10]
.sym 105800 $abc$40744$n5274
.sym 105801 $abc$40744$n233
.sym 105803 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 105804 VexRiscv.CsrPlugin_mepc[12]
.sym 105805 $abc$40744$n5004
.sym 105811 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 105812 VexRiscv.CsrPlugin_mepc[27]
.sym 105813 $abc$40744$n5004
.sym 105815 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 105816 VexRiscv.CsrPlugin_mepc[23]
.sym 105817 $abc$40744$n5004
.sym 105819 VexRiscv.CsrPlugin_mepc[27]
.sym 105820 VexRiscv.lastStagePc[27]
.sym 105821 $abc$40744$n2644
.sym 105823 $abc$40744$n2586
.sym 105824 $abc$40744$n4010
.sym 105827 VexRiscv._zz_194_[25]
.sym 105828 $abc$40744$n5319
.sym 105829 $abc$40744$n233
.sym 105831 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 105832 VexRiscv.CsrPlugin_mepc[29]
.sym 105833 $abc$40744$n5004
.sym 105835 VexRiscv.CsrPlugin_mepc[21]
.sym 105836 VexRiscv.lastStagePc[21]
.sym 105837 $abc$40744$n2644
.sym 105839 $abc$40744$n4853
.sym 105840 $abc$40744$n4843
.sym 105843 $abc$40744$n5358_1
.sym 105844 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 105845 $abc$40744$n5315_1
.sym 105847 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 105848 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 105849 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 105851 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 105852 VexRiscv.CsrPlugin_mepc[21]
.sym 105853 $abc$40744$n5004
.sym 105855 $abc$40744$n5366
.sym 105856 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 105857 $abc$40744$n5315_1
.sym 105859 $abc$40744$n5374
.sym 105860 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 105861 $abc$40744$n5315_1
.sym 105863 $abc$40744$n4010
.sym 105864 $abc$40744$n3675
.sym 105867 $abc$40744$n5151_1
.sym 105868 $abc$40744$n5001
.sym 105869 VexRiscv.IBusCachedPlugin_pcs_4[27]
.sym 105870 $abc$40744$n5000
.sym 105871 slave_sel_r[1]
.sym 105872 spiflash_bus_dat_r[29]
.sym 105873 $abc$40744$n6521
.sym 105875 $abc$40744$n5066
.sym 105876 $abc$40744$n5001
.sym 105877 VexRiscv.IBusCachedPlugin_pcs_4[12]
.sym 105878 $abc$40744$n5000
.sym 105879 $abc$40744$n5139_1
.sym 105880 $abc$40744$n5001
.sym 105881 VexRiscv.IBusCachedPlugin_pcs_4[25]
.sym 105882 $abc$40744$n5000
.sym 105883 $abc$40744$n5161_1
.sym 105884 $abc$40744$n5001
.sym 105885 VexRiscv.IBusCachedPlugin_pcs_4[29]
.sym 105886 $abc$40744$n5000
.sym 105887 slave_sel_r[1]
.sym 105888 spiflash_bus_dat_r[28]
.sym 105889 $abc$40744$n6519
.sym 105891 $abc$40744$n5076_1
.sym 105892 $abc$40744$n5001
.sym 105893 VexRiscv.IBusCachedPlugin_pcs_4[14]
.sym 105894 $abc$40744$n5000
.sym 105895 $abc$40744$n5002
.sym 105896 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 105897 $abc$40744$n5007
.sym 105898 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 105899 $abc$40744$n6771_1
.sym 105900 $abc$40744$n5173_1
.sym 105901 $abc$40744$n4366
.sym 105902 $abc$40744$n4853
.sym 105903 VexRiscv.CsrPlugin_mepc[25]
.sym 105904 VexRiscv.lastStagePc[25]
.sym 105905 $abc$40744$n2644
.sym 105907 $abc$40744$n6733
.sym 105908 $abc$40744$n5068
.sym 105909 $abc$40744$n4309
.sym 105910 $abc$40744$n4853
.sym 105911 $abc$40744$n6759_1
.sym 105912 $abc$40744$n5141
.sym 105913 $abc$40744$n4348
.sym 105914 $abc$40744$n4853
.sym 105915 $abc$40744$n6767_1
.sym 105916 $abc$40744$n5163_1
.sym 105917 $abc$40744$n4360
.sym 105918 $abc$40744$n4853
.sym 105919 $abc$40744$n6757
.sym 105920 $abc$40744$n5136_1
.sym 105921 $abc$40744$n4345
.sym 105922 $abc$40744$n4853
.sym 105923 $abc$40744$n6763
.sym 105924 $abc$40744$n5153_1
.sym 105925 $abc$40744$n4354
.sym 105926 $abc$40744$n4853
.sym 105927 $abc$40744$n5002
.sym 105928 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 105929 $abc$40744$n5007
.sym 105930 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 105931 $abc$40744$n5002
.sym 105932 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 105933 $abc$40744$n5007
.sym 105934 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 105935 $abc$40744$n5134
.sym 105936 $abc$40744$n5001
.sym 105937 VexRiscv.IBusCachedPlugin_pcs_4[24]
.sym 105938 $abc$40744$n5000
.sym 105939 $abc$40744$n4853
.sym 105943 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 105944 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 105945 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 105946 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 105947 $abc$40744$n5002
.sym 105948 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 105949 $abc$40744$n5007
.sym 105950 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 105952 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 105955 $abc$40744$n5002
.sym 105956 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 105957 $abc$40744$n5007
.sym 105958 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 105959 $abc$40744$n6813_1
.sym 105960 $abc$40744$n6814_1
.sym 105961 $abc$40744$n4209_1
.sym 105962 $abc$40744$n4212_1
.sym 105963 $abc$40744$n4214
.sym 105964 $abc$40744$n4215_1
.sym 105965 $abc$40744$n4216
.sym 105966 $abc$40744$n4217
.sym 105967 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 105968 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 105969 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 105970 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 105971 spiflash_bus_dat_r[17]
.sym 105972 array_muxed0[0]
.sym 105973 $abc$40744$n3983
.sym 105975 spiflash_bus_dat_r[8]
.sym 105976 array_muxed0[7]
.sym 105977 $abc$40744$n3983
.sym 105979 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 105980 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 105981 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 105982 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 105983 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 105984 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 105985 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 105986 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 105987 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 105988 $abc$40744$n4010
.sym 105991 $abc$40744$n4853
.sym 105992 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 105995 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 105996 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 105997 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 105998 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 105999 VexRiscv.CsrPlugin_mepc[29]
.sym 106000 VexRiscv.lastStagePc[29]
.sym 106001 $abc$40744$n2644
.sym 106003 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 106007 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 106008 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 106009 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 106010 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 106011 $abc$40744$n4853
.sym 106012 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 106015 VexRiscv._zz_239_
.sym 106019 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 106020 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 106021 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 106022 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 106023 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 106024 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 106025 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 106026 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 106027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 106031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 106035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 106039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 106043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 106047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 106051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 106055 VexRiscv._zz_323_[12]
.sym 106059 $abc$40744$n3999
.sym 106060 VexRiscv._zz_201_[18]
.sym 106061 $abc$40744$n4228
.sym 106062 VexRiscv.CsrPlugin_mepc[18]
.sym 106063 VexRiscv._zz_41_[24]
.sym 106067 VexRiscv._zz_41_[21]
.sym 106071 VexRiscv._zz_288_[8]
.sym 106075 VexRiscv._zz_323_[23]
.sym 106079 VexRiscv._zz_196_[5]
.sym 106080 VexRiscv._zz_195_[5]
.sym 106081 VexRiscv._zz_196_[32]
.sym 106083 $abc$40744$n3999
.sym 106084 VexRiscv._zz_201_[21]
.sym 106085 $abc$40744$n4228
.sym 106086 VexRiscv.CsrPlugin_mepc[21]
.sym 106087 VexRiscv._zz_196_[1]
.sym 106088 VexRiscv._zz_195_[1]
.sym 106089 VexRiscv._zz_196_[32]
.sym 106091 VexRiscv._zz_196_[3]
.sym 106092 VexRiscv._zz_195_[3]
.sym 106093 VexRiscv._zz_196_[32]
.sym 106095 VexRiscv._zz_196_[11]
.sym 106096 VexRiscv._zz_195_[11]
.sym 106097 VexRiscv._zz_196_[32]
.sym 106099 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 106103 VexRiscv.CsrPlugin_mepc[24]
.sym 106104 VexRiscv.lastStagePc[24]
.sym 106105 $abc$40744$n2644
.sym 106107 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 106111 VexRiscv._zz_196_[6]
.sym 106112 VexRiscv._zz_195_[6]
.sym 106113 VexRiscv._zz_196_[32]
.sym 106115 VexRiscv._zz_196_[9]
.sym 106116 VexRiscv._zz_195_[9]
.sym 106117 VexRiscv._zz_196_[32]
.sym 106119 VexRiscv._zz_195_[12]
.sym 106120 VexRiscv._zz_195_[13]
.sym 106121 VexRiscv._zz_313_
.sym 106123 VexRiscv._zz_195_[10]
.sym 106124 VexRiscv._zz_195_[11]
.sym 106125 VexRiscv._zz_313_
.sym 106127 $abc$40744$n5573
.sym 106128 $abc$40744$n5572_1
.sym 106129 VexRiscv._zz_321_
.sym 106131 $abc$40744$n5561
.sym 106132 $abc$40744$n5560_1
.sym 106133 VexRiscv._zz_321_
.sym 106135 $abc$40744$n5567
.sym 106136 $abc$40744$n5566_1
.sym 106137 VexRiscv._zz_321_
.sym 106139 $abc$40744$n5570_1
.sym 106140 $abc$40744$n5569
.sym 106141 VexRiscv._zz_321_
.sym 106143 VexRiscv._zz_196_[10]
.sym 106144 VexRiscv._zz_195_[10]
.sym 106145 VexRiscv._zz_196_[32]
.sym 106147 VexRiscv._zz_195_[11]
.sym 106148 VexRiscv._zz_195_[12]
.sym 106149 VexRiscv._zz_313_
.sym 106151 VexRiscv._zz_196_[24]
.sym 106152 VexRiscv._zz_195_[24]
.sym 106153 VexRiscv._zz_196_[32]
.sym 106155 $abc$40744$n5591
.sym 106156 $abc$40744$n5590_1
.sym 106157 VexRiscv._zz_321_
.sym 106159 VexRiscv._zz_195_[25]
.sym 106160 VexRiscv._zz_195_[26]
.sym 106161 VexRiscv._zz_313_
.sym 106163 VexRiscv._zz_195_[21]
.sym 106164 VexRiscv._zz_195_[22]
.sym 106165 VexRiscv._zz_313_
.sym 106167 $abc$40744$n5612_1
.sym 106168 $abc$40744$n5611
.sym 106169 VexRiscv._zz_321_
.sym 106171 $abc$40744$n5600_1
.sym 106172 $abc$40744$n5599
.sym 106173 VexRiscv._zz_321_
.sym 106175 VexRiscv._zz_196_[17]
.sym 106176 VexRiscv._zz_195_[17]
.sym 106177 VexRiscv._zz_196_[32]
.sym 106179 VexRiscv._zz_196_[20]
.sym 106180 VexRiscv._zz_195_[20]
.sym 106181 VexRiscv._zz_196_[32]
.sym 106183 VexRiscv._zz_196_[19]
.sym 106184 VexRiscv._zz_195_[19]
.sym 106185 VexRiscv._zz_196_[32]
.sym 106187 VexRiscv.CsrPlugin_mepc[19]
.sym 106188 VexRiscv.lastStagePc[19]
.sym 106189 $abc$40744$n2644
.sym 106191 $abc$40744$n5354
.sym 106192 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 106193 $abc$40744$n5315_1
.sym 106195 VexRiscv._zz_195_[18]
.sym 106196 VexRiscv._zz_195_[19]
.sym 106197 VexRiscv._zz_313_
.sym 106199 VexRiscv._zz_196_[18]
.sym 106200 VexRiscv._zz_195_[18]
.sym 106201 VexRiscv._zz_196_[32]
.sym 106203 VexRiscv._zz_196_[21]
.sym 106204 VexRiscv._zz_195_[21]
.sym 106205 VexRiscv._zz_196_[32]
.sym 106207 VexRiscv.CsrPlugin_mepc[3]
.sym 106208 VexRiscv.lastStagePc[3]
.sym 106209 $abc$40744$n2644
.sym 106211 $abc$40744$n5322_1
.sym 106212 VexRiscv._zz_337_
.sym 106213 $abc$40744$n5315_1
.sym 106219 $abc$40744$n5603
.sym 106220 $abc$40744$n5602_1
.sym 106221 VexRiscv._zz_321_
.sym 106223 VexRiscv._zz_195_[20]
.sym 106224 VexRiscv._zz_195_[21]
.sym 106225 VexRiscv._zz_313_
.sym 106231 VexRiscv._zz_195_[19]
.sym 106232 VexRiscv._zz_195_[20]
.sym 106233 VexRiscv._zz_313_
.sym 106239 $abc$40744$n5594_1
.sym 106240 $abc$40744$n5593
.sym 106241 VexRiscv._zz_321_
.sym 106243 $abc$40744$n5597
.sym 106244 $abc$40744$n5596_1
.sym 106245 VexRiscv._zz_321_
.sym 106251 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 106299 $abc$40744$n5859
.sym 106300 array_muxed1[22]
.sym 106303 $abc$40744$n5859
.sym 106304 array_muxed1[22]
.sym 106331 slave_sel[1]
.sym 106351 basesoc_dat_w[1]
.sym 106359 basesoc_dat_w[7]
.sym 106367 basesoc_ctrl_reset_reset_r
.sym 106375 VexRiscv.decode_to_execute_RS2[28]
.sym 106376 VexRiscv._zz_171_[1]
.sym 106377 $abc$40744$n5851
.sym 106387 sys_rst
.sym 106388 basesoc_uart_tx_fifo_do_read
.sym 106407 $abc$40744$n3983
.sym 106408 $abc$40744$n2509
.sym 106415 spiflash_bus_dat_r[29]
.sym 106419 spiflash_bus_dat_r[28]
.sym 106435 spiflash_bus_dat_r[30]
.sym 106443 spiflash_bus_dat_r[22]
.sym 106444 slave_sel_r[1]
.sym 106445 $abc$40744$n6507_1
.sym 106459 slave_sel_r[1]
.sym 106460 spiflash_bus_dat_r[25]
.sym 106461 $abc$40744$n6513_1
.sym 106463 spiflash_bus_dat_r[31]
.sym 106464 slave_sel_r[1]
.sym 106465 $abc$40744$n6525
.sym 106467 slave_sel_r[1]
.sym 106468 spiflash_bus_dat_r[30]
.sym 106469 $abc$40744$n6523_1
.sym 106475 VexRiscv._zz_79_[21]
.sym 106487 VexRiscv._zz_79_[23]
.sym 106491 VexRiscv.decode_to_execute_RS2[12]
.sym 106492 VexRiscv._zz_130_[4]
.sym 106493 VexRiscv._zz_171_[1]
.sym 106494 VexRiscv._zz_171_[0]
.sym 106495 VexRiscv._zz_79_[4]
.sym 106499 VexRiscv.decode_to_execute_RS2[10]
.sym 106500 VexRiscv._zz_130_[2]
.sym 106501 VexRiscv._zz_171_[1]
.sym 106502 VexRiscv._zz_171_[0]
.sym 106503 basesoc_counter[0]
.sym 106504 basesoc_counter[1]
.sym 106507 basesoc_vexriscv_ibus_adr[28]
.sym 106508 basesoc_vexriscv_dbus_adr[28]
.sym 106509 grant
.sym 106511 $abc$40744$n3835_1
.sym 106512 $abc$40744$n3838_1
.sym 106515 $abc$40744$n3836_1
.sym 106516 $abc$40744$n3837_1
.sym 106519 $abc$40744$n3837_1
.sym 106520 $abc$40744$n3836_1
.sym 106521 $abc$40744$n3838_1
.sym 106531 $abc$40744$n3838_1
.sym 106532 $abc$40744$n3835_1
.sym 106536 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 106540 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 106541 $PACKER_VCC_NET
.sym 106544 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 106545 $PACKER_VCC_NET
.sym 106546 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 106548 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 106549 $PACKER_VCC_NET
.sym 106550 $auto$alumacc.cc:474:replace_alu$4087.C[4]
.sym 106551 $abc$40744$n2472
.sym 106567 VexRiscv.lastStageIsFiring
.sym 106568 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 106571 VexRiscv._zz_16_
.sym 106575 VexRiscv.lastStageIsFiring
.sym 106576 VexRiscv._zz_51_
.sym 106579 VexRiscv._zz_323_[4]
.sym 106583 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 106587 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 106591 $abc$40744$n6653_1
.sym 106592 $abc$40744$n3721_1
.sym 106593 $abc$40744$n3719_1
.sym 106595 VexRiscv._zz_323_[6]
.sym 106599 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 106603 VexRiscv._zz_323_[8]
.sym 106607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 106611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 106615 VexRiscv._zz_29_
.sym 106616 VexRiscv.lastStageIsFiring
.sym 106617 VexRiscv.CsrPlugin_hadException
.sym 106618 $abc$40744$n3652
.sym 106619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 106623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 106627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 106631 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 106632 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 106633 VexRiscv.CsrPlugin_exception
.sym 106634 VexRiscv.CsrPlugin_interrupt_valid
.sym 106635 VexRiscv._zz_323_[25]
.sym 106636 $abc$40744$n5221
.sym 106637 $abc$40744$n233
.sym 106639 VexRiscv._zz_323_[20]
.sym 106640 $abc$40744$n5206
.sym 106641 $abc$40744$n233
.sym 106643 VexRiscv._zz_323_[29]
.sym 106644 $abc$40744$n5233
.sym 106645 $abc$40744$n233
.sym 106647 VexRiscv._zz_323_[30]
.sym 106648 $abc$40744$n5236
.sym 106649 $abc$40744$n233
.sym 106651 VexRiscv._zz_323_[21]
.sym 106652 $abc$40744$n5209
.sym 106653 $abc$40744$n233
.sym 106655 VexRiscv._zz_323_[28]
.sym 106656 $abc$40744$n5230
.sym 106657 $abc$40744$n233
.sym 106659 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 106660 $abc$40744$n3679
.sym 106663 VexRiscv.CsrPlugin_mtval[10]
.sym 106664 $abc$40744$n4230_1
.sym 106665 $abc$40744$n4357_1
.sym 106667 $abc$40744$n6708
.sym 106668 $abc$40744$n4843_1
.sym 106669 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 106670 $abc$40744$n4261_1
.sym 106671 VexRiscv._zz_323_[28]
.sym 106679 VexRiscv._zz_35_[14]
.sym 106683 $abc$40744$n2632
.sym 106687 VexRiscv.CsrPlugin_mtval[14]
.sym 106688 $abc$40744$n4230_1
.sym 106689 $abc$40744$n4441_1
.sym 106691 $abc$40744$n4356_1
.sym 106692 VexRiscv._zz_171_[0]
.sym 106693 VexRiscv._zz_171_[1]
.sym 106694 VexRiscv._zz_152_[10]
.sym 106695 $abc$40744$n2644
.sym 106696 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 106699 VexRiscv._zz_35_[2]
.sym 106703 VexRiscv._zz_35_[5]
.sym 106707 $abc$40744$n4440_1
.sym 106708 VexRiscv._zz_171_[0]
.sym 106709 VexRiscv._zz_171_[1]
.sym 106710 VexRiscv._zz_152_[14]
.sym 106711 $abc$40744$n5305_1
.sym 106712 $abc$40744$n5004
.sym 106713 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 106714 $abc$40744$n5299_1
.sym 106715 VexRiscv._zz_35_[4]
.sym 106719 VexRiscv._zz_35_[24]
.sym 106723 VexRiscv._zz_35_[29]
.sym 106727 basesoc_vexriscv_dbus_adr[4]
.sym 106728 basesoc_vexriscv_ibus_adr[4]
.sym 106729 grant
.sym 106731 VexRiscv._zz_323_[16]
.sym 106735 VexRiscv._zz_323_[13]
.sym 106739 VexRiscv._zz_323_[10]
.sym 106743 $abc$40744$n5011
.sym 106744 $abc$40744$n5001
.sym 106745 VexRiscv.IBusCachedPlugin_pcs_4[3]
.sym 106746 $abc$40744$n5000
.sym 106747 $abc$40744$n5081
.sym 106748 $abc$40744$n5001
.sym 106749 VexRiscv.IBusCachedPlugin_pcs_4[15]
.sym 106750 $abc$40744$n5000
.sym 106751 $abc$40744$n4853
.sym 106752 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 106755 VexRiscv._zz_323_[7]
.sym 106759 VexRiscv._zz_323_[1]
.sym 106763 VexRiscv._zz_257_[3]
.sym 106764 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 106767 $abc$40744$n5002
.sym 106768 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 106769 $abc$40744$n5007
.sym 106770 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 106771 VexRiscv._zz_130_[4]
.sym 106775 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 106776 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 106777 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 106779 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 106783 $abc$40744$n233
.sym 106784 $abc$40744$n4010
.sym 106787 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 106791 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 106795 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 106799 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 106803 $abc$40744$n6743_1
.sym 106804 $abc$40744$n5095
.sym 106805 $abc$40744$n4324
.sym 106806 $abc$40744$n4853
.sym 106807 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 106811 $abc$40744$n6741_1
.sym 106812 $abc$40744$n5088_1
.sym 106813 $abc$40744$n4321
.sym 106814 $abc$40744$n4853
.sym 106815 $abc$40744$n6737_1
.sym 106816 $abc$40744$n5078
.sym 106817 $abc$40744$n4315
.sym 106818 $abc$40744$n4853
.sym 106819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 106820 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 106821 VexRiscv._zz_239_
.sym 106822 $abc$40744$n4010
.sym 106823 $abc$40744$n5093
.sym 106824 $abc$40744$n5001
.sym 106825 VexRiscv.IBusCachedPlugin_pcs_4[17]
.sym 106826 $abc$40744$n5000
.sym 106827 $abc$40744$n5054
.sym 106828 $abc$40744$n5001
.sym 106829 VexRiscv.IBusCachedPlugin_pcs_4[10]
.sym 106830 $abc$40744$n5000
.sym 106831 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 106832 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 106833 VexRiscv._zz_239_
.sym 106834 $abc$40744$n4010
.sym 106835 $abc$40744$n5086
.sym 106836 $abc$40744$n5001
.sym 106837 VexRiscv.IBusCachedPlugin_pcs_4[16]
.sym 106838 $abc$40744$n5000
.sym 106839 $PACKER_GND_NET
.sym 106843 $abc$40744$n3722_1
.sym 106844 $abc$40744$n4012
.sym 106845 $abc$40744$n3772
.sym 106846 $abc$40744$n4013
.sym 106847 $abc$40744$n5129
.sym 106848 $abc$40744$n5001
.sym 106849 VexRiscv.IBusCachedPlugin_pcs_4[23]
.sym 106850 $abc$40744$n5000
.sym 106851 $abc$40744$n5117
.sym 106852 $abc$40744$n5001
.sym 106853 VexRiscv.IBusCachedPlugin_pcs_4[21]
.sym 106854 $abc$40744$n5000
.sym 106855 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 106856 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 106857 $abc$40744$n5002
.sym 106859 VexRiscv._zz_257_[4]
.sym 106860 $abc$40744$n4012
.sym 106861 $abc$40744$n3772
.sym 106862 $abc$40744$n3722_1
.sym 106863 $abc$40744$n6755_1
.sym 106864 $abc$40744$n5131
.sym 106865 $abc$40744$n4342
.sym 106866 $abc$40744$n4853
.sym 106867 $abc$40744$n5171_1
.sym 106868 $abc$40744$n5001
.sym 106869 VexRiscv.IBusCachedPlugin_pcs_4[31]
.sym 106870 $abc$40744$n5000
.sym 106871 $abc$40744$n6747_1
.sym 106872 $abc$40744$n5107
.sym 106873 $abc$40744$n4330
.sym 106874 $abc$40744$n4853
.sym 106875 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 106879 $abc$40744$n6731_1
.sym 106880 $abc$40744$n5063
.sym 106881 $abc$40744$n4306
.sym 106882 $abc$40744$n4853
.sym 106883 $abc$40744$n6769
.sym 106884 $abc$40744$n5168_1
.sym 106885 $abc$40744$n4363
.sym 106886 $abc$40744$n4853
.sym 106887 VexRiscv._zz_323_[30]
.sym 106891 $abc$40744$n5002
.sym 106892 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 106893 $abc$40744$n5007
.sym 106894 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 106895 $abc$40744$n5112_1
.sym 106896 $abc$40744$n5001
.sym 106897 VexRiscv.IBusCachedPlugin_pcs_4[20]
.sym 106898 $abc$40744$n5000
.sym 106899 $abc$40744$n5100_1
.sym 106900 $abc$40744$n5001
.sym 106901 VexRiscv.IBusCachedPlugin_pcs_4[18]
.sym 106902 $abc$40744$n5000
.sym 106903 $abc$40744$n5061_1
.sym 106904 $abc$40744$n5001
.sym 106905 VexRiscv.IBusCachedPlugin_pcs_4[11]
.sym 106906 $abc$40744$n5000
.sym 106907 $abc$40744$n4025
.sym 106908 VexRiscv._zz_321_
.sym 106909 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 106911 $abc$40744$n5105
.sym 106912 $abc$40744$n5001
.sym 106913 VexRiscv.IBusCachedPlugin_pcs_4[19]
.sym 106914 $abc$40744$n5000
.sym 106915 $PACKER_VCC_NET
.sym 106919 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 106923 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 106924 $abc$40744$n6818_1
.sym 106925 $abc$40744$n4213
.sym 106926 $abc$40744$n6815_1
.sym 106927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 106931 $abc$40744$n6817_1
.sym 106932 $abc$40744$n6664
.sym 106933 $abc$40744$n6668
.sym 106934 $abc$40744$n6669_1
.sym 106935 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 106936 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 106937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 106938 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 106939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 106940 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 106941 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 106942 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 106943 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 106944 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 106945 $abc$40744$n6819_1
.sym 106946 $abc$40744$n4198
.sym 106947 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 106948 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 106949 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 106950 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 106951 VexRiscv._zz_323_[27]
.sym 106955 basesoc_vexriscv_ibus_adr[26]
.sym 106956 basesoc_vexriscv_dbus_adr[26]
.sym 106957 grant
.sym 106959 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 106963 VexRiscv._zz_323_[25]
.sym 106967 VexRiscv._zz_323_[24]
.sym 106971 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 106975 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 106976 $abc$40744$n3652
.sym 106977 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 106978 VexRiscv.CsrPlugin_hadException
.sym 106979 VexRiscv._zz_323_[15]
.sym 106983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 106987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 106991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 106995 VexRiscv._zz_323_[20]
.sym 106999 VexRiscv._zz_323_[29]
.sym 107003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 107007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 107011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 107016 VexRiscv._zz_194_[31]
.sym 107017 $abc$40744$n7810
.sym 107020 VexRiscv._zz_195_[1]
.sym 107021 $abc$40744$n7811
.sym 107022 $auto$alumacc.cc:474:replace_alu$4096.C[1]
.sym 107024 VexRiscv._zz_195_[2]
.sym 107025 $abc$40744$n7812
.sym 107026 $auto$alumacc.cc:474:replace_alu$4096.C[2]
.sym 107028 VexRiscv._zz_195_[3]
.sym 107029 $abc$40744$n7813
.sym 107030 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 107032 VexRiscv._zz_195_[4]
.sym 107033 $abc$40744$n7814
.sym 107034 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 107036 VexRiscv._zz_195_[5]
.sym 107037 $abc$40744$n7815
.sym 107038 $auto$alumacc.cc:474:replace_alu$4096.C[5]
.sym 107040 VexRiscv._zz_195_[6]
.sym 107041 $abc$40744$n7816
.sym 107042 $auto$alumacc.cc:474:replace_alu$4096.C[6]
.sym 107044 VexRiscv._zz_195_[7]
.sym 107045 $abc$40744$n7817
.sym 107046 $auto$alumacc.cc:474:replace_alu$4096.C[7]
.sym 107048 VexRiscv._zz_195_[8]
.sym 107049 $abc$40744$n7818
.sym 107050 $auto$alumacc.cc:474:replace_alu$4096.C[8]
.sym 107052 VexRiscv._zz_195_[9]
.sym 107053 $abc$40744$n7819
.sym 107054 $auto$alumacc.cc:474:replace_alu$4096.C[9]
.sym 107056 VexRiscv._zz_195_[10]
.sym 107057 $abc$40744$n7820
.sym 107058 $auto$alumacc.cc:474:replace_alu$4096.C[10]
.sym 107060 VexRiscv._zz_195_[11]
.sym 107061 $abc$40744$n7821
.sym 107062 $auto$alumacc.cc:474:replace_alu$4096.C[11]
.sym 107064 VexRiscv._zz_195_[12]
.sym 107065 $abc$40744$n7822
.sym 107066 $auto$alumacc.cc:474:replace_alu$4096.C[12]
.sym 107068 VexRiscv._zz_195_[13]
.sym 107069 $abc$40744$n7823
.sym 107070 $auto$alumacc.cc:474:replace_alu$4096.C[13]
.sym 107072 VexRiscv._zz_195_[14]
.sym 107073 $abc$40744$n7824
.sym 107074 $auto$alumacc.cc:474:replace_alu$4096.C[14]
.sym 107076 VexRiscv._zz_195_[15]
.sym 107077 $abc$40744$n7825
.sym 107078 $auto$alumacc.cc:474:replace_alu$4096.C[15]
.sym 107080 VexRiscv._zz_195_[16]
.sym 107081 $abc$40744$n7826
.sym 107082 $auto$alumacc.cc:474:replace_alu$4096.C[16]
.sym 107084 VexRiscv._zz_195_[17]
.sym 107085 $abc$40744$n7827
.sym 107086 $auto$alumacc.cc:474:replace_alu$4096.C[17]
.sym 107088 VexRiscv._zz_195_[18]
.sym 107089 $abc$40744$n7828
.sym 107090 $auto$alumacc.cc:474:replace_alu$4096.C[18]
.sym 107092 VexRiscv._zz_195_[19]
.sym 107093 $abc$40744$n7829
.sym 107094 $auto$alumacc.cc:474:replace_alu$4096.C[19]
.sym 107096 VexRiscv._zz_195_[20]
.sym 107097 $abc$40744$n7830
.sym 107098 $auto$alumacc.cc:474:replace_alu$4096.C[20]
.sym 107100 VexRiscv._zz_195_[21]
.sym 107101 $abc$40744$n7831
.sym 107102 $auto$alumacc.cc:474:replace_alu$4096.C[21]
.sym 107104 VexRiscv._zz_195_[22]
.sym 107105 $abc$40744$n7832
.sym 107106 $auto$alumacc.cc:474:replace_alu$4096.C[22]
.sym 107108 VexRiscv._zz_195_[23]
.sym 107109 $abc$40744$n7833
.sym 107110 $auto$alumacc.cc:474:replace_alu$4096.C[23]
.sym 107112 VexRiscv._zz_195_[24]
.sym 107113 $abc$40744$n7834
.sym 107114 $auto$alumacc.cc:474:replace_alu$4096.C[24]
.sym 107116 VexRiscv._zz_195_[25]
.sym 107117 $abc$40744$n7835
.sym 107118 $auto$alumacc.cc:474:replace_alu$4096.C[25]
.sym 107120 VexRiscv._zz_195_[26]
.sym 107121 $abc$40744$n7836
.sym 107122 $auto$alumacc.cc:474:replace_alu$4096.C[26]
.sym 107124 VexRiscv._zz_195_[27]
.sym 107125 $abc$40744$n7837
.sym 107126 $auto$alumacc.cc:474:replace_alu$4096.C[27]
.sym 107128 VexRiscv._zz_195_[28]
.sym 107129 $abc$40744$n7838
.sym 107130 $auto$alumacc.cc:474:replace_alu$4096.C[28]
.sym 107132 VexRiscv._zz_195_[29]
.sym 107133 $abc$40744$n7839
.sym 107134 $auto$alumacc.cc:474:replace_alu$4096.C[29]
.sym 107136 VexRiscv._zz_195_[30]
.sym 107137 $abc$40744$n7840
.sym 107138 $auto$alumacc.cc:474:replace_alu$4096.C[30]
.sym 107140 VexRiscv._zz_195_[31]
.sym 107141 $abc$40744$n7841
.sym 107142 $auto$alumacc.cc:474:replace_alu$4096.C[31]
.sym 107144 VexRiscv._zz_195_[32]
.sym 107145 $PACKER_VCC_NET
.sym 107146 $auto$alumacc.cc:474:replace_alu$4096.C[32]
.sym 107147 VexRiscv._zz_196_[15]
.sym 107148 VexRiscv._zz_195_[15]
.sym 107149 VexRiscv._zz_196_[32]
.sym 107151 VexRiscv._zz_196_[29]
.sym 107152 VexRiscv._zz_195_[29]
.sym 107153 VexRiscv._zz_196_[32]
.sym 107155 VexRiscv._zz_196_[22]
.sym 107156 VexRiscv._zz_195_[22]
.sym 107157 VexRiscv._zz_196_[32]
.sym 107159 VexRiscv._zz_196_[28]
.sym 107160 VexRiscv._zz_195_[28]
.sym 107161 VexRiscv._zz_196_[32]
.sym 107163 VexRiscv._zz_196_[30]
.sym 107164 VexRiscv._zz_195_[30]
.sym 107165 VexRiscv._zz_196_[32]
.sym 107167 basesoc_dat_w[4]
.sym 107171 VexRiscv._zz_196_[26]
.sym 107172 VexRiscv._zz_195_[26]
.sym 107173 VexRiscv._zz_196_[32]
.sym 107179 $abc$40744$n5624_1
.sym 107180 $abc$40744$n5623
.sym 107181 VexRiscv._zz_321_
.sym 107183 VexRiscv._zz_195_[22]
.sym 107184 VexRiscv._zz_195_[23]
.sym 107185 VexRiscv._zz_313_
.sym 107187 VexRiscv._zz_195_[29]
.sym 107188 VexRiscv._zz_195_[30]
.sym 107189 VexRiscv._zz_313_
.sym 107191 VexRiscv._zz_195_[27]
.sym 107192 VexRiscv._zz_195_[28]
.sym 107193 VexRiscv._zz_313_
.sym 107195 $abc$40744$n5618_1
.sym 107196 $abc$40744$n5617
.sym 107197 VexRiscv._zz_321_
.sym 107199 $abc$40744$n5627
.sym 107200 $abc$40744$n5626_1
.sym 107201 VexRiscv._zz_321_
.sym 107203 VexRiscv._zz_195_[30]
.sym 107204 VexRiscv._zz_195_[31]
.sym 107205 VexRiscv._zz_313_
.sym 107211 $PACKER_VCC_NET
.sym 107219 $PACKER_VCC_NET
.sym 107283 basesoc_dat_w[3]
.sym 107295 basesoc_dat_w[7]
.sym 107303 $abc$40744$n2296
.sym 107335 $abc$40744$n3976
.sym 107336 spiflash_bus_dat_r[0]
.sym 107337 $abc$40744$n5861
.sym 107338 $abc$40744$n3983
.sym 107347 $abc$40744$n3976
.sym 107348 spiflash_bus_dat_r[3]
.sym 107349 $abc$40744$n5867
.sym 107350 $abc$40744$n3983
.sym 107351 $abc$40744$n3976
.sym 107352 spiflash_bus_dat_r[2]
.sym 107353 $abc$40744$n5865
.sym 107354 $abc$40744$n3983
.sym 107355 basesoc_uart_phy_sink_ready
.sym 107356 basesoc_uart_phy_tx_busy
.sym 107357 basesoc_uart_phy_sink_valid
.sym 107359 $abc$40744$n3976
.sym 107360 spiflash_bus_dat_r[1]
.sym 107361 $abc$40744$n5863
.sym 107362 $abc$40744$n3983
.sym 107363 $abc$40744$n3976
.sym 107364 spiflash_bus_dat_r[4]
.sym 107365 $abc$40744$n5869
.sym 107366 $abc$40744$n3983
.sym 107367 spiflash_bus_dat_r[14]
.sym 107368 slave_sel_r[1]
.sym 107369 $abc$40744$n6491_1
.sym 107371 spiflash_bus_dat_r[15]
.sym 107372 slave_sel_r[1]
.sym 107373 $abc$40744$n6493_1
.sym 107375 $abc$40744$n6461_1
.sym 107376 $abc$40744$n6462_1
.sym 107395 $abc$40744$n6467_1
.sym 107396 $abc$40744$n6468_1
.sym 107403 VexRiscv._zz_35_[15]
.sym 107415 VexRiscv._zz_35_[7]
.sym 107419 basesoc_adr[0]
.sym 107420 basesoc_adr[1]
.sym 107423 VexRiscv._zz_35_[21]
.sym 107427 VexRiscv._zz_35_[31]
.sym 107439 basesoc_vexriscv_ibus_adr[17]
.sym 107440 basesoc_vexriscv_dbus_adr[17]
.sym 107441 grant
.sym 107443 basesoc_vexriscv_ibus_adr[9]
.sym 107444 basesoc_vexriscv_dbus_adr[9]
.sym 107445 grant
.sym 107447 basesoc_vexriscv_dbus_adr[5]
.sym 107448 basesoc_vexriscv_ibus_adr[5]
.sym 107449 grant
.sym 107455 $abc$40744$n9
.sym 107459 basesoc_vexriscv_dbus_adr[8]
.sym 107460 basesoc_vexriscv_ibus_adr[8]
.sym 107461 grant
.sym 107463 basesoc_dat_w[6]
.sym 107467 $abc$40744$n4571_1
.sym 107468 $abc$40744$n4479_1
.sym 107469 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 107470 $abc$40744$n4261_1
.sym 107471 basesoc_dat_w[7]
.sym 107475 basesoc_dat_w[4]
.sym 107479 basesoc_vexriscv_ibus_adr[15]
.sym 107480 basesoc_vexriscv_dbus_adr[15]
.sym 107481 grant
.sym 107483 VexRiscv._zz_255_[1]
.sym 107484 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 107487 basesoc_dat_w[1]
.sym 107491 basesoc_dat_w[3]
.sym 107495 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 107499 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 107503 eventmanager_status_w[1]
.sym 107504 eventsourceprocess1_old_trigger
.sym 107507 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 107511 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 107512 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 107513 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107514 $abc$40744$n6680_1
.sym 107515 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 107516 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 107517 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107518 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107519 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 107523 basesoc_dat_w[1]
.sym 107524 $abc$40744$n3945
.sym 107525 sys_rst
.sym 107526 $abc$40744$n2472
.sym 107527 basesoc_vexriscv_ibus_adr[19]
.sym 107528 basesoc_vexriscv_dbus_adr[19]
.sym 107529 grant
.sym 107531 VexRiscv._zz_323_[5]
.sym 107535 VexRiscv._zz_323_[8]
.sym 107536 $abc$40744$n5170
.sym 107537 $abc$40744$n233
.sym 107539 VexRiscv._zz_323_[6]
.sym 107540 $abc$40744$n5164
.sym 107541 $abc$40744$n233
.sym 107543 VexRiscv._zz_198_
.sym 107544 VexRiscv.decode_to_execute_RS2[10]
.sym 107547 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 107548 $abc$40744$n6681_1
.sym 107549 $abc$40744$n4261_1
.sym 107555 VexRiscv._zz_323_[5]
.sym 107556 $abc$40744$n5161
.sym 107557 $abc$40744$n233
.sym 107559 $abc$40744$n3678
.sym 107560 $abc$40744$n3680
.sym 107563 VexRiscv._zz_323_[17]
.sym 107564 $abc$40744$n5197
.sym 107565 $abc$40744$n233
.sym 107567 VexRiscv._zz_323_[16]
.sym 107568 $abc$40744$n5194
.sym 107569 $abc$40744$n233
.sym 107571 VexRiscv._zz_198_
.sym 107572 VexRiscv.decode_to_execute_RS2[12]
.sym 107575 VexRiscv._zz_323_[9]
.sym 107576 $abc$40744$n5173
.sym 107577 $abc$40744$n233
.sym 107579 VexRiscv._zz_323_[15]
.sym 107580 $abc$40744$n5191
.sym 107581 $abc$40744$n233
.sym 107583 VexRiscv._zz_323_[10]
.sym 107584 $abc$40744$n5176
.sym 107585 $abc$40744$n233
.sym 107587 VexRiscv._zz_323_[9]
.sym 107591 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 107592 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 107593 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107594 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107595 VexRiscv._zz_198_
.sym 107596 VexRiscv.decode_to_execute_RS2[21]
.sym 107599 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 107600 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 107601 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107602 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107603 $abc$40744$n5460
.sym 107604 $abc$40744$n5461
.sym 107607 $abc$40744$n3653
.sym 107608 $abc$40744$n3654
.sym 107611 VexRiscv._zz_198_
.sym 107612 VexRiscv.decode_to_execute_RS2[18]
.sym 107615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 107616 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 107617 VexRiscv._zz_191_
.sym 107618 $abc$40744$n235
.sym 107619 $abc$40744$n5397_1
.sym 107620 $abc$40744$n5398
.sym 107623 VexRiscv._zz_198_
.sym 107624 VexRiscv.decode_to_execute_RS2[29]
.sym 107627 VexRiscv._zz_79_[7]
.sym 107631 VexRiscv._zz_79_[18]
.sym 107635 $abc$40744$n6704_1
.sym 107636 $abc$40744$n4835
.sym 107637 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 107638 $abc$40744$n4261_1
.sym 107639 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 107640 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 107641 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107642 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107643 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 107644 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 107645 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107646 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107647 VexRiscv._zz_198_
.sym 107648 VexRiscv.decode_to_execute_RS2[26]
.sym 107651 VexRiscv._zz_79_[13]
.sym 107655 $abc$40744$n6676_1
.sym 107656 $abc$40744$n4260_1
.sym 107657 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 107658 $abc$40744$n4261_1
.sym 107659 $abc$40744$n6739
.sym 107660 $abc$40744$n5083
.sym 107661 $abc$40744$n4318
.sym 107662 $abc$40744$n4853
.sym 107663 $abc$40744$n6715
.sym 107664 $abc$40744$n5013
.sym 107665 $abc$40744$n4282
.sym 107666 $abc$40744$n4853
.sym 107667 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 107668 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 107669 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107670 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107671 $abc$40744$n4625_1
.sym 107672 $abc$40744$n4479_1
.sym 107673 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 107674 $abc$40744$n4261_1
.sym 107675 VexRiscv._zz_255_[1]
.sym 107676 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 107679 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 107680 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 107681 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 107682 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 107683 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 107687 VexRiscv._zz_323_[17]
.sym 107691 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 107692 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 107693 $abc$40744$n3678
.sym 107694 VexRiscv.IBusCachedPlugin_fetchPc_preOutput_valid
.sym 107696 VexRiscv._zz_198_
.sym 107697 $abc$40744$n5532
.sym 107702 basesoc_vexriscv_ibus_adr[6]
.sym 107703 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 107704 $abc$40744$n4295
.sym 107705 $abc$40744$n3999
.sym 107706 VexRiscv._zz_201_[12]
.sym 107707 $abc$40744$n4853
.sym 107708 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 107711 basesoc_vexriscv_dbus_adr[6]
.sym 107712 basesoc_vexriscv_ibus_adr[6]
.sym 107713 grant
.sym 107715 VexRiscv._zz_323_[22]
.sym 107719 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 107720 VexRiscv.CsrPlugin_mepc[15]
.sym 107721 $abc$40744$n5004
.sym 107723 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 107724 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 107725 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 107727 basesoc_vexriscv_ibus_adr[16]
.sym 107728 basesoc_vexriscv_dbus_adr[16]
.sym 107729 grant
.sym 107731 $abc$40744$n3804
.sym 107732 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 107733 $abc$40744$n4843
.sym 107735 VexRiscv.CsrPlugin_mepc[15]
.sym 107736 VexRiscv.lastStagePc[15]
.sym 107737 $abc$40744$n2644
.sym 107739 $abc$40744$n3804
.sym 107740 $abc$40744$n4020
.sym 107741 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107742 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 107743 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 107747 VexRiscv.CsrPlugin_mepc[12]
.sym 107748 $abc$40744$n4228
.sym 107749 $abc$40744$n4405_1
.sym 107751 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready
.sym 107752 $abc$40744$n4019
.sym 107755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 107756 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 107757 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 107758 $abc$40744$n3722_1
.sym 107759 VexRiscv._zz_239_
.sym 107763 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 107764 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 107765 $abc$40744$n4853
.sym 107767 $abc$40744$n5002
.sym 107768 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 107769 $abc$40744$n5007
.sym 107770 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 107771 $abc$40744$n5002
.sym 107772 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 107773 $abc$40744$n5007
.sym 107774 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 107775 $abc$40744$n5002
.sym 107776 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 107777 $abc$40744$n5007
.sym 107778 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 107779 $abc$40744$n5002
.sym 107780 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 107781 $abc$40744$n5007
.sym 107782 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 107783 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 107787 $abc$40744$n6721
.sym 107788 $abc$40744$n5032_1
.sym 107789 $abc$40744$n4291
.sym 107790 $abc$40744$n4853
.sym 107791 $abc$40744$n6727
.sym 107792 $abc$40744$n5049_1
.sym 107793 $abc$40744$n4300
.sym 107794 $abc$40744$n4853
.sym 107795 $abc$40744$n5166_1
.sym 107796 $abc$40744$n5001
.sym 107797 VexRiscv.IBusCachedPlugin_pcs_4[30]
.sym 107798 $abc$40744$n5000
.sym 107799 $abc$40744$n5003
.sym 107800 $abc$40744$n5001
.sym 107801 VexRiscv.IBusCachedPlugin_pcs_4[2]
.sym 107802 $abc$40744$n5000
.sym 107803 $abc$40744$n6729_1
.sym 107804 $abc$40744$n5056
.sym 107805 $abc$40744$n4303
.sym 107806 $abc$40744$n4853
.sym 107807 $abc$40744$n5047_1
.sym 107808 $abc$40744$n5001
.sym 107809 VexRiscv.IBusCachedPlugin_pcs_4[9]
.sym 107810 $abc$40744$n5000
.sym 107811 $abc$40744$n4853
.sym 107812 $abc$40744$n5006
.sym 107813 $abc$40744$n6713_1
.sym 107814 $abc$40744$n5008
.sym 107815 $abc$40744$n6751
.sym 107816 $abc$40744$n5119
.sym 107817 $abc$40744$n4336
.sym 107818 $abc$40744$n4853
.sym 107819 $abc$40744$n6761_1
.sym 107820 $abc$40744$n5146
.sym 107821 $abc$40744$n4351
.sym 107822 $abc$40744$n4853
.sym 107823 $abc$40744$n5030_1
.sym 107824 $abc$40744$n5001
.sym 107825 VexRiscv.IBusCachedPlugin_pcs_4[6]
.sym 107826 $abc$40744$n5000
.sym 107827 $abc$40744$n6765_1
.sym 107828 $abc$40744$n5158_1
.sym 107829 $abc$40744$n4357
.sym 107830 $abc$40744$n4853
.sym 107831 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 107835 $abc$40744$n6749_1
.sym 107836 $abc$40744$n5114
.sym 107837 $abc$40744$n4333
.sym 107838 $abc$40744$n4853
.sym 107839 $abc$40744$n6745
.sym 107840 $abc$40744$n5102
.sym 107841 $abc$40744$n4327
.sym 107842 $abc$40744$n4853
.sym 107843 $abc$40744$n6753_1
.sym 107844 $abc$40744$n5124_1
.sym 107845 $abc$40744$n4339
.sym 107846 $abc$40744$n4853
.sym 107847 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 107851 $abc$40744$n5037_1
.sym 107852 $abc$40744$n5001
.sym 107853 VexRiscv.IBusCachedPlugin_pcs_4[7]
.sym 107854 $abc$40744$n5000
.sym 107855 $abc$40744$n5042_1
.sym 107856 $abc$40744$n5001
.sym 107857 VexRiscv.IBusCachedPlugin_pcs_4[8]
.sym 107858 $abc$40744$n5000
.sym 107859 $abc$40744$n5122
.sym 107860 $abc$40744$n5001
.sym 107861 VexRiscv.IBusCachedPlugin_pcs_4[22]
.sym 107862 $abc$40744$n5000
.sym 107863 $abc$40744$n6723_1
.sym 107864 $abc$40744$n5039_1
.sym 107865 $abc$40744$n4294
.sym 107866 $abc$40744$n4853
.sym 107867 $abc$40744$n6725_1
.sym 107868 $abc$40744$n5044_1
.sym 107869 $abc$40744$n4297
.sym 107870 $abc$40744$n4853
.sym 107871 $abc$40744$n5144
.sym 107872 $abc$40744$n5001
.sym 107873 VexRiscv.IBusCachedPlugin_pcs_4[26]
.sym 107874 $abc$40744$n5000
.sym 107875 $abc$40744$n5156_1
.sym 107876 $abc$40744$n5001
.sym 107877 VexRiscv.IBusCachedPlugin_pcs_4[28]
.sym 107878 $abc$40744$n5000
.sym 107879 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 107880 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 107881 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 107882 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 107883 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 107887 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 107888 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 107889 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 107890 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 107891 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 107895 $abc$40744$n233
.sym 107896 $abc$40744$n5283_1
.sym 107897 $abc$40744$n4820
.sym 107899 $abc$40744$n233
.sym 107900 $abc$40744$n5283_1
.sym 107901 $abc$40744$n4818
.sym 107903 $abc$40744$n233
.sym 107904 $abc$40744$n5283_1
.sym 107905 $abc$40744$n4822
.sym 107907 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 107908 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 107909 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 107910 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 107911 $abc$40744$n3976
.sym 107912 spiflash_bus_dat_r[6]
.sym 107913 $abc$40744$n5873
.sym 107914 $abc$40744$n3983
.sym 107915 basesoc_vexriscv_ibus_adr[11]
.sym 107916 basesoc_vexriscv_dbus_adr[11]
.sym 107917 grant
.sym 107919 basesoc_vexriscv_ibus_adr[20]
.sym 107920 basesoc_vexriscv_dbus_adr[20]
.sym 107921 grant
.sym 107923 $abc$40744$n3976
.sym 107924 spiflash_bus_dat_r[15]
.sym 107925 $abc$40744$n5859
.sym 107926 $abc$40744$n3983
.sym 107927 basesoc_vexriscv_ibus_adr[21]
.sym 107928 basesoc_vexriscv_dbus_adr[21]
.sym 107929 grant
.sym 107931 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 107932 basesoc_vexriscv_ibus_adr[5]
.sym 107933 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107935 basesoc_vexriscv_ibus_adr[18]
.sym 107936 basesoc_vexriscv_dbus_adr[18]
.sym 107937 grant
.sym 107939 $abc$40744$n3976
.sym 107940 spiflash_bus_dat_r[5]
.sym 107941 $abc$40744$n5871
.sym 107942 $abc$40744$n3983
.sym 107943 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 107944 basesoc_vexriscv_ibus_adr[4]
.sym 107945 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107947 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 107951 VexRiscv.decode_to_execute_RS2[22]
.sym 107952 VexRiscv._zz_130_[6]
.sym 107953 VexRiscv._zz_171_[1]
.sym 107955 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 107956 basesoc_vexriscv_ibus_adr[6]
.sym 107957 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107959 VexRiscv._zz_323_[11]
.sym 107963 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 107964 basesoc_vexriscv_ibus_adr[7]
.sym 107965 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107967 basesoc_vexriscv_ibus_adr[3]
.sym 107968 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 107969 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107971 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 107972 basesoc_vexriscv_ibus_adr[8]
.sym 107973 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107976 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 107981 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 107985 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 107986 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 107989 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 107990 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 107993 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 107994 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 107997 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 107998 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 108001 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108002 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 108004 $PACKER_VCC_NET
.sym 108005 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 108007 VexRiscv._zz_323_[14]
.sym 108011 VexRiscv._zz_323_[31]
.sym 108015 VexRiscv._zz_323_[0]
.sym 108019 VexRiscv._zz_196_[7]
.sym 108020 VexRiscv._zz_195_[7]
.sym 108021 VexRiscv._zz_196_[32]
.sym 108023 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108024 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 108025 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 108027 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 108031 VexRiscv._zz_196_[12]
.sym 108032 VexRiscv._zz_195_[12]
.sym 108033 VexRiscv._zz_196_[32]
.sym 108035 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 108036 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108039 VexRiscv._zz_196_[13]
.sym 108040 VexRiscv._zz_195_[13]
.sym 108041 VexRiscv._zz_196_[32]
.sym 108043 VexRiscv._zz_323_[19]
.sym 108047 VexRiscv._zz_196_[23]
.sym 108048 VexRiscv._zz_195_[23]
.sym 108049 VexRiscv._zz_196_[32]
.sym 108051 VexRiscv._zz_323_[18]
.sym 108055 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 108059 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 108066 VexRiscv._zz_195_[13]
.sym 108067 VexRiscv._zz_323_[21]
.sym 108071 VexRiscv._zz_195_[14]
.sym 108072 VexRiscv._zz_195_[15]
.sym 108073 VexRiscv._zz_313_
.sym 108075 VexRiscv._zz_195_[26]
.sym 108076 VexRiscv._zz_195_[27]
.sym 108077 VexRiscv._zz_313_
.sym 108079 $abc$40744$n5579
.sym 108080 $abc$40744$n5578_1
.sym 108081 VexRiscv._zz_321_
.sym 108083 VexRiscv._zz_196_[25]
.sym 108084 VexRiscv._zz_195_[25]
.sym 108085 VexRiscv._zz_196_[32]
.sym 108087 $abc$40744$n5615
.sym 108088 $abc$40744$n5614_1
.sym 108089 VexRiscv._zz_321_
.sym 108091 VexRiscv._zz_195_[24]
.sym 108092 VexRiscv._zz_195_[25]
.sym 108093 VexRiscv._zz_313_
.sym 108095 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 108096 VexRiscv.CsrPlugin_mepc[28]
.sym 108097 $abc$40744$n5004
.sym 108099 $abc$40744$n5609
.sym 108100 $abc$40744$n5608_1
.sym 108101 VexRiscv._zz_321_
.sym 108103 $abc$40744$n5630_1
.sym 108104 $abc$40744$n5629
.sym 108105 VexRiscv._zz_321_
.sym 108107 $abc$40744$n5606_1
.sym 108108 $abc$40744$n5605
.sym 108109 VexRiscv._zz_321_
.sym 108111 VexRiscv._zz_195_[31]
.sym 108112 VexRiscv._zz_195_[32]
.sym 108113 VexRiscv._zz_313_
.sym 108115 VexRiscv._zz_195_[16]
.sym 108116 VexRiscv._zz_195_[17]
.sym 108117 VexRiscv._zz_313_
.sym 108119 VexRiscv._zz_196_[31]
.sym 108120 VexRiscv._zz_195_[31]
.sym 108121 VexRiscv._zz_196_[32]
.sym 108123 VexRiscv._zz_196_[16]
.sym 108124 VexRiscv._zz_195_[16]
.sym 108125 VexRiscv._zz_196_[32]
.sym 108127 $abc$40744$n5585
.sym 108128 $abc$40744$n5584_1
.sym 108129 VexRiscv._zz_321_
.sym 108131 $abc$40744$n5633
.sym 108132 $abc$40744$n5632_1
.sym 108133 VexRiscv._zz_321_
.sym 108135 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108136 $abc$40744$n6201
.sym 108167 waittimer0_count[1]
.sym 108168 user_btn0
.sym 108235 spiflash_bus_dat_r[9]
.sym 108236 slave_sel_r[1]
.sym 108237 $abc$40744$n6481_1
.sym 108271 spiflash_bus_dat_r[9]
.sym 108272 array_muxed0[8]
.sym 108273 $abc$40744$n3983
.sym 108279 spiflash_bus_dat_r[12]
.sym 108280 array_muxed0[11]
.sym 108281 $abc$40744$n3983
.sym 108303 basesoc_dat_w[4]
.sym 108328 basesoc_uart_tx_fifo_consume[0]
.sym 108333 basesoc_uart_tx_fifo_consume[1]
.sym 108337 basesoc_uart_tx_fifo_consume[2]
.sym 108338 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 108341 basesoc_uart_tx_fifo_consume[3]
.sym 108342 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 108343 basesoc_bus_wishbone_dat_r[2]
.sym 108344 slave_sel_r[0]
.sym 108345 spiflash_bus_dat_r[2]
.sym 108346 slave_sel_r[1]
.sym 108351 basesoc_bus_wishbone_dat_r[4]
.sym 108352 slave_sel_r[0]
.sym 108353 spiflash_bus_dat_r[4]
.sym 108354 slave_sel_r[1]
.sym 108363 basesoc_uart_phy_rx
.sym 108371 basesoc_uart_phy_rx_reg[5]
.sym 108375 basesoc_uart_phy_rx_reg[4]
.sym 108379 basesoc_uart_phy_rx_reg[2]
.sym 108383 basesoc_vexriscv_dbus_adr[3]
.sym 108384 basesoc_vexriscv_ibus_adr[3]
.sym 108385 grant
.sym 108387 basesoc_uart_phy_rx_reg[7]
.sym 108391 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 108395 VexRiscv.decode_to_execute_RS2[23]
.sym 108396 VexRiscv._zz_130_[7]
.sym 108397 VexRiscv._zz_171_[1]
.sym 108399 VexRiscv.decode_to_execute_RS2[30]
.sym 108400 VexRiscv._zz_171_[1]
.sym 108401 $abc$40744$n5855
.sym 108403 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 108407 VexRiscv.decode_to_execute_RS2[20]
.sym 108408 VexRiscv._zz_130_[4]
.sym 108409 VexRiscv._zz_171_[1]
.sym 108411 basesoc_vexriscv_ibus_adr[10]
.sym 108412 basesoc_vexriscv_dbus_adr[10]
.sym 108413 grant
.sym 108415 VexRiscv.decode_to_execute_RS2[13]
.sym 108416 VexRiscv._zz_130_[5]
.sym 108417 VexRiscv._zz_171_[1]
.sym 108418 VexRiscv._zz_171_[0]
.sym 108419 VexRiscv.decode_to_execute_RS2[31]
.sym 108420 VexRiscv._zz_171_[1]
.sym 108421 $abc$40744$n5857
.sym 108423 VexRiscv._zz_41_[23]
.sym 108427 VexRiscv.decode_to_execute_RS2[14]
.sym 108428 VexRiscv._zz_130_[6]
.sym 108429 VexRiscv._zz_171_[1]
.sym 108430 VexRiscv._zz_171_[0]
.sym 108435 VexRiscv._zz_41_[18]
.sym 108443 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 108447 VexRiscv.decode_to_execute_RS2[15]
.sym 108448 VexRiscv._zz_130_[7]
.sym 108449 VexRiscv._zz_171_[1]
.sym 108450 VexRiscv._zz_171_[0]
.sym 108451 VexRiscv._zz_18_
.sym 108455 VexRiscv._zz_198_
.sym 108456 VexRiscv.decode_to_execute_RS2[20]
.sym 108459 VexRiscv._zz_198_
.sym 108460 VexRiscv._zz_130_[3]
.sym 108463 VexRiscv._zz_198_
.sym 108464 VexRiscv._zz_130_[7]
.sym 108467 eventmanager_status_w[1]
.sym 108471 VexRiscv._zz_198_
.sym 108472 VexRiscv._zz_130_[5]
.sym 108475 VexRiscv._zz_198_
.sym 108476 VexRiscv._zz_130_[2]
.sym 108479 eventmanager_pending_w[1]
.sym 108480 $abc$40744$n3815
.sym 108481 $abc$40744$n6073_1
.sym 108483 eventmanager_status_w[1]
.sym 108484 $abc$40744$n3818
.sym 108485 $abc$40744$n6072_1
.sym 108486 $abc$40744$n3936
.sym 108488 VexRiscv._zz_198_
.sym 108489 $abc$40744$n5532
.sym 108493 $abc$40744$n5534
.sym 108494 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 108497 $abc$40744$n5536
.sym 108498 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 108501 $abc$40744$n5538
.sym 108502 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 108505 $abc$40744$n5540
.sym 108506 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 108509 $abc$40744$n5542
.sym 108510 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 108513 $abc$40744$n5544
.sym 108514 $auto$alumacc.cc:474:replace_alu$4066.C[6]
.sym 108517 $abc$40744$n5546
.sym 108518 $auto$alumacc.cc:474:replace_alu$4066.C[7]
.sym 108521 $abc$40744$n5548
.sym 108522 $auto$alumacc.cc:474:replace_alu$4066.C[8]
.sym 108525 $abc$40744$n5550
.sym 108526 $auto$alumacc.cc:474:replace_alu$4066.C[9]
.sym 108529 $abc$40744$n5552
.sym 108530 $auto$alumacc.cc:474:replace_alu$4066.C[10]
.sym 108533 $abc$40744$n5554
.sym 108534 $auto$alumacc.cc:474:replace_alu$4066.C[11]
.sym 108537 $abc$40744$n5556
.sym 108538 $auto$alumacc.cc:474:replace_alu$4066.C[12]
.sym 108541 $abc$40744$n5558
.sym 108542 $auto$alumacc.cc:474:replace_alu$4066.C[13]
.sym 108545 $abc$40744$n5560
.sym 108546 $auto$alumacc.cc:474:replace_alu$4066.C[14]
.sym 108549 $abc$40744$n5562
.sym 108550 $auto$alumacc.cc:474:replace_alu$4066.C[15]
.sym 108553 $abc$40744$n5564
.sym 108554 $auto$alumacc.cc:474:replace_alu$4066.C[16]
.sym 108557 $abc$40744$n5566
.sym 108558 $auto$alumacc.cc:474:replace_alu$4066.C[17]
.sym 108561 $abc$40744$n5568
.sym 108562 $auto$alumacc.cc:474:replace_alu$4066.C[18]
.sym 108565 $abc$40744$n5570
.sym 108566 $auto$alumacc.cc:474:replace_alu$4066.C[19]
.sym 108569 $abc$40744$n5572
.sym 108570 $auto$alumacc.cc:474:replace_alu$4066.C[20]
.sym 108573 $abc$40744$n5574
.sym 108574 $auto$alumacc.cc:474:replace_alu$4066.C[21]
.sym 108577 $abc$40744$n5576
.sym 108578 $auto$alumacc.cc:474:replace_alu$4066.C[22]
.sym 108581 $abc$40744$n5578
.sym 108582 $auto$alumacc.cc:474:replace_alu$4066.C[23]
.sym 108585 $abc$40744$n5580
.sym 108586 $auto$alumacc.cc:474:replace_alu$4066.C[24]
.sym 108589 $abc$40744$n5582
.sym 108590 $auto$alumacc.cc:474:replace_alu$4066.C[25]
.sym 108593 $abc$40744$n5584
.sym 108594 $auto$alumacc.cc:474:replace_alu$4066.C[26]
.sym 108597 $abc$40744$n5586
.sym 108598 $auto$alumacc.cc:474:replace_alu$4066.C[27]
.sym 108601 $abc$40744$n5588
.sym 108602 $auto$alumacc.cc:474:replace_alu$4066.C[28]
.sym 108605 $abc$40744$n5590
.sym 108606 $auto$alumacc.cc:474:replace_alu$4066.C[29]
.sym 108609 $abc$40744$n5592
.sym 108610 $auto$alumacc.cc:474:replace_alu$4066.C[30]
.sym 108613 $abc$40744$n5594
.sym 108614 $auto$alumacc.cc:474:replace_alu$4066.C[31]
.sym 108615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 108619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 108623 VexRiscv._zz_198_
.sym 108624 VexRiscv.decode_to_execute_RS2[27]
.sym 108627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 108631 VexRiscv._zz_198_
.sym 108632 VexRiscv.decode_to_execute_RS2[25]
.sym 108635 VexRiscv._zz_198_
.sym 108636 VexRiscv.decode_to_execute_RS2[28]
.sym 108643 VexRiscv._zz_198_
.sym 108644 VexRiscv.decode_to_execute_RS2[30]
.sym 108647 VexRiscv._zz_323_[26]
.sym 108648 $abc$40744$n5224
.sym 108649 $abc$40744$n233
.sym 108651 VexRiscv._zz_323_[23]
.sym 108652 $abc$40744$n5215
.sym 108653 $abc$40744$n233
.sym 108655 VexRiscv._zz_323_[22]
.sym 108656 $abc$40744$n5212
.sym 108657 $abc$40744$n233
.sym 108659 VexRiscv._zz_323_[18]
.sym 108660 $abc$40744$n5200
.sym 108661 $abc$40744$n233
.sym 108663 VexRiscv._zz_323_[19]
.sym 108664 $abc$40744$n5203
.sym 108665 $abc$40744$n233
.sym 108667 VexRiscv._zz_323_[11]
.sym 108668 $abc$40744$n5179
.sym 108669 $abc$40744$n233
.sym 108671 VexRiscv._zz_323_[13]
.sym 108672 $abc$40744$n5185
.sym 108673 $abc$40744$n233
.sym 108675 VexRiscv._zz_323_[31]
.sym 108676 $abc$40744$n5239
.sym 108677 $abc$40744$n233
.sym 108679 $abc$40744$n5002
.sym 108680 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 108681 $abc$40744$n5007
.sym 108682 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 108683 VexRiscv._zz_323_[2]
.sym 108684 $abc$40744$n5152
.sym 108685 $abc$40744$n233
.sym 108687 $abc$40744$n5002
.sym 108688 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 108689 $abc$40744$n5007
.sym 108690 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 108695 $abc$40744$n6717_1
.sym 108696 $abc$40744$n5020_1
.sym 108697 $abc$40744$n4285
.sym 108698 $abc$40744$n4853
.sym 108699 VexRiscv._zz_323_[3]
.sym 108700 $abc$40744$n5155
.sym 108701 $abc$40744$n233
.sym 108703 VexRiscv._zz_323_[1]
.sym 108704 $abc$40744$n5149
.sym 108705 $abc$40744$n233
.sym 108707 VexRiscv._zz_323_[12]
.sym 108708 $abc$40744$n5182
.sym 108709 $abc$40744$n233
.sym 108711 $abc$40744$n5018_1
.sym 108712 $abc$40744$n5001
.sym 108713 VexRiscv.IBusCachedPlugin_pcs_4[4]
.sym 108714 $abc$40744$n5000
.sym 108715 $abc$40744$n5002
.sym 108716 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 108717 $abc$40744$n5007
.sym 108718 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 108719 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 108723 $abc$40744$n6735_1
.sym 108724 $abc$40744$n5073_1
.sym 108725 $abc$40744$n4312
.sym 108726 $abc$40744$n4853
.sym 108727 VexRiscv.lastStageIsFiring
.sym 108728 VexRiscv._zz_29_
.sym 108729 VexRiscv._zz_238_[1]
.sym 108730 VexRiscv._zz_238_[0]
.sym 108731 $abc$40744$n5002
.sym 108732 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 108733 $abc$40744$n5007
.sym 108734 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 108735 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 108736 $abc$40744$n5002
.sym 108737 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 108739 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 108743 $abc$40744$n5002
.sym 108744 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 108745 $abc$40744$n5007
.sym 108746 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 108747 $abc$40744$n5002
.sym 108748 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 108749 $abc$40744$n5007
.sym 108750 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 108751 $abc$40744$n5002
.sym 108752 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 108753 $abc$40744$n5007
.sym 108754 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 108755 basesoc_dat_w[6]
.sym 108759 $abc$40744$n5002
.sym 108760 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 108761 $abc$40744$n5007
.sym 108762 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 108763 $abc$40744$n6719_1
.sym 108764 $abc$40744$n5027_1
.sym 108765 $abc$40744$n4288
.sym 108766 $abc$40744$n4853
.sym 108767 $abc$40744$n5002
.sym 108768 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 108769 $abc$40744$n5007
.sym 108770 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 108771 $abc$40744$n5071
.sym 108772 $abc$40744$n5001
.sym 108773 VexRiscv.IBusCachedPlugin_pcs_4[13]
.sym 108774 $abc$40744$n5000
.sym 108775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 108779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 108783 $abc$40744$n5002
.sym 108784 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 108785 $abc$40744$n5007
.sym 108786 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 108787 $abc$40744$n5002
.sym 108788 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 108789 $abc$40744$n5007
.sym 108790 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 108791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 108795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 108799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 108803 $abc$40744$n5025_1
.sym 108804 $abc$40744$n5001
.sym 108805 VexRiscv.IBusCachedPlugin_pcs_4[5]
.sym 108806 $abc$40744$n5000
.sym 108807 $abc$40744$n5002
.sym 108808 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 108809 $abc$40744$n5007
.sym 108810 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 108811 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 108815 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 108819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 108823 $abc$40744$n5002
.sym 108824 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 108825 $abc$40744$n5007
.sym 108826 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 108827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 108831 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 108835 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 108839 $abc$40744$n4719_1
.sym 108840 $abc$40744$n4479_1
.sym 108841 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 108842 $abc$40744$n4261_1
.sym 108843 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 108847 $abc$40744$n5002
.sym 108848 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 108849 $abc$40744$n5007
.sym 108850 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 108851 $abc$40744$n5002
.sym 108852 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 108853 $abc$40744$n5007
.sym 108854 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 108855 VexRiscv._zz_255_[1]
.sym 108856 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 108859 $abc$40744$n5002
.sym 108860 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 108861 $abc$40744$n5007
.sym 108862 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 108863 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 108867 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 108871 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 108875 basesoc_we
.sym 108876 $abc$40744$n3936
.sym 108877 $abc$40744$n3812
.sym 108878 sys_rst
.sym 108879 $abc$40744$n7856
.sym 108883 VexRiscv._zz_255_[1]
.sym 108884 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 108887 VexRiscv._zz_323_[2]
.sym 108891 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 108892 VexRiscv._zz_204_
.sym 108893 $abc$40744$n4843
.sym 108895 sys_rst
.sym 108896 basesoc_dat_w[6]
.sym 108899 $abc$40744$n6200
.sym 108900 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108903 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 108904 VexRiscv.CsrPlugin_mepc[8]
.sym 108905 $abc$40744$n5004
.sym 108907 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 108908 VexRiscv._zz_204_
.sym 108909 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 108910 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 108911 $abc$40744$n5348
.sym 108912 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 108913 $abc$40744$n5315_1
.sym 108915 VexRiscv.CsrPlugin_mepc[8]
.sym 108916 VexRiscv.lastStagePc[8]
.sym 108917 $abc$40744$n2644
.sym 108919 VexRiscv.CsrPlugin_mepc[27]
.sym 108920 $abc$40744$n4636_1
.sym 108921 $abc$40744$n4690
.sym 108923 VexRiscv._zz_201_[27]
.sym 108924 $abc$40744$n4635_1
.sym 108925 $abc$40744$n4633_1
.sym 108926 VexRiscv.CsrPlugin_mtval[27]
.sym 108927 $abc$40744$n5332_1
.sym 108928 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 108929 $abc$40744$n5315_1
.sym 108931 VexRiscv.CsrPlugin_mepc[16]
.sym 108932 VexRiscv.lastStagePc[16]
.sym 108933 $abc$40744$n2644
.sym 108935 VexRiscv._zz_336_
.sym 108939 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 108940 VexRiscv.CsrPlugin_mepc[16]
.sym 108941 $abc$40744$n5004
.sym 108943 VexRiscv.CsrPlugin_mepc[25]
.sym 108944 $abc$40744$n4636_1
.sym 108945 $abc$40744$n4654_1
.sym 108947 VexRiscv._zz_323_[3]
.sym 108951 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 108955 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 108959 VexRiscv._zz_196_[4]
.sym 108960 VexRiscv._zz_195_[4]
.sym 108961 VexRiscv._zz_196_[32]
.sym 108963 $abc$40744$n4653
.sym 108964 VexRiscv._zz_171_[0]
.sym 108965 VexRiscv._zz_171_[1]
.sym 108966 VexRiscv._zz_152_[25]
.sym 108967 VexRiscv.CsrPlugin_mtval[21]
.sym 108968 $abc$40744$n4230_1
.sym 108969 $abc$40744$n4578_1
.sym 108971 $abc$40744$n4631_1
.sym 108972 VexRiscv._zz_171_[0]
.sym 108973 VexRiscv._zz_171_[1]
.sym 108974 VexRiscv._zz_152_[24]
.sym 108975 VexRiscv._zz_201_[25]
.sym 108976 $abc$40744$n4635_1
.sym 108977 $abc$40744$n4633_1
.sym 108978 VexRiscv.CsrPlugin_mtval[25]
.sym 108979 VexRiscv.CsrPlugin_mepc[24]
.sym 108980 $abc$40744$n4636_1
.sym 108981 $abc$40744$n4632_1
.sym 108983 $abc$40744$n4577_1
.sym 108984 VexRiscv._zz_171_[0]
.sym 108985 VexRiscv._zz_171_[1]
.sym 108986 VexRiscv._zz_152_[21]
.sym 108987 $abc$40744$n5364_1
.sym 108988 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 108989 $abc$40744$n5315_1
.sym 108991 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 108992 VexRiscv.CsrPlugin_mepc[7]
.sym 108993 $abc$40744$n5004
.sym 108995 VexRiscv._zz_201_[24]
.sym 108996 $abc$40744$n4635_1
.sym 108997 $abc$40744$n4633_1
.sym 108998 VexRiscv.CsrPlugin_mtval[24]
.sym 108999 $abc$40744$n5360
.sym 109000 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 109001 $abc$40744$n5315_1
.sym 109003 VexRiscv.CsrPlugin_mepc[26]
.sym 109004 VexRiscv.lastStagePc[26]
.sym 109005 $abc$40744$n2644
.sym 109007 VexRiscv._zz_255_[1]
.sym 109008 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 109011 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 109012 VexRiscv.CsrPlugin_mepc[26]
.sym 109013 $abc$40744$n5004
.sym 109015 $abc$40744$n5368
.sym 109016 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 109017 $abc$40744$n5315_1
.sym 109019 csrbankarray_csrbank0_leds_out0_w[1]
.sym 109020 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 109021 basesoc_adr[1]
.sym 109022 basesoc_adr[0]
.sym 109023 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 109024 VexRiscv.CsrPlugin_mepc[3]
.sym 109025 $abc$40744$n5004
.sym 109027 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 109028 VexRiscv.CsrPlugin_mepc[22]
.sym 109029 $abc$40744$n5004
.sym 109031 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 109035 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 109039 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 109043 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 109044 VexRiscv.CsrPlugin_mepc[19]
.sym 109045 $abc$40744$n5004
.sym 109047 VexRiscv._zz_323_[26]
.sym 109051 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 109052 VexRiscv.CsrPlugin_mepc[5]
.sym 109053 $abc$40744$n5004
.sym 109055 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 109059 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 109063 VexRiscv.CsrPlugin_mepc[22]
.sym 109064 VexRiscv.lastStagePc[22]
.sym 109065 $abc$40744$n2644
.sym 109067 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 109071 $abc$40744$n3999
.sym 109072 VexRiscv._zz_201_[19]
.sym 109073 $abc$40744$n4228
.sym 109074 VexRiscv.CsrPlugin_mepc[19]
.sym 109075 VexRiscv._zz_196_[14]
.sym 109076 VexRiscv._zz_195_[14]
.sym 109077 VexRiscv._zz_196_[32]
.sym 109079 VexRiscv._zz_195_[23]
.sym 109080 VexRiscv._zz_195_[24]
.sym 109081 VexRiscv._zz_313_
.sym 109083 $abc$40744$n3999
.sym 109084 VexRiscv._zz_201_[22]
.sym 109085 $abc$40744$n4228
.sym 109086 VexRiscv.CsrPlugin_mepc[22]
.sym 109091 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 109096 waittimer0_count[0]
.sym 109098 $PACKER_VCC_NET
.sym 109099 user_btn0
.sym 109100 $abc$40744$n6696
.sym 109103 user_btn0
.sym 109104 $abc$40744$n6670
.sym 109107 waittimer0_count[0]
.sym 109108 eventmanager_status_w[0]
.sym 109109 sys_rst
.sym 109110 user_btn0
.sym 109111 user_btn0
.sym 109112 $abc$40744$n6674
.sym 109119 user_btn0
.sym 109120 $abc$40744$n6688
.sym 109135 sys_rst
.sym 109136 $abc$40744$n6698
.sym 109137 user_btn0
.sym 109139 sys_rst
.sym 109140 $abc$40744$n6682
.sym 109141 user_btn0
.sym 109143 sys_rst
.sym 109144 $abc$40744$n6702
.sym 109145 user_btn0
.sym 109171 basesoc_dat_w[5]
.sym 109203 $abc$40744$n2445
.sym 109204 $abc$40744$n3931
.sym 109207 $abc$40744$n2445
.sym 109223 basesoc_ctrl_reset_reset_r
.sym 109224 $abc$40744$n3894_1
.sym 109225 $abc$40744$n3932
.sym 109226 sys_rst
.sym 109227 basesoc_dat_w[1]
.sym 109231 basesoc_dat_w[3]
.sym 109235 basesoc_adr[4]
.sym 109236 $abc$40744$n3812
.sym 109237 basesoc_adr[3]
.sym 109238 basesoc_adr[2]
.sym 109243 basesoc_we
.sym 109244 $abc$40744$n3973
.sym 109245 $abc$40744$n3794
.sym 109246 sys_rst
.sym 109251 basesoc_dat_w[2]
.sym 109259 $abc$40744$n3868_1
.sym 109260 $abc$40744$n3794
.sym 109261 basesoc_adr[2]
.sym 109262 basesoc_ctrl_reset_reset_r
.sym 109267 basesoc_uart_eventmanager_status_w[0]
.sym 109268 basesoc_uart_tx_old_trigger
.sym 109271 $abc$40744$n2352
.sym 109283 $abc$40744$n3867
.sym 109284 $abc$40744$n2352
.sym 109285 sys_rst
.sym 109291 VexRiscv.decode_to_execute_RS2[11]
.sym 109292 VexRiscv._zz_130_[3]
.sym 109293 VexRiscv._zz_171_[1]
.sym 109294 VexRiscv._zz_171_[0]
.sym 109295 basesoc_bus_wishbone_dat_r[1]
.sym 109296 slave_sel_r[0]
.sym 109297 spiflash_bus_dat_r[1]
.sym 109298 slave_sel_r[1]
.sym 109299 VexRiscv.decode_to_execute_RS2[27]
.sym 109300 VexRiscv._zz_171_[1]
.sym 109301 $abc$40744$n5849
.sym 109303 VexRiscv._zz_130_[0]
.sym 109307 VexRiscv._zz_130_[3]
.sym 109308 VexRiscv.decode_to_execute_RS2[11]
.sym 109309 VexRiscv._zz_171_[0]
.sym 109310 VexRiscv._zz_171_[1]
.sym 109311 VexRiscv._zz_130_[5]
.sym 109315 VexRiscv.decode_to_execute_RS2[16]
.sym 109316 VexRiscv._zz_130_[0]
.sym 109317 VexRiscv._zz_171_[1]
.sym 109319 VexRiscv.dBus_cmd_payload_wr
.sym 109323 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 109327 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 109335 VexRiscv.decode_to_execute_RS2[25]
.sym 109336 VexRiscv._zz_171_[1]
.sym 109337 $abc$40744$n5845
.sym 109339 VexRiscv.decode_to_execute_RS2[9]
.sym 109340 VexRiscv._zz_130_[1]
.sym 109341 VexRiscv._zz_171_[1]
.sym 109342 VexRiscv._zz_171_[0]
.sym 109343 VexRiscv._zz_130_[2]
.sym 109344 VexRiscv.decode_to_execute_RS2[10]
.sym 109345 VexRiscv._zz_171_[0]
.sym 109346 VexRiscv._zz_171_[1]
.sym 109347 VexRiscv._zz_130_[5]
.sym 109348 VexRiscv.decode_to_execute_RS2[13]
.sym 109349 VexRiscv._zz_171_[0]
.sym 109350 VexRiscv._zz_171_[1]
.sym 109351 $abc$40744$n6464_1
.sym 109352 $abc$40744$n6465_1
.sym 109355 spiflash_bus_dat_r[8]
.sym 109356 slave_sel_r[1]
.sym 109357 $abc$40744$n6479_1
.sym 109359 $abc$40744$n6476_1
.sym 109360 $abc$40744$n6477_1
.sym 109363 basesoc_bus_wishbone_dat_r[3]
.sym 109364 slave_sel_r[0]
.sym 109365 spiflash_bus_dat_r[3]
.sym 109366 slave_sel_r[1]
.sym 109367 $abc$40744$n6470_1
.sym 109368 $abc$40744$n6471_1
.sym 109371 spiflash_bus_dat_r[16]
.sym 109372 slave_sel_r[1]
.sym 109373 $abc$40744$n6495_1
.sym 109375 basesoc_bus_wishbone_dat_r[5]
.sym 109376 slave_sel_r[0]
.sym 109377 spiflash_bus_dat_r[5]
.sym 109378 slave_sel_r[1]
.sym 109379 slave_sel_r[1]
.sym 109380 spiflash_bus_dat_r[24]
.sym 109381 $abc$40744$n6511_1
.sym 109383 VexRiscv._zz_255_[1]
.sym 109384 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 109387 sys_rst
.sym 109388 basesoc_counter[1]
.sym 109391 slave_sel[0]
.sym 109392 $abc$40744$n3610_1
.sym 109393 $abc$40744$n2270
.sym 109394 basesoc_counter[0]
.sym 109395 $abc$40744$n4767
.sym 109396 $abc$40744$n4479_1
.sym 109397 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 109398 $abc$40744$n4261_1
.sym 109399 basesoc_bus_wishbone_dat_r[7]
.sym 109400 slave_sel_r[0]
.sym 109401 spiflash_bus_dat_r[7]
.sym 109402 slave_sel_r[1]
.sym 109403 $abc$40744$n3794
.sym 109404 csrbankarray_csrbank2_dat0_w[3]
.sym 109405 $abc$40744$n6013
.sym 109406 $abc$40744$n3988
.sym 109407 slave_sel[0]
.sym 109411 $abc$40744$n3988
.sym 109412 $abc$40744$n3794
.sym 109413 csrbankarray_csrbank2_dat0_w[5]
.sym 109415 VexRiscv._zz_198_
.sym 109416 VexRiscv._zz_130_[4]
.sym 109419 $abc$40744$n7
.sym 109423 VexRiscv._zz_198_
.sym 109424 VexRiscv._zz_130_[6]
.sym 109427 VexRiscv._zz_198_
.sym 109428 VexRiscv._zz_130_[1]
.sym 109431 VexRiscv._zz_198_
.sym 109432 VexRiscv._zz_130_[0]
.sym 109435 $abc$40744$n11
.sym 109439 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 109440 VexRiscv.decode_to_execute_RS2[31]
.sym 109443 VexRiscv._zz_198_
.sym 109444 VexRiscv.decode_to_execute_RS2[14]
.sym 109447 VexRiscv._zz_198_
.sym 109448 VexRiscv.decode_to_execute_RS2[9]
.sym 109451 VexRiscv._zz_323_[24]
.sym 109452 $abc$40744$n5218
.sym 109453 $abc$40744$n233
.sym 109455 VexRiscv._zz_323_[14]
.sym 109456 $abc$40744$n5188
.sym 109457 $abc$40744$n233
.sym 109459 VexRiscv._zz_323_[7]
.sym 109460 $abc$40744$n5167
.sym 109461 $abc$40744$n233
.sym 109463 VexRiscv._zz_198_
.sym 109464 VexRiscv.decode_to_execute_RS2[15]
.sym 109467 VexRiscv._zz_323_[4]
.sym 109468 $abc$40744$n5158
.sym 109469 $abc$40744$n233
.sym 109471 VexRiscv._zz_323_[27]
.sym 109472 $abc$40744$n5227
.sym 109473 $abc$40744$n233
.sym 109475 VexRiscv._zz_198_
.sym 109476 VexRiscv.decode_to_execute_RS2[11]
.sym 109479 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 109480 $abc$40744$n233
.sym 109481 $abc$40744$n235
.sym 109482 VexRiscv.memory_arbitration_isValid
.sym 109483 $abc$40744$n4886
.sym 109487 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 109491 VexRiscv._zz_198_
.sym 109492 VexRiscv.decode_to_execute_RS2[13]
.sym 109495 VexRiscv._zz_161_
.sym 109499 VexRiscv._zz_198_
.sym 109500 VexRiscv.decode_to_execute_RS2[16]
.sym 109503 $abc$40744$n4886
.sym 109507 VexRiscv._zz_198_
.sym 109508 VexRiscv.decode_to_execute_RS2[23]
.sym 109512 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 109513 VexRiscv._zz_124_
.sym 109516 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 109517 $abc$40744$n5928
.sym 109518 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 109520 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 109521 $abc$40744$n5929
.sym 109522 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 109524 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 109525 $abc$40744$n5930
.sym 109526 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 109528 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 109529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 109530 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 109532 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 109533 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 109534 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 109536 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 109537 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 109538 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 109540 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 109541 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 109542 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 109544 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 109545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 109546 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 109548 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 109549 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 109550 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 109552 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 109553 $abc$40744$n5931
.sym 109554 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 109556 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 109557 $abc$40744$n5932
.sym 109558 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 109560 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 109561 $abc$40744$n5933
.sym 109562 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 109564 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 109565 $abc$40744$n5934
.sym 109566 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 109568 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 109569 $abc$40744$n5935
.sym 109570 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 109572 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 109573 $abc$40744$n5936
.sym 109574 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 109576 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 109577 $abc$40744$n5937
.sym 109578 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 109580 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 109581 $abc$40744$n5938
.sym 109582 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 109584 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 109585 $abc$40744$n5939
.sym 109586 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 109588 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 109589 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109590 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 109592 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 109593 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109594 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 109596 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 109597 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109598 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 109600 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 109601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109602 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 109604 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 109605 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109606 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 109608 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 109609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109610 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 109612 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 109613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109614 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 109616 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 109617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109618 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 109620 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 109621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109622 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 109624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 109625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109626 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 109628 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 109629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109630 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 109632 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 109633 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 109634 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 109635 sys_rst
.sym 109636 $abc$40744$n6649
.sym 109637 user_btn1
.sym 109639 $abc$40744$n5002
.sym 109640 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 109641 $abc$40744$n5007
.sym 109642 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 109643 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 109647 $abc$40744$n5002
.sym 109648 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 109649 $abc$40744$n5007
.sym 109650 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 109651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 109655 $abc$40744$n5211_1
.sym 109656 VexRiscv._zz_288_[7]
.sym 109659 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 109663 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 109664 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 109665 $abc$40744$n235
.sym 109666 VexRiscv._zz_193_
.sym 109667 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 109672 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 109673 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 109677 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 109678 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 109681 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 109682 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 109685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 109686 $auto$alumacc.cc:474:replace_alu$4045.C[5]
.sym 109689 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 109690 $auto$alumacc.cc:474:replace_alu$4045.C[6]
.sym 109693 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 109694 $auto$alumacc.cc:474:replace_alu$4045.C[7]
.sym 109697 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 109698 $auto$alumacc.cc:474:replace_alu$4045.C[8]
.sym 109701 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 109702 $auto$alumacc.cc:474:replace_alu$4045.C[9]
.sym 109705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 109706 $auto$alumacc.cc:474:replace_alu$4045.C[10]
.sym 109709 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 109710 $auto$alumacc.cc:474:replace_alu$4045.C[11]
.sym 109713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 109714 $auto$alumacc.cc:474:replace_alu$4045.C[12]
.sym 109717 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 109718 $auto$alumacc.cc:474:replace_alu$4045.C[13]
.sym 109721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 109722 $auto$alumacc.cc:474:replace_alu$4045.C[14]
.sym 109725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 109726 $auto$alumacc.cc:474:replace_alu$4045.C[15]
.sym 109729 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 109730 $auto$alumacc.cc:474:replace_alu$4045.C[16]
.sym 109733 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 109734 $auto$alumacc.cc:474:replace_alu$4045.C[17]
.sym 109737 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 109738 $auto$alumacc.cc:474:replace_alu$4045.C[18]
.sym 109741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 109742 $auto$alumacc.cc:474:replace_alu$4045.C[19]
.sym 109745 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 109746 $auto$alumacc.cc:474:replace_alu$4045.C[20]
.sym 109749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 109750 $auto$alumacc.cc:474:replace_alu$4045.C[21]
.sym 109753 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 109754 $auto$alumacc.cc:474:replace_alu$4045.C[22]
.sym 109757 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 109758 $auto$alumacc.cc:474:replace_alu$4045.C[23]
.sym 109761 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 109762 $auto$alumacc.cc:474:replace_alu$4045.C[24]
.sym 109765 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 109766 $auto$alumacc.cc:474:replace_alu$4045.C[25]
.sym 109769 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 109770 $auto$alumacc.cc:474:replace_alu$4045.C[26]
.sym 109773 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 109774 $auto$alumacc.cc:474:replace_alu$4045.C[27]
.sym 109777 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 109778 $auto$alumacc.cc:474:replace_alu$4045.C[28]
.sym 109781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 109782 $auto$alumacc.cc:474:replace_alu$4045.C[29]
.sym 109785 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 109786 $auto$alumacc.cc:474:replace_alu$4045.C[30]
.sym 109789 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 109790 $auto$alumacc.cc:474:replace_alu$4045.C[31]
.sym 109791 $abc$40744$n5211_1
.sym 109792 VexRiscv._zz_153_
.sym 109795 $abc$40744$n11
.sym 109799 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 109800 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 109801 $abc$40744$n235
.sym 109802 VexRiscv._zz_193_
.sym 109803 VexRiscv._zz_171_[1]
.sym 109807 $abc$40744$n5002
.sym 109808 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 109809 $abc$40744$n5007
.sym 109810 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 109811 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 109812 VexRiscv._zz_321_
.sym 109813 $abc$40744$n4025
.sym 109815 VexRiscv._zz_41_[25]
.sym 109819 VexRiscv._zz_41_[10]
.sym 109823 VexRiscv._zz_171_[1]
.sym 109824 VexRiscv._zz_198_
.sym 109825 $abc$40744$n4047
.sym 109826 VexRiscv._zz_199_
.sym 109827 basesoc_vexriscv_ibus_adr[14]
.sym 109828 basesoc_vexriscv_dbus_adr[14]
.sym 109829 grant
.sym 109831 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 109832 VexRiscv.CsrPlugin_mepc[9]
.sym 109833 $abc$40744$n5004
.sym 109835 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 109839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 109840 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 109841 VexRiscv._zz_191_
.sym 109842 $abc$40744$n235
.sym 109843 VexRiscv.CsrPlugin_mtval[8]
.sym 109844 $abc$40744$n4230_1
.sym 109845 $abc$40744$n4317_1
.sym 109847 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 109851 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 109855 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 109859 VexRiscv.CsrPlugin_mepc[9]
.sym 109860 VexRiscv.lastStagePc[9]
.sym 109861 $abc$40744$n2644
.sym 109863 VexRiscv._zz_288_[7]
.sym 109864 $abc$40744$n3647
.sym 109867 $abc$40744$n9
.sym 109871 VexRiscv._zz_288_[10]
.sym 109872 $abc$40744$n4002
.sym 109873 $abc$40744$n3647
.sym 109874 $abc$40744$n4000
.sym 109875 $abc$40744$n7
.sym 109879 $abc$40744$n4316
.sym 109880 VexRiscv._zz_171_[0]
.sym 109881 VexRiscv._zz_171_[1]
.sym 109882 VexRiscv._zz_152_[8]
.sym 109883 VexRiscv._zz_288_[10]
.sym 109884 $abc$40744$n4002
.sym 109885 $abc$40744$n3647
.sym 109886 $abc$40744$n4000
.sym 109887 $abc$40744$n3999
.sym 109888 VexRiscv._zz_201_[8]
.sym 109889 $abc$40744$n4228
.sym 109890 VexRiscv.CsrPlugin_mepc[8]
.sym 109891 $abc$40744$n3650
.sym 109892 VexRiscv._zz_288_[7]
.sym 109893 VexRiscv._zz_153_
.sym 109895 $abc$40744$n3646
.sym 109896 $abc$40744$n3649
.sym 109897 $abc$40744$n4001
.sym 109899 VexRiscv._zz_288_[1]
.sym 109900 $abc$40744$n4006
.sym 109901 VexRiscv._zz_288_[0]
.sym 109902 $abc$40744$n3648
.sym 109903 VexRiscv._zz_288_[1]
.sym 109904 VexRiscv._zz_288_[0]
.sym 109905 $abc$40744$n4634_1
.sym 109907 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 109911 VexRiscv._zz_288_[1]
.sym 109912 VexRiscv._zz_288_[0]
.sym 109913 $abc$40744$n4229
.sym 109915 $abc$40744$n3646
.sym 109916 $abc$40744$n3649
.sym 109917 $abc$40744$n4001
.sym 109919 $abc$40744$n4229
.sym 109920 VexRiscv._zz_288_[0]
.sym 109921 VexRiscv._zz_288_[1]
.sym 109923 $abc$40744$n4634_1
.sym 109924 VexRiscv._zz_288_[0]
.sym 109925 VexRiscv._zz_288_[1]
.sym 109927 $abc$40744$n3646
.sym 109928 $abc$40744$n3648
.sym 109929 $abc$40744$n3650
.sym 109931 $abc$40744$n3648
.sym 109932 $abc$40744$n3650
.sym 109933 $abc$40744$n4006
.sym 109935 VexRiscv.CsrPlugin_mtval[18]
.sym 109936 $abc$40744$n4230_1
.sym 109937 $abc$40744$n4524
.sym 109939 $abc$40744$n4228
.sym 109940 $abc$40744$n4003
.sym 109943 VexRiscv._zz_337_
.sym 109944 $abc$40744$n4003
.sym 109947 $abc$40744$n4035
.sym 109948 $abc$40744$n4003
.sym 109951 $abc$40744$n4003
.sym 109952 $abc$40744$n4295
.sym 109955 $abc$40744$n4523
.sym 109956 VexRiscv._zz_171_[0]
.sym 109957 VexRiscv._zz_171_[1]
.sym 109958 VexRiscv._zz_152_[18]
.sym 109959 $abc$40744$n3999
.sym 109960 VexRiscv._zz_201_[26]
.sym 109961 $abc$40744$n4228
.sym 109962 VexRiscv.CsrPlugin_mepc[26]
.sym 109963 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 109967 VexRiscv._zz_337_
.sym 109971 VexRiscv.CsrPlugin_mtval[6]
.sym 109972 $abc$40744$n4230_1
.sym 109973 $abc$40744$n4271_1
.sym 109975 $abc$40744$n3999
.sym 109976 VexRiscv._zz_201_[6]
.sym 109977 $abc$40744$n4228
.sym 109978 VexRiscv.CsrPlugin_mepc[6]
.sym 109979 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 109983 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 109984 VexRiscv.CsrPlugin_mepc[6]
.sym 109985 $abc$40744$n5004
.sym 109987 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 109988 VexRiscv.CsrPlugin_mepc[20]
.sym 109989 $abc$40744$n5004
.sym 109991 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 109995 VexRiscv._zz_336_
.sym 109999 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 110003 VexRiscv._zz_196_[27]
.sym 110004 VexRiscv._zz_195_[27]
.sym 110005 VexRiscv._zz_196_[32]
.sym 110007 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 110011 VexRiscv._zz_337_
.sym 110015 $abc$40744$n3999
.sym 110016 VexRiscv._zz_201_[23]
.sym 110017 $abc$40744$n4228
.sym 110018 VexRiscv.CsrPlugin_mepc[23]
.sym 110019 $abc$40744$n3999
.sym 110020 VexRiscv._zz_201_[7]
.sym 110021 $abc$40744$n4228
.sym 110022 VexRiscv.CsrPlugin_mepc[7]
.sym 110023 VexRiscv.CsrPlugin_mtval[19]
.sym 110024 $abc$40744$n4230_1
.sym 110025 $abc$40744$n4542
.sym 110027 VexRiscv._zz_191_
.sym 110031 $abc$40744$n4541
.sym 110032 VexRiscv._zz_171_[0]
.sym 110033 VexRiscv._zz_171_[1]
.sym 110034 VexRiscv._zz_152_[19]
.sym 110035 VexRiscv._zz_195_[32]
.sym 110036 VexRiscv._zz_315_[0]
.sym 110037 VexRiscv._zz_313_
.sym 110039 $abc$40744$n235
.sym 110043 $abc$40744$n148
.sym 110055 basesoc_dat_w[2]
.sym 110059 $abc$40744$n3939
.sym 110060 $abc$40744$n3943
.sym 110061 $abc$40744$n146
.sym 110062 $abc$40744$n148
.sym 110063 waittimer0_count[0]
.sym 110064 waittimer0_count[1]
.sym 110065 waittimer0_count[2]
.sym 110066 $abc$40744$n158
.sym 110067 eventmanager_status_w[0]
.sym 110068 sys_rst
.sym 110069 user_btn0
.sym 110071 $abc$40744$n146
.sym 110075 basesoc_dat_w[5]
.sym 110079 $abc$40744$n3940
.sym 110080 $abc$40744$n3941
.sym 110081 $abc$40744$n3942
.sym 110083 waittimer0_count[9]
.sym 110084 waittimer0_count[11]
.sym 110085 waittimer0_count[13]
.sym 110091 $abc$40744$n158
.sym 110103 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 110104 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 110105 VexRiscv.CsrPlugin_hadException
.sym 110119 basesoc_timer0_value[14]
.sym 110127 basesoc_timer0_value[2]
.sym 110131 basesoc_timer0_value[19]
.sym 110139 basesoc_timer0_value[21]
.sym 110155 basesoc_timer0_load_storage[27]
.sym 110156 $abc$40744$n3902_1
.sym 110157 $abc$40744$n5960_1
.sym 110158 $abc$40744$n5959
.sym 110159 $abc$40744$n3894_1
.sym 110160 $abc$40744$n3902_1
.sym 110161 sys_rst
.sym 110163 $abc$40744$n5923_1
.sym 110164 basesoc_timer0_value_status[19]
.sym 110167 spiflash_bus_dat_r[10]
.sym 110168 slave_sel_r[1]
.sym 110169 $abc$40744$n6483_1
.sym 110171 spiflash_bus_dat_r[11]
.sym 110172 slave_sel_r[1]
.sym 110173 $abc$40744$n6485_1
.sym 110179 basesoc_timer0_eventmanager_status_w
.sym 110180 basesoc_timer0_zero_old_trigger
.sym 110184 $PACKER_VCC_NET
.sym 110185 basesoc_uart_phy_tx_bitcount[0]
.sym 110187 $abc$40744$n2296
.sym 110188 $abc$40744$n6974
.sym 110194 $abc$40744$n2442
.sym 110195 basesoc_timer0_reload_storage[19]
.sym 110196 $abc$40744$n6762
.sym 110197 basesoc_timer0_eventmanager_status_w
.sym 110199 basesoc_adr[4]
.sym 110200 basesoc_adr[2]
.sym 110201 basesoc_adr[3]
.sym 110202 $abc$40744$n3812
.sym 110203 $abc$40744$n2296
.sym 110204 $abc$40744$n6970
.sym 110207 basesoc_timer0_reload_storage[31]
.sym 110208 $abc$40744$n3913
.sym 110209 $abc$40744$n5996_1
.sym 110210 $abc$40744$n5997
.sym 110211 basesoc_timer0_reload_storage[19]
.sym 110212 $abc$40744$n3910_1
.sym 110213 $abc$40744$n5954_1
.sym 110215 basesoc_uart_eventmanager_status_w[0]
.sym 110219 $abc$40744$n3973
.sym 110220 $abc$40744$n3794
.sym 110221 csrbankarray_csrbank3_bitbang0_w[3]
.sym 110223 basesoc_timer0_reload_storage[22]
.sym 110224 $abc$40744$n6771
.sym 110225 basesoc_timer0_eventmanager_status_w
.sym 110227 $abc$40744$n3973
.sym 110228 $abc$40744$n3794
.sym 110229 csrbankarray_csrbank3_bitbang0_w[1]
.sym 110231 basesoc_timer0_load_storage[21]
.sym 110232 $abc$40744$n6178
.sym 110233 basesoc_timer0_en_storage
.sym 110235 basesoc_timer0_load_storage[20]
.sym 110236 $abc$40744$n6176
.sym 110237 basesoc_timer0_en_storage
.sym 110239 basesoc_timer0_reload_storage[21]
.sym 110240 $abc$40744$n6768
.sym 110241 basesoc_timer0_eventmanager_status_w
.sym 110243 basesoc_timer0_eventmanager_status_w
.sym 110247 basesoc_timer0_reload_storage[23]
.sym 110248 $abc$40744$n6774
.sym 110249 basesoc_timer0_eventmanager_status_w
.sym 110251 basesoc_dat_w[4]
.sym 110255 basesoc_dat_w[7]
.sym 110259 basesoc_timer0_reload_storage[31]
.sym 110260 $abc$40744$n6798
.sym 110261 basesoc_timer0_eventmanager_status_w
.sym 110263 basesoc_timer0_reload_storage[30]
.sym 110264 $abc$40744$n6795
.sym 110265 basesoc_timer0_eventmanager_status_w
.sym 110267 basesoc_timer0_reload_storage[20]
.sym 110268 $abc$40744$n6765
.sym 110269 basesoc_timer0_eventmanager_status_w
.sym 110271 $abc$40744$n5923_1
.sym 110272 basesoc_timer0_value_status[23]
.sym 110273 $abc$40744$n3910_1
.sym 110274 basesoc_timer0_reload_storage[23]
.sym 110275 basesoc_dat_w[3]
.sym 110279 basesoc_dat_w[5]
.sym 110283 basesoc_dat_w[1]
.sym 110287 basesoc_dat_w[7]
.sym 110294 $abc$40744$n2436
.sym 110295 $abc$40744$n3913
.sym 110296 basesoc_timer0_reload_storage[30]
.sym 110297 $abc$40744$n3910_1
.sym 110298 basesoc_timer0_reload_storage[22]
.sym 110299 basesoc_dat_w[4]
.sym 110303 $abc$40744$n3910_1
.sym 110304 $abc$40744$n3894_1
.sym 110305 sys_rst
.sym 110307 basesoc_bus_wishbone_dat_r[0]
.sym 110308 slave_sel_r[0]
.sym 110309 spiflash_bus_dat_r[0]
.sym 110310 slave_sel_r[1]
.sym 110311 $abc$40744$n6523
.sym 110312 $abc$40744$n3847_1
.sym 110315 $abc$40744$n6523
.sym 110319 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 110320 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 110321 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 110322 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 110323 $abc$40744$n6431
.sym 110324 $abc$40744$n6433
.sym 110327 $abc$40744$n6437
.sym 110328 $abc$40744$n6440_1
.sym 110331 array_muxed1[4]
.sym 110335 slave_sel[2]
.sym 110339 $abc$40744$n3913
.sym 110340 $abc$40744$n3894_1
.sym 110341 sys_rst
.sym 110343 VexRiscv._zz_130_[0]
.sym 110344 VexRiscv._zz_130_[1]
.sym 110345 $abc$40744$n4049
.sym 110346 $abc$40744$n4054
.sym 110347 VexRiscv.decode_to_execute_RS2[18]
.sym 110348 VexRiscv.decode_to_execute_RS2[19]
.sym 110349 VexRiscv.decode_to_execute_RS2[20]
.sym 110350 VexRiscv.decode_to_execute_RS2[21]
.sym 110351 VexRiscv.decode_to_execute_RS2[10]
.sym 110352 VexRiscv.decode_to_execute_RS2[11]
.sym 110353 VexRiscv.decode_to_execute_RS2[12]
.sym 110354 VexRiscv.decode_to_execute_RS2[13]
.sym 110355 $abc$40744$n4050
.sym 110356 $abc$40744$n4051
.sym 110357 $abc$40744$n4052
.sym 110358 $abc$40744$n4053
.sym 110359 VexRiscv._zz_130_[6]
.sym 110360 VexRiscv._zz_130_[7]
.sym 110361 VexRiscv.decode_to_execute_RS2[8]
.sym 110362 VexRiscv.decode_to_execute_RS2[9]
.sym 110363 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 110367 VexRiscv.decode_to_execute_RS2[14]
.sym 110368 VexRiscv.decode_to_execute_RS2[15]
.sym 110369 VexRiscv.decode_to_execute_RS2[16]
.sym 110370 VexRiscv.decode_to_execute_RS2[17]
.sym 110371 VexRiscv._zz_130_[2]
.sym 110372 VexRiscv._zz_130_[3]
.sym 110373 VexRiscv._zz_130_[4]
.sym 110374 VexRiscv._zz_130_[5]
.sym 110375 VexRiscv.decode_to_execute_RS2[30]
.sym 110376 VexRiscv.decode_to_execute_RS2[31]
.sym 110377 VexRiscv._zz_171_[1]
.sym 110378 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 110379 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 110383 VexRiscv.decode_to_execute_RS2[22]
.sym 110384 VexRiscv.decode_to_execute_RS2[23]
.sym 110385 VexRiscv.decode_to_execute_RS2[24]
.sym 110386 VexRiscv.decode_to_execute_RS2[25]
.sym 110387 VexRiscv._zz_124_
.sym 110388 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 110391 VexRiscv.decode_to_execute_RS2[26]
.sym 110392 VexRiscv.decode_to_execute_RS2[27]
.sym 110393 VexRiscv.decode_to_execute_RS2[28]
.sym 110394 VexRiscv.decode_to_execute_RS2[29]
.sym 110395 $abc$40744$n4048
.sym 110396 $abc$40744$n4055
.sym 110397 $abc$40744$n4056
.sym 110398 $abc$40744$n4057
.sym 110399 sys_rst
.sym 110400 basesoc_dat_w[1]
.sym 110403 $abc$40744$n4843
.sym 110407 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 110408 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 110409 $abc$40744$n4308_1
.sym 110411 $abc$40744$n4471_1
.sym 110412 $abc$40744$n4330_1
.sym 110415 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 110416 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 110417 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110418 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110419 $abc$40744$n5421_1
.sym 110420 $abc$40744$n5422
.sym 110423 VexRiscv.lastStageIsFiring
.sym 110424 VexRiscv._zz_29_
.sym 110425 VexRiscv.memory_arbitration_isValid
.sym 110426 VexRiscv._zz_16_
.sym 110427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 110428 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 110429 VexRiscv._zz_191_
.sym 110430 $abc$40744$n235
.sym 110431 $abc$40744$n4470_1
.sym 110432 $abc$40744$n4329_1
.sym 110433 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 110434 $abc$40744$n4261_1
.sym 110435 basesoc_bus_wishbone_dat_r[6]
.sym 110436 slave_sel_r[0]
.sym 110437 spiflash_bus_dat_r[6]
.sym 110438 slave_sel_r[1]
.sym 110439 $abc$40744$n6681_1
.sym 110440 VexRiscv._zz_50_[14]
.sym 110441 $abc$40744$n4330_1
.sym 110443 VexRiscv._zz_41_[16]
.sym 110447 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 110451 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 110452 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 110453 $abc$40744$n4330_1
.sym 110454 $abc$40744$n4308_1
.sym 110455 $abc$40744$n4471_1
.sym 110456 VexRiscv._zz_255_[1]
.sym 110457 VexRiscv._zz_50_[14]
.sym 110459 VexRiscv._zz_90_
.sym 110463 VexRiscv._zz_198_
.sym 110464 VexRiscv.decode_to_execute_RS2[8]
.sym 110467 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 110468 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 110469 $abc$40744$n235
.sym 110471 VexRiscv._zz_198_
.sym 110472 VexRiscv.decode_to_execute_RS2[17]
.sym 110475 VexRiscv._zz_198_
.sym 110476 VexRiscv.decode_to_execute_RS2[22]
.sym 110479 $abc$40744$n6473_1
.sym 110480 $abc$40744$n6474_1
.sym 110483 spiflash_bus_dat_r[13]
.sym 110484 slave_sel_r[1]
.sym 110485 $abc$40744$n6489_1
.sym 110487 $abc$40744$n4452_1
.sym 110488 $abc$40744$n4329_1
.sym 110489 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 110490 $abc$40744$n4261_1
.sym 110491 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 110492 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 110493 $abc$40744$n235
.sym 110494 VexRiscv._zz_193_
.sym 110495 VexRiscv._zz_198_
.sym 110496 VexRiscv.decode_to_execute_RS2[19]
.sym 110499 VexRiscv.memory_arbitration_isValid
.sym 110500 VexRiscv.lastStageIsFiring
.sym 110501 VexRiscv.execute_arbitration_isValid
.sym 110502 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 110503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110504 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 110505 $abc$40744$n3774
.sym 110507 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110508 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 110509 $abc$40744$n3774
.sym 110511 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 110512 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 110513 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110514 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110515 $abc$40744$n3988
.sym 110516 $abc$40744$n3794
.sym 110517 csrbankarray_csrbank2_dat0_w[6]
.sym 110519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 110521 $abc$40744$n3774
.sym 110523 VexRiscv._zz_198_
.sym 110524 VexRiscv.decode_to_execute_RS2[24]
.sym 110527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 110529 $abc$40744$n3774
.sym 110531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 110533 $abc$40744$n3774
.sym 110535 $abc$40744$n4434_1
.sym 110536 $abc$40744$n4329_1
.sym 110537 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 110538 $abc$40744$n4261_1
.sym 110539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110540 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 110541 $abc$40744$n3774
.sym 110543 $abc$40744$n4830_1
.sym 110544 $abc$40744$n4831_1
.sym 110545 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 110546 $abc$40744$n4261_1
.sym 110547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 110548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 110549 $abc$40744$n3774
.sym 110551 $abc$40744$n3818
.sym 110552 csrbankarray_csrbank2_addr0_w[0]
.sym 110553 $abc$40744$n6007
.sym 110554 $abc$40744$n3988
.sym 110555 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 110556 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 110557 $abc$40744$n4330_1
.sym 110558 $abc$40744$n4308_1
.sym 110559 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 110560 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 110561 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110562 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110563 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 110564 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 110565 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 110566 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 110567 $abc$40744$n5230_1
.sym 110568 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110569 VexRiscv._zz_153_
.sym 110570 $abc$40744$n4192
.sym 110571 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110572 $abc$40744$n4192
.sym 110573 $abc$40744$n5209_1
.sym 110575 VexRiscv._zz_287_[0]
.sym 110576 VexRiscv._zz_153_
.sym 110577 VexRiscv._zz_32_[1]
.sym 110579 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 110583 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 110587 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 110591 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 110595 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 110599 VexRiscv._zz_171_[2]
.sym 110600 VexRiscv._zz_153_
.sym 110601 VexRiscv._zz_32_[1]
.sym 110603 $abc$40744$n5228_1
.sym 110604 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110605 VexRiscv._zz_153_
.sym 110606 $abc$40744$n4192
.sym 110607 VexRiscv._zz_289_[3]
.sym 110608 VexRiscv._zz_288_[3]
.sym 110609 $abc$40744$n5211_1
.sym 110610 VexRiscv._zz_32_[1]
.sym 110611 VexRiscv._zz_35_[1]
.sym 110615 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 110619 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 110620 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 110621 VexRiscv._zz_191_
.sym 110622 $abc$40744$n235
.sym 110623 VexRiscv._zz_35_[13]
.sym 110627 $abc$40744$n233
.sym 110628 $abc$40744$n5283_1
.sym 110629 $abc$40744$n4824
.sym 110631 VexRiscv._zz_41_[10]
.sym 110632 VexRiscv._zz_200_[10]
.sym 110633 $abc$40744$n4192
.sym 110635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 110639 VexRiscv._zz_41_[8]
.sym 110640 VexRiscv._zz_200_[8]
.sym 110641 $abc$40744$n4192
.sym 110643 VexRiscv._zz_41_[9]
.sym 110644 VexRiscv._zz_200_[9]
.sym 110645 $abc$40744$n4192
.sym 110647 $abc$40744$n4192
.sym 110648 VexRiscv._zz_288_[0]
.sym 110651 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 110655 $abc$40744$n4192
.sym 110656 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110659 VexRiscv._zz_289_[2]
.sym 110660 VexRiscv._zz_288_[2]
.sym 110661 $abc$40744$n5211_1
.sym 110662 VexRiscv._zz_32_[1]
.sym 110664 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 110665 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 110668 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 110669 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 110670 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 110672 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 110673 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 110674 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 110676 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 110677 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 110678 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 110680 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 110681 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 110682 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 110684 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 110685 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 110686 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 110688 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 110689 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 110690 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 110692 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 110693 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 110694 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 110696 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 110697 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 110698 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 110700 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 110701 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 110702 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 110704 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 110705 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 110706 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 110708 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 110709 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 110710 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 110712 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 110713 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 110714 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 110716 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 110717 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 110718 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 110720 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 110721 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 110722 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 110724 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 110725 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 110726 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 110728 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 110729 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 110730 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 110732 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 110733 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 110734 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 110736 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 110737 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 110738 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 110740 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 110741 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 110742 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 110744 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 110745 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110746 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 110748 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 110749 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110750 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 110752 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 110753 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110754 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 110756 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 110757 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110758 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 110760 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 110761 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110762 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 110764 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 110765 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110766 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 110768 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 110769 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110770 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 110772 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 110773 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110774 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 110776 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 110777 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110778 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 110780 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 110781 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110782 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 110784 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 110785 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110786 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 110788 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 110789 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110790 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 110791 VexRiscv._zz_41_[24]
.sym 110792 VexRiscv._zz_200_[24]
.sym 110793 $abc$40744$n4192
.sym 110795 VexRiscv._zz_41_[21]
.sym 110796 VexRiscv._zz_200_[21]
.sym 110797 $abc$40744$n4192
.sym 110799 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 110803 VexRiscv._zz_41_[27]
.sym 110804 VexRiscv._zz_200_[27]
.sym 110805 $abc$40744$n4192
.sym 110807 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 110811 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 110815 VexRiscv._zz_171_[1]
.sym 110816 VexRiscv._zz_153_
.sym 110817 VexRiscv._zz_32_[1]
.sym 110819 $abc$40744$n5226_1
.sym 110820 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110821 VexRiscv._zz_153_
.sym 110822 $abc$40744$n4192
.sym 110823 $abc$40744$n4517
.sym 110824 $abc$40744$n4479_1
.sym 110825 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 110826 $abc$40744$n4261_1
.sym 110827 $abc$40744$n2644
.sym 110828 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 110831 $abc$40744$n4001
.sym 110832 VexRiscv._zz_288_[8]
.sym 110833 VexRiscv._zz_288_[9]
.sym 110835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 110836 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 110837 VexRiscv._zz_191_
.sym 110838 $abc$40744$n235
.sym 110839 $abc$40744$n4000
.sym 110840 $abc$40744$n4379_1
.sym 110841 VexRiscv._zz_153_
.sym 110843 $abc$40744$n5303_1
.sym 110844 $abc$40744$n5004
.sym 110845 VexRiscv._zz_339_
.sym 110846 $abc$40744$n5299_1
.sym 110847 $abc$40744$n3647
.sym 110848 $abc$40744$n3650
.sym 110849 VexRiscv._zz_288_[7]
.sym 110851 VexRiscv._zz_288_[10]
.sym 110852 VexRiscv._zz_153_
.sym 110853 VexRiscv._zz_288_[8]
.sym 110854 VexRiscv._zz_288_[9]
.sym 110855 VexRiscv._zz_288_[3]
.sym 110856 VexRiscv._zz_288_[2]
.sym 110857 $abc$40744$n3649
.sym 110859 $abc$40744$n3650
.sym 110860 $abc$40744$n3649
.sym 110861 $abc$40744$n4001
.sym 110862 $abc$40744$n4006
.sym 110863 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 110867 VexRiscv._zz_288_[2]
.sym 110868 VexRiscv._zz_288_[3]
.sym 110871 $abc$40744$n3999
.sym 110872 VexRiscv._zz_201_[16]
.sym 110873 $abc$40744$n4228
.sym 110874 VexRiscv.CsrPlugin_mepc[16]
.sym 110875 $abc$40744$n3646
.sym 110876 $abc$40744$n3649
.sym 110877 $abc$40744$n4001
.sym 110879 VexRiscv._zz_288_[0]
.sym 110880 VexRiscv._zz_288_[1]
.sym 110883 $abc$40744$n3650
.sym 110884 $abc$40744$n3649
.sym 110885 $abc$40744$n4001
.sym 110886 $abc$40744$n4006
.sym 110887 VexRiscv.CsrPlugin_mstatus_MIE
.sym 110888 $abc$40744$n4380
.sym 110889 $abc$40744$n4809_1
.sym 110891 basesoc_dat_w[6]
.sym 110895 $abc$40744$n4808_1
.sym 110896 $abc$40744$n4810_1
.sym 110897 $abc$40744$n4811_1
.sym 110899 $abc$40744$n297
.sym 110900 VexRiscv.CsrPlugin_mip_MSIP
.sym 110901 $abc$40744$n4377_1
.sym 110902 VexRiscv._zz_201_[3]
.sym 110903 VexRiscv.CsrPlugin_mip_MEIP
.sym 110904 VexRiscv.CsrPlugin_mie_MEIE
.sym 110907 VexRiscv.CsrPlugin_mip_MSIP
.sym 110908 VexRiscv.CsrPlugin_mie_MSIE
.sym 110909 VexRiscv._zz_189_
.sym 110910 VexRiscv.CsrPlugin_mstatus_MIE
.sym 110911 $abc$40744$n4005
.sym 110912 VexRiscv.CsrPlugin_mie_MEIE
.sym 110913 $abc$40744$n297
.sym 110914 VexRiscv.CsrPlugin_mip_MEIP
.sym 110915 basesoc_dat_w[5]
.sym 110919 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 110920 VexRiscv.CsrPlugin_mstatus_MIE
.sym 110921 $abc$40744$n2644
.sym 110923 $abc$40744$n3999
.sym 110924 $abc$40744$n4003
.sym 110925 $abc$40744$n4843
.sym 110927 $abc$40744$n5004
.sym 110928 $abc$40744$n5301_1
.sym 110929 VexRiscv._zz_336_
.sym 110930 $abc$40744$n5299_1
.sym 110931 $abc$40744$n2644
.sym 110932 VexRiscv.CsrPlugin_mstatus_MIE
.sym 110933 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 110934 $abc$40744$n5004
.sym 110935 $abc$40744$n4807_1
.sym 110936 VexRiscv._zz_171_[0]
.sym 110937 VexRiscv._zz_171_[1]
.sym 110938 VexRiscv._zz_152_[3]
.sym 110939 $abc$40744$n5298_1
.sym 110940 VexRiscv._zz_337_
.sym 110941 $abc$40744$n5299_1
.sym 110943 VexRiscv.CsrPlugin_mie_MSIE
.sym 110944 $abc$40744$n4005
.sym 110945 $abc$40744$n4384
.sym 110946 VexRiscv.CsrPlugin_mepc[3]
.sym 110947 VexRiscv._zz_35_[18]
.sym 110951 VexRiscv._zz_255_[1]
.sym 110952 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 110955 VexRiscv._zz_336_
.sym 110959 VexRiscv._zz_339_
.sym 110963 VexRiscv.CsrPlugin_mtval[7]
.sym 110964 $abc$40744$n4230_1
.sym 110965 $abc$40744$n4294_1
.sym 110966 $abc$40744$n4293_1
.sym 110971 $abc$40744$n4005
.sym 110972 $abc$40744$n4003
.sym 110973 $abc$40744$n4843
.sym 110975 VexRiscv._zz_337_
.sym 110979 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 110980 $abc$40744$n4295
.sym 110981 $abc$40744$n4005
.sym 110982 VexRiscv.CsrPlugin_mie_MTIE
.sym 110984 waittimer0_count[0]
.sym 110988 waittimer0_count[1]
.sym 110989 $PACKER_VCC_NET
.sym 110992 waittimer0_count[2]
.sym 110993 $PACKER_VCC_NET
.sym 110994 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 110996 waittimer0_count[3]
.sym 110997 $PACKER_VCC_NET
.sym 110998 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 111000 waittimer0_count[4]
.sym 111001 $PACKER_VCC_NET
.sym 111002 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 111004 waittimer0_count[5]
.sym 111005 $PACKER_VCC_NET
.sym 111006 $auto$alumacc.cc:474:replace_alu$4024.C[5]
.sym 111008 waittimer0_count[6]
.sym 111009 $PACKER_VCC_NET
.sym 111010 $auto$alumacc.cc:474:replace_alu$4024.C[6]
.sym 111012 waittimer0_count[7]
.sym 111013 $PACKER_VCC_NET
.sym 111014 $auto$alumacc.cc:474:replace_alu$4024.C[7]
.sym 111016 waittimer0_count[8]
.sym 111017 $PACKER_VCC_NET
.sym 111018 $auto$alumacc.cc:474:replace_alu$4024.C[8]
.sym 111020 waittimer0_count[9]
.sym 111021 $PACKER_VCC_NET
.sym 111022 $auto$alumacc.cc:474:replace_alu$4024.C[9]
.sym 111024 waittimer0_count[10]
.sym 111025 $PACKER_VCC_NET
.sym 111026 $auto$alumacc.cc:474:replace_alu$4024.C[10]
.sym 111028 waittimer0_count[11]
.sym 111029 $PACKER_VCC_NET
.sym 111030 $auto$alumacc.cc:474:replace_alu$4024.C[11]
.sym 111032 waittimer0_count[12]
.sym 111033 $PACKER_VCC_NET
.sym 111034 $auto$alumacc.cc:474:replace_alu$4024.C[12]
.sym 111036 waittimer0_count[13]
.sym 111037 $PACKER_VCC_NET
.sym 111038 $auto$alumacc.cc:474:replace_alu$4024.C[13]
.sym 111040 waittimer0_count[14]
.sym 111041 $PACKER_VCC_NET
.sym 111042 $auto$alumacc.cc:474:replace_alu$4024.C[14]
.sym 111044 waittimer0_count[15]
.sym 111045 $PACKER_VCC_NET
.sym 111046 $auto$alumacc.cc:474:replace_alu$4024.C[15]
.sym 111048 waittimer0_count[16]
.sym 111049 $PACKER_VCC_NET
.sym 111050 $auto$alumacc.cc:474:replace_alu$4024.C[16]
.sym 111055 waittimer0_count[3]
.sym 111056 waittimer0_count[4]
.sym 111057 waittimer0_count[5]
.sym 111058 waittimer0_count[8]
.sym 111059 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 111067 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 111071 $abc$40744$n154
.sym 111079 $abc$40744$n3904_1
.sym 111080 $abc$40744$n3894_1
.sym 111081 sys_rst
.sym 111083 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 111091 serial_rx
.sym 111095 $abc$40744$n5923_1
.sym 111096 basesoc_timer0_value_status[21]
.sym 111097 $abc$40744$n3904_1
.sym 111098 basesoc_timer0_reload_storage[5]
.sym 111099 basesoc_timer0_value_status[14]
.sym 111100 $abc$40744$n5920_1
.sym 111101 $abc$40744$n5985
.sym 111102 $abc$40744$n5988_1
.sym 111103 regs0
.sym 111107 basesoc_timer0_value_status[9]
.sym 111108 $abc$40744$n5920_1
.sym 111109 $abc$40744$n5936_1
.sym 111110 $abc$40744$n5939_1
.sym 111111 $abc$40744$n5925_1
.sym 111112 basesoc_timer0_value_status[1]
.sym 111113 $abc$40744$n3900_1
.sym 111114 basesoc_timer0_load_storage[17]
.sym 111115 array_muxed1[0]
.sym 111119 basesoc_timer0_load_storage[27]
.sym 111120 $abc$40744$n6190
.sym 111121 basesoc_timer0_en_storage
.sym 111123 basesoc_timer0_load_storage[31]
.sym 111124 $abc$40744$n6198
.sym 111125 basesoc_timer0_en_storage
.sym 111127 $abc$40744$n5958_1
.sym 111128 $abc$40744$n5952_1
.sym 111129 $abc$40744$n3895
.sym 111131 basesoc_timer0_load_storage[19]
.sym 111132 $abc$40744$n6174_1
.sym 111133 basesoc_timer0_en_storage
.sym 111135 $abc$40744$n5935_1
.sym 111136 $abc$40744$n5940_1
.sym 111137 $abc$40744$n5941
.sym 111138 $abc$40744$n3895
.sym 111139 $abc$40744$n5984_1
.sym 111140 $abc$40744$n5989
.sym 111141 $abc$40744$n5990_1
.sym 111142 $abc$40744$n3895
.sym 111143 $abc$40744$n3920_1
.sym 111144 $abc$40744$n3925
.sym 111147 $abc$40744$n5932_1
.sym 111148 basesoc_timer0_value_status[31]
.sym 111149 $abc$40744$n3904_1
.sym 111150 basesoc_timer0_reload_storage[7]
.sym 111151 basesoc_timer0_reload_storage[27]
.sym 111152 $abc$40744$n6786
.sym 111153 basesoc_timer0_eventmanager_status_w
.sym 111155 basesoc_dat_w[2]
.sym 111159 $abc$40744$n5932_1
.sym 111160 basesoc_timer0_value_status[27]
.sym 111161 $abc$40744$n3913
.sym 111162 basesoc_timer0_reload_storage[27]
.sym 111163 $abc$40744$n3900_1
.sym 111164 basesoc_timer0_load_storage[19]
.sym 111165 $abc$40744$n3898_1
.sym 111166 basesoc_timer0_load_storage[11]
.sym 111167 basesoc_adr[4]
.sym 111168 $abc$40744$n3792
.sym 111171 $abc$40744$n5957
.sym 111172 $abc$40744$n5955
.sym 111173 $abc$40744$n5956_1
.sym 111174 $abc$40744$n5953
.sym 111175 basesoc_timer0_value_status[4]
.sym 111176 $abc$40744$n5925_1
.sym 111177 $abc$40744$n5920_1
.sym 111178 basesoc_timer0_value_status[12]
.sym 111179 basesoc_timer0_load_storage[20]
.sym 111180 $abc$40744$n3900_1
.sym 111181 $abc$40744$n5971
.sym 111183 basesoc_timer0_value[4]
.sym 111187 basesoc_timer0_value[31]
.sym 111191 basesoc_timer0_value[20]
.sym 111192 basesoc_timer0_value[21]
.sym 111193 basesoc_timer0_value[22]
.sym 111194 basesoc_timer0_value[23]
.sym 111195 $abc$40744$n3921
.sym 111196 $abc$40744$n3922_1
.sym 111197 $abc$40744$n3923
.sym 111198 $abc$40744$n3924_1
.sym 111199 basesoc_timer0_value[20]
.sym 111203 basesoc_timer0_value[16]
.sym 111204 basesoc_timer0_value[17]
.sym 111205 basesoc_timer0_value[18]
.sym 111206 basesoc_timer0_value[19]
.sym 111207 basesoc_timer0_reload_storage[18]
.sym 111208 $abc$40744$n6759
.sym 111209 basesoc_timer0_eventmanager_status_w
.sym 111211 basesoc_timer0_load_storage[18]
.sym 111212 $abc$40744$n6172
.sym 111213 basesoc_timer0_en_storage
.sym 111215 basesoc_timer0_load_storage[28]
.sym 111216 $abc$40744$n6192_1
.sym 111217 basesoc_timer0_en_storage
.sym 111219 basesoc_timer0_load_storage[30]
.sym 111220 $abc$40744$n6196
.sym 111221 basesoc_timer0_en_storage
.sym 111223 basesoc_timer0_reload_storage[28]
.sym 111224 $abc$40744$n6789
.sym 111225 basesoc_timer0_eventmanager_status_w
.sym 111227 basesoc_timer0_load_storage[23]
.sym 111228 $abc$40744$n6182
.sym 111229 basesoc_timer0_en_storage
.sym 111231 basesoc_timer0_load_storage[4]
.sym 111232 $abc$40744$n6144_1
.sym 111233 basesoc_timer0_en_storage
.sym 111235 basesoc_timer0_reload_storage[4]
.sym 111236 $abc$40744$n6717
.sym 111237 basesoc_timer0_eventmanager_status_w
.sym 111239 $abc$40744$n3895
.sym 111240 basesoc_we
.sym 111243 basesoc_timer0_value_status[28]
.sym 111244 $abc$40744$n5932_1
.sym 111245 basesoc_timer0_reload_storage[28]
.sym 111246 $abc$40744$n3913
.sym 111247 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 111248 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 111249 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 111250 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 111251 basesoc_timer0_load_storage[17]
.sym 111252 $abc$40744$n6170
.sym 111253 basesoc_timer0_en_storage
.sym 111255 $abc$40744$n6790
.sym 111256 basesoc_adr[4]
.sym 111257 $abc$40744$n6789_1
.sym 111258 $abc$40744$n5966_1
.sym 111259 $abc$40744$n6787
.sym 111260 $abc$40744$n6791_1
.sym 111261 $abc$40744$n5970_1
.sym 111262 $abc$40744$n3895
.sym 111263 basesoc_timer0_reload_storage[17]
.sym 111264 $abc$40744$n6756
.sym 111265 basesoc_timer0_eventmanager_status_w
.sym 111267 basesoc_timer0_value_status[20]
.sym 111268 $abc$40744$n5923_1
.sym 111269 basesoc_adr[4]
.sym 111270 $abc$40744$n6786_1
.sym 111271 $abc$40744$n3913
.sym 111272 basesoc_timer0_reload_storage[25]
.sym 111273 $abc$40744$n3910_1
.sym 111274 basesoc_timer0_reload_storage[17]
.sym 111275 basesoc_adr[1]
.sym 111276 basesoc_adr[0]
.sym 111279 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 111280 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 111281 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 111282 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 111283 basesoc_adr[1]
.sym 111284 basesoc_adr[0]
.sym 111287 sys_rst
.sym 111288 $abc$40744$n2296
.sym 111291 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 111292 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 111293 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 111294 $abc$40744$n6441
.sym 111295 basesoc_dat_w[6]
.sym 111299 basesoc_dat_w[3]
.sym 111303 $abc$40744$n3610_1
.sym 111304 slave_sel[2]
.sym 111307 basesoc_uart_phy_storage[9]
.sym 111308 $abc$40744$n142
.sym 111309 basesoc_adr[0]
.sym 111310 basesoc_adr[1]
.sym 111311 $abc$40744$n5888_1
.sym 111312 $abc$40744$n5887
.sym 111313 $abc$40744$n3840_1
.sym 111315 $abc$40744$n3936
.sym 111316 $abc$40744$n3794
.sym 111317 csrbankarray_csrbank0_leds_out0_w[3]
.sym 111319 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 111320 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 111321 $abc$40744$n6527
.sym 111323 sys_rst
.sym 111324 basesoc_dat_w[2]
.sym 111327 $abc$40744$n5879
.sym 111328 $abc$40744$n5878
.sym 111329 $abc$40744$n3840_1
.sym 111331 $abc$40744$n3988
.sym 111332 $abc$40744$n3794
.sym 111333 csrbankarray_csrbank2_dat0_w[7]
.sym 111335 basesoc_timer0_value[17]
.sym 111339 basesoc_uart_phy_storage[28]
.sym 111340 basesoc_uart_phy_storage[12]
.sym 111341 basesoc_adr[0]
.sym 111342 basesoc_adr[1]
.sym 111343 $abc$40744$n122
.sym 111347 basesoc_uart_phy_storage[17]
.sym 111348 $abc$40744$n122
.sym 111349 basesoc_adr[1]
.sym 111350 basesoc_adr[0]
.sym 111351 basesoc_timer0_value[12]
.sym 111355 basesoc_timer0_value[23]
.sym 111359 basesoc_vexriscv_dbus_cyc
.sym 111363 VexRiscv.decode_to_execute_RS2[31]
.sym 111364 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 111367 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 111368 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 111369 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111370 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111371 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111372 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111375 VexRiscv._zz_18_
.sym 111376 VexRiscv.execute_arbitration_isValid
.sym 111377 $abc$40744$n3771
.sym 111379 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 111380 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 111381 $abc$40744$n4330_1
.sym 111382 $abc$40744$n4308_1
.sym 111383 basesoc_ctrl_reset_reset_r
.sym 111387 basesoc_dat_w[5]
.sym 111391 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 111392 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 111393 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111394 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 111396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 111397 $abc$40744$n3774
.sym 111399 VexRiscv._zz_255_[0]
.sym 111400 $abc$40744$n4480
.sym 111401 $abc$40744$n4329_1
.sym 111403 VexRiscv._zz_255_[0]
.sym 111404 VexRiscv._zz_255_[1]
.sym 111407 $abc$40744$n5418_1
.sym 111408 $abc$40744$n5419
.sym 111411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 111412 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 111413 VexRiscv._zz_191_
.sym 111414 $abc$40744$n235
.sym 111415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 111416 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 111417 VexRiscv._zz_191_
.sym 111418 $abc$40744$n235
.sym 111419 $abc$40744$n5463
.sym 111420 $abc$40744$n5464
.sym 111423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 111424 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 111425 VexRiscv._zz_191_
.sym 111426 $abc$40744$n235
.sym 111427 $abc$40744$n5406_1
.sym 111428 $abc$40744$n5407
.sym 111431 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 111432 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 111433 VexRiscv._zz_191_
.sym 111434 $abc$40744$n235
.sym 111435 VexRiscv.memory_arbitration_isValid
.sym 111436 VexRiscv.execute_to_memory_BRANCH_DO
.sym 111439 VexRiscv.memory_arbitration_isValid
.sym 111440 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 111441 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 111443 $abc$40744$n3301
.sym 111447 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 111448 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 111449 VexRiscv._zz_193_
.sym 111451 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 111452 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 111453 $abc$40744$n4330_1
.sym 111454 $abc$40744$n4308_1
.sym 111455 $abc$40744$n4331
.sym 111456 $abc$40744$n4329_1
.sym 111457 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 111458 $abc$40744$n4261_1
.sym 111459 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 111460 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 111461 $abc$40744$n235
.sym 111462 VexRiscv._zz_193_
.sym 111463 $abc$40744$n2586
.sym 111464 $abc$40744$n3721_1
.sym 111465 VexRiscv.execute_arbitration_isValid
.sym 111467 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 111468 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 111469 $abc$40744$n4330_1
.sym 111470 $abc$40744$n4308_1
.sym 111471 VexRiscv.CsrPlugin_mtval[4]
.sym 111472 $abc$40744$n4230_1
.sym 111473 $abc$40744$n4819
.sym 111475 $abc$40744$n6702_1
.sym 111476 $abc$40744$n4827_1
.sym 111477 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 111478 $abc$40744$n4261_1
.sym 111479 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 111480 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 111481 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111482 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111483 $abc$40744$n3999
.sym 111484 VexRiscv._zz_201_[4]
.sym 111485 $abc$40744$n4228
.sym 111486 VexRiscv.CsrPlugin_mepc[4]
.sym 111487 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 111488 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 111489 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 111490 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 111491 $abc$40744$n233
.sym 111492 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 111493 $abc$40744$n4843
.sym 111494 $abc$40744$n235
.sym 111495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 111496 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 111497 $abc$40744$n3774
.sym 111499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 111500 $abc$40744$n3719_1
.sym 111501 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 111502 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 111503 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 111504 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 111505 $abc$40744$n4330_1
.sym 111506 $abc$40744$n4308_1
.sym 111507 $abc$40744$n4350_1
.sym 111508 $abc$40744$n4329_1
.sym 111509 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 111510 $abc$40744$n4261_1
.sym 111511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 111512 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 111513 VexRiscv._zz_191_
.sym 111514 $abc$40744$n235
.sym 111515 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 111516 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 111517 $abc$40744$n4330_1
.sym 111518 $abc$40744$n4308_1
.sym 111519 VexRiscv.memory_arbitration_isValid
.sym 111520 VexRiscv.lastStageIsFiring
.sym 111521 $abc$40744$n3749
.sym 111522 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 111523 $abc$40744$n7
.sym 111527 basesoc_dat_w[3]
.sym 111531 VexRiscv._zz_199_
.sym 111532 VexRiscv._zz_200_[4]
.sym 111535 VexRiscv._zz_199_
.sym 111536 VexRiscv._zz_200_[10]
.sym 111539 VexRiscv._zz_199_
.sym 111540 VexRiscv._zz_200_[6]
.sym 111543 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 111544 VexRiscv.CsrPlugin_mepc[4]
.sym 111545 $abc$40744$n5004
.sym 111547 VexRiscv._zz_288_[1]
.sym 111548 VexRiscv._zz_289_[1]
.sym 111549 VexRiscv._zz_32_[1]
.sym 111551 VexRiscv._zz_199_
.sym 111552 VexRiscv._zz_200_[7]
.sym 111555 VexRiscv._zz_199_
.sym 111556 VexRiscv._zz_200_[5]
.sym 111559 $abc$40744$n5391_1
.sym 111560 $abc$40744$n5392
.sym 111563 VexRiscv._zz_199_
.sym 111564 VexRiscv._zz_200_[12]
.sym 111567 $abc$40744$n5454
.sym 111568 $abc$40744$n5455
.sym 111571 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 111572 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 111573 VexRiscv._zz_191_
.sym 111574 $abc$40744$n235
.sym 111575 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 111576 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 111577 $abc$40744$n235
.sym 111578 VexRiscv._zz_193_
.sym 111579 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 111580 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 111581 VexRiscv._zz_191_
.sym 111582 $abc$40744$n235
.sym 111583 VexRiscv._zz_199_
.sym 111584 VexRiscv._zz_200_[8]
.sym 111587 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 111588 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 111589 $abc$40744$n235
.sym 111590 VexRiscv._zz_193_
.sym 111591 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 111595 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 111599 VexRiscv._zz_41_[30]
.sym 111600 VexRiscv._zz_200_[30]
.sym 111601 $abc$40744$n4192
.sym 111603 VexRiscv._zz_199_
.sym 111604 VexRiscv._zz_200_[30]
.sym 111607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 111611 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 111615 VexRiscv._zz_289_[4]
.sym 111616 VexRiscv._zz_288_[4]
.sym 111617 $abc$40744$n5211_1
.sym 111618 VexRiscv._zz_32_[1]
.sym 111619 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 111623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 111624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 111625 VexRiscv._zz_191_
.sym 111626 $abc$40744$n235
.sym 111627 $abc$40744$n5211_1
.sym 111628 VexRiscv._zz_288_[6]
.sym 111631 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 111632 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 111633 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 111635 $abc$40744$n5211_1
.sym 111636 VexRiscv._zz_288_[5]
.sym 111639 VexRiscv._zz_41_[12]
.sym 111640 VexRiscv._zz_200_[12]
.sym 111641 $abc$40744$n4192
.sym 111643 VexRiscv._zz_41_[6]
.sym 111644 VexRiscv._zz_200_[6]
.sym 111645 $abc$40744$n4192
.sym 111647 VexRiscv._zz_194_[11]
.sym 111648 $abc$40744$n5277
.sym 111649 $abc$40744$n233
.sym 111651 VexRiscv._zz_41_[5]
.sym 111652 VexRiscv._zz_200_[5]
.sym 111653 $abc$40744$n4192
.sym 111655 VexRiscv._zz_171_[0]
.sym 111656 VexRiscv._zz_153_
.sym 111657 VexRiscv._zz_32_[1]
.sym 111659 $abc$40744$n5211_1
.sym 111660 VexRiscv._zz_288_[9]
.sym 111663 $abc$40744$n5224_1
.sym 111664 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111665 VexRiscv._zz_153_
.sym 111666 $abc$40744$n4192
.sym 111667 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 111671 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 111672 $abc$40744$n4025
.sym 111673 $abc$40744$n233
.sym 111675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 111679 $abc$40744$n5211_1
.sym 111680 VexRiscv._zz_288_[8]
.sym 111683 $abc$40744$n5211_1
.sym 111684 VexRiscv._zz_288_[10]
.sym 111687 VexRiscv._zz_41_[18]
.sym 111688 VexRiscv._zz_200_[18]
.sym 111689 $abc$40744$n4192
.sym 111691 $abc$40744$n4987
.sym 111692 VexRiscv._zz_36_[29]
.sym 111693 $abc$40744$n4873_1
.sym 111695 VexRiscv._zz_287_[4]
.sym 111696 VexRiscv._zz_153_
.sym 111697 VexRiscv._zz_32_[1]
.sym 111699 $abc$40744$n5238_1
.sym 111700 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111701 VexRiscv._zz_153_
.sym 111702 $abc$40744$n4192
.sym 111703 VexRiscv._zz_41_[19]
.sym 111704 VexRiscv._zz_200_[19]
.sym 111705 $abc$40744$n4192
.sym 111707 VexRiscv._zz_36_[29]
.sym 111708 $abc$40744$n4716_1
.sym 111709 $abc$40744$n4267_1
.sym 111711 $abc$40744$n5232_1
.sym 111712 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111713 VexRiscv._zz_153_
.sym 111714 $abc$40744$n4192
.sym 111715 VexRiscv._zz_41_[23]
.sym 111716 VexRiscv._zz_200_[23]
.sym 111717 $abc$40744$n4192
.sym 111719 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 111720 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 111721 $abc$40744$n235
.sym 111722 VexRiscv._zz_193_
.sym 111723 VexRiscv._zz_35_[9]
.sym 111727 VexRiscv._zz_35_[8]
.sym 111731 VexRiscv._zz_41_[26]
.sym 111732 VexRiscv._zz_200_[26]
.sym 111733 $abc$40744$n4192
.sym 111735 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 111736 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 111737 $abc$40744$n235
.sym 111738 VexRiscv._zz_193_
.sym 111739 $abc$40744$n233
.sym 111740 $abc$40744$n5283_1
.sym 111741 $abc$40744$n4814
.sym 111744 VexRiscv._zz_321_
.sym 111745 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 111747 VexRiscv._zz_288_[6]
.sym 111748 VexRiscv._zz_288_[7]
.sym 111749 VexRiscv._zz_288_[4]
.sym 111750 VexRiscv._zz_288_[5]
.sym 111751 $abc$40744$n4266_1
.sym 111752 VexRiscv._zz_35_[29]
.sym 111753 $abc$40744$n4717_1
.sym 111755 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 111756 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 111757 $abc$40744$n235
.sym 111758 VexRiscv._zz_193_
.sym 111759 $abc$40744$n5236_1
.sym 111760 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111761 VexRiscv._zz_153_
.sym 111762 $abc$40744$n4192
.sym 111763 VexRiscv._zz_41_[25]
.sym 111764 VexRiscv._zz_200_[25]
.sym 111765 $abc$40744$n4192
.sym 111767 VexRiscv._zz_41_[22]
.sym 111768 VexRiscv._zz_200_[22]
.sym 111769 $abc$40744$n4192
.sym 111771 basesoc_dat_w[4]
.sym 111775 VexRiscv._zz_287_[3]
.sym 111776 VexRiscv._zz_153_
.sym 111777 VexRiscv._zz_32_[1]
.sym 111779 $abc$40744$n4375_1
.sym 111780 VexRiscv._zz_171_[0]
.sym 111781 VexRiscv._zz_171_[1]
.sym 111782 VexRiscv._zz_152_[11]
.sym 111783 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 111787 VexRiscv._zz_339_
.sym 111791 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 111792 $abc$40744$n4380
.sym 111793 $abc$40744$n4377_1
.sym 111794 VexRiscv._zz_201_[11]
.sym 111795 VexRiscv._zz_255_[1]
.sym 111796 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 111799 VexRiscv._zz_35_[29]
.sym 111800 $abc$40744$n4988
.sym 111801 $abc$40744$n4872
.sym 111803 $abc$40744$n4376
.sym 111804 $abc$40744$n4381
.sym 111805 $abc$40744$n4385_1
.sym 111807 VexRiscv._zz_255_[1]
.sym 111808 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 111811 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 111812 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 111813 VexRiscv._zz_191_
.sym 111814 $abc$40744$n235
.sym 111815 VexRiscv._zz_195_[2]
.sym 111816 VexRiscv._zz_194_[1]
.sym 111817 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111818 VexRiscv._zz_330_
.sym 111819 $abc$40744$n5436
.sym 111820 $abc$40744$n5437
.sym 111823 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 111824 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 111825 $abc$40744$n235
.sym 111826 VexRiscv._zz_193_
.sym 111827 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 111828 $abc$40744$n4437_1
.sym 111829 $abc$40744$n3638
.sym 111831 VexRiscv._zz_194_[1]
.sym 111832 VexRiscv._zz_323_[0]
.sym 111835 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 111836 $abc$40744$n4436_1
.sym 111837 VexRiscv.memory_arbitration_isValid
.sym 111838 VexRiscv.execute_to_memory_IS_DIV
.sym 111839 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 111840 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 111841 $abc$40744$n235
.sym 111842 VexRiscv._zz_193_
.sym 111843 $abc$40744$n5442
.sym 111844 $abc$40744$n5443
.sym 111847 VexRiscv._zz_255_[1]
.sym 111848 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 111851 $abc$40744$n4579_1
.sym 111852 $abc$40744$n4581_1
.sym 111853 $abc$40744$n4577_1
.sym 111854 $abc$40744$n3749
.sym 111855 VexRiscv._zz_194_[11]
.sym 111856 VexRiscv._zz_323_[0]
.sym 111859 basesoc_ctrl_reset_reset_r
.sym 111863 VexRiscv._zz_318_[13]
.sym 111864 VexRiscv._zz_195_[14]
.sym 111865 $abc$40744$n4265_1
.sym 111867 VexRiscv._zz_195_[13]
.sym 111868 VexRiscv._zz_194_[12]
.sym 111869 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111870 VexRiscv._zz_330_
.sym 111871 VexRiscv._zz_195_[12]
.sym 111872 VexRiscv._zz_194_[11]
.sym 111873 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111874 VexRiscv._zz_330_
.sym 111875 VexRiscv._zz_255_[1]
.sym 111876 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 111879 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 111880 $abc$40744$n4520
.sym 111881 VexRiscv.memory_arbitration_isValid
.sym 111882 VexRiscv.execute_to_memory_IS_DIV
.sym 111883 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 111884 $abc$40744$n4521
.sym 111885 $abc$40744$n3638
.sym 111887 VexRiscv.CsrPlugin_mtval[26]
.sym 111888 $abc$40744$n4230_1
.sym 111889 $abc$40744$n4672_1
.sym 111891 VexRiscv._zz_318_[18]
.sym 111892 VexRiscv._zz_195_[19]
.sym 111893 $abc$40744$n4265_1
.sym 111895 $abc$40744$n4671
.sym 111896 VexRiscv._zz_171_[0]
.sym 111897 VexRiscv._zz_171_[1]
.sym 111898 VexRiscv._zz_152_[26]
.sym 111899 $abc$40744$n4270_1
.sym 111900 VexRiscv._zz_171_[0]
.sym 111901 VexRiscv._zz_171_[1]
.sym 111902 VexRiscv._zz_152_[6]
.sym 111903 $abc$40744$n3794
.sym 111904 csrbankarray_csrbank2_dat0_w[1]
.sym 111905 $abc$40744$n6009
.sym 111906 $abc$40744$n3988
.sym 111907 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 111908 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 111909 $abc$40744$n235
.sym 111910 VexRiscv._zz_193_
.sym 111911 VexRiscv.CsrPlugin_mtval[23]
.sym 111912 $abc$40744$n4230_1
.sym 111913 $abc$40744$n4614_1
.sym 111915 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 111916 $abc$40744$n4723_1
.sym 111917 $abc$40744$n3638
.sym 111919 $abc$40744$n4613_1
.sym 111920 VexRiscv._zz_171_[0]
.sym 111921 VexRiscv._zz_171_[1]
.sym 111922 VexRiscv._zz_152_[23]
.sym 111923 basesoc_dat_w[6]
.sym 111927 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 111928 $abc$40744$n4722_1
.sym 111929 VexRiscv.memory_arbitration_isValid
.sym 111930 VexRiscv.execute_to_memory_IS_DIV
.sym 111931 VexRiscv._zz_194_[0]
.sym 111932 VexRiscv._zz_323_[0]
.sym 111935 VexRiscv._zz_318_[0]
.sym 111936 VexRiscv._zz_195_[1]
.sym 111937 $abc$40744$n4265_1
.sym 111939 VexRiscv._zz_195_[1]
.sym 111940 VexRiscv._zz_194_[0]
.sym 111941 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111942 VexRiscv._zz_330_
.sym 111951 $abc$40744$n4595_1
.sym 111952 VexRiscv._zz_171_[0]
.sym 111953 VexRiscv._zz_171_[1]
.sym 111954 VexRiscv._zz_152_[22]
.sym 111955 VexRiscv.CsrPlugin_mtval[22]
.sym 111956 $abc$40744$n4230_1
.sym 111957 $abc$40744$n4596_1
.sym 111960 VexRiscv._zz_318_[0]
.sym 111961 VexRiscv._zz_316_[0]
.sym 111963 basesoc_dat_w[2]
.sym 111967 basesoc_dat_w[1]
.sym 111975 $abc$40744$n152
.sym 111979 sys_rst
.sym 111980 $abc$40744$n6694
.sym 111981 user_btn0
.sym 111983 $abc$40744$n156
.sym 111987 $abc$40744$n150
.sym 111988 $abc$40744$n152
.sym 111989 $abc$40744$n154
.sym 111990 $abc$40744$n156
.sym 111991 sys_rst
.sym 111992 $abc$40744$n6700
.sym 111993 user_btn0
.sym 111995 $abc$40744$n150
.sym 111999 sys_rst
.sym 112000 $abc$40744$n6690
.sym 112001 user_btn0
.sym 112003 sys_rst
.sym 112004 $abc$40744$n6684
.sym 112005 user_btn0
.sym 112015 user_btn0
.sym 112016 $abc$40744$n6676
.sym 112019 user_btn0
.sym 112020 $abc$40744$n6680
.sym 112035 user_btn0
.sym 112036 $abc$40744$n6686
.sym 112039 basesoc_timer0_value[8]
.sym 112040 basesoc_timer0_value[9]
.sym 112041 basesoc_timer0_value[10]
.sym 112042 basesoc_timer0_value[11]
.sym 112043 $abc$40744$n3896_1
.sym 112044 $abc$40744$n3894_1
.sym 112045 sys_rst
.sym 112047 basesoc_timer0_reload_storage[5]
.sym 112048 $abc$40744$n6720
.sym 112049 basesoc_timer0_eventmanager_status_w
.sym 112051 $abc$40744$n3926
.sym 112052 $abc$40744$n3927
.sym 112053 $abc$40744$n3928
.sym 112054 $abc$40744$n3929
.sym 112055 basesoc_timer0_value[4]
.sym 112056 basesoc_timer0_value[5]
.sym 112057 basesoc_timer0_value[6]
.sym 112058 basesoc_timer0_value[7]
.sym 112059 basesoc_dat_w[2]
.sym 112063 basesoc_timer0_value[0]
.sym 112064 basesoc_timer0_value[1]
.sym 112065 basesoc_timer0_value[2]
.sym 112066 basesoc_timer0_value[3]
.sym 112067 basesoc_timer0_value_status[17]
.sym 112068 $abc$40744$n5923_1
.sym 112069 $abc$40744$n5937_1
.sym 112070 $abc$40744$n5938_1
.sym 112072 basesoc_timer0_value[0]
.sym 112076 basesoc_timer0_value[1]
.sym 112077 $PACKER_VCC_NET
.sym 112080 basesoc_timer0_value[2]
.sym 112081 $PACKER_VCC_NET
.sym 112082 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 112084 basesoc_timer0_value[3]
.sym 112085 $PACKER_VCC_NET
.sym 112086 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 112088 basesoc_timer0_value[4]
.sym 112089 $PACKER_VCC_NET
.sym 112090 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 112092 basesoc_timer0_value[5]
.sym 112093 $PACKER_VCC_NET
.sym 112094 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 112096 basesoc_timer0_value[6]
.sym 112097 $PACKER_VCC_NET
.sym 112098 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 112100 basesoc_timer0_value[7]
.sym 112101 $PACKER_VCC_NET
.sym 112102 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 112104 basesoc_timer0_value[8]
.sym 112105 $PACKER_VCC_NET
.sym 112106 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 112108 basesoc_timer0_value[9]
.sym 112109 $PACKER_VCC_NET
.sym 112110 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 112112 basesoc_timer0_value[10]
.sym 112113 $PACKER_VCC_NET
.sym 112114 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 112116 basesoc_timer0_value[11]
.sym 112117 $PACKER_VCC_NET
.sym 112118 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 112120 basesoc_timer0_value[12]
.sym 112121 $PACKER_VCC_NET
.sym 112122 $auto$alumacc.cc:474:replace_alu$4021.C[12]
.sym 112124 basesoc_timer0_value[13]
.sym 112125 $PACKER_VCC_NET
.sym 112126 $auto$alumacc.cc:474:replace_alu$4021.C[13]
.sym 112128 basesoc_timer0_value[14]
.sym 112129 $PACKER_VCC_NET
.sym 112130 $auto$alumacc.cc:474:replace_alu$4021.C[14]
.sym 112132 basesoc_timer0_value[15]
.sym 112133 $PACKER_VCC_NET
.sym 112134 $auto$alumacc.cc:474:replace_alu$4021.C[15]
.sym 112136 basesoc_timer0_value[16]
.sym 112137 $PACKER_VCC_NET
.sym 112138 $auto$alumacc.cc:474:replace_alu$4021.C[16]
.sym 112140 basesoc_timer0_value[17]
.sym 112141 $PACKER_VCC_NET
.sym 112142 $auto$alumacc.cc:474:replace_alu$4021.C[17]
.sym 112144 basesoc_timer0_value[18]
.sym 112145 $PACKER_VCC_NET
.sym 112146 $auto$alumacc.cc:474:replace_alu$4021.C[18]
.sym 112148 basesoc_timer0_value[19]
.sym 112149 $PACKER_VCC_NET
.sym 112150 $auto$alumacc.cc:474:replace_alu$4021.C[19]
.sym 112152 basesoc_timer0_value[20]
.sym 112153 $PACKER_VCC_NET
.sym 112154 $auto$alumacc.cc:474:replace_alu$4021.C[20]
.sym 112156 basesoc_timer0_value[21]
.sym 112157 $PACKER_VCC_NET
.sym 112158 $auto$alumacc.cc:474:replace_alu$4021.C[21]
.sym 112160 basesoc_timer0_value[22]
.sym 112161 $PACKER_VCC_NET
.sym 112162 $auto$alumacc.cc:474:replace_alu$4021.C[22]
.sym 112164 basesoc_timer0_value[23]
.sym 112165 $PACKER_VCC_NET
.sym 112166 $auto$alumacc.cc:474:replace_alu$4021.C[23]
.sym 112168 basesoc_timer0_value[24]
.sym 112169 $PACKER_VCC_NET
.sym 112170 $auto$alumacc.cc:474:replace_alu$4021.C[24]
.sym 112172 basesoc_timer0_value[25]
.sym 112173 $PACKER_VCC_NET
.sym 112174 $auto$alumacc.cc:474:replace_alu$4021.C[25]
.sym 112176 basesoc_timer0_value[26]
.sym 112177 $PACKER_VCC_NET
.sym 112178 $auto$alumacc.cc:474:replace_alu$4021.C[26]
.sym 112180 basesoc_timer0_value[27]
.sym 112181 $PACKER_VCC_NET
.sym 112182 $auto$alumacc.cc:474:replace_alu$4021.C[27]
.sym 112184 basesoc_timer0_value[28]
.sym 112185 $PACKER_VCC_NET
.sym 112186 $auto$alumacc.cc:474:replace_alu$4021.C[28]
.sym 112188 basesoc_timer0_value[29]
.sym 112189 $PACKER_VCC_NET
.sym 112190 $auto$alumacc.cc:474:replace_alu$4021.C[29]
.sym 112192 basesoc_timer0_value[30]
.sym 112193 $PACKER_VCC_NET
.sym 112194 $auto$alumacc.cc:474:replace_alu$4021.C[30]
.sym 112196 basesoc_timer0_value[31]
.sym 112197 $PACKER_VCC_NET
.sym 112198 $auto$alumacc.cc:474:replace_alu$4021.C[31]
.sym 112199 basesoc_adr[4]
.sym 112200 $abc$40744$n3811
.sym 112203 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 112207 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 112211 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 112215 $abc$40744$n3792
.sym 112216 basesoc_timer0_load_storage[28]
.sym 112217 basesoc_timer0_load_storage[12]
.sym 112218 $abc$40744$n3814
.sym 112219 $abc$40744$n3811
.sym 112220 basesoc_timer0_load_storage[4]
.sym 112221 basesoc_timer0_reload_storage[4]
.sym 112222 $abc$40744$n3905
.sym 112223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 112227 $abc$40744$n3910_1
.sym 112228 basesoc_timer0_reload_storage[20]
.sym 112229 $abc$40744$n3907
.sym 112230 basesoc_timer0_reload_storage[12]
.sym 112231 basesoc_adr[3]
.sym 112232 basesoc_adr[2]
.sym 112233 $abc$40744$n3812
.sym 112235 basesoc_timer0_reload_storage[25]
.sym 112236 $abc$40744$n6780
.sym 112237 basesoc_timer0_eventmanager_status_w
.sym 112239 $abc$40744$n11
.sym 112243 $abc$40744$n9
.sym 112247 basesoc_timer0_reload_storage[12]
.sym 112248 $abc$40744$n6741
.sym 112249 basesoc_timer0_eventmanager_status_w
.sym 112251 basesoc_adr[4]
.sym 112252 basesoc_adr[2]
.sym 112253 basesoc_adr[3]
.sym 112254 $abc$40744$n3815
.sym 112255 VexRiscv._zz_191_
.sym 112256 $abc$40744$n6653_1
.sym 112259 VexRiscv._zz_195_[13]
.sym 112260 VexRiscv._zz_195_[14]
.sym 112261 VexRiscv._zz_313_
.sym 112263 basesoc_adr[3]
.sym 112264 $abc$40744$n3812
.sym 112265 basesoc_adr[2]
.sym 112267 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 112268 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 112269 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 112271 basesoc_adr[3]
.sym 112272 basesoc_adr[2]
.sym 112273 $abc$40744$n3815
.sym 112275 $abc$40744$n144
.sym 112279 $abc$40744$n128
.sym 112283 $abc$40744$n11
.sym 112287 $abc$40744$n144
.sym 112288 $abc$40744$n128
.sym 112289 basesoc_adr[1]
.sym 112290 basesoc_adr[0]
.sym 112291 basesoc_we
.sym 112292 $abc$40744$n3795
.sym 112293 $abc$40744$n3814
.sym 112294 sys_rst
.sym 112296 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 112297 basesoc_uart_phy_storage[0]
.sym 112299 $abc$40744$n5885
.sym 112300 $abc$40744$n5884
.sym 112301 $abc$40744$n3840_1
.sym 112303 $abc$40744$n134
.sym 112304 $abc$40744$n124
.sym 112305 basesoc_adr[1]
.sym 112306 basesoc_adr[0]
.sym 112307 basesoc_uart_phy_tx_busy
.sym 112308 $abc$40744$n7001
.sym 112311 basesoc_uart_phy_storage[26]
.sym 112312 $abc$40744$n132
.sym 112313 basesoc_adr[0]
.sym 112314 basesoc_adr[1]
.sym 112315 $abc$40744$n124
.sym 112319 $abc$40744$n5882
.sym 112320 $abc$40744$n5881
.sym 112321 $abc$40744$n3840_1
.sym 112323 $abc$40744$n5894_1
.sym 112324 $abc$40744$n5893_1
.sym 112325 $abc$40744$n3840_1
.sym 112327 basesoc_uart_phy_storage[30]
.sym 112328 basesoc_uart_phy_storage[14]
.sym 112329 basesoc_adr[0]
.sym 112330 basesoc_adr[1]
.sym 112331 basesoc_uart_phy_tx_busy
.sym 112332 $abc$40744$n7013
.sym 112335 basesoc_uart_phy_storage[27]
.sym 112336 basesoc_uart_phy_storage[11]
.sym 112337 basesoc_adr[0]
.sym 112338 basesoc_adr[1]
.sym 112339 basesoc_uart_phy_tx_busy
.sym 112340 $abc$40744$n7015
.sym 112343 basesoc_uart_phy_tx_busy
.sym 112344 $abc$40744$n7007
.sym 112347 basesoc_uart_phy_tx_busy
.sym 112348 $abc$40744$n7011
.sym 112351 basesoc_uart_phy_tx_busy
.sym 112352 $abc$40744$n7009
.sym 112355 $abc$40744$n6448
.sym 112356 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 112357 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 112358 $abc$40744$n6449_1
.sym 112359 basesoc_uart_phy_tx_busy
.sym 112360 $abc$40744$n7029
.sym 112363 $abc$40744$n134
.sym 112367 basesoc_uart_phy_tx_busy
.sym 112368 $abc$40744$n7023
.sym 112371 basesoc_uart_phy_tx_busy
.sym 112372 $abc$40744$n7025
.sym 112375 basesoc_uart_phy_tx_busy
.sym 112376 $abc$40744$n7019
.sym 112379 basesoc_uart_phy_tx_busy
.sym 112380 $abc$40744$n7021
.sym 112383 basesoc_uart_phy_tx_busy
.sym 112384 $abc$40744$n7017
.sym 112387 $abc$40744$n130
.sym 112391 basesoc_uart_phy_tx_busy
.sym 112392 $abc$40744$n7041
.sym 112395 basesoc_uart_phy_tx_busy
.sym 112396 $abc$40744$n7047
.sym 112399 basesoc_uart_phy_tx_busy
.sym 112400 $abc$40744$n7043
.sym 112403 basesoc_uart_phy_rx_busy
.sym 112404 $abc$40744$n6936
.sym 112407 basesoc_uart_phy_tx_busy
.sym 112408 $abc$40744$n7037
.sym 112411 basesoc_uart_phy_tx_busy
.sym 112412 $abc$40744$n7033
.sym 112415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 112416 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 112417 $abc$40744$n3774
.sym 112419 basesoc_uart_phy_tx_busy
.sym 112420 $abc$40744$n7045
.sym 112423 basesoc_uart_phy_tx_busy
.sym 112424 $abc$40744$n7063
.sym 112427 basesoc_uart_phy_tx_busy
.sym 112428 $abc$40744$n7057
.sym 112431 basesoc_uart_phy_tx_busy
.sym 112432 $abc$40744$n7059
.sym 112435 basesoc_uart_phy_tx_busy
.sym 112436 $abc$40744$n7053
.sym 112439 basesoc_uart_phy_tx_busy
.sym 112440 $abc$40744$n7061
.sym 112443 basesoc_uart_phy_tx_busy
.sym 112444 $abc$40744$n7051
.sym 112447 basesoc_uart_phy_tx_busy
.sym 112448 $abc$40744$n7049
.sym 112451 basesoc_uart_phy_tx_busy
.sym 112452 $abc$40744$n7055
.sym 112456 basesoc_uart_rx_fifo_level0[0]
.sym 112460 basesoc_uart_rx_fifo_level0[1]
.sym 112461 $PACKER_VCC_NET
.sym 112464 basesoc_uart_rx_fifo_level0[2]
.sym 112465 $PACKER_VCC_NET
.sym 112466 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 112468 basesoc_uart_rx_fifo_level0[3]
.sym 112469 $PACKER_VCC_NET
.sym 112470 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 112472 basesoc_uart_rx_fifo_level0[4]
.sym 112473 $PACKER_VCC_NET
.sym 112474 $auto$alumacc.cc:474:replace_alu$4018.C[4]
.sym 112475 $abc$40744$n142
.sym 112479 eventmanager_status_w[2]
.sym 112483 eventmanager_status_w[2]
.sym 112484 eventsourceprocess2_old_trigger
.sym 112488 VexRiscv._zz_199_
.sym 112489 $abc$40744$n5596
.sym 112493 $abc$40744$n5598
.sym 112494 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 112497 $abc$40744$n5600
.sym 112498 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 112501 $abc$40744$n5602
.sym 112502 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 112505 $abc$40744$n5604
.sym 112506 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 112509 $abc$40744$n5606
.sym 112510 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 112513 $abc$40744$n5608
.sym 112514 $auto$alumacc.cc:474:replace_alu$4063.C[6]
.sym 112517 $abc$40744$n5610
.sym 112518 $auto$alumacc.cc:474:replace_alu$4063.C[7]
.sym 112521 $abc$40744$n5612
.sym 112522 $auto$alumacc.cc:474:replace_alu$4063.C[8]
.sym 112525 $abc$40744$n5614
.sym 112526 $auto$alumacc.cc:474:replace_alu$4063.C[9]
.sym 112529 $abc$40744$n5616
.sym 112530 $auto$alumacc.cc:474:replace_alu$4063.C[10]
.sym 112533 $abc$40744$n5618
.sym 112534 $auto$alumacc.cc:474:replace_alu$4063.C[11]
.sym 112537 $abc$40744$n5620
.sym 112538 $auto$alumacc.cc:474:replace_alu$4063.C[12]
.sym 112541 $abc$40744$n5622
.sym 112542 $auto$alumacc.cc:474:replace_alu$4063.C[13]
.sym 112545 $abc$40744$n5624
.sym 112546 $auto$alumacc.cc:474:replace_alu$4063.C[14]
.sym 112549 $abc$40744$n5626
.sym 112550 $auto$alumacc.cc:474:replace_alu$4063.C[15]
.sym 112553 $abc$40744$n5628
.sym 112554 $auto$alumacc.cc:474:replace_alu$4063.C[16]
.sym 112557 $abc$40744$n5630
.sym 112558 $auto$alumacc.cc:474:replace_alu$4063.C[17]
.sym 112561 $abc$40744$n5632
.sym 112562 $auto$alumacc.cc:474:replace_alu$4063.C[18]
.sym 112565 $abc$40744$n5634
.sym 112566 $auto$alumacc.cc:474:replace_alu$4063.C[19]
.sym 112569 $abc$40744$n5636
.sym 112570 $auto$alumacc.cc:474:replace_alu$4063.C[20]
.sym 112573 $abc$40744$n5638
.sym 112574 $auto$alumacc.cc:474:replace_alu$4063.C[21]
.sym 112577 $abc$40744$n5640
.sym 112578 $auto$alumacc.cc:474:replace_alu$4063.C[22]
.sym 112581 $abc$40744$n5642
.sym 112582 $auto$alumacc.cc:474:replace_alu$4063.C[23]
.sym 112585 $abc$40744$n5644
.sym 112586 $auto$alumacc.cc:474:replace_alu$4063.C[24]
.sym 112589 $abc$40744$n5646
.sym 112590 $auto$alumacc.cc:474:replace_alu$4063.C[25]
.sym 112593 $abc$40744$n5648
.sym 112594 $auto$alumacc.cc:474:replace_alu$4063.C[26]
.sym 112597 $abc$40744$n5650
.sym 112598 $auto$alumacc.cc:474:replace_alu$4063.C[27]
.sym 112601 $abc$40744$n5652
.sym 112602 $auto$alumacc.cc:474:replace_alu$4063.C[28]
.sym 112605 $abc$40744$n5654
.sym 112606 $auto$alumacc.cc:474:replace_alu$4063.C[29]
.sym 112609 $abc$40744$n5656
.sym 112610 $auto$alumacc.cc:474:replace_alu$4063.C[30]
.sym 112613 $abc$40744$n5658
.sym 112614 $auto$alumacc.cc:474:replace_alu$4063.C[31]
.sym 112617 $abc$40744$n5660
.sym 112618 $auto$alumacc.cc:474:replace_alu$4063.C[32]
.sym 112619 VexRiscv._zz_36_[29]
.sym 112623 VexRiscv._zz_199_
.sym 112624 VexRiscv._zz_200_[26]
.sym 112627 basesoc_we
.sym 112628 $abc$40744$n3795
.sym 112629 $abc$40744$n3811
.sym 112630 sys_rst
.sym 112631 VexRiscv._zz_199_
.sym 112632 VexRiscv._zz_200_[18]
.sym 112635 VexRiscv._zz_199_
.sym 112636 VexRiscv._zz_200_[25]
.sym 112639 VexRiscv._zz_199_
.sym 112640 VexRiscv._zz_200_[23]
.sym 112643 VexRiscv._zz_199_
.sym 112644 VexRiscv._zz_200_[29]
.sym 112647 VexRiscv._zz_194_[22]
.sym 112648 $abc$40744$n5310
.sym 112649 $abc$40744$n233
.sym 112651 VexRiscv._zz_194_[21]
.sym 112652 $abc$40744$n5307
.sym 112653 $abc$40744$n233
.sym 112655 VexRiscv._zz_194_[23]
.sym 112656 $abc$40744$n5313
.sym 112657 $abc$40744$n233
.sym 112659 VexRiscv._zz_194_[12]
.sym 112660 $abc$40744$n5280
.sym 112661 $abc$40744$n233
.sym 112663 VexRiscv._zz_194_[13]
.sym 112664 $abc$40744$n5283
.sym 112665 $abc$40744$n233
.sym 112667 VexRiscv._zz_194_[24]
.sym 112668 $abc$40744$n5316
.sym 112669 $abc$40744$n233
.sym 112671 $abc$40744$n4727
.sym 112672 $abc$40744$n4725
.sym 112673 $abc$40744$n3749
.sym 112675 VexRiscv._zz_194_[14]
.sym 112676 $abc$40744$n5286
.sym 112677 $abc$40744$n233
.sym 112679 VexRiscv._zz_194_[5]
.sym 112680 $abc$40744$n5259
.sym 112681 $abc$40744$n233
.sym 112683 VexRiscv._zz_194_[6]
.sym 112684 $abc$40744$n5262
.sym 112685 $abc$40744$n233
.sym 112687 VexRiscv._zz_194_[1]
.sym 112688 $abc$40744$n5247
.sym 112689 $abc$40744$n233
.sym 112692 VexRiscv._zz_199_
.sym 112693 $abc$40744$n5596
.sym 112695 VexRiscv._zz_194_[7]
.sym 112696 $abc$40744$n5265
.sym 112697 $abc$40744$n233
.sym 112699 VexRiscv._zz_194_[0]
.sym 112700 $abc$40744$n5244
.sym 112701 $abc$40744$n233
.sym 112703 VexRiscv._zz_199_
.sym 112704 VexRiscv._zz_200_[24]
.sym 112707 VexRiscv._zz_196_[32]
.sym 112708 $abc$40744$n5242
.sym 112709 $abc$40744$n233
.sym 112711 VexRiscv._zz_199_
.sym 112712 VexRiscv._zz_200_[22]
.sym 112715 basesoc_dat_w[2]
.sym 112716 $abc$40744$n3945
.sym 112717 sys_rst
.sym 112718 $abc$40744$n2485
.sym 112719 VexRiscv._zz_41_[20]
.sym 112720 VexRiscv._zz_200_[20]
.sym 112721 $abc$40744$n4192
.sym 112723 $abc$40744$n4720_1
.sym 112724 VexRiscv._zz_79_[29]
.sym 112725 $abc$40744$n4266_1
.sym 112726 $abc$40744$n6672
.sym 112727 VexRiscv._zz_199_
.sym 112728 VexRiscv._zz_200_[21]
.sym 112731 $abc$40744$n2485
.sym 112735 VexRiscv._zz_199_
.sym 112736 VexRiscv._zz_200_[20]
.sym 112739 VexRiscv._zz_199_
.sym 112740 VexRiscv._zz_200_[27]
.sym 112743 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 112744 $abc$40744$n3812
.sym 112745 $abc$40744$n6076_1
.sym 112747 $abc$40744$n4989
.sym 112748 VexRiscv._zz_79_[29]
.sym 112749 $abc$40744$n6712
.sym 112751 $abc$40744$n4957
.sym 112752 VexRiscv._zz_79_[21]
.sym 112753 $abc$40744$n6712
.sym 112755 csrbankarray_csrbank0_leds_out0_w[2]
.sym 112756 eventmanager_pending_w[2]
.sym 112757 basesoc_adr[0]
.sym 112758 basesoc_adr[1]
.sym 112759 $abc$40744$n4689
.sym 112760 VexRiscv._zz_171_[0]
.sym 112761 VexRiscv._zz_171_[1]
.sym 112762 VexRiscv._zz_152_[27]
.sym 112763 $abc$40744$n5448
.sym 112764 $abc$40744$n5449
.sym 112767 $abc$40744$n4572_1
.sym 112768 VexRiscv._zz_79_[21]
.sym 112769 $abc$40744$n4266_1
.sym 112770 $abc$40744$n6672
.sym 112771 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 112772 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 112773 $abc$40744$n235
.sym 112774 VexRiscv._zz_193_
.sym 112775 VexRiscv._zz_195_[6]
.sym 112776 VexRiscv._zz_194_[5]
.sym 112777 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112778 VexRiscv._zz_330_
.sym 112779 VexRiscv._zz_36_[21]
.sym 112780 $abc$40744$n4568_1
.sym 112781 $abc$40744$n4267_1
.sym 112783 VexRiscv._zz_35_[21]
.sym 112784 $abc$40744$n4956_1
.sym 112785 $abc$40744$n4872
.sym 112787 VexRiscv._zz_195_[7]
.sym 112788 VexRiscv._zz_194_[6]
.sym 112789 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112790 VexRiscv._zz_330_
.sym 112791 $abc$40744$n4266_1
.sym 112792 VexRiscv._zz_35_[21]
.sym 112793 $abc$40744$n4569_1
.sym 112795 VexRiscv._zz_195_[8]
.sym 112796 VexRiscv._zz_194_[7]
.sym 112797 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112798 VexRiscv._zz_330_
.sym 112799 VexRiscv._zz_194_[6]
.sym 112800 VexRiscv._zz_323_[0]
.sym 112803 $abc$40744$n4955
.sym 112804 VexRiscv._zz_36_[21]
.sym 112805 $abc$40744$n4873_1
.sym 112807 VexRiscv._zz_195_[16]
.sym 112808 VexRiscv._zz_194_[15]
.sym 112809 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112810 VexRiscv._zz_330_
.sym 112811 $abc$40744$n4582_1
.sym 112812 $abc$40744$n4234
.sym 112813 $abc$40744$n4583_1
.sym 112814 $abc$40744$n3727_1
.sym 112815 $abc$40744$n6802_1
.sym 112816 $abc$40744$n6801_1
.sym 112817 $abc$40744$n3795
.sym 112819 VexRiscv._zz_195_[15]
.sym 112820 VexRiscv._zz_194_[14]
.sym 112821 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112822 VexRiscv._zz_330_
.sym 112823 VexRiscv._zz_195_[9]
.sym 112824 VexRiscv._zz_194_[8]
.sym 112825 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112826 VexRiscv._zz_330_
.sym 112827 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 112828 $abc$40744$n4239_1
.sym 112831 eventmanager_status_w[2]
.sym 112832 $abc$40744$n3818
.sym 112833 $abc$40744$n6075_1
.sym 112834 $abc$40744$n3936
.sym 112835 VexRiscv._zz_195_[14]
.sym 112836 VexRiscv._zz_194_[13]
.sym 112837 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112838 VexRiscv._zz_330_
.sym 112839 VexRiscv._zz_194_[23]
.sym 112840 VexRiscv._zz_323_[0]
.sym 112843 VexRiscv._zz_195_[20]
.sym 112844 VexRiscv._zz_194_[19]
.sym 112845 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112846 VexRiscv._zz_330_
.sym 112847 VexRiscv._zz_195_[24]
.sym 112848 VexRiscv._zz_194_[23]
.sym 112849 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112850 VexRiscv._zz_330_
.sym 112851 VexRiscv._zz_195_[22]
.sym 112852 VexRiscv._zz_194_[21]
.sym 112853 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112854 VexRiscv._zz_330_
.sym 112855 VexRiscv._zz_36_[21]
.sym 112859 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 112860 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 112861 $abc$40744$n235
.sym 112862 VexRiscv._zz_193_
.sym 112863 VexRiscv._zz_195_[19]
.sym 112864 VexRiscv._zz_194_[18]
.sym 112865 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112866 VexRiscv._zz_330_
.sym 112867 VexRiscv._zz_318_[15]
.sym 112868 VexRiscv._zz_195_[16]
.sym 112869 $abc$40744$n4265_1
.sym 112871 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 112872 $abc$40744$n4845_1
.sym 112873 VexRiscv.memory_arbitration_isValid
.sym 112874 VexRiscv.execute_to_memory_IS_DIV
.sym 112875 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 112876 $abc$40744$n4574_1
.sym 112877 VexRiscv.memory_arbitration_isValid
.sym 112878 VexRiscv.execute_to_memory_IS_DIV
.sym 112880 VexRiscv._zz_330_
.sym 112881 $abc$40744$n6006
.sym 112883 VexRiscv._zz_195_[27]
.sym 112884 VexRiscv._zz_194_[26]
.sym 112885 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112886 VexRiscv._zz_330_
.sym 112887 VexRiscv._zz_318_[29]
.sym 112888 VexRiscv._zz_195_[30]
.sym 112889 $abc$40744$n4265_1
.sym 112891 VexRiscv._zz_195_[26]
.sym 112892 VexRiscv._zz_194_[25]
.sym 112893 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112894 VexRiscv._zz_330_
.sym 112895 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 112896 $abc$40744$n4846_1
.sym 112897 $abc$40744$n3638
.sym 112899 VexRiscv._zz_195_[30]
.sym 112900 VexRiscv._zz_194_[29]
.sym 112901 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112902 VexRiscv._zz_330_
.sym 112903 VexRiscv._zz_318_[19]
.sym 112904 VexRiscv._zz_195_[20]
.sym 112905 $abc$40744$n4265_1
.sym 112907 $abc$40744$n5328_1
.sym 112908 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 112909 $abc$40744$n5315_1
.sym 112911 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 112912 $abc$40744$n4575_1
.sym 112913 $abc$40744$n3638
.sym 112915 VexRiscv._zz_195_[32]
.sym 112916 VexRiscv._zz_194_[31]
.sym 112917 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112918 VexRiscv._zz_330_
.sym 112919 VexRiscv._zz_318_[21]
.sym 112920 VexRiscv._zz_195_[22]
.sym 112921 $abc$40744$n4265_1
.sym 112923 VexRiscv._zz_323_[0]
.sym 112924 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 112927 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 112931 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 112932 $abc$40744$n4539
.sym 112933 $abc$40744$n3638
.sym 112935 VexRiscv._zz_41_[22]
.sym 112939 VexRiscv._zz_41_[6]
.sym 112943 VexRiscv._zz_41_[5]
.sym 112951 VexRiscv.CsrPlugin_mepc[6]
.sym 112952 VexRiscv.lastStagePc[6]
.sym 112953 $abc$40744$n2644
.sym 112955 VexRiscv._zz_195_[15]
.sym 112956 VexRiscv._zz_195_[16]
.sym 112957 VexRiscv._zz_313_
.sym 112963 VexRiscv._zz_195_[17]
.sym 112964 VexRiscv._zz_195_[18]
.sym 112965 VexRiscv._zz_313_
.sym 112967 $abc$40744$n5582_1
.sym 112968 $abc$40744$n5581
.sym 112969 VexRiscv._zz_321_
.sym 112995 $abc$40744$n5588_1
.sym 112996 $abc$40744$n5587
.sym 112997 VexRiscv._zz_321_
.sym 112999 basesoc_timer0_value[22]
.sym 113003 basesoc_timer0_value[30]
.sym 113007 basesoc_timer0_value[9]
.sym 113011 basesoc_timer0_value[16]
.sym 113015 basesoc_timer0_value_status[2]
.sym 113016 $abc$40744$n5925_1
.sym 113017 $abc$40744$n5920_1
.sym 113018 basesoc_timer0_value_status[10]
.sym 113019 basesoc_timer0_value[1]
.sym 113023 basesoc_timer0_value[10]
.sym 113027 $abc$40744$n5932_1
.sym 113028 basesoc_timer0_value_status[25]
.sym 113029 $abc$40744$n3904_1
.sym 113030 basesoc_timer0_reload_storage[1]
.sym 113031 basesoc_timer0_load_storage[14]
.sym 113032 $abc$40744$n3898_1
.sym 113033 $abc$40744$n3902_1
.sym 113034 basesoc_timer0_load_storage[30]
.sym 113035 basesoc_timer0_load_storage[7]
.sym 113036 $abc$40744$n6150_1
.sym 113037 basesoc_timer0_en_storage
.sym 113039 $abc$40744$n3896_1
.sym 113040 basesoc_timer0_load_storage[2]
.sym 113043 basesoc_timer0_reload_storage[2]
.sym 113044 $abc$40744$n6711
.sym 113045 basesoc_timer0_eventmanager_status_w
.sym 113047 basesoc_timer0_load_storage[2]
.sym 113048 $abc$40744$n6140
.sym 113049 basesoc_timer0_en_storage
.sym 113051 basesoc_timer0_reload_storage[7]
.sym 113052 $abc$40744$n6726
.sym 113053 basesoc_timer0_eventmanager_status_w
.sym 113055 basesoc_timer0_load_storage[22]
.sym 113056 $abc$40744$n6180_1
.sym 113057 basesoc_timer0_en_storage
.sym 113059 basesoc_timer0_load_storage[10]
.sym 113060 $abc$40744$n3898_1
.sym 113061 $abc$40744$n5945
.sym 113062 $abc$40744$n5946_1
.sym 113063 basesoc_timer0_load_storage[14]
.sym 113064 $abc$40744$n6164
.sym 113065 basesoc_timer0_en_storage
.sym 113067 basesoc_timer0_load_storage[10]
.sym 113068 $abc$40744$n6156_1
.sym 113069 basesoc_timer0_en_storage
.sym 113071 basesoc_timer0_load_storage[11]
.sym 113072 $abc$40744$n6158
.sym 113073 basesoc_timer0_en_storage
.sym 113075 $abc$40744$n6831_1
.sym 113076 $abc$40744$n6830_1
.sym 113077 $abc$40744$n5977
.sym 113078 $abc$40744$n3895
.sym 113079 basesoc_timer0_reload_storage[10]
.sym 113080 $abc$40744$n6735
.sym 113081 basesoc_timer0_eventmanager_status_w
.sym 113083 basesoc_timer0_reload_storage[14]
.sym 113084 $abc$40744$n6747
.sym 113085 basesoc_timer0_eventmanager_status_w
.sym 113087 $abc$40744$n3973
.sym 113088 $abc$40744$n3794
.sym 113089 csrbankarray_csrbank3_bitbang0_w[2]
.sym 113091 basesoc_timer0_value[12]
.sym 113092 basesoc_timer0_value[13]
.sym 113093 basesoc_timer0_value[14]
.sym 113094 basesoc_timer0_value[15]
.sym 113095 $abc$40744$n5948_1
.sym 113096 $abc$40744$n5943
.sym 113097 $abc$40744$n3895
.sym 113099 basesoc_timer0_value[28]
.sym 113100 basesoc_timer0_value[29]
.sym 113101 basesoc_timer0_value[30]
.sym 113102 basesoc_timer0_value[31]
.sym 113103 $abc$40744$n3910_1
.sym 113104 basesoc_timer0_reload_storage[21]
.sym 113105 $abc$40744$n5980_1
.sym 113106 $abc$40744$n5982_1
.sym 113107 basesoc_timer0_load_storage[16]
.sym 113108 $abc$40744$n6168_1
.sym 113109 basesoc_timer0_en_storage
.sym 113111 basesoc_timer0_reload_storage[24]
.sym 113112 $abc$40744$n3913
.sym 113113 basesoc_timer0_reload_storage[16]
.sym 113114 $abc$40744$n3910_1
.sym 113115 basesoc_timer0_reload_storage[24]
.sym 113116 $abc$40744$n6777
.sym 113117 basesoc_timer0_eventmanager_status_w
.sym 113119 basesoc_timer0_reload_storage[16]
.sym 113120 $abc$40744$n6753
.sym 113121 basesoc_timer0_eventmanager_status_w
.sym 113123 basesoc_timer0_load_storage[29]
.sym 113124 $abc$40744$n6194_1
.sym 113125 basesoc_timer0_en_storage
.sym 113127 basesoc_timer0_value[24]
.sym 113128 basesoc_timer0_value[25]
.sym 113129 basesoc_timer0_value[26]
.sym 113130 basesoc_timer0_value[27]
.sym 113131 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 113135 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 113136 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 113137 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 113138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 113139 $abc$40744$n5932_1
.sym 113140 basesoc_timer0_value_status[29]
.sym 113143 basesoc_timer0_reload_storage[26]
.sym 113144 $abc$40744$n6783
.sym 113145 basesoc_timer0_eventmanager_status_w
.sym 113147 basesoc_timer0_reload_storage[29]
.sym 113148 $abc$40744$n6792
.sym 113149 basesoc_timer0_eventmanager_status_w
.sym 113151 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 113155 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 113159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 113160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 113161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 113163 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 113167 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 113171 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 113175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 113176 $abc$40744$n6808_1
.sym 113177 $abc$40744$n3720_1
.sym 113178 $abc$40744$n3710_1
.sym 113179 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 113183 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 113187 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 113191 basesoc_timer0_load_storage[25]
.sym 113192 $abc$40744$n6186_1
.sym 113193 basesoc_timer0_en_storage
.sym 113195 basesoc_timer0_load_storage[12]
.sym 113196 $abc$40744$n6160
.sym 113197 basesoc_timer0_en_storage
.sym 113199 $abc$40744$n6437
.sym 113200 $abc$40744$n6438_1
.sym 113201 $abc$40744$n6435
.sym 113202 $abc$40744$n6436_1
.sym 113203 array_muxed0[2]
.sym 113207 $abc$40744$n3910_1
.sym 113208 basesoc_timer0_reload_storage[18]
.sym 113209 $abc$40744$n3907
.sym 113210 basesoc_timer0_reload_storage[10]
.sym 113211 basesoc_timer0_value_status[18]
.sym 113212 $abc$40744$n5923_1
.sym 113213 $abc$40744$n5932_1
.sym 113214 basesoc_timer0_value_status[26]
.sym 113215 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 113216 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 113217 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 113218 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 113219 basesoc_timer0_reload_storage[26]
.sym 113220 $abc$40744$n3913
.sym 113221 $abc$40744$n5950_1
.sym 113222 $abc$40744$n5949
.sym 113223 basesoc_timer0_value[7]
.sym 113227 $abc$40744$n3676
.sym 113228 $abc$40744$n3721_1
.sym 113231 basesoc_uart_phy_storage[4]
.sym 113232 $abc$40744$n140
.sym 113233 basesoc_adr[1]
.sym 113234 basesoc_adr[0]
.sym 113235 basesoc_timer0_value[26]
.sym 113239 basesoc_timer0_value[25]
.sym 113243 basesoc_timer0_value[29]
.sym 113247 basesoc_timer0_value[18]
.sym 113251 $abc$40744$n140
.sym 113255 basesoc_ctrl_reset_reset_r
.sym 113259 VexRiscv._zz_124_
.sym 113260 $abc$40744$n3301
.sym 113263 basesoc_adr[2]
.sym 113264 $abc$40744$n3868_1
.sym 113265 $abc$40744$n3818
.sym 113266 sys_rst
.sym 113267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 113268 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 113269 $abc$40744$n3774
.sym 113271 basesoc_uart_phy_storage[19]
.sym 113272 basesoc_uart_phy_storage[3]
.sym 113273 basesoc_adr[1]
.sym 113274 basesoc_adr[0]
.sym 113275 basesoc_dat_w[1]
.sym 113279 $abc$40744$n4840
.sym 113280 $abc$40744$n3772
.sym 113283 $abc$40744$n132
.sym 113288 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 113289 basesoc_uart_phy_storage[0]
.sym 113292 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 113293 basesoc_uart_phy_storage[1]
.sym 113294 $auto$alumacc.cc:474:replace_alu$4006.C[1]
.sym 113296 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 113297 basesoc_uart_phy_storage[2]
.sym 113298 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 113300 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 113301 basesoc_uart_phy_storage[3]
.sym 113302 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 113304 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 113305 basesoc_uart_phy_storage[4]
.sym 113306 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 113308 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 113309 basesoc_uart_phy_storage[5]
.sym 113310 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 113312 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 113313 basesoc_uart_phy_storage[6]
.sym 113314 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 113316 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 113317 basesoc_uart_phy_storage[7]
.sym 113318 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 113320 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 113321 basesoc_uart_phy_storage[8]
.sym 113322 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 113324 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 113325 basesoc_uart_phy_storage[9]
.sym 113326 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 113328 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 113329 basesoc_uart_phy_storage[10]
.sym 113330 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 113332 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 113333 basesoc_uart_phy_storage[11]
.sym 113334 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 113336 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 113337 basesoc_uart_phy_storage[12]
.sym 113338 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 113340 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 113341 basesoc_uart_phy_storage[13]
.sym 113342 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 113344 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 113345 basesoc_uart_phy_storage[14]
.sym 113346 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 113348 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 113349 basesoc_uart_phy_storage[15]
.sym 113350 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 113352 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 113353 basesoc_uart_phy_storage[16]
.sym 113354 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 113356 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 113357 basesoc_uart_phy_storage[17]
.sym 113358 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 113360 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 113361 basesoc_uart_phy_storage[18]
.sym 113362 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 113364 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 113365 basesoc_uart_phy_storage[19]
.sym 113366 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 113368 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 113369 basesoc_uart_phy_storage[20]
.sym 113370 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 113372 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 113373 basesoc_uart_phy_storage[21]
.sym 113374 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 113376 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 113377 basesoc_uart_phy_storage[22]
.sym 113378 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 113380 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 113381 basesoc_uart_phy_storage[23]
.sym 113382 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 113384 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 113385 basesoc_uart_phy_storage[24]
.sym 113386 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 113388 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 113389 basesoc_uart_phy_storage[25]
.sym 113390 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 113392 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 113393 basesoc_uart_phy_storage[26]
.sym 113394 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 113396 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 113397 basesoc_uart_phy_storage[27]
.sym 113398 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 113400 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 113401 basesoc_uart_phy_storage[28]
.sym 113402 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 113404 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 113405 basesoc_uart_phy_storage[29]
.sym 113406 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 113408 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 113409 basesoc_uart_phy_storage[30]
.sym 113410 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 113412 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 113413 basesoc_uart_phy_storage[31]
.sym 113414 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 113418 $auto$alumacc.cc:474:replace_alu$4006.C[32]
.sym 113419 basesoc_uart_phy_rx_busy
.sym 113420 $abc$40744$n6964
.sym 113423 basesoc_uart_phy_rx_busy
.sym 113424 $abc$40744$n6962
.sym 113427 basesoc_uart_phy_rx_busy
.sym 113428 $abc$40744$n6940
.sym 113431 basesoc_uart_phy_rx_busy
.sym 113432 $abc$40744$n6960
.sym 113435 basesoc_uart_phy_rx_busy
.sym 113436 $abc$40744$n6966
.sym 113439 basesoc_uart_phy_rx_busy
.sym 113440 $abc$40744$n6954
.sym 113443 basesoc_uart_phy_rx_busy
.sym 113444 $abc$40744$n6948
.sym 113447 $abc$40744$n6875
.sym 113448 $abc$40744$n6876
.sym 113449 basesoc_uart_rx_fifo_wrport_we
.sym 113452 basesoc_uart_rx_fifo_level0[0]
.sym 113454 $PACKER_VCC_NET
.sym 113455 $abc$40744$n6866
.sym 113456 $abc$40744$n6867
.sym 113457 basesoc_uart_rx_fifo_wrport_we
.sym 113459 $abc$40744$n6869
.sym 113460 $abc$40744$n6870
.sym 113461 basesoc_uart_rx_fifo_wrport_we
.sym 113463 $abc$40744$n6872
.sym 113464 $abc$40744$n6873
.sym 113465 basesoc_uart_rx_fifo_wrport_we
.sym 113467 VexRiscv._zz_199_
.sym 113468 VexRiscv._zz_200_[0]
.sym 113471 VexRiscv._zz_199_
.sym 113472 VexRiscv._zz_200_[1]
.sym 113476 $PACKER_VCC_NET
.sym 113477 basesoc_uart_rx_fifo_level0[0]
.sym 113479 $abc$40744$n5346_1
.sym 113480 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 113481 $abc$40744$n5315_1
.sym 113483 VexRiscv.CsrPlugin_mtval[12]
.sym 113484 $abc$40744$n4230_1
.sym 113485 $abc$40744$n4404_1
.sym 113487 VexRiscv._zz_199_
.sym 113488 VexRiscv._zz_200_[14]
.sym 113491 $abc$40744$n5370_1
.sym 113492 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 113493 $abc$40744$n5315_1
.sym 113495 VexRiscv.CsrPlugin_mepc[12]
.sym 113496 VexRiscv.lastStagePc[12]
.sym 113497 $abc$40744$n2644
.sym 113499 $abc$40744$n5340_1
.sym 113500 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 113501 $abc$40744$n5315_1
.sym 113503 $abc$40744$n4403_1
.sym 113504 VexRiscv._zz_171_[0]
.sym 113505 VexRiscv._zz_171_[1]
.sym 113506 VexRiscv._zz_152_[12]
.sym 113507 VexRiscv._zz_199_
.sym 113508 VexRiscv._zz_200_[15]
.sym 113511 VexRiscv._zz_41_[14]
.sym 113512 VexRiscv._zz_200_[14]
.sym 113513 $abc$40744$n4192
.sym 113515 $abc$40744$n11
.sym 113519 VexRiscv._zz_41_[15]
.sym 113520 VexRiscv._zz_200_[15]
.sym 113521 $abc$40744$n4192
.sym 113523 $abc$40744$n5
.sym 113527 VexRiscv._zz_199_
.sym 113528 VexRiscv._zz_200_[9]
.sym 113531 VexRiscv._zz_199_
.sym 113532 VexRiscv._zz_200_[17]
.sym 113535 VexRiscv._zz_199_
.sym 113536 VexRiscv._zz_200_[16]
.sym 113539 basesoc_ctrl_bus_errors[15]
.sym 113540 $abc$40744$n3905
.sym 113541 $abc$40744$n3814
.sym 113542 basesoc_ctrl_storage[23]
.sym 113543 VexRiscv._zz_194_[15]
.sym 113544 $abc$40744$n5289
.sym 113545 $abc$40744$n233
.sym 113547 VexRiscv._zz_194_[18]
.sym 113548 $abc$40744$n5298
.sym 113549 $abc$40744$n233
.sym 113551 VexRiscv._zz_194_[8]
.sym 113552 $abc$40744$n5268
.sym 113553 $abc$40744$n233
.sym 113555 VexRiscv._zz_194_[16]
.sym 113556 $abc$40744$n5292
.sym 113557 $abc$40744$n233
.sym 113559 VexRiscv._zz_194_[20]
.sym 113560 $abc$40744$n5304
.sym 113561 $abc$40744$n233
.sym 113563 VexRiscv._zz_199_
.sym 113564 VexRiscv._zz_200_[19]
.sym 113567 VexRiscv._zz_194_[19]
.sym 113568 $abc$40744$n5301
.sym 113569 $abc$40744$n233
.sym 113571 VexRiscv._zz_194_[17]
.sym 113572 $abc$40744$n5295
.sym 113573 $abc$40744$n233
.sym 113575 VexRiscv._zz_194_[30]
.sym 113576 $abc$40744$n5334
.sym 113577 $abc$40744$n233
.sym 113579 VexRiscv._zz_194_[29]
.sym 113580 $abc$40744$n5331
.sym 113581 $abc$40744$n233
.sym 113583 VexRiscv._zz_194_[27]
.sym 113584 $abc$40744$n5325
.sym 113585 $abc$40744$n233
.sym 113587 VexRiscv._zz_194_[26]
.sym 113588 $abc$40744$n5322
.sym 113589 $abc$40744$n233
.sym 113591 VexRiscv._zz_194_[4]
.sym 113592 $abc$40744$n5256
.sym 113593 $abc$40744$n233
.sym 113595 VexRiscv._zz_194_[3]
.sym 113596 $abc$40744$n5253
.sym 113597 $abc$40744$n233
.sym 113599 VexRiscv._zz_194_[28]
.sym 113600 $abc$40744$n5328
.sym 113601 $abc$40744$n233
.sym 113603 VexRiscv._zz_199_
.sym 113604 VexRiscv._zz_200_[28]
.sym 113607 basesoc_ctrl_reset_reset_r
.sym 113611 $abc$40744$n5234_1
.sym 113612 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 113613 VexRiscv._zz_153_
.sym 113614 $abc$40744$n4192
.sym 113615 VexRiscv._zz_41_[16]
.sym 113616 VexRiscv._zz_200_[16]
.sym 113617 $abc$40744$n4192
.sym 113619 $abc$40744$n3811
.sym 113620 basesoc_ctrl_storage[15]
.sym 113621 $abc$40744$n6066_1
.sym 113622 $abc$40744$n6067
.sym 113623 basesoc_dat_w[3]
.sym 113627 VexRiscv._zz_287_[1]
.sym 113628 VexRiscv._zz_153_
.sym 113629 VexRiscv._zz_32_[1]
.sym 113631 basesoc_dat_w[4]
.sym 113635 VexRiscv._zz_200_[19]
.sym 113636 VexRiscv._zz_287_[4]
.sym 113637 VexRiscv._zz_44_[1]
.sym 113638 VexRiscv._zz_44_[0]
.sym 113639 VexRiscv._zz_41_[17]
.sym 113640 VexRiscv._zz_200_[17]
.sym 113641 $abc$40744$n4192
.sym 113643 VexRiscv._zz_41_[29]
.sym 113644 VexRiscv._zz_200_[29]
.sym 113645 $abc$40744$n4192
.sym 113647 VexRiscv._zz_200_[29]
.sym 113648 VexRiscv._zz_288_[9]
.sym 113649 VexRiscv._zz_44_[1]
.sym 113650 VexRiscv._zz_44_[0]
.sym 113651 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 113652 $abc$40744$n4239_1
.sym 113655 VexRiscv._zz_200_[25]
.sym 113656 VexRiscv._zz_288_[5]
.sym 113657 VexRiscv._zz_44_[1]
.sym 113658 VexRiscv._zz_44_[0]
.sym 113659 $abc$40744$n4725
.sym 113660 VexRiscv._zz_171_[0]
.sym 113661 VexRiscv._zz_171_[1]
.sym 113662 VexRiscv._zz_152_[29]
.sym 113663 $abc$40744$n4730
.sym 113664 $abc$40744$n4728
.sym 113665 $abc$40744$n4732_1
.sym 113666 $abc$40744$n3727_1
.sym 113667 $abc$40744$n7
.sym 113671 basesoc_dat_w[3]
.sym 113675 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 113676 $abc$40744$n4353_1
.sym 113677 $abc$40744$n3638
.sym 113679 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 113680 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 113681 $abc$40744$n235
.sym 113682 VexRiscv._zz_193_
.sym 113683 basesoc_dat_w[1]
.sym 113687 VexRiscv._zz_41_[28]
.sym 113688 VexRiscv._zz_200_[28]
.sym 113689 $abc$40744$n4192
.sym 113691 VexRiscv._zz_200_[21]
.sym 113692 VexRiscv._zz_288_[1]
.sym 113693 VexRiscv._zz_44_[1]
.sym 113694 VexRiscv._zz_44_[0]
.sym 113695 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 113696 $abc$40744$n4263_1
.sym 113697 VexRiscv.memory_arbitration_isValid
.sym 113698 VexRiscv.execute_to_memory_IS_DIV
.sym 113699 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 113700 $abc$40744$n4352
.sym 113701 VexRiscv.memory_arbitration_isValid
.sym 113702 VexRiscv.execute_to_memory_IS_DIV
.sym 113703 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 113704 $abc$40744$n4857_1
.sym 113705 VexRiscv.memory_arbitration_isValid
.sym 113706 VexRiscv.execute_to_memory_IS_DIV
.sym 113707 VexRiscv._zz_195_[5]
.sym 113708 VexRiscv._zz_194_[4]
.sym 113709 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113710 VexRiscv._zz_330_
.sym 113711 VexRiscv._zz_195_[4]
.sym 113712 VexRiscv._zz_194_[3]
.sym 113713 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113714 VexRiscv._zz_330_
.sym 113715 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 113716 $abc$40744$n4312_1
.sym 113717 VexRiscv.memory_arbitration_isValid
.sym 113718 VexRiscv.execute_to_memory_IS_DIV
.sym 113719 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 113723 VexRiscv._zz_194_[4]
.sym 113724 VexRiscv._zz_323_[0]
.sym 113727 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 113728 $abc$40744$n4858
.sym 113729 $abc$40744$n3638
.sym 113731 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 113736 VexRiscv._zz_330_
.sym 113737 $abc$40744$n6006
.sym 113741 $abc$40744$n6008
.sym 113742 $auto$alumacc.cc:474:replace_alu$4042.C[1]
.sym 113745 $abc$40744$n6010
.sym 113746 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 113749 $abc$40744$n6012
.sym 113750 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 113753 $abc$40744$n6014
.sym 113754 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 113757 $abc$40744$n6016
.sym 113758 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 113761 $abc$40744$n6018
.sym 113762 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 113765 $abc$40744$n6020
.sym 113766 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 113769 $abc$40744$n6022
.sym 113770 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 113773 $abc$40744$n6024
.sym 113774 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 113777 $abc$40744$n6026
.sym 113778 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 113781 $abc$40744$n6028
.sym 113782 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 113785 $abc$40744$n6030
.sym 113786 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 113789 $abc$40744$n6032
.sym 113790 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 113793 $abc$40744$n6034
.sym 113794 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 113797 $abc$40744$n6036
.sym 113798 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 113801 $abc$40744$n6038
.sym 113802 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 113805 $abc$40744$n6040
.sym 113806 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 113809 $abc$40744$n6042
.sym 113810 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 113813 $abc$40744$n6044
.sym 113814 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 113817 $abc$40744$n6046
.sym 113818 $auto$alumacc.cc:474:replace_alu$4042.C[20]
.sym 113821 $abc$40744$n6048
.sym 113822 $auto$alumacc.cc:474:replace_alu$4042.C[21]
.sym 113825 $abc$40744$n6050
.sym 113826 $auto$alumacc.cc:474:replace_alu$4042.C[22]
.sym 113829 $abc$40744$n6052
.sym 113830 $auto$alumacc.cc:474:replace_alu$4042.C[23]
.sym 113833 $abc$40744$n6054
.sym 113834 $auto$alumacc.cc:474:replace_alu$4042.C[24]
.sym 113837 $abc$40744$n6056
.sym 113838 $auto$alumacc.cc:474:replace_alu$4042.C[25]
.sym 113841 $abc$40744$n6058
.sym 113842 $auto$alumacc.cc:474:replace_alu$4042.C[26]
.sym 113845 $abc$40744$n6060
.sym 113846 $auto$alumacc.cc:474:replace_alu$4042.C[27]
.sym 113849 $abc$40744$n6062
.sym 113850 $auto$alumacc.cc:474:replace_alu$4042.C[28]
.sym 113853 $abc$40744$n6064
.sym 113854 $auto$alumacc.cc:474:replace_alu$4042.C[29]
.sym 113857 $abc$40744$n6066
.sym 113858 $auto$alumacc.cc:474:replace_alu$4042.C[30]
.sym 113861 $abc$40744$n6068
.sym 113862 $auto$alumacc.cc:474:replace_alu$4042.C[31]
.sym 113863 VexRiscv._zz_195_[25]
.sym 113864 VexRiscv._zz_194_[24]
.sym 113865 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113866 VexRiscv._zz_330_
.sym 113867 VexRiscv._zz_195_[28]
.sym 113868 VexRiscv._zz_194_[27]
.sym 113869 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113870 VexRiscv._zz_330_
.sym 113871 VexRiscv._zz_195_[31]
.sym 113872 VexRiscv._zz_194_[30]
.sym 113873 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 113874 VexRiscv._zz_330_
.sym 113875 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 113876 $abc$40744$n4538
.sym 113877 VexRiscv.memory_arbitration_isValid
.sym 113878 VexRiscv.execute_to_memory_IS_DIV
.sym 113879 VexRiscv._zz_318_[31]
.sym 113880 VexRiscv._zz_195_[32]
.sym 113881 $abc$40744$n4265_1
.sym 113883 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 113884 $abc$40744$n4771
.sym 113885 $abc$40744$n3638
.sym 113887 basesoc_ctrl_reset_reset_r
.sym 113891 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 113892 $abc$40744$n4770_1
.sym 113893 VexRiscv.memory_arbitration_isValid
.sym 113894 VexRiscv.execute_to_memory_IS_DIV
.sym 113895 $abc$40744$n5326_1
.sym 113896 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 113897 $abc$40744$n5315_1
.sym 113899 VexRiscv.CsrPlugin_mepc[20]
.sym 113900 VexRiscv.lastStagePc[20]
.sym 113901 $abc$40744$n2644
.sym 113903 VexRiscv.reset
.sym 113907 $abc$40744$n5356
.sym 113908 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 113909 $abc$40744$n5315_1
.sym 113911 $abc$40744$n5372
.sym 113912 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 113913 $abc$40744$n5315_1
.sym 113915 VexRiscv.CsrPlugin_mepc[5]
.sym 113916 VexRiscv.lastStagePc[5]
.sym 113917 $abc$40744$n2644
.sym 113919 $abc$40744$n3999
.sym 113920 VexRiscv._zz_201_[5]
.sym 113921 $abc$40744$n4228
.sym 113922 VexRiscv.CsrPlugin_mepc[5]
.sym 113923 VexRiscv.CsrPlugin_mepc[28]
.sym 113924 VexRiscv.lastStagePc[28]
.sym 113925 $abc$40744$n2644
.sym 113943 $abc$40744$n4843
.sym 113951 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 113959 basesoc_timer0_reload_storage[14]
.sym 113960 $abc$40744$n3907
.sym 113961 $abc$40744$n5986_1
.sym 113962 $abc$40744$n5987
.sym 113963 basesoc_timer0_load_storage[5]
.sym 113964 $abc$40744$n6146
.sym 113965 basesoc_timer0_en_storage
.sym 113967 $abc$40744$n5923_1
.sym 113968 basesoc_timer0_value_status[22]
.sym 113969 $abc$40744$n3896_1
.sym 113970 basesoc_timer0_load_storage[6]
.sym 113971 basesoc_timer0_reload_storage[6]
.sym 113972 $abc$40744$n6723
.sym 113973 basesoc_timer0_eventmanager_status_w
.sym 113975 $abc$40744$n5932_1
.sym 113976 basesoc_timer0_value_status[30]
.sym 113977 $abc$40744$n3904_1
.sym 113978 basesoc_timer0_reload_storage[6]
.sym 113979 basesoc_timer0_reload_storage[9]
.sym 113980 $abc$40744$n6732
.sym 113981 basesoc_timer0_eventmanager_status_w
.sym 113983 basesoc_timer0_load_storage[6]
.sym 113984 $abc$40744$n6148
.sym 113985 basesoc_timer0_en_storage
.sym 113987 basesoc_timer0_load_storage[9]
.sym 113988 $abc$40744$n6154
.sym 113989 basesoc_timer0_en_storage
.sym 113991 $abc$40744$n3900_1
.sym 113992 $abc$40744$n3894_1
.sym 113993 sys_rst
.sym 113995 basesoc_timer0_reload_storage[2]
.sym 113996 $abc$40744$n3904_1
.sym 113997 $abc$40744$n3900_1
.sym 113998 basesoc_timer0_load_storage[18]
.sym 113999 spiflash_bus_dat_r[12]
.sym 114000 slave_sel_r[1]
.sym 114001 $abc$40744$n6487_1
.sym 114003 basesoc_timer0_load_storage[26]
.sym 114004 $abc$40744$n3902_1
.sym 114005 $abc$40744$n5947
.sym 114006 $abc$40744$n5944_1
.sym 114007 basesoc_timer0_load_storage[9]
.sym 114008 $abc$40744$n3898_1
.sym 114009 $abc$40744$n3902_1
.sym 114010 basesoc_timer0_load_storage[25]
.sym 114011 $abc$40744$n6458
.sym 114012 $abc$40744$n6459_1
.sym 114015 $abc$40744$n5925_1
.sym 114016 basesoc_timer0_value_status[6]
.sym 114017 $abc$40744$n3900_1
.sym 114018 basesoc_timer0_load_storage[22]
.sym 114019 $abc$40744$n5925_1
.sym 114020 basesoc_timer0_value_status[7]
.sym 114021 $abc$40744$n3902_1
.sym 114022 basesoc_timer0_load_storage[31]
.sym 114023 basesoc_timer0_value[11]
.sym 114027 $abc$40744$n3896_1
.sym 114028 basesoc_timer0_load_storage[5]
.sym 114029 basesoc_timer0_reload_storage[29]
.sym 114030 $abc$40744$n3913
.sym 114031 $abc$40744$n5920_1
.sym 114032 basesoc_timer0_value_status[11]
.sym 114033 $abc$40744$n3907
.sym 114034 basesoc_timer0_reload_storage[11]
.sym 114035 $abc$40744$n6792_1
.sym 114036 $abc$40744$n6829_1
.sym 114037 basesoc_adr[4]
.sym 114038 $abc$40744$n6794_1
.sym 114039 basesoc_timer0_load_storage[21]
.sym 114040 $abc$40744$n3817
.sym 114041 basesoc_timer0_load_storage[13]
.sym 114042 $abc$40744$n3814
.sym 114043 $abc$40744$n6453_1
.sym 114044 $abc$40744$n6080_1
.sym 114047 basesoc_timer0_reload_storage[11]
.sym 114048 $abc$40744$n6738
.sym 114049 basesoc_timer0_eventmanager_status_w
.sym 114051 basesoc_adr[4]
.sym 114052 $abc$40744$n3911
.sym 114055 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 114059 $abc$40744$n3702_1
.sym 114060 $abc$40744$n6654_1
.sym 114061 $abc$40744$n6805_1
.sym 114062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 114063 $abc$40744$n3703_1
.sym 114064 $abc$40744$n3702_1
.sym 114065 $abc$40744$n3688
.sym 114066 $abc$40744$n6650
.sym 114067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 114068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 114069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 114070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 114071 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 114075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 114076 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 114078 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 114079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 114080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 114081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114082 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 114083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 114084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 114085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 114086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 114087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 114088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 114089 $abc$40744$n3698
.sym 114090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 114091 basesoc_counter[1]
.sym 114092 basesoc_counter[0]
.sym 114093 $abc$40744$n6080_1
.sym 114095 basesoc_timer0_load_storage[26]
.sym 114096 $abc$40744$n6188
.sym 114097 basesoc_timer0_en_storage
.sym 114099 $abc$40744$n3690
.sym 114100 $abc$40744$n6807_1
.sym 114101 $abc$40744$n6806_1
.sym 114103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 114104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 114105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 114106 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 114107 $abc$40744$n3688
.sym 114108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 114109 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 114111 $abc$40744$n126
.sym 114115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 114116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 114120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 114121 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 114122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 114123 $abc$40744$n3695
.sym 114124 $abc$40744$n3696
.sym 114127 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 114128 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 114129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 114131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 114132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 114133 $abc$40744$n3632_1
.sym 114135 $abc$40744$n6658_1
.sym 114136 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 114137 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 114138 $abc$40744$n3719_1
.sym 114139 $abc$40744$n13
.sym 114143 $abc$40744$n3
.sym 114147 $abc$40744$n5
.sym 114151 basesoc_we
.sym 114152 $abc$40744$n3840_1
.sym 114153 $abc$40744$n3818
.sym 114154 sys_rst
.sym 114155 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 114156 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 114157 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 114159 basesoc_uart_phy_storage[5]
.sym 114160 $abc$40744$n138
.sym 114161 basesoc_adr[1]
.sym 114162 basesoc_adr[0]
.sym 114163 basesoc_adr[4]
.sym 114164 $abc$40744$n3809
.sym 114167 $abc$40744$n3714_1
.sym 114168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 114169 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 114175 basesoc_uart_phy_tx_busy
.sym 114176 basesoc_uart_phy_uart_clk_txen
.sym 114177 $abc$40744$n3847_1
.sym 114179 $abc$40744$n3850_1
.sym 114180 basesoc_uart_phy_tx_bitcount[0]
.sym 114181 basesoc_uart_phy_tx_busy
.sym 114182 basesoc_uart_phy_uart_clk_txen
.sym 114183 VexRiscv._zz_194_[9]
.sym 114184 $abc$40744$n5271
.sym 114185 $abc$40744$n233
.sym 114187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114188 VexRiscv._zz_136_[6]
.sym 114189 VexRiscv._zz_136_[5]
.sym 114191 basesoc_adr[3]
.sym 114192 basesoc_adr[2]
.sym 114193 $abc$40744$n3818
.sym 114195 $abc$40744$n136
.sym 114199 basesoc_we
.sym 114200 $abc$40744$n3840_1
.sym 114201 $abc$40744$n3812
.sym 114202 sys_rst
.sym 114203 VexRiscv._zz_194_[2]
.sym 114204 $abc$40744$n5250
.sym 114205 $abc$40744$n233
.sym 114207 $abc$40744$n138
.sym 114211 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 114212 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 114213 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 114215 VexRiscv._zz_136_[5]
.sym 114216 VexRiscv._zz_136_[6]
.sym 114219 $abc$40744$n3675
.sym 114220 $abc$40744$n3722_1
.sym 114221 $abc$40744$n3719_1
.sym 114223 basesoc_uart_phy_storage[31]
.sym 114224 basesoc_uart_phy_storage[15]
.sym 114225 basesoc_adr[0]
.sym 114226 basesoc_adr[1]
.sym 114227 basesoc_uart_phy_rx_busy
.sym 114228 $abc$40744$n6924
.sym 114231 basesoc_uart_phy_tx_busy
.sym 114232 $abc$40744$n6904
.sym 114235 spram_bus_ack
.sym 114236 $abc$40744$n6453_1
.sym 114239 basesoc_uart_phy_tx_busy
.sym 114240 $abc$40744$n7005
.sym 114243 $abc$40744$n5897_1
.sym 114244 $abc$40744$n5896_1
.sym 114245 $abc$40744$n3840_1
.sym 114247 basesoc_uart_phy_tx_busy
.sym 114248 $abc$40744$n7003
.sym 114251 basesoc_uart_phy_tx_busy
.sym 114252 $abc$40744$n7031
.sym 114255 basesoc_uart_phy_rx_busy
.sym 114256 $abc$40744$n6932
.sym 114259 basesoc_uart_phy_rx_busy
.sym 114260 $abc$40744$n6910
.sym 114263 basesoc_uart_phy_rx_busy
.sym 114264 $abc$40744$n6908
.sym 114267 basesoc_uart_phy_rx_busy
.sym 114268 $abc$40744$n6920
.sym 114271 basesoc_uart_phy_rx_busy
.sym 114272 $abc$40744$n6928
.sym 114275 basesoc_uart_phy_rx_busy
.sym 114276 $abc$40744$n6922
.sym 114280 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 114281 basesoc_uart_phy_storage[0]
.sym 114284 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 114285 basesoc_uart_phy_storage[1]
.sym 114286 $auto$alumacc.cc:474:replace_alu$4084.C[1]
.sym 114288 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 114289 basesoc_uart_phy_storage[2]
.sym 114290 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 114292 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 114293 basesoc_uart_phy_storage[3]
.sym 114294 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 114296 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 114297 basesoc_uart_phy_storage[4]
.sym 114298 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 114300 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 114301 basesoc_uart_phy_storage[5]
.sym 114302 $auto$alumacc.cc:474:replace_alu$4084.C[5]
.sym 114304 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 114305 basesoc_uart_phy_storage[6]
.sym 114306 $auto$alumacc.cc:474:replace_alu$4084.C[6]
.sym 114308 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 114309 basesoc_uart_phy_storage[7]
.sym 114310 $auto$alumacc.cc:474:replace_alu$4084.C[7]
.sym 114312 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 114313 basesoc_uart_phy_storage[8]
.sym 114314 $auto$alumacc.cc:474:replace_alu$4084.C[8]
.sym 114316 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 114317 basesoc_uart_phy_storage[9]
.sym 114318 $auto$alumacc.cc:474:replace_alu$4084.C[9]
.sym 114320 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 114321 basesoc_uart_phy_storage[10]
.sym 114322 $auto$alumacc.cc:474:replace_alu$4084.C[10]
.sym 114324 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 114325 basesoc_uart_phy_storage[11]
.sym 114326 $auto$alumacc.cc:474:replace_alu$4084.C[11]
.sym 114328 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 114329 basesoc_uart_phy_storage[12]
.sym 114330 $auto$alumacc.cc:474:replace_alu$4084.C[12]
.sym 114332 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 114333 basesoc_uart_phy_storage[13]
.sym 114334 $auto$alumacc.cc:474:replace_alu$4084.C[13]
.sym 114336 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 114337 basesoc_uart_phy_storage[14]
.sym 114338 $auto$alumacc.cc:474:replace_alu$4084.C[14]
.sym 114340 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 114341 basesoc_uart_phy_storage[15]
.sym 114342 $auto$alumacc.cc:474:replace_alu$4084.C[15]
.sym 114344 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 114345 basesoc_uart_phy_storage[16]
.sym 114346 $auto$alumacc.cc:474:replace_alu$4084.C[16]
.sym 114348 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 114349 basesoc_uart_phy_storage[17]
.sym 114350 $auto$alumacc.cc:474:replace_alu$4084.C[17]
.sym 114352 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 114353 basesoc_uart_phy_storage[18]
.sym 114354 $auto$alumacc.cc:474:replace_alu$4084.C[18]
.sym 114356 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 114357 basesoc_uart_phy_storage[19]
.sym 114358 $auto$alumacc.cc:474:replace_alu$4084.C[19]
.sym 114360 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 114361 basesoc_uart_phy_storage[20]
.sym 114362 $auto$alumacc.cc:474:replace_alu$4084.C[20]
.sym 114364 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 114365 basesoc_uart_phy_storage[21]
.sym 114366 $auto$alumacc.cc:474:replace_alu$4084.C[21]
.sym 114368 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 114369 basesoc_uart_phy_storage[22]
.sym 114370 $auto$alumacc.cc:474:replace_alu$4084.C[22]
.sym 114372 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 114373 basesoc_uart_phy_storage[23]
.sym 114374 $auto$alumacc.cc:474:replace_alu$4084.C[23]
.sym 114376 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 114377 basesoc_uart_phy_storage[24]
.sym 114378 $auto$alumacc.cc:474:replace_alu$4084.C[24]
.sym 114380 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 114381 basesoc_uart_phy_storage[25]
.sym 114382 $auto$alumacc.cc:474:replace_alu$4084.C[25]
.sym 114384 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 114385 basesoc_uart_phy_storage[26]
.sym 114386 $auto$alumacc.cc:474:replace_alu$4084.C[26]
.sym 114388 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 114389 basesoc_uart_phy_storage[27]
.sym 114390 $auto$alumacc.cc:474:replace_alu$4084.C[27]
.sym 114392 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 114393 basesoc_uart_phy_storage[28]
.sym 114394 $auto$alumacc.cc:474:replace_alu$4084.C[28]
.sym 114396 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 114397 basesoc_uart_phy_storage[29]
.sym 114398 $auto$alumacc.cc:474:replace_alu$4084.C[29]
.sym 114400 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 114401 basesoc_uart_phy_storage[30]
.sym 114402 $auto$alumacc.cc:474:replace_alu$4084.C[30]
.sym 114404 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 114405 basesoc_uart_phy_storage[31]
.sym 114406 $auto$alumacc.cc:474:replace_alu$4084.C[31]
.sym 114410 $auto$alumacc.cc:474:replace_alu$4084.C[32]
.sym 114411 VexRiscv._zz_199_
.sym 114412 VexRiscv._zz_200_[2]
.sym 114415 VexRiscv.decode_to_execute_IS_DIV
.sym 114416 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 114417 VexRiscv._zz_200_[31]
.sym 114418 $abc$40744$n4059
.sym 114419 VexRiscv.decode_to_execute_IS_DIV
.sym 114420 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 114421 VexRiscv._zz_200_[31]
.sym 114422 $abc$40744$n4059
.sym 114423 VexRiscv._zz_198_
.sym 114424 VexRiscv.decode_to_execute_IS_MUL
.sym 114427 $abc$40744$n4853
.sym 114428 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 114431 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114435 VexRiscv._zz_35_[0]
.sym 114439 VexRiscv._zz_41_[0]
.sym 114440 VexRiscv._zz_200_[0]
.sym 114441 $abc$40744$n4192
.sym 114443 VexRiscv._zz_199_
.sym 114444 VexRiscv._zz_200_[11]
.sym 114447 VexRiscv._zz_199_
.sym 114448 VexRiscv._zz_200_[13]
.sym 114451 VexRiscv._zz_79_[6]
.sym 114455 VexRiscv._zz_79_[0]
.sym 114459 $abc$40744$n4406_1
.sym 114460 $abc$40744$n4408_1
.sym 114461 $abc$40744$n4403_1
.sym 114462 $abc$40744$n3749
.sym 114463 VexRiscv._zz_199_
.sym 114464 VexRiscv._zz_200_[3]
.sym 114467 $abc$40744$n3676
.sym 114468 $abc$40744$n235
.sym 114471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 114472 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 114473 VexRiscv._zz_191_
.sym 114474 $abc$40744$n235
.sym 114475 $abc$40744$n3817
.sym 114476 basesoc_ctrl_storage[26]
.sym 114477 $abc$40744$n112
.sym 114478 $abc$40744$n3814
.sym 114479 basesoc_dat_w[6]
.sym 114483 VexRiscv._zz_41_[11]
.sym 114484 VexRiscv._zz_200_[11]
.sym 114485 $abc$40744$n4192
.sym 114487 $abc$40744$n3817
.sym 114488 basesoc_ctrl_storage[30]
.sym 114489 $abc$40744$n3814
.sym 114490 basesoc_ctrl_storage[22]
.sym 114491 VexRiscv._zz_41_[13]
.sym 114492 VexRiscv._zz_200_[13]
.sym 114493 $abc$40744$n4192
.sym 114495 VexRiscv._zz_41_[1]
.sym 114496 VexRiscv._zz_200_[1]
.sym 114497 $abc$40744$n4192
.sym 114499 basesoc_dat_w[2]
.sym 114503 VexRiscv._zz_36_[12]
.sym 114507 VexRiscv.decode_to_execute_IS_MUL
.sym 114511 VexRiscv._zz_41_[4]
.sym 114512 VexRiscv._zz_200_[4]
.sym 114513 $abc$40744$n4192
.sym 114515 VexRiscv._zz_41_[3]
.sym 114516 VexRiscv._zz_200_[3]
.sym 114517 $abc$40744$n4192
.sym 114519 VexRiscv._zz_41_[2]
.sym 114520 VexRiscv._zz_200_[2]
.sym 114521 $abc$40744$n4192
.sym 114523 VexRiscv._zz_41_[19]
.sym 114527 VexRiscv._zz_41_[7]
.sym 114528 VexRiscv._zz_200_[7]
.sym 114529 $abc$40744$n4192
.sym 114531 VexRiscv._zz_199_
.sym 114532 VexRiscv._zz_200_[31]
.sym 114535 VexRiscv._zz_200_[3]
.sym 114536 VexRiscv._zz_287_[3]
.sym 114537 VexRiscv._zz_44_[1]
.sym 114538 VexRiscv._zz_44_[0]
.sym 114539 VexRiscv._zz_200_[18]
.sym 114540 VexRiscv._zz_287_[3]
.sym 114541 VexRiscv._zz_44_[1]
.sym 114542 VexRiscv._zz_44_[0]
.sym 114543 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 114544 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 114545 $abc$40744$n235
.sym 114546 VexRiscv._zz_193_
.sym 114547 VexRiscv.execute_arbitration_isStuckByOthers
.sym 114551 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 114552 $abc$40744$n4288_1
.sym 114553 VexRiscv.memory_arbitration_isValid
.sym 114554 VexRiscv.execute_to_memory_IS_DIV
.sym 114555 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 114556 $abc$40744$n4289
.sym 114557 $abc$40744$n3638
.sym 114559 VexRiscv._zz_288_[4]
.sym 114560 VexRiscv._zz_288_[5]
.sym 114561 VexRiscv._zz_288_[6]
.sym 114563 VexRiscv.memory_arbitration_isValid
.sym 114564 VexRiscv.execute_to_memory_IS_MUL
.sym 114567 VexRiscv.decode_to_execute_RS2[29]
.sym 114568 VexRiscv._zz_153_
.sym 114569 VexRiscv._zz_42_[0]
.sym 114570 VexRiscv._zz_42_[1]
.sym 114571 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 114575 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 114579 VexRiscv._zz_41_[31]
.sym 114580 VexRiscv._zz_200_[31]
.sym 114581 $abc$40744$n4192
.sym 114583 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 114587 $abc$40744$n4069
.sym 114588 VexRiscv._zz_152_[19]
.sym 114591 VexRiscv._zz_41_[18]
.sym 114592 $abc$40744$n3729_1
.sym 114593 $abc$40744$n4142_1
.sym 114595 VexRiscv.decode_to_execute_RS2[18]
.sym 114596 VexRiscv._zz_153_
.sym 114597 VexRiscv._zz_42_[0]
.sym 114598 VexRiscv._zz_42_[1]
.sym 114599 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 114600 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 114601 $abc$40744$n235
.sym 114602 VexRiscv._zz_193_
.sym 114603 VexRiscv.decode_to_execute_RS2[19]
.sym 114604 VexRiscv._zz_153_
.sym 114605 VexRiscv._zz_42_[0]
.sym 114606 VexRiscv._zz_42_[1]
.sym 114607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 114608 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 114609 VexRiscv._zz_191_
.sym 114610 $abc$40744$n235
.sym 114611 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 114612 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 114613 $abc$40744$n235
.sym 114614 VexRiscv._zz_193_
.sym 114615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114616 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 114617 VexRiscv._zz_191_
.sym 114618 $abc$40744$n235
.sym 114619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 114623 VexRiscv._zz_290_[29]
.sym 114624 VexRiscv._zz_152_[29]
.sym 114625 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114627 VexRiscv._zz_41_[19]
.sym 114628 $abc$40744$n3729_1
.sym 114629 $abc$40744$n4070
.sym 114631 VexRiscv.decode_to_execute_RS2[21]
.sym 114632 VexRiscv._zz_153_
.sym 114633 VexRiscv._zz_42_[0]
.sym 114634 VexRiscv._zz_42_[1]
.sym 114635 $abc$40744$n5415_1
.sym 114636 $abc$40744$n5416
.sym 114639 $abc$40744$n5400_1
.sym 114640 $abc$40744$n5401
.sym 114643 $abc$40744$n5472_1
.sym 114644 $abc$40744$n5473
.sym 114647 $abc$40744$n5466_1
.sym 114648 $abc$40744$n5467
.sym 114651 VexRiscv._zz_201_[29]
.sym 114652 $abc$40744$n4377_1
.sym 114653 $abc$40744$n4726
.sym 114655 VexRiscv._zz_41_[21]
.sym 114656 $abc$40744$n3729_1
.sym 114657 $abc$40744$n4156
.sym 114659 $abc$40744$n5394_1
.sym 114660 $abc$40744$n5395
.sym 114663 basesoc_dat_w[2]
.sym 114667 $abc$40744$n4518
.sym 114668 VexRiscv._zz_79_[18]
.sym 114669 $abc$40744$n4266_1
.sym 114670 $abc$40744$n6672
.sym 114671 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 114672 $abc$40744$n4313
.sym 114673 $abc$40744$n3638
.sym 114675 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 114676 $abc$40744$n4848_1
.sym 114677 VexRiscv.memory_arbitration_isValid
.sym 114678 VexRiscv.execute_to_memory_IS_DIV
.sym 114679 VexRiscv._zz_194_[3]
.sym 114680 VexRiscv._zz_323_[0]
.sym 114683 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 114684 $abc$40744$n4264_1
.sym 114685 $abc$40744$n3638
.sym 114687 $abc$40744$n4945
.sym 114688 VexRiscv._zz_79_[18]
.sym 114689 $abc$40744$n6712
.sym 114691 basesoc_dat_w[6]
.sym 114695 VexRiscv._zz_318_[6]
.sym 114696 VexRiscv._zz_195_[7]
.sym 114697 $abc$40744$n4265_1
.sym 114699 VexRiscv._zz_36_[18]
.sym 114700 $abc$40744$n4514
.sym 114701 $abc$40744$n4267_1
.sym 114703 VexRiscv._zz_35_[18]
.sym 114704 $abc$40744$n4944_1
.sym 114705 $abc$40744$n4872
.sym 114707 $abc$40744$n4266_1
.sym 114708 VexRiscv._zz_35_[18]
.sym 114709 $abc$40744$n4515
.sym 114711 $abc$40744$n4943
.sym 114712 VexRiscv._zz_36_[18]
.sym 114713 $abc$40744$n4873_1
.sym 114715 VexRiscv._zz_195_[3]
.sym 114716 VexRiscv._zz_194_[2]
.sym 114717 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114718 VexRiscv._zz_330_
.sym 114719 VexRiscv._zz_318_[4]
.sym 114720 VexRiscv._zz_195_[5]
.sym 114721 $abc$40744$n4265_1
.sym 114723 VexRiscv._zz_318_[7]
.sym 114724 VexRiscv._zz_195_[8]
.sym 114725 $abc$40744$n4265_1
.sym 114727 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 114731 VexRiscv._zz_318_[9]
.sym 114732 VexRiscv._zz_195_[10]
.sym 114733 $abc$40744$n4265_1
.sym 114735 VexRiscv._zz_194_[8]
.sym 114736 VexRiscv._zz_323_[0]
.sym 114739 VexRiscv._zz_194_[15]
.sym 114740 VexRiscv._zz_323_[0]
.sym 114743 VexRiscv._zz_195_[10]
.sym 114744 VexRiscv._zz_194_[9]
.sym 114745 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114746 VexRiscv._zz_330_
.sym 114747 VexRiscv._zz_195_[11]
.sym 114748 VexRiscv._zz_194_[10]
.sym 114749 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114750 VexRiscv._zz_330_
.sym 114751 VexRiscv._zz_194_[14]
.sym 114752 VexRiscv._zz_323_[0]
.sym 114755 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 114756 $abc$40744$n4473_1
.sym 114757 VexRiscv.memory_arbitration_isValid
.sym 114758 VexRiscv.execute_to_memory_IS_DIV
.sym 114759 VexRiscv._zz_195_[17]
.sym 114760 VexRiscv._zz_194_[16]
.sym 114761 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114762 VexRiscv._zz_330_
.sym 114763 VexRiscv._zz_195_[21]
.sym 114764 VexRiscv._zz_194_[20]
.sym 114765 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114766 VexRiscv._zz_330_
.sym 114767 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 114768 $abc$40744$n4474_1
.sym 114769 $abc$40744$n3638
.sym 114771 $abc$40744$n5457
.sym 114772 $abc$40744$n5458
.sym 114775 $abc$40744$n5433_1
.sym 114776 $abc$40744$n5434
.sym 114779 VexRiscv._zz_195_[18]
.sym 114780 VexRiscv._zz_194_[17]
.sym 114781 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114782 VexRiscv._zz_330_
.sym 114783 VexRiscv._zz_195_[23]
.sym 114784 VexRiscv._zz_194_[22]
.sym 114785 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114786 VexRiscv._zz_330_
.sym 114787 VexRiscv._zz_194_[22]
.sym 114788 VexRiscv._zz_323_[0]
.sym 114791 VexRiscv._zz_194_[28]
.sym 114792 VexRiscv._zz_323_[0]
.sym 114795 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 114796 $abc$40744$n4611_1
.sym 114797 $abc$40744$n3638
.sym 114799 VexRiscv._zz_255_[1]
.sym 114800 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 114803 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 114807 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 114808 $abc$40744$n4610_1
.sym 114809 VexRiscv.memory_arbitration_isValid
.sym 114810 VexRiscv.execute_to_memory_IS_DIV
.sym 114811 VexRiscv._zz_195_[29]
.sym 114812 VexRiscv._zz_194_[28]
.sym 114813 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 114814 VexRiscv._zz_330_
.sym 114815 VexRiscv._zz_194_[29]
.sym 114816 VexRiscv._zz_323_[0]
.sym 114819 VexRiscv._zz_318_[23]
.sym 114820 VexRiscv._zz_195_[24]
.sym 114821 $abc$40744$n4265_1
.sym 114823 $abc$40744$n4226
.sym 114824 VexRiscv._zz_171_[0]
.sym 114825 VexRiscv._zz_171_[1]
.sym 114826 VexRiscv._zz_152_[5]
.sym 114827 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 114831 VexRiscv._zz_318_[26]
.sym 114832 VexRiscv._zz_195_[27]
.sym 114833 $abc$40744$n4265_1
.sym 114835 VexRiscv.CsrPlugin_mtval[5]
.sym 114836 $abc$40744$n4230_1
.sym 114837 $abc$40744$n4227_1
.sym 114839 VexRiscv._zz_194_[30]
.sym 114840 VexRiscv._zz_323_[0]
.sym 114843 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 114847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 114848 $abc$40744$n4669
.sym 114849 $abc$40744$n3638
.sym 114851 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 114852 $abc$40744$n4668_1
.sym 114853 VexRiscv.memory_arbitration_isValid
.sym 114854 VexRiscv.execute_to_memory_IS_DIV
.sym 114855 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 114859 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 114863 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 114867 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 114871 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 114875 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 114879 $abc$40744$n4707_1
.sym 114880 VexRiscv._zz_171_[0]
.sym 114881 VexRiscv._zz_171_[1]
.sym 114882 VexRiscv._zz_152_[28]
.sym 114883 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 114887 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 114899 $abc$40744$n3999
.sym 114900 VexRiscv._zz_201_[20]
.sym 114901 $abc$40744$n4228
.sym 114902 VexRiscv.CsrPlugin_mepc[20]
.sym 114907 VexRiscv.CsrPlugin_mtval[28]
.sym 114908 $abc$40744$n4230_1
.sym 114909 $abc$40744$n4708
.sym 114911 $abc$40744$n3999
.sym 114912 VexRiscv._zz_201_[28]
.sym 114913 $abc$40744$n4228
.sym 114914 VexRiscv.CsrPlugin_mepc[28]
.sym 114915 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 114927 basesoc_dat_w[6]
.sym 114943 basesoc_timer0_reload_storage[9]
.sym 114944 $abc$40744$n3907
.sym 114945 $abc$40744$n3896_1
.sym 114946 basesoc_timer0_load_storage[1]
.sym 114951 basesoc_timer0_reload_storage[3]
.sym 114952 $abc$40744$n6714
.sym 114953 basesoc_timer0_eventmanager_status_w
.sym 114955 basesoc_ctrl_reset_reset_r
.sym 114959 basesoc_dat_w[7]
.sym 114963 basesoc_dat_w[5]
.sym 114971 basesoc_timer0_reload_storage[3]
.sym 114972 $abc$40744$n3904_1
.sym 114973 $abc$40744$n3896_1
.sym 114974 basesoc_timer0_load_storage[3]
.sym 114975 $abc$40744$n3896_1
.sym 114976 basesoc_timer0_load_storage[7]
.sym 114979 basesoc_timer0_load_storage[15]
.sym 114980 $abc$40744$n3898_1
.sym 114981 $abc$40744$n5994_1
.sym 114982 $abc$40744$n5993
.sym 114983 basesoc_adr[4]
.sym 114984 $abc$40744$n3905
.sym 114987 basesoc_adr[4]
.sym 114988 $abc$40744$n3814
.sym 114991 basesoc_adr[4]
.sym 114992 $abc$40744$n3818
.sym 114993 basesoc_adr[3]
.sym 114994 basesoc_adr[2]
.sym 114995 $abc$40744$n3792
.sym 114996 basesoc_timer0_load_storage[29]
.sym 114997 basesoc_timer0_reload_storage[13]
.sym 114998 $abc$40744$n3908_1
.sym 114999 sys_rst
.sym 115000 basesoc_ctrl_reset_reset_r
.sym 115003 basesoc_adr[4]
.sym 115004 $abc$40744$n3817
.sym 115007 $abc$40744$n5925_1
.sym 115008 basesoc_timer0_value_status[3]
.sym 115011 $abc$40744$n13
.sym 115015 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 115019 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 115023 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 115027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 115031 $abc$40744$n3689
.sym 115032 $abc$40744$n6804_1
.sym 115033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 115034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 115039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115040 $abc$40744$n3685
.sym 115041 VexRiscv._zz_136_[15]
.sym 115042 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 115043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115044 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 115045 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 115047 $abc$40744$n3714_1
.sym 115048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 115049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 115051 $abc$40744$n3713_1
.sym 115052 $abc$40744$n3714_1
.sym 115053 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 115054 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 115059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 115063 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 115067 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 115071 $abc$40744$n3712_1
.sym 115072 $abc$40744$n3715_1
.sym 115073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 115074 $abc$40744$n6657_1
.sym 115075 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 115079 slave_sel_r[1]
.sym 115080 spiflash_bus_dat_r[27]
.sym 115081 $abc$40744$n6517
.sym 115083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 115087 basesoc_uart_phy_storage[29]
.sym 115088 $abc$40744$n130
.sym 115089 basesoc_adr[0]
.sym 115090 basesoc_adr[1]
.sym 115091 basesoc_vexriscv_dbus_we
.sym 115092 grant
.sym 115095 basesoc_uart_phy_storage[0]
.sym 115096 $abc$40744$n136
.sym 115097 basesoc_adr[1]
.sym 115098 basesoc_adr[0]
.sym 115099 $abc$40744$n6455_1
.sym 115100 $abc$40744$n6456
.sym 115103 $abc$40744$n229
.sym 115104 $abc$40744$n3691
.sym 115105 $abc$40744$n3694
.sym 115106 $abc$40744$n3697
.sym 115107 slave_sel_r[1]
.sym 115108 spiflash_bus_dat_r[26]
.sym 115109 $abc$40744$n6515_1
.sym 115111 basesoc_adr[4]
.sym 115112 $abc$40744$n3894_1
.sym 115113 $abc$40744$n3792
.sym 115114 sys_rst
.sym 115115 basesoc_uart_phy_uart_clk_txen
.sym 115116 basesoc_uart_phy_tx_bitcount[0]
.sym 115117 basesoc_uart_phy_tx_busy
.sym 115118 $abc$40744$n3847_1
.sym 115119 VexRiscv._zz_195_[5]
.sym 115120 VexRiscv._zz_195_[6]
.sym 115121 VexRiscv._zz_313_
.sym 115123 $abc$40744$n4377
.sym 115124 $abc$40744$n4723
.sym 115125 $abc$40744$n4379
.sym 115126 csrbankarray_sel_r
.sym 115127 $abc$40744$n4723
.sym 115128 $abc$40744$n4379
.sym 115129 $abc$40744$n4377
.sym 115130 csrbankarray_sel_r
.sym 115131 $abc$40744$n4377
.sym 115132 $abc$40744$n4379
.sym 115133 $abc$40744$n4723
.sym 115134 csrbankarray_sel_r
.sym 115135 $abc$40744$n6432_1
.sym 115136 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 115137 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 115138 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 115139 basesoc_ctrl_reset_reset_r
.sym 115143 basesoc_we
.sym 115144 $abc$40744$n3792
.sym 115145 $abc$40744$n3795
.sym 115146 sys_rst
.sym 115147 $abc$40744$n3713_1
.sym 115148 $abc$40744$n3761
.sym 115149 $abc$40744$n3752
.sym 115151 $abc$40744$n3713_1
.sym 115152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115155 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 115156 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 115157 VexRiscv.memory_arbitration_isValid
.sym 115159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 115160 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 115161 VexRiscv._zz_191_
.sym 115162 $abc$40744$n235
.sym 115163 $abc$40744$n3610_1
.sym 115164 slave_sel[1]
.sym 115165 spiflash_i
.sym 115167 $abc$40744$n6564
.sym 115168 $abc$40744$n3598_1
.sym 115171 $abc$40744$n6566
.sym 115172 $abc$40744$n3598_1
.sym 115175 $abc$40744$n3610_1
.sym 115176 $abc$40744$n3600
.sym 115179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115180 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115181 $abc$40744$n3763
.sym 115182 VexRiscv._zz_136_[25]
.sym 115183 VexRiscv.CsrPlugin_interrupt_valid
.sym 115184 $abc$40744$n3762
.sym 115185 $abc$40744$n3751
.sym 115186 $abc$40744$n3719_1
.sym 115187 spram_bus_ack
.sym 115188 basesoc_bus_wishbone_ack
.sym 115189 spiflash_bus_ack
.sym 115191 basesoc_counter[0]
.sym 115192 basesoc_counter[1]
.sym 115195 basesoc_vexriscv_dbus_cyc
.sym 115196 $abc$40744$n3611_1
.sym 115197 grant
.sym 115199 basesoc_vexriscv_dbus_cyc
.sym 115200 grant
.sym 115203 $abc$40744$n231
.sym 115204 $abc$40744$n3609_1
.sym 115207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 115208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 115209 $abc$40744$n3774
.sym 115211 basesoc_uart_phy_storage[23]
.sym 115212 basesoc_uart_phy_storage[7]
.sym 115213 basesoc_adr[1]
.sym 115214 basesoc_adr[0]
.sym 115215 $abc$40744$n6678_1
.sym 115216 $abc$40744$n4286
.sym 115217 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 115218 $abc$40744$n4261_1
.sym 115219 $abc$40744$n6025
.sym 115220 $abc$40744$n3795
.sym 115223 $abc$40744$n3634_1
.sym 115224 VexRiscv._zz_321_
.sym 115227 $abc$40744$n3611_1
.sym 115228 basesoc_vexriscv_dbus_cyc
.sym 115229 grant
.sym 115231 $abc$40744$n3750
.sym 115232 $abc$40744$n2586
.sym 115233 $abc$40744$n3770
.sym 115235 $abc$40744$n6060_1
.sym 115236 $abc$40744$n6056_1
.sym 115237 $abc$40744$n3795
.sym 115239 basesoc_uart_phy_rx_busy
.sym 115240 $abc$40744$n6930
.sym 115243 basesoc_uart_phy_rx_busy
.sym 115244 $abc$40744$n6926
.sym 115247 basesoc_uart_phy_rx_busy
.sym 115248 $abc$40744$n6934
.sym 115251 basesoc_uart_phy_rx_busy
.sym 115252 $abc$40744$n6914
.sym 115255 basesoc_uart_phy_rx_busy
.sym 115256 $abc$40744$n6916
.sym 115259 basesoc_uart_phy_rx_busy
.sym 115260 $abc$40744$n6918
.sym 115263 basesoc_uart_phy_tx_busy
.sym 115264 $abc$40744$n7027
.sym 115267 basesoc_uart_phy_rx_busy
.sym 115268 $abc$40744$n6912
.sym 115271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 115272 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 115273 $abc$40744$n3774
.sym 115275 $abc$40744$n3599
.sym 115276 $abc$40744$n6552
.sym 115279 $abc$40744$n233
.sym 115284 count[0]
.sym 115286 $PACKER_VCC_NET
.sym 115287 $abc$40744$n3599
.sym 115288 $abc$40744$n6550
.sym 115291 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 115292 VexRiscv.memory_arbitration_isValid
.sym 115293 VexRiscv.execute_to_memory_IS_DIV
.sym 115295 $abc$40744$n3599
.sym 115296 $abc$40744$n6558
.sym 115299 $abc$40744$n3599
.sym 115300 $abc$40744$n6528
.sym 115303 basesoc_uart_phy_rx_busy
.sym 115304 $abc$40744$n6942
.sym 115307 $abc$40744$n4818_1
.sym 115308 VexRiscv._zz_171_[0]
.sym 115309 VexRiscv._zz_171_[1]
.sym 115310 VexRiscv._zz_152_[4]
.sym 115311 VexRiscv.lastStageIsFiring
.sym 115312 VexRiscv.memory_arbitration_isValid
.sym 115313 $abc$40744$n3749
.sym 115315 basesoc_uart_phy_rx_busy
.sym 115316 $abc$40744$n6938
.sym 115319 basesoc_uart_phy_rx_busy
.sym 115320 $abc$40744$n6944
.sym 115323 basesoc_uart_phy_rx_busy
.sym 115324 $abc$40744$n6946
.sym 115327 basesoc_uart_phy_rx_busy
.sym 115328 $abc$40744$n6950
.sym 115331 basesoc_uart_phy_rx_busy
.sym 115332 $abc$40744$n6952
.sym 115335 $abc$40744$n6661_1
.sym 115336 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115337 VexRiscv._zz_32_[1]
.sym 115339 VexRiscv._zz_35_[12]
.sym 115340 $abc$40744$n4920_1
.sym 115341 $abc$40744$n4872
.sym 115343 basesoc_uart_phy_rx_busy
.sym 115344 $abc$40744$n6956
.sym 115347 basesoc_uart_phy_rx_busy
.sym 115348 $abc$40744$n6958
.sym 115351 $abc$40744$n6968
.sym 115352 basesoc_uart_phy_rx_busy
.sym 115355 VexRiscv._zz_32_[0]
.sym 115356 VexRiscv._zz_200_[1]
.sym 115357 VexRiscv._zz_288_[1]
.sym 115359 VexRiscv._zz_200_[14]
.sym 115360 VexRiscv._zz_171_[2]
.sym 115361 VexRiscv._zz_44_[1]
.sym 115362 VexRiscv._zz_44_[0]
.sym 115363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 115364 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 115365 VexRiscv._zz_191_
.sym 115366 $abc$40744$n235
.sym 115367 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 115371 VexRiscv._zz_35_[12]
.sym 115372 $abc$40744$n4413_1
.sym 115373 $abc$40744$n4266_1
.sym 115375 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 115379 $abc$40744$n4919
.sym 115380 VexRiscv._zz_36_[12]
.sym 115381 $abc$40744$n4873_1
.sym 115383 VexRiscv._zz_32_[0]
.sym 115384 VexRiscv._zz_32_[1]
.sym 115387 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 115391 basesoc_ctrl_storage[29]
.sym 115392 $abc$40744$n3817
.sym 115393 $abc$40744$n6052_1
.sym 115395 $abc$40744$n4412_1
.sym 115396 VexRiscv._zz_36_[12]
.sym 115397 $abc$40744$n4267_1
.sym 115399 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 115400 $abc$40744$n4239_1
.sym 115403 VexRiscv._zz_153_
.sym 115404 $abc$40744$n6773_1
.sym 115405 VexRiscv._zz_32_[0]
.sym 115406 VexRiscv._zz_32_[1]
.sym 115407 basesoc_dat_w[5]
.sym 115411 $abc$40744$n4409_1
.sym 115412 $abc$40744$n4234
.sym 115413 $abc$40744$n4410_1
.sym 115414 $abc$40744$n3727_1
.sym 115415 basesoc_dat_w[7]
.sym 115419 VexRiscv._zz_200_[12]
.sym 115420 VexRiscv._zz_171_[0]
.sym 115421 VexRiscv._zz_44_[1]
.sym 115422 VexRiscv._zz_44_[0]
.sym 115423 $abc$40744$n4073
.sym 115424 VexRiscv._zz_49_[0]
.sym 115425 VexRiscv._zz_49_[1]
.sym 115426 VexRiscv._zz_152_[12]
.sym 115427 VexRiscv._zz_289_[0]
.sym 115428 VexRiscv._zz_288_[0]
.sym 115429 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 115430 VexRiscv._zz_32_[1]
.sym 115431 $abc$40744$n3905
.sym 115432 basesoc_ctrl_bus_errors[13]
.sym 115433 $abc$40744$n116
.sym 115434 $abc$40744$n3814
.sym 115435 basesoc_dat_w[7]
.sym 115439 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 115440 VexRiscv._zz_152_[12]
.sym 115441 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115443 $abc$40744$n3817
.sym 115444 basesoc_ctrl_storage[27]
.sym 115445 $abc$40744$n3814
.sym 115446 basesoc_ctrl_storage[19]
.sym 115447 VexRiscv._zz_290_[12]
.sym 115448 VexRiscv._zz_152_[12]
.sym 115449 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 115451 basesoc_ctrl_bus_errors[14]
.sym 115452 $abc$40744$n3905
.sym 115453 $abc$40744$n6058_1
.sym 115455 VexRiscv.decode_to_execute_RS2[12]
.sym 115456 VexRiscv._zz_153_
.sym 115457 VexRiscv._zz_42_[0]
.sym 115458 VexRiscv._zz_42_[1]
.sym 115459 basesoc_ctrl_bus_errors[30]
.sym 115460 $abc$40744$n3911
.sym 115461 $abc$40744$n6057
.sym 115462 $abc$40744$n6059
.sym 115463 VexRiscv._zz_41_[12]
.sym 115464 $abc$40744$n3729_1
.sym 115465 $abc$40744$n4074
.sym 115467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 115471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 115475 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 115479 VexRiscv._zz_130_[5]
.sym 115480 VexRiscv._zz_288_[5]
.sym 115481 VexRiscv._zz_42_[0]
.sym 115482 VexRiscv._zz_42_[1]
.sym 115483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 115487 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 115491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 115495 VexRiscv._zz_130_[6]
.sym 115496 VexRiscv._zz_288_[6]
.sym 115497 VexRiscv._zz_42_[0]
.sym 115498 VexRiscv._zz_42_[1]
.sym 115499 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 115500 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 115501 $abc$40744$n235
.sym 115502 VexRiscv._zz_193_
.sym 115503 VexRiscv._zz_41_[5]
.sym 115504 $abc$40744$n3729_1
.sym 115505 $abc$40744$n4121
.sym 115507 $abc$40744$n4133
.sym 115508 $abc$40744$n4144_1
.sym 115509 VexRiscv._zz_152_[4]
.sym 115510 $abc$40744$n4137
.sym 115511 VexRiscv._zz_41_[6]
.sym 115512 $abc$40744$n3729_1
.sym 115513 $abc$40744$n4084
.sym 115515 $abc$40744$n3
.sym 115519 VexRiscv._zz_152_[10]
.sym 115520 $abc$40744$n4141
.sym 115521 VexRiscv._zz_152_[18]
.sym 115522 $abc$40744$n4139
.sym 115523 VexRiscv._zz_200_[4]
.sym 115524 VexRiscv._zz_287_[4]
.sym 115525 VexRiscv._zz_44_[1]
.sym 115526 VexRiscv._zz_44_[0]
.sym 115527 $abc$40744$n4141
.sym 115528 VexRiscv._zz_294_
.sym 115531 $abc$40744$n3600
.sym 115532 $abc$40744$n3611_1
.sym 115533 grant
.sym 115535 $abc$40744$n3908_1
.sym 115536 basesoc_ctrl_bus_errors[22]
.sym 115537 $abc$40744$n110
.sym 115538 $abc$40744$n3811
.sym 115539 $abc$40744$n4069
.sym 115540 VexRiscv._zz_294_
.sym 115543 basesoc_dat_w[3]
.sym 115547 $abc$40744$n4141
.sym 115548 VexRiscv._zz_152_[18]
.sym 115549 $abc$40744$n4235
.sym 115550 $abc$40744$n4234
.sym 115551 $abc$40744$n4141
.sym 115552 $abc$40744$n4236_1
.sym 115553 VexRiscv._zz_152_[18]
.sym 115554 $abc$40744$n4527
.sym 115555 $abc$40744$n4239_1
.sym 115556 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 115557 $abc$40744$n4526
.sym 115558 $abc$40744$n3727_1
.sym 115559 $abc$40744$n4235
.sym 115560 $abc$40744$n4180
.sym 115561 VexRiscv._zz_152_[29]
.sym 115562 $abc$40744$n4234
.sym 115563 VexRiscv._zz_200_[24]
.sym 115564 VexRiscv._zz_288_[4]
.sym 115565 VexRiscv._zz_44_[1]
.sym 115566 VexRiscv._zz_44_[0]
.sym 115567 $abc$40744$n4134_1
.sym 115568 VexRiscv._zz_152_[22]
.sym 115571 $abc$40744$n4180
.sym 115572 VexRiscv._zz_152_[29]
.sym 115573 $abc$40744$n4236_1
.sym 115574 $abc$40744$n4729
.sym 115575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 115579 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 115580 VexRiscv._zz_152_[29]
.sym 115581 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115583 VexRiscv._zz_200_[26]
.sym 115584 VexRiscv._zz_288_[6]
.sym 115585 VexRiscv._zz_44_[1]
.sym 115586 VexRiscv._zz_44_[0]
.sym 115587 VexRiscv._zz_41_[29]
.sym 115588 $abc$40744$n3729_1
.sym 115589 $abc$40744$n4181
.sym 115591 VexRiscv.decode_to_execute_RS2[25]
.sym 115592 VexRiscv._zz_153_
.sym 115593 VexRiscv._zz_42_[0]
.sym 115594 VexRiscv._zz_42_[1]
.sym 115595 VexRiscv._zz_41_[22]
.sym 115596 $abc$40744$n3729_1
.sym 115597 $abc$40744$n4135
.sym 115599 VexRiscv._zz_339_
.sym 115603 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 115607 VexRiscv._zz_41_[25]
.sym 115608 $abc$40744$n3729_1
.sym 115609 $abc$40744$n4130_1
.sym 115611 VexRiscv.decode_to_execute_RS2[22]
.sym 115612 VexRiscv._zz_153_
.sym 115613 VexRiscv._zz_42_[0]
.sym 115614 VexRiscv._zz_42_[1]
.sym 115615 VexRiscv._zz_200_[27]
.sym 115616 VexRiscv._zz_288_[7]
.sym 115617 VexRiscv._zz_44_[1]
.sym 115618 VexRiscv._zz_44_[0]
.sym 115619 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 115620 VexRiscv.CsrPlugin_mepc[11]
.sym 115621 $abc$40744$n5004
.sym 115623 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 115627 VexRiscv.CsrPlugin_mepc[11]
.sym 115628 $abc$40744$n4384
.sym 115629 $abc$40744$n4382_1
.sym 115630 VexRiscv.CsrPlugin_mtval[11]
.sym 115631 VexRiscv._zz_217_[18]
.sym 115632 VexRiscv._zz_164_[18]
.sym 115633 $abc$40744$n6675_1
.sym 115635 VexRiscv._zz_216_[18]
.sym 115636 VexRiscv._zz_164_[18]
.sym 115637 $abc$40744$n4868
.sym 115639 VexRiscv.CsrPlugin_mepc[29]
.sym 115640 $abc$40744$n4384
.sym 115641 $abc$40744$n4382_1
.sym 115642 VexRiscv.CsrPlugin_mtval[29]
.sym 115643 VexRiscv._zz_217_[21]
.sym 115644 VexRiscv._zz_164_[21]
.sym 115645 $abc$40744$n6675_1
.sym 115647 VexRiscv._zz_216_[21]
.sym 115648 VexRiscv._zz_164_[21]
.sym 115649 $abc$40744$n4868
.sym 115651 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 115652 $abc$40744$n4849_1
.sym 115653 $abc$40744$n3638
.sym 115655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 115656 $abc$40744$n4419_1
.sym 115657 $abc$40744$n3638
.sym 115659 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 115660 $abc$40744$n4418_1
.sym 115661 VexRiscv.memory_arbitration_isValid
.sym 115662 VexRiscv.execute_to_memory_IS_DIV
.sym 115663 $abc$40744$n57
.sym 115664 $abc$40744$n2821
.sym 115667 $abc$40744$n2821
.sym 115671 VexRiscv._zz_318_[5]
.sym 115672 VexRiscv._zz_195_[6]
.sym 115673 $abc$40744$n4265_1
.sym 115675 VexRiscv._zz_194_[5]
.sym 115676 VexRiscv._zz_323_[0]
.sym 115679 VexRiscv._zz_318_[1]
.sym 115680 VexRiscv._zz_195_[2]
.sym 115681 $abc$40744$n4265_1
.sym 115683 VexRiscv._zz_194_[2]
.sym 115684 VexRiscv._zz_323_[0]
.sym 115687 $abc$40744$n4155
.sym 115688 VexRiscv._zz_49_[0]
.sym 115689 VexRiscv._zz_49_[1]
.sym 115690 VexRiscv._zz_152_[21]
.sym 115691 VexRiscv._zz_194_[13]
.sym 115692 VexRiscv._zz_323_[0]
.sym 115695 $abc$40744$n4525
.sym 115696 $abc$40744$n4529
.sym 115697 $abc$40744$n4523
.sym 115698 $abc$40744$n3749
.sym 115699 $abc$40744$n4069
.sym 115700 VexRiscv._zz_49_[0]
.sym 115701 VexRiscv._zz_49_[1]
.sym 115702 VexRiscv._zz_152_[19]
.sym 115703 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 115707 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 115708 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 115711 VexRiscv._zz_194_[9]
.sym 115712 VexRiscv._zz_323_[0]
.sym 115715 VexRiscv._zz_194_[12]
.sym 115716 VexRiscv._zz_323_[0]
.sym 115719 VexRiscv._zz_194_[16]
.sym 115720 VexRiscv._zz_323_[0]
.sym 115723 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 115724 $abc$40744$n4239_1
.sym 115727 VexRiscv._zz_194_[21]
.sym 115728 VexRiscv._zz_323_[0]
.sym 115731 VexRiscv._zz_36_[24]
.sym 115735 VexRiscv._zz_194_[20]
.sym 115736 VexRiscv._zz_323_[0]
.sym 115739 VexRiscv._zz_36_[18]
.sym 115743 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 115744 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 115745 $abc$40744$n235
.sym 115746 VexRiscv._zz_193_
.sym 115747 VexRiscv._zz_194_[17]
.sym 115748 VexRiscv._zz_323_[0]
.sym 115751 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 115752 VexRiscv._zz_152_[24]
.sym 115753 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115755 VexRiscv._zz_161_
.sym 115756 VexRiscv._zz_150_
.sym 115759 VexRiscv._zz_36_[23]
.sym 115763 $abc$40744$n4607_1
.sym 115764 $abc$40744$n4479_1
.sym 115765 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 115766 $abc$40744$n4261_1
.sym 115767 VexRiscv._zz_194_[25]
.sym 115768 VexRiscv._zz_323_[0]
.sym 115771 $abc$40744$n4615_1
.sym 115772 $abc$40744$n4613_1
.sym 115773 $abc$40744$n3749
.sym 115775 $abc$40744$n4546
.sym 115776 $abc$40744$n4234
.sym 115777 $abc$40744$n4547
.sym 115778 $abc$40744$n3727_1
.sym 115779 VexRiscv._zz_194_[26]
.sym 115780 VexRiscv._zz_323_[0]
.sym 115783 $abc$40744$n4947_1
.sym 115784 VexRiscv._zz_36_[19]
.sym 115785 $abc$40744$n4873_1
.sym 115787 VexRiscv._zz_36_[19]
.sym 115788 $abc$40744$n4532
.sym 115789 $abc$40744$n4267_1
.sym 115791 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 115792 VexRiscv._zz_152_[21]
.sym 115793 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115795 VexRiscv._zz_194_[31]
.sym 115796 VexRiscv._zz_323_[0]
.sym 115799 VexRiscv._zz_194_[27]
.sym 115800 VexRiscv._zz_323_[0]
.sym 115803 VexRiscv._zz_36_[22]
.sym 115804 $abc$40744$n4586_1
.sym 115805 $abc$40744$n4267_1
.sym 115807 VexRiscv._zz_35_[19]
.sym 115808 $abc$40744$n4948
.sym 115809 $abc$40744$n4872
.sym 115811 $abc$40744$n4543
.sym 115812 $abc$40744$n4545
.sym 115813 $abc$40744$n4541
.sym 115814 $abc$40744$n3749
.sym 115815 VexRiscv._zz_41_[12]
.sym 115819 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 115820 $abc$40744$n4629_1
.sym 115821 $abc$40744$n3638
.sym 115823 VexRiscv._zz_318_[24]
.sym 115824 VexRiscv._zz_195_[25]
.sym 115825 $abc$40744$n4265_1
.sym 115827 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 115828 $abc$40744$n4628_1
.sym 115829 VexRiscv.memory_arbitration_isValid
.sym 115830 VexRiscv.execute_to_memory_IS_DIV
.sym 115831 VexRiscv._zz_41_[14]
.sym 115835 VexRiscv._zz_41_[3]
.sym 115839 VexRiscv._zz_36_[19]
.sym 115843 VexRiscv._zz_36_[22]
.sym 115871 user_btn0
.sym 115872 $abc$40744$n6692
.sym 115875 user_btn0
.sym 115876 $abc$40744$n6678
.sym 115879 basesoc_dat_w[5]
.sym 115887 basesoc_ctrl_reset_reset_r
.sym 115899 basesoc_dat_w[3]
.sym 115903 basesoc_dat_w[1]
.sym 115911 array_muxed1[5]
.sym 115919 basesoc_timer0_load_storage[3]
.sym 115920 $abc$40744$n6142
.sym 115921 basesoc_timer0_en_storage
.sym 115923 basesoc_timer0_load_storage[0]
.sym 115924 $abc$40744$n6136
.sym 115925 basesoc_timer0_en_storage
.sym 115927 basesoc_timer0_load_storage[15]
.sym 115928 $abc$40744$n6166
.sym 115929 basesoc_timer0_en_storage
.sym 115931 $abc$40744$n5992_1
.sym 115932 $abc$40744$n5995
.sym 115933 $abc$40744$n5998_1
.sym 115934 $abc$40744$n3895
.sym 115935 $abc$40744$n5925_1
.sym 115936 basesoc_timer0_value_status[0]
.sym 115937 $abc$40744$n3900_1
.sym 115938 basesoc_timer0_load_storage[16]
.sym 115939 basesoc_timer0_reload_storage[15]
.sym 115940 $abc$40744$n6750
.sym 115941 basesoc_timer0_eventmanager_status_w
.sym 115943 basesoc_timer0_value[13]
.sym 115947 basesoc_timer0_value[27]
.sym 115951 basesoc_timer0_value_status[15]
.sym 115952 $abc$40744$n5920_1
.sym 115953 $abc$40744$n5999
.sym 115955 basesoc_timer0_value_status[5]
.sym 115956 $abc$40744$n5925_1
.sym 115957 $abc$40744$n5920_1
.sym 115958 basesoc_timer0_value_status[13]
.sym 115959 basesoc_timer0_value[28]
.sym 115963 basesoc_timer0_value[5]
.sym 115967 basesoc_timer0_value[3]
.sym 115971 basesoc_timer0_value[15]
.sym 115975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 115976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 115979 VexRiscv._zz_136_[15]
.sym 115983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 115984 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 115986 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 115987 $abc$40744$n5923_1
.sym 115988 basesoc_timer0_value_status[16]
.sym 115989 $abc$40744$n3907
.sym 115990 basesoc_timer0_reload_storage[8]
.sym 115991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 115992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 115993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 115994 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 115995 basesoc_adr[4]
.sym 115996 $abc$40744$n3908_1
.sym 115999 basesoc_timer0_reload_storage[15]
.sym 116000 $abc$40744$n3907
.sym 116001 $abc$40744$n3900_1
.sym 116002 basesoc_timer0_load_storage[23]
.sym 116003 basesoc_we
.sym 116004 $abc$40744$n3840_1
.sym 116005 $abc$40744$n3815
.sym 116006 sys_rst
.sym 116007 $abc$40744$n5621
.sym 116008 $abc$40744$n5620_1
.sym 116009 VexRiscv._zz_321_
.sym 116011 $abc$40744$n5576_1
.sym 116012 $abc$40744$n5575
.sym 116013 VexRiscv._zz_321_
.sym 116015 $abc$40744$n5552_1
.sym 116016 $abc$40744$n5551
.sym 116017 VexRiscv._zz_321_
.sym 116019 $abc$40744$n6656
.sym 116020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116025 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 116026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 116027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 116028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 116030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 116031 basesoc_uart_phy_storage[24]
.sym 116032 $abc$40744$n126
.sym 116033 basesoc_adr[0]
.sym 116034 basesoc_adr[1]
.sym 116035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116036 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 116039 $abc$40744$n6428
.sym 116040 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 116041 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 116042 $abc$40744$n6446
.sym 116043 $abc$40744$n6041
.sym 116044 $abc$40744$n6037
.sym 116045 $abc$40744$n3795
.sym 116047 $abc$40744$n6428
.sym 116048 $abc$40744$n6426
.sym 116049 $abc$40744$n6429
.sym 116052 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 116053 basesoc_uart_phy_storage[0]
.sym 116055 $abc$40744$n5891_1
.sym 116056 $abc$40744$n5890_1
.sym 116057 $abc$40744$n3840_1
.sym 116059 basesoc_uart_phy_rx_busy
.sym 116060 $abc$40744$n6906
.sym 116063 $abc$40744$n5876
.sym 116064 $abc$40744$n5875
.sym 116065 $abc$40744$n3840_1
.sym 116067 $abc$40744$n4379
.sym 116068 $abc$40744$n4377
.sym 116069 $abc$40744$n4723
.sym 116070 csrbankarray_sel_r
.sym 116071 VexRiscv._zz_289_[0]
.sym 116075 VexRiscv._zz_195_[28]
.sym 116076 VexRiscv._zz_195_[29]
.sym 116077 VexRiscv._zz_313_
.sym 116079 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 116083 VexRiscv._zz_289_[2]
.sym 116087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 116088 $abc$40744$n3714_1
.sym 116089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116091 VexRiscv._zz_289_[4]
.sym 116095 $abc$40744$n6437
.sym 116096 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 116097 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 116098 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 116099 $abc$40744$n4377
.sym 116100 $abc$40744$n4379
.sym 116101 $abc$40744$n4723
.sym 116102 csrbankarray_sel_r
.sym 116103 $abc$40744$n3753
.sym 116104 VexRiscv.memory_arbitration_isValid
.sym 116105 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 116106 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 116107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 116108 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 116109 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 116110 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 116111 basesoc_dat_w[1]
.sym 116115 basesoc_ctrl_reset_reset_r
.sym 116119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 116120 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 116121 $abc$40744$n3765
.sym 116122 $abc$40744$n3766
.sym 116123 basesoc_dat_w[3]
.sym 116127 sys_rst
.sym 116128 $abc$40744$n3599
.sym 116131 $abc$40744$n3764
.sym 116132 VexRiscv.memory_arbitration_isValid
.sym 116133 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 116134 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 116135 $abc$40744$n3603
.sym 116136 $abc$40744$n3604_1
.sym 116139 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 116140 VexRiscv._zz_136_[25]
.sym 116141 $abc$40744$n3783
.sym 116142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 116143 $abc$40744$n3692
.sym 116144 $abc$40744$n3693
.sym 116147 $abc$40744$n3605_1
.sym 116148 $abc$40744$n3602
.sym 116149 $abc$40744$n3609_1
.sym 116150 $abc$40744$n3636
.sym 116151 $abc$40744$n3602
.sym 116152 $abc$40744$n3605_1
.sym 116155 count[0]
.sym 116156 $abc$40744$n200
.sym 116157 $abc$40744$n202
.sym 116158 $abc$40744$n198
.sym 116159 $abc$40744$n3756
.sym 116160 $abc$40744$n3760
.sym 116161 $abc$40744$n3753
.sym 116162 $abc$40744$n3759
.sym 116163 $abc$40744$n3767
.sym 116164 $abc$40744$n3760
.sym 116165 $abc$40744$n3764
.sym 116166 $abc$40744$n3759
.sym 116167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 116168 VexRiscv._zz_289_[3]
.sym 116169 $abc$40744$n3768
.sym 116170 $abc$40744$n3769
.sym 116171 $abc$40744$n3756
.sym 116172 VexRiscv.execute_arbitration_isValid
.sym 116173 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 116174 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 116175 basesoc_adr[2]
.sym 116179 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 116180 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 116181 VexRiscv.execute_arbitration_isValid
.sym 116183 $abc$40744$n5342
.sym 116184 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 116185 $abc$40744$n5315_1
.sym 116187 VexRiscv.CsrPlugin_mepc[13]
.sym 116188 VexRiscv.lastStagePc[13]
.sym 116189 $abc$40744$n2644
.sym 116191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 116192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 116193 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 116194 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 116195 $abc$40744$n3767
.sym 116196 VexRiscv.execute_arbitration_isValid
.sym 116197 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 116198 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 116199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 116200 VexRiscv._zz_289_[0]
.sym 116201 VexRiscv._zz_289_[1]
.sym 116202 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 116203 VexRiscv._zz_90_
.sym 116204 $abc$40744$n3721_1
.sym 116205 VexRiscv.execute_arbitration_isValid
.sym 116206 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 116207 count[11]
.sym 116208 count[12]
.sym 116209 count[13]
.sym 116210 count[15]
.sym 116211 $abc$40744$n3724_1
.sym 116212 VexRiscv._zz_321_
.sym 116213 $abc$40744$n3726_1
.sym 116214 $abc$40744$n3634_1
.sym 116215 $abc$40744$n4840
.sym 116219 $abc$40744$n5313_1
.sym 116220 $abc$40744$n233
.sym 116221 basesoc_vexriscv_dbus_cyc
.sym 116222 $abc$40744$n3635_1
.sym 116223 $abc$40744$n2586
.sym 116224 $abc$40744$n3721_1
.sym 116225 $abc$40744$n4843
.sym 116227 VexRiscv._zz_321_
.sym 116228 $abc$40744$n3634_1
.sym 116231 VexRiscv.CsrPlugin_mepc[2]
.sym 116232 VexRiscv.lastStagePc[2]
.sym 116233 $abc$40744$n2644
.sym 116235 VexRiscv._zz_90_
.sym 116236 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 116237 VexRiscv.execute_arbitration_isValid
.sym 116238 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 116239 VexRiscv.CsrPlugin_mepc[11]
.sym 116240 VexRiscv.lastStagePc[11]
.sym 116241 $abc$40744$n2644
.sym 116243 $abc$40744$n6023
.sym 116244 $abc$40744$n6019
.sym 116245 $abc$40744$n3795
.sym 116247 VexRiscv.execute_arbitration_isValid
.sym 116248 VexRiscv.decode_to_execute_IS_CSR
.sym 116251 basesoc_uart_phy_tx_busy
.sym 116252 $abc$40744$n7035
.sym 116255 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 116256 VexRiscv.CsrPlugin_mepc[13]
.sym 116257 $abc$40744$n5004
.sym 116259 $abc$40744$n6054_1
.sym 116260 $abc$40744$n6050_1
.sym 116261 $abc$40744$n3795
.sym 116264 basesoc_uart_rx_fifo_level0[0]
.sym 116269 basesoc_uart_rx_fifo_level0[1]
.sym 116273 basesoc_uart_rx_fifo_level0[2]
.sym 116274 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 116277 basesoc_uart_rx_fifo_level0[3]
.sym 116278 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 116281 basesoc_uart_rx_fifo_level0[4]
.sym 116282 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 116283 basesoc_uart_rx_fifo_level0[0]
.sym 116284 basesoc_uart_rx_fifo_level0[1]
.sym 116285 basesoc_uart_rx_fifo_level0[2]
.sym 116286 basesoc_uart_rx_fifo_level0[3]
.sym 116287 $abc$40744$n5320_1
.sym 116288 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 116289 $abc$40744$n5315_1
.sym 116291 $abc$40744$n5338
.sym 116292 VexRiscv._zz_339_
.sym 116293 $abc$40744$n5315_1
.sym 116295 spiflash_bus_dat_r[26]
.sym 116299 VexRiscv._zz_35_[4]
.sym 116300 $abc$40744$n4888
.sym 116301 $abc$40744$n4872
.sym 116303 $abc$40744$n4820_1
.sym 116304 $abc$40744$n4818_1
.sym 116305 $abc$40744$n3749
.sym 116307 $abc$40744$n4305_1
.sym 116308 VexRiscv._zz_79_[7]
.sym 116309 $abc$40744$n6672
.sym 116311 VexRiscv._zz_35_[7]
.sym 116312 $abc$40744$n4304
.sym 116313 $abc$40744$n4266_1
.sym 116315 spiflash_bus_dat_r[27]
.sym 116319 VexRiscv._zz_35_[4]
.sym 116320 $abc$40744$n6420
.sym 116321 $abc$40744$n4266_1
.sym 116323 $abc$40744$n3743
.sym 116324 $abc$40744$n3746
.sym 116325 $abc$40744$n3727_1
.sym 116326 $abc$40744$n3748
.sym 116327 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 116331 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 116335 $abc$40744$n6419
.sym 116336 VexRiscv._zz_36_[4]
.sym 116337 $abc$40744$n4267_1
.sym 116339 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 116340 $abc$40744$n6660
.sym 116341 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 116344 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 116345 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116346 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 116351 $abc$40744$n4887_1
.sym 116352 VexRiscv._zz_36_[4]
.sym 116353 $abc$40744$n4873_1
.sym 116355 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 116356 $abc$40744$n6660
.sym 116357 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 116358 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116360 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 116364 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 116365 $PACKER_VCC_NET
.sym 116368 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 116369 $PACKER_VCC_NET
.sym 116370 $auto$alumacc.cc:474:replace_alu$4099.C[2]
.sym 116372 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 116373 $PACKER_VCC_NET
.sym 116374 $auto$alumacc.cc:474:replace_alu$4099.C[3]
.sym 116376 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 116377 $PACKER_VCC_NET
.sym 116378 $auto$alumacc.cc:474:replace_alu$4099.C[4]
.sym 116379 VexRiscv._zz_288_[1]
.sym 116380 VexRiscv._zz_41_[1]
.sym 116381 VexRiscv._zz_42_[0]
.sym 116382 VexRiscv._zz_42_[1]
.sym 116383 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 116384 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 116387 $abc$40744$n3736
.sym 116388 $abc$40744$n3735
.sym 116389 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 116390 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116391 basesoc_ctrl_bus_errors[27]
.sym 116392 $abc$40744$n3911
.sym 116393 $abc$40744$n6038_1
.sym 116394 $abc$40744$n6040_1
.sym 116395 por_rst
.sym 116396 $abc$40744$n7124
.sym 116399 por_rst
.sym 116400 $abc$40744$n7121
.sym 116403 por_rst
.sym 116404 $abc$40744$n7125
.sym 116407 basesoc_ctrl_bus_errors[11]
.sym 116408 $abc$40744$n3905
.sym 116409 $abc$40744$n6039
.sym 116411 VexRiscv._zz_41_[4]
.sym 116412 VexRiscv._zz_288_[4]
.sym 116413 VexRiscv._zz_42_[1]
.sym 116414 VexRiscv._zz_42_[0]
.sym 116415 VexRiscv.decode_to_execute_RS2[10]
.sym 116416 VexRiscv._zz_288_[10]
.sym 116417 VexRiscv._zz_42_[0]
.sym 116418 VexRiscv._zz_42_[1]
.sym 116419 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 116420 $abc$40744$n3744
.sym 116421 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116423 VexRiscv._zz_41_[9]
.sym 116424 $abc$40744$n3729_1
.sym 116425 $abc$40744$n4093_1
.sym 116427 VexRiscv.decode_to_execute_RS2[9]
.sym 116428 VexRiscv._zz_288_[9]
.sym 116429 VexRiscv._zz_42_[0]
.sym 116430 VexRiscv._zz_42_[1]
.sym 116431 basesoc_uart_phy_tx_busy
.sym 116432 $abc$40744$n7039
.sym 116435 VexRiscv._zz_290_[7]
.sym 116436 VexRiscv._zz_152_[7]
.sym 116437 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116439 basesoc_uart_phy_rx_busy
.sym 116440 $abc$40744$n6596
.sym 116443 $abc$40744$n4120_1
.sym 116444 VexRiscv._zz_294_
.sym 116447 VexRiscv._zz_41_[10]
.sym 116448 $abc$40744$n3729_1
.sym 116449 $abc$40744$n4140_1
.sym 116451 $abc$40744$n3905
.sym 116452 basesoc_ctrl_bus_errors[10]
.sym 116453 $abc$40744$n6031
.sym 116454 $abc$40744$n3795
.sym 116455 basesoc_ctrl_storage[2]
.sym 116456 $abc$40744$n3809
.sym 116457 $abc$40744$n6032_1
.sym 116458 $abc$40744$n6035
.sym 116459 basesoc_dat_w[6]
.sym 116463 $abc$40744$n4073
.sym 116464 VexRiscv._zz_152_[12]
.sym 116467 VexRiscv._zz_290_[13]
.sym 116468 VexRiscv._zz_152_[13]
.sym 116469 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116471 $abc$40744$n4092
.sym 116472 VexRiscv._zz_294_
.sym 116475 basesoc_dat_w[7]
.sym 116479 $abc$40744$n4083
.sym 116480 VexRiscv._zz_294_
.sym 116483 $abc$40744$n4073
.sym 116484 VexRiscv._zz_294_
.sym 116487 VexRiscv._zz_36_[4]
.sym 116491 basesoc_ctrl_bus_errors[19]
.sym 116492 $abc$40744$n3908_1
.sym 116493 $abc$40744$n3811
.sym 116494 basesoc_ctrl_storage[11]
.sym 116495 VexRiscv._zz_290_[19]
.sym 116496 VexRiscv._zz_152_[19]
.sym 116497 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116499 VexRiscv._zz_290_[18]
.sym 116500 VexRiscv._zz_152_[18]
.sym 116501 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116503 $abc$40744$n3908_1
.sym 116504 basesoc_ctrl_bus_errors[18]
.sym 116505 $abc$40744$n106
.sym 116506 $abc$40744$n3811
.sym 116507 VexRiscv._zz_152_[5]
.sym 116508 $abc$40744$n4120_1
.sym 116511 VexRiscv._zz_200_[16]
.sym 116512 VexRiscv._zz_287_[1]
.sym 116513 VexRiscv._zz_44_[1]
.sym 116514 VexRiscv._zz_44_[0]
.sym 116515 $abc$40744$n4125
.sym 116516 VexRiscv._zz_294_
.sym 116519 $abc$40744$n4123
.sym 116520 $abc$40744$n4125
.sym 116521 VexRiscv._zz_152_[15]
.sym 116522 VexRiscv._zz_152_[26]
.sym 116523 $abc$40744$n4123
.sym 116524 VexRiscv._zz_294_
.sym 116527 VexRiscv._zz_41_[26]
.sym 116528 $abc$40744$n3729_1
.sym 116529 $abc$40744$n4124_1
.sym 116531 VexRiscv.decode_to_execute_RS2[26]
.sym 116532 VexRiscv._zz_153_
.sym 116533 VexRiscv._zz_42_[0]
.sym 116534 VexRiscv._zz_42_[1]
.sym 116535 $abc$40744$n4134_1
.sym 116536 VexRiscv._zz_294_
.sym 116539 VexRiscv._zz_290_[21]
.sym 116540 VexRiscv._zz_152_[21]
.sym 116541 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116543 $abc$40744$n4118_1
.sym 116544 $abc$40744$n4129
.sym 116545 VexRiscv._zz_152_[25]
.sym 116546 $abc$40744$n4122_1
.sym 116547 $abc$40744$n4180
.sym 116548 VexRiscv._zz_294_
.sym 116551 $abc$40744$n4129
.sym 116552 VexRiscv._zz_294_
.sym 116555 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 116556 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 116557 $abc$40744$n235
.sym 116558 VexRiscv._zz_193_
.sym 116559 VexRiscv._zz_290_[26]
.sym 116560 VexRiscv._zz_152_[26]
.sym 116561 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116562 $abc$40744$n4239_1
.sym 116563 VexRiscv.decode_to_execute_RS2[23]
.sym 116564 VexRiscv._zz_153_
.sym 116565 VexRiscv._zz_42_[0]
.sym 116566 VexRiscv._zz_42_[1]
.sym 116567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 116568 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 116569 VexRiscv._zz_191_
.sym 116570 $abc$40744$n235
.sym 116571 VexRiscv._zz_200_[23]
.sym 116572 VexRiscv._zz_288_[3]
.sym 116573 VexRiscv._zz_44_[1]
.sym 116574 VexRiscv._zz_44_[0]
.sym 116575 $abc$40744$n5469
.sym 116576 $abc$40744$n5470_1
.sym 116579 VexRiscv._zz_200_[22]
.sym 116580 VexRiscv._zz_288_[2]
.sym 116581 VexRiscv._zz_44_[1]
.sym 116582 VexRiscv._zz_44_[0]
.sym 116583 VexRiscv._zz_41_[27]
.sym 116584 $abc$40744$n3729_1
.sym 116585 $abc$40744$n4171
.sym 116587 $abc$40744$n4134_1
.sym 116588 VexRiscv._zz_49_[0]
.sym 116589 VexRiscv._zz_49_[1]
.sym 116590 VexRiscv._zz_152_[22]
.sym 116591 $abc$40744$n4129
.sym 116592 $abc$40744$n4236_1
.sym 116593 VexRiscv._zz_152_[25]
.sym 116594 $abc$40744$n4657
.sym 116595 $abc$40744$n4600_1
.sym 116596 $abc$40744$n4234
.sym 116597 $abc$40744$n4601_1
.sym 116598 $abc$40744$n3727_1
.sym 116599 VexRiscv.decode_to_execute_RS2[27]
.sym 116600 VexRiscv._zz_153_
.sym 116601 VexRiscv._zz_42_[0]
.sym 116602 VexRiscv._zz_42_[1]
.sym 116603 VexRiscv._zz_41_[4]
.sym 116607 $abc$40744$n4656_1
.sym 116608 $abc$40744$n4660_1
.sym 116609 $abc$40744$n4658_1
.sym 116610 $abc$40744$n3727_1
.sym 116611 $abc$40744$n4129
.sym 116612 VexRiscv._zz_152_[25]
.sym 116613 $abc$40744$n4235
.sym 116614 $abc$40744$n4234
.sym 116615 VexRiscv._zz_194_[7]
.sym 116616 VexRiscv._zz_323_[0]
.sym 116619 $abc$40744$n4979
.sym 116620 VexRiscv._zz_36_[27]
.sym 116621 $abc$40744$n4873_1
.sym 116623 VexRiscv._zz_35_[24]
.sym 116624 $abc$40744$n4623_1
.sym 116625 $abc$40744$n4266_1
.sym 116627 VexRiscv._zz_36_[24]
.sym 116628 $abc$40744$n4622_1
.sym 116629 $abc$40744$n4267_1
.sym 116631 $abc$40744$n4967
.sym 116632 VexRiscv._zz_36_[24]
.sym 116633 $abc$40744$n4873_1
.sym 116635 $abc$40744$n4655
.sym 116636 $abc$40744$n4653
.sym 116637 $abc$40744$n3749
.sym 116639 VexRiscv._zz_35_[24]
.sym 116640 $abc$40744$n4968_1
.sym 116641 $abc$40744$n4872
.sym 116643 VexRiscv._zz_36_[27]
.sym 116644 $abc$40744$n4680_1
.sym 116645 $abc$40744$n4267_1
.sym 116647 $abc$40744$n4971_1
.sym 116648 VexRiscv._zz_36_[25]
.sym 116649 $abc$40744$n4873_1
.sym 116651 VexRiscv._zz_318_[12]
.sym 116652 VexRiscv._zz_195_[13]
.sym 116653 $abc$40744$n4265_1
.sym 116655 VexRiscv._zz_318_[11]
.sym 116656 VexRiscv._zz_195_[12]
.sym 116657 $abc$40744$n4265_1
.sym 116659 $abc$40744$n4637_1
.sym 116660 $abc$40744$n4631_1
.sym 116661 $abc$40744$n3749
.sym 116663 $abc$40744$n4235
.sym 116664 $abc$40744$n4236_1
.sym 116665 $abc$40744$n4123
.sym 116666 VexRiscv._zz_152_[26]
.sym 116667 VexRiscv._zz_194_[10]
.sym 116668 VexRiscv._zz_323_[0]
.sym 116671 VexRiscv._zz_35_[27]
.sym 116672 $abc$40744$n4980_1
.sym 116673 $abc$40744$n4872
.sym 116675 VexRiscv._zz_36_[25]
.sym 116676 $abc$40744$n4644_1
.sym 116677 $abc$40744$n4267_1
.sym 116679 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 116680 VexRiscv._zz_152_[26]
.sym 116681 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116683 $abc$40744$n4659
.sym 116684 $abc$40744$n4620_1
.sym 116685 $abc$40744$n4243
.sym 116687 VexRiscv._zz_35_[25]
.sym 116688 $abc$40744$n4972
.sym 116689 $abc$40744$n4872
.sym 116691 $abc$40744$n4266_1
.sym 116692 VexRiscv._zz_35_[25]
.sym 116693 $abc$40744$n4645
.sym 116695 $abc$40744$n4963
.sym 116696 VexRiscv._zz_36_[23]
.sym 116697 $abc$40744$n4873_1
.sym 116699 VexRiscv._zz_194_[19]
.sym 116700 VexRiscv._zz_323_[0]
.sym 116703 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 116704 $abc$40744$n4484_1
.sym 116705 VexRiscv.memory_arbitration_isValid
.sym 116706 VexRiscv.execute_to_memory_IS_DIV
.sym 116707 $abc$40744$n4292
.sym 116708 VexRiscv._zz_171_[0]
.sym 116709 VexRiscv._zz_171_[1]
.sym 116710 VexRiscv._zz_152_[7]
.sym 116711 $abc$40744$n4234
.sym 116712 $abc$40744$n6687_1
.sym 116713 $abc$40744$n3727_1
.sym 116714 $abc$40744$n4676_1
.sym 116715 $abc$40744$n5330_1
.sym 116716 VexRiscv._zz_336_
.sym 116717 $abc$40744$n5315_1
.sym 116719 VexRiscv.CsrPlugin_mepc[7]
.sym 116720 VexRiscv.lastStagePc[7]
.sym 116721 $abc$40744$n2644
.sym 116723 $abc$40744$n5324_1
.sym 116724 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 116725 $abc$40744$n5315_1
.sym 116727 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 116728 $abc$40744$n4650_1
.sym 116729 VexRiscv.memory_arbitration_isValid
.sym 116730 VexRiscv.execute_to_memory_IS_DIV
.sym 116731 $abc$40744$n4619_1
.sym 116732 $abc$40744$n4616_1
.sym 116733 $abc$40744$n3727_1
.sym 116735 VexRiscv._zz_35_[23]
.sym 116736 $abc$40744$n4964
.sym 116737 $abc$40744$n4872
.sym 116739 $abc$40744$n4620_1
.sym 116740 $abc$40744$n4580_1
.sym 116741 $abc$40744$n4243
.sym 116743 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 116744 VexRiscv._zz_152_[22]
.sym 116745 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116747 $abc$40744$n4677
.sym 116748 $abc$40744$n6688_1
.sym 116749 $abc$40744$n4671
.sym 116750 $abc$40744$n3749
.sym 116751 $abc$40744$n4975
.sym 116752 VexRiscv._zz_36_[26]
.sym 116753 $abc$40744$n4873_1
.sym 116755 $abc$40744$n4959_1
.sym 116756 VexRiscv._zz_36_[22]
.sym 116757 $abc$40744$n4873_1
.sym 116759 $abc$40744$n4597_1
.sym 116760 $abc$40744$n4599_1
.sym 116761 $abc$40744$n4595_1
.sym 116762 $abc$40744$n3749
.sym 116763 $abc$40744$n4580_1
.sym 116764 $abc$40744$n4544
.sym 116765 $abc$40744$n4243
.sym 116766 $abc$40744$n3727_1
.sym 116767 VexRiscv._zz_36_[23]
.sym 116768 $abc$40744$n4604_1
.sym 116769 $abc$40744$n4267_1
.sym 116771 VexRiscv._zz_36_[26]
.sym 116772 $abc$40744$n4662
.sym 116773 $abc$40744$n4267_1
.sym 116775 VexRiscv.CsrPlugin_mepc[4]
.sym 116776 VexRiscv.lastStagePc[4]
.sym 116777 $abc$40744$n2644
.sym 116779 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 116780 $abc$40744$n4651
.sym 116781 $abc$40744$n3638
.sym 116783 VexRiscv._zz_318_[22]
.sym 116784 VexRiscv._zz_195_[23]
.sym 116785 $abc$40744$n4265_1
.sym 116787 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 116788 $abc$40744$n4593_1
.sym 116789 $abc$40744$n3638
.sym 116791 VexRiscv._zz_318_[25]
.sym 116792 VexRiscv._zz_195_[26]
.sym 116793 $abc$40744$n4265_1
.sym 116795 VexRiscv._zz_36_[25]
.sym 116799 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 116800 $abc$40744$n4592_1
.sym 116801 VexRiscv.memory_arbitration_isValid
.sym 116802 VexRiscv.execute_to_memory_IS_DIV
.sym 116803 VexRiscv._zz_36_[26]
.sym 116831 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 116843 $abc$40744$n5920_1
.sym 116844 basesoc_timer0_value_status[8]
.sym 116845 $abc$40744$n3904_1
.sym 116846 basesoc_timer0_reload_storage[0]
.sym 116851 basesoc_timer0_reload_storage[1]
.sym 116852 basesoc_timer0_value[1]
.sym 116853 basesoc_timer0_eventmanager_status_w
.sym 116855 basesoc_timer0_load_storage[1]
.sym 116856 $abc$40744$n6138_1
.sym 116857 basesoc_timer0_en_storage
.sym 116859 basesoc_timer0_reload_storage[0]
.sym 116860 $abc$40744$n6705
.sym 116861 basesoc_timer0_eventmanager_status_w
.sym 116863 sys_rst
.sym 116864 basesoc_timer0_value[0]
.sym 116865 basesoc_timer0_en_storage
.sym 116868 basesoc_timer0_value[0]
.sym 116870 $PACKER_VCC_NET
.sym 116871 basesoc_dat_w[2]
.sym 116875 basesoc_dat_w[6]
.sym 116891 basesoc_dat_w[3]
.sym 116899 basesoc_ctrl_reset_reset_r
.sym 116903 basesoc_timer0_load_storage[0]
.sym 116904 basesoc_timer0_eventmanager_pending_w
.sym 116905 basesoc_adr[2]
.sym 116906 basesoc_adr[3]
.sym 116907 basesoc_adr[4]
.sym 116908 basesoc_adr[2]
.sym 116909 basesoc_adr[3]
.sym 116910 $abc$40744$n3818
.sym 116911 $abc$40744$n5932_1
.sym 116912 basesoc_timer0_value_status[24]
.sym 116913 $abc$40744$n3898_1
.sym 116914 basesoc_timer0_load_storage[8]
.sym 116915 basesoc_adr[4]
.sym 116916 $abc$40744$n3794
.sym 116917 basesoc_adr[3]
.sym 116918 basesoc_adr[2]
.sym 116919 basesoc_timer0_reload_storage[13]
.sym 116920 $abc$40744$n6744
.sym 116921 basesoc_timer0_eventmanager_status_w
.sym 116923 $abc$40744$n3894_1
.sym 116924 $abc$40744$n3917
.sym 116925 sys_rst
.sym 116927 $abc$40744$n3898_1
.sym 116928 $abc$40744$n3894_1
.sym 116929 sys_rst
.sym 116931 basesoc_timer0_load_storage[13]
.sym 116932 $abc$40744$n6162_1
.sym 116933 basesoc_timer0_en_storage
.sym 116935 $abc$40744$n6827_1
.sym 116936 $abc$40744$n5931_1
.sym 116937 $abc$40744$n6823_1
.sym 116938 $abc$40744$n3895
.sym 116939 $abc$40744$n6781
.sym 116940 $abc$40744$n6826_1
.sym 116941 basesoc_adr[4]
.sym 116942 $abc$40744$n6822_1
.sym 116943 basesoc_timer0_load_storage[24]
.sym 116944 basesoc_timer0_eventmanager_storage
.sym 116945 basesoc_adr[4]
.sym 116946 $abc$40744$n3792
.sym 116947 basesoc_timer0_reload_storage[8]
.sym 116948 $abc$40744$n6729
.sym 116949 basesoc_timer0_eventmanager_status_w
.sym 116951 basesoc_adr[3]
.sym 116952 basesoc_adr[2]
.sym 116953 $abc$40744$n3815
.sym 116954 basesoc_timer0_eventmanager_status_w
.sym 116955 $abc$40744$n5919_1
.sym 116956 $abc$40744$n5922_1
.sym 116957 $abc$40744$n5924_1
.sym 116958 $abc$40744$n6783_1
.sym 116959 basesoc_timer0_en_storage
.sym 116960 $abc$40744$n3915
.sym 116961 $abc$40744$n6825_1
.sym 116962 $abc$40744$n3812
.sym 116963 basesoc_timer0_load_storage[24]
.sym 116964 $abc$40744$n6184
.sym 116965 basesoc_timer0_en_storage
.sym 116967 $abc$40744$n3793
.sym 116968 $abc$40744$n3869
.sym 116969 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 116971 basesoc_adr[13]
.sym 116972 basesoc_adr[10]
.sym 116973 basesoc_adr[9]
.sym 116974 $abc$40744$n3841_1
.sym 116975 $abc$40744$n3793
.sym 116976 $abc$40744$n3869
.sym 116977 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 116979 basesoc_adr[13]
.sym 116980 basesoc_adr[9]
.sym 116981 $abc$40744$n3841_1
.sym 116982 basesoc_adr[10]
.sym 116983 basesoc_adr[13]
.sym 116984 $abc$40744$n3841_1
.sym 116985 basesoc_adr[9]
.sym 116986 basesoc_adr[10]
.sym 116987 array_muxed0[9]
.sym 116991 basesoc_adr[3]
.sym 116992 $abc$40744$n3815
.sym 116993 basesoc_adr[2]
.sym 116995 array_muxed0[10]
.sym 116999 $abc$40744$n4379
.sym 117000 $abc$40744$n4377
.sym 117001 $abc$40744$n4723
.sym 117002 csrbankarray_sel_r
.sym 117003 $abc$40744$n3907
.sym 117004 $abc$40744$n3894_1
.sym 117005 sys_rst
.sym 117007 basesoc_adr[3]
.sym 117008 $abc$40744$n3793
.sym 117011 $abc$40744$n3793
.sym 117012 $abc$40744$n3869
.sym 117013 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 117015 $abc$40744$n6443
.sym 117016 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 117017 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 117018 $abc$40744$n6444_1
.sym 117019 array_muxed0[0]
.sym 117023 eventmanager_status_w[0]
.sym 117024 $abc$40744$n3818
.sym 117025 $abc$40744$n6069_1
.sym 117026 $abc$40744$n3936
.sym 117027 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 117028 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 117029 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 117030 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 117031 basesoc_dat_w[7]
.sym 117035 basesoc_dat_w[4]
.sym 117039 $abc$40744$n6427
.sym 117040 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 117041 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 117042 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 117043 basesoc_dat_w[2]
.sym 117047 basesoc_dat_w[3]
.sym 117051 $abc$40744$n4379
.sym 117052 $abc$40744$n4377
.sym 117053 $abc$40744$n4723
.sym 117054 csrbankarray_sel_r
.sym 117055 basesoc_dat_w[6]
.sym 117059 basesoc_adr[4]
.sym 117060 $abc$40744$n3894_1
.sym 117061 $abc$40744$n3915
.sym 117062 sys_rst
.sym 117063 $abc$40744$n6540
.sym 117064 $abc$40744$n3598_1
.sym 117067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 117068 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 117069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 117070 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 117071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 117072 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 117073 $abc$40744$n3754
.sym 117074 $abc$40744$n3755
.sym 117075 $abc$40744$n6556
.sym 117076 $abc$40744$n3598_1
.sym 117079 $abc$40744$n6546
.sym 117080 $abc$40744$n3598_1
.sym 117083 $abc$40744$n6560
.sym 117084 $abc$40744$n3598_1
.sym 117087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 117088 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 117089 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 117090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 117091 $abc$40744$n6562
.sym 117092 $abc$40744$n3598_1
.sym 117095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 117096 VexRiscv._zz_289_[0]
.sym 117097 VexRiscv._zz_289_[1]
.sym 117098 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 117099 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 117100 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 117101 $abc$40744$n3692
.sym 117103 VexRiscv._zz_136_[6]
.sym 117107 $abc$40744$n190
.sym 117108 $abc$40744$n192
.sym 117109 $abc$40744$n194
.sym 117110 $abc$40744$n196
.sym 117111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 117112 VexRiscv._zz_289_[2]
.sym 117113 $abc$40744$n3757
.sym 117114 $abc$40744$n3758
.sym 117115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 117116 VexRiscv._zz_289_[3]
.sym 117117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 117118 VexRiscv._zz_289_[4]
.sym 117119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 117120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 117121 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 117122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 117123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 117127 basesoc_ctrl_bus_errors[8]
.sym 117128 $abc$40744$n3905
.sym 117129 $abc$40744$n6021
.sym 117131 basesoc_we
.sym 117132 $abc$40744$n3795
.sym 117133 $abc$40744$n3817
.sym 117134 sys_rst
.sym 117135 basesoc_ctrl_bus_errors[16]
.sym 117136 $abc$40744$n3908_1
.sym 117137 $abc$40744$n3817
.sym 117138 basesoc_ctrl_storage[24]
.sym 117139 basesoc_dat_w[1]
.sym 117143 $abc$40744$n214
.sym 117147 basesoc_ctrl_storage[16]
.sym 117148 $abc$40744$n3814
.sym 117149 $abc$40744$n6020_1
.sym 117150 $abc$40744$n6022_1
.sym 117151 $abc$40744$n3606_1
.sym 117152 $abc$40744$n3607_1
.sym 117153 $abc$40744$n3608_1
.sym 117155 basesoc_vexriscv_dbus_we
.sym 117156 $abc$40744$n3635_1
.sym 117157 $abc$40744$n3640
.sym 117158 VexRiscv._zz_313_
.sym 117159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 117163 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 117167 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 117171 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 117175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 117176 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 117177 VexRiscv._zz_191_
.sym 117178 $abc$40744$n235
.sym 117179 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 117183 VexRiscv._zz_136_[25]
.sym 117184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 117187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 117188 VexRiscv._zz_289_[2]
.sym 117189 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 117190 VexRiscv._zz_289_[4]
.sym 117191 $abc$40744$n3999
.sym 117192 VexRiscv._zz_201_[13]
.sym 117193 $abc$40744$n4228
.sym 117194 VexRiscv.CsrPlugin_mepc[13]
.sym 117195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 117199 VexRiscv._zz_136_[22]
.sym 117203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 117204 $abc$40744$n4043
.sym 117205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 117206 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 117207 VexRiscv._zz_136_[22]
.sym 117208 VexRiscv._zz_136_[2]
.sym 117211 $abc$40744$n4043
.sym 117212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 117213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 117215 VexRiscv.CsrPlugin_mtval[13]
.sym 117216 $abc$40744$n4230_1
.sym 117217 $abc$40744$n4423_1
.sym 117219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 117220 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 117223 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 117224 $abc$40744$n3812
.sym 117225 $abc$40744$n6070_1
.sym 117227 $abc$40744$n6421
.sym 117228 VexRiscv._zz_79_[4]
.sym 117229 $abc$40744$n6672
.sym 117231 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 117232 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 117233 VexRiscv._zz_171_[0]
.sym 117234 VexRiscv._zz_171_[1]
.sym 117235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 117236 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 117237 VexRiscv._zz_191_
.sym 117238 $abc$40744$n235
.sym 117239 VexRiscv._zz_35_[7]
.sym 117240 $abc$40744$n4900
.sym 117241 $abc$40744$n4872
.sym 117243 VexRiscv._zz_216_[7]
.sym 117244 VexRiscv._zz_164_[7]
.sym 117245 $abc$40744$n4868
.sym 117247 $abc$40744$n4901
.sym 117248 VexRiscv._zz_79_[7]
.sym 117249 $abc$40744$n6712
.sym 117251 $abc$40744$n5
.sym 117255 $abc$40744$n4303_1
.sym 117256 VexRiscv._zz_36_[7]
.sym 117257 $abc$40744$n4267_1
.sym 117259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 117263 VexRiscv._zz_200_[15]
.sym 117264 VexRiscv._zz_287_[0]
.sym 117265 VexRiscv._zz_44_[1]
.sym 117266 VexRiscv._zz_44_[0]
.sym 117267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 117271 VexRiscv._zz_290_[1]
.sym 117272 VexRiscv._zz_152_[1]
.sym 117273 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117275 VexRiscv._zz_37_[1]
.sym 117276 VexRiscv._zz_37_[0]
.sym 117277 VexRiscv.execute_arbitration_isValid
.sym 117279 VexRiscv._zz_290_[0]
.sym 117280 VexRiscv._zz_152_[0]
.sym 117281 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117283 VexRiscv._zz_217_[7]
.sym 117284 VexRiscv._zz_164_[7]
.sym 117285 $abc$40744$n6675_1
.sym 117287 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 117291 VexRiscv._zz_200_[1]
.sym 117292 VexRiscv._zz_287_[1]
.sym 117293 VexRiscv._zz_44_[1]
.sym 117294 VexRiscv._zz_44_[0]
.sym 117295 $abc$40744$n2649
.sym 117296 $abc$40744$n3721_1
.sym 117297 $abc$40744$n4843
.sym 117299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 117303 VexRiscv._zz_200_[0]
.sym 117304 VexRiscv._zz_287_[0]
.sym 117305 VexRiscv._zz_44_[1]
.sym 117306 VexRiscv._zz_44_[0]
.sym 117307 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 117308 $abc$40744$n3744
.sym 117309 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 117310 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117311 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 117315 $abc$40744$n6660
.sym 117316 $abc$40744$n3732
.sym 117317 $abc$40744$n3737
.sym 117318 $abc$40744$n3742
.sym 117319 $abc$40744$n3734
.sym 117320 $abc$40744$n3733
.sym 117321 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 117322 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117323 VexRiscv._zz_289_[2]
.sym 117324 VexRiscv._zz_41_[2]
.sym 117325 VexRiscv._zz_42_[0]
.sym 117326 VexRiscv._zz_42_[1]
.sym 117327 $abc$40744$n3733
.sym 117328 $abc$40744$n3734
.sym 117329 $abc$40744$n3735
.sym 117330 $abc$40744$n3736
.sym 117331 VexRiscv._zz_130_[1]
.sym 117332 VexRiscv._zz_289_[1]
.sym 117333 VexRiscv._zz_42_[0]
.sym 117334 $abc$40744$n6659_1
.sym 117336 VexRiscv._zz_294_
.sym 117337 VexRiscv._zz_293_[0]
.sym 117338 VexRiscv._zz_152_[0]
.sym 117339 VexRiscv._zz_289_[3]
.sym 117340 VexRiscv._zz_41_[3]
.sym 117341 VexRiscv._zz_42_[0]
.sym 117342 VexRiscv._zz_42_[1]
.sym 117343 $abc$40744$n3746
.sym 117344 $abc$40744$n3743
.sym 117345 $abc$40744$n3721_1
.sym 117347 VexRiscv._zz_130_[4]
.sym 117348 VexRiscv._zz_289_[4]
.sym 117349 VexRiscv._zz_42_[0]
.sym 117350 VexRiscv._zz_42_[1]
.sym 117351 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 117355 $abc$40744$n3735
.sym 117356 $abc$40744$n3736
.sym 117359 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 117360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 117361 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 117362 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 117363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 117367 $abc$40744$n6660
.sym 117368 VexRiscv._zz_294_
.sym 117371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 117375 VexRiscv._zz_136_[25]
.sym 117379 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 117384 VexRiscv._zz_152_[0]
.sym 117388 VexRiscv._zz_294_
.sym 117389 VexRiscv._zz_293_[0]
.sym 117392 VexRiscv._zz_293_[1]
.sym 117393 VexRiscv._zz_152_[1]
.sym 117394 $auto$maccmap.cc:240:synth$8597.C[1]
.sym 117396 VexRiscv._zz_293_[2]
.sym 117397 VexRiscv._zz_152_[2]
.sym 117398 $auto$maccmap.cc:240:synth$8597.C[2]
.sym 117400 VexRiscv._zz_293_[3]
.sym 117401 VexRiscv._zz_152_[3]
.sym 117402 $auto$maccmap.cc:240:synth$8597.C[3]
.sym 117404 VexRiscv._zz_293_[4]
.sym 117405 VexRiscv._zz_152_[4]
.sym 117406 $auto$maccmap.cc:240:synth$8597.C[4]
.sym 117408 VexRiscv._zz_293_[5]
.sym 117409 VexRiscv._zz_152_[5]
.sym 117410 $auto$maccmap.cc:240:synth$8597.C[5]
.sym 117412 VexRiscv._zz_293_[6]
.sym 117413 VexRiscv._zz_152_[6]
.sym 117414 $auto$maccmap.cc:240:synth$8597.C[6]
.sym 117416 VexRiscv._zz_293_[7]
.sym 117417 VexRiscv._zz_152_[7]
.sym 117418 $auto$maccmap.cc:240:synth$8597.C[7]
.sym 117420 VexRiscv._zz_293_[8]
.sym 117421 VexRiscv._zz_152_[8]
.sym 117422 $auto$maccmap.cc:240:synth$8597.C[8]
.sym 117424 VexRiscv._zz_293_[9]
.sym 117425 VexRiscv._zz_152_[9]
.sym 117426 $auto$maccmap.cc:240:synth$8597.C[9]
.sym 117428 VexRiscv._zz_293_[10]
.sym 117429 VexRiscv._zz_152_[10]
.sym 117430 $auto$maccmap.cc:240:synth$8597.C[10]
.sym 117432 VexRiscv._zz_293_[11]
.sym 117433 VexRiscv._zz_152_[11]
.sym 117434 $auto$maccmap.cc:240:synth$8597.C[11]
.sym 117436 VexRiscv._zz_293_[12]
.sym 117437 VexRiscv._zz_152_[12]
.sym 117438 $auto$maccmap.cc:240:synth$8597.C[12]
.sym 117440 VexRiscv._zz_293_[13]
.sym 117441 VexRiscv._zz_152_[13]
.sym 117442 $auto$maccmap.cc:240:synth$8597.C[13]
.sym 117444 VexRiscv._zz_293_[14]
.sym 117445 VexRiscv._zz_152_[14]
.sym 117446 $auto$maccmap.cc:240:synth$8597.C[14]
.sym 117448 VexRiscv._zz_293_[15]
.sym 117449 VexRiscv._zz_152_[15]
.sym 117450 $auto$maccmap.cc:240:synth$8597.C[15]
.sym 117452 VexRiscv._zz_293_[16]
.sym 117453 VexRiscv._zz_152_[16]
.sym 117454 $auto$maccmap.cc:240:synth$8597.C[16]
.sym 117456 VexRiscv._zz_293_[17]
.sym 117457 VexRiscv._zz_152_[17]
.sym 117458 $auto$maccmap.cc:240:synth$8597.C[17]
.sym 117460 VexRiscv._zz_293_[18]
.sym 117461 VexRiscv._zz_152_[18]
.sym 117462 $auto$maccmap.cc:240:synth$8597.C[18]
.sym 117464 VexRiscv._zz_293_[19]
.sym 117465 VexRiscv._zz_152_[19]
.sym 117466 $auto$maccmap.cc:240:synth$8597.C[19]
.sym 117468 VexRiscv._zz_293_[20]
.sym 117469 VexRiscv._zz_152_[20]
.sym 117470 $auto$maccmap.cc:240:synth$8597.C[20]
.sym 117472 VexRiscv._zz_293_[21]
.sym 117473 VexRiscv._zz_152_[21]
.sym 117474 $auto$maccmap.cc:240:synth$8597.C[21]
.sym 117476 VexRiscv._zz_293_[22]
.sym 117477 VexRiscv._zz_152_[22]
.sym 117478 $auto$maccmap.cc:240:synth$8597.C[22]
.sym 117480 VexRiscv._zz_293_[23]
.sym 117481 VexRiscv._zz_152_[23]
.sym 117482 $auto$maccmap.cc:240:synth$8597.C[23]
.sym 117484 VexRiscv._zz_293_[24]
.sym 117485 VexRiscv._zz_152_[24]
.sym 117486 $auto$maccmap.cc:240:synth$8597.C[24]
.sym 117488 VexRiscv._zz_293_[25]
.sym 117489 VexRiscv._zz_152_[25]
.sym 117490 $auto$maccmap.cc:240:synth$8597.C[25]
.sym 117492 VexRiscv._zz_293_[26]
.sym 117493 VexRiscv._zz_152_[26]
.sym 117494 $auto$maccmap.cc:240:synth$8597.C[26]
.sym 117496 VexRiscv._zz_293_[27]
.sym 117497 VexRiscv._zz_152_[27]
.sym 117498 $auto$maccmap.cc:240:synth$8597.C[27]
.sym 117500 VexRiscv._zz_293_[28]
.sym 117501 VexRiscv._zz_152_[28]
.sym 117502 $auto$maccmap.cc:240:synth$8597.C[28]
.sym 117504 VexRiscv._zz_293_[29]
.sym 117505 VexRiscv._zz_152_[29]
.sym 117506 $auto$maccmap.cc:240:synth$8597.C[29]
.sym 117508 VexRiscv._zz_293_[30]
.sym 117509 VexRiscv._zz_152_[30]
.sym 117510 $auto$maccmap.cc:240:synth$8597.C[30]
.sym 117512 VexRiscv._zz_293_[31]
.sym 117513 VexRiscv._zz_152_[31]
.sym 117514 $auto$maccmap.cc:240:synth$8597.C[31]
.sym 117515 $abc$40744$n4170_1
.sym 117516 VexRiscv._zz_294_
.sym 117519 VexRiscv._zz_290_[25]
.sym 117520 VexRiscv._zz_152_[25]
.sym 117521 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117522 $abc$40744$n4239_1
.sym 117523 VexRiscv._zz_290_[20]
.sym 117524 VexRiscv._zz_152_[20]
.sym 117525 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 117531 VexRiscv._zz_41_[23]
.sym 117532 $abc$40744$n3729_1
.sym 117533 $abc$40744$n4078
.sym 117535 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 117539 $abc$40744$n4077
.sym 117540 VexRiscv._zz_294_
.sym 117543 VexRiscv._zz_290_[22]
.sym 117544 VexRiscv._zz_152_[22]
.sym 117545 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117547 VexRiscv._zz_35_[19]
.sym 117551 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 117552 $abc$40744$n4239_1
.sym 117555 $abc$40744$n3228
.sym 117559 $abc$40744$n4691_1
.sym 117560 $abc$40744$n4689
.sym 117561 $abc$40744$n3749
.sym 117563 $abc$40744$n4535
.sym 117564 $abc$40744$n4479_1
.sym 117565 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 117566 $abc$40744$n4261_1
.sym 117567 VexRiscv._zz_35_[16]
.sym 117571 $abc$40744$n3977
.sym 117572 $abc$40744$n3979
.sym 117576 VexRiscv._zz_318_[0]
.sym 117577 VexRiscv._zz_316_[0]
.sym 117580 VexRiscv._zz_318_[1]
.sym 117581 VexRiscv._zz_316_[1]
.sym 117582 $auto$alumacc.cc:474:replace_alu$4039.C[1]
.sym 117584 VexRiscv._zz_318_[2]
.sym 117585 VexRiscv._zz_316_[2]
.sym 117586 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 117588 VexRiscv._zz_318_[3]
.sym 117589 VexRiscv._zz_316_[3]
.sym 117590 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 117592 VexRiscv._zz_318_[4]
.sym 117593 VexRiscv._zz_316_[4]
.sym 117594 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 117596 VexRiscv._zz_318_[5]
.sym 117597 VexRiscv._zz_316_[5]
.sym 117598 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 117600 VexRiscv._zz_318_[6]
.sym 117601 VexRiscv._zz_316_[6]
.sym 117602 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 117604 VexRiscv._zz_318_[7]
.sym 117605 VexRiscv._zz_316_[7]
.sym 117606 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 117608 VexRiscv._zz_318_[8]
.sym 117609 VexRiscv._zz_316_[8]
.sym 117610 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 117612 VexRiscv._zz_318_[9]
.sym 117613 VexRiscv._zz_316_[9]
.sym 117614 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 117616 VexRiscv._zz_318_[10]
.sym 117617 VexRiscv._zz_316_[10]
.sym 117618 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 117620 VexRiscv._zz_318_[11]
.sym 117621 VexRiscv._zz_316_[11]
.sym 117622 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 117624 VexRiscv._zz_318_[12]
.sym 117625 VexRiscv._zz_316_[12]
.sym 117626 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 117628 VexRiscv._zz_318_[13]
.sym 117629 VexRiscv._zz_316_[13]
.sym 117630 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 117632 VexRiscv._zz_318_[14]
.sym 117633 VexRiscv._zz_316_[14]
.sym 117634 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 117636 VexRiscv._zz_318_[15]
.sym 117637 VexRiscv._zz_316_[15]
.sym 117638 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 117640 VexRiscv._zz_318_[16]
.sym 117641 VexRiscv._zz_316_[16]
.sym 117642 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 117644 VexRiscv._zz_318_[17]
.sym 117645 VexRiscv._zz_316_[17]
.sym 117646 $auto$alumacc.cc:474:replace_alu$4039.C[17]
.sym 117648 VexRiscv._zz_318_[18]
.sym 117649 VexRiscv._zz_316_[18]
.sym 117650 $auto$alumacc.cc:474:replace_alu$4039.C[18]
.sym 117652 VexRiscv._zz_318_[19]
.sym 117653 VexRiscv._zz_316_[19]
.sym 117654 $auto$alumacc.cc:474:replace_alu$4039.C[19]
.sym 117656 VexRiscv._zz_318_[20]
.sym 117657 VexRiscv._zz_316_[20]
.sym 117658 $auto$alumacc.cc:474:replace_alu$4039.C[20]
.sym 117660 VexRiscv._zz_318_[21]
.sym 117661 VexRiscv._zz_316_[21]
.sym 117662 $auto$alumacc.cc:474:replace_alu$4039.C[21]
.sym 117664 VexRiscv._zz_318_[22]
.sym 117665 VexRiscv._zz_316_[22]
.sym 117666 $auto$alumacc.cc:474:replace_alu$4039.C[22]
.sym 117668 VexRiscv._zz_318_[23]
.sym 117669 VexRiscv._zz_316_[23]
.sym 117670 $auto$alumacc.cc:474:replace_alu$4039.C[23]
.sym 117672 VexRiscv._zz_318_[24]
.sym 117673 VexRiscv._zz_316_[24]
.sym 117674 $auto$alumacc.cc:474:replace_alu$4039.C[24]
.sym 117676 VexRiscv._zz_318_[25]
.sym 117677 VexRiscv._zz_316_[25]
.sym 117678 $auto$alumacc.cc:474:replace_alu$4039.C[25]
.sym 117680 VexRiscv._zz_318_[26]
.sym 117681 VexRiscv._zz_316_[26]
.sym 117682 $auto$alumacc.cc:474:replace_alu$4039.C[26]
.sym 117684 VexRiscv._zz_318_[27]
.sym 117685 VexRiscv._zz_316_[27]
.sym 117686 $auto$alumacc.cc:474:replace_alu$4039.C[27]
.sym 117688 VexRiscv._zz_318_[28]
.sym 117689 VexRiscv._zz_316_[28]
.sym 117690 $auto$alumacc.cc:474:replace_alu$4039.C[28]
.sym 117692 VexRiscv._zz_318_[29]
.sym 117693 VexRiscv._zz_316_[29]
.sym 117694 $auto$alumacc.cc:474:replace_alu$4039.C[29]
.sym 117696 VexRiscv._zz_318_[30]
.sym 117697 VexRiscv._zz_316_[30]
.sym 117698 $auto$alumacc.cc:474:replace_alu$4039.C[30]
.sym 117700 VexRiscv._zz_318_[31]
.sym 117701 VexRiscv._zz_316_[31]
.sym 117702 $auto$alumacc.cc:474:replace_alu$4039.C[31]
.sym 117704 VexRiscv._zz_318_[32]
.sym 117705 VexRiscv._zz_316_[32]
.sym 117706 $auto$alumacc.cc:474:replace_alu$4039.C[32]
.sym 117708 VexRiscv._zz_318_[32]
.sym 117709 VexRiscv._zz_316_[32]
.sym 117710 $auto$alumacc.cc:474:replace_alu$4039.C[33]
.sym 117711 VexRiscv._zz_35_[22]
.sym 117712 $abc$40744$n4960
.sym 117713 $abc$40744$n4872
.sym 117715 VexRiscv._zz_35_[19]
.sym 117716 $abc$40744$n4533
.sym 117717 $abc$40744$n4266_1
.sym 117719 VexRiscv._zz_194_[24]
.sym 117720 VexRiscv._zz_323_[0]
.sym 117723 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 117724 VexRiscv._zz_152_[19]
.sym 117725 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117727 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 117728 $abc$40744$n4686_1
.sym 117729 VexRiscv.memory_arbitration_isValid
.sym 117730 VexRiscv.execute_to_memory_IS_DIV
.sym 117731 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 117732 VexRiscv._zz_152_[25]
.sym 117733 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117735 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 117736 $abc$40744$n4687
.sym 117737 $abc$40744$n3638
.sym 117739 VexRiscv._zz_318_[27]
.sym 117740 VexRiscv._zz_195_[28]
.sym 117741 $abc$40744$n4265_1
.sym 117743 VexRiscv._zz_318_[16]
.sym 117744 VexRiscv._zz_195_[17]
.sym 117745 $abc$40744$n4265_1
.sym 117747 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 117751 $abc$40744$n3977
.sym 117752 sys_rst
.sym 117753 $abc$40744$n3979
.sym 117755 VexRiscv._zz_318_[28]
.sym 117756 VexRiscv._zz_195_[29]
.sym 117757 $abc$40744$n4265_1
.sym 117759 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 117760 $abc$40744$n4485_1
.sym 117761 $abc$40744$n3638
.sym 117763 $abc$40744$n4559_1
.sym 117764 VexRiscv._zz_171_[0]
.sym 117765 VexRiscv._zz_171_[1]
.sym 117766 VexRiscv._zz_152_[20]
.sym 117767 $abc$40744$n6571
.sym 117768 $abc$40744$n3979
.sym 117769 $abc$40744$n6095_1
.sym 117775 VexRiscv.CsrPlugin_mtval[20]
.sym 117776 $abc$40744$n4230_1
.sym 117777 $abc$40744$n4560_1
.sym 117780 $PACKER_VCC_NET
.sym 117781 spiflash_counter[0]
.sym 117791 $abc$40744$n3979
.sym 117792 $abc$40744$n6095_1
.sym 117803 basesoc_timer0_value[8]
.sym 117835 basesoc_dat_w[2]
.sym 117855 basesoc_ctrl_reset_reset_r
.sym 117859 basesoc_dat_w[5]
.sym 117863 basesoc_adr[3]
.sym 117864 $abc$40744$n3818
.sym 117865 basesoc_adr[2]
.sym 117867 basesoc_we
.sym 117868 $abc$40744$n3840_1
.sym 117869 $abc$40744$n3794
.sym 117870 sys_rst
.sym 117887 basesoc_timer0_value[24]
.sym 117895 basesoc_dat_w[3]
.sym 117899 $abc$40744$n3841_1
.sym 117900 $abc$40744$n3842_1
.sym 117903 basesoc_adr[11]
.sym 117904 basesoc_adr[12]
.sym 117907 basesoc_adr[12]
.sym 117908 basesoc_adr[11]
.sym 117911 $abc$40744$n3796
.sym 117912 $abc$40744$n3842_1
.sym 117915 basesoc_dat_w[4]
.sym 117919 basesoc_adr[11]
.sym 117920 $abc$40744$n3842_1
.sym 117921 basesoc_adr[12]
.sym 117923 basesoc_dat_w[2]
.sym 117927 basesoc_adr[1]
.sym 117928 basesoc_adr[0]
.sym 117931 basesoc_adr[13]
.sym 117932 basesoc_adr[10]
.sym 117933 basesoc_adr[9]
.sym 117934 $abc$40744$n3796
.sym 117935 $abc$40744$n3793
.sym 117936 $abc$40744$n3869
.sym 117937 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 117939 $abc$40744$n3869
.sym 117940 basesoc_we
.sym 117943 basesoc_adr[13]
.sym 117944 basesoc_adr[9]
.sym 117945 basesoc_adr[10]
.sym 117947 array_muxed0[13]
.sym 117951 $abc$40744$n3793
.sym 117952 $abc$40744$n3869
.sym 117953 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 117955 basesoc_adr[13]
.sym 117956 basesoc_adr[9]
.sym 117957 $abc$40744$n3796
.sym 117958 basesoc_adr[10]
.sym 117959 basesoc_uart_phy_rx
.sym 117960 basesoc_uart_phy_rx_r
.sym 117961 $abc$40744$n6208_1
.sym 117962 basesoc_uart_phy_rx_busy
.sym 117963 basesoc_adr[2]
.sym 117964 $abc$40744$n3794
.sym 117967 $abc$40744$n3793
.sym 117968 $abc$40744$n3869
.sym 117969 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 117971 basesoc_adr[0]
.sym 117972 $abc$40744$n6779_1
.sym 117973 $abc$40744$n5908_1
.sym 117974 $abc$40744$n3869
.sym 117975 array_muxed0[3]
.sym 117979 $abc$40744$n6777_1
.sym 117980 $abc$40744$n3869
.sym 117983 $abc$40744$n3936
.sym 117984 $abc$40744$n3794
.sym 117985 csrbankarray_csrbank0_leds_out0_w[4]
.sym 117987 $abc$40744$n6798_1
.sym 117988 $abc$40744$n6797_1
.sym 117989 $abc$40744$n3795
.sym 117991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 117992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 117993 $abc$40744$n3664
.sym 117994 $abc$40744$n3659
.sym 117995 $abc$40744$n3664
.sym 117996 VexRiscv._zz_136_[25]
.sym 117997 $abc$40744$n3667
.sym 117999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 118000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 118003 VexRiscv._zz_289_[1]
.sym 118007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118008 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 118009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 118011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 118012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 118015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118016 $abc$40744$n3658
.sym 118017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 118018 $abc$40744$n3659
.sym 118019 VexRiscv._zz_289_[3]
.sym 118023 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 118027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 118031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 118032 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 118033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 118034 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 118035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 118039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 118043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 118044 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118045 $abc$40744$n3657
.sym 118047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 118051 $abc$40744$n190
.sym 118055 $abc$40744$n198
.sym 118059 $abc$40744$n3936
.sym 118060 $abc$40744$n3815
.sym 118061 basesoc_we
.sym 118063 $abc$40744$n2296
.sym 118064 basesoc_uart_phy_tx_bitcount[1]
.sym 118067 $abc$40744$n192
.sym 118071 $abc$40744$n202
.sym 118075 $abc$40744$n194
.sym 118079 $abc$40744$n3598_1
.sym 118080 count[0]
.sym 118083 $abc$40744$n200
.sym 118088 reset_delay[0]
.sym 118092 reset_delay[1]
.sym 118093 $PACKER_VCC_NET
.sym 118096 reset_delay[2]
.sym 118097 $PACKER_VCC_NET
.sym 118098 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 118100 reset_delay[3]
.sym 118101 $PACKER_VCC_NET
.sym 118102 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 118104 reset_delay[4]
.sym 118105 $PACKER_VCC_NET
.sym 118106 $auto$alumacc.cc:474:replace_alu$4012.C[4]
.sym 118108 reset_delay[5]
.sym 118109 $PACKER_VCC_NET
.sym 118110 $auto$alumacc.cc:474:replace_alu$4012.C[5]
.sym 118112 reset_delay[6]
.sym 118113 $PACKER_VCC_NET
.sym 118114 $auto$alumacc.cc:474:replace_alu$4012.C[6]
.sym 118116 reset_delay[7]
.sym 118117 $PACKER_VCC_NET
.sym 118118 $auto$alumacc.cc:474:replace_alu$4012.C[7]
.sym 118120 reset_delay[8]
.sym 118121 $PACKER_VCC_NET
.sym 118122 $auto$alumacc.cc:474:replace_alu$4012.C[8]
.sym 118124 reset_delay[9]
.sym 118125 $PACKER_VCC_NET
.sym 118126 $auto$alumacc.cc:474:replace_alu$4012.C[9]
.sym 118128 reset_delay[10]
.sym 118129 $PACKER_VCC_NET
.sym 118130 $auto$alumacc.cc:474:replace_alu$4012.C[10]
.sym 118132 reset_delay[11]
.sym 118133 $PACKER_VCC_NET
.sym 118134 $auto$alumacc.cc:474:replace_alu$4012.C[11]
.sym 118135 $abc$40744$n224
.sym 118139 $abc$40744$n226
.sym 118143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118144 $abc$40744$n3659
.sym 118145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 118146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 118147 basesoc_ctrl_reset_reset_r
.sym 118151 VexRiscv._zz_216_[4]
.sym 118152 VexRiscv._zz_164_[4]
.sym 118153 $abc$40744$n4868
.sym 118155 VexRiscv._zz_217_[4]
.sym 118156 VexRiscv._zz_164_[4]
.sym 118157 $abc$40744$n6675_1
.sym 118159 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 118163 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 118164 VexRiscv.CsrPlugin_mepc[2]
.sym 118165 $abc$40744$n5004
.sym 118167 $abc$40744$n4889
.sym 118168 VexRiscv._zz_79_[4]
.sym 118169 $abc$40744$n6712
.sym 118171 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 118175 $abc$40744$n4422_1
.sym 118176 VexRiscv._zz_171_[0]
.sym 118177 VexRiscv._zz_171_[1]
.sym 118178 VexRiscv._zz_152_[13]
.sym 118179 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 118183 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 118187 $abc$40744$n6706
.sym 118188 $abc$40744$n4839
.sym 118189 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 118190 $abc$40744$n4261_1
.sym 118191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 118195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118196 $abc$40744$n3667
.sym 118197 $abc$40744$n3666
.sym 118198 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 118199 VexRiscv._zz_136_[29]
.sym 118200 $abc$40744$n3667
.sym 118201 $abc$40744$n4194_1
.sym 118203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 118207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 118209 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 118211 $abc$40744$n3661
.sym 118212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 118213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118215 basesoc_ctrl_bus_errors[17]
.sym 118216 $abc$40744$n3908_1
.sym 118217 $abc$40744$n3814
.sym 118218 basesoc_ctrl_storage[17]
.sym 118219 $abc$40744$n4875
.sym 118220 VexRiscv._zz_36_[1]
.sym 118221 $abc$40744$n4873_1
.sym 118223 sys_rst
.sym 118224 basesoc_uart_rx_fifo_do_read
.sym 118225 basesoc_uart_rx_fifo_wrport_we
.sym 118227 VexRiscv._zz_35_[1]
.sym 118228 $abc$40744$n6408
.sym 118229 $abc$40744$n4266_1
.sym 118231 $abc$40744$n4899_1
.sym 118232 VexRiscv._zz_36_[7]
.sym 118233 $abc$40744$n4873_1
.sym 118235 $abc$40744$n4860_1
.sym 118236 VexRiscv._zz_36_[0]
.sym 118237 $abc$40744$n4873_1
.sym 118239 VexRiscv._zz_35_[0]
.sym 118240 $abc$40744$n4861
.sym 118241 $abc$40744$n4872
.sym 118243 VexRiscv._zz_35_[1]
.sym 118244 $abc$40744$n4876
.sym 118245 $abc$40744$n4872
.sym 118247 $abc$40744$n233
.sym 118248 $abc$40744$n3727_1
.sym 118251 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118252 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 118253 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 118254 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118255 VexRiscv._zz_35_[0]
.sym 118256 $abc$40744$n6404
.sym 118257 $abc$40744$n4266_1
.sym 118259 $abc$40744$n4296_1
.sym 118260 $abc$40744$n4292
.sym 118261 $abc$40744$n3749
.sym 118263 $abc$40744$n6403
.sym 118264 VexRiscv._zz_36_[0]
.sym 118265 $abc$40744$n4267_1
.sym 118267 basesoc_ctrl_bus_errors[29]
.sym 118268 $abc$40744$n3911
.sym 118269 $abc$40744$n6051
.sym 118270 $abc$40744$n6053
.sym 118271 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 118275 $abc$40744$n6407
.sym 118276 VexRiscv._zz_36_[1]
.sym 118277 $abc$40744$n4267_1
.sym 118279 $abc$40744$n3740
.sym 118280 $abc$40744$n3741
.sym 118283 VexRiscv._zz_130_[3]
.sym 118284 VexRiscv._zz_288_[3]
.sym 118285 VexRiscv._zz_42_[1]
.sym 118286 VexRiscv._zz_42_[0]
.sym 118287 VexRiscv._zz_289_[0]
.sym 118288 VexRiscv._zz_41_[0]
.sym 118289 VexRiscv._zz_42_[0]
.sym 118290 VexRiscv._zz_42_[1]
.sym 118291 VexRiscv._zz_130_[0]
.sym 118292 VexRiscv._zz_288_[0]
.sym 118293 VexRiscv._zz_42_[1]
.sym 118294 VexRiscv._zz_42_[0]
.sym 118295 $abc$40744$n3738
.sym 118296 $abc$40744$n3739
.sym 118300 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 118302 $PACKER_VCC_NET
.sym 118303 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 118304 $abc$40744$n4174
.sym 118305 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118307 $abc$40744$n3738
.sym 118308 $abc$40744$n3739
.sym 118309 $abc$40744$n3740
.sym 118310 $abc$40744$n3741
.sym 118311 VexRiscv.decode_to_execute_RS2[8]
.sym 118312 VexRiscv._zz_288_[8]
.sym 118313 VexRiscv._zz_42_[0]
.sym 118314 VexRiscv._zz_42_[1]
.sym 118315 VexRiscv.decode_to_execute_RS2[15]
.sym 118316 VexRiscv._zz_153_
.sym 118317 VexRiscv._zz_42_[0]
.sym 118318 VexRiscv._zz_42_[1]
.sym 118319 VexRiscv._zz_41_[8]
.sym 118320 $abc$40744$n3729_1
.sym 118321 $abc$40744$n4108_1
.sym 118323 VexRiscv._zz_41_[15]
.sym 118324 $abc$40744$n3729_1
.sym 118325 $abc$40744$n4126_1
.sym 118327 VexRiscv._zz_130_[2]
.sym 118328 VexRiscv._zz_288_[2]
.sym 118329 VexRiscv._zz_42_[1]
.sym 118330 VexRiscv._zz_42_[0]
.sym 118331 $abc$40744$n3733
.sym 118332 $abc$40744$n3734
.sym 118335 $abc$40744$n4174
.sym 118336 VexRiscv._zz_294_
.sym 118339 VexRiscv._zz_136_[29]
.sym 118343 VexRiscv._zz_130_[7]
.sym 118344 VexRiscv._zz_288_[7]
.sym 118345 VexRiscv._zz_42_[0]
.sym 118346 VexRiscv._zz_42_[1]
.sym 118347 $abc$40744$n4144_1
.sym 118348 VexRiscv._zz_294_
.sym 118351 $abc$40744$n3744
.sym 118352 VexRiscv._zz_294_
.sym 118355 VexRiscv.decode_to_execute_RS2[31]
.sym 118356 VexRiscv._zz_153_
.sym 118357 VexRiscv._zz_42_[0]
.sym 118358 VexRiscv._zz_42_[1]
.sym 118359 VexRiscv._zz_42_[0]
.sym 118360 VexRiscv._zz_42_[1]
.sym 118363 basesoc_ctrl_bus_errors[2]
.sym 118364 $abc$40744$n3915
.sym 118365 $abc$40744$n6033
.sym 118366 $abc$40744$n6034_1
.sym 118367 VexRiscv._zz_41_[7]
.sym 118368 $abc$40744$n3729_1
.sym 118369 $abc$40744$n4104_1
.sym 118371 $abc$40744$n4179_1
.sym 118372 VexRiscv._zz_294_
.sym 118375 VexRiscv._zz_290_[6]
.sym 118376 VexRiscv._zz_152_[6]
.sym 118377 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118379 basesoc_ctrl_reset_reset_r
.sym 118383 $abc$40744$n3911
.sym 118384 basesoc_ctrl_bus_errors[26]
.sym 118387 $abc$40744$n4103
.sym 118388 VexRiscv._zz_294_
.sym 118391 basesoc_ctrl_bus_errors[24]
.sym 118392 $abc$40744$n3911
.sym 118393 $abc$40744$n3811
.sym 118394 basesoc_ctrl_storage[8]
.sym 118395 VexRiscv._zz_41_[31]
.sym 118396 $abc$40744$n3729_1
.sym 118397 $abc$40744$n4149
.sym 118399 $abc$40744$n4139
.sym 118400 VexRiscv._zz_294_
.sym 118403 $abc$40744$n4107
.sym 118404 VexRiscv._zz_294_
.sym 118407 basesoc_ctrl_bus_errors[20]
.sym 118408 basesoc_ctrl_bus_errors[21]
.sym 118409 basesoc_ctrl_bus_errors[22]
.sym 118410 basesoc_ctrl_bus_errors[23]
.sym 118411 basesoc_ctrl_bus_errors[16]
.sym 118412 basesoc_ctrl_bus_errors[17]
.sym 118413 basesoc_ctrl_bus_errors[18]
.sym 118414 basesoc_ctrl_bus_errors[19]
.sym 118415 basesoc_ctrl_bus_errors[28]
.sym 118416 basesoc_ctrl_bus_errors[29]
.sym 118417 basesoc_ctrl_bus_errors[30]
.sym 118418 basesoc_ctrl_bus_errors[31]
.sym 118419 basesoc_ctrl_bus_errors[23]
.sym 118420 $abc$40744$n3908_1
.sym 118421 $abc$40744$n3809
.sym 118422 basesoc_ctrl_storage[7]
.sym 118423 basesoc_ctrl_bus_errors[21]
.sym 118424 $abc$40744$n3908_1
.sym 118425 $abc$40744$n3811
.sym 118426 basesoc_ctrl_storage[13]
.sym 118427 basesoc_ctrl_bus_errors[24]
.sym 118428 basesoc_ctrl_bus_errors[25]
.sym 118429 basesoc_ctrl_bus_errors[26]
.sym 118430 basesoc_ctrl_bus_errors[27]
.sym 118431 $abc$40744$n3823
.sym 118432 $abc$40744$n3824
.sym 118433 $abc$40744$n3825
.sym 118434 $abc$40744$n3826
.sym 118435 $abc$40744$n4114_1
.sym 118436 VexRiscv._zz_294_
.sym 118439 $abc$40744$n4155
.sym 118440 VexRiscv._zz_294_
.sym 118443 VexRiscv._zz_290_[16]
.sym 118444 VexRiscv._zz_152_[16]
.sym 118445 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118447 $abc$40744$n4179_1
.sym 118448 $abc$40744$n4180
.sym 118449 VexRiscv._zz_152_[29]
.sym 118450 VexRiscv._zz_152_[2]
.sym 118451 $abc$40744$n4458_1
.sym 118452 VexRiscv._zz_171_[0]
.sym 118453 VexRiscv._zz_171_[1]
.sym 118454 VexRiscv._zz_152_[15]
.sym 118455 $abc$40744$n4162
.sym 118456 VexRiscv._zz_294_
.sym 118459 $abc$40744$n4148
.sym 118460 VexRiscv._zz_294_
.sym 118463 $abc$40744$n4152
.sym 118464 VexRiscv._zz_294_
.sym 118467 $abc$40744$n4175
.sym 118468 VexRiscv._zz_294_
.sym 118471 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 118475 VexRiscv._zz_41_[16]
.sym 118476 $abc$40744$n3729_1
.sym 118477 $abc$40744$n4153
.sym 118479 $abc$40744$n4095_1
.sym 118480 VexRiscv._zz_294_
.sym 118483 VexRiscv._zz_290_[28]
.sym 118484 VexRiscv._zz_152_[28]
.sym 118485 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118487 VexRiscv._zz_290_[27]
.sym 118488 VexRiscv._zz_152_[27]
.sym 118489 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118490 $abc$40744$n4239_1
.sym 118491 $abc$40744$n3999
.sym 118492 VexRiscv._zz_201_[15]
.sym 118493 $abc$40744$n4228
.sym 118494 VexRiscv.CsrPlugin_mepc[15]
.sym 118495 VexRiscv._zz_290_[23]
.sym 118496 VexRiscv._zz_152_[23]
.sym 118497 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118499 VexRiscv._zz_290_[24]
.sym 118500 VexRiscv._zz_152_[24]
.sym 118501 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118502 $abc$40744$n4239_1
.sym 118503 $abc$40744$n4695
.sym 118504 $abc$40744$n4659
.sym 118505 $abc$40744$n4243
.sym 118507 $abc$40744$n4692
.sym 118508 $abc$40744$n4696
.sym 118509 $abc$40744$n4694
.sym 118510 $abc$40744$n3727_1
.sym 118511 VexRiscv.decode_to_execute_RS2[16]
.sym 118512 VexRiscv._zz_153_
.sym 118513 VexRiscv._zz_42_[0]
.sym 118514 VexRiscv._zz_42_[1]
.sym 118515 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 118519 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 118520 $abc$40744$n4239_1
.sym 118523 $abc$40744$n4077
.sym 118524 VexRiscv._zz_152_[23]
.sym 118527 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 118531 $abc$40744$n4481_1
.sym 118532 $abc$40744$n4479_1
.sym 118533 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 118534 $abc$40744$n4261_1
.sym 118535 VexRiscv._zz_36_[27]
.sym 118539 VexRiscv._zz_318_[3]
.sym 118540 VexRiscv._zz_195_[4]
.sym 118541 $abc$40744$n4265_1
.sym 118543 VexRiscv._zz_318_[2]
.sym 118544 VexRiscv._zz_195_[3]
.sym 118545 $abc$40744$n4265_1
.sym 118547 VexRiscv._zz_216_[23]
.sym 118548 VexRiscv._zz_164_[23]
.sym 118549 $abc$40744$n4868
.sym 118551 $abc$40744$n4564_1
.sym 118552 $abc$40744$n4234
.sym 118553 $abc$40744$n4565_1
.sym 118554 $abc$40744$n3727_1
.sym 118555 $abc$40744$n4162
.sym 118556 VexRiscv._zz_49_[0]
.sym 118557 VexRiscv._zz_49_[1]
.sym 118558 VexRiscv._zz_152_[20]
.sym 118559 VexRiscv._zz_217_[23]
.sym 118560 VexRiscv._zz_164_[23]
.sym 118561 $abc$40744$n6675_1
.sym 118563 VexRiscv._zz_41_[28]
.sym 118567 VexRiscv._zz_318_[8]
.sym 118568 VexRiscv._zz_195_[9]
.sym 118569 $abc$40744$n4265_1
.sym 118571 $abc$40744$n4077
.sym 118572 VexRiscv._zz_49_[0]
.sym 118573 VexRiscv._zz_49_[1]
.sym 118574 VexRiscv._zz_152_[23]
.sym 118575 VexRiscv._zz_318_[14]
.sym 118576 VexRiscv._zz_195_[15]
.sym 118577 $abc$40744$n4265_1
.sym 118579 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 118580 $abc$40744$n4455_1
.sym 118581 $abc$40744$n3638
.sym 118583 basesoc_dat_w[5]
.sym 118587 $abc$40744$n4638_1
.sym 118588 $abc$40744$n4642_1
.sym 118589 $abc$40744$n4640_1
.sym 118590 $abc$40744$n3727_1
.sym 118591 VexRiscv._zz_318_[10]
.sym 118592 VexRiscv._zz_195_[11]
.sym 118593 $abc$40744$n4265_1
.sym 118595 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 118596 $abc$40744$n4454_1
.sym 118597 VexRiscv.memory_arbitration_isValid
.sym 118598 VexRiscv.execute_to_memory_IS_DIV
.sym 118599 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 118600 $abc$40744$n4239_1
.sym 118601 $abc$40744$n4617_1
.sym 118602 $abc$40744$n4234
.sym 118603 VexRiscv._zz_318_[20]
.sym 118604 VexRiscv._zz_195_[21]
.sym 118605 $abc$40744$n4265_1
.sym 118607 VexRiscv._zz_318_[17]
.sym 118608 VexRiscv._zz_195_[18]
.sym 118609 $abc$40744$n4265_1
.sym 118611 $abc$40744$n4648_1
.sym 118612 VexRiscv._zz_79_[25]
.sym 118613 $abc$40744$n4266_1
.sym 118614 $abc$40744$n6672
.sym 118615 VexRiscv._zz_194_[18]
.sym 118616 VexRiscv._zz_323_[0]
.sym 118619 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 118623 $abc$40744$n4973
.sym 118624 VexRiscv._zz_79_[25]
.sym 118625 $abc$40744$n6712
.sym 118627 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 118628 VexRiscv._zz_152_[18]
.sym 118629 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118631 $abc$40744$n4608_1
.sym 118632 VexRiscv._zz_79_[23]
.sym 118633 $abc$40744$n4266_1
.sym 118634 $abc$40744$n6672
.sym 118635 $abc$40744$n4266_1
.sym 118636 VexRiscv._zz_35_[23]
.sym 118637 $abc$40744$n4605_1
.sym 118639 VexRiscv._zz_318_[30]
.sym 118640 VexRiscv._zz_195_[31]
.sym 118641 $abc$40744$n4265_1
.sym 118643 VexRiscv._zz_35_[25]
.sym 118647 $abc$40744$n4965_1
.sym 118648 VexRiscv._zz_79_[23]
.sym 118649 $abc$40744$n6712
.sym 118651 VexRiscv._zz_35_[23]
.sym 118655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 118656 VexRiscv._zz_152_[23]
.sym 118657 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118659 $abc$40744$n4647
.sym 118660 $abc$40744$n4479_1
.sym 118661 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 118662 $abc$40744$n4261_1
.sym 118663 $abc$40744$n4641_1
.sym 118664 $abc$40744$n4598_1
.sym 118665 $abc$40744$n4243
.sym 118667 VexRiscv._zz_35_[26]
.sym 118668 $abc$40744$n4663_1
.sym 118669 $abc$40744$n4266_1
.sym 118671 user_btn2
.sym 118672 $abc$40744$n6604
.sym 118675 $abc$40744$n6672
.sym 118676 VexRiscv._zz_79_[19]
.sym 118677 $abc$40744$n4536
.sym 118679 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 118680 VexRiscv._zz_152_[27]
.sym 118681 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118683 $abc$40744$n4544
.sym 118684 $abc$40744$n4512
.sym 118685 $abc$40744$n4243
.sym 118686 $abc$40744$n3727_1
.sym 118687 $abc$40744$n4598_1
.sym 118688 $abc$40744$n4562_1
.sym 118689 $abc$40744$n4243
.sym 118690 $abc$40744$n3727_1
.sym 118691 $abc$40744$n4678_1
.sym 118692 $abc$40744$n4641_1
.sym 118693 $abc$40744$n4243
.sym 118694 $abc$40744$n3727_1
.sym 118695 $abc$40744$n3596
.sym 118696 $abc$40744$n3594
.sym 118697 sys_rst
.sym 118699 spiflash_counter[6]
.sym 118700 spiflash_counter[7]
.sym 118701 $abc$40744$n3594
.sym 118703 $abc$40744$n3596
.sym 118704 spiflash_counter[0]
.sym 118707 spiflash_counter[5]
.sym 118708 $abc$40744$n3980
.sym 118709 spiflash_counter[4]
.sym 118711 spiflash_counter[5]
.sym 118712 spiflash_counter[4]
.sym 118713 $abc$40744$n3980
.sym 118715 user_btn2
.sym 118716 $abc$40744$n6616
.sym 118719 $abc$40744$n3971
.sym 118720 $abc$40744$n3595_1
.sym 118723 spiflash_counter[0]
.sym 118724 $abc$40744$n3595_1
.sym 118727 $abc$40744$n6098_1
.sym 118728 $abc$40744$n6581
.sym 118731 spiflash_counter[1]
.sym 118732 spiflash_counter[2]
.sym 118733 spiflash_counter[3]
.sym 118735 $abc$40744$n6098_1
.sym 118736 $abc$40744$n6579
.sym 118739 $abc$40744$n6098_1
.sym 118740 $abc$40744$n6575
.sym 118743 spiflash_counter[2]
.sym 118744 spiflash_counter[3]
.sym 118745 $abc$40744$n3971
.sym 118746 spiflash_counter[1]
.sym 118747 $abc$40744$n6098_1
.sym 118748 $abc$40744$n6583
.sym 118751 $abc$40744$n6098_1
.sym 118752 $abc$40744$n6585
.sym 118755 $abc$40744$n6098_1
.sym 118756 $abc$40744$n6577
.sym 118759 basesoc_dat_w[1]
.sym 118763 basesoc_dat_w[5]
.sym 118791 basesoc_ctrl_reset_reset_r
.sym 118807 spiflash_bus_dat_r[7]
.sym 118808 csrbankarray_csrbank3_bitbang0_w[0]
.sym 118809 csrbankarray_csrbank3_bitbang_en0_w
.sym 118823 spiflash_bus_dat_r[11]
.sym 118824 array_muxed0[10]
.sym 118825 $abc$40744$n3983
.sym 118827 $abc$40744$n3818
.sym 118828 spiflash_miso
.sym 118831 spiflash_bus_dat_r[10]
.sym 118832 array_muxed0[9]
.sym 118833 $abc$40744$n3983
.sym 118835 basesoc_we
.sym 118836 $abc$40744$n3973
.sym 118837 $abc$40744$n3815
.sym 118838 sys_rst
.sym 118843 $abc$40744$n6002_1
.sym 118844 csrbankarray_csrbank3_bitbang0_w[1]
.sym 118845 $abc$40744$n3815
.sym 118846 csrbankarray_csrbank3_bitbang_en0_w
.sym 118859 array_muxed0[11]
.sym 118863 array_muxed0[12]
.sym 118871 $abc$40744$n3794
.sym 118872 csrbankarray_csrbank3_bitbang0_w[0]
.sym 118873 $abc$40744$n6001
.sym 118874 $abc$40744$n3973
.sym 118888 basesoc_uart_phy_tx_bitcount[0]
.sym 118893 basesoc_uart_phy_tx_bitcount[1]
.sym 118897 basesoc_uart_phy_tx_bitcount[2]
.sym 118898 $auto$alumacc.cc:474:replace_alu$4003.C[2]
.sym 118901 basesoc_uart_phy_tx_bitcount[3]
.sym 118902 $auto$alumacc.cc:474:replace_alu$4003.C[3]
.sym 118907 basesoc_uart_rx_fifo_readable
.sym 118908 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 118909 basesoc_adr[2]
.sym 118910 basesoc_adr[1]
.sym 118911 $PACKER_GND_NET
.sym 118919 $abc$40744$n3868_1
.sym 118920 $abc$40744$n3794
.sym 118921 basesoc_adr[2]
.sym 118922 basesoc_dat_w[1]
.sym 118923 basesoc_uart_eventmanager_status_w[0]
.sym 118924 $abc$40744$n3793
.sym 118925 $abc$40744$n3868_1
.sym 118927 basesoc_uart_eventmanager_status_w[0]
.sym 118928 $abc$40744$n6775
.sym 118929 basesoc_adr[2]
.sym 118930 $abc$40744$n6776_1
.sym 118931 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 118932 basesoc_uart_eventmanager_pending_w[1]
.sym 118933 basesoc_adr[2]
.sym 118934 $abc$40744$n3794
.sym 118939 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 118943 basesoc_adr[3]
.sym 118944 $abc$40744$n3794
.sym 118945 basesoc_adr[2]
.sym 118947 $abc$40744$n96
.sym 118948 $abc$40744$n3809
.sym 118949 $abc$40744$n3915
.sym 118950 basesoc_ctrl_bus_errors[3]
.sym 118951 basesoc_uart_phy_tx_reg[5]
.sym 118952 basesoc_uart_phy_sink_payload_data[4]
.sym 118953 $abc$40744$n2296
.sym 118955 basesoc_uart_phy_tx_bitcount[1]
.sym 118956 basesoc_uart_phy_tx_bitcount[2]
.sym 118957 basesoc_uart_phy_tx_bitcount[3]
.sym 118959 $abc$40744$n2296
.sym 118960 basesoc_uart_phy_sink_payload_data[7]
.sym 118963 $abc$40744$n3793
.sym 118964 basesoc_adr[3]
.sym 118967 basesoc_uart_phy_tx_reg[6]
.sym 118968 basesoc_uart_phy_sink_payload_data[5]
.sym 118969 $abc$40744$n2296
.sym 118971 basesoc_uart_phy_tx_reg[7]
.sym 118972 basesoc_uart_phy_sink_payload_data[6]
.sym 118973 $abc$40744$n2296
.sym 118975 basesoc_we
.sym 118976 $abc$40744$n3795
.sym 118977 $abc$40744$n3809
.sym 118978 sys_rst
.sym 118979 $abc$40744$n3850_1
.sym 118980 $abc$40744$n3847_1
.sym 118981 $abc$40744$n2290
.sym 118984 count[0]
.sym 118988 count[1]
.sym 118989 $PACKER_VCC_NET
.sym 118992 count[2]
.sym 118993 $PACKER_VCC_NET
.sym 118994 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 118996 count[3]
.sym 118997 $PACKER_VCC_NET
.sym 118998 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 119000 count[4]
.sym 119001 $PACKER_VCC_NET
.sym 119002 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 119004 count[5]
.sym 119005 $PACKER_VCC_NET
.sym 119006 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 119008 count[6]
.sym 119009 $PACKER_VCC_NET
.sym 119010 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 119012 count[7]
.sym 119013 $PACKER_VCC_NET
.sym 119014 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 119016 count[8]
.sym 119017 $PACKER_VCC_NET
.sym 119018 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 119020 count[9]
.sym 119021 $PACKER_VCC_NET
.sym 119022 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 119024 count[10]
.sym 119025 $PACKER_VCC_NET
.sym 119026 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 119028 count[11]
.sym 119029 $PACKER_VCC_NET
.sym 119030 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 119032 count[12]
.sym 119033 $PACKER_VCC_NET
.sym 119034 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 119036 count[13]
.sym 119037 $PACKER_VCC_NET
.sym 119038 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 119040 count[14]
.sym 119041 $PACKER_VCC_NET
.sym 119042 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 119044 count[15]
.sym 119045 $PACKER_VCC_NET
.sym 119046 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 119048 count[16]
.sym 119049 $PACKER_VCC_NET
.sym 119050 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 119052 count[17]
.sym 119053 $PACKER_VCC_NET
.sym 119054 $auto$alumacc.cc:474:replace_alu$4033.C[17]
.sym 119056 count[18]
.sym 119057 $PACKER_VCC_NET
.sym 119058 $auto$alumacc.cc:474:replace_alu$4033.C[18]
.sym 119060 count[19]
.sym 119061 $PACKER_VCC_NET
.sym 119062 $auto$alumacc.cc:474:replace_alu$4033.C[19]
.sym 119063 $abc$40744$n104
.sym 119064 $abc$40744$n3809
.sym 119065 $abc$40744$n3915
.sym 119066 basesoc_ctrl_bus_errors[6]
.sym 119067 $abc$40744$n212
.sym 119071 count[1]
.sym 119072 $abc$40744$n3599
.sym 119075 $abc$40744$n196
.sym 119079 por_rst
.sym 119080 $abc$40744$n7123
.sym 119087 por_rst
.sym 119088 $abc$40744$n7128
.sym 119091 $abc$40744$n220
.sym 119092 $abc$40744$n222
.sym 119093 $abc$40744$n224
.sym 119094 $abc$40744$n226
.sym 119095 $abc$40744$n222
.sym 119099 por_rst
.sym 119100 $abc$40744$n7127
.sym 119103 por_rst
.sym 119104 $abc$40744$n7130
.sym 119107 por_rst
.sym 119108 $abc$40744$n7129
.sym 119111 basesoc_ctrl_bus_errors[20]
.sym 119112 $abc$40744$n114
.sym 119113 basesoc_adr[2]
.sym 119114 $abc$40744$n3815
.sym 119115 $abc$40744$n100
.sym 119116 $abc$40744$n3809
.sym 119117 $abc$40744$n3915
.sym 119118 basesoc_ctrl_bus_errors[5]
.sym 119119 basesoc_ctrl_storage[31]
.sym 119120 basesoc_ctrl_bus_errors[31]
.sym 119121 basesoc_adr[2]
.sym 119122 $abc$40744$n3818
.sym 119123 $abc$40744$n3911
.sym 119124 basesoc_ctrl_bus_errors[28]
.sym 119125 $abc$40744$n6047
.sym 119126 $abc$40744$n6048_1
.sym 119127 $abc$40744$n108
.sym 119128 $abc$40744$n3811
.sym 119129 $abc$40744$n98
.sym 119130 $abc$40744$n3809
.sym 119131 basesoc_ctrl_bus_errors[4]
.sym 119132 $abc$40744$n3793
.sym 119133 $abc$40744$n6796
.sym 119134 basesoc_adr[3]
.sym 119135 basesoc_ctrl_bus_errors[7]
.sym 119136 $abc$40744$n3793
.sym 119137 $abc$40744$n6800_1
.sym 119138 basesoc_adr[3]
.sym 119139 basesoc_dat_w[7]
.sym 119143 $abc$40744$n4867
.sym 119144 VexRiscv._zz_79_[0]
.sym 119145 $abc$40744$n6712
.sym 119147 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 119148 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 119149 $abc$40744$n3722_1
.sym 119151 VexRiscv._zz_216_[0]
.sym 119152 VexRiscv._zz_164_[0]
.sym 119153 $abc$40744$n4868
.sym 119155 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 119156 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 119157 $abc$40744$n3722_1
.sym 119159 $abc$40744$n4877
.sym 119160 VexRiscv._zz_79_[1]
.sym 119161 $abc$40744$n6712
.sym 119163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 119164 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 119165 $abc$40744$n3722_1
.sym 119167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 119168 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 119169 $abc$40744$n3722_1
.sym 119171 basesoc_dat_w[2]
.sym 119175 VexRiscv._zz_289_[1]
.sym 119176 VexRiscv._zz_32_[1]
.sym 119177 $abc$40744$n6810_1
.sym 119178 $abc$40744$n6811_1
.sym 119179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 119180 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 119181 VexRiscv._zz_191_
.sym 119182 $abc$40744$n235
.sym 119183 VexRiscv._zz_36_[7]
.sym 119187 basesoc_ctrl_bus_errors[25]
.sym 119188 $abc$40744$n3911
.sym 119189 $abc$40744$n6026_1
.sym 119190 $abc$40744$n6029
.sym 119191 $abc$40744$n3905
.sym 119192 basesoc_ctrl_bus_errors[9]
.sym 119193 $abc$40744$n118
.sym 119194 $abc$40744$n3817
.sym 119195 VexRiscv._zz_36_[0]
.sym 119199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 119200 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 119201 $abc$40744$n3722_1
.sym 119203 VexRiscv._zz_41_[2]
.sym 119207 $abc$40744$n6405
.sym 119208 VexRiscv._zz_79_[0]
.sym 119209 $abc$40744$n6672
.sym 119211 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 119212 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 119213 $abc$40744$n3722_1
.sym 119215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 119216 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 119217 $abc$40744$n3722_1
.sym 119219 basesoc_ctrl_storage[1]
.sym 119220 $abc$40744$n3809
.sym 119221 $abc$40744$n6027
.sym 119222 $abc$40744$n6028_1
.sym 119223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 119224 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 119225 $abc$40744$n3722_1
.sym 119227 VexRiscv._zz_217_[0]
.sym 119228 VexRiscv._zz_164_[0]
.sym 119229 $abc$40744$n6675_1
.sym 119231 $abc$40744$n5409_1
.sym 119232 $abc$40744$n5410
.sym 119235 $abc$40744$n3749
.sym 119236 $abc$40744$n6695
.sym 119237 $abc$40744$n4778_1
.sym 119239 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 119240 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 119241 $abc$40744$n235
.sym 119242 VexRiscv._zz_193_
.sym 119243 $abc$40744$n4299_1
.sym 119244 $abc$40744$n4297_1
.sym 119245 $abc$40744$n4301
.sym 119246 $abc$40744$n3727_1
.sym 119247 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 119248 $abc$40744$n4239_1
.sym 119251 $abc$40744$n6411
.sym 119252 VexRiscv._zz_36_[2]
.sym 119253 $abc$40744$n4267_1
.sym 119255 $abc$40744$n102
.sym 119256 $abc$40744$n3811
.sym 119257 $abc$40744$n3915
.sym 119258 basesoc_ctrl_bus_errors[1]
.sym 119259 $abc$40744$n6415
.sym 119260 VexRiscv._zz_36_[3]
.sym 119261 $abc$40744$n4267_1
.sym 119263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 119267 $abc$40744$n3905
.sym 119268 basesoc_ctrl_bus_errors[12]
.sym 119269 $abc$40744$n120
.sym 119270 $abc$40744$n3817
.sym 119271 basesoc_ctrl_bus_errors[12]
.sym 119272 basesoc_ctrl_bus_errors[13]
.sym 119273 basesoc_ctrl_bus_errors[14]
.sym 119274 basesoc_ctrl_bus_errors[15]
.sym 119275 $abc$40744$n3809
.sym 119276 basesoc_ctrl_storage[0]
.sym 119277 $abc$40744$n3915
.sym 119278 basesoc_ctrl_bus_errors[0]
.sym 119279 $abc$40744$n3821
.sym 119280 $abc$40744$n231
.sym 119281 sys_rst
.sym 119283 basesoc_ctrl_bus_errors[4]
.sym 119284 basesoc_ctrl_bus_errors[5]
.sym 119285 basesoc_ctrl_bus_errors[6]
.sym 119286 basesoc_ctrl_bus_errors[7]
.sym 119287 basesoc_ctrl_bus_errors[8]
.sym 119288 basesoc_ctrl_bus_errors[9]
.sym 119289 basesoc_ctrl_bus_errors[10]
.sym 119290 basesoc_ctrl_bus_errors[11]
.sym 119291 $abc$40744$n3828
.sym 119292 $abc$40744$n3829_1
.sym 119296 $PACKER_VCC_NET
.sym 119297 basesoc_ctrl_bus_errors[0]
.sym 119299 $abc$40744$n3822
.sym 119300 $abc$40744$n3827
.sym 119301 $abc$40744$n3830_1
.sym 119302 $abc$40744$n3831_1
.sym 119304 basesoc_ctrl_bus_errors[0]
.sym 119309 basesoc_ctrl_bus_errors[1]
.sym 119313 basesoc_ctrl_bus_errors[2]
.sym 119314 $auto$alumacc.cc:474:replace_alu$3997.C[2]
.sym 119317 basesoc_ctrl_bus_errors[3]
.sym 119318 $auto$alumacc.cc:474:replace_alu$3997.C[3]
.sym 119321 basesoc_ctrl_bus_errors[4]
.sym 119322 $auto$alumacc.cc:474:replace_alu$3997.C[4]
.sym 119325 basesoc_ctrl_bus_errors[5]
.sym 119326 $auto$alumacc.cc:474:replace_alu$3997.C[5]
.sym 119329 basesoc_ctrl_bus_errors[6]
.sym 119330 $auto$alumacc.cc:474:replace_alu$3997.C[6]
.sym 119333 basesoc_ctrl_bus_errors[7]
.sym 119334 $auto$alumacc.cc:474:replace_alu$3997.C[7]
.sym 119337 basesoc_ctrl_bus_errors[8]
.sym 119338 $auto$alumacc.cc:474:replace_alu$3997.C[8]
.sym 119341 basesoc_ctrl_bus_errors[9]
.sym 119342 $auto$alumacc.cc:474:replace_alu$3997.C[9]
.sym 119345 basesoc_ctrl_bus_errors[10]
.sym 119346 $auto$alumacc.cc:474:replace_alu$3997.C[10]
.sym 119349 basesoc_ctrl_bus_errors[11]
.sym 119350 $auto$alumacc.cc:474:replace_alu$3997.C[11]
.sym 119353 basesoc_ctrl_bus_errors[12]
.sym 119354 $auto$alumacc.cc:474:replace_alu$3997.C[12]
.sym 119357 basesoc_ctrl_bus_errors[13]
.sym 119358 $auto$alumacc.cc:474:replace_alu$3997.C[13]
.sym 119361 basesoc_ctrl_bus_errors[14]
.sym 119362 $auto$alumacc.cc:474:replace_alu$3997.C[14]
.sym 119365 basesoc_ctrl_bus_errors[15]
.sym 119366 $auto$alumacc.cc:474:replace_alu$3997.C[15]
.sym 119369 basesoc_ctrl_bus_errors[16]
.sym 119370 $auto$alumacc.cc:474:replace_alu$3997.C[16]
.sym 119373 basesoc_ctrl_bus_errors[17]
.sym 119374 $auto$alumacc.cc:474:replace_alu$3997.C[17]
.sym 119377 basesoc_ctrl_bus_errors[18]
.sym 119378 $auto$alumacc.cc:474:replace_alu$3997.C[18]
.sym 119381 basesoc_ctrl_bus_errors[19]
.sym 119382 $auto$alumacc.cc:474:replace_alu$3997.C[19]
.sym 119385 basesoc_ctrl_bus_errors[20]
.sym 119386 $auto$alumacc.cc:474:replace_alu$3997.C[20]
.sym 119389 basesoc_ctrl_bus_errors[21]
.sym 119390 $auto$alumacc.cc:474:replace_alu$3997.C[21]
.sym 119393 basesoc_ctrl_bus_errors[22]
.sym 119394 $auto$alumacc.cc:474:replace_alu$3997.C[22]
.sym 119397 basesoc_ctrl_bus_errors[23]
.sym 119398 $auto$alumacc.cc:474:replace_alu$3997.C[23]
.sym 119401 basesoc_ctrl_bus_errors[24]
.sym 119402 $auto$alumacc.cc:474:replace_alu$3997.C[24]
.sym 119405 basesoc_ctrl_bus_errors[25]
.sym 119406 $auto$alumacc.cc:474:replace_alu$3997.C[25]
.sym 119409 basesoc_ctrl_bus_errors[26]
.sym 119410 $auto$alumacc.cc:474:replace_alu$3997.C[26]
.sym 119413 basesoc_ctrl_bus_errors[27]
.sym 119414 $auto$alumacc.cc:474:replace_alu$3997.C[27]
.sym 119417 basesoc_ctrl_bus_errors[28]
.sym 119418 $auto$alumacc.cc:474:replace_alu$3997.C[28]
.sym 119421 basesoc_ctrl_bus_errors[29]
.sym 119422 $auto$alumacc.cc:474:replace_alu$3997.C[29]
.sym 119425 basesoc_ctrl_bus_errors[30]
.sym 119426 $auto$alumacc.cc:474:replace_alu$3997.C[30]
.sym 119429 basesoc_ctrl_bus_errors[31]
.sym 119430 $auto$alumacc.cc:474:replace_alu$3997.C[31]
.sym 119431 VexRiscv.CsrPlugin_mtval[15]
.sym 119432 $abc$40744$n4230_1
.sym 119433 $abc$40744$n4459_1
.sym 119435 $abc$40744$n4733
.sym 119436 $abc$40744$n4695
.sym 119437 $abc$40744$n4243
.sym 119439 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 119440 VexRiscv._zz_152_[28]
.sym 119441 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119443 VexRiscv._zz_200_[20]
.sym 119444 VexRiscv._zz_288_[0]
.sym 119445 VexRiscv._zz_44_[1]
.sym 119446 VexRiscv._zz_44_[0]
.sym 119447 $abc$40744$n5334_1
.sym 119448 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 119449 $abc$40744$n5315_1
.sym 119451 $abc$40744$n4095_1
.sym 119452 VexRiscv._zz_152_[24]
.sym 119455 VexRiscv._zz_217_[29]
.sym 119456 VexRiscv._zz_164_[29]
.sym 119457 $abc$40744$n6675_1
.sym 119459 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 119460 VexRiscv.CsrPlugin_mepc[17]
.sym 119461 $abc$40744$n5004
.sym 119463 VexRiscv.decode_to_execute_RS2[24]
.sym 119464 VexRiscv._zz_153_
.sym 119465 VexRiscv._zz_42_[0]
.sym 119466 VexRiscv._zz_42_[1]
.sym 119467 $abc$40744$n4487_1
.sym 119468 VexRiscv._zz_171_[0]
.sym 119469 VexRiscv._zz_171_[1]
.sym 119470 VexRiscv._zz_152_[16]
.sym 119471 VexRiscv._zz_79_[29]
.sym 119475 VexRiscv._zz_217_[16]
.sym 119476 VexRiscv._zz_164_[16]
.sym 119477 $abc$40744$n6675_1
.sym 119479 VexRiscv._zz_216_[29]
.sym 119480 VexRiscv._zz_164_[29]
.sym 119481 $abc$40744$n4868
.sym 119483 VexRiscv._zz_41_[24]
.sym 119484 $abc$40744$n3729_1
.sym 119485 $abc$40744$n4096
.sym 119487 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 119488 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 119489 $abc$40744$n235
.sym 119490 VexRiscv._zz_193_
.sym 119491 VexRiscv._zz_79_[16]
.sym 119495 $abc$40744$n4266_1
.sym 119496 VexRiscv._zz_35_[16]
.sym 119497 $abc$40744$n4477_1
.sym 119499 VexRiscv._zz_36_[16]
.sym 119500 $abc$40744$n4476_1
.sym 119501 $abc$40744$n4267_1
.sym 119503 $abc$40744$n6672
.sym 119504 VexRiscv._zz_79_[24]
.sym 119505 $abc$40744$n4626_1
.sym 119507 $abc$40744$n4937
.sym 119508 VexRiscv._zz_79_[16]
.sym 119509 $abc$40744$n6712
.sym 119511 $abc$40744$n4935_1
.sym 119512 VexRiscv._zz_36_[16]
.sym 119513 $abc$40744$n4873_1
.sym 119515 VexRiscv._zz_35_[16]
.sym 119516 $abc$40744$n4936
.sym 119517 $abc$40744$n4872
.sym 119519 $abc$40744$n4951
.sym 119520 VexRiscv._zz_36_[20]
.sym 119521 $abc$40744$n4873_1
.sym 119523 $abc$40744$n4482_1
.sym 119524 VexRiscv._zz_79_[16]
.sym 119525 $abc$40744$n4266_1
.sym 119526 $abc$40744$n6672
.sym 119527 $abc$40744$n4095_1
.sym 119528 $abc$40744$n4236_1
.sym 119529 VexRiscv._zz_152_[24]
.sym 119530 $abc$40744$n4639_1
.sym 119531 VexRiscv._zz_36_[16]
.sym 119535 $abc$40744$n4266_1
.sym 119536 VexRiscv._zz_35_[27]
.sym 119537 $abc$40744$n4681
.sym 119539 $abc$40744$n4684_1
.sym 119540 VexRiscv._zz_79_[27]
.sym 119541 $abc$40744$n4266_1
.sym 119542 $abc$40744$n6672
.sym 119543 $abc$40744$n4095_1
.sym 119544 VexRiscv._zz_152_[24]
.sym 119545 $abc$40744$n4235
.sym 119546 $abc$40744$n4234
.sym 119547 VexRiscv._zz_216_[25]
.sym 119548 VexRiscv._zz_164_[25]
.sym 119549 $abc$40744$n4868
.sym 119551 $abc$40744$n4561_1
.sym 119552 $abc$40744$n4563_1
.sym 119553 $abc$40744$n4559_1
.sym 119554 $abc$40744$n3749
.sym 119555 VexRiscv._zz_36_[20]
.sym 119559 basesoc_dat_w[2]
.sym 119563 basesoc_we
.sym 119564 $abc$40744$n3936
.sym 119565 $abc$40744$n3794
.sym 119566 sys_rst
.sym 119567 $abc$40744$n4683
.sym 119568 $abc$40744$n4479_1
.sym 119569 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 119570 $abc$40744$n4261_1
.sym 119571 VexRiscv._zz_255_[1]
.sym 119572 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 119575 basesoc_ctrl_reset_reset_r
.sym 119579 basesoc_dat_w[1]
.sym 119583 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 119584 $abc$40744$n4557_1
.sym 119585 $abc$40744$n3638
.sym 119587 basesoc_dat_w[7]
.sym 119591 $abc$40744$n4590_1
.sym 119592 VexRiscv._zz_79_[22]
.sym 119593 $abc$40744$n4266_1
.sym 119594 $abc$40744$n6672
.sym 119595 VexRiscv._zz_217_[19]
.sym 119596 VexRiscv._zz_164_[19]
.sym 119597 $abc$40744$n6672
.sym 119598 $abc$40744$n6675_1
.sym 119599 $abc$40744$n4665
.sym 119600 $abc$40744$n4479_1
.sym 119601 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 119602 $abc$40744$n4261_1
.sym 119603 $abc$40744$n4589_1
.sym 119604 $abc$40744$n4479_1
.sym 119605 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 119606 $abc$40744$n4261_1
.sym 119607 VexRiscv._zz_35_[26]
.sym 119611 VexRiscv._zz_35_[27]
.sym 119615 VexRiscv._zz_35_[22]
.sym 119619 VexRiscv._zz_255_[1]
.sym 119620 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 119623 $abc$40744$n4266_1
.sym 119624 VexRiscv._zz_35_[22]
.sym 119625 $abc$40744$n4587_1
.sym 119627 VexRiscv._zz_79_[26]
.sym 119628 $abc$40744$n6712
.sym 119631 $abc$40744$n4666_1
.sym 119632 VexRiscv._zz_79_[26]
.sym 119633 $abc$40744$n6672
.sym 119635 VexRiscv._zz_41_[17]
.sym 119639 $abc$40744$n4977_1
.sym 119640 $abc$40744$n4976
.sym 119641 VexRiscv._zz_35_[26]
.sym 119642 $abc$40744$n4872
.sym 119643 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 119644 VexRiscv._zz_152_[20]
.sym 119645 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119647 VexRiscv._zz_41_[20]
.sym 119651 $abc$40744$n4562_1
.sym 119652 $abc$40744$n4530
.sym 119653 $abc$40744$n4243
.sym 119654 $abc$40744$n3727_1
.sym 119655 spiflash_counter[5]
.sym 119656 spiflash_counter[6]
.sym 119657 spiflash_counter[4]
.sym 119658 spiflash_counter[7]
.sym 119671 VexRiscv.CsrPlugin_mepc[17]
.sym 119672 VexRiscv.lastStagePc[17]
.sym 119673 $abc$40744$n2644
.sym 119683 $abc$40744$n5350
.sym 119684 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 119685 $abc$40744$n5315_1
.sym 119688 spiflash_counter[0]
.sym 119693 spiflash_counter[1]
.sym 119697 spiflash_counter[2]
.sym 119698 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 119701 spiflash_counter[3]
.sym 119702 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 119705 spiflash_counter[4]
.sym 119706 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 119709 spiflash_counter[5]
.sym 119710 $auto$alumacc.cc:474:replace_alu$4108.C[5]
.sym 119713 spiflash_counter[6]
.sym 119714 $auto$alumacc.cc:474:replace_alu$4108.C[6]
.sym 119717 spiflash_counter[7]
.sym 119718 $auto$alumacc.cc:474:replace_alu$4108.C[7]
.sym 119731 basesoc_timer0_value[0]
.sym 119735 basesoc_timer0_value[6]
.sym 119763 basesoc_dat_w[7]
.sym 119787 csrbankarray_csrbank3_bitbang0_w[2]
.sym 119788 $abc$40744$n188
.sym 119789 csrbankarray_csrbank3_bitbang_en0_w
.sym 119803 $abc$40744$n57
.sym 119823 $abc$40744$n3976
.sym 119824 $abc$40744$n57
.sym 119835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 119836 $abc$40744$n3713_1
.sym 119843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 119847 basesoc_uart_phy_rx_reg[3]
.sym 119851 basesoc_uart_rx_fifo_wrport_we
.sym 119855 basesoc_uart_phy_rx_reg[7]
.sym 119859 basesoc_uart_phy_rx_reg[6]
.sym 119863 basesoc_uart_phy_rx_reg[4]
.sym 119867 basesoc_uart_phy_rx_reg[1]
.sym 119871 basesoc_uart_phy_rx_reg[0]
.sym 119887 basesoc_uart_phy_tx_reg[2]
.sym 119888 basesoc_uart_phy_sink_payload_data[1]
.sym 119889 $abc$40744$n2296
.sym 119891 basesoc_uart_phy_tx_reg[1]
.sym 119892 basesoc_uart_phy_sink_payload_data[0]
.sym 119893 $abc$40744$n2296
.sym 119895 basesoc_uart_phy_tx_reg[3]
.sym 119896 basesoc_uart_phy_sink_payload_data[2]
.sym 119897 $abc$40744$n2296
.sym 119899 basesoc_uart_phy_tx_reg[4]
.sym 119900 basesoc_uart_phy_sink_payload_data[3]
.sym 119901 $abc$40744$n2296
.sym 119903 basesoc_uart_rx_fifo_readable
.sym 119904 basesoc_uart_eventmanager_storage[1]
.sym 119905 basesoc_adr[2]
.sym 119906 basesoc_adr[1]
.sym 119907 sys_rst
.sym 119908 spiflash_i
.sym 119911 basesoc_vexriscv_ibus_adr[13]
.sym 119912 basesoc_vexriscv_dbus_adr[13]
.sym 119913 grant
.sym 119915 basesoc_dat_w[1]
.sym 119919 basesoc_uart_tx_fifo_wrport_we
.sym 119923 basesoc_dat_w[4]
.sym 119927 $abc$40744$n233
.sym 119928 VexRiscv._zz_313_
.sym 119931 basesoc_dat_w[5]
.sym 119935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 119936 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 119937 VexRiscv._zz_191_
.sym 119938 $abc$40744$n235
.sym 119939 basesoc_ctrl_reset_reset_r
.sym 119943 basesoc_uart_eventmanager_pending_w[0]
.sym 119944 basesoc_uart_eventmanager_storage[0]
.sym 119945 basesoc_adr[2]
.sym 119946 basesoc_adr[0]
.sym 119947 sys_rst
.sym 119948 basesoc_dat_w[5]
.sym 119955 $abc$40744$n3599
.sym 119956 $abc$40744$n6542
.sym 119959 $abc$40744$n3599
.sym 119960 $abc$40744$n6536
.sym 119963 $abc$40744$n3599
.sym 119964 $abc$40744$n6532
.sym 119967 $abc$40744$n3599
.sym 119968 $abc$40744$n6534
.sym 119971 $abc$40744$n3599
.sym 119972 $abc$40744$n6538
.sym 119975 count[1]
.sym 119976 count[2]
.sym 119977 count[3]
.sym 119978 count[4]
.sym 119979 $abc$40744$n3599
.sym 119980 $abc$40744$n6554
.sym 119983 basesoc_uart_rx_fifo_level0[4]
.sym 119984 $abc$40744$n3884_1
.sym 119985 basesoc_uart_phy_source_valid
.sym 119987 $abc$40744$n3599
.sym 119988 $abc$40744$n6544
.sym 119991 basesoc_uart_rx_fifo_level0[4]
.sym 119992 $abc$40744$n3884_1
.sym 119993 $abc$40744$n3872_1
.sym 119994 basesoc_uart_rx_fifo_readable
.sym 119995 count[5]
.sym 119996 count[7]
.sym 119997 count[8]
.sym 119998 count[10]
.sym 119999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 120000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 120001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 120002 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120003 $abc$40744$n3599
.sym 120004 $abc$40744$n6548
.sym 120007 VexRiscv.dBus_cmd_payload_wr
.sym 120011 $abc$40744$n216
.sym 120015 $abc$40744$n218
.sym 120019 $abc$40744$n3563
.sym 120020 $abc$40744$n3564
.sym 120021 $abc$40744$n3565_1
.sym 120023 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 120024 VexRiscv.memory_arbitration_isValid
.sym 120025 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 120027 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 120031 VexRiscv._zz_171_[0]
.sym 120035 $abc$40744$n212
.sym 120036 $abc$40744$n214
.sym 120037 $abc$40744$n216
.sym 120038 $abc$40744$n218
.sym 120039 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 120043 VexRiscv._zz_35_[6]
.sym 120047 $abc$40744$n220
.sym 120051 $abc$40744$n4369
.sym 120052 $abc$40744$n4329_1
.sym 120053 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 120054 $abc$40744$n4261_1
.sym 120055 $abc$40744$n4468_1
.sym 120056 VexRiscv._zz_79_[15]
.sym 120057 $abc$40744$n6672
.sym 120059 VexRiscv._zz_35_[15]
.sym 120060 $abc$40744$n4467_1
.sym 120061 $abc$40744$n4266_1
.sym 120063 VexRiscv._zz_35_[10]
.sym 120067 VexRiscv._zz_35_[13]
.sym 120068 $abc$40744$n4431_1
.sym 120069 $abc$40744$n4266_1
.sym 120071 $abc$40744$n4933
.sym 120072 VexRiscv._zz_79_[15]
.sym 120073 $abc$40744$n6712
.sym 120075 VexRiscv._zz_216_[15]
.sym 120076 VexRiscv._zz_164_[15]
.sym 120077 $abc$40744$n4868
.sym 120079 $abc$40744$n4432_1
.sym 120080 VexRiscv._zz_79_[13]
.sym 120081 $abc$40744$n6672
.sym 120083 basesoc_ctrl_reset_reset_r
.sym 120087 VexRiscv._zz_35_[15]
.sym 120088 $abc$40744$n4932_1
.sym 120089 $abc$40744$n4872
.sym 120091 VexRiscv._zz_216_[13]
.sym 120092 VexRiscv._zz_164_[13]
.sym 120093 $abc$40744$n4868
.sym 120095 VexRiscv._zz_217_[15]
.sym 120096 VexRiscv._zz_164_[15]
.sym 120097 $abc$40744$n6675_1
.sym 120099 VexRiscv._zz_217_[13]
.sym 120100 VexRiscv._zz_164_[13]
.sym 120101 $abc$40744$n6675_1
.sym 120103 VexRiscv._zz_216_[12]
.sym 120104 VexRiscv._zz_164_[12]
.sym 120105 $abc$40744$n4868
.sym 120107 csrbankarray_csrbank0_leds_out0_w[0]
.sym 120108 eventmanager_pending_w[0]
.sym 120109 basesoc_adr[0]
.sym 120110 basesoc_adr[1]
.sym 120111 basesoc_adr[0]
.sym 120115 VexRiscv._zz_35_[10]
.sym 120116 $abc$40744$n4912
.sym 120117 $abc$40744$n4872
.sym 120119 $abc$40744$n4921
.sym 120120 VexRiscv._zz_79_[12]
.sym 120121 $abc$40744$n6712
.sym 120123 VexRiscv._zz_35_[10]
.sym 120124 $abc$40744$n4366_1
.sym 120125 $abc$40744$n4266_1
.sym 120127 VexRiscv._zz_216_[1]
.sym 120128 VexRiscv._zz_164_[1]
.sym 120129 $abc$40744$n4868
.sym 120131 $abc$40744$n4913
.sym 120132 VexRiscv._zz_79_[10]
.sym 120133 $abc$40744$n6712
.sym 120135 $abc$40744$n4466_1
.sym 120136 VexRiscv._zz_36_[15]
.sym 120137 $abc$40744$n4267_1
.sym 120139 VexRiscv._zz_217_[1]
.sym 120140 VexRiscv._zz_164_[1]
.sym 120141 $abc$40744$n6675_1
.sym 120143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 120144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 120145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 120146 $abc$40744$n3659
.sym 120147 $abc$40744$n4416_1
.sym 120148 $abc$40744$n4329_1
.sym 120149 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 120150 $abc$40744$n4261_1
.sym 120151 $abc$40744$n4931
.sym 120152 VexRiscv._zz_36_[15]
.sym 120153 $abc$40744$n4873_1
.sym 120155 $abc$40744$n4911_1
.sym 120156 VexRiscv._zz_36_[10]
.sym 120157 $abc$40744$n4873_1
.sym 120159 $abc$40744$n6409
.sym 120160 VexRiscv._zz_79_[1]
.sym 120161 $abc$40744$n6672
.sym 120163 $abc$40744$n4365_1
.sym 120164 VexRiscv._zz_36_[10]
.sym 120165 $abc$40744$n4267_1
.sym 120167 VexRiscv._zz_217_[12]
.sym 120168 VexRiscv._zz_164_[12]
.sym 120169 $abc$40744$n6675_1
.sym 120171 VexRiscv._zz_217_[2]
.sym 120172 VexRiscv._zz_164_[2]
.sym 120173 $abc$40744$n6675_1
.sym 120175 $abc$40744$n4782_1
.sym 120176 $abc$40744$n4779
.sym 120177 $abc$40744$n3749
.sym 120178 $abc$40744$n3727_1
.sym 120179 $abc$40744$n4414_1
.sym 120180 VexRiscv._zz_79_[12]
.sym 120181 $abc$40744$n6672
.sym 120183 basesoc_dat_w[7]
.sym 120187 $abc$40744$n6413
.sym 120188 VexRiscv._zz_79_[2]
.sym 120189 $abc$40744$n6672
.sym 120191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 120192 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 120193 $abc$40744$n3722_1
.sym 120195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 120196 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 120197 $abc$40744$n3722_1
.sym 120199 $abc$40744$n4174
.sym 120200 VexRiscv._zz_49_[0]
.sym 120201 VexRiscv._zz_49_[1]
.sym 120202 VexRiscv._zz_152_[0]
.sym 120203 VexRiscv._zz_35_[3]
.sym 120207 VexRiscv._zz_35_[2]
.sym 120208 $abc$40744$n6412
.sym 120209 $abc$40744$n4266_1
.sym 120211 VexRiscv.decode_to_execute_RS2[13]
.sym 120212 VexRiscv._zz_153_
.sym 120213 VexRiscv._zz_42_[0]
.sym 120214 VexRiscv._zz_42_[1]
.sym 120215 $abc$40744$n233
.sym 120216 $abc$40744$n5283_1
.sym 120217 $abc$40744$n4816
.sym 120219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 120220 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 120221 VexRiscv._zz_191_
.sym 120222 $abc$40744$n235
.sym 120223 VexRiscv._zz_35_[12]
.sym 120227 $abc$40744$n4234
.sym 120228 $abc$40744$n4781
.sym 120229 $abc$40744$n4780_1
.sym 120231 $abc$40744$n3
.sym 120235 VexRiscv._zz_41_[13]
.sym 120236 $abc$40744$n3729_1
.sym 120237 $abc$40744$n4111
.sym 120239 $abc$40744$n4082
.sym 120240 VexRiscv._zz_200_[10]
.sym 120243 VexRiscv._zz_41_[30]
.sym 120244 $abc$40744$n3729_1
.sym 120245 $abc$40744$n4115
.sym 120247 VexRiscv.decode_to_execute_RS2[11]
.sym 120248 VexRiscv._zz_153_
.sym 120249 VexRiscv._zz_42_[0]
.sym 120250 VexRiscv._zz_42_[1]
.sym 120251 basesoc_ctrl_bus_errors[0]
.sym 120252 basesoc_ctrl_bus_errors[1]
.sym 120253 basesoc_ctrl_bus_errors[2]
.sym 120254 basesoc_ctrl_bus_errors[3]
.sym 120255 VexRiscv._zz_41_[11]
.sym 120256 $abc$40744$n3729_1
.sym 120257 $abc$40744$n4169
.sym 120259 VexRiscv.decode_to_execute_RS2[30]
.sym 120260 VexRiscv._zz_153_
.sym 120261 VexRiscv._zz_42_[0]
.sym 120262 VexRiscv._zz_42_[1]
.sym 120263 VexRiscv._zz_152_[7]
.sym 120264 $abc$40744$n4103
.sym 120265 $abc$40744$n4236_1
.sym 120266 $abc$40744$n4298
.sym 120267 $abc$40744$n4110_1
.sym 120268 VexRiscv._zz_152_[13]
.sym 120271 basesoc_ctrl_bus_errors[0]
.sym 120272 sys_rst
.sym 120273 $abc$40744$n2266
.sym 120275 $abc$40744$n4082
.sym 120276 VexRiscv._zz_200_[7]
.sym 120279 $abc$40744$n4103
.sym 120280 VexRiscv._zz_152_[7]
.sym 120281 $abc$40744$n4235
.sym 120282 $abc$40744$n4234
.sym 120283 VexRiscv._zz_290_[31]
.sym 120284 VexRiscv._zz_152_[31]
.sym 120285 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120287 basesoc_ctrl_bus_errors[1]
.sym 120291 $abc$40744$n4110_1
.sym 120292 VexRiscv._zz_294_
.sym 120295 VexRiscv._zz_41_[14]
.sym 120296 $abc$40744$n3729_1
.sym 120297 $abc$40744$n4161_1
.sym 120299 $abc$40744$n4114_1
.sym 120300 VexRiscv._zz_152_[30]
.sym 120303 $abc$40744$n4168
.sym 120304 VexRiscv._zz_294_
.sym 120307 VexRiscv._zz_152_[7]
.sym 120308 $abc$40744$n4103
.sym 120311 $abc$40744$n4101
.sym 120312 $abc$40744$n4105
.sym 120313 $abc$40744$n4109
.sym 120314 $abc$40744$n4113
.sym 120315 VexRiscv.decode_to_execute_RS2[14]
.sym 120316 VexRiscv._zz_153_
.sym 120317 VexRiscv._zz_42_[0]
.sym 120318 VexRiscv._zz_42_[1]
.sym 120319 $abc$40744$n3
.sym 120323 $abc$40744$n4160
.sym 120324 VexRiscv._zz_294_
.sym 120327 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 120328 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 120329 $abc$40744$n235
.sym 120330 VexRiscv._zz_193_
.sym 120331 $abc$40744$n4066
.sym 120332 $abc$40744$n4132_1
.sym 120333 $abc$40744$n4146_1
.sym 120334 $abc$40744$n4158_1
.sym 120335 VexRiscv._zz_287_[2]
.sym 120336 VexRiscv._zz_153_
.sym 120337 VexRiscv._zz_32_[1]
.sym 120339 $abc$40744$n5424_1
.sym 120340 $abc$40744$n5425
.sym 120343 $abc$40744$n4068
.sym 120344 $abc$40744$n4072
.sym 120345 $abc$40744$n4076
.sym 120346 $abc$40744$n4080
.sym 120347 VexRiscv._zz_200_[31]
.sym 120348 VexRiscv._zz_153_
.sym 120349 VexRiscv._zz_44_[1]
.sym 120350 VexRiscv._zz_44_[0]
.sym 120351 $abc$40744$n3612_1
.sym 120352 basesoc_vexriscv_ibus_adr[0]
.sym 120353 basesoc_vexriscv_ibus_adr[1]
.sym 120354 basesoc_vexriscv_ibus_adr[2]
.sym 120355 $abc$40744$n4067
.sym 120356 $abc$40744$n4085_1
.sym 120357 $abc$40744$n4100_1
.sym 120358 $abc$40744$n4117
.sym 120359 $abc$40744$n4087_1
.sym 120360 VexRiscv._zz_294_
.sym 120363 $abc$40744$n4174
.sym 120364 $abc$40744$n4175
.sym 120365 VexRiscv._zz_152_[28]
.sym 120366 VexRiscv._zz_152_[0]
.sym 120367 $abc$40744$n4147
.sym 120368 $abc$40744$n4155
.sym 120369 VexRiscv._zz_152_[21]
.sym 120370 $abc$40744$n4151
.sym 120371 $abc$40744$n6660
.sym 120372 $abc$40744$n4152
.sym 120373 VexRiscv._zz_152_[16]
.sym 120374 VexRiscv._zz_152_[1]
.sym 120375 $abc$40744$n4148
.sym 120376 VexRiscv._zz_152_[31]
.sym 120379 $abc$40744$n4160
.sym 120380 $abc$40744$n4162
.sym 120381 VexRiscv._zz_152_[20]
.sym 120382 VexRiscv._zz_152_[14]
.sym 120383 $abc$40744$n4159
.sym 120384 $abc$40744$n4166
.sym 120385 $abc$40744$n4173_1
.sym 120386 $abc$40744$n4178
.sym 120387 VexRiscv._zz_288_[9]
.sym 120391 VexRiscv._zz_200_[28]
.sym 120392 VexRiscv._zz_288_[8]
.sym 120393 VexRiscv._zz_44_[1]
.sym 120394 VexRiscv._zz_44_[0]
.sym 120395 VexRiscv._zz_152_[11]
.sym 120396 $abc$40744$n4170_1
.sym 120397 VexRiscv._zz_152_[27]
.sym 120398 $abc$40744$n4168
.sym 120399 VexRiscv.decode_to_execute_RS2[17]
.sym 120400 VexRiscv._zz_153_
.sym 120401 VexRiscv._zz_42_[0]
.sym 120402 VexRiscv._zz_42_[1]
.sym 120403 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 120407 VexRiscv._zz_41_[17]
.sym 120408 $abc$40744$n3729_1
.sym 120409 $abc$40744$n4088
.sym 120411 VexRiscv._zz_41_[28]
.sym 120412 $abc$40744$n3729_1
.sym 120413 $abc$40744$n4176_1
.sym 120415 VexRiscv.decode_to_execute_RS2[28]
.sym 120416 VexRiscv._zz_153_
.sym 120417 VexRiscv._zz_42_[0]
.sym 120418 VexRiscv._zz_42_[1]
.sym 120419 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 120423 VexRiscv._zz_216_[16]
.sym 120424 VexRiscv._zz_164_[16]
.sym 120425 $abc$40744$n4868
.sym 120427 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 120431 VexRiscv.decode_to_execute_RS2[20]
.sym 120432 VexRiscv._zz_153_
.sym 120433 VexRiscv._zz_42_[0]
.sym 120434 VexRiscv._zz_42_[1]
.sym 120435 $abc$40744$n7766
.sym 120439 $abc$40744$n4170_1
.sym 120440 VexRiscv._zz_152_[27]
.sym 120441 $abc$40744$n4235
.sym 120442 $abc$40744$n4234
.sym 120443 $abc$40744$n4170_1
.sym 120444 $abc$40744$n4236_1
.sym 120445 VexRiscv._zz_152_[27]
.sym 120446 $abc$40744$n4693
.sym 120447 VexRiscv._zz_41_[20]
.sym 120448 $abc$40744$n3729_1
.sym 120449 $abc$40744$n4163
.sym 120451 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 120455 VexRiscv._zz_79_[27]
.sym 120459 VexRiscv._zz_79_[25]
.sym 120463 VexRiscv._zz_79_[24]
.sym 120467 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 120468 $abc$40744$n4851_1
.sym 120469 VexRiscv.memory_arbitration_isValid
.sym 120470 VexRiscv.execute_to_memory_IS_DIV
.sym 120471 VexRiscv._zz_217_[24]
.sym 120472 VexRiscv._zz_164_[24]
.sym 120473 $abc$40744$n6672
.sym 120474 $abc$40744$n6675_1
.sym 120475 VexRiscv._zz_216_[24]
.sym 120476 VexRiscv._zz_164_[24]
.sym 120477 $abc$40744$n4868
.sym 120479 $abc$40744$n4969
.sym 120480 VexRiscv._zz_79_[24]
.sym 120481 $abc$40744$n6712
.sym 120483 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 120484 $abc$40744$n4852_1
.sym 120485 $abc$40744$n3638
.sym 120487 $abc$40744$n3979
.sym 120488 spiflash_counter[1]
.sym 120491 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 120492 $abc$40744$n4372_1
.sym 120493 $abc$40744$n3638
.sym 120495 VexRiscv._zz_216_[27]
.sym 120496 VexRiscv._zz_164_[27]
.sym 120497 $abc$40744$n4868
.sym 120499 $abc$40744$n4981
.sym 120500 VexRiscv._zz_79_[27]
.sym 120501 $abc$40744$n6712
.sym 120503 $abc$40744$n3976
.sym 120504 sys_rst
.sym 120505 spiflash_counter[0]
.sym 120507 $abc$40744$n4175
.sym 120508 VexRiscv._zz_49_[0]
.sym 120509 VexRiscv._zz_49_[1]
.sym 120510 VexRiscv._zz_152_[28]
.sym 120511 VexRiscv._zz_217_[27]
.sym 120512 VexRiscv._zz_164_[27]
.sym 120513 $abc$40744$n6675_1
.sym 120515 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 120516 $abc$40744$n4371_1
.sym 120517 VexRiscv.memory_arbitration_isValid
.sym 120518 VexRiscv.execute_to_memory_IS_DIV
.sym 120519 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 120523 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 120524 $abc$40744$n4239_1
.sym 120527 $abc$40744$n4553_1
.sym 120528 $abc$40744$n4479_1
.sym 120529 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 120530 $abc$40744$n4261_1
.sym 120531 $abc$40744$n4530
.sym 120532 $abc$40744$n4494_1
.sym 120533 $abc$40744$n4243
.sym 120534 $abc$40744$n3727_1
.sym 120535 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 120536 $abc$40744$n4556_1
.sym 120537 VexRiscv.memory_arbitration_isValid
.sym 120538 VexRiscv.execute_to_memory_IS_DIV
.sym 120539 VexRiscv._zz_217_[25]
.sym 120540 VexRiscv._zz_164_[25]
.sym 120541 $abc$40744$n6675_1
.sym 120543 VexRiscv._zz_204_
.sym 120544 $abc$40744$n4843
.sym 120547 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 120551 VexRiscv._zz_79_[22]
.sym 120555 VexRiscv._zz_216_[26]
.sym 120556 VexRiscv._zz_164_[26]
.sym 120557 $abc$40744$n6712
.sym 120558 $abc$40744$n4868
.sym 120559 VexRiscv._zz_216_[22]
.sym 120560 VexRiscv._zz_164_[22]
.sym 120561 $abc$40744$n4868
.sym 120563 VexRiscv._zz_217_[22]
.sym 120564 VexRiscv._zz_164_[22]
.sym 120565 $abc$40744$n6675_1
.sym 120567 VexRiscv._zz_79_[19]
.sym 120571 VexRiscv._zz_216_[19]
.sym 120572 VexRiscv._zz_164_[19]
.sym 120573 $abc$40744$n4868
.sym 120575 VexRiscv._zz_79_[26]
.sym 120579 VexRiscv._zz_217_[26]
.sym 120580 VexRiscv._zz_164_[26]
.sym 120581 $abc$40744$n6675_1
.sym 120583 basesoc_dat_w[3]
.sym 120587 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 120588 $abc$40744$n4704
.sym 120589 VexRiscv.memory_arbitration_isValid
.sym 120590 VexRiscv.execute_to_memory_IS_DIV
.sym 120591 basesoc_dat_w[2]
.sym 120595 basesoc_dat_w[4]
.sym 120599 basesoc_ctrl_reset_reset_r
.sym 120603 $abc$40744$n4961
.sym 120604 VexRiscv._zz_79_[22]
.sym 120605 $abc$40744$n6712
.sym 120607 basesoc_dat_w[1]
.sym 120611 $abc$40744$n4949
.sym 120612 VexRiscv._zz_79_[19]
.sym 120613 $abc$40744$n6712
.sym 120615 $abc$40744$n3228
.sym 120616 basesoc_vexriscv_ibus_adr[0]
.sym 120617 $abc$40744$n4843
.sym 120627 $abc$40744$n3228
.sym 120628 $abc$40744$n4843
.sym 120639 basesoc_vexriscv_ibus_adr[1]
.sym 120643 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 120644 $abc$40744$n4705
.sym 120645 $abc$40744$n3638
.sym 120648 basesoc_vexriscv_ibus_adr[0]
.sym 120653 basesoc_vexriscv_ibus_adr[1]
.sym 120657 basesoc_vexriscv_ibus_adr[2]
.sym 120658 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 120676 $PACKER_VCC_NET
.sym 120677 basesoc_vexriscv_ibus_adr[0]
.sym 120683 basesoc_ctrl_reset_reset_r
.sym 120691 basesoc_dat_w[6]
.sym 120699 basesoc_dat_w[1]
.sym 120711 array_muxed1[2]
.sym 120715 array_muxed1[6]
.sym 120727 spiflash_i
.sym 120731 csrbankarray_csrbank3_bitbang0_w[1]
.sym 120732 spiflash_clk1
.sym 120733 csrbankarray_csrbank3_bitbang_en0_w
.sym 120735 spiflash_i
.sym 120767 basesoc_ctrl_reset_reset_r
.sym 120791 basesoc_adr[1]
.sym 120815 basesoc_uart_rx_fifo_readable
.sym 120819 eventmanager_status_w[0]
.sym 120823 basesoc_uart_rx_fifo_readable
.sym 120824 basesoc_uart_rx_old_trigger
.sym 120827 array_muxed1[1]
.sym 120831 array_muxed0[1]
.sym 120835 $abc$40744$n6520
.sym 120839 sys_rst
.sym 120840 $abc$40744$n6520
.sym 120847 $abc$40744$n5
.sym 120855 sys_rst
.sym 120856 basesoc_dat_w[3]
.sym 120859 $abc$40744$n3
.sym 120863 $abc$40744$n9
.sym 120871 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 120875 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 120879 basesoc_vexriscv_ibus_adr[12]
.sym 120880 basesoc_vexriscv_dbus_adr[12]
.sym 120881 grant
.sym 120883 VexRiscv.decode_to_execute_RS2[24]
.sym 120884 VexRiscv._zz_171_[1]
.sym 120885 $abc$40744$n5843
.sym 120887 VexRiscv._zz_130_[4]
.sym 120888 VexRiscv.decode_to_execute_RS2[12]
.sym 120889 VexRiscv._zz_171_[0]
.sym 120890 VexRiscv._zz_171_[1]
.sym 120891 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 120895 VexRiscv.decode_to_execute_RS2[17]
.sym 120896 VexRiscv._zz_130_[1]
.sym 120897 VexRiscv._zz_171_[1]
.sym 120899 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 120903 basesoc_uart_phy_rx_reg[1]
.sym 120911 basesoc_uart_phy_rx_reg[3]
.sym 120915 basesoc_uart_phy_rx_reg[6]
.sym 120919 VexRiscv.decode_to_execute_RS2[8]
.sym 120920 VexRiscv._zz_130_[0]
.sym 120921 VexRiscv._zz_171_[1]
.sym 120922 VexRiscv._zz_171_[0]
.sym 120923 sys_rst
.sym 120924 basesoc_dat_w[4]
.sym 120935 VexRiscv._zz_41_[11]
.sym 120939 eventmanager_status_w[0]
.sym 120940 eventsourceprocess0_old_trigger
.sym 120943 VexRiscv._zz_41_[30]
.sym 120947 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 120951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 120952 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 120953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 120955 VexRiscv._zz_41_[7]
.sym 120959 VexRiscv._zz_41_[13]
.sym 120963 basesoc_uart_phy_rx_busy
.sym 120964 $abc$40744$n3858_1
.sym 120965 basesoc_uart_phy_uart_clk_rxen
.sym 120966 sys_rst
.sym 120967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 120971 $abc$40744$n208
.sym 120975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 120976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120977 $abc$40744$n3785
.sym 120979 VexRiscv._zz_136_[5]
.sym 120983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 120987 $abc$40744$n4448_1
.sym 120988 VexRiscv._zz_36_[14]
.sym 120989 $abc$40744$n4267_1
.sym 120991 $abc$40744$n4430_1
.sym 120992 VexRiscv._zz_36_[13]
.sym 120993 $abc$40744$n4267_1
.sym 120995 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 120999 VexRiscv._zz_36_[11]
.sym 121003 VexRiscv._zz_36_[10]
.sym 121007 VexRiscv.decode_to_execute_IS_DIV
.sym 121011 VexRiscv._zz_36_[13]
.sym 121015 VexRiscv._zz_36_[30]
.sym 121019 VexRiscv._zz_35_[13]
.sym 121020 $abc$40744$n4924
.sym 121021 $abc$40744$n4872
.sym 121023 VexRiscv._zz_36_[14]
.sym 121027 VexRiscv._zz_35_[14]
.sym 121028 $abc$40744$n4449_1
.sym 121029 $abc$40744$n4266_1
.sym 121031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 121032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 121033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 121034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 121035 $abc$40744$n4923_1
.sym 121036 VexRiscv._zz_36_[13]
.sym 121037 $abc$40744$n4873_1
.sym 121039 $abc$40744$n4915
.sym 121040 VexRiscv._zz_36_[11]
.sym 121041 $abc$40744$n4873_1
.sym 121043 $abc$40744$n4927
.sym 121044 VexRiscv._zz_36_[14]
.sym 121045 $abc$40744$n4873_1
.sym 121047 $abc$40744$n4424_1
.sym 121048 $abc$40744$n4428_1
.sym 121049 $abc$40744$n4422_1
.sym 121050 $abc$40744$n3749
.sym 121051 $abc$40744$n4393
.sym 121052 VexRiscv._zz_36_[11]
.sym 121053 $abc$40744$n4267_1
.sym 121055 $abc$40744$n4375_1
.sym 121056 $abc$40744$n6685
.sym 121057 $abc$40744$n3749
.sym 121059 $abc$40744$n4925
.sym 121060 VexRiscv._zz_79_[13]
.sym 121061 $abc$40744$n6712
.sym 121063 VexRiscv._zz_216_[10]
.sym 121064 VexRiscv._zz_164_[10]
.sym 121065 $abc$40744$n4868
.sym 121067 VexRiscv._zz_217_[10]
.sym 121068 VexRiscv._zz_164_[10]
.sym 121069 $abc$40744$n6675_1
.sym 121071 $abc$40744$n4367
.sym 121072 VexRiscv._zz_79_[10]
.sym 121073 $abc$40744$n6672
.sym 121075 $abc$40744$n4881
.sym 121076 VexRiscv._zz_79_[2]
.sym 121077 $abc$40744$n6712
.sym 121079 $abc$40744$n2459
.sym 121083 $abc$40744$n4442_1
.sym 121084 $abc$40744$n4446_1
.sym 121085 $abc$40744$n4440_1
.sym 121086 $abc$40744$n3749
.sym 121087 basesoc_ctrl_reset_reset_r
.sym 121088 $abc$40744$n3945
.sym 121089 sys_rst
.sym 121090 $abc$40744$n2459
.sym 121091 VexRiscv._zz_216_[2]
.sym 121092 VexRiscv._zz_164_[2]
.sym 121093 $abc$40744$n4868
.sym 121095 $abc$40744$n4358
.sym 121096 $abc$40744$n4356_1
.sym 121097 $abc$40744$n3749
.sym 121099 VexRiscv._zz_290_[14]
.sym 121100 VexRiscv._zz_152_[14]
.sym 121101 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 121103 VexRiscv._zz_79_[2]
.sym 121107 $abc$40744$n4239_1
.sym 121108 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 121109 $abc$40744$n4443_1
.sym 121110 $abc$40744$n3727_1
.sym 121111 VexRiscv._zz_79_[12]
.sym 121115 VexRiscv._zz_35_[2]
.sym 121116 $abc$40744$n4880_1
.sym 121117 $abc$40744$n4872
.sym 121119 VexRiscv._zz_79_[1]
.sym 121123 VexRiscv._zz_79_[10]
.sym 121127 VexRiscv._zz_171_[1]
.sym 121128 VexRiscv._zz_171_[2]
.sym 121129 $abc$40744$n4065
.sym 121131 $abc$40744$n4447_1
.sym 121132 $abc$40744$n4407_1
.sym 121133 $abc$40744$n4243
.sym 121134 $abc$40744$n3727_1
.sym 121135 $abc$40744$n4186
.sym 121136 VexRiscv._zz_171_[0]
.sym 121137 $abc$40744$n6809_1
.sym 121138 VexRiscv._zz_32_[0]
.sym 121139 $abc$40744$n4879
.sym 121140 VexRiscv._zz_36_[2]
.sym 121141 $abc$40744$n4873_1
.sym 121143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 121144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 121145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 121146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 121147 VexRiscv._zz_37_[1]
.sym 121148 VexRiscv._zz_37_[0]
.sym 121151 VexRiscv._zz_200_[13]
.sym 121152 VexRiscv._zz_171_[1]
.sym 121153 VexRiscv._zz_44_[1]
.sym 121154 VexRiscv._zz_44_[0]
.sym 121155 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 121156 VexRiscv._zz_152_[13]
.sym 121157 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121159 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 121160 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 121161 VexRiscv.CsrPlugin_hadException
.sym 121163 $abc$40744$n4239_1
.sym 121164 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 121165 $abc$40744$n6682_1
.sym 121166 $abc$40744$n4234
.sym 121167 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 121168 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 121169 VexRiscv.CsrPlugin_hadException
.sym 121171 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 121172 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 121173 VexRiscv._zz_191_
.sym 121174 $abc$40744$n235
.sym 121175 $abc$40744$n4187
.sym 121176 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 121177 VexRiscv._zz_47_[1]
.sym 121178 VexRiscv._zz_47_[0]
.sym 121179 $abc$40744$n4407_1
.sym 121180 $abc$40744$n4364
.sym 121181 $abc$40744$n4243
.sym 121182 $abc$40744$n3727_1
.sym 121183 VexRiscv._zz_171_[1]
.sym 121184 $abc$40744$n4187
.sym 121185 VexRiscv._zz_171_[0]
.sym 121186 VexRiscv._zz_171_[2]
.sym 121187 $abc$40744$n6684_1
.sym 121188 $abc$40744$n6683
.sym 121189 $abc$40744$n3727_1
.sym 121191 VexRiscv._zz_44_[0]
.sym 121192 VexRiscv._zz_44_[1]
.sym 121195 spiflash_bus_dat_r[24]
.sym 121199 VexRiscv._zz_290_[11]
.sym 121200 VexRiscv._zz_152_[11]
.sym 121201 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 121203 VexRiscv._zz_200_[30]
.sym 121204 VexRiscv._zz_288_[10]
.sym 121205 VexRiscv._zz_44_[1]
.sym 121206 VexRiscv._zz_44_[0]
.sym 121207 $abc$40744$n4148
.sym 121208 VexRiscv._zz_152_[31]
.sym 121209 $abc$40744$n4188_1
.sym 121210 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 121211 $abc$40744$n4429_1
.sym 121212 $abc$40744$n4388_1
.sym 121213 $abc$40744$n4243
.sym 121214 $abc$40744$n3727_1
.sym 121215 $abc$40744$n4082
.sym 121216 VexRiscv._zz_200_[11]
.sym 121219 $abc$40744$n4168
.sym 121220 VexRiscv._zz_49_[0]
.sym 121221 VexRiscv._zz_49_[1]
.sym 121222 VexRiscv._zz_152_[11]
.sym 121223 $abc$40744$n4110_1
.sym 121224 VexRiscv._zz_152_[13]
.sym 121225 $abc$40744$n4235
.sym 121226 $abc$40744$n4234
.sym 121227 $abc$40744$n4239_1
.sym 121228 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 121229 $abc$40744$n4425_1
.sym 121230 $abc$40744$n3727_1
.sym 121231 VexRiscv._zz_290_[5]
.sym 121232 VexRiscv._zz_152_[5]
.sym 121233 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 121235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 121236 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 121237 VexRiscv._zz_191_
.sym 121238 $abc$40744$n235
.sym 121239 $abc$40744$n4148
.sym 121240 VexRiscv._zz_49_[0]
.sym 121241 VexRiscv._zz_49_[1]
.sym 121242 VexRiscv._zz_152_[31]
.sym 121243 $abc$40744$n4110_1
.sym 121244 $abc$40744$n4236_1
.sym 121245 VexRiscv._zz_152_[13]
.sym 121246 $abc$40744$n4426_1
.sym 121247 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 121248 VexRiscv._zz_152_[14]
.sym 121249 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121251 $abc$40744$n4760_1
.sym 121252 $abc$40744$n4188_1
.sym 121253 VexRiscv._zz_47_[0]
.sym 121254 VexRiscv._zz_47_[1]
.sym 121255 $abc$40744$n4752_1
.sym 121256 $abc$40744$n4733
.sym 121257 VexRiscv._zz_37_[1]
.sym 121258 VexRiscv._zz_37_[0]
.sym 121259 $abc$40744$n4160
.sym 121260 $abc$40744$n4236_1
.sym 121261 VexRiscv._zz_152_[14]
.sym 121262 $abc$40744$n4444_1
.sym 121263 VexRiscv._zz_152_[9]
.sym 121264 $abc$40744$n4092
.sym 121267 $abc$40744$n4763
.sym 121268 $abc$40744$n6690_1
.sym 121269 $abc$40744$n3727_1
.sym 121271 $abc$40744$n4764_1
.sym 121272 VexRiscv._zz_36_[31]
.sym 121273 $abc$40744$n4267_1
.sym 121275 $abc$40744$n4995
.sym 121276 VexRiscv._zz_36_[31]
.sym 121277 $abc$40744$n4873_1
.sym 121279 $abc$40744$n4160
.sym 121280 VexRiscv._zz_152_[14]
.sym 121281 $abc$40744$n4235
.sym 121282 $abc$40744$n4234
.sym 121283 VexRiscv._zz_152_[8]
.sym 121284 $abc$40744$n4107
.sym 121287 VexRiscv._zz_287_[2]
.sym 121288 VexRiscv._zz_200_[2]
.sym 121289 VexRiscv._zz_44_[0]
.sym 121290 VexRiscv._zz_44_[1]
.sym 121291 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 121292 $abc$40744$n5386
.sym 121293 $abc$40744$n5385_1
.sym 121294 VexRiscv._zz_193_
.sym 121295 VexRiscv._zz_200_[17]
.sym 121296 VexRiscv._zz_287_[2]
.sym 121297 VexRiscv._zz_44_[1]
.sym 121298 VexRiscv._zz_44_[0]
.sym 121299 $abc$40744$n3744
.sym 121300 VexRiscv._zz_152_[3]
.sym 121303 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 121304 VexRiscv._zz_152_[30]
.sym 121305 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121307 $abc$40744$n4086
.sym 121308 $abc$40744$n4090
.sym 121309 $abc$40744$n4094
.sym 121310 $abc$40744$n4098
.sym 121311 VexRiscv._zz_290_[15]
.sym 121312 VexRiscv._zz_152_[15]
.sym 121313 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 121315 VexRiscv._zz_152_[6]
.sym 121316 $abc$40744$n4083
.sym 121319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 121320 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 121321 VexRiscv._zz_191_
.sym 121322 $abc$40744$n235
.sym 121323 $abc$40744$n4460_1
.sym 121324 $abc$40744$n4464_1
.sym 121325 $abc$40744$n4458_1
.sym 121326 $abc$40744$n3749
.sym 121327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 121331 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 121332 VexRiscv._zz_152_[15]
.sym 121333 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121335 $abc$40744$n4465_1
.sym 121336 $abc$40744$n4429_1
.sym 121337 $abc$40744$n4243
.sym 121338 $abc$40744$n3727_1
.sym 121339 $abc$40744$n4239_1
.sym 121340 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 121341 $abc$40744$n4461_1
.sym 121342 $abc$40744$n3727_1
.sym 121343 $abc$40744$n4797_1
.sym 121344 VexRiscv._zz_171_[0]
.sym 121345 VexRiscv._zz_171_[1]
.sym 121346 VexRiscv._zz_152_[2]
.sym 121347 $abc$40744$n4087_1
.sym 121348 VexRiscv._zz_152_[17]
.sym 121351 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 121355 $abc$40744$n4152
.sym 121356 $abc$40744$n4236_1
.sym 121357 VexRiscv._zz_152_[16]
.sym 121358 $abc$40744$n4491_1
.sym 121359 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 121363 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 121364 $abc$40744$n4854_1
.sym 121365 VexRiscv.memory_arbitration_isValid
.sym 121366 VexRiscv.execute_to_memory_IS_DIV
.sym 121367 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 121371 $abc$40744$n4239_1
.sym 121372 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 121373 $abc$40744$n4490_1
.sym 121374 $abc$40744$n3727_1
.sym 121375 $abc$40744$n4152
.sym 121376 VexRiscv._zz_152_[16]
.sym 121377 $abc$40744$n4235
.sym 121378 $abc$40744$n4234
.sym 121379 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 121383 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 121384 $abc$40744$n4855
.sym 121385 $abc$40744$n3638
.sym 121387 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 121388 VexRiscv._zz_152_[16]
.sym 121389 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121391 VexRiscv.CsrPlugin_mtval[16]
.sym 121392 $abc$40744$n4230_1
.sym 121393 $abc$40744$n4488_1
.sym 121395 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 121396 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 121397 $abc$40744$n235
.sym 121398 VexRiscv._zz_193_
.sym 121399 $abc$40744$n5439
.sym 121400 $abc$40744$n5440
.sym 121403 $abc$40744$n4494_1
.sym 121404 $abc$40744$n4447_1
.sym 121405 $abc$40744$n4243
.sym 121406 $abc$40744$n3727_1
.sym 121407 $abc$40744$n4489
.sym 121408 $abc$40744$n4493_1
.sym 121409 $abc$40744$n4487_1
.sym 121410 $abc$40744$n3749
.sym 121411 $abc$40744$n5427_1
.sym 121412 $abc$40744$n5428
.sym 121415 $abc$40744$n4383_1
.sym 121416 VexRiscv._zz_288_[0]
.sym 121417 VexRiscv._zz_288_[1]
.sym 121419 $abc$40744$n4512
.sym 121420 $abc$40744$n4465_1
.sym 121421 $abc$40744$n4243
.sym 121422 $abc$40744$n3727_1
.sym 121423 VexRiscv._zz_288_[1]
.sym 121424 VexRiscv._zz_288_[0]
.sym 121425 $abc$40744$n4383_1
.sym 121427 $abc$40744$n4758_1
.sym 121428 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 121429 $abc$40744$n4382_1
.sym 121430 VexRiscv.CsrPlugin_mtval[3]
.sym 121431 VexRiscv._zz_36_[20]
.sym 121432 $abc$40744$n4550_1
.sym 121433 $abc$40744$n4267_1
.sym 121435 $abc$40744$n4087_1
.sym 121436 VexRiscv._zz_152_[17]
.sym 121437 $abc$40744$n4235
.sym 121438 $abc$40744$n4234
.sym 121439 $abc$40744$n4087_1
.sym 121440 $abc$40744$n4236_1
.sym 121441 VexRiscv._zz_152_[17]
.sym 121442 $abc$40744$n4509
.sym 121443 VexRiscv._zz_288_[0]
.sym 121444 $abc$40744$n4383_1
.sym 121445 VexRiscv._zz_288_[1]
.sym 121447 $abc$40744$n5451
.sym 121448 $abc$40744$n5452
.sym 121451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 121452 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 121453 VexRiscv._zz_191_
.sym 121454 $abc$40744$n235
.sym 121455 $abc$40744$n4266_1
.sym 121456 VexRiscv._zz_35_[20]
.sym 121457 $abc$40744$n4551_1
.sym 121459 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 121460 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 121461 $abc$40744$n235
.sym 121462 VexRiscv._zz_193_
.sym 121463 $abc$40744$n4554_1
.sym 121464 VexRiscv._zz_79_[20]
.sym 121465 $abc$40744$n4266_1
.sym 121466 $abc$40744$n6672
.sym 121467 VexRiscv._zz_217_[20]
.sym 121468 VexRiscv._zz_164_[20]
.sym 121469 $abc$40744$n6675_1
.sym 121471 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 121472 VexRiscv._zz_152_[17]
.sym 121473 VexRiscv.execute_LightShifterPlugin_isActive
.sym 121475 $abc$40744$n5430_1
.sym 121476 $abc$40744$n5431
.sym 121479 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 121480 $abc$40744$n4742_1
.sym 121481 $abc$40744$n3638
.sym 121483 VexRiscv._zz_216_[20]
.sym 121484 VexRiscv._zz_164_[20]
.sym 121485 $abc$40744$n4868
.sym 121487 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 121488 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 121489 VexRiscv.CsrPlugin_hadException
.sym 121491 VexRiscv.CsrPlugin_hadException
.sym 121495 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 121496 $abc$40744$n4741
.sym 121497 VexRiscv.memory_arbitration_isValid
.sym 121498 VexRiscv.execute_to_memory_IS_DIV
.sym 121499 $abc$40744$n4701
.sym 121500 $abc$40744$n4479_1
.sym 121501 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 121502 $abc$40744$n4261_1
.sym 121503 $abc$40744$n4872
.sym 121504 VexRiscv._zz_35_[20]
.sym 121505 $abc$40744$n4952
.sym 121507 $abc$40744$n4953_1
.sym 121508 VexRiscv._zz_79_[20]
.sym 121509 $abc$40744$n4872
.sym 121510 $abc$40744$n6712
.sym 121511 VexRiscv._zz_79_[20]
.sym 121519 $abc$40744$n6672
.sym 121520 VexRiscv._zz_79_[28]
.sym 121521 $abc$40744$n4702
.sym 121523 VexRiscv._zz_216_[28]
.sym 121524 VexRiscv._zz_164_[28]
.sym 121525 $abc$40744$n4868
.sym 121527 $abc$40744$n4985
.sym 121528 VexRiscv._zz_79_[28]
.sym 121529 $abc$40744$n6712
.sym 121531 $abc$40744$n4234
.sym 121532 $abc$40744$n4710
.sym 121533 $abc$40744$n4711_1
.sym 121534 $abc$40744$n3727_1
.sym 121535 VexRiscv._zz_217_[28]
.sym 121536 VexRiscv._zz_164_[28]
.sym 121537 $abc$40744$n6672
.sym 121538 $abc$40744$n6675_1
.sym 121539 VexRiscv._zz_79_[28]
.sym 121543 VexRiscv._zz_35_[28]
.sym 121544 $abc$40744$n4699
.sym 121545 $abc$40744$n4266_1
.sym 121547 VexRiscv._zz_35_[28]
.sym 121548 $abc$40744$n4984_1
.sym 121549 $abc$40744$n4872
.sym 121555 $abc$40744$n4709_1
.sym 121556 $abc$40744$n4713_1
.sym 121557 $abc$40744$n4707_1
.sym 121558 $abc$40744$n3749
.sym 121559 $abc$40744$n4714_1
.sym 121560 $abc$40744$n4678_1
.sym 121561 $abc$40744$n4243
.sym 121562 $abc$40744$n3727_1
.sym 121563 spiflash_miso1
.sym 121567 spiflash_bus_dat_r[25]
.sym 121583 VexRiscv._zz_36_[28]
.sym 121587 VexRiscv.CsrPlugin_mtval[17]
.sym 121588 $abc$40744$n4230_1
.sym 121589 $abc$40744$n4506
.sym 121591 $abc$40744$n3999
.sym 121592 VexRiscv._zz_201_[17]
.sym 121593 $abc$40744$n4228
.sym 121594 VexRiscv.CsrPlugin_mepc[17]
.sym 121615 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 121631 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 121639 $abc$40744$n5859
.sym 121640 array_muxed1[12]
.sym 121643 $abc$40744$n5859
.sym 121644 array_muxed1[2]
.sym 121647 $abc$40744$n5859
.sym 121648 array_muxed1[11]
.sym 121651 $abc$40744$n5859
.sym 121652 array_muxed1[2]
.sym 121655 $abc$40744$n5859
.sym 121656 array_muxed1[0]
.sym 121659 $abc$40744$n5859
.sym 121660 array_muxed1[11]
.sym 121663 $abc$40744$n5859
.sym 121664 array_muxed1[12]
.sym 121667 $abc$40744$n5859
.sym 121668 array_muxed1[0]
.sym 121671 $abc$40744$n5859
.sym 121672 array_muxed1[10]
.sym 121675 $abc$40744$n5859
.sym 121676 array_muxed1[10]
.sym 121703 spiflash_miso
.sym 121719 sys_rst
.sym 121720 spiflash_i
.sym 121747 array_muxed1[7]
.sym 121768 basesoc_uart_rx_fifo_consume[0]
.sym 121773 basesoc_uart_rx_fifo_consume[1]
.sym 121777 basesoc_uart_rx_fifo_consume[2]
.sym 121778 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 121781 basesoc_uart_rx_fifo_consume[3]
.sym 121782 $auto$alumacc.cc:474:replace_alu$4069.C[3]
.sym 121807 $abc$40744$n3872_1
.sym 121808 sys_rst
.sym 121809 $abc$40744$n2356
.sym 121811 VexRiscv._zz_130_[2]
.sym 121819 VexRiscv._zz_130_[1]
.sym 121820 VexRiscv.decode_to_execute_RS2[9]
.sym 121821 VexRiscv._zz_171_[0]
.sym 121822 VexRiscv._zz_171_[1]
.sym 121823 VexRiscv._zz_130_[1]
.sym 121835 $abc$40744$n2296
.sym 121836 $abc$40744$n6976
.sym 121847 basesoc_uart_phy_tx_reg[0]
.sym 121848 $abc$40744$n3850_1
.sym 121849 $abc$40744$n2296
.sym 121871 basesoc_uart_phy_rx_reg[5]
.sym 121883 basesoc_vexriscv_dbus_adr[1]
.sym 121884 basesoc_vexriscv_ibus_adr[1]
.sym 121885 grant
.sym 121891 basesoc_uart_phy_rx_reg[2]
.sym 121895 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 121903 basesoc_uart_rx_fifo_do_read
.sym 121904 sys_rst
.sym 121907 basesoc_uart_phy_rx
.sym 121908 $abc$40744$n3856_1
.sym 121909 $abc$40744$n3859_1
.sym 121910 basesoc_uart_phy_uart_clk_rxen
.sym 121911 $abc$40744$n3856_1
.sym 121912 basesoc_uart_phy_rx
.sym 121913 basesoc_uart_phy_uart_clk_rxen
.sym 121914 basesoc_uart_phy_rx_busy
.sym 121915 $abc$40744$n3856_1
.sym 121916 $abc$40744$n3859_1
.sym 121919 VexRiscv._zz_136_[2]
.sym 121935 sys_rst
.sym 121936 por_rst
.sym 121939 basesoc_uart_phy_rx
.sym 121940 basesoc_uart_phy_rx_r
.sym 121941 basesoc_uart_phy_uart_clk_rxen
.sym 121942 basesoc_uart_phy_rx_busy
.sym 121943 basesoc_timer0_load_storage[8]
.sym 121944 $abc$40744$n6152
.sym 121945 basesoc_timer0_en_storage
.sym 121947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 121948 VexRiscv._zz_50_[10]
.sym 121949 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 121950 VexRiscv._zz_50_[11]
.sym 121951 basesoc_uart_phy_rx
.sym 121955 $abc$40744$n2398
.sym 121956 $abc$40744$n3872_1
.sym 121959 basesoc_uart_rx_fifo_do_read
.sym 121963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 121964 VexRiscv._zz_163_[0]
.sym 121965 VexRiscv._zz_162_
.sym 121967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 121968 VexRiscv._zz_50_[8]
.sym 121969 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 121970 VexRiscv._zz_50_[9]
.sym 121971 $abc$40744$n6710_1
.sym 121972 $abc$40744$n6711_1
.sym 121973 $abc$40744$n4864_1
.sym 121975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 121976 VexRiscv._zz_163_[1]
.sym 121977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 121978 VexRiscv._zz_163_[3]
.sym 121979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 121980 VexRiscv._zz_163_[2]
.sym 121981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 121982 VexRiscv._zz_163_[4]
.sym 121983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 121984 VexRiscv._zz_50_[7]
.sym 121985 VexRiscv._zz_161_
.sym 121987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 121988 VexRiscv._zz_163_[0]
.sym 121989 VexRiscv._zz_162_
.sym 121990 $abc$40744$n4870_1
.sym 121991 VexRiscv._zz_35_[11]
.sym 121992 $abc$40744$n4916
.sym 121993 $abc$40744$n4872
.sym 121995 VexRiscv._zz_79_[15]
.sym 121999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 122000 VexRiscv._zz_50_[11]
.sym 122001 $abc$40744$n4248_1
.sym 122003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 122004 VexRiscv._zz_50_[7]
.sym 122005 VexRiscv._zz_161_
.sym 122007 $abc$40744$n4869
.sym 122008 $abc$40744$n4871
.sym 122011 $abc$40744$n4917_1
.sym 122012 VexRiscv._zz_79_[11]
.sym 122013 $abc$40744$n6712
.sym 122015 VexRiscv._zz_35_[14]
.sym 122016 $abc$40744$n4928
.sym 122017 $abc$40744$n4872
.sym 122019 VexRiscv._zz_79_[8]
.sym 122023 basesoc_dat_w[4]
.sym 122027 VexRiscv._zz_216_[3]
.sym 122028 VexRiscv._zz_164_[3]
.sym 122029 $abc$40744$n4868
.sym 122031 VexRiscv._zz_216_[11]
.sym 122032 VexRiscv._zz_164_[11]
.sym 122033 $abc$40744$n4868
.sym 122035 basesoc_dat_w[3]
.sym 122039 $abc$40744$n4397_1
.sym 122040 $abc$40744$n4329_1
.sym 122041 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 122042 $abc$40744$n4261_1
.sym 122043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 122044 VexRiscv._zz_50_[9]
.sym 122045 $abc$40744$n6671_1
.sym 122046 $abc$40744$n4247
.sym 122047 VexRiscv._zz_216_[8]
.sym 122048 VexRiscv._zz_164_[8]
.sym 122049 $abc$40744$n4868
.sym 122051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 122052 VexRiscv._zz_50_[10]
.sym 122053 VexRiscv._zz_50_[8]
.sym 122054 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 122055 VexRiscv._zz_217_[8]
.sym 122056 VexRiscv._zz_164_[8]
.sym 122057 $abc$40744$n6675_1
.sym 122059 $abc$40744$n4885_1
.sym 122060 VexRiscv._zz_79_[3]
.sym 122061 $abc$40744$n6712
.sym 122063 $abc$40744$n6417
.sym 122064 VexRiscv._zz_79_[3]
.sym 122065 $abc$40744$n6672
.sym 122067 $abc$40744$n4327_1
.sym 122068 VexRiscv._zz_79_[8]
.sym 122069 $abc$40744$n6672
.sym 122071 VexRiscv._zz_217_[3]
.sym 122072 VexRiscv._zz_164_[3]
.sym 122073 $abc$40744$n6675_1
.sym 122075 sys_rst
.sym 122076 basesoc_uart_rx_fifo_do_read
.sym 122077 basesoc_uart_rx_fifo_wrport_we
.sym 122078 basesoc_uart_rx_fifo_level0[0]
.sym 122079 VexRiscv._zz_216_[6]
.sym 122080 VexRiscv._zz_164_[6]
.sym 122081 $abc$40744$n4868
.sym 122083 basesoc_uart_rx_fifo_level0[1]
.sym 122087 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 122088 $abc$40744$n4239_1
.sym 122091 $abc$40744$n4282_1
.sym 122092 VexRiscv._zz_79_[6]
.sym 122093 $abc$40744$n6672
.sym 122095 $abc$40744$n4361
.sym 122096 $abc$40744$n4359_1
.sym 122097 $abc$40744$n4363_1
.sym 122098 $abc$40744$n3727_1
.sym 122099 $abc$40744$n4991
.sym 122100 VexRiscv._zz_36_[30]
.sym 122101 $abc$40744$n4873_1
.sym 122103 VexRiscv._zz_290_[10]
.sym 122104 VexRiscv._zz_152_[10]
.sym 122105 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 122107 VexRiscv._zz_217_[6]
.sym 122108 VexRiscv._zz_164_[6]
.sym 122109 $abc$40744$n6675_1
.sym 122111 $abc$40744$n4905_1
.sym 122112 VexRiscv._zz_79_[8]
.sym 122113 $abc$40744$n6712
.sym 122115 VexRiscv._zz_36_[30]
.sym 122116 $abc$40744$n4735
.sym 122117 $abc$40744$n4267_1
.sym 122119 VexRiscv._zz_35_[3]
.sym 122120 $abc$40744$n6416
.sym 122121 $abc$40744$n4266_1
.sym 122123 VexRiscv._zz_193_
.sym 122124 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 122125 VexRiscv._zz_191_
.sym 122126 $abc$40744$n235
.sym 122127 $abc$40744$n4364
.sym 122128 $abc$40744$n4324_1
.sym 122129 $abc$40744$n4243
.sym 122131 $abc$40744$n5388_1
.sym 122132 $abc$40744$n5389
.sym 122135 VexRiscv._zz_35_[8]
.sym 122136 $abc$40744$n4326_1
.sym 122137 $abc$40744$n4266_1
.sym 122139 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 122140 VexRiscv._zz_152_[11]
.sym 122141 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122143 VexRiscv._zz_35_[8]
.sym 122144 $abc$40744$n4904
.sym 122145 $abc$40744$n4872
.sym 122147 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 122148 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 122149 $abc$40744$n235
.sym 122150 VexRiscv._zz_193_
.sym 122151 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 122152 VexRiscv._zz_152_[10]
.sym 122153 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122155 $abc$40744$n4388_1
.sym 122156 $abc$40744$n4345_1
.sym 122157 $abc$40744$n4243
.sym 122159 $abc$40744$n4883_1
.sym 122160 VexRiscv._zz_36_[3]
.sym 122161 $abc$40744$n4873_1
.sym 122163 $abc$40744$n4903
.sym 122164 VexRiscv._zz_36_[8]
.sym 122165 $abc$40744$n4873_1
.sym 122167 $abc$40744$n4325
.sym 122168 VexRiscv._zz_36_[8]
.sym 122169 $abc$40744$n4267_1
.sym 122171 $abc$40744$n4244
.sym 122172 VexRiscv._zz_36_[5]
.sym 122173 $abc$40744$n4267_1
.sym 122175 $abc$40744$n4891
.sym 122176 VexRiscv._zz_36_[5]
.sym 122177 $abc$40744$n4873_1
.sym 122179 VexRiscv._zz_35_[3]
.sym 122180 $abc$40744$n4884_1
.sym 122181 $abc$40744$n4872
.sym 122183 $abc$40744$n4318_1
.sym 122184 $abc$40744$n4316
.sym 122185 $abc$40744$n3749
.sym 122187 $abc$40744$n4082
.sym 122188 VexRiscv._zz_200_[8]
.sym 122191 $abc$40744$n4139
.sym 122192 VexRiscv._zz_152_[10]
.sym 122193 $abc$40744$n4235
.sym 122194 $abc$40744$n4234
.sym 122195 $abc$40744$n4082
.sym 122196 VexRiscv._zz_200_[6]
.sym 122199 VexRiscv._zz_50_[7]
.sym 122203 VexRiscv._zz_152_[10]
.sym 122204 $abc$40744$n4139
.sym 122205 $abc$40744$n4236_1
.sym 122206 $abc$40744$n4360_1
.sym 122207 $abc$40744$n4082
.sym 122208 VexRiscv._zz_200_[5]
.sym 122211 $abc$40744$n4082
.sym 122212 VexRiscv._zz_200_[9]
.sym 122215 $abc$40744$n4120_1
.sym 122216 VexRiscv._zz_152_[5]
.sym 122217 $abc$40744$n4235
.sym 122218 $abc$40744$n4234
.sym 122219 VexRiscv._zz_152_[5]
.sym 122220 $abc$40744$n4120_1
.sym 122221 $abc$40744$n4236_1
.sym 122222 $abc$40744$n4233_1
.sym 122223 VexRiscv._zz_36_[8]
.sym 122227 $abc$40744$n4237
.sym 122228 $abc$40744$n4232
.sym 122229 $abc$40744$n4240
.sym 122230 $abc$40744$n3727_1
.sym 122231 $abc$40744$n4800
.sym 122232 $abc$40744$n4797_1
.sym 122233 $abc$40744$n3749
.sym 122235 $abc$40744$n4231
.sym 122236 $abc$40744$n4226
.sym 122237 $abc$40744$n3749
.sym 122239 VexRiscv._zz_36_[5]
.sym 122243 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 122244 $abc$40744$n4239_1
.sym 122247 VexRiscv._zz_36_[2]
.sym 122251 VexRiscv._zz_290_[17]
.sym 122252 VexRiscv._zz_152_[17]
.sym 122253 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 122255 VexRiscv._zz_35_[31]
.sym 122256 $abc$40744$n4996
.sym 122257 $abc$40744$n4872
.sym 122259 $abc$40744$n4755
.sym 122260 $abc$40744$n6691
.sym 122261 $abc$40744$n3749
.sym 122263 VexRiscv._zz_36_[15]
.sym 122267 $abc$40744$n4266_1
.sym 122268 VexRiscv._zz_35_[31]
.sym 122269 $abc$40744$n4765
.sym 122271 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 122272 VexRiscv._zz_152_[31]
.sym 122273 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122275 VexRiscv._zz_36_[31]
.sym 122279 $abc$40744$n4125
.sym 122280 VexRiscv._zz_152_[15]
.sym 122281 $abc$40744$n4235
.sym 122282 $abc$40744$n4234
.sym 122283 VexRiscv._zz_255_[1]
.sym 122284 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 122287 VexRiscv._zz_79_[30]
.sym 122288 $abc$40744$n6712
.sym 122291 $abc$40744$n4738_1
.sym 122292 $abc$40744$n4479_1
.sym 122293 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 122294 $abc$40744$n4261_1
.sym 122295 $abc$40744$n4125
.sym 122296 $abc$40744$n4236_1
.sym 122297 VexRiscv._zz_152_[15]
.sym 122298 $abc$40744$n4462_1
.sym 122299 VexRiscv._zz_216_[30]
.sym 122300 VexRiscv._zz_164_[30]
.sym 122301 $abc$40744$n6712
.sym 122302 $abc$40744$n4868
.sym 122303 VexRiscv._zz_79_[30]
.sym 122307 $abc$40744$n4993
.sym 122308 $abc$40744$n4992
.sym 122309 VexRiscv._zz_35_[30]
.sym 122310 $abc$40744$n4872
.sym 122311 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 122312 $abc$40744$n4334
.sym 122313 $abc$40744$n3638
.sym 122315 $abc$40744$n4500_1
.sym 122316 VexRiscv._zz_79_[17]
.sym 122317 $abc$40744$n4266_1
.sym 122318 $abc$40744$n6672
.sym 122319 $abc$40744$n4499_1
.sym 122320 $abc$40744$n4479_1
.sym 122321 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 122322 $abc$40744$n4261_1
.sym 122323 VexRiscv._zz_79_[17]
.sym 122327 VexRiscv._zz_217_[17]
.sym 122328 VexRiscv._zz_164_[17]
.sym 122329 $abc$40744$n6675_1
.sym 122331 $abc$40744$n4266_1
.sym 122332 VexRiscv._zz_35_[17]
.sym 122333 $abc$40744$n4497_1
.sym 122335 VexRiscv._zz_255_[1]
.sym 122336 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 122339 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 122340 $abc$40744$n4333_1
.sym 122341 VexRiscv.memory_arbitration_isValid
.sym 122342 VexRiscv.execute_to_memory_IS_DIV
.sym 122343 $abc$40744$n4941_1
.sym 122344 VexRiscv._zz_79_[17]
.sym 122345 $abc$40744$n6712
.sym 122347 VexRiscv._zz_36_[17]
.sym 122348 $abc$40744$n4496_1
.sym 122349 $abc$40744$n4267_1
.sym 122351 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 122352 $abc$40744$n4758_1
.sym 122353 VexRiscv.CsrPlugin_mtval[1]
.sym 122354 $abc$40744$n4382_1
.sym 122355 VexRiscv._zz_288_[10]
.sym 122356 $abc$40744$n4378
.sym 122359 $abc$40744$n4939
.sym 122360 VexRiscv._zz_36_[17]
.sym 122361 $abc$40744$n4873_1
.sym 122363 $abc$40744$n4378
.sym 122364 VexRiscv._zz_288_[10]
.sym 122367 VexRiscv._zz_35_[17]
.sym 122368 $abc$40744$n4940
.sym 122369 $abc$40744$n4872
.sym 122371 VexRiscv._zz_216_[17]
.sym 122372 VexRiscv._zz_164_[17]
.sym 122373 $abc$40744$n4868
.sym 122375 VexRiscv._zz_201_[2]
.sym 122376 $abc$40744$n4377_1
.sym 122377 $abc$40744$n4799_1
.sym 122379 $abc$40744$n4507
.sym 122380 $abc$40744$n4511
.sym 122381 $abc$40744$n4505
.sym 122382 $abc$40744$n3749
.sym 122383 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 122387 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 122391 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 122395 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 122399 $abc$40744$n4239_1
.sym 122400 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 122401 $abc$40744$n4508
.sym 122402 $abc$40744$n3727_1
.sym 122403 VexRiscv.CsrPlugin_mepc[2]
.sym 122404 $abc$40744$n4384
.sym 122405 $abc$40744$n4382_1
.sym 122406 VexRiscv.CsrPlugin_mtval[2]
.sym 122407 $abc$40744$n4505
.sym 122408 VexRiscv._zz_171_[0]
.sym 122409 VexRiscv._zz_171_[1]
.sym 122410 VexRiscv._zz_152_[17]
.sym 122411 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 122412 $abc$40744$n4758_1
.sym 122413 VexRiscv.CsrPlugin_mtval[0]
.sym 122414 $abc$40744$n4382_1
.sym 122415 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 122416 $abc$40744$n4399
.sym 122417 VexRiscv.memory_arbitration_isValid
.sym 122418 VexRiscv.execute_to_memory_IS_DIV
.sym 122419 VexRiscv._zz_36_[17]
.sym 122423 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 122424 $abc$40744$n4400_1
.sym 122425 $abc$40744$n3638
.sym 122427 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 122428 $abc$40744$n4758_1
.sym 122429 $abc$40744$n4798
.sym 122431 VexRiscv.CsrPlugin_mepc[31]
.sym 122432 $abc$40744$n4384
.sym 122433 $abc$40744$n4382_1
.sym 122434 VexRiscv.CsrPlugin_mtval[31]
.sym 122447 VexRiscv._zz_35_[28]
.sym 122451 VexRiscv._zz_35_[20]
.sym 122455 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 122456 $abc$40744$n4503
.sym 122457 $abc$40744$n3638
.sym 122463 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 122464 $abc$40744$n4502
.sym 122465 VexRiscv.memory_arbitration_isValid
.sym 122466 VexRiscv.execute_to_memory_IS_DIV
.sym 122472 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 122477 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 122481 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 122482 $auto$alumacc.cc:474:replace_alu$4102.C[2]
.sym 122492 $PACKER_VCC_NET
.sym 122493 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 122507 $abc$40744$n4983_1
.sym 122508 VexRiscv._zz_36_[28]
.sym 122509 $abc$40744$n4873_1
.sym 122527 eventmanager_status_w[2]
.sym 122528 sys_rst
.sym 122529 user_btn2
.sym 122531 VexRiscv._zz_36_[28]
.sym 122532 $abc$40744$n4698
.sym 122533 $abc$40744$n4267_1
.sym 122542 user_btn2
.sym 122559 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 122599 $abc$40744$n5859
.sym 122600 array_muxed1[13]
.sym 122603 $abc$40744$n5859
.sym 122604 array_muxed1[13]
.sym 122607 spram_dataout10[10]
.sym 122608 spram_dataout00[10]
.sym 122609 $abc$40744$n5859
.sym 122610 slave_sel_r[2]
.sym 122611 spram_dataout10[8]
.sym 122612 spram_dataout00[8]
.sym 122613 $abc$40744$n5859
.sym 122614 slave_sel_r[2]
.sym 122615 spram_dataout10[5]
.sym 122616 spram_dataout00[5]
.sym 122617 $abc$40744$n5859
.sym 122618 slave_sel_r[2]
.sym 122619 spram_dataout10[2]
.sym 122620 spram_dataout00[2]
.sym 122621 $abc$40744$n5859
.sym 122622 slave_sel_r[2]
.sym 122623 spram_dataout10[0]
.sym 122624 spram_dataout00[0]
.sym 122625 $abc$40744$n5859
.sym 122626 slave_sel_r[2]
.sym 122627 spram_dataout10[13]
.sym 122628 spram_dataout00[13]
.sym 122629 $abc$40744$n5859
.sym 122630 slave_sel_r[2]
.sym 122631 $abc$40744$n5859
.sym 122632 array_muxed1[4]
.sym 122635 $abc$40744$n5859
.sym 122636 array_muxed1[5]
.sym 122639 $abc$40744$n5859
.sym 122640 array_muxed1[14]
.sym 122643 $abc$40744$n5859
.sym 122644 array_muxed1[4]
.sym 122647 $abc$40744$n5859
.sym 122648 array_muxed1[9]
.sym 122651 $abc$40744$n5859
.sym 122652 array_muxed1[14]
.sym 122655 $abc$40744$n5859
.sym 122656 array_muxed1[9]
.sym 122659 $abc$40744$n5859
.sym 122660 array_muxed1[5]
.sym 122667 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 122668 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 122669 $abc$40744$n6328_1
.sym 122670 $abc$40744$n6080_1
.sym 122675 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 122676 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 122677 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 122679 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 122680 $abc$40744$n6325_1
.sym 122681 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 122682 $abc$40744$n6080_1
.sym 122683 array_muxed1[3]
.sym 122687 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 122688 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 122689 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 122707 VexRiscv._zz_130_[6]
.sym 122719 VexRiscv._zz_171_[1]
.sym 122728 basesoc_uart_rx_fifo_produce[0]
.sym 122733 basesoc_uart_rx_fifo_produce[1]
.sym 122737 basesoc_uart_rx_fifo_produce[2]
.sym 122738 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 122741 basesoc_uart_rx_fifo_produce[3]
.sym 122742 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 122743 basesoc_uart_rx_fifo_wrport_we
.sym 122744 basesoc_uart_rx_fifo_produce[0]
.sym 122745 sys_rst
.sym 122747 sys_rst
.sym 122748 basesoc_uart_rx_fifo_wrport_we
.sym 122751 user_btn_n
.sym 122756 $PACKER_VCC_NET
.sym 122757 basesoc_uart_rx_fifo_produce[0]
.sym 122759 $abc$40744$n2356
.sym 122767 basesoc_uart_rx_fifo_do_read
.sym 122768 basesoc_uart_rx_fifo_consume[0]
.sym 122769 sys_rst
.sym 122791 VexRiscv._zz_191_
.sym 122792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 122793 $abc$40744$n5383
.sym 122794 $abc$40744$n235
.sym 122799 $abc$40744$n5403_1
.sym 122800 $abc$40744$n5404
.sym 122807 $abc$40744$n5412_1
.sym 122808 $abc$40744$n5413
.sym 122811 VexRiscv._zz_191_
.sym 122812 $abc$40744$n235
.sym 122813 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 122814 $abc$40744$n5381
.sym 122831 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 122835 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 122839 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 122847 VexRiscv._zz_130_[0]
.sym 122848 VexRiscv.decode_to_execute_RS2[8]
.sym 122849 VexRiscv._zz_171_[0]
.sym 122850 VexRiscv._zz_171_[1]
.sym 122851 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 122855 basesoc_uart_eventmanager_pending_w[1]
.sym 122856 basesoc_uart_eventmanager_storage[1]
.sym 122857 basesoc_uart_eventmanager_pending_w[0]
.sym 122858 basesoc_uart_eventmanager_storage[0]
.sym 122859 $abc$40744$n5376_1
.sym 122860 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 122861 $abc$40744$n5315_1
.sym 122875 VexRiscv.CsrPlugin_mepc[30]
.sym 122876 VexRiscv.lastStagePc[30]
.sym 122877 $abc$40744$n2644
.sym 122883 basesoc_timer0_eventmanager_storage
.sym 122884 basesoc_timer0_eventmanager_pending_w
.sym 122887 $abc$40744$n204
.sym 122888 $abc$40744$n206
.sym 122889 $abc$40744$n208
.sym 122890 $abc$40744$n210
.sym 122891 $abc$40744$n210
.sym 122895 $abc$40744$n206
.sym 122903 $abc$40744$n5445
.sym 122904 $abc$40744$n5446
.sym 122907 $PACKER_GND_NET
.sym 122915 basesoc_vexriscv_dbus_adr[0]
.sym 122916 basesoc_vexriscv_ibus_adr[0]
.sym 122917 grant
.sym 122919 VexRiscv._zz_50_[8]
.sym 122923 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 122924 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 122925 VexRiscv._zz_191_
.sym 122926 $abc$40744$n235
.sym 122927 $abc$40744$n6673_1
.sym 122928 $abc$40744$n6674_1
.sym 122929 $abc$40744$n4254_1
.sym 122931 VexRiscv._zz_50_[10]
.sym 122935 VexRiscv._zz_50_[9]
.sym 122939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 122940 VexRiscv._zz_163_[4]
.sym 122941 VexRiscv._zz_163_[1]
.sym 122942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 122943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 122944 VexRiscv._zz_163_[2]
.sym 122945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 122946 VexRiscv._zz_163_[3]
.sym 122947 VexRiscv._zz_50_[11]
.sym 122951 VexRiscv._zz_35_[11]
.sym 122952 $abc$40744$n4394_1
.sym 122953 $abc$40744$n4266_1
.sym 122955 VexRiscv._zz_217_[14]
.sym 122956 VexRiscv._zz_164_[14]
.sym 122957 $abc$40744$n6675_1
.sym 122959 VexRiscv._zz_216_[14]
.sym 122960 VexRiscv._zz_164_[14]
.sym 122961 $abc$40744$n4868
.sym 122963 VexRiscv._zz_217_[11]
.sym 122964 VexRiscv._zz_164_[11]
.sym 122965 $abc$40744$n6675_1
.sym 122967 $abc$40744$n4450_1
.sym 122968 VexRiscv._zz_79_[14]
.sym 122969 $abc$40744$n6672
.sym 122971 $abc$40744$n4929_1
.sym 122972 VexRiscv._zz_79_[14]
.sym 122973 $abc$40744$n6712
.sym 122976 $PACKER_VCC_NET
.sym 122977 basesoc_uart_rx_fifo_consume[0]
.sym 122979 $abc$40744$n4395_1
.sym 122980 VexRiscv._zz_79_[11]
.sym 122981 $abc$40744$n6672
.sym 122983 $abc$40744$n4893_1
.sym 122984 VexRiscv._zz_79_[5]
.sym 122985 $abc$40744$n6712
.sym 122987 VexRiscv._zz_216_[9]
.sym 122988 VexRiscv._zz_164_[9]
.sym 122989 $abc$40744$n4868
.sym 122991 VexRiscv._zz_79_[3]
.sym 122995 VexRiscv._zz_79_[5]
.sym 122999 VexRiscv._zz_79_[14]
.sym 123003 VexRiscv._zz_216_[5]
.sym 123004 VexRiscv._zz_164_[5]
.sym 123005 $abc$40744$n4868
.sym 123007 VexRiscv._zz_79_[11]
.sym 123011 VexRiscv._zz_79_[9]
.sym 123015 $abc$40744$n4909
.sym 123016 VexRiscv._zz_79_[9]
.sym 123017 $abc$40744$n6712
.sym 123019 rst1
.sym 123023 $abc$40744$n4897
.sym 123024 VexRiscv._zz_79_[6]
.sym 123025 $abc$40744$n6712
.sym 123027 $PACKER_GND_NET
.sym 123031 VexRiscv._zz_217_[5]
.sym 123032 VexRiscv._zz_164_[5]
.sym 123033 $abc$40744$n6675_1
.sym 123035 VexRiscv._zz_35_[5]
.sym 123036 $abc$40744$n4892
.sym 123037 $abc$40744$n4872
.sym 123039 $abc$40744$n4251_1
.sym 123040 VexRiscv._zz_79_[5]
.sym 123041 $abc$40744$n6672
.sym 123043 VexRiscv._zz_35_[5]
.sym 123044 $abc$40744$n4245_1
.sym 123045 $abc$40744$n4266_1
.sym 123047 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 123051 $abc$40744$n4746_1
.sym 123052 $abc$40744$n4744_1
.sym 123053 $abc$40744$n3749
.sym 123055 $abc$40744$n3999
.sym 123056 VexRiscv._zz_201_[30]
.sym 123057 $abc$40744$n4228
.sym 123058 VexRiscv.CsrPlugin_mepc[30]
.sym 123059 $abc$40744$n4744_1
.sym 123060 VexRiscv._zz_171_[0]
.sym 123061 VexRiscv._zz_171_[1]
.sym 123062 VexRiscv._zz_152_[30]
.sym 123063 $abc$40744$n4348_1
.sym 123064 VexRiscv._zz_79_[9]
.sym 123065 $abc$40744$n6672
.sym 123067 VexRiscv.CsrPlugin_mtval[30]
.sym 123068 $abc$40744$n4230_1
.sym 123069 $abc$40744$n4745
.sym 123071 VexRiscv._zz_35_[6]
.sym 123072 $abc$40744$n4281_1
.sym 123073 $abc$40744$n4266_1
.sym 123075 VexRiscv._zz_217_[9]
.sym 123076 VexRiscv._zz_164_[9]
.sym 123077 $abc$40744$n6675_1
.sym 123079 VexRiscv._zz_152_[30]
.sym 123080 $abc$40744$n4114_1
.sym 123081 $abc$40744$n4748_1
.sym 123082 $abc$40744$n4234
.sym 123083 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 123084 VexRiscv.CsrPlugin_mepc[30]
.sym 123085 $abc$40744$n5004
.sym 123087 VexRiscv._zz_35_[9]
.sym 123088 $abc$40744$n4908_1
.sym 123089 $abc$40744$n4872
.sym 123091 $abc$40744$n4749
.sym 123092 $abc$40744$n4747
.sym 123093 $abc$40744$n4751
.sym 123094 $abc$40744$n3727_1
.sym 123095 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 123096 $abc$40744$n4239_1
.sym 123099 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 123103 $abc$40744$n4114_1
.sym 123104 VexRiscv._zz_152_[30]
.sym 123105 VexRiscv._zz_49_[0]
.sym 123106 VexRiscv._zz_49_[1]
.sym 123107 VexRiscv._zz_35_[9]
.sym 123108 $abc$40744$n4347_1
.sym 123109 $abc$40744$n4266_1
.sym 123111 $abc$40744$n4895
.sym 123112 VexRiscv._zz_36_[6]
.sym 123113 $abc$40744$n4873_1
.sym 123115 VexRiscv._zz_35_[6]
.sym 123116 $abc$40744$n4896_1
.sym 123117 $abc$40744$n4872
.sym 123119 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 123120 VexRiscv._zz_152_[8]
.sym 123121 VexRiscv.execute_LightShifterPlugin_isActive
.sym 123123 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 123124 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 123125 $abc$40744$n235
.sym 123126 VexRiscv._zz_193_
.sym 123127 $abc$40744$n4280
.sym 123128 VexRiscv._zz_36_[6]
.sym 123129 $abc$40744$n4267_1
.sym 123131 $abc$40744$n4346
.sym 123132 VexRiscv._zz_36_[9]
.sym 123133 $abc$40744$n4267_1
.sym 123135 $abc$40744$n4907
.sym 123136 VexRiscv._zz_36_[9]
.sym 123137 $abc$40744$n4873_1
.sym 123139 VexRiscv._zz_290_[30]
.sym 123140 VexRiscv._zz_152_[30]
.sym 123141 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 123143 VexRiscv._zz_290_[3]
.sym 123144 VexRiscv._zz_152_[3]
.sym 123145 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 123147 $abc$40744$n4804
.sym 123148 $abc$40744$n4801_1
.sym 123149 $abc$40744$n3727_1
.sym 123151 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 123152 VexRiscv._zz_152_[9]
.sym 123153 VexRiscv.execute_LightShifterPlugin_isActive
.sym 123155 VexRiscv._zz_36_[3]
.sym 123159 VexRiscv._zz_290_[2]
.sym 123160 VexRiscv._zz_152_[2]
.sym 123161 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 123163 $abc$40744$n4812_1
.sym 123164 $abc$40744$n4816_1
.sym 123165 $abc$40744$n4807_1
.sym 123166 $abc$40744$n3749
.sym 123167 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 123168 $abc$40744$n4239_1
.sym 123169 $abc$40744$n4802
.sym 123170 $abc$40744$n4234
.sym 123171 $abc$40744$n4179_1
.sym 123172 VexRiscv._zz_49_[0]
.sym 123173 VexRiscv._zz_49_[1]
.sym 123174 VexRiscv._zz_152_[2]
.sym 123175 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 123179 $abc$40744$n4107
.sym 123180 VexRiscv._zz_152_[8]
.sym 123181 $abc$40744$n4235
.sym 123182 $abc$40744$n4234
.sym 123183 VexRiscv._zz_152_[8]
.sym 123184 $abc$40744$n4107
.sym 123185 $abc$40744$n4236_1
.sym 123186 $abc$40744$n4320_1
.sym 123187 $abc$40744$n4321_1
.sym 123188 $abc$40744$n4319
.sym 123189 $abc$40744$n4323_1
.sym 123190 $abc$40744$n3727_1
.sym 123191 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 123195 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 123196 VexRiscv._zz_152_[7]
.sym 123197 VexRiscv.execute_LightShifterPlugin_isActive
.sym 123199 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 123200 VexRiscv._zz_152_[5]
.sym 123201 VexRiscv.execute_LightShifterPlugin_isActive
.sym 123203 $abc$40744$n4324_1
.sym 123204 $abc$40744$n4278_1
.sym 123205 $abc$40744$n4243
.sym 123207 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 123208 $abc$40744$n4239_1
.sym 123211 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 123212 VexRiscv._zz_152_[2]
.sym 123213 VexRiscv.execute_LightShifterPlugin_isActive
.sym 123215 VexRiscv._zz_35_[11]
.sym 123219 $abc$40744$n4752_1
.sym 123220 $abc$40744$n4714_1
.sym 123221 $abc$40744$n4243
.sym 123223 VexRiscv._zz_152_[0]
.sym 123224 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 123225 VexRiscv.execute_LightShifterPlugin_isActive
.sym 123227 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 123228 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 123229 $abc$40744$n3639
.sym 123230 $abc$40744$n3638
.sym 123231 VexRiscv._zz_290_[8]
.sym 123232 VexRiscv._zz_152_[8]
.sym 123233 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 123235 $abc$40744$n4768_1
.sym 123236 VexRiscv._zz_79_[31]
.sym 123237 $abc$40744$n4266_1
.sym 123238 $abc$40744$n6672
.sym 123239 $abc$40744$n4739
.sym 123240 VexRiscv._zz_79_[30]
.sym 123241 $abc$40744$n6672
.sym 123243 VexRiscv._zz_35_[30]
.sym 123244 $abc$40744$n4736_1
.sym 123245 $abc$40744$n4266_1
.sym 123247 VexRiscv._zz_35_[30]
.sym 123251 $abc$40744$n4997
.sym 123252 VexRiscv._zz_79_[31]
.sym 123253 $abc$40744$n6712
.sym 123255 VexRiscv._zz_217_[30]
.sym 123256 VexRiscv._zz_164_[30]
.sym 123257 $abc$40744$n6675_1
.sym 123259 VexRiscv._zz_35_[17]
.sym 123263 $abc$40744$n233
.sym 123264 $abc$40744$n4797
.sym 123267 VexRiscv._zz_217_[31]
.sym 123268 VexRiscv._zz_164_[31]
.sym 123269 $abc$40744$n6675_1
.sym 123271 VexRiscv._zz_41_[29]
.sym 123275 VexRiscv._zz_216_[31]
.sym 123276 VexRiscv._zz_164_[31]
.sym 123277 $abc$40744$n4868
.sym 123279 $abc$40744$n3999
.sym 123280 VexRiscv._zz_201_[9]
.sym 123281 $abc$40744$n4228
.sym 123282 VexRiscv.CsrPlugin_mepc[9]
.sym 123283 VexRiscv.CsrPlugin_mtval[9]
.sym 123284 $abc$40744$n4230_1
.sym 123285 $abc$40744$n4338_1
.sym 123287 VexRiscv._zz_41_[0]
.sym 123291 VexRiscv._zz_49_[0]
.sym 123292 VexRiscv._zz_49_[1]
.sym 123295 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 123296 VexRiscv.CsrPlugin_mepc[31]
.sym 123297 $abc$40744$n5004
.sym 123299 VexRiscv._zz_41_[1]
.sym 123303 $abc$40744$n4384
.sym 123304 VexRiscv.CsrPlugin_mepc[1]
.sym 123305 $abc$40744$n6700_1
.sym 123306 $abc$40744$n6699
.sym 123307 $abc$40744$n5318_1
.sym 123308 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 123309 $abc$40744$n5315_1
.sym 123311 $abc$40744$n4755
.sym 123312 VexRiscv._zz_171_[0]
.sym 123313 VexRiscv._zz_171_[1]
.sym 123314 VexRiscv._zz_152_[31]
.sym 123315 VexRiscv.externalInterruptArray_regNext[1]
.sym 123316 $abc$40744$n4776_1
.sym 123317 $abc$40744$n4377_1
.sym 123318 VexRiscv._zz_201_[1]
.sym 123319 VexRiscv.CsrPlugin_mepc[1]
.sym 123320 VexRiscv.lastStagePc[1]
.sym 123321 $abc$40744$n2644
.sym 123323 VexRiscv.externalInterruptArray_regNext[0]
.sym 123324 $abc$40744$n4776_1
.sym 123325 $abc$40744$n4377_1
.sym 123326 VexRiscv._zz_201_[0]
.sym 123327 $abc$40744$n6701
.sym 123328 VexRiscv._zz_171_[0]
.sym 123329 VexRiscv._zz_171_[1]
.sym 123330 VexRiscv._zz_152_[1]
.sym 123331 VexRiscv._zz_201_[1]
.sym 123332 VexRiscv.externalInterruptArray_regNext[1]
.sym 123333 VexRiscv._zz_201_[0]
.sym 123334 VexRiscv.externalInterruptArray_regNext[0]
.sym 123335 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 123339 $abc$40744$n6695
.sym 123340 VexRiscv._zz_171_[0]
.sym 123341 VexRiscv._zz_171_[1]
.sym 123342 VexRiscv._zz_152_[0]
.sym 123343 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 123347 $abc$40744$n4384
.sym 123348 VexRiscv.CsrPlugin_mepc[0]
.sym 123349 $abc$40744$n6694_1
.sym 123350 $abc$40744$n6693_1
.sym 123351 VexRiscv._zz_201_[31]
.sym 123352 $abc$40744$n4377_1
.sym 123353 $abc$40744$n4757
.sym 123355 VexRiscv.CsrPlugin_mcause_interrupt
.sym 123356 $abc$40744$n4758_1
.sym 123357 $abc$40744$n4756_1
.sym 123359 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 123363 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 123367 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 123368 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 123369 $abc$40744$n235
.sym 123370 VexRiscv._zz_193_
.sym 123375 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 123383 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 123387 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 123395 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 123407 VexRiscv._zz_130_[6]
.sym 123408 VexRiscv.decode_to_execute_RS2[14]
.sym 123409 VexRiscv._zz_171_[0]
.sym 123410 VexRiscv._zz_171_[1]
.sym 123415 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 123431 waittimer2_count[0]
.sym 123432 eventmanager_status_w[2]
.sym 123433 sys_rst
.sym 123434 user_btn2
.sym 123439 VexRiscv.CsrPlugin_mepc[31]
.sym 123440 VexRiscv.lastStagePc[31]
.sym 123441 $abc$40744$n2644
.sym 123447 VexRiscv.CsrPlugin_mepc[0]
.sym 123448 VexRiscv.lastStagePc[0]
.sym 123449 $abc$40744$n2644
.sym 123451 waittimer2_count[1]
.sym 123452 user_btn2
.sym 123463 $abc$40744$n3960
.sym 123464 $abc$40744$n3964
.sym 123465 $abc$40744$n174
.sym 123466 $abc$40744$n176
.sym 123467 $abc$40744$n3961
.sym 123468 $abc$40744$n3962
.sym 123469 $abc$40744$n3963
.sym 123471 $abc$40744$n5378
.sym 123472 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 123473 $abc$40744$n5315_1
.sym 123479 $abc$40744$n176
.sym 123483 waittimer2_count[0]
.sym 123484 waittimer2_count[1]
.sym 123485 waittimer2_count[2]
.sym 123486 $abc$40744$n186
.sym 123487 waittimer2_count[3]
.sym 123488 waittimer2_count[4]
.sym 123489 waittimer2_count[5]
.sym 123490 waittimer2_count[8]
.sym 123491 $abc$40744$n5316_1
.sym 123492 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 123493 $abc$40744$n5315_1
.sym 123495 sys_rst
.sym 123496 $abc$40744$n6624
.sym 123497 user_btn2
.sym 123499 sys_rst
.sym 123500 $abc$40744$n6614
.sym 123501 user_btn2
.sym 123503 $abc$40744$n180
.sym 123507 $abc$40744$n182
.sym 123511 sys_rst
.sym 123512 $abc$40744$n6630
.sym 123513 user_btn2
.sym 123515 $abc$40744$n184
.sym 123519 sys_rst
.sym 123520 $abc$40744$n6628
.sym 123521 user_btn2
.sym 123523 $abc$40744$n178
.sym 123524 $abc$40744$n180
.sym 123525 $abc$40744$n182
.sym 123526 $abc$40744$n184
.sym 123527 user_btn2
.sym 123528 $abc$40744$n6610
.sym 123535 user_btn2
.sym 123536 $abc$40744$n6606
.sym 123559 spram_dataout10[15]
.sym 123560 spram_dataout00[15]
.sym 123561 $abc$40744$n5859
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout10[14]
.sym 123564 spram_dataout00[14]
.sym 123565 $abc$40744$n5859
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout10[1]
.sym 123568 spram_dataout00[1]
.sym 123569 $abc$40744$n5859
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout10[9]
.sym 123572 spram_dataout00[9]
.sym 123573 $abc$40744$n5859
.sym 123574 slave_sel_r[2]
.sym 123575 spram_dataout10[4]
.sym 123576 spram_dataout00[4]
.sym 123577 $abc$40744$n5859
.sym 123578 slave_sel_r[2]
.sym 123579 spram_dataout10[7]
.sym 123580 spram_dataout00[7]
.sym 123581 $abc$40744$n5859
.sym 123582 slave_sel_r[2]
.sym 123583 spram_dataout10[3]
.sym 123584 spram_dataout00[3]
.sym 123585 $abc$40744$n5859
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout10[12]
.sym 123588 spram_dataout00[12]
.sym 123589 $abc$40744$n5859
.sym 123590 slave_sel_r[2]
.sym 123591 $abc$40744$n5859
.sym 123592 array_muxed1[6]
.sym 123595 spram_dataout10[6]
.sym 123596 spram_dataout00[6]
.sym 123597 $abc$40744$n5859
.sym 123598 slave_sel_r[2]
.sym 123599 $abc$40744$n5859
.sym 123600 array_muxed1[1]
.sym 123603 $abc$40744$n5859
.sym 123604 array_muxed1[3]
.sym 123607 $abc$40744$n5859
.sym 123608 array_muxed1[1]
.sym 123611 $abc$40744$n5859
.sym 123612 array_muxed1[6]
.sym 123615 $abc$40744$n5859
.sym 123616 array_muxed1[3]
.sym 123619 spram_dataout10[11]
.sym 123620 spram_dataout00[11]
.sym 123621 $abc$40744$n5859
.sym 123622 slave_sel_r[2]
.sym 123623 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 123624 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 123625 $abc$40744$n6080_1
.sym 123626 $abc$40744$n5859
.sym 123627 $abc$40744$n6328_1
.sym 123628 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 123629 $abc$40744$n6080_1
.sym 123630 $abc$40744$n5859
.sym 123631 $abc$40744$n5859
.sym 123632 array_muxed1[7]
.sym 123635 $abc$40744$n5859
.sym 123636 array_muxed1[15]
.sym 123639 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 123640 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 123641 $abc$40744$n6080_1
.sym 123642 $abc$40744$n5859
.sym 123643 $abc$40744$n6328_1
.sym 123644 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 123645 $abc$40744$n6080_1
.sym 123646 $abc$40744$n5859
.sym 123647 $abc$40744$n5859
.sym 123648 array_muxed1[15]
.sym 123651 $abc$40744$n5859
.sym 123652 array_muxed1[7]
.sym 123663 $abc$40744$n5859
.sym 123664 array_muxed1[8]
.sym 123675 $abc$40744$n5859
.sym 123676 array_muxed1[8]
.sym 123715 basesoc_uart_rx_fifo_produce[1]
.sym 123723 basesoc_uart_rx_fifo_consume[1]
.sym 123752 basesoc_uart_tx_fifo_produce[0]
.sym 123757 basesoc_uart_tx_fifo_produce[1]
.sym 123761 basesoc_uart_tx_fifo_produce[2]
.sym 123762 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 123765 basesoc_uart_tx_fifo_produce[3]
.sym 123766 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 123791 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 123795 basesoc_uart_tx_fifo_wrport_we
.sym 123796 sys_rst
.sym 123807 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 123815 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 123819 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 123827 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 123831 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 123839 basesoc_uart_tx_fifo_wrport_we
.sym 123840 basesoc_uart_tx_fifo_produce[0]
.sym 123841 sys_rst
.sym 123848 reset_delay[0]
.sym 123850 $PACKER_VCC_NET
.sym 123851 por_rst
.sym 123852 $abc$40744$n7126
.sym 123855 $abc$40744$n204
.sym 123863 por_rst
.sym 123864 $abc$40744$n7120
.sym 123875 por_rst
.sym 123876 $abc$40744$n7122
.sym 123891 $abc$40744$n204
.sym 123892 sys_rst
.sym 123893 por_rst
.sym 123895 basesoc_uart_phy_rx_bitcount[0]
.sym 123896 basesoc_uart_phy_rx_bitcount[1]
.sym 123897 basesoc_uart_phy_rx_bitcount[2]
.sym 123898 basesoc_uart_phy_rx_bitcount[3]
.sym 123899 basesoc_uart_phy_rx_bitcount[1]
.sym 123900 basesoc_uart_phy_rx_bitcount[2]
.sym 123901 basesoc_uart_phy_rx_bitcount[0]
.sym 123902 basesoc_uart_phy_rx_bitcount[3]
.sym 123903 $abc$40744$n206
.sym 123904 por_rst
.sym 123912 $PACKER_VCC_NET
.sym 123913 basesoc_uart_phy_rx_bitcount[0]
.sym 123919 VexRiscv._zz_171_[0]
.sym 123923 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 123927 VexRiscv._zz_130_[7]
.sym 123931 VexRiscv._zz_130_[3]
.sym 123939 VexRiscv._zz_130_[7]
.sym 123940 VexRiscv.decode_to_execute_RS2[15]
.sym 123941 VexRiscv._zz_171_[0]
.sym 123942 VexRiscv._zz_171_[1]
.sym 123944 basesoc_uart_phy_rx_bitcount[0]
.sym 123949 basesoc_uart_phy_rx_bitcount[1]
.sym 123953 basesoc_uart_phy_rx_bitcount[2]
.sym 123954 $auto$alumacc.cc:474:replace_alu$4009.C[2]
.sym 123957 basesoc_uart_phy_rx_bitcount[3]
.sym 123958 $auto$alumacc.cc:474:replace_alu$4009.C[3]
.sym 123959 basesoc_uart_phy_rx_busy
.sym 123960 $abc$40744$n6895
.sym 123963 sys_rst
.sym 123964 $abc$40744$n3861
.sym 123967 basesoc_uart_phy_rx_busy
.sym 123968 $abc$40744$n6901
.sym 123971 basesoc_uart_phy_rx_busy
.sym 123972 $abc$40744$n6899
.sym 123975 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 123976 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 123977 $abc$40744$n235
.sym 123978 VexRiscv._zz_193_
.sym 123991 basesoc_uart_phy_rx_bitcount[0]
.sym 123992 basesoc_uart_phy_rx_busy
.sym 123993 $abc$40744$n3861
.sym 123994 sys_rst
.sym 123995 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 123996 VexRiscv._zz_193_
.sym 123999 basesoc_uart_tx_fifo_produce[1]
.sym 124003 $abc$40744$n4824_1
.sym 124004 $abc$40744$n4821
.sym 124005 $abc$40744$n3727_1
.sym 124007 $abc$40744$n4805_1
.sym 124008 $abc$40744$n4783
.sym 124009 $abc$40744$n4243
.sym 124011 $abc$40744$n4822_1
.sym 124012 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 124013 VexRiscv._zz_47_[0]
.sym 124014 VexRiscv._zz_47_[1]
.sym 124015 VexRiscv._zz_47_[0]
.sym 124016 VexRiscv._zz_47_[1]
.sym 124019 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 124020 VexRiscv._zz_152_[1]
.sym 124021 VexRiscv.execute_LightShifterPlugin_isActive
.sym 124023 $abc$40744$n4144_1
.sym 124024 VexRiscv._zz_49_[0]
.sym 124025 VexRiscv._zz_49_[1]
.sym 124026 VexRiscv._zz_152_[4]
.sym 124027 $abc$40744$n4783
.sym 124028 $abc$40744$n4243
.sym 124031 $abc$40744$n4805_1
.sym 124032 $abc$40744$n4279
.sym 124033 $abc$40744$n4243
.sym 124035 basesoc_uart_phy_rx_bitcount[1]
.sym 124036 basesoc_uart_phy_rx_busy
.sym 124039 $abc$40744$n6660
.sym 124040 VexRiscv._zz_152_[1]
.sym 124041 VexRiscv._zz_49_[0]
.sym 124042 VexRiscv._zz_49_[1]
.sym 124043 VexRiscv._zz_152_[1]
.sym 124044 $abc$40744$n6660
.sym 124045 $abc$40744$n4792_1
.sym 124046 $abc$40744$n4234
.sym 124047 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 124048 VexRiscv._zz_152_[3]
.sym 124049 VexRiscv.execute_LightShifterPlugin_isActive
.sym 124051 VexRiscv._zz_36_[9]
.sym 124055 VexRiscv._zz_290_[4]
.sym 124056 VexRiscv._zz_152_[4]
.sym 124057 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 124059 $abc$40744$n4790_1
.sym 124060 $abc$40744$n6697_1
.sym 124061 $abc$40744$n6701
.sym 124062 $abc$40744$n3749
.sym 124063 VexRiscv._zz_36_[1]
.sym 124067 $abc$40744$n4239_1
.sym 124068 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 124069 $abc$40744$n4791
.sym 124070 $abc$40744$n3727_1
.sym 124071 $abc$40744$n4345_1
.sym 124072 $abc$40744$n4302_1
.sym 124073 $abc$40744$n4243
.sym 124075 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 124079 $abc$40744$n4339_1
.sym 124080 $abc$40744$n4337
.sym 124081 $abc$40744$n3749
.sym 124083 basesoc_vexriscv_dbus_adr[7]
.sym 124084 basesoc_vexriscv_ibus_adr[7]
.sym 124085 grant
.sym 124087 basesoc_vexriscv_dbus_adr[2]
.sym 124088 basesoc_vexriscv_ibus_adr[2]
.sym 124089 grant
.sym 124091 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 124095 $abc$40744$n4342_1
.sym 124096 $abc$40744$n4340
.sym 124097 $abc$40744$n4344_1
.sym 124098 $abc$40744$n3727_1
.sym 124099 $abc$40744$n4302_1
.sym 124100 $abc$40744$n4241
.sym 124101 $abc$40744$n4243
.sym 124103 $abc$40744$n4272_1
.sym 124104 $abc$40744$n4270_1
.sym 124105 $abc$40744$n3749
.sym 124107 VexRiscv._zz_152_[9]
.sym 124108 $abc$40744$n4092
.sym 124109 $abc$40744$n4236_1
.sym 124110 $abc$40744$n4341_1
.sym 124111 VexRiscv._zz_290_[9]
.sym 124112 VexRiscv._zz_152_[9]
.sym 124113 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 124115 $abc$40744$n4239_1
.sym 124116 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 124117 $abc$40744$n4813
.sym 124118 $abc$40744$n3727_1
.sym 124119 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 124120 $abc$40744$n4239_1
.sym 124124 $PACKER_VCC_NET
.sym 124125 basesoc_uart_tx_fifo_produce[0]
.sym 124127 VexRiscv._zz_47_[0]
.sym 124128 VexRiscv._zz_47_[1]
.sym 124131 $abc$40744$n4092
.sym 124132 VexRiscv._zz_152_[9]
.sym 124133 $abc$40744$n4235
.sym 124134 $abc$40744$n4234
.sym 124135 $abc$40744$n4279
.sym 124136 $abc$40744$n4278_1
.sym 124137 $abc$40744$n4243
.sym 124139 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 124140 $abc$40744$n4239_1
.sym 124143 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 124144 VexRiscv._zz_152_[4]
.sym 124145 VexRiscv.execute_LightShifterPlugin_isActive
.sym 124147 $abc$40744$n4275_1
.sym 124148 $abc$40744$n4273_1
.sym 124149 $abc$40744$n4277_1
.sym 124150 $abc$40744$n3727_1
.sym 124151 $abc$40744$n4794_1
.sym 124152 $abc$40744$n4242_1
.sym 124153 $abc$40744$n4243
.sym 124154 $abc$40744$n3727_1
.sym 124155 $abc$40744$n4242_1
.sym 124156 $abc$40744$n4241
.sym 124157 $abc$40744$n4243
.sym 124159 VexRiscv._zz_36_[6]
.sym 124163 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 124164 VexRiscv._zz_152_[6]
.sym 124165 VexRiscv.execute_LightShifterPlugin_isActive
.sym 124167 $abc$40744$n233
.sym 124168 $abc$40744$n4803
.sym 124171 $abc$40744$n233
.sym 124172 $abc$40744$n4799
.sym 124175 $abc$40744$n4794_1
.sym 124176 $abc$40744$n6696_1
.sym 124177 $abc$40744$n4243
.sym 124178 $abc$40744$n3727_1
.sym 124179 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 124180 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 124181 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 124182 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 124184 VexRiscv._zz_313_
.sym 124185 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 124187 $abc$40744$n4083
.sym 124188 VexRiscv._zz_152_[6]
.sym 124189 $abc$40744$n4235
.sym 124190 $abc$40744$n4234
.sym 124191 $abc$40744$n233
.sym 124192 $abc$40744$n4795
.sym 124195 VexRiscv._zz_152_[6]
.sym 124196 $abc$40744$n4083
.sym 124197 $abc$40744$n4236_1
.sym 124198 $abc$40744$n4274_1
.sym 124200 VexRiscv._zz_313_
.sym 124201 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 124205 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 124206 $auto$alumacc.cc:474:replace_alu$4054.C[1]
.sym 124209 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 124210 $auto$alumacc.cc:474:replace_alu$4054.C[2]
.sym 124213 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 124214 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 124217 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 124218 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 124221 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 124222 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 124223 $abc$40744$n233
.sym 124224 $abc$40744$n4805
.sym 124227 $abc$40744$n233
.sym 124228 $abc$40744$n4801
.sym 124231 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 124235 $abc$40744$n4235
.sym 124236 $abc$40744$n3744
.sym 124237 VexRiscv._zz_152_[3]
.sym 124238 $abc$40744$n4234
.sym 124243 $abc$40744$n3744
.sym 124244 VexRiscv._zz_152_[3]
.sym 124245 $abc$40744$n4236_1
.sym 124246 $abc$40744$n4814_1
.sym 124247 $abc$40744$n4337
.sym 124248 VexRiscv._zz_171_[0]
.sym 124249 VexRiscv._zz_171_[1]
.sym 124250 VexRiscv._zz_152_[9]
.sym 124251 VexRiscv._zz_49_[0]
.sym 124252 VexRiscv._zz_49_[1]
.sym 124255 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 124259 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 124279 VexRiscv._zz_79_[31]
.sym 124299 sys_rst
.sym 124300 $abc$40744$n6612
.sym 124301 user_btn2
.sym 124315 sys_rst
.sym 124316 $abc$40744$n6632
.sym 124317 user_btn2
.sym 124323 sys_rst
.sym 124324 $abc$40744$n6620
.sym 124325 user_btn2
.sym 124327 $PACKER_GND_NET
.sym 124339 VexRiscv._zz_41_[31]
.sym 124387 VexRiscv._zz_193_
.sym 124408 waittimer2_count[0]
.sym 124410 $PACKER_VCC_NET
.sym 124415 $abc$40744$n174
.sym 124419 user_btn2
.sym 124420 $abc$40744$n6600
.sym 124424 waittimer2_count[0]
.sym 124428 waittimer2_count[1]
.sym 124429 $PACKER_VCC_NET
.sym 124432 waittimer2_count[2]
.sym 124433 $PACKER_VCC_NET
.sym 124434 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 124436 waittimer2_count[3]
.sym 124437 $PACKER_VCC_NET
.sym 124438 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 124440 waittimer2_count[4]
.sym 124441 $PACKER_VCC_NET
.sym 124442 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 124444 waittimer2_count[5]
.sym 124445 $PACKER_VCC_NET
.sym 124446 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 124448 waittimer2_count[6]
.sym 124449 $PACKER_VCC_NET
.sym 124450 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 124452 waittimer2_count[7]
.sym 124453 $PACKER_VCC_NET
.sym 124454 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 124456 waittimer2_count[8]
.sym 124457 $PACKER_VCC_NET
.sym 124458 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 124460 waittimer2_count[9]
.sym 124461 $PACKER_VCC_NET
.sym 124462 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 124464 waittimer2_count[10]
.sym 124465 $PACKER_VCC_NET
.sym 124466 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 124468 waittimer2_count[11]
.sym 124469 $PACKER_VCC_NET
.sym 124470 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 124472 waittimer2_count[12]
.sym 124473 $PACKER_VCC_NET
.sym 124474 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 124476 waittimer2_count[13]
.sym 124477 $PACKER_VCC_NET
.sym 124478 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 124480 waittimer2_count[14]
.sym 124481 $PACKER_VCC_NET
.sym 124482 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 124484 waittimer2_count[15]
.sym 124485 $PACKER_VCC_NET
.sym 124486 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 124488 waittimer2_count[16]
.sym 124489 $PACKER_VCC_NET
.sym 124490 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 124491 user_btn2
.sym 124492 $abc$40744$n6608
.sym 124495 user_btn2
.sym 124496 $abc$40744$n6622
.sym 124499 waittimer2_count[9]
.sym 124500 waittimer2_count[11]
.sym 124501 waittimer2_count[13]
.sym 124503 user_btn2
.sym 124504 $abc$40744$n6618
.sym 124507 $abc$40744$n178
.sym 124511 user_btn2
.sym 124512 $abc$40744$n6626
.sym 124515 $abc$40744$n186
