CTS 0001 TritonCTS.cpp:169          Running TritonCTS with user-specified clock roots: {}
CTS 0002 TritonCTS.cpp:173          User did not specify clock roots.
CTS 0003 TritonCTS.cpp:298         [TritonCTS Metrics] Total number of Clock Roots: {}.
CTS 0004 TritonCTS.cpp:299         [TritonCTS Metrics] Total number of Buffers Inserted: {}.
CTS 0005 TritonCTS.cpp:300         [TritonCTS Metrics] Total number of Clock Subnets: {}.
CTS 0006 TritonCTS.cpp:301         [TritonCTS Metrics] Total number of Sinks: {}.
CTS 0007 TritonCTS.cpp:398          found
CTS 0008 TritonCTS.cpp:411          TritonCTS found {} clock nets.
CTS 0009 TritonCTS.cpp:436         {}"
CTS 0010 TritonCTS.cpp:465          has {} sinks
CTS 0011 TritonCTS.cpp:487          Number of user-input clocks: {}.
CTS 0012 TritonCTS.cpp:634             Minimum number of buffers in the clock path: {}.
CTS 0013 TritonCTS.cpp:635             Maximum number of buffers in the clock path: {}.
CTS 0014 TritonCTS.cpp:638             {} clock nets were removed/fixed.
CTS 0015 TritonCTS.cpp:641             Created {} clock nets.
CTS 0016 TritonCTS.cpp:645         {}
CTS 0017 TritonCTS.cpp:646             Max level of the clock tree: {}.
CTS 0018 TritonCTS.cpp:738             Created {} clock buffers.
CTS 0019 HTreeBuilder.cpp:130       Tot. number of sinks after clustering: {}
CTS 0020 HTreeBuilder.cpp:139       Wire segment unit: {}  dbu ({} um)
CTS 0021 HTreeBuilder.cpp:144       Distance between buffers: {} units ({} um)
CTS 0022 HTreeBuilder.cpp:148       Branch Length for Vertex Buffer: {} units ({} um)
CTS 0023 HTreeBuilder.cpp:162       Original sink region: {}
CTS 0024 HTreeBuilder.cpp:168       Normalized sink region: {}
CTS 0025 HTreeBuilder.cpp:169          Width:  {:.4f}
CTS 0026 HTreeBuilder.cpp:170          Height: {:.4f}
CTS 0027 HTreeBuilder.cpp:175       Generating H-Tree topology for net {}
CTS 0028 HTreeBuilder.cpp:176          Tot. number of sinks: {}
CTS 0029 HTreeBuilder.cpp:181          Sinks will be clustered in groups of {} and a maximum diameter of {} um
CTS 0030 HTreeBuilder.cpp:185          Number of static layers: {}
CTS 0031 HTreeBuilder.cpp:208       Stop criterion found. Min length of sink region is ({})
CTS 0032 HTreeBuilder.cpp:217       Stop criterion found. Max number of sinks is ({})
CTS 0033 HTreeBuilder.cpp:235       done.
CTS 0034 HTreeBuilder.cpp:288          Segment length (rounded): {}
CTS 0035 HTreeBuilder.cpp:804       Number of sinks covered: {}
CTS 0036 PostCtsOpt.cpp:63          Avg. source sink dist: {:.2f} dbu.
CTS 0037 PostCtsOpt.cpp:90          Num outlier sinks: {}
CTS 0038 TechChar.cpp:1227         Number of created patterns = {}.
CTS 0039 TechChar.cpp:1240         Number of created patterns = {}.
CTS 0040 TritonCTS.cpp:403         A net was not found in the design. Skipping...
CTS 0041 TritonCTS.cpp:454          has {} sinks. Skipping...
CTS 0042 TritonCTS.cpp:459          has 0 sinks. Disconnected net or
CTS 0043 TechChar.cpp:117          {} wires are pure wire and no slew degration.

CTS 0045 TechChar.cpp:337          Creating fake entries in the LUT.
CTS 0046 TechChar.cpp:122              Num wire segments: {}
CTS 0047 TechChar.cpp:124              Num keys in characterization LUT: {}
CTS 0048 TechChar.cpp:127              Actual min input cap: {}
CTS 0055 tritoncts.tcl:139         Missing argument -buf_list
CTS 0056 tritoncts.tcl:151         Error when finding -clk_nets in DB!
CTS 0057 tritoncts.tcl:173         Missing argument -root_buf
CTS 0058 SinkClustering.cpp:122    Invalid parameters in {}
CTS 0059 TechChar.cpp:268          Could not open characterization file.
CTS 0060 TechChar.cpp:300           Could not open characterization file.
CTS 0065 TechChar.cpp:154          Normalized values in the LUT should be in the range [1, {}
CTS 0068 TechChar.cpp:432          Network not found. Check your lef/def/verilog file.
CTS 0069 TechChar.cpp:436          Database not found. Check your lef/def/verilog file.
CTS 0070 TechChar.cpp:440          Chip not found. Check your lef/def/verilog file.
CTS 0071 TechChar.cpp:444          Block not found. Check your lef/def/verilog file.
CTS 0072 TechChar.cpp:449          Network not found. Check your lef/def/verilog file.
CTS 0073 TechChar.cpp:479          Buffer not found. Check your -buf_list input.
CTS 0074 TechChar.cpp:485          Buffer {} not found. Check your -buf_list input.
CTS 0075 TechChar.cpp:541          Error generating the wirelengths to test. Check your -wire_unit 
CTS 0076 TechChar.cpp:555          No Liberty cell found for {}.
CTS 0077 TechChar.cpp:569          Liberty Library does not have Max Slew or Max Cap values.
CTS 0078 TechChar.cpp:595          Error generating the wirelengths to test. 
CTS 0079 HTreeBuilder.cpp:97       Sink not found.
CTS 0080 HTreeBuilder.cpp:796      Sink not found.
CTS 0081 TritonCTS.cpp:152         Buffer {} is not in the loaded DB.
CTS 0082 TritonCTS.cpp:186         No valid clock nets in the design.
CTS 0083 TritonCTS.cpp:408         No clock nets have been found.
CTS 0084 TechChar.cpp:62           Compiling LUT
CTS 0087 TritonCTS.cpp:284         Could not open output metric file.
CTS 0088 SinkClustering.cpp:160    Matching0 size: {}.
CTS 0089 SinkClustering.cpp:161    Matching1 size: {}.
CTS 0090 HTreeBuilder.cpp:179          Sinks will be clustered based on buffer max cap.
