#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.405
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.666
$abc$2125$new_n481_.in[3] (.names)                                                                                      0.264    12.930
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.191
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    13.457
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    13.718
$abc$2125$new_n512_.in[4] (.names)                                                                                      0.258    13.976
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    14.237
$abc$2125$new_n520_.in[4] (.names)                                                                                      0.335    14.572
$abc$2125$new_n520_.out[0] (.names)                                                                                     0.261    14.833
$0\uport[31:0][31].in[4] (.names)                                                                                       0.100    14.933
$0\uport[31:0][31].out[0] (.names)                                                                                      0.261    15.194
uport[31].D[0] (.latch)                                                                                                 0.000    15.194
data arrival time                                                                                                                15.194

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[31].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.194
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.218


#Path 2
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.405
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.666
$abc$2125$new_n481_.in[3] (.names)                                                                                      0.264    12.930
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.191
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    13.457
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    13.718
$abc$2125$new_n512_.in[4] (.names)                                                                                      0.258    13.976
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    14.237
$abc$2125$new_n520_.in[4] (.names)                                                                                      0.335    14.572
$abc$2125$new_n520_.out[0] (.names)                                                                                     0.261    14.833
$0\uport[31:0][30].in[2] (.names)                                                                                       0.100    14.933
$0\uport[31:0][30].out[0] (.names)                                                                                      0.261    15.194
uport[30].D[0] (.latch)                                                                                                 0.000    15.194
data arrival time                                                                                                                15.194

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[30].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.194
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.218


#Path 3
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.405
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.666
$abc$2125$new_n481_.in[3] (.names)                                                                                      0.264    12.930
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.191
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    13.457
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    13.718
$abc$2125$new_n512_.in[4] (.names)                                                                                      0.258    13.976
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    14.237
$abc$2125$new_n515_.in[3] (.names)                                                                                      0.335    14.572
$abc$2125$new_n515_.out[0] (.names)                                                                                     0.261    14.833
$0\uport[31:0][29].in[4] (.names)                                                                                       0.100    14.933
$0\uport[31:0][29].out[0] (.names)                                                                                      0.261    15.194
uport[29].D[0] (.latch)                                                                                                 0.000    15.194
data arrival time                                                                                                                15.194

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[29].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.194
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.218


#Path 4
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.405
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.666
$abc$2125$new_n481_.in[3] (.names)                                                                                      0.264    12.930
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.191
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    13.457
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    13.718
$abc$2125$new_n512_.in[4] (.names)                                                                                      0.258    13.976
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    14.237
$0\uport[31:0][28].in[3] (.names)                                                                                       0.335    14.572
$0\uport[31:0][28].out[0] (.names)                                                                                      0.261    14.833
uport[28].D[0] (.latch)                                                                                                 0.000    14.833
data arrival time                                                                                                                14.833

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[28].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.833
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.857


#Path 5
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.405
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.666
$abc$2125$new_n481_.in[3] (.names)                                                                                      0.264    12.930
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.191
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    13.457
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    13.718
$abc$2125$new_n499_.in[2] (.names)                                                                                      0.100    13.818
$abc$2125$new_n499_.out[0] (.names)                                                                                     0.261    14.079
$abc$2125$new_n505_.in[1] (.names)                                                                                      0.100    14.179
$abc$2125$new_n505_.out[0] (.names)                                                                                     0.261    14.440
$0\uport[31:0][27].in[4] (.names)                                                                                       0.100    14.540
$0\uport[31:0][27].out[0] (.names)                                                                                      0.261    14.801
uport[27].D[0] (.latch)                                                                                                 0.000    14.801
data arrival time                                                                                                                14.801

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[27].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.801
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.825


#Path 6
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.405
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.666
$abc$2125$new_n481_.in[3] (.names)                                                                                      0.264    12.930
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.191
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    13.457
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    13.718
$abc$2125$new_n499_.in[2] (.names)                                                                                      0.100    13.818
$abc$2125$new_n499_.out[0] (.names)                                                                                     0.261    14.079
$0\uport[31:0][26].in[2] (.names)                                                                                       0.264    14.343
$0\uport[31:0][26].out[0] (.names)                                                                                      0.261    14.604
uport[26].D[0] (.latch)                                                                                                 0.000    14.604
data arrival time                                                                                                                14.604

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[26].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.604
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.628


#Path 7
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.405
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.666
$abc$2125$new_n481_.in[3] (.names)                                                                                      0.264    12.930
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.191
$abc$2125$new_n490_.in[3] (.names)                                                                                      0.266    13.457
$abc$2125$new_n490_.out[0] (.names)                                                                                     0.261    13.718
$0\uport[31:0][24].in[2] (.names)                                                                                       0.266    13.984
$0\uport[31:0][24].out[0] (.names)                                                                                      0.261    14.245
uport[24].D[0] (.latch)                                                                                                 0.000    14.245
data arrival time                                                                                                                14.245

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[24].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.245
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.268


#Path 8
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.405
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.666
$abc$2125$new_n481_.in[3] (.names)                                                                                      0.264    12.930
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.191
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    13.457
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    13.718
$0\uport[31:0][25].in[4] (.names)                                                                                       0.100    13.818
$0\uport[31:0][25].out[0] (.names)                                                                                      0.261    14.079
uport[25].D[0] (.latch)                                                                                                 0.000    14.079
data arrival time                                                                                                                14.079

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[25].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.079
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.103


#Path 9
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.405
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.666
$abc$2125$new_n475_.in[1] (.names)                                                                                      0.264    12.930
$abc$2125$new_n475_.out[0] (.names)                                                                                     0.261    13.191
$abc$2125$new_n479_.in[1] (.names)                                                                                      0.264    13.455
$abc$2125$new_n479_.out[0] (.names)                                                                                     0.261    13.716
$0\uport[31:0][22].in[3] (.names)                                                                                       0.100    13.816
$0\uport[31:0][22].out[0] (.names)                                                                                      0.261    14.077
uport[22].D[0] (.latch)                                                                                                 0.000    14.077
data arrival time                                                                                                                14.077

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[22].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.077
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.101


#Path 10
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.405
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.666
$abc$2125$new_n481_.in[3] (.names)                                                                                      0.264    12.930
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.191
$0\uport[31:0][23].in[3] (.names)                                                                                       0.266    13.457
$0\uport[31:0][23].out[0] (.names)                                                                                      0.261    13.718
uport[23].D[0] (.latch)                                                                                                 0.000    13.718
data arrival time                                                                                                                13.718

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[23].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.718
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.742


#Path 11
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.405
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.666
$abc$2125$new_n475_.in[1] (.names)                                                                                      0.264    12.930
$abc$2125$new_n475_.out[0] (.names)                                                                                     0.261    13.191
$0\uport[31:0][21].in[2] (.names)                                                                                       0.264    13.455
$0\uport[31:0][21].out[0] (.names)                                                                                      0.261    13.716
uport[21].D[0] (.latch)                                                                                                 0.000    13.716
data arrival time                                                                                                                13.716

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[21].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.716
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.740


#Path 12
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n405_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.100     9.377
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.638
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.100     9.738
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261     9.999
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.264    10.263
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.524
$abc$2125$new_n449_.in[5] (.names)                                                                                      0.266    10.789
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    11.050
$abc$2125$new_n460_.in[0] (.names)                                                                                      0.335    11.386
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    11.647
$abc$2125$new_n470_.in[4] (.names)                                                                                      0.266    11.912
$abc$2125$new_n470_.out[0] (.names)                                                                                     0.261    12.173
$abc$2125$new_n469_.in[0] (.names)                                                                                      0.100    12.273
$abc$2125$new_n469_.out[0] (.names)                                                                                     0.261    12.534
$abc$2125$new_n468_.in[1] (.names)                                                                                      0.266    12.800
$abc$2125$new_n468_.out[0] (.names)                                                                                     0.261    13.061
$0\uport[31:0][20].in[2] (.names)                                                                                       0.264    13.325
$0\uport[31:0][20].out[0] (.names)                                                                                      0.261    13.586
uport[20].D[0] (.latch)                                                                                                 0.000    13.586
data arrival time                                                                                                                13.586

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[20].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.586
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.610


#Path 13
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$abc$2125$new_n463_.in[3] (.names)                                                                                      0.258    12.564
$abc$2125$new_n463_.out[0] (.names)                                                                                     0.261    12.825
$0\uport[31:0][19].in[2] (.names)                                                                                       0.264    13.089
$0\uport[31:0][19].out[0] (.names)                                                                                      0.261    13.350
uport[19].D[0] (.latch)                                                                                                 0.000    13.350
data arrival time                                                                                                                13.350

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[19].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.350
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.373


#Path 14
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n405_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.100     9.377
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.638
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.100     9.738
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261     9.999
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.264    10.263
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.524
$abc$2125$new_n445_.in[4] (.names)                                                                                      0.271    10.794
$abc$2125$new_n445_.out[0] (.names)                                                                                     0.261    11.055
$abc$2125$new_n444_.in[2] (.names)                                                                                      0.336    11.392
$abc$2125$new_n444_.out[0] (.names)                                                                                     0.261    11.653
$abc$2125$new_n447_.in[1] (.names)                                                                                      0.335    11.988
$abc$2125$new_n447_.out[0] (.names)                                                                                     0.261    12.249
$abc$2125$new_n453_.in[4] (.names)                                                                                      0.271    12.519
$abc$2125$new_n453_.out[0] (.names)                                                                                     0.261    12.780
$0\uport[31:0][17].in[2] (.names)                                                                                       0.100    12.880
$0\uport[31:0][17].out[0] (.names)                                                                                      0.261    13.141
uport[17].D[0] (.latch)                                                                                                 0.000    13.141
data arrival time                                                                                                                13.141

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[17].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.141
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.165


#Path 15
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n405_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.100     9.377
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.638
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.100     9.738
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261     9.999
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.264    10.263
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.524
$abc$2125$new_n445_.in[4] (.names)                                                                                      0.271    10.794
$abc$2125$new_n445_.out[0] (.names)                                                                                     0.261    11.055
$abc$2125$new_n444_.in[2] (.names)                                                                                      0.336    11.392
$abc$2125$new_n444_.out[0] (.names)                                                                                     0.261    11.653
$abc$2125$new_n447_.in[1] (.names)                                                                                      0.335    11.988
$abc$2125$new_n447_.out[0] (.names)                                                                                     0.261    12.249
$0\uport[31:0][16].in[3] (.names)                                                                                       0.271    12.519
$0\uport[31:0][16].out[0] (.names)                                                                                      0.261    12.780
uport[16].D[0] (.latch)                                                                                                 0.000    12.780
data arrival time                                                                                                                12.780

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[16].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -12.780
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -12.804


#Path 16
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.100    11.445
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    11.706
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.338    12.044
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.305
$0\uport[31:0][18].in[4] (.names)                                                                                       0.100    12.405
$0\uport[31:0][18].out[0] (.names)                                                                                      0.261    12.666
uport[18].D[0] (.latch)                                                                                                 0.000    12.666
data arrival time                                                                                                                12.666

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[18].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -12.666
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -12.690


#Path 17
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$abc$2125$new_n438_.in[3] (.names)                                                                                      0.263    11.608
$abc$2125$new_n438_.out[0] (.names)                                                                                     0.261    11.869
$0\uport[31:0][14].in[3] (.names)                                                                                       0.271    12.140
$0\uport[31:0][14].out[0] (.names)                                                                                      0.261    12.401
uport[14].D[0] (.latch)                                                                                                 0.000    12.401
data arrival time                                                                                                                12.401

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -12.401
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -12.424


#Path 18
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n422_.in[2] (.names)                                                                                      0.408    11.161
$abc$2125$new_n422_.out[0] (.names)                                                                                     0.261    11.422
$abc$2125$new_n428_.in[3] (.names)                                                                                      0.100    11.522
$abc$2125$new_n428_.out[0] (.names)                                                                                     0.261    11.783
$0\uport[31:0][12].in[2] (.names)                                                                                       0.271    12.053
$0\uport[31:0][12].out[0] (.names)                                                                                      0.261    12.314
uport[12].D[0] (.latch)                                                                                                 0.000    12.314
data arrival time                                                                                                                12.314

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[12].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -12.314
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -12.338


#Path 19
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n405_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.100     9.377
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.638
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.100     9.738
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261     9.999
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.264    10.263
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.524
$abc$2125$new_n445_.in[4] (.names)                                                                                      0.271    10.794
$abc$2125$new_n445_.out[0] (.names)                                                                                     0.261    11.055
$abc$2125$new_n444_.in[2] (.names)                                                                                      0.336    11.392
$abc$2125$new_n444_.out[0] (.names)                                                                                     0.261    11.653
$0\uport[31:0][15].in[3] (.names)                                                                                       0.329    11.981
$0\uport[31:0][15].out[0] (.names)                                                                                      0.261    12.242
uport[15].D[0] (.latch)                                                                                                 0.000    12.242
data arrival time                                                                                                                12.242

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[15].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -12.242
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -12.266


#Path 20
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n422_.in[2] (.names)                                                                                      0.408    11.161
$abc$2125$new_n422_.out[0] (.names)                                                                                     0.261    11.422
$0\uport[31:0][11].in[3] (.names)                                                                                       0.271    11.692
$0\uport[31:0][11].out[0] (.names)                                                                                      0.261    11.953
uport[11].D[0] (.latch)                                                                                                 0.000    11.953
data arrival time                                                                                                                11.953

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[11].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -11.953
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -11.977


#Path 21
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$abc$2125$new_n429_.in[4] (.names)                                                                                      0.332    11.084
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.345
$0\uport[31:0][13].in[4] (.names)                                                                                       0.258    11.603
$0\uport[31:0][13].out[0] (.names)                                                                                      0.261    11.864
uport[13].D[0] (.latch)                                                                                                 0.000    11.864
data arrival time                                                                                                                11.864

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[13].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -11.864
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -11.888


#Path 22
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n415_.in[2] (.names)                                                                                      0.266    10.657
$abc$2125$new_n415_.out[0] (.names)                                                                                     0.261    10.918
$0\uport[31:0][9].in[4] (.names)                                                                                        0.264    11.182
$0\uport[31:0][9].out[0] (.names)                                                                                       0.261    11.443
uport[9].D[0] (.latch)                                                                                                  0.000    11.443
data arrival time                                                                                                                11.443

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[9].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -11.443
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -11.467


#Path 23
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$abc$2125$new_n418_.in[4] (.names)                                                                                      0.100    10.491
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    10.752
$0\uport[31:0][10].in[4] (.names)                                                                                       0.332    11.084
$0\uport[31:0][10].out[0] (.names)                                                                                      0.261    11.345
uport[10].D[0] (.latch)                                                                                                 0.000    11.345
data arrival time                                                                                                                11.345

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[10].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -11.345
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -11.369


#Path 24
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n405_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n404_.in[3] (.names)                                                                                      0.334     9.611
$abc$2125$new_n404_.out[0] (.names)                                                                                     0.261     9.872
$abc$2125$new_n408_.in[1] (.names)                                                                                      0.266    10.138
$abc$2125$new_n408_.out[0] (.names)                                                                                     0.261    10.399
$0\uport[31:0][7].in[4] (.names)                                                                                        0.264    10.663
$0\uport[31:0][7].out[0] (.names)                                                                                       0.261    10.924
uport[7].D[0] (.latch)                                                                                                  0.000    10.924
data arrival time                                                                                                                10.924

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[7].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -10.924
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -10.947


#Path 25
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.491
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.752
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.852
$abc$2125$new_n587_.out[0] (.names)                              0.261     9.113
$abc$2125$new_n591_.in[4] (.names)                               0.330     9.443
$abc$2125$new_n591_.out[0] (.names)                              0.261     9.704
$abc$2125$new_n595_.in[4] (.names)                               0.100     9.804
$abc$2125$new_n595_.out[0] (.names)                              0.261    10.065
$abc$2125$new_n597_.in[2] (.names)                               0.100    10.165
$abc$2125$new_n597_.out[0] (.names)                              0.261    10.426
$0\yport[31:0][30].in[3] (.names)                                0.100    10.526
$0\yport[31:0][30].out[0] (.names)                               0.261    10.787
yport[30].D[0] (.latch)                                          0.000    10.787
data arrival time                                                         10.787

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[30].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.811


#Path 26
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.491
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.752
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.852
$abc$2125$new_n587_.out[0] (.names)                              0.261     9.113
$abc$2125$new_n591_.in[4] (.names)                               0.330     9.443
$abc$2125$new_n591_.out[0] (.names)                              0.261     9.704
$abc$2125$new_n595_.in[4] (.names)                               0.100     9.804
$abc$2125$new_n595_.out[0] (.names)                              0.261    10.065
$abc$2125$new_n599_.in[4] (.names)                               0.100    10.165
$abc$2125$new_n599_.out[0] (.names)                              0.261    10.426
$0\yport[31:0][31].in[3] (.names)                                0.100    10.526
$0\yport[31:0][31].out[0] (.names)                               0.261    10.787
yport[31].D[0] (.latch)                                          0.000    10.787
data arrival time                                                         10.787

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[31].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.811


#Path 27
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$abc$2125$new_n411_.in[4] (.names)                                                                                      0.264    10.130
$abc$2125$new_n411_.out[0] (.names)                                                                                     0.261    10.391
$0\uport[31:0][8].in[4] (.names)                                                                                        0.100    10.491
$0\uport[31:0][8].out[0] (.names)                                                                                       0.261    10.752
uport[8].D[0] (.latch)                                                                                                  0.000    10.752
data arrival time                                                                                                                10.752

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[8].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -10.752
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -10.776


#Path 28
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n399_.in[1] (.names)                                                                                      0.329     9.605
$abc$2125$new_n399_.out[0] (.names)                                                                                     0.261     9.866
$0\uport[31:0][5].in[2] (.names)                                                                                        0.332    10.198
$0\uport[31:0][5].out[0] (.names)                                                                                       0.261    10.459
uport[5].D[0] (.latch)                                                                                                  0.000    10.459
data arrival time                                                                                                                10.459

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[5].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -10.459
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -10.483


#Path 29
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.491
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.752
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.852
$abc$2125$new_n587_.out[0] (.names)                              0.261     9.113
$abc$2125$new_n591_.in[4] (.names)                               0.330     9.443
$abc$2125$new_n591_.out[0] (.names)                              0.261     9.704
$abc$2125$new_n595_.in[4] (.names)                               0.100     9.804
$abc$2125$new_n595_.out[0] (.names)                              0.261    10.065
$0\yport[31:0][29].in[3] (.names)                                0.100    10.165
$0\yport[31:0][29].out[0] (.names)                               0.261    10.426
yport[29].D[0] (.latch)                                          0.000    10.426
data arrival time                                                         10.426

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[29].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.426
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.450


#Path 30
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.491
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.752
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.852
$abc$2125$new_n587_.out[0] (.names)                              0.261     9.113
$abc$2125$new_n591_.in[4] (.names)                               0.330     9.443
$abc$2125$new_n591_.out[0] (.names)                              0.261     9.704
$abc$2125$new_n593_.in[2] (.names)                               0.100     9.804
$abc$2125$new_n593_.out[0] (.names)                              0.261    10.065
$0\yport[31:0][28].in[3] (.names)                                0.100    10.165
$0\yport[31:0][28].out[0] (.names)                               0.261    10.426
yport[28].D[0] (.latch)                                          0.000    10.426
data arrival time                                                         10.426

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[28].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.426
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.450


#Path 31
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.310
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.176     8.486
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.747
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.269     9.016
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.277
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.329     9.605
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.261     9.866
$0\uport[31:0][6].in[4] (.names)                                                                                        0.264    10.130
$0\uport[31:0][6].out[0] (.names)                                                                                       0.261    10.391
uport[6].D[0] (.latch)                                                                                                  0.000    10.391
data arrival time                                                                                                                10.391

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[6].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -10.391
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -10.415


#Path 32
Startpoint: yport[16].Q[0] (.latch clocked by clk)
Endpoint  : uport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                    0.000     0.000
yport[16].clk[0] (.latch)                                                                                                0.042     0.042
yport[16].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0].A[19] (mult_36)                                                          0.526     0.692
$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0].Y[48] (mult_36)                                                          1.523     2.215
$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0].B[12] (mult_36)                       2.371     4.586
$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     6.109
$abc$2125$new_n388_.in[4] (.names)                                                                                       2.453     8.562
$abc$2125$new_n388_.out[0] (.names)                                                                                      0.261     8.823
$abc$2125$new_n392_.in[2] (.names)                                                                                       0.339     9.162
$abc$2125$new_n392_.out[0] (.names)                                                                                      0.261     9.423
$abc$2125$new_n391_.in[4] (.names)                                                                                       0.100     9.523
$abc$2125$new_n391_.out[0] (.names)                                                                                      0.261     9.784
$0\uport[31:0][3].in[1] (.names)                                                                                         0.330    10.114
$0\uport[31:0][3].out[0] (.names)                                                                                        0.261    10.375
uport[3].D[0] (.latch)                                                                                                   0.000    10.375
data arrival time                                                                                                                 10.375

clock clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                    0.000     0.000
uport[3].clk[0] (.latch)                                                                                                 0.042     0.042
clock uncertainty                                                                                                        0.000     0.042
cell setup time                                                                                                         -0.066    -0.024
data required time                                                                                                                -0.024
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -0.024
data arrival time                                                                                                                -10.375
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -10.399


#Path 33
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.491
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.752
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.852
$abc$2125$new_n587_.out[0] (.names)                              0.261     9.113
$abc$2125$new_n589_.in[2] (.names)                               0.330     9.443
$abc$2125$new_n589_.out[0] (.names)                              0.261     9.704
$0\yport[31:0][26].in[3] (.names)                                0.100     9.804
$0\yport[31:0][26].out[0] (.names)                               0.261    10.065
yport[26].D[0] (.latch)                                          0.000    10.065
data arrival time                                                         10.065

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[26].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.089


#Path 34
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.491
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.752
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.852
$abc$2125$new_n587_.out[0] (.names)                              0.261     9.113
$abc$2125$new_n591_.in[4] (.names)                               0.330     9.443
$abc$2125$new_n591_.out[0] (.names)                              0.261     9.704
$0\yport[31:0][27].in[3] (.names)                                0.100     9.804
$0\yport[31:0][27].out[0] (.names)                               0.261    10.065
yport[27].D[0] (.latch)                                          0.000    10.065
data arrival time                                                         10.065

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[27].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.089


#Path 35
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.491
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.752
$abc$2125$new_n580_.in[1] (.names)                               0.100     8.852
$abc$2125$new_n580_.out[0] (.names)                              0.261     9.113
$abc$2125$new_n585_.in[2] (.names)                               0.100     9.213
$abc$2125$new_n585_.out[0] (.names)                              0.261     9.474
$0\yport[31:0][24].in[3] (.names)                                0.100     9.574
$0\yport[31:0][24].out[0] (.names)                               0.261     9.835
yport[24].D[0] (.latch)                                          0.000     9.835
data arrival time                                                          9.835

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[24].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.835
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.859


#Path 36
Startpoint: yport[16].Q[0] (.latch clocked by clk)
Endpoint  : uport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                    0.000     0.000
yport[16].clk[0] (.latch)                                                                                                0.042     0.042
yport[16].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0].A[19] (mult_36)                                                          0.526     0.692
$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0].Y[48] (mult_36)                                                          1.523     2.215
$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0].B[12] (mult_36)                       2.371     4.586
$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     6.109
$abc$2125$new_n388_.in[4] (.names)                                                                                       2.453     8.562
$abc$2125$new_n388_.out[0] (.names)                                                                                      0.261     8.823
$abc$2125$new_n395_.in[4] (.names)                                                                                       0.100     8.923
$abc$2125$new_n395_.out[0] (.names)                                                                                      0.261     9.184
$0\uport[31:0][4].in[4] (.names)                                                                                         0.271     9.454
$0\uport[31:0][4].out[0] (.names)                                                                                        0.261     9.715
uport[4].D[0] (.latch)                                                                                                   0.000     9.715
data arrival time                                                                                                                  9.715

clock clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                    0.000     0.000
uport[4].clk[0] (.latch)                                                                                                 0.042     0.042
clock uncertainty                                                                                                        0.000     0.042
cell setup time                                                                                                         -0.066    -0.024
data required time                                                                                                                -0.024
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -0.024
data arrival time                                                                                                                 -9.715
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -9.739


#Path 37
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$abc$2125$new_n576_.in[2] (.names)                               0.332     8.723
$abc$2125$new_n576_.out[0] (.names)                              0.261     8.984
$abc$2125$new_n578_.in[2] (.names)                               0.100     9.084
$abc$2125$new_n578_.out[0] (.names)                              0.261     9.345
$0\yport[31:0][22].in[3] (.names)                                0.100     9.445
$0\yport[31:0][22].out[0] (.names)                               0.261     9.706
yport[22].D[0] (.latch)                                          0.000     9.706
data arrival time                                                          9.706

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[22].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.706
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.729


#Path 38
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.491
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.752
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.852
$abc$2125$new_n587_.out[0] (.names)                              0.261     9.113
$0\yport[31:0][25].in[3] (.names)                                0.330     9.443
$0\yport[31:0][25].out[0] (.names)                               0.261     9.704
yport[25].D[0] (.latch)                                          0.000     9.704
data arrival time                                                          9.704

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[25].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.704
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.728


#Path 39
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$abc$2125$new_n576_.in[2] (.names)                               0.332     8.723
$abc$2125$new_n576_.out[0] (.names)                              0.261     8.984
$0\yport[31:0][21].in[3] (.names)                                0.333     9.317
$0\yport[31:0][21].out[0] (.names)                               0.261     9.578
yport[21].D[0] (.latch)                                          0.000     9.578
data arrival time                                                          9.578

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[21].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.578
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.601


#Path 40
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.491
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.752
$abc$2125$new_n580_.in[1] (.names)                               0.100     8.852
$abc$2125$new_n580_.out[0] (.names)                              0.261     9.113
$0\yport[31:0][23].in[3] (.names)                                0.100     9.213
$0\yport[31:0][23].out[0] (.names)                               0.261     9.474
yport[23].D[0] (.latch)                                          0.000     9.474
data arrival time                                                          9.474

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[23].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.498


#Path 41
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : uport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[31] (mult_36)                                                                                                 0.603     0.769
temp[0].Y[54] (mult_36)                                                                                                 1.523     2.292
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[18] (mult_36)                       2.495     4.787
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     6.310
$abc$2125$new_n386_.in[4] (.names)                                                                                      2.307     8.617
$abc$2125$new_n386_.out[0] (.names)                                                                                     0.261     8.878
$0\uport[31:0][1].in[2] (.names)                                                                                        0.332     9.210
$0\uport[31:0][1].out[0] (.names)                                                                                       0.261     9.471
uport[1].D[0] (.latch)                                                                                                  0.000     9.471
data arrival time                                                                                                                 9.471

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[1].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                                -9.471
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -9.495


#Path 42
Startpoint: yport[16].Q[0] (.latch clocked by clk)
Endpoint  : uport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                    0.000     0.000
yport[16].clk[0] (.latch)                                                                                                0.042     0.042
yport[16].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0].A[19] (mult_36)                                                          0.526     0.692
$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0].Y[48] (mult_36)                                                          1.523     2.215
$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0].B[12] (mult_36)                       2.371     4.586
$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     6.109
$abc$2125$new_n388_.in[4] (.names)                                                                                       2.453     8.562
$abc$2125$new_n388_.out[0] (.names)                                                                                      0.261     8.823
$0\uport[31:0][2].in[4] (.names)                                                                                         0.100     8.923
$0\uport[31:0][2].out[0] (.names)                                                                                        0.261     9.184
uport[2].D[0] (.latch)                                                                                                   0.000     9.184
data arrival time                                                                                                                  9.184

clock clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                    0.000     0.000
uport[2].clk[0] (.latch)                                                                                                 0.042     0.042
clock uncertainty                                                                                                        0.000     0.042
cell setup time                                                                                                         -0.066    -0.024
data required time                                                                                                                -0.024
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -0.024
data arrival time                                                                                                                 -9.184
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -9.207


#Path 43
Startpoint: yport[16].Q[0] (.latch clocked by clk)
Endpoint  : uport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                    0.000     0.000
yport[16].clk[0] (.latch)                                                                                                0.042     0.042
yport[16].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0].A[19] (mult_36)                                                          0.526     0.692
$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0].Y[48] (mult_36)                                                          1.523     2.215
$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0].B[12] (mult_36)                       2.371     4.586
$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     6.109
$0\uport[31:0][0].in[2] (.names)                                                                                         2.453     8.562
$0\uport[31:0][0].out[0] (.names)                                                                                        0.261     8.823
uport[0].D[0] (.latch)                                                                                                   0.000     8.823
data arrival time                                                                                                                  8.823

clock clk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                    0.000     0.000
uport[0].clk[0] (.latch)                                                                                                 0.042     0.042
clock uncertainty                                                                                                        0.000     0.042
cell setup time                                                                                                         -0.066    -0.024
data required time                                                                                                                -0.024
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                -0.024
data arrival time                                                                                                                 -8.823
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -8.846


#Path 44
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n574_.in[3] (.names)                               0.336     8.130
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.391
$0\yport[31:0][20].in[3] (.names)                                0.100     8.491
$0\yport[31:0][20].out[0] (.names)                               0.261     8.752
yport[20].D[0] (.latch)                                          0.000     8.752
data arrival time                                                          8.752

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[20].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.752
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.776


#Path 45
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n564_.in[2] (.names)                               0.264     7.697
$abc$2125$new_n564_.out[0] (.names)                              0.261     7.958
$abc$2125$new_n566_.in[2] (.names)                               0.100     8.058
$abc$2125$new_n566_.out[0] (.names)                              0.261     8.319
$0\yport[31:0][17].in[3] (.names)                                0.100     8.419
$0\yport[31:0][17].out[0] (.names)                               0.261     8.680
yport[17].D[0] (.latch)                                          0.000     8.680
data arrival time                                                          8.680

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[17].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.680
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.704


#Path 46
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$abc$2125$new_n572_.in[1] (.names)                               0.100     7.894
$abc$2125$new_n572_.out[0] (.names)                              0.261     8.155
$0\yport[31:0][19].in[3] (.names)                                0.264     8.419
$0\yport[31:0][19].out[0] (.names)                               0.261     8.680
yport[19].D[0] (.latch)                                          0.000     8.680
data arrival time                                                          8.680

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[19].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.680
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.704


#Path 47
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n564_.in[2] (.names)                               0.264     7.697
$abc$2125$new_n564_.out[0] (.names)                              0.261     7.958
$0\yport[31:0][16].in[3] (.names)                                0.266     8.224
$0\yport[31:0][16].out[0] (.names)                               0.261     8.485
yport[16].D[0] (.latch)                                          0.000     8.485
data arrival time                                                          8.485

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[16].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.485
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.509


#Path 48
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.533
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.794
$0\yport[31:0][18].in[5] (.names)                                0.336     8.130
$0\yport[31:0][18].out[0] (.names)                               0.261     8.391
yport[18].D[0] (.latch)                                          0.000     8.391
data arrival time                                                          8.391

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[18].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.391
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.415


#Path 49
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n562_.in[4] (.names)                               0.330     7.172
$abc$2125$new_n562_.out[0] (.names)                              0.261     7.433
$0\yport[31:0][15].in[3] (.names)                                0.100     7.533
$0\yport[31:0][15].out[0] (.names)                               0.261     7.794
yport[15].D[0] (.latch)                                          0.000     7.794
data arrival time                                                          7.794

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[15].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.794
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.818


#Path 50
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n560_.in[2] (.names)                               0.100     6.942
$abc$2125$new_n560_.out[0] (.names)                              0.261     7.203
$0\yport[31:0][14].in[3] (.names)                                0.329     7.532
$0\yport[31:0][14].out[0] (.names)                               0.261     7.793
yport[14].D[0] (.latch)                                          0.000     7.793
data arrival time                                                          7.793

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[14].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.817


#Path 51
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n551_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n551_.out[0] (.names)                              0.261     6.842
$abc$2125$new_n556_.in[2] (.names)                               0.100     6.942
$abc$2125$new_n556_.out[0] (.names)                              0.261     7.203
$0\yport[31:0][12].in[3] (.names)                                0.100     7.303
$0\yport[31:0][12].out[0] (.names)                               0.261     7.564
yport[12].D[0] (.latch)                                          0.000     7.564
data arrival time                                                          7.564

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[12].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.588


#Path 52
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n558_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.842
$0\yport[31:0][13].in[3] (.names)                                0.330     7.172
$0\yport[31:0][13].out[0] (.names)                               0.261     7.433
yport[13].D[0] (.latch)                                          0.000     7.433
data arrival time                                                          7.433

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[13].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.433
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.457


#Path 53
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n547_.in[2] (.names)                               0.333     6.066
$abc$2125$new_n547_.out[0] (.names)                              0.261     6.327
$abc$2125$new_n549_.in[2] (.names)                               0.335     6.662
$abc$2125$new_n549_.out[0] (.names)                              0.261     6.923
$0\yport[31:0][10].in[3] (.names)                                0.100     7.023
$0\yport[31:0][10].out[0] (.names)                               0.261     7.284
yport[10].D[0] (.latch)                                          0.000     7.284
data arrival time                                                          7.284

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[10].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.284
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.308


#Path 54
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n552_.in[5] (.names)                               0.329     6.062
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.323
$abc$2125$new_n551_.in[1] (.names)                               0.258     6.581
$abc$2125$new_n551_.out[0] (.names)                              0.261     6.842
$0\yport[31:0][11].in[3] (.names)                                0.100     6.942
$0\yport[31:0][11].out[0] (.names)                               0.261     7.203
yport[11].D[0] (.latch)                                          0.000     7.203
data arrival time                                                          7.203

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[11].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.203
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.227


#Path 55
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$abc$2125$new_n547_.in[2] (.names)                               0.333     6.066
$abc$2125$new_n547_.out[0] (.names)                              0.261     6.327
$0\yport[31:0][9].in[3] (.names)                                 0.330     6.657
$0\yport[31:0][9].out[0] (.names)                                0.261     6.918
yport[9].D[0] (.latch)                                           0.000     6.918
data arrival time                                                          6.918

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[9].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.918
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.942


#Path 56
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n640_.in[5] (.names)                               0.100     3.190
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.451
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.717
$abc$2125$new_n646_.out[0] (.names)                              0.261     3.978
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.078
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.339
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.439
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.700
$abc$2125$new_n663_.in[4] (.names)                               0.332     5.032
$abc$2125$new_n663_.out[0] (.names)                              0.261     5.293
$abc$2125$new_n667_.in[4] (.names)                               0.100     5.393
$abc$2125$new_n667_.out[0] (.names)                              0.261     5.654
$abc$2125$new_n669_.in[2] (.names)                               0.100     5.754
$abc$2125$new_n669_.out[0] (.names)                              0.261     6.015
$0\xport[31:0][30].in[3] (.names)                                0.100     6.115
$0\xport[31:0][30].out[0] (.names)                               0.261     6.376
xport[30].D[0] (.latch)                                          0.000     6.376
data arrival time                                                          6.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[30].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.399


#Path 57
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n640_.in[5] (.names)                               0.100     3.190
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.451
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.717
$abc$2125$new_n646_.out[0] (.names)                              0.261     3.978
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.078
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.339
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.439
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.700
$abc$2125$new_n663_.in[4] (.names)                               0.332     5.032
$abc$2125$new_n663_.out[0] (.names)                              0.261     5.293
$abc$2125$new_n667_.in[4] (.names)                               0.100     5.393
$abc$2125$new_n667_.out[0] (.names)                              0.261     5.654
$abc$2125$new_n671_.in[4] (.names)                               0.100     5.754
$abc$2125$new_n671_.out[0] (.names)                              0.261     6.015
$0\xport[31:0][31].in[3] (.names)                                0.100     6.115
$0\xport[31:0][31].out[0] (.names)                               0.261     6.376
xport[31].D[0] (.latch)                                          0.000     6.376
data arrival time                                                          6.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[31].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.399


#Path 58
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.472
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.733
$0\yport[31:0][8].in[3] (.names)                                 0.329     6.062
$0\yport[31:0][8].out[0] (.names)                                0.261     6.323
yport[8].D[0] (.latch)                                           0.000     6.323
data arrival time                                                          6.323

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[8].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.323
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.346


#Path 59
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$abc$2125$new_n543_.in[1] (.names)                               0.329     5.701
$abc$2125$new_n543_.out[0] (.names)                              0.261     5.962
$0\yport[31:0][7].in[3] (.names)                                 0.100     6.062
$0\yport[31:0][7].out[0] (.names)                                0.261     6.323
yport[7].D[0] (.latch)                                           0.000     6.323
data arrival time                                                          6.323

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[7].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.323
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.346


#Path 60
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n537_.in[4] (.names)                               0.327     5.338
$abc$2125$new_n537_.out[0] (.names)                              0.261     5.599
$0\yport[31:0][5].in[3] (.names)                                 0.334     5.934
$0\yport[31:0][5].out[0] (.names)                                0.261     6.195
yport[5].D[0] (.latch)                                           0.000     6.195
data arrival time                                                          6.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[5].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.218


#Path 61
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n535_.in[4] (.names)                               0.327     5.338
$abc$2125$new_n535_.out[0] (.names)                              0.261     5.599
$0\yport[31:0][4].in[1] (.names)                                 0.334     5.934
$0\yport[31:0][4].out[0] (.names)                                0.261     6.195
yport[4].D[0] (.latch)                                           0.000     6.195
data arrival time                                                          6.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[4].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.218


#Path 62
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n640_.in[5] (.names)                               0.100     3.190
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.451
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.717
$abc$2125$new_n646_.out[0] (.names)                              0.261     3.978
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.078
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.339
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.439
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.700
$abc$2125$new_n663_.in[4] (.names)                               0.332     5.032
$abc$2125$new_n663_.out[0] (.names)                              0.261     5.293
$abc$2125$new_n665_.in[2] (.names)                               0.100     5.393
$abc$2125$new_n665_.out[0] (.names)                              0.261     5.654
$0\xport[31:0][28].in[3] (.names)                                0.100     5.754
$0\xport[31:0][28].out[0] (.names)                               0.261     6.015
xport[28].D[0] (.latch)                                          0.000     6.015
data arrival time                                                          6.015

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[28].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.038


#Path 63
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n640_.in[5] (.names)                               0.100     3.190
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.451
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.717
$abc$2125$new_n646_.out[0] (.names)                              0.261     3.978
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.078
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.339
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.439
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.700
$abc$2125$new_n663_.in[4] (.names)                               0.332     5.032
$abc$2125$new_n663_.out[0] (.names)                              0.261     5.293
$abc$2125$new_n667_.in[4] (.names)                               0.100     5.393
$abc$2125$new_n667_.out[0] (.names)                              0.261     5.654
$0\xport[31:0][29].in[3] (.names)                                0.100     5.754
$0\xport[31:0][29].out[0] (.names)                               0.261     6.015
xport[29].D[0] (.latch)                                          0.000     6.015
data arrival time                                                          6.015

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[29].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.038


#Path 64
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$abc$2125$new_n539_.in[5] (.names)                               0.100     5.111
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.372
$0\yport[31:0][6].in[5] (.names)                                 0.329     5.701
$0\yport[31:0][6].out[0] (.names)                                0.261     5.962
yport[6].D[0] (.latch)                                           0.000     5.962
data arrival time                                                          5.962

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[6].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.985


#Path 65
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n640_.in[5] (.names)                               0.100     3.190
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.451
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.717
$abc$2125$new_n646_.out[0] (.names)                              0.261     3.978
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.078
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.339
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.439
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.700
$abc$2125$new_n661_.in[2] (.names)                               0.410     5.110
$abc$2125$new_n661_.out[0] (.names)                              0.261     5.371
$0\xport[31:0][26].in[3] (.names)                                0.100     5.471
$0\xport[31:0][26].out[0] (.names)                               0.261     5.732
xport[26].D[0] (.latch)                                          0.000     5.732
data arrival time                                                          5.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[26].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.755


#Path 66
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n640_.in[5] (.names)                               0.100     3.190
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.451
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.717
$abc$2125$new_n646_.out[0] (.names)                              0.261     3.978
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.078
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.339
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.439
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.700
$abc$2125$new_n663_.in[4] (.names)                               0.332     5.032
$abc$2125$new_n663_.out[0] (.names)                              0.261     5.293
$0\xport[31:0][27].in[3] (.names)                                0.100     5.393
$0\xport[31:0][27].out[0] (.names)                               0.261     5.654
xport[27].D[0] (.latch)                                          0.000     5.654
data arrival time                                                          5.654

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[27].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.654
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.677


#Path 67
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n531_.in[1] (.names)                               2.391     4.683
$abc$2125$new_n531_.out[0] (.names)                              0.261     4.944
$0\yport[31:0][2].in[3] (.names)                                 0.333     5.278
$0\yport[31:0][2].out[0] (.names)                                0.261     5.539
yport[2].D[0] (.latch)                                           0.000     5.539
data arrival time                                                          5.539

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[2].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.562


#Path 68
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n640_.in[5] (.names)                               0.100     3.190
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.451
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.717
$abc$2125$new_n646_.out[0] (.names)                              0.261     3.978
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.078
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.339
$abc$2125$new_n652_.in[1] (.names)                               0.100     4.439
$abc$2125$new_n652_.out[0] (.names)                              0.261     4.700
$abc$2125$new_n657_.in[2] (.names)                               0.100     4.800
$abc$2125$new_n657_.out[0] (.names)                              0.261     5.061
$0\xport[31:0][24].in[3] (.names)                                0.100     5.161
$0\xport[31:0][24].out[0] (.names)                               0.261     5.422
xport[24].D[0] (.latch)                                          0.000     5.422
data arrival time                                                          5.422

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[24].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.422
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.445


#Path 69
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$abc$2125$new_n533_.in[1] (.names)                               2.458     4.750
$abc$2125$new_n533_.out[0] (.names)                              0.261     5.011
$0\yport[31:0][3].in[3] (.names)                                 0.100     5.111
$0\yport[31:0][3].out[0] (.names)                                0.261     5.372
yport[3].D[0] (.latch)                                           0.000     5.372
data arrival time                                                          5.372

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[3].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.372
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.396


#Path 70
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n640_.in[5] (.names)                               0.100     3.190
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.451
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.717
$abc$2125$new_n646_.out[0] (.names)                              0.261     3.978
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.078
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.339
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.439
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.700
$0\xport[31:0][25].in[3] (.names)                                0.410     5.110
$0\xport[31:0][25].out[0] (.names)                               0.261     5.371
xport[25].D[0] (.latch)                                          0.000     5.371
data arrival time                                                          5.371

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[25].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.371
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.394


#Path 71
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n640_.in[5] (.names)                               0.100     3.190
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.451
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.717
$abc$2125$new_n646_.out[0] (.names)                              0.261     3.978
$abc$2125$new_n648_.in[2] (.names)                               0.337     4.314
$abc$2125$new_n648_.out[0] (.names)                              0.261     4.575
$abc$2125$new_n650_.in[2] (.names)                               0.100     4.675
$abc$2125$new_n650_.out[0] (.names)                              0.261     4.936
$0\xport[31:0][22].in[3] (.names)                                0.100     5.036
$0\xport[31:0][22].out[0] (.names)                               0.261     5.297
xport[22].D[0] (.latch)                                          0.000     5.297
data arrival time                                                          5.297

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[22].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.297
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.321


#Path 72
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n640_.in[5] (.names)                               0.100     3.190
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.451
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.717
$abc$2125$new_n646_.out[0] (.names)                              0.261     3.978
$abc$2125$new_n648_.in[2] (.names)                               0.337     4.314
$abc$2125$new_n648_.out[0] (.names)                              0.261     4.575
$0\xport[31:0][21].in[3] (.names)                                0.408     4.984
$0\xport[31:0][21].out[0] (.names)                               0.261     5.245
xport[21].D[0] (.latch)                                          0.000     5.245
data arrival time                                                          5.245

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[21].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.245
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.268


#Path 73
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$abc$2125$new_n607_.in[5] (.names)                               0.479     4.319
$abc$2125$new_n607_.out[0] (.names)                              0.261     4.580
$0\xport[31:0][4].in[1] (.names)                                 0.324     4.904
$0\xport[31:0][4].out[0] (.names)                                0.261     5.165
xport[4].D[0] (.latch)                                           0.000     5.165
data arrival time                                                          5.165

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[4].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.165
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.189


#Path 74
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n640_.in[5] (.names)                               0.100     3.190
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.451
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.717
$abc$2125$new_n646_.out[0] (.names)                              0.261     3.978
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.078
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.339
$abc$2125$new_n652_.in[1] (.names)                               0.100     4.439
$abc$2125$new_n652_.out[0] (.names)                              0.261     4.700
$0\xport[31:0][23].in[3] (.names)                                0.100     4.800
$0\xport[31:0][23].out[0] (.names)                               0.261     5.061
xport[23].D[0] (.latch)                                          0.000     5.061
data arrival time                                                          5.061

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[23].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.061
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.084


#Path 75
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$0\yport[31:0][0].in[2] (.names)                                 2.458     4.750
$0\yport[31:0][0].out[0] (.names)                                0.261     5.011
yport[0].D[0] (.latch)                                           0.000     5.011
data arrival time                                                          5.011

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[0].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.011
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.035


#Path 76
Startpoint: uport[4].Q[0] (.latch clocked by clk)
Endpoint  : yport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         0.042     0.042
uport[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[31] (mult_36)                                          0.603     0.769
temp[0].Y[71] (mult_36)                                          1.523     2.292
$0\yport[31:0][1].in[3] (.names)                                 2.458     4.750
$0\yport[31:0][1].out[0] (.names)                                0.261     5.011
yport[1].D[0] (.latch)                                           0.000     5.011
data arrival time                                                          5.011

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[1].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.011
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.035


#Path 77
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][9].in[4] (.names)                                 0.608     4.448
$0\xport[31:0][9].out[0] (.names)                                0.261     4.709
xport[9].D[0] (.latch)                                           0.000     4.709
data arrival time                                                          4.709

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[9].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.709
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.733


#Path 78
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][8].in[4] (.names)                                 0.608     4.448
$0\xport[31:0][8].out[0] (.names)                                0.261     4.709
xport[8].D[0] (.latch)                                           0.000     4.709
data arrival time                                                          4.709

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[8].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.709
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.733


#Path 79
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][7].in[4] (.names)                                 0.608     4.448
$0\xport[31:0][7].out[0] (.names)                                0.261     4.709
xport[7].D[0] (.latch)                                           0.000     4.709
data arrival time                                                          4.709

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[7].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.709
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.733


#Path 80
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][6].in[3] (.names)                                 0.608     4.448
$0\xport[31:0][6].out[0] (.names)                                0.261     4.709
xport[6].D[0] (.latch)                                           0.000     4.709
data arrival time                                                          4.709

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[6].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.709
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.733


#Path 81
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][2].in[4] (.names)                                 0.544     4.385
$0\xport[31:0][2].out[0] (.names)                                0.261     4.646
xport[2].D[0] (.latch)                                           0.000     4.646
data arrival time                                                          4.646

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[2].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.646
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.669


#Path 82
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][3].in[4] (.names)                                 0.544     4.385
$0\xport[31:0][3].out[0] (.names)                                0.261     4.646
xport[3].D[0] (.latch)                                           0.000     4.646
data arrival time                                                          4.646

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[3].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.646
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.669


#Path 83
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][5].in[4] (.names)                                 0.544     4.385
$0\xport[31:0][5].out[0] (.names)                                0.261     4.646
xport[5].D[0] (.latch)                                           0.000     4.646
data arrival time                                                          4.646

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.646
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.669


#Path 84
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][1].in[5] (.names)                                 0.544     4.385
$0\xport[31:0][1].out[0] (.names)                                0.261     4.646
xport[1].D[0] (.latch)                                           0.000     4.646
data arrival time                                                          4.646

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[1].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.646
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.669


#Path 85
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][0].in[3] (.names)                                 0.544     4.385
$0\xport[31:0][0].out[0] (.names)                                0.261     4.646
xport[0].D[0] (.latch)                                           0.000     4.646
data arrival time                                                          4.646

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.646
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.669


#Path 86
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.468
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.729
$abc$2125$new_n634_.in[4] (.names)                               0.100     2.829
$abc$2125$new_n634_.out[0] (.names)                              0.261     3.090
$abc$2125$new_n636_.in[2] (.names)                               0.404     3.494
$abc$2125$new_n636_.out[0] (.names)                              0.261     3.755
$abc$2125$new_n638_.in[2] (.names)                               0.100     3.855
$abc$2125$new_n638_.out[0] (.names)                              0.261     4.116
$0\xport[31:0][17].in[3] (.names)                                0.266     4.382
$0\xport[31:0][17].out[0] (.names)                               0.261     4.643
xport[17].D[0] (.latch)                                          0.000     4.643
data arrival time                                                          4.643

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[17].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.643
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.667


#Path 87
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][18].in[3] (.names)                                0.410     4.250
$0\xport[31:0][18].out[0] (.names)                               0.261     4.511
xport[18].D[0] (.latch)                                          0.000     4.511
data arrival time                                                          4.511

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[18].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.511
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.534


#Path 88
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][11].in[4] (.names)                                0.410     4.250
$0\xport[31:0][11].out[0] (.names)                               0.261     4.511
xport[11].D[0] (.latch)                                          0.000     4.511
data arrival time                                                          4.511

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[11].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.511
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.534


#Path 89
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][20].in[4] (.names)                                0.410     4.250
$0\xport[31:0][20].out[0] (.names)                               0.261     4.511
xport[20].D[0] (.latch)                                          0.000     4.511
data arrival time                                                          4.511

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[20].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.511
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.534


#Path 90
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][15].in[4] (.names)                                0.410     4.250
$0\xport[31:0][15].out[0] (.names)                               0.261     4.511
xport[15].D[0] (.latch)                                          0.000     4.511
data arrival time                                                          4.511

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[15].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.511
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.534


#Path 91
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][14].in[4] (.names)                                0.410     4.250
$0\xport[31:0][14].out[0] (.names)                               0.261     4.511
xport[14].D[0] (.latch)                                          0.000     4.511
data arrival time                                                          4.511

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[14].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.511
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.534


#Path 92
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][10].in[4] (.names)                                0.410     4.250
$0\xport[31:0][10].out[0] (.names)                               0.261     4.511
xport[10].D[0] (.latch)                                          0.000     4.511
data arrival time                                                          4.511

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[10].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.511
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.534


#Path 93
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][13].in[4] (.names)                                0.410     4.250
$0\xport[31:0][13].out[0] (.names)                               0.261     4.511
xport[13].D[0] (.latch)                                          0.000     4.511
data arrival time                                                          4.511

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[13].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.511
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.534


#Path 94
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][19].in[4] (.names)                                0.337     4.177
$0\xport[31:0][19].out[0] (.names)                               0.261     4.438
xport[19].D[0] (.latch)                                          0.000     4.438
data arrival time                                                          4.438

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[19].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.438
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.462


#Path 95
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.278     0.445
$abc$2125$new_n363_.out[0] (.names)                              0.261     0.706
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.806
$abc$2125$new_n362_.out[0] (.names)                              0.261     1.067
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.167
$abc$2125$new_n361_.out[0] (.names)                              0.261     1.428
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.528
$abc$2125$new_n360_.out[0] (.names)                              0.261     1.789
$abc$2125$new_n359_.in[0] (.names)                               0.100     1.889
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.150
$abc$2125$new_n358_.in[4] (.names)                               0.324     2.474
$abc$2125$new_n358_.out[0] (.names)                              0.261     2.735
$abc$2125$new_n357_.in[1] (.names)                               0.483     3.218
$abc$2125$new_n357_.out[0] (.names)                              0.261     3.479
$abc$2125$new_n673_.in[4] (.names)                               0.100     3.579
$abc$2125$new_n673_.out[0] (.names)                              0.261     3.840
$0\xport[31:0][16].in[4] (.names)                                0.335     4.175
$0\xport[31:0][16].out[0] (.names)                               0.261     4.436
xport[16].D[0] (.latch)                                          0.000     4.436
data arrival time                                                          4.436

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[16].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.436
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.460


#Path 96
Startpoint: dxport[1].inpad[0] (.input clocked by clk)
Endpoint  : xport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[2] (.names)                               0.785     0.785
$abc$2125$new_n605_.out[0] (.names)                              0.261     1.046
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.146
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.407
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.507
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.768
$abc$2125$new_n624_.in[5] (.names)                               0.339     2.107
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.368
$abc$2125$new_n623_.in[1] (.names)                               0.264     2.632
$abc$2125$new_n623_.out[0] (.names)                              0.261     2.893
$abc$2125$new_n628_.in[2] (.names)                               0.481     3.375
$abc$2125$new_n628_.out[0] (.names)                              0.261     3.636
$0\xport[31:0][12].in[3] (.names)                                0.334     3.970
$0\xport[31:0][12].out[0] (.names)                               0.261     4.231
xport[12].D[0] (.latch)                                          0.000     4.231
data arrival time                                                          4.231

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[12].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.231
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.255


#Path 97
Startpoint: xport[16].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[16].clk[0] (.latch)                                        0.042     0.042
xport[16].Q[0] (.latch) [clock-to-output]                        0.124     0.166
out:xport[16].outpad[0] (.output)                                0.763     0.929
data arrival time                                                          0.929

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.929
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.929


#Path 98
Startpoint: uport[16].Q[0] (.latch clocked by clk)
Endpoint  : out:uport[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[16].clk[0] (.latch)                                        0.042     0.042
uport[16].Q[0] (.latch) [clock-to-output]                        0.124     0.166
out:uport[16].outpad[0] (.output)                                0.735     0.901
data arrival time                                                          0.901

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.901
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.901


#Path 99
Startpoint: xport[25].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[25].clk[0] (.latch)                                        0.042     0.042
xport[25].Q[0] (.latch) [clock-to-output]                        0.124     0.166
out:xport[25].outpad[0] (.output)                                0.702     0.868
data arrival time                                                          0.868

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.868
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.868


#Path 100
Startpoint: xport[19].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[19].clk[0] (.latch)                                        0.042     0.042
xport[19].Q[0] (.latch) [clock-to-output]                        0.124     0.166
out:xport[19].outpad[0] (.output)                                0.698     0.865
data arrival time                                                          0.865

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.865


#End of timing report
