View: <error>
  Xcui parse error(s)
      /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/tools/zTopClustering/zTopClustering_glog.xcui file does not exist.
  Xcui parse error(s)
      /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/work.Part_0/tools/zCoreClustering/zCoreClustering_glog.xcui file does not exist.
  Xcui parse error(s)
      /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/work.Part_0/tools/zCorePartitioning/zCorePartitioning_glog.xcui file does not exist.
  Xcui parse error(s)
      /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/tools/zCui/zCui_compile_times_glog.xcui file does not exist.
  Xcui parse error(s)
      /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/tools/zCui/zCui_PNR_steps_glog.xcui file does not exist.

View: Clock
  System compilation
    Clock path analysis
      For the clock path analysis in Verdi, please use the following command in the additional command file of zTopBuild :
      - enable rtl_names_save_all
  zCore Compilation : Part_0
    Clock localization
       Strategy 1 - full replication strategy has been chosen.
      
       IO cut
       +----------------+-----------------------+-----------------------+-----------------------+
       |                |             U0.M0.F00 |             U0.M0.F01 |        Core Interface |
       +----------------+-----------------------+-----------------------+-----------------------+
       |      U0.M0.F00 |                     - |                 10 (0)|                  0 (0)|
       |      U0.M0.F01 |                 34 (0)|                     - |                  0 (0)|
       | Core Interface |                  0 (0)|                  0 (0)|                     - |
       +----------------+-----------------------+-----------------------+-----------------------+
       |         Fanout | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |
       +----------------+-----------------------+-----------------------+-----------------------+
       | Delta of Fanout| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |
       +----------------+-----------------------+-----------------------+-----------------------+
       |         NBPORT | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |
       +----------------+-----------------------+-----------------------+-----------------------+
       | Delta of NBPORT| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |
       +----------------+-----------------------+-----------------------+-----------------------+
       |        AVERAGE | L:      44 D:       0 | L:      44 D:       0 | L:       0 D:       0 |
       +----------------+-----------------------+-----------------------+-----------------------+
       |Delta of AVERAGE| L:       0 D:       0 | L:       0 D:       0 | L:       0 D:       0 |
       +----------------+-----------------------+-----------------------+-----------------------+
      
       Resources estimation
      
       +-----------+---------+----------+---------+----------+
       | PART NAME |   REG   | DIFF REG |   LUT   | DIFF LUT |
       +-----------+---------+----------+---------+----------+
       | U0.M0.F00 |   17355 |       +0 |   17141 |       +0 |
       | U0.M0.F01 |  206492 |       +0 |  266227 |       +0 |
       +-----------+---------+----------+---------+----------+
      
       Longest path passes through 1 inter-partition nets, cost    35.44
      

View: Compile profile
  Compilation Summary
      Last session wall clock times:
          FE     : 5min 30s
          BE     : 2h 30min 55s
          Total  : 2h 36min 25s
      
      All sessions cumulative compile times:
          without delay  : 2h 28min 04s
          with delay*    : 2h 34min 47s
      
      *including slot and grid delays, difference with total wall clock time could be NFS wait or internal flow handling delays

      Overview of the critical path of the compilation
      ^TABLE(tools/zCui/globalProfilerTable.xml,compilation_summary_from_critical_path,DPHHHDS)Compilation Summary (from Compile time with delay (slot and grid))^TABLE-
      Columns:
       - Phase                 : compilation phase
       - (%)                   : percentage of contribution to the overall compile time
       - Slot delay            : time waiting for a slot on the grid
       - Grid delay            : time between the task is spawned and the task is launched
       - Elapsed time          : contribution to the overall compile time
       - Total # of jobs fired : number of jobs with same phase fired
       - Max memory consumption: job in the phase with max memory taken
  Compile time with delay (slot and grid)
      Critical path of the compilation with all waiting times
      ^TABLE(tools/zCui/globalProfilerTable.xml,critical_path,DPHHHHHD)Compile time with delay (slot and grid)^TABLE-
      Columns:
       - Task        : task label
       - (%)         : percentage of contribution to the overall compile time
       - Slot delay  : time waiting for a slot on the grid
       - Grid delay  : time between the task is spawned and the task is launched
       - Elapsed time: contribution to the overall compile time
       - Spawn Time  : time spawning on the grid, taking the spawn time of the first task as reference
       - Finish Time : time finishing, taking the spawn time of the first task as reference
       - Host        : host where the task was launched (only for tasks external to zCui)
      Compile time with delay (slot and grid)
      ^PIECHART(tools/zCui/globalProfilerTable.xml,exec_time_piechart)Compile time with delay (slot and grid)^PIECHART-
  Compile time without delay
      Critical path of the compilation with an ideal compute grid
      ^TABLE(tools/zCui/globalProfilerTable.xml,ideal_critical_path,DPHD)Compile time without delay^TABLE-
      Columns:
       - Task        : task label
       - (%)         : percentage of contribution to the overall compile time
       - Elapsed time: contribution to the overall compile time
       - Host        : host where the task was launched (only for tasks external to zCui)
      Compile time without delay
      ^PIECHART(tools/zCui/globalProfilerTable.xml,exec_time_piechart_ideal)Compile time without delay^PIECHART-
  Compilation times per component
      Compilation information grouped by start & stop components
      ^TABLE(tools/zCui/globalProfilerTable.xml,component_stats,DHHDDDD)Component statistics^TABLE-
      Columns:
       - Component      : Start & stop component
       - Wall Clock     : Elasped time between the first start and last finish
       - Total Exec time: Total execution time
       - From           : First task in the component
       - To             : Last task in the component
       - Task count     : Number of tasks
       - Skipped tasks  : Number of tasks not launched (using incrementality or start & stop)
  Compilation Details per Task Class
      Number of jobs par task class
      ^TABLE(tools/zCui/globalProfilerTable.xml,Compilation_details_per_task_class,DD)Compilation Details per Task Class^TABLE-
      Columns:
       - Task class: Task class name
  Main Compilation Stages
    Front End Stages
      Compilation time of frontend main stages
      ^TABLE(tools/zCui/globalProfilerTable.xml,festages,DHH)Front End Stages^TABLE-
      Columns:
       - Task          : task label
       - Elapsed time  : the time for the task being spawned and released
       - Execution time: the time for the task being executed
    Synthesis Waiting for slot distribution
      Distribution of synthesis wait for slot time, can be used to optimize the 'njobs' parameters in UTF
      ^HISTOGRAM(tools/zCui/globalProfilerTable.xml,synthesis_distribution,DD)Synthesis Waiting for slot distribution^HISTOGRAM-
      Columns:
       - Interval : Waiting slot delay
       - Job Count: Number of jobs
    Top 10 Synthesis Bundles
      Highest contributor synthesis bundles
      ^TABLE(tools/zCui/globalProfilerTable.xml,top_ten_synth,DDD)Top 10 Synthesis Bundles^TABLE-
      Back End Stages Timing for backend_default
    Back-end Stages
      Compilation time of backend main stages
      ^TABLE(tools/zCui/globalProfilerTable.xml,back_end_stages,DHH)Back-end Stages^TABLE-
      Columns:
       - Task          : task label
       - Elapsed time  : the time for the task being spawned and released
       - Execution time: the time for the task being executed
    Top 5 zCore
      Highest contributor synthesis zCores
      ^TABLE(tools/zCui/globalProfilerTable.xml,top_five_zcore,DDD)Top 5 zCore^TABLE-
    Top 10 FPGAs
      Highest contributor synthesis FPGAs
      ^TABLE(tools/zCui/globalProfilerTable.xml,top_ten_fpga,DDD)Top 10 FPGAs^TABLE-
  FPGA important times
      Summary of FPGA compilation
      ^TABLE(tools/zCui/globalProfilerTable.xml,Fpga_time_table,DHHHHDDD)FPGA important times^TABLE-
      Columns:
       - FPGA                  : FPGA name
       - Compile time          : Total compile time (wall clock)
       - PARFF-1 Time          : Delay before triggering PARFF first stage
       - PARFF-2 Time          : Delay before triggering PARFF second stage
       - Grid delay impact     : Time spent waiting for grid
       - Nb of PARFF-1 launched: Number of strategies in PARFF first stage
       - Nb of PARFF-2 launched: Number of strategies in PARFF second stage
       - Final winner          : Name of the successful PARFF strategy
  FPGA Winner Details
      Duration per compilation step for each FPGA
      ^TABLE(tools/zCui/globalProfilerTable.xml,fpga_compilation,DDDDDDDDDDDDDDDD)Durations^TABLE-
      Annex :
      VIVADO_NE* : VIVADO_NETLIST_ANALYSIS_PREPROCESSING
      VIVADO_RE* : VIVADO_READ_CONSTRAINTS
      VIVADO_OP* : VIVADO_OPT_DESIGN
      VIVADO_PO* : VIVADO_POST_OPT_NETLIST_ANALYS_PROCESSING
      VIVADO_PL* : VIVADO_PLACE_DESIGN
      VIVADO_PO* : VIVADO_POST_PLACE_PHYS_OPT_DESIGN
      VIVADO_RO* : VIVADO_ROUTE_DESIGN
      VIVADO_PO* : VIVADO_POST_ROUTE_PHYS_OPT_DESIGN
      VIVADO_TI* : VIVADO_TIMING
      VIVADO_DR* : VIVADO_DRC_BITSTREAM_CHECK
      WRITE_BIT* : WRITE_BITSTREAM
      VIVADO_ZT* : VIVADO_ZTIME_ANALYSE_ROUTE
      VIVADO_LO* : VIVADO_LOCATION_BUILDING
      VIVADO_WR* : VIVADO_WRITE
  Hosts
      Information about grid hosts used to run remote tasks, based on '/proc/cpuinfo' and 'lsb_release'
      ^TABLE(tools/zCui/globalProfilerTable.xml,machine_names,DDSSDDDDDDDDD)Hosts^TABLE-
  Memory usage
      Memory usage of tasks with the highest 'Maximum resident set size'
      ^TABLE(tools/zCui/globalProfilerTable.xml,memory_usage,DSSDD)Memory usage^TABLE-
      Columns:
       - Task                     : task label
       - Maximum RSS              : Maximum Resident Set Size
       - Available memory at start: Available memory on host when the job starts
       - Task                     : Task Label
       - Job queue                : Job queue name
  Job queue memory analysis
      Memory information grouped by job queues
      ^TABLE(tools/zCui/globalProfilerTable.xml,memory_report,DSSDD)Job queue memory analysis^TABLE-
      Columns:
       - Job queue            : Job queue name
       - Maximum RSS (max)    : Maximum value of Resident Set Size peak
       - Maximum RSS (average): Average value of Resident Set Size peak
       - Slots (usage / limit): Max slots used in parallel / Available slots limit
  Grid Delay
      Remote tasks grid delays
      ^TABLE(tools/zCui/globalProfilerTable.xml,grid_delay,DH)Grid delay^TABLE-
      Columns:
       - Task: Task label
  Grid Delay Per Job Queue
      Maximum and average grid delay per job queue
      ^TABLE(tools/zCui/globalProfilerTable.xml,max_avg_grid_delay_per_job_queue,DHH)Grid delay per job queue^TABLE-
      Columns:
       - Job queue     : Job queue name
       - Wait (max)    : Maximum grid delay
       - Wait (average): Average grid delay
  Memory usage over time
      ^EMBED(tools/zCui/mem_usage_over_time.svg)mem usage graph^EMBED-

View: Design
  Synthesis
    Top 10 (ordered by reg)
      ^TABLE(tools/zCui/festats_metrics.xml,top_by_reg)Top 10 (ordered by reg)^TABLE-
    Top 10 (ordered by lut)
      ^TABLE(tools/zCui/festats_metrics.xml,top_by_lut)Top 10 (ordered by lut)^TABLE-
    Top 10 (ordered by IO)
      ^TABLE(tools/zCui/festats_metrics.xml,top_by_ios)Top 10 (ordered by IO)^TABLE-
  Memories
    Memory types
      Number of memory types ordered by memory size:
      logic: A(ll) C(onst write) F(forced) P(orts too many)
      ^TABLE(tools/zCui/festats_metrics.xml,frontend_memories_stats,ADAD)yolo^TABLE-
  System Compilation
    Statistics
       1 zviews, 0 sram_trace access, 0 read_port and 0 write_port were inserted, and 0 DVE XMRs were scheduled.
    Size
      More detailed information about design size can be found in ^LINK(zTopBuild_report.html#K5.4.)zTopBuild_report.log, 5.4.Detection of sub-system candidates^LINK-
      

View: Incremental compile
  Incremental Command Usage
      Latest run status of incremental parametersfor "compile -incremental" UTF command in latest run:
      NA
      Is --skipFe present in zCui command ==> No
      Is Synthesis (FE) step is skipped ==> No
  zTopBuild Stage Status
      Is zTopBuild skipped ==> No : Last run status for zTopBuild is Non-Skipped
      Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/tools/zTopBuild/zTopBuild_Incr_Report.log ==> Yes : The file is present and is non-empty
      ^INCLUDE(tools/zTopBuild/zTopBuild_Incr_Report.log)Include zTopBuild_Incr_Report.log^INCLUDE-
  zCoreBuild Stage Status
      Is zCoreBuild_Part_0 skipped ==> No : Last run status for zCoreBuild_Part_0 is Non-Skipped
      Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/work.Part_0/zCoreBuild_Incr_Report.log ==> Yes : The file is present and is non-empty
      ^INCLUDE(work.Part_0/zCoreBuild_Incr_Report.log)Include zCoreBuild_Incr_Report.log^INCLUDE-
  zPar Stage Status
      Is zPar skipped ==> No : Last run status for zPar is Non-Skipped
      Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/zPar_Incr_Report.log ==> No : The file is not present
      ^INCLUDE(zPar_Incr_Report.log)Include zPar_Incr_Report.log^INCLUDE-
  Vivado Stage Status
      Vivado launched for following FPGAs:
      U0_M0_F00
      U0_M0_F01
      Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/Vivado_Incr_Report.log ==> No : The file is not present
      Is incremental log file available at /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/Vivado_Incr_Report.log ==> No : The file is not present
      ^INCLUDE(U0/M0/F00.Original/Vivado_Incr_Report.log)Include Vivado_Incr_Report.log^INCLUDE-
      ^INCLUDE(U0/M0/F01.Original/Vivado_Incr_Report.log)Include Vivado_Incr_Report.log^INCLUDE-
  Run based status
      ^TABLE(tools/zCui/incrTable.xml,run_based_status,DD)This is a lable^TABLE-
    zCoreBuild Status
      ^TABLE(tools/zCui/incrTable.xml,zCoreBuild_status,DD)This is a lable^TABLE-
    zPar Status
      ^TABLE(tools/zCui/incrTable.xml,zPar_status,DD)This is a lable^TABLE-
    Vivado FPGA Compile
      ^TABLE(tools/zCui/incrTable.xml,fpga_status,DD)This is a lable^TABLE-

View: Memory
  ZRM : Part_0
    Top 10 (ordered by size)
      +--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+
      |Path                                                                                  |Module                                          |Width|    Depth|Nb ports|SSRAM ports req|      Mapping|Bank type|Bank ID|
      +--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+
      |zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|reserved_scope_alb_mss_fpga_sram_0000_ZMEM_mem_r|  128|268435456|       1|              4|UNIT0.MOD0.F1|     DRAM|      0|
      +--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+
      
    Top 10 (ordered by number of ports)
      +--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+
      |Path                                                                                  |Module                                          |Width|    Depth|Nb ports|SSRAM ports req|      Mapping|Bank type|Bank ID|
      +--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+
      |zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|reserved_scope_alb_mss_fpga_sram_0000_ZMEM_mem_r|  128|268435456|       1|              4|UNIT0.MOD0.F1|     DRAM|      0|
      +--------------------------------------------------------------------------------------+------------------------------------------------+-----+---------+--------+---------------+-------------+---------+-------+
      

View: Optimization
  System compilation
    Global compilation options
      +----------------------------+-------+
      |                     Process|   Mode|
      +----------------------------+-------+
      |                 Loop report|enabled|
      |   Clock localization (core)|enabled|
      |   Clock localization (fpga)|enabled|
      |    Data localization (core)|enabled|
      |    Data localization (fpga)|enabled|
      |ac_annotate_neighbord_zcores|enabled|
      |     ac_annotate_prob_routes|enabled|
      |        ZRM performance mode|enabled|
      |                  Fetch mode|enabled|
      +----------------------------+-------+
      
    Logic optimization options
      Logic optimization is enabled (default).
      
      +--------------------------------------------------+-----------------+
      |                                           Process|             Mode|
      +--------------------------------------------------+-----------------+
      |                              Constant propagation|enabled (default)|
      |Constant propagation (through low power instances)|          enabled|
      |                              Unused logic removal|enabled (default)|
      |                  Write-only memories optimization|enabled (default)|
      |                Drop optimizable waveform captures|          enabled|
      |                 List of kept up-instances modules|           <none>|
      +--------------------------------------------------+-----------------+
      
    Target
      Use module
      	U0.M0
  zCore Compilation : Part_0
    Partitioning
      The partitioner used is : zCorePartitioning.
  Route System
      +--------------+-------+
      |       Process|   Mode|
      +--------------+-------+
      |Routing effort|default|
      +--------------+-------+
      
  Timing analysis
      Multicycle paths analysis enabled
      
      0 false path(s) displayed

View: Partitioning
  zCore Compilation : Part_0
    Resource utilization and IO cut by FPGA
      +-------------------------+--------------+--------------+--------+------+--------------+------------+----------+-----------+--------------+------------------+-------------------+------------+---------+--+
      |FPGA\ Res(Used/Available)|           LUT|          LUT6|     RAM|  URAM|           REG|      RAMLUT|FWC_IP_NUM|FWC_IP_BITS|  QIWC_IP_BITS|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|   ZRM_SLOTS|ZRM_PORTS|IO|
      +-------------------------+--------------+--------------+--------+------+--------------+------------+----------+-----------+--------------+------------------+-------------------+------------+---------+--+
      |                U0_M0_F00| 45929/1430016|  2349/1144012|  0/1381| 0/144| 45250/2206310|13000/225680|     1/843|   1/133324|      8/681574|            23/486|             24/486|     0/16384|      0/8|46|
      |                U0_M0_F01|358887/1430016|106781/1144012|136/1381|98/144|301983/2206310|33272/225680|     3/843| 833/133324| 116852/681574|           214/486|             54/486|32768/131072|      1/8|46|
      +-------------------------+--------------+--------------+--------+------+--------------+------------+----------+-----------+--------------+------------------+-------------------+------------+---------+--+
      |                      SUM|404817/3452550|109130/2742407|136/3012|98/288|347234/4790346|46272/451360|    3/1686| 834/266648|116860/1363148|           237/972|             78/972|32768/147456|     1/16|92|
      +-------------------------+--------------+--------------+--------+------+--------------+------------+----------+-----------+--------------+------------------+-------------------+------------+---------+--+
      
      
      Inter partitions IO cuts (undirected)
      +---------+---------+---------+---------+
      |From \ To|U0_M0_F00|U0_M0_F01|Interface|
      +---------+---------+---------+---------+
      |U0_M0_F00|        0|   46/100|        0|
      |U0_M0_F01|   46/100|        0|        0|
      |Interface|        0|        0|        0|
      +---------+---------+---------+---------+
      |  SUM CUT|       46|       46|        0|
      +---------+---------+---------+---------+
      

View: Performance
  Timing Analysis
    Driver clock frequency: 5555 kHz
      
         Driver clock frequency is limited by routing data paths : 161ns
         see Partitioning tab
         see ^LINK(zTime_fpga.html)zTime_fpga.html^LINK-
      
         No inter-fpga filter path found
         Max pessimistic delay (clock skew + routing data) is : 161 ns
         Critical routing data path delay : 161 ns
         . Constant part    : 151 ns
         . Multiplexed part : 10 ns
         Xclock frequency is : 1000 MHz
         Longest memory latency is : 164 ns
         No fast waveform captures found
         Driver clock frequency is constrained at a maximum of 10000kHz (100ns)
  zCore Compilation : Part_0
    Final resource utilization and IO cut by FPGA
      
       FPGAs after partitioning and clock localization steps.
      
       FPGAs after partitioning and clock localization steps.
      +-------------+----------------+----------+---------------+------------+-------------------------------+---------+-------+-------+---+------+
      |FPGA         |             REG|(*)MUXF7,8|            LUT|      RAMLUT|                      (**)MUXCY|     BRAM|   URAM|    DSP|CUT|STATUS|
      +-------------+----------------+----------+---------------+------------+-------------------------------+---------+-------+-------+---+------+
      |UNIT0.MOD0.F0|  25887 /8171520|        20| 27025 /4085760| 128 /644800|   0/lut(0)/lut_no_weighting(0)|  2 /2158| 0 /320|0 /3840| 40|    OK|
      |UNIT0.MOD0.F1| 317578 /8171520|       826|398832 /4085760| 195 /644800|18/lut(18)/lut_no_weighting(18)|107 /2158|98 /320|0 /3840| 40|    OK|
      +-------------+----------------+----------+---------------+------------+-------------------------------+---------+-------+-------+---+------+
      |SUM          |343465 /16343040|       846|425857 /8171520|323 /1289600|18/lut(18)/lut_no_weighting(18)|109 /4316|98 /640|0 /7680| 80|    --|
      +-------------+----------------+----------+---------------+------------+-------------------------------+---------+-------+-------+---+------+
      
       REG        : REG count in generated netlists / FPGA capacity. 
       (*)MUXF7,8 : MUXF7 and MUXF8 count in generated netlists. A cost of 1 register is associated to each MUXF7 or MUXF8, this 
                    additionnal cost is not included in the REG column. 
       LUT        : LUT count in generated netlists, including RAMLUTs / FPGA capacity. 
       RAMLUT     : RAMLUT count in generated netlists / FPGA capacity. 
       (**)MUXCY  : MUXCY count in generated netlists. Depending on connectivity, a cost of 1 LUT (modulo lut weighting) is associated 
                    to MUXCY, this additionnal cost is not included in the LUT column. 
       BRAM       : Block RAM count in generated netlists / FPGA capacity. 
       URAM       : Block URAM count in generated netlists / FPGA capacity. 
       DSP        : DSP count in generated netlists / FPGA capacity. 
       CUT        : Number of ports at the interface of the FPGA. 
       STATUS     : FPGA capacity and cut status. 
  Routing paths
       Report a maximum of 100 first routing data path(s) 
      
       +-------+--------------------+-------+------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
       | Slack |      Required Time | Delay | Fpga | Clock Domain Source | Clock Domain Target                         |Port Name Source                                                                                              |Port Name Target                                                                                                                                                                                                                    |
       +-------+--------------------+-------+------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
       |   0 ns|161 ns ( 1.0 dvrCk )| 161 ns|     3|0.132783 (posedge)   |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]                                                                                 |U0_M0_F1.F01_ts_clkbus_in[5]                                                                                                                                                                                                        |
       |   1 ns|161 ns ( 1.0 dvrCk )| 161 ns|     3|0.132783 (posedge)   |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397                                                                          |U0_M0_F1.F01_ts_clkbus_in[8]                                                                                                                                                                                                        |
       |   9 ns|161 ns ( 1.0 dvrCk )| 153 ns|     2|0.132783 (posedge)   |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397                                                                          |U0_M0_F0.zcbsplt_4615901352719420397                                                                                                                                                                                                |
       |  13 ns|161 ns ( 1.0 dvrCk )| 148 ns|     2|0.132783 (posedge)   |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]                                                                                 |U0_M0_F0.F01_ts_clkbus_in[6]                                                                                                                                                                                                        |
       |  38 ns|161 ns ( 1.0 dvrCk )| 124 ns|     1|0.132450 (posedge)   |DRIVERCLOCK (system)                         |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D|
       |  59 ns|161 ns ( 1.0 dvrCk )| 103 ns|     1|DRIVERCLOCK (system) |0.809619 (posedge)                           |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R                                                                                                                           |
       |  60 ns|161 ns ( 1.0 dvrCk )| 102 ns|     1|DRIVERCLOCK (system) |0.29434 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D                                                                                 |
       |  61 ns|161 ns ( 1.0 dvrCk )| 101 ns|     1|DRIVERCLOCK (system) |0.20787 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_cpy_r\[29\]/D                      |
       |  62 ns|161 ns ( 1.0 dvrCk )| 100 ns|     1|DRIVERCLOCK (system) |0.20787 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_ibp_buf_inst/u_mss_mem_wr_chnl_bypbuf/u_alb_mss_mem_fifo/fifo_dep_gt_1_rf_r\[0\]\[59\]/CE                                                            |
       |  62 ns|161 ns ( 1.0 dvrCk )| 100 ns|     1|DRIVERCLOCK (system) |0.20787 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/D                           |
       |  62 ns|161 ns ( 1.0 dvrCk )| 100 ns|     1|DRIVERCLOCK (system) |0.21820 (posedge)                            |U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C                       |U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_r\[3\]/D                                                                                                |
       | 131 ns|161 ns ( 1.0 dvrCk )|  30 ns|     1|DRIVERCLOCK (system) |DRIVERCLOCK (system)                         |U0/M0/F00/design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1|U0/M0/F00/design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D                                                                                                          |
       +-------+--------------------+-------+------+---------------------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
       A total of 12 inter-fpga path(s) displayed
      
       Report a maximum of 50 first different delay(s) 
       +-----------+-----------+-----------+-----------+-----------+
       | Delay     | Paths     | Max Fpga  | Max Hop   | Max Async |
       +-----------+-----------+-----------+-----------+-----------+
       |    161 ns |         2 |         3 |         0 |         1 |
       |    153 ns |         1 |         2 |         0 |         0 |
       |    148 ns |         1 |         2 |         0 |         0 |
       |    124 ns |         1 |         1 |         0 |         0 |
       |    103 ns |         1 |         1 |         0 |         0 |
       |    102 ns |         1 |         1 |         0 |         0 |
       |    101 ns |         1 |         1 |         0 |         0 |
       |    100 ns |         4 |         1 |         0 |         0 |
       +-----------+-----------+-----------+-----------+-----------+
       A total of 8 different delay(s) displayed
      
       Histogram with a maximum of 50 first different delay(s) 
       +---------------------+--------------------------------------------------+
       | Delay               | Paths                                            |
       +---------------------+--------------------------------------------------+
       | [  100 ns:  115 ns] |---------------------------------------->        7|
       | ]  115 ns:  130 ns] |----->                                           1|
       | ]  130 ns:  145 ns] |                                                  |
       | ]  145 ns:  161 ns[ |---------------------->                          4|
       +---------------------+--------------------------------------------------+
       A total of 8 different delay(s) encountered
      
  Place and Route System
    Resource utilization and IO cut after routing
       Design matrix after routing (U0_M0)
      +-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
      |       |    F00|    F01|    F02|    F03|    F04|    F05|    F06|    F07|    F08|    F09|    F10|    F11|
      +-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
      |    F00|      -|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
      |    F01|     40|      -|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
      |    F02|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|      .|      .|
      |    F03|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|      .|
      |    F04|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|
      |    F05|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|
      |    F06|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|
      |    F07|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|
      |    F08|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|
      |    F09|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|
      |    F10|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|
      |    F11|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|
      |    Sum|     40|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
      |    Sum|     40|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
      +-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
      
       Maximum xDR per component:
       +------------+-----+-----+-----+-----+-----+
       |            |   0 |   1 |   2 |   3 |   4 |
       +------------+-----+-----+-----+-----+-----+
       |U0_M0       |   1 |   1 |   - |   - |   - |
       |LVDS        |   1 |   1 |   - |   - |   - |
       |MGT         |   0 |   0 |   - |   - |   - |
       +------------+-----+-----+-----+-----+-----+
       Max LVDS Xdr: 1 | Max MGT Xdr: 0
      

View: Target
  System Compilation
    Size
       MODE=virtex8
       MODE=vu19
       Chosen part reference for resource evaluation is Ultrascale+ xcvu19p-fsva3824-1-e .
       System size : 48 FPGA
      
       +----------------------------+------+------+------+------+------+-----+----+-----+------+
       |                            |   REG|   LUT|RAMLUT|  LUT6| MUXCY| BRAM|URAM|  DSP|  QIWC|
       +----------------------------+------+------+------+------+------+-----+----+-----+------+
       |VIRTEX8 UltraScale+ (FPGA)  |8,172K|4,086K|  645K|4,086K|4,086K|2,158| 320|3,840|1,049K|
       |VIRTEX8 UltraScale+ (System)|  392M|  196M|   31M|  196M|  196M| 104K| 15K| 184K|   50M|
       +----------------------------+------+------+------+------+------+-----+----+-----+------+
       Number of hardware modules requested to map the design : 1.
    Hardware Configuration
      +-------+--------------------------+
      | Name  | Module                   |
      +-------+--------------------------+
      | U0.M0 |        zs5_vup_12c_19_v2 |
      +-------+--------------------------+
  System compilation
    Design size estimation
      Design size estimation (only used resources are reported here)
      +-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+
      |Resource usage                     |LUT |LUT6  |RAM |URAM |REG |RAMLUT|FWC_IP_BITS|QIWC_IP_BITS|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|ZRM_SLOTS|ZRM_PORTS|
      +-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+
      |Estimated size of the design       |398K|109K  |141 |98   |381K|46K   |834        |117K        |237               |78                 |33K      |1        |
      |Memory logic of the design         |86K |1,440 |119 |98   |93K |0     |0          |0           |0                 |0                  |33K      |1        |
      |Board size with user fill-rates    |15M |9,806K|15K |1,536|22M |1,934K|1,371K     |7,550K      |5,832             |5,832              |655K     |96       |
      +-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+
      |Computed, Min fit   -> For 1 boards|2.7%|1.1%  |0.9%|6.4% |1.8%|2.4%  |0.1%       |1.5%        |4.1%              |1.3%               |5.0%     |1.0%     |
      |                    -> For 2 boards|1.4%|0.6%  |0.5%|3.2% |0.9%|1.2%  |0.0%       |0.8%        |2.0%              |0.7%               |2.5%     |0.5%     |
      |                    -> For 3 boards|0.9%|0.4%  |0.3%|2.1% |0.6%|0.8%  |0.0%       |0.5%        |1.4%              |0.4%               |1.7%     |0.3%     |
      |                    -> For 4 boards|0.7%|0.3%  |0.2%|1.6% |0.4%|0.6%  |0.0%       |0.4%        |1.0%              |0.3%               |1.2%     |0.3%     |
      |                    -> For 5 boards|0.5%|0.2%  |0.2%|1.3% |0.4%|0.5%  |0.0%       |0.3%        |0.8%              |0.3%               |1.0%     |0.2%     |
      +-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+
      
      Design size estimation, utilization computed (with recommended filling rates)
      +--------------------------------------------+----+----+-----+----+------+-----------+------------+
      |Resource usage                              |LUT |RAM |URAM |REG |RAMLUT|FWC_IP_BITS|QIWC_IP_BITS|
      +--------------------------------------------+----+----+-----+----+------+-----------+------------+
      |Estimated size of the design                |398K|141 |98   |381K|46K   |834        |117K        |
      |Memory logic of the design                  |86K |119 |98   |93K |0     |0          |0           |
      |Board size with recommended fill rates      |25M |15K |1,536|22M |1,934K|1,371K     |7,550K      |
      +--------------------------------------------+----+----+-----+----+------+-----------+------------+
      |Computed, recommended min fit-> For 1 boards|1.6%|0.9%|6.4% |1.8%|2.4%  |0.1%       |1.5%        |
      |                    -> For 2 boards         |0.8%|0.5%|3.2% |0.9%|1.2%  |0.0%       |0.8%        |
      |                    -> For 3 boards         |0.5%|0.3%|2.1% |0.6%|0.8%  |0.0%       |0.5%        |
      |                    -> For 4 boards         |0.4%|0.2%|1.6% |0.4%|0.6%  |0.0%       |0.4%        |
      |                    -> For 5 boards         |0.3%|0.2%|1.3% |0.4%|0.5%  |0.0%       |0.3%        |
      +--------------------------------------------+----+----+-----+----+------+-----------+------------+
      
  zCore Compilation : Part_0
    Size
       MODE=virtex8
       MODE=vu19
       Chosen part reference for resource evaluation is Ultrascale+ xcvu19p-fsva3824-1-e .
       System size : 12 FPGA
      
       +----------------------------+------+------+------+------+------+-----+-----+-----+------+
       |                            |   REG|   LUT|RAMLUT|  LUT6| MUXCY| BRAM| URAM|  DSP|  QIWC|
       +----------------------------+------+------+------+------+------+-----+-----+-----+------+
       |VIRTEX8 UltraScale+ (FPGA)  |8,172K|4,086K|  645K|4,086K|4,086K|2,158|  320|3,840|1,049K|
       |VIRTEX8 UltraScale+ (System)|   98M|   49M|7,738K|   49M|   49M|  26K|3,840|  46K|   13M|
       +----------------------------+------+------+------+------+------+-----+-----+-----+------+

View: Warnings/Errors
  System Compilation
    Warning
      [OPTDB01] Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
      [ZTCL0144W] Option 'html_report' is registered several times in command 'data_localization'
      [ZTCL0144W] Option 'high_effort' is registered several times in command 'data_localization'
      [ZTCL0144W] Option 'low_power' is registered several times in command '!dump_netlist'
      [ZTCL0144W] Option 'sorting_cells' is registered several times in command '!dump_netlist'
      [ZTCL0144W] Option 'sorting_cells' is registered several times in command '!dump_netlist'
      [ZTCL0144W] Option 'system_cell_localization' is registered several times in command '!dump_netlist'
      [ZTCL0144W] Option 'statistics' is registered several times in command '!dump_netlist'
      [ZTCL0144W] Option 'sorting_cells' is registered several times in command '!dump_netlist'
      [ZTCL0144W] Option 'low_power' is registered several times in command 'dump_checkpoint'
      [ZTCL0144W] Option 'sorting_cells' is registered several times in command 'dump_checkpoint'
      [ZTCL0144W] Option 'sorting_cells' is registered several times in command 'dump_checkpoint'
      [ZTCL0144W] Option 'system_cell_localization' is registered several times in command 'dump_checkpoint'
      [ZTCL0144W] Option 'statistics' is registered several times in command 'dump_checkpoint'
      [ZTCL0144W] Option 'sorting_cells' is registered several times in command 'dump_checkpoint'
      [ZTCL0144W] Option 'hydra_conversion' is registered several times in command 'dump_checkpoint'
      [ZTCL0144W] Option 'observerinserter_step' is registered several times in command 'dump_checkpoint'
      [ZTCL0144W] Option 'userip_insert_readback_probes' is registered several times in command 'dump_checkpoint'
      [ZTCL0144W] Option 'clockdeclaration_step' is registered several times in command 'dump_checkpoint'
      [ZTCL0144W] Option 'sdcconstraintreader_step' is registered several times in command 'dump_checkpoint'
      [ZTB0410W] Param max_fill_fwc_ip already set, resetting it to 80
      [ZTB1036W] The command 'disable ztime_uses_rtl_names' is deprecated and will be removed in the next ZeBu software release.
      [CTB0246W] the options -sync_enable and -sync_write are obsolete and they are turned on by default
      [CTB0246W] the option -sync_enable or -sync is obsolete and it is turned on by default
      [ZTB0410W] Param max_fill_lut already set, resetting it to 30
      [TGT0145W] no binary identifier defined for module ID ZS5_VU19P_12C
      [LST0478W] The leaf instance uniquification ratio is less then 4.00
      [LST0479W] The hierarchical instance per module uniquification ratio is less then 4.00
      [ZTB1062W] Signal zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.zebu_disable controls instance name zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor. To avoid possible critical log path, signal name zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.zebu_disable should be in module zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.xtor_amba_slave_axi3_svs. 
      [ZTB1062W] Signal zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.zebu_disable controls instance name zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i. To avoid possible critical log path, signal name zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.zebu_disable should be in module zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.xtor_amba_master_axi3_svs. 
      [ZTB1062W] Signal zebu_top.zebu_disable controls instance name zebu_top.i_t32Jtag_driver. To avoid possible critical log path, signal name zebu_top.zebu_disable should be in module zebu_top.i_t32Jtag_driver.xtor_t32Jtag_svs. 
      [ZTB1122W] Clock accuracy of 0 is not supported. It will be set to 24.
      [ZTB0530W] Object not found within context : zebu_top.core_chip_dut.i_ext_personality_mode
      [ZTB0532W] Command 'zforce -mode dynamic -rtlname { {zebu_top.core_chip_dut.i_ext_personality_mode} } -access all  -type global -object_not_found warning' is not matching any edif element in design. This command will be ignored.
      [ZTB0530W] Object not found within context : zebu_top.core_chip_dut.icore_sys.i_ext_personality_mode
      [ZTB0532W] Command 'zforce -mode dynamic -rtlname { {zebu_top.core_chip_dut.icore_sys.i_ext_personality_mode} } -access all  -type global -object_not_found warning' is not matching any edif element in design. This command will be ignored.
      [PLU0610W] Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.
      [PLU0610W] Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.
      [PLU0610W] Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.
      [PLU0610W] Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.
      [TAM0018W] No Netlist available, disabling command generators for commands based on it
      [BUP0022W] Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.
      [BUP0022W] Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.
      [BUP0022W] Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.
      [BUP0022W] Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.
      [BUP0022W] Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.
      [BUP0022W] Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.
      [BUP0022W] Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.
      [BUP0022W] Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.
      [BUP0022W] Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.
      [TAM0072W] General Firmware FPGA cost : bram = 31, dsp_mult = 2, nbdsp48 = 2, FW cost = [],   is considered via reducing the target capacity, rather than increasing the design cost
  zCoreCompilation : default
    Warning
      [ZBD0328W] max_deph will become hidden (under expert mode '!') in next release.
      [ZBD0329W] max_node will become hidden (under expert mode '!') in next release.
      [ZBD0334W] delete_stuck_at_z will become hidden (under expert mode '!') in next release.
  zCoreCompilation : Part_0
    Warning
      [TGT0145W] no binary identifier defined for module ID ZS5_VU19P_12C
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_3' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_3' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_3', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_6' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_6' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_6', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_4096' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_4096' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_4096', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_128' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_128' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_128', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_2' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_2' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_2', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_2' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_2' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_2', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_1' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_1' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_1', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_33' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_33' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_33', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_8' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_8' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_8', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_64' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_64' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_64', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_35' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_35' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_35', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_1' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_1' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_1', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_32' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_32' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_32', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_160' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_160' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_160', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_64' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_64' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_64', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageInPort_128' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageInPort_128' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageInPort_128', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_32' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_32' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_32', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_640' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_640' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_640', this attribute will be ignored.
      [PLU0610W] Attribute 'ZEBU_BB' is found in module 'zceiMessageOutPort_544' from library 'LIB_ZEBU_MODEL' but not in the gold macro 'zceiMessageOutPort_544' in library 'lib_zcei_macros'. When replacing with gold macro 'zceiMessageOutPort_544', this attribute will be ignored.
      [CLU0081W] Multiple occurence of the same command, using  cluster set max_fill_bram=60
      [KBD2213W] General Firmware FPGA cost : bram = 31, dsp_mult = 2, nbdsp48 = 2, FW cost = [],   is considered via reducing the target capacity, rather than increasing the design cost
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98169_O_144134_144134'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98170_O_144135_144135'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98171_O_144136_144136'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98172_O_144137_144137'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98173_O_144138_144138'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98174_O_144139_144139'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98175_O_144140_144140'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98176_O_144141_144141'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98177_O_144142_144142'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98178_O_144143_144143'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98179_O_144144_144144'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98180_O_144145_144145'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98181_O_144146_144146'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98182_O_144147_144147'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98183_O_144148_144148'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98184_O_144149_144149'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98185_O_144150_144150'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98222_O_155205_155205'
      [PRO1053F] zview instance has no DB attributes 'probe_unnamed_98223_O_155206_155206'
      [CLK0388W] Failed to parse Core Interface
      [CLK0388W] Failed to parse Core Interface
      [CLK0388W] Failed to parse Core Interface
      [CLK0389W] At least one instance was found with attribute 'ZEBU_RLC_STOP_RETRO', it can lead to inconsistency between RLC results and timing analysis.
      [PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_zebu_top_2' wire in 'zebu_top' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_2' wire in 'zClockCone_UNIT0.MOD0.F0' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_clkglitch_q_16053814003727257898' wire in 'zebu_top' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_clkglitch_q_16053814003727257898' wire in 'zClockCone_UNIT0.MOD0.F0' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_2' wire in 'zClockCone_UNIT0.MOD0.F1' module.
      [PRO1142W] Cannot add NullEquiID on 'unnamed_sys_fm_3378_POS' wire in 'xtor_t32Jtag_svs' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_top.i_t32Jtag_driver.unnamed_sys_fm_3378_POS' wire in 'zClockCone_UNIT0.MOD0.F1' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_xtor_t32Jtag_svs' wire in 'xtor_t32Jtag_svs' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_top.w_7' wire in 'zClockCone_UNIT0.MOD0.F1' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_xtor_t32Jtag_svs_0' wire in 'xtor_t32Jtag_svs' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_ckgltch_edge_zebu_top_1' wire in 'zClockCone_UNIT0.MOD0.F1' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_clkglitch_q_15408633059707243683' wire in 'xtor_t32Jtag_svs' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_top.zebu_clkglitch_zebu_clkglitch_15408633059707243683_9375459621774114814' wire in 'zClockCone_UNIT0.MOD0.F1' module.
      [PRO1142W] Cannot add NullEquiID on 'unnamed_sys_fm_3397_Q' wire in 'io_pad_ring' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_top.core_chip_dut.iio_pad_ring.unnamed_sys_fm_3397_Q' wire in 'zClockCone_UNIT0.MOD0.F1' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_clkglitch_q_18081443332601995450' wire in 'io_pad_ring' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_top.core_chip_dut.zebu_clkglitch_zebu_clkglitch_18081443332601995450_5666120003148096427' wire in 'zClockCone_UNIT0.MOD0.F1' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_ckgltch_edge_alb_mss_mem_clkgate' wire in 'alb_mss_mem_clkgate' module.
      [PRO1142W] Cannot add NullEquiID on 'zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.zebu_ckgltch_edge_alb_mss_mem_0' wire in 'zClockCone_UNIT0.MOD0.F1' module.
      [CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
      [CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
      [CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
      [CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
      [CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
      [CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
      [CLU0730W] Cannot find path zebu_top.zebu_filter_data_or_zctrl_Creset_1477361921529022932, stuck at zebu_filter_data_or_zctrl_Creset_1477361921529022932, instance may have been optimized, ignoring defmapping info to UNIT0.MOD0.F0
      [KBD2300W] Found 0 driverClock wires and 0 zdelay wires
      [KBD2299W] Failed to find a candidate post-instrumentation clock wire for ZMEM BB port S, instance with path : U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_clk_rw0clk
      [KBD2299W] Failed to find a candidate post-instrumentation clock wire for ZMEM BB port IN_SYNC_2, instance with path : U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.zebu_bb_zmem_tm_alb_mss_fpga_sram_0000_ZMEM_mem_r_rw0
      [ZEM0002W] 12 Memories collected does not match 0 collected by MemlinkDB
      [OPTDB01] ztop_fm_xform is not registered option
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_8_ZMEM_0_w0, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_8_ZMEM_0_r1, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_8_ZMEM_0_w0, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985.zebu_bb_zmem_tm_zz_Encrypt_8_ZMEM_0_r1, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601.zebu_bb_zmem_tm_zz_Encrypt_9_ZMEM_0_w0, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601.zebu_bb_zmem_tm_zz_Encrypt_9_ZMEM_0_r1, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12754.sqnod6249.zebu_bb_zmem_tm_zz_Encrypt_2_ZMEM_0_w0, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12754.sqnod6249.zebu_bb_zmem_tm_zz_Encrypt_2_ZMEM_0_r1, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1445.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1445.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_r1, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1444.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1444.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_r1, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1443.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1443.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_r1, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1442.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1442.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_r1, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1441.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1441.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_r1, CLK: IN_SYNC_1
      [KBD2250W] UNSUPPORTED SYNC INST: U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.sqnod12755.sqnod1440.sqnod256809.zebu_bb_zmem_tm_zz_Encrypt_7_ZMEM_0_w0, CLK: IN_SYNC_1
      [KBD2309W] current architecture is ZS5, EP1 delay model will be used before a specific delay model is available for this architecture
      [KBD2092W] Using ZFILTER_ENABLE_PATH on 'timing' command might increase the longest filter path
      [KBD2093W] Using ZFILTER_ASYNC_SET_RESET_PATH on 'timing' command might increase the longest filter path
      [KBD2160W] Using ZFILTER_FETCH_FEEDBACK on 'timing' command might increase the longest filter path
      [KBD2092W] Using ZFILTER_ENABLE_PATH on 'timing' command might increase the longest filter path
      [KBD2093W] Using ZFILTER_ASYNC_SET_RESET_PATH on 'timing' command might increase the longest filter path
      [KBD2160W] Using ZFILTER_FETCH_FEEDBACK on 'timing' command might increase the longest filter path
  Place and route system
    Warning
      [OPTDB01] Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
      [KPR1518W] This command will be deprecated in the next major release after ZEBU20.03.
      [KPR1897W] The medium routing effort command is renamed by default.
      [KPR1571W] Environment variable "ZEBU_NO_LOCAL_RTB_ROUTING" will be deprecated in the next major release after ZEBU20.03.
      [KPR1572W] Environment variable "ZEBU_NO_LOCAL_RTB_ROUTING" will be deprecated in the next major release after ZEBU20.03.
      [KTM0560W] zTime_clock_domain.cds not found
      [KTM0769W] Timing analysis command 'set_advanced_asynchronous_set_reset_analysis' is deprecated, use optionsDB variable timing_advanced_async_set_reset_analysis instead.
      [ZTCL0307W] ZMetrics : Id 'Delay before ZAP' is already used
      [ZTCL0307W] ZMetrics : Id 'Delay after TDFDR' is already used
  TimingDB
    Warning
      [OPTDB01] Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
      [KTM0560W] zTime_clock_domain.cds not found
      [KTM0769W] Timing analysis command 'set_advanced_asynchronous_set_reset_analysis' is deprecated, use optionsDB variable timing_advanced_async_set_reset_analysis instead.
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_3830294243856125173
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_10563144985268597479
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2951204365075976037
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_4235327683240035090
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5994554879341424662
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_3984315081942884252
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7979316453246418362
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7215169931398036968
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5480973022819466473
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_16313754172334808327
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_346178806364307449
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9998007281709205214
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_5590949607437080138
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_15243191125415055743
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17235533021953005794
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2112739098195069504
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F01.F01_ts_clkbus_in[8]
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17683760033340913968
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_6774488396189771154
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_8820522856797679042
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_8496018540919577243
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9874427958930599883
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_1363936433540621605
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7900767817217595736
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_17501392680794861390
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_15822658261462781398
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_11878020862803189657
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_2386550705448559505
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_11741619952856858099
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_9381608657414026840
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.F01_ts_clkbus_in[7]
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_14351285661933920593
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_4615901352719420397
      [KTM0822W] Cannot find clock domain clock 0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (clear 0., preset 0.) 1 0 3 for node U0.M0.F00.zcbsplt_7537740905665114294
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3830294243856125173 (Node37)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3830294243856125173 (Node37)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_6774488396189771154 (Node109)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_6774488396189771154 (Node109)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_10563144985268597479 (Node125)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_10563144985268597479 (Node125)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4235327683240035090 (Node129)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_4235327683240035090 (Node129)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5994554879341424662 (Node57)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5994554879341424662 (Node57)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3984315081942884252 (Node133)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_3984315081942884252 (Node133)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7979316453246418362 (Node61)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7979316453246418362 (Node61)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_1363936433540621605 (Node137)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_1363936433540621605 (Node137)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7215169931398036968 (Node65)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7215169931398036968 (Node65)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5480973022819466473 (Node41)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5480973022819466473 (Node41)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_346178806364307449 (Node153)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_346178806364307449 (Node153)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9998007281709205214 (Node45)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9998007281709205214 (Node45)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5590949607437080138 (Node85)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_5590949607437080138 (Node85)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15243191125415055743 (Node157)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15243191125415055743 (Node157)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17235533021953005794 (Node49)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17235533021953005794 (Node49)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2112739098195069504 (Node89)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2112739098195069504 (Node89)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2951204365075976037 (Node53)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_2951204365075976037 (Node53)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17683760033340913968 (Node93)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17683760033340913968 (Node93)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)
      [KTM0824W] Cannot find clock domain clock 0.132622 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.F01_ts_clkbus_out[6] (Node21)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8820522856797679042 (Node113)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8820522856797679042 (Node113)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8496018540919577243 (Node117)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_8496018540919577243 (Node117)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9874427958930599883 (Node121)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_9874427958930599883 (Node121)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7900767817217595736 (Node69)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_7900767817217595736 (Node69)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17501392680794861390 (Node141)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_17501392680794861390 (Node141)
      [KTM0824W] Cannot find clock domain clock 0.132782 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15822658261462781398 (Node73)
      [KTM0824W] Cannot find clock domain clock 0.132783 (clear 0., preset 0.) 1 0 1 for node U0.M0.F01.zcbsplt_15822658261462781398 (Node73)
      Too many warnings with id 'KTM0824W', they won't be printed anymore.
      [KTM0856W] drive_out_filter_paths is deprecated in fetch mode plus zCoreTiming flow
      [KTM0857W] dump_csv_memory_path_report is deprecated in zCoreTiming flow

