<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset="utf-8" />

<title>TriCore TC1793 (XBAR)</title>
<style type="text/css">
.url { text-decoration:none; }
td   { vertical-align:top; }
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>XBAR</h2>

<h2><tt>#include &lt;tc1793/xbar.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#XBAR_ARBCOND">XBAR_ARBCOND</a></td>
<td>Arbiter Control Register D</td>
<td>0xF8700004</td>
<td><a class="url" href="types/x.html#XBAR_ARBCOND_t">XBAR_ARBCOND_t</a></td>
<td>0x00000003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_PRIOLD">XBAR_PRIOLD</a></td>
<td>Arbiter Priority Register D</td>
<td>0xF870000C</td>
<td><a class="url" href="types/x.html#XBAR_PRIOLD_t">XBAR_PRIOLD_t</a></td>
<td>0x00543210</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERRADDRD">XBAR_ERRADDRD</a></td>
<td>Error/Debug Address Capture Register D</td>
<td>0xF8700010</td>
<td><a class="url" href="types/x.html#XBAR_ERRADDRD_t">XBAR_ERRADDRD_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERRD">XBAR_ERRD</a></td>
<td>Error/Debug Capture Register D</td>
<td>0xF8700014</td>
<td><a class="url" href="types/x.html#XBAR_ERRD_t">XBAR_ERRD_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBCOND">XBAR_DBCOND</a></td>
<td>Debug Control Register D</td>
<td>0xF8700018</td>
<td><a class="url" href="types/x.html#XBAR_DBCOND_t">XBAR_DBCOND_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBADDD">XBAR_DBADDD</a></td>
<td>Debug Address Register D</td>
<td>0xF870001C</td>
<td><a class="url" href="types/x.html#XBAR_DBADDD_t">XBAR_DBADDD_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBMADDD">XBAR_DBMADDD</a></td>
<td>Debug Mask Address Register D</td>
<td>0xF8700020</td>
<td><a class="url" href="types/x.html#XBAR_DBMADDD_t">XBAR_DBMADDD_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ARBCON0">XBAR_ARBCON0</a></td>
<td>Arbiter Control Register 0</td>
<td>0xF8700044</td>
<td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td>
<td>0x00000003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_PRIOL0">XBAR_PRIOL0</a></td>
<td>Arbiter Priority Register 0</td>
<td>0xF870004C</td>
<td><a class="url" href="types/x.html#XBAR_PRIOL0_t">XBAR_PRIOL0_t</a></td>
<td>0x00043210</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERRADDR0">XBAR_ERRADDR0</a></td>
<td>Error/Debug Address Capture Register 0</td>
<td>0xF8700050</td>
<td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td>
<td>0xC0000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERR0">XBAR_ERR0</a></td>
<td>Error/Debug Capture Register 0</td>
<td>0xF8700054</td>
<td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBCON0">XBAR_DBCON0</a></td>
<td>Debug Control Register 0</td>
<td>0xF8700058</td>
<td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBADD0">XBAR_DBADD0</a></td>
<td>Debug Mask Address Register 0</td>
<td>0xF870005C</td>
<td><a class="url" href="types/x.html#XBAR_DBADD0_t">XBAR_DBADD0_t</a></td>
<td>0xC0000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBMADD0">XBAR_DBMADD0</a></td>
<td>Debug Mask Address Register 0</td>
<td>0xF8700060</td>
<td><a class="url" href="types/x.html#XBAR_DBMADD0_t">XBAR_DBMADD0_t</a></td>
<td>0xC0000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ARBCON1">XBAR_ARBCON1</a></td>
<td>Arbiter Control Register 1</td>
<td>0xF8700084</td>
<td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td>
<td>0x00000003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_PRIOL1">XBAR_PRIOL1</a></td>
<td>Arbiter Priority Register 1</td>
<td>0xF870008C</td>
<td><a class="url" href="types/x.html#XBAR_PRIOL1_t">XBAR_PRIOL1_t</a></td>
<td>0x00503210</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERRADDR1">XBAR_ERRADDR1</a></td>
<td>Error/Debug Address Capture Register 1</td>
<td>0xF8700090</td>
<td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td>
<td>0xD0000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERR1">XBAR_ERR1</a></td>
<td>Error/Debug Capture Register 1</td>
<td>0xF8700094</td>
<td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBCON1">XBAR_DBCON1</a></td>
<td>Debug Control Register 1</td>
<td>0xF8700098</td>
<td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBADD1">XBAR_DBADD1</a></td>
<td>Debug Mask Address Register 1</td>
<td>0xF870009C</td>
<td><a class="url" href="types/x.html#XBAR_DBADD1_t">XBAR_DBADD1_t</a></td>
<td>0xD0000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBMADD1">XBAR_DBMADD1</a></td>
<td>Debug Mask Address Register 1</td>
<td>0xF87000A0</td>
<td><a class="url" href="types/x.html#XBAR_DBMADD1_t">XBAR_DBMADD1_t</a></td>
<td>0xF7C00000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_EXTCON2">XBAR_EXTCON2</a></td>
<td>External Control Register 2</td>
<td>0xF87000C0</td>
<td><a class="url" href="types/x.html#XBAR_EXTCON2_t">XBAR_EXTCON2_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ARBCON2">XBAR_ARBCON2</a></td>
<td>Arbiter Control Register 2</td>
<td>0xF87000C4</td>
<td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td>
<td>0x00000003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_PRIOL2">XBAR_PRIOL2</a></td>
<td>Arbiter Priority Register 2</td>
<td>0xF87000CC</td>
<td><a class="url" href="types/x.html#XBAR_PRIOL2_t">XBAR_PRIOL2_t</a></td>
<td>0x00040000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERRADDR2">XBAR_ERRADDR2</a></td>
<td>Error/Debug Address Capture Register 2</td>
<td>0xF87000D0</td>
<td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td>
<td>0xF0000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERR2">XBAR_ERR2</a></td>
<td>Error/Debug Capture Register 2</td>
<td>0xF87000D4</td>
<td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBCON2">XBAR_DBCON2</a></td>
<td>Debug Control Register 2</td>
<td>0xF87000D8</td>
<td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBADD2">XBAR_DBADD2</a></td>
<td>Debug Mask Address Register 2</td>
<td>0xF87000DC</td>
<td><a class="url" href="types/x.html#XBAR_DBADD2_t">XBAR_DBADD2_t</a></td>
<td>0xF0000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBMADD2">XBAR_DBMADD2</a></td>
<td>Debug Mask Address Register 2</td>
<td>0xF87000E0</td>
<td><a class="url" href="types/x.html#XBAR_DBMADD2_t">XBAR_DBMADD2_t</a></td>
<td>0xFFC00000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ARBCON3">XBAR_ARBCON3</a></td>
<td>Arbiter Control Register 3</td>
<td>0xF8700104</td>
<td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td>
<td>0x00000003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_PRIOL3">XBAR_PRIOL3</a></td>
<td>Arbiter Priority Register 3</td>
<td>0xF870010C</td>
<td><a class="url" href="types/x.html#XBAR_PRIOLm_t">XBAR_PRIOLm_t</a></td>
<td>0x00543210</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERRADDR3">XBAR_ERRADDR3</a></td>
<td>Error/Debug Address Capture Register 3</td>
<td>0xF8700110</td>
<td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td>
<td>0x80000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERR3">XBAR_ERR3</a></td>
<td>Error/Debug Capture Register 3</td>
<td>0xF8700114</td>
<td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBCON3">XBAR_DBCON3</a></td>
<td>Debug Control Register 3</td>
<td>0xF8700118</td>
<td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBADD3">XBAR_DBADD3</a></td>
<td>Debug Mask Address Register 3</td>
<td>0xF870011C</td>
<td><a class="url" href="types/x.html#XBAR_DBADDm_t">XBAR_DBADDm_t</a></td>
<td>0x80000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBMADD3">XBAR_DBMADD3</a></td>
<td>Debug Mask Address Register 3</td>
<td>0xF8700120</td>
<td><a class="url" href="types/x.html#XBAR_DBMADDm_t">XBAR_DBMADDm_t</a></td>
<td>0x80000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ARBCON4">XBAR_ARBCON4</a></td>
<td>Arbiter Control Register 4</td>
<td>0xF8700144</td>
<td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td>
<td>0x00000003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_PRIOL4">XBAR_PRIOL4</a></td>
<td>Arbiter Priority Register 4</td>
<td>0xF870014C</td>
<td><a class="url" href="types/x.html#XBAR_PRIOLm_t">XBAR_PRIOLm_t</a></td>
<td>0x00543210</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERRADDR4">XBAR_ERRADDR4</a></td>
<td>Error/Debug Address Capture Register 4</td>
<td>0xF8700150</td>
<td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td>
<td>0x80000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERR4">XBAR_ERR4</a></td>
<td>Error/Debug Capture Register 4</td>
<td>0xF8700154</td>
<td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBCON4">XBAR_DBCON4</a></td>
<td>Debug Control Register 4</td>
<td>0xF8700158</td>
<td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBADD4">XBAR_DBADD4</a></td>
<td>Debug Mask Address Register 4</td>
<td>0xF870015C</td>
<td><a class="url" href="types/x.html#XBAR_DBADDm_t">XBAR_DBADDm_t</a></td>
<td>0x80000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBMADD4">XBAR_DBMADD4</a></td>
<td>Debug Mask Address Register 4</td>
<td>0xF8700160</td>
<td><a class="url" href="types/x.html#XBAR_DBMADDm_t">XBAR_DBMADDm_t</a></td>
<td>0x80000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ARBCON5">XBAR_ARBCON5</a></td>
<td>Arbiter Control Register 5</td>
<td>0xF8700184</td>
<td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td>
<td>0x00000003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_PRIOL5">XBAR_PRIOL5</a></td>
<td>Arbiter Priority Register 5</td>
<td>0xF870018C</td>
<td><a class="url" href="types/x.html#XBAR_PRIOLm_t">XBAR_PRIOLm_t</a></td>
<td>0x00543210</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERRADDR5">XBAR_ERRADDR5</a></td>
<td>Error/Debug Address Capture Register 5</td>
<td>0xF8700190</td>
<td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td>
<td>0x80000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERR5">XBAR_ERR5</a></td>
<td>Error/Debug Capture Register 5</td>
<td>0xF8700194</td>
<td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBCON5">XBAR_DBCON5</a></td>
<td>Debug Control Register 5</td>
<td>0xF8700198</td>
<td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBADD5">XBAR_DBADD5</a></td>
<td>Debug Mask Address Register 5</td>
<td>0xF870019C</td>
<td><a class="url" href="types/x.html#XBAR_DBADD5_t">XBAR_DBADD5_t</a></td>
<td>0x80000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBMADD5">XBAR_DBMADD5</a></td>
<td>Debug Mask Address Register 5</td>
<td>0xF87001A0</td>
<td><a class="url" href="types/x.html#XBAR_DBMADD5_t">XBAR_DBMADD5_t</a></td>
<td>0xC0000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ARBCON6">XBAR_ARBCON6</a></td>
<td>Arbiter Control Register 6</td>
<td>0xF87001C4</td>
<td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td>
<td>0x00000003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_PRIOL6">XBAR_PRIOL6</a></td>
<td>Arbiter Priority Register 6</td>
<td>0xF87001CC</td>
<td><a class="url" href="types/x.html#XBAR_PRIOLm_t">XBAR_PRIOLm_t</a></td>
<td>0x00543210</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERRADDR6">XBAR_ERRADDR6</a></td>
<td>Error/Debug Address Capture Register 6</td>
<td>0xF87001D0</td>
<td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td>
<td>0x80000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ERR6">XBAR_ERR6</a></td>
<td>Error/Debug Capture Register 6</td>
<td>0xF87001D4</td>
<td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBCON6">XBAR_DBCON6</a></td>
<td>Debug Control Register 6</td>
<td>0xF87001D8</td>
<td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBADD6">XBAR_DBADD6</a></td>
<td>Debug Mask Address Register 6</td>
<td>0xF87001DC</td>
<td><a class="url" href="types/x.html#XBAR_DBADDm_t">XBAR_DBADDm_t</a></td>
<td>0x80000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBMADD6">XBAR_DBMADD6</a></td>
<td>Debug Mask Address Register 6</td>
<td>0xF87001E0</td>
<td><a class="url" href="types/x.html#XBAR_DBMADDm_t">XBAR_DBMADDm_t</a></td>
<td>0x80000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_ID">XBAR_ID</a></td>
<td>Module Identification Register</td>
<td>0xF8700408</td>
<td><a class="url" href="types/x.html#XBAR_ID_t">XBAR_ID_t</a></td>
<td>0x0004D0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_DBSAT">XBAR_DBSAT</a></td>
<td>Debug Trigger Event Status Register</td>
<td>0xF870040C</td>
<td><a class="url" href="types/x.html#XBAR_DBSAT_t">XBAR_DBSAT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_INTSAT">XBAR_INTSAT</a></td>
<td>Arbiter Interrupt Status Register</td>
<td>0xF8700410</td>
<td><a class="url" href="types/x.html#XBAR_INTSAT_t">XBAR_INTSAT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_IDINTSAT">XBAR_IDINTSAT</a></td>
<td>Transaction ID Interrupt Status Register</td>
<td>0xF8700414</td>
<td><a class="url" href="types/x.html#XBAR_IDINTSAT_t">XBAR_IDINTSAT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_IDINTEN">XBAR_IDINTEN</a></td>
<td>Transaction ID Interrupt Enable Register</td>
<td>0xF8700418</td>
<td><a class="url" href="types/x.html#XBAR_IDINTEN_t">XBAR_IDINTEN_t</a></td>
<td>0x003F807F</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#XBAR_SRC">XBAR_SRC</a></td>
<td>XBar_SRI Service Request Control Register</td>
<td>0xF87004FC</td>
<td><a class="url" href="types/x.html#XBAR_SRC_t">XBAR_SRC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_ARBCOND_t">XBAR_ARBCOND_t</a></td>
<td><a class="url" href="xbar.html#XBAR_ARBCOND">XBAR_ARBCOND</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td>
<td><a class="url" href="xbar.html#XBAR_ARBCON0">XBAR_ARBCON0</a>,       
<a class="url" href="xbar.html#XBAR_ARBCON1">XBAR_ARBCON1</a>,       
<a class="url" href="xbar.html#XBAR_ARBCON2">XBAR_ARBCON2</a>,       
<a class="url" href="xbar.html#XBAR_ARBCON3">XBAR_ARBCON3</a>,       
<a class="url" href="xbar.html#XBAR_ARBCON4">XBAR_ARBCON4</a>,       
<a class="url" href="xbar.html#XBAR_ARBCON5">XBAR_ARBCON5</a>,       
<a class="url" href="xbar.html#XBAR_ARBCON6">XBAR_ARBCON6</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBADD0_t">XBAR_DBADD0_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBADD0">XBAR_DBADD0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBADD1_t">XBAR_DBADD1_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBADD1">XBAR_DBADD1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBADD2_t">XBAR_DBADD2_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBADD2">XBAR_DBADD2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBADD5_t">XBAR_DBADD5_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBADD5">XBAR_DBADD5</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBADDD_t">XBAR_DBADDD_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBADDD">XBAR_DBADDD</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBADDm_t">XBAR_DBADDm_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBADD3">XBAR_DBADD3</a>,       
<a class="url" href="xbar.html#XBAR_DBADD4">XBAR_DBADD4</a>,       
<a class="url" href="xbar.html#XBAR_DBADD6">XBAR_DBADD6</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBCOND_t">XBAR_DBCOND_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBCOND">XBAR_DBCOND</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBCON0">XBAR_DBCON0</a>,       
<a class="url" href="xbar.html#XBAR_DBCON1">XBAR_DBCON1</a>,       
<a class="url" href="xbar.html#XBAR_DBCON2">XBAR_DBCON2</a>,       
<a class="url" href="xbar.html#XBAR_DBCON3">XBAR_DBCON3</a>,       
<a class="url" href="xbar.html#XBAR_DBCON4">XBAR_DBCON4</a>,       
<a class="url" href="xbar.html#XBAR_DBCON5">XBAR_DBCON5</a>,       
<a class="url" href="xbar.html#XBAR_DBCON6">XBAR_DBCON6</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBMADD0_t">XBAR_DBMADD0_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBMADD0">XBAR_DBMADD0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBMADD1_t">XBAR_DBMADD1_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBMADD1">XBAR_DBMADD1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBMADD2_t">XBAR_DBMADD2_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBMADD2">XBAR_DBMADD2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBMADD5_t">XBAR_DBMADD5_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBMADD5">XBAR_DBMADD5</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBMADDD_t">XBAR_DBMADDD_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBMADDD">XBAR_DBMADDD</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBMADDm_t">XBAR_DBMADDm_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBMADD3">XBAR_DBMADD3</a>,       
<a class="url" href="xbar.html#XBAR_DBMADD4">XBAR_DBMADD4</a>,       
<a class="url" href="xbar.html#XBAR_DBMADD6">XBAR_DBMADD6</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_DBSAT_t">XBAR_DBSAT_t</a></td>
<td><a class="url" href="xbar.html#XBAR_DBSAT">XBAR_DBSAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_ERRADDRD_t">XBAR_ERRADDRD_t</a></td>
<td><a class="url" href="xbar.html#XBAR_ERRADDRD">XBAR_ERRADDRD</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td>
<td><a class="url" href="xbar.html#XBAR_ERRADDR0">XBAR_ERRADDR0</a>,       
<a class="url" href="xbar.html#XBAR_ERRADDR1">XBAR_ERRADDR1</a>,       
<a class="url" href="xbar.html#XBAR_ERRADDR2">XBAR_ERRADDR2</a>,       
<a class="url" href="xbar.html#XBAR_ERRADDR3">XBAR_ERRADDR3</a>,       
<a class="url" href="xbar.html#XBAR_ERRADDR4">XBAR_ERRADDR4</a>,       
<a class="url" href="xbar.html#XBAR_ERRADDR5">XBAR_ERRADDR5</a>,       
<a class="url" href="xbar.html#XBAR_ERRADDR6">XBAR_ERRADDR6</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_ERRD_t">XBAR_ERRD_t</a></td>
<td><a class="url" href="xbar.html#XBAR_ERRD">XBAR_ERRD</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td>
<td><a class="url" href="xbar.html#XBAR_ERR0">XBAR_ERR0</a>,       
<a class="url" href="xbar.html#XBAR_ERR1">XBAR_ERR1</a>,       
<a class="url" href="xbar.html#XBAR_ERR2">XBAR_ERR2</a>,       
<a class="url" href="xbar.html#XBAR_ERR3">XBAR_ERR3</a>,       
<a class="url" href="xbar.html#XBAR_ERR4">XBAR_ERR4</a>,       
<a class="url" href="xbar.html#XBAR_ERR5">XBAR_ERR5</a>,       
<a class="url" href="xbar.html#XBAR_ERR6">XBAR_ERR6</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_EXTCON2_t">XBAR_EXTCON2_t</a></td>
<td><a class="url" href="xbar.html#XBAR_EXTCON2">XBAR_EXTCON2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_ID_t">XBAR_ID_t</a></td>
<td><a class="url" href="xbar.html#XBAR_ID">XBAR_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_IDINTEN_t">XBAR_IDINTEN_t</a></td>
<td><a class="url" href="xbar.html#XBAR_IDINTEN">XBAR_IDINTEN</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_IDINTSAT_t">XBAR_IDINTSAT_t</a></td>
<td><a class="url" href="xbar.html#XBAR_IDINTSAT">XBAR_IDINTSAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_INTSAT_t">XBAR_INTSAT_t</a></td>
<td><a class="url" href="xbar.html#XBAR_INTSAT">XBAR_INTSAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_PRIOL0_t">XBAR_PRIOL0_t</a></td>
<td><a class="url" href="xbar.html#XBAR_PRIOL0">XBAR_PRIOL0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_PRIOL1_t">XBAR_PRIOL1_t</a></td>
<td><a class="url" href="xbar.html#XBAR_PRIOL1">XBAR_PRIOL1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_PRIOL2_t">XBAR_PRIOL2_t</a></td>
<td><a class="url" href="xbar.html#XBAR_PRIOL2">XBAR_PRIOL2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_PRIOLD_t">XBAR_PRIOLD_t</a></td>
<td><a class="url" href="xbar.html#XBAR_PRIOLD">XBAR_PRIOLD</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_PRIOLm_t">XBAR_PRIOLm_t</a></td>
<td><a class="url" href="xbar.html#XBAR_PRIOL3">XBAR_PRIOL3</a>,       
<a class="url" href="xbar.html#XBAR_PRIOL4">XBAR_PRIOL4</a>,       
<a class="url" href="xbar.html#XBAR_PRIOL5">XBAR_PRIOL5</a>,       
<a class="url" href="xbar.html#XBAR_PRIOL6">XBAR_PRIOL6</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/x.html#XBAR_SRC_t">XBAR_SRC_t</a></td>
<td><a class="url" href="xbar.html#XBAR_SRC">XBAR_SRC</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="XBAR_ARBCOND">&nbsp;</a>
<h3>XBAR_ARBCOND</h3>
<h3>"Arbiter Control Register D"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ARBCOND_ADDR = 0xF8700004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ARBCOND_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ARBCOND_t">XBAR_ARBCOND_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ARBCOND.bits</b>&nbsp;&quot;Arbiter Control Register D&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ARBCOND_MASK = <tt>0xfff8001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ARBCOND_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ARBCOND_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PRERREN</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>SRI Protocol Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Protocol errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Protocol errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCERREN</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>SRI Starvation Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation based errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation based errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETPRINT</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Set SRI Protocol Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETSCINT</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Set SRI Starvation Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTACK</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Interrupt Acknowledge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An Error for this arbiter is pending. The ERRADDR and ERR registers are not updated for new errors. Writing a one to this bitfield while it's set have the following results: The error lock of registers ERRADDR and ERR are released and the register could be updated with the next interrupt request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SMEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Starvation Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation mode is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation mode is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SPC</td>
<td>12</td>
<td>20 - 31</td>
<td>rw</td>
<td><tt>0xfff00000</tt></td>
<td>Starvation Protection Counter Reload Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfff8001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfff8001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000001c</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_PRIOLD">&nbsp;</a>
<h3>XBAR_PRIOLD</h3>
<h3>"Arbiter Priority Register D"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_PRIOLD_ADDR = 0xF870000C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_PRIOLD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00543210</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_PRIOLD_t">XBAR_PRIOLD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_PRIOLD.bits</b>&nbsp;&quot;Arbiter Priority Register D&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_PRIOLD_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_PRIOLD_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_PRIOLD_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MASTER0</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Master 0 Priority
</td>
</tr>
<tr>
<td>MASTER1</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Master 1 Priority
</td>
</tr>
<tr>
<td>MASTER2</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Master 2 Priority
</td>
</tr>
<tr>
<td>MASTER3</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Master 3 Priority
</td>
</tr>
<tr>
<td>MASTER4</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>Master 4 Priority
</td>
</tr>
<tr>
<td>MASTER5</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Master 5 Priority
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERRADDRD">&nbsp;</a>
<h3>XBAR_ERRADDRD</h3>
<h3>"Error/Debug Address Capture Register D"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERRADDRD_ADDR = 0xF8700010</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRADDRD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRADDRD_t">XBAR_ERRADDRD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERRADDRD.bits</b>&nbsp;&quot;Error/Debug Address Capture Register D&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRADDRD_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRADDRD_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRADDRD_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Transaction Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERRD">&nbsp;</a>
<h3>XBAR_ERRD</h3>
<h3>"Error/Debug Capture Register D"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERRD_ADDR = 0xF8700014</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRD_t">XBAR_ERRD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERRD.bits</b>&nbsp;&quot;Error/Debug Capture Register D&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRD_MASK = <tt>0xffff3ff7</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRD_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRD_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RD</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Read Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>WR</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Write Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVM</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Supervisor Mode Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was deasserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>OPC</td>
<td>4</td>
<td>4 - 7</td>
<td>rh</td>
<td><tt>0x000000f0</tt></td>
<td>Operation Code
</td>
</tr>
<tr>
<td>TR_ID</td>
<td>6</td>
<td>8 - 13</td>
<td>rh</td>
<td><tt>0x00003f00</tt></td>
<td>Transaction ID
</td>
</tr>
<tr>
<td>ADDR_ECC</td>
<td>8</td>
<td>16 - 23</td>
<td>rh</td>
<td><tt>0x00ff0000</tt></td>
<td>SRI Address Phase Error Detection Information
</td>
</tr>
<tr>
<td>MCI_SBS</td>
<td>8</td>
<td>24 - 31</td>
<td>rh</td>
<td><tt>0xff000000</tt></td>
<td>MCI Sideband Signals [7:0]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffff3ff7</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffff3ff7</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBCOND">&nbsp;</a>
<h3>XBAR_DBCOND</h3>
<h3>"Debug Control Register D"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBCOND_ADDR = 0xF8700018</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBCOND_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBCOND_t">XBAR_DBCOND_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBCOND.bits</b>&nbsp;&quot;Debug Control Register D&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBCOND_MASK = <tt>0x0f9f000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBCOND_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBCOND_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DBEN</td>
<td>1</td>
<td>0 - 0</td>
<td>r</td>
<td><tt>0x00000001</tt></td>
<td>Status of OCDS Enable Signal
</td>
</tr>
<tr>
<td>DBSAT</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Debug (OCDS) Trigger Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The debug (OCDS) trigger was used and has to be rearmed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The debug (OCDS) trigger is armed</td></tr>
</table>
</td>
</tr>
<tr>
<td>REARM</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Rearm Debug (OCDS) Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read back value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Writing a one to this bit arms sets bit DBCON.DBSAT. Writing a one to this bitfield while it's set have the following results: The debug lock of registers ERRADDR and ERR are released and the register could be updated with the next debug event request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETDBEVT</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Debug Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A debug trigger event will be generated by this arbiter if the debug feature is enabled (DBCON.ENST is set). The registers ERR and ERRADD capture the status if not locked already.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDEN</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Read Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Read Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>WREN</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Write Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVMEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>SVM Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>SVM Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>SVM Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transaction addresses are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction address defined by the registers DBADD and DBMADD are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERREN</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Error Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Errored Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Errored Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASEN</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Master Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transactions from the master selected in bitfield MASTER are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction from the master selected in bitfield MASTER are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASTER</td>
<td>4</td>
<td>24 - 27</td>
<td>rh</td>
<td><tt>0x0f000000</tt></td>
<td>Master Trigger Selector
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0f9f0003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x009f000c</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f000002</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBADDD">&nbsp;</a>
<h3>XBAR_DBADDD</h3>
<h3>"Debug Address Register D"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBADDD_ADDR = 0xF870001C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBADDD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBADDD_t">XBAR_DBADDD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBADDD.bits</b>&nbsp;&quot;Debug Address Register D&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBADDD_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBADDD_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBADDD_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPER</td>
<td>30</td>
<td>2 - 31</td>
<td>rw</td>
<td><tt>0xfffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBMADDD">&nbsp;</a>
<h3>XBAR_DBMADDD</h3>
<h3>"Debug Mask Address Register D"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBMADDD_ADDR = 0xF8700020</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBMADDD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBMADDD_t">XBAR_DBMADDD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBMADDD.bits</b>&nbsp;&quot;Debug Mask Address Register D&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBMADDD_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBMADDD_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBMADDD_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>30</td>
<td>2 - 31</td>
<td>rw</td>
<td><tt>0xfffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ARBCON0">&nbsp;</a>
<h3>XBAR_ARBCON0</h3>
<h3>"Arbiter Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ARBCON0_ADDR = 0xF8700044</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ARBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ARBCON0.bits</b>&nbsp;&quot;Arbiter Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ARBCONm_MASK = <tt>0xfff8001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PRERREN</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>SRI Protocol Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Protocol errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Protocol errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCERREN</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>SRI Starvation Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation based errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation based errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETPRINT</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Set SRI Protocol Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETSCINT</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Set SRI Starvation Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTACK</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Interrupt Acknowledge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An Error for this arbiter is pending. The ERRADDR and ERR registers are not updated for new errors. Writing a one to this bitfield while it's set have the following results: The error lock of registers ERRADDR and ERR are released and the register could be updated with the next interrupt request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SMEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Starvation Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation mode is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation mode is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SPC</td>
<td>12</td>
<td>20 - 31</td>
<td>rw</td>
<td><tt>0xfff00000</tt></td>
<td>Starvation Protection Counter Reload Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfff8001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfff8001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000001c</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_PRIOL0">&nbsp;</a>
<h3>XBAR_PRIOL0</h3>
<h3>"Arbiter Priority Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_PRIOL0_ADDR = 0xF870004C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_PRIOL0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00043210</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_PRIOL0_t">XBAR_PRIOL0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_PRIOL0.bits</b>&nbsp;&quot;Arbiter Priority Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_PRIOL0_MASK = <tt>0x000fffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_PRIOL0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_PRIOL0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MASTER0</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Master 0 Priority
</td>
</tr>
<tr>
<td>MASTER1</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Master 1 Priority
</td>
</tr>
<tr>
<td>MASTER2</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Master 2 Priority
</td>
</tr>
<tr>
<td>MASTER3</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Master 3 Priority
</td>
</tr>
<tr>
<td>MASTER4</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>Master 4 Priority
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000fffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERRADDR0">&nbsp;</a>
<h3>XBAR_ERRADDR0</h3>
<h3>"Error/Debug Address Capture Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERRADDR0_ADDR = 0xF8700050</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRADDRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xC0000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERRADDR0.bits</b>&nbsp;&quot;Error/Debug Address Capture Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRADDRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Transaction Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERR0">&nbsp;</a>
<h3>XBAR_ERR0</h3>
<h3>"Error/Debug Capture Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERR0_ADDR = 0xF8700054</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERR0.bits</b>&nbsp;&quot;Error/Debug Capture Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRm_MASK = <tt>0xffff3ff7</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RD</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Read Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>WR</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Write Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVM</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Supervisor Mode Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was deasserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>OPC</td>
<td>4</td>
<td>4 - 7</td>
<td>rh</td>
<td><tt>0x000000f0</tt></td>
<td>Operation Code
</td>
</tr>
<tr>
<td>TR_ID</td>
<td>6</td>
<td>8 - 13</td>
<td>rh</td>
<td><tt>0x00003f00</tt></td>
<td>Transaction ID
</td>
</tr>
<tr>
<td>ADDR_ECC</td>
<td>8</td>
<td>16 - 23</td>
<td>rh</td>
<td><tt>0x00ff0000</tt></td>
<td>SRI Address Phase Error Detection Information
</td>
</tr>
<tr>
<td>MCI_SBS</td>
<td>8</td>
<td>24 - 31</td>
<td>rh</td>
<td><tt>0xff000000</tt></td>
<td>MCI Sideband Signals [7:0]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffff3ff7</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffff3ff7</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBCON0">&nbsp;</a>
<h3>XBAR_DBCON0</h3>
<h3>"Debug Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBCON0_ADDR = 0xF8700058</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBCON0.bits</b>&nbsp;&quot;Debug Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBCONm_MASK = <tt>0x0f9f000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DBEN</td>
<td>1</td>
<td>0 - 0</td>
<td>r</td>
<td><tt>0x00000001</tt></td>
<td>Status of OCDS Enable Signal
</td>
</tr>
<tr>
<td>DBSAT</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Debug (OCDS) Trigger Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The debug (OCDS) trigger was used and has to be rearmed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The debug (OCDS) trigger is armed</td></tr>
</table>
</td>
</tr>
<tr>
<td>REARM</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Rearm Debug (OCDS) Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read back value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Writing a one to this bit arms sets bit DBCON.DBSAT. Writing a one to this bitfield while it's set have the following results: The debug lock of registers ERRADDR and ERR are released and the register could be updated with the next debug event request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETDBEVT</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Debug Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A debug trigger event will be generated by this arbiter if the debug feature is enabled (DBCON.ENST is set). The registers ERR and ERRADD capture the status if not locked already.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDEN</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Read Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Read Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>WREN</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Write Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVMEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>SVM Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>SVM Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>SVM Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transaction addresses are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction address defined by the registers DBADD and DBMADD are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERREN</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Error Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Errored Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Errored Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASEN</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Master Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transactions from the master selected in bitfield MASTER are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction from the master selected in bitfield MASTER are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASTER</td>
<td>4</td>
<td>24 - 27</td>
<td>rh</td>
<td><tt>0x0f000000</tt></td>
<td>Master Trigger Selector
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0f9f0003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x009f000c</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f000002</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBADD0">&nbsp;</a>
<h3>XBAR_DBADD0</h3>
<h3>"Debug Mask Address Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBADD0_ADDR = 0xF870005C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBADD0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xC0000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBADD0_t">XBAR_DBADD0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBADD0.bits</b>&nbsp;&quot;Debug Mask Address Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBADD0_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBADD0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBADD0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>28</td>
<td>2 - 29</td>
<td>rw</td>
<td><tt>0x3ffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>2</td>
<td>30 - 31</td>
<td>r</td>
<td><tt>0xc0000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x3ffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBMADD0">&nbsp;</a>
<h3>XBAR_DBMADD0</h3>
<h3>"Debug Mask Address Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBMADD0_ADDR = 0xF8700060</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBMADD0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xC0000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBMADD0_t">XBAR_DBMADD0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBMADD0.bits</b>&nbsp;&quot;Debug Mask Address Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBMADD0_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBMADD0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBMADD0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>28</td>
<td>2 - 29</td>
<td>rw</td>
<td><tt>0x3ffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>2</td>
<td>30 - 31</td>
<td>r</td>
<td><tt>0xc0000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x3ffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ARBCON1">&nbsp;</a>
<h3>XBAR_ARBCON1</h3>
<h3>"Arbiter Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ARBCON1_ADDR = 0xF8700084</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ARBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ARBCON1.bits</b>&nbsp;&quot;Arbiter Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ARBCONm_MASK = <tt>0xfff8001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PRERREN</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>SRI Protocol Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Protocol errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Protocol errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCERREN</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>SRI Starvation Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation based errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation based errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETPRINT</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Set SRI Protocol Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETSCINT</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Set SRI Starvation Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTACK</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Interrupt Acknowledge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An Error for this arbiter is pending. The ERRADDR and ERR registers are not updated for new errors. Writing a one to this bitfield while it's set have the following results: The error lock of registers ERRADDR and ERR are released and the register could be updated with the next interrupt request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SMEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Starvation Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation mode is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation mode is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SPC</td>
<td>12</td>
<td>20 - 31</td>
<td>rw</td>
<td><tt>0xfff00000</tt></td>
<td>Starvation Protection Counter Reload Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfff8001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfff8001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000001c</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_PRIOL1">&nbsp;</a>
<h3>XBAR_PRIOL1</h3>
<h3>"Arbiter Priority Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_PRIOL1_ADDR = 0xF870008C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_PRIOL1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00503210</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_PRIOL1_t">XBAR_PRIOL1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_PRIOL1.bits</b>&nbsp;&quot;Arbiter Priority Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_PRIOL1_MASK = <tt>0x00f0ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_PRIOL1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_PRIOL1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MASTER0</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Master 0 Priority
</td>
</tr>
<tr>
<td>MASTER1</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Master 1 Priority
</td>
</tr>
<tr>
<td>MASTER2</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Master 2 Priority
</td>
</tr>
<tr>
<td>MASTER3</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Master 3 Priority
</td>
</tr>
<tr>
<td>MASTER5</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Master 5 Priority
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00f0ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00f0ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERRADDR1">&nbsp;</a>
<h3>XBAR_ERRADDR1</h3>
<h3>"Error/Debug Address Capture Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERRADDR1_ADDR = 0xF8700090</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRADDRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xD0000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERRADDR1.bits</b>&nbsp;&quot;Error/Debug Address Capture Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRADDRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Transaction Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERR1">&nbsp;</a>
<h3>XBAR_ERR1</h3>
<h3>"Error/Debug Capture Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERR1_ADDR = 0xF8700094</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERR1.bits</b>&nbsp;&quot;Error/Debug Capture Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRm_MASK = <tt>0xffff3ff7</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RD</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Read Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>WR</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Write Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVM</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Supervisor Mode Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was deasserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>OPC</td>
<td>4</td>
<td>4 - 7</td>
<td>rh</td>
<td><tt>0x000000f0</tt></td>
<td>Operation Code
</td>
</tr>
<tr>
<td>TR_ID</td>
<td>6</td>
<td>8 - 13</td>
<td>rh</td>
<td><tt>0x00003f00</tt></td>
<td>Transaction ID
</td>
</tr>
<tr>
<td>ADDR_ECC</td>
<td>8</td>
<td>16 - 23</td>
<td>rh</td>
<td><tt>0x00ff0000</tt></td>
<td>SRI Address Phase Error Detection Information
</td>
</tr>
<tr>
<td>MCI_SBS</td>
<td>8</td>
<td>24 - 31</td>
<td>rh</td>
<td><tt>0xff000000</tt></td>
<td>MCI Sideband Signals [7:0]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffff3ff7</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffff3ff7</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBCON1">&nbsp;</a>
<h3>XBAR_DBCON1</h3>
<h3>"Debug Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBCON1_ADDR = 0xF8700098</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBCON1.bits</b>&nbsp;&quot;Debug Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBCONm_MASK = <tt>0x0f9f000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DBEN</td>
<td>1</td>
<td>0 - 0</td>
<td>r</td>
<td><tt>0x00000001</tt></td>
<td>Status of OCDS Enable Signal
</td>
</tr>
<tr>
<td>DBSAT</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Debug (OCDS) Trigger Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The debug (OCDS) trigger was used and has to be rearmed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The debug (OCDS) trigger is armed</td></tr>
</table>
</td>
</tr>
<tr>
<td>REARM</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Rearm Debug (OCDS) Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read back value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Writing a one to this bit arms sets bit DBCON.DBSAT. Writing a one to this bitfield while it's set have the following results: The debug lock of registers ERRADDR and ERR are released and the register could be updated with the next debug event request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETDBEVT</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Debug Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A debug trigger event will be generated by this arbiter if the debug feature is enabled (DBCON.ENST is set). The registers ERR and ERRADD capture the status if not locked already.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDEN</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Read Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Read Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>WREN</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Write Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVMEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>SVM Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>SVM Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>SVM Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transaction addresses are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction address defined by the registers DBADD and DBMADD are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERREN</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Error Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Errored Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Errored Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASEN</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Master Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transactions from the master selected in bitfield MASTER are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction from the master selected in bitfield MASTER are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASTER</td>
<td>4</td>
<td>24 - 27</td>
<td>rh</td>
<td><tt>0x0f000000</tt></td>
<td>Master Trigger Selector
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0f9f0003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x009f000c</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f000002</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBADD1">&nbsp;</a>
<h3>XBAR_DBADD1</h3>
<h3>"Debug Mask Address Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBADD1_ADDR = 0xF870009C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBADD1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xD0000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBADD1_t">XBAR_DBADD1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBADD1.bits</b>&nbsp;&quot;Debug Mask Address Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBADD1_MASK = <tt>0xc03ffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBADD1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBADD1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>20</td>
<td>2 - 21</td>
<td>rw</td>
<td><tt>0x003ffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>2</td>
<td>30 - 31</td>
<td>r</td>
<td><tt>0xc0000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xc03ffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x003ffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBMADD1">&nbsp;</a>
<h3>XBAR_DBMADD1</h3>
<h3>"Debug Mask Address Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBMADD1_ADDR = 0xF87000A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBMADD1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xF7C00000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBMADD1_t">XBAR_DBMADD1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBMADD1.bits</b>&nbsp;&quot;Debug Mask Address Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBMADD1_MASK = <tt>0xf03ffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBMADD1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBMADD1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>20</td>
<td>2 - 21</td>
<td>rw</td>
<td><tt>0x003ffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>4</td>
<td>28 - 31</td>
<td>r</td>
<td><tt>0xf0000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xf03ffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x003ffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_EXTCON2">&nbsp;</a>
<h3>XBAR_EXTCON2</h3>
<h3>"External Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_EXTCON2_ADDR = 0xF87000C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_EXTCON2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_EXTCON2_t">XBAR_EXTCON2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_EXTCON2.bits</b>&nbsp;&quot;External Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_EXTCON2_MASK = <tt>0x01ffe678</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_EXTCON2_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_EXTCON2_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>WFWD</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Wait for FPI Write Data
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write transactions on the SRI-Bus are requested with the first received write data from the FPI-Bus (default)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write transactions on the SRI-Bus are requested with the last received write data from the FPI-Bus</td></tr>
</table>
</td>
</tr>
<tr>
<td>FREQDISS</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Disable Fast Request Feature for SRI to FPI Transactions
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Fast request feature is enabled (default)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Fast request feature is disabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>FFREQS</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Disable Fast Request Feature for SRI to FPI Transactions
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Fast request feature is used normally (default)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>or all transaction automatically the fast request feature is used</td></tr>
</table>
</td>
</tr>
<tr>
<td>FREQDISF</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Disable Fast Request Feature for FPI to SRI Transactions
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Fast request feature is enabled (default)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Fast request feature is disabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>NODELTR</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Control Signal for deferred transactions
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Deferred Tranactions are generated (default)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Deferred Tranactions are not generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>NORMW</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Control Signal for deferred transactions
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Deferred Tranactions are generated for RMW (default)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Deferred Tranactions are not generated for RMW</td></tr>
</table>
</td>
</tr>
<tr>
<td>MAX_WS</td>
<td>7</td>
<td>13 - 19</td>
<td>rw</td>
<td><tt>0x000fe000</tt></td>
<td>FPI-Bus Waitstait Retry Ratio
</td>
</tr>
<tr>
<td>RETRY_CNT</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>MIF_FPI Retry Idle Count
</td>
</tr>
<tr>
<td>NOPDIS</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>NOP-Inclusion Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>NOP inclusion is used by SIF_FPI (default)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>NOP inclusion is disabled for SIF_FPI</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x01ffe678</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x01ffe678</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ARBCON2">&nbsp;</a>
<h3>XBAR_ARBCON2</h3>
<h3>"Arbiter Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ARBCON2_ADDR = 0xF87000C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ARBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ARBCON2.bits</b>&nbsp;&quot;Arbiter Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ARBCONm_MASK = <tt>0xfff8001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PRERREN</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>SRI Protocol Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Protocol errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Protocol errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCERREN</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>SRI Starvation Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation based errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation based errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETPRINT</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Set SRI Protocol Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETSCINT</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Set SRI Starvation Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTACK</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Interrupt Acknowledge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An Error for this arbiter is pending. The ERRADDR and ERR registers are not updated for new errors. Writing a one to this bitfield while it's set have the following results: The error lock of registers ERRADDR and ERR are released and the register could be updated with the next interrupt request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SMEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Starvation Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation mode is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation mode is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SPC</td>
<td>12</td>
<td>20 - 31</td>
<td>rw</td>
<td><tt>0xfff00000</tt></td>
<td>Starvation Protection Counter Reload Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfff8001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfff8001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000001c</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_PRIOL2">&nbsp;</a>
<h3>XBAR_PRIOL2</h3>
<h3>"Arbiter Priority Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_PRIOL2_ADDR = 0xF87000CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_PRIOL2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00040000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_PRIOL2_t">XBAR_PRIOL2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_PRIOL2.bits</b>&nbsp;&quot;Arbiter Priority Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_PRIOL2_MASK = <tt>0x000f0000</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_PRIOL2_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_PRIOL2_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MASTER4</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>Master 4 Priority
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000f0000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000f0000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERRADDR2">&nbsp;</a>
<h3>XBAR_ERRADDR2</h3>
<h3>"Error/Debug Address Capture Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERRADDR2_ADDR = 0xF87000D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRADDRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xF0000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERRADDR2.bits</b>&nbsp;&quot;Error/Debug Address Capture Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRADDRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Transaction Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERR2">&nbsp;</a>
<h3>XBAR_ERR2</h3>
<h3>"Error/Debug Capture Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERR2_ADDR = 0xF87000D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERR2.bits</b>&nbsp;&quot;Error/Debug Capture Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRm_MASK = <tt>0xffff3ff7</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RD</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Read Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>WR</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Write Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVM</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Supervisor Mode Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was deasserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>OPC</td>
<td>4</td>
<td>4 - 7</td>
<td>rh</td>
<td><tt>0x000000f0</tt></td>
<td>Operation Code
</td>
</tr>
<tr>
<td>TR_ID</td>
<td>6</td>
<td>8 - 13</td>
<td>rh</td>
<td><tt>0x00003f00</tt></td>
<td>Transaction ID
</td>
</tr>
<tr>
<td>ADDR_ECC</td>
<td>8</td>
<td>16 - 23</td>
<td>rh</td>
<td><tt>0x00ff0000</tt></td>
<td>SRI Address Phase Error Detection Information
</td>
</tr>
<tr>
<td>MCI_SBS</td>
<td>8</td>
<td>24 - 31</td>
<td>rh</td>
<td><tt>0xff000000</tt></td>
<td>MCI Sideband Signals [7:0]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffff3ff7</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffff3ff7</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBCON2">&nbsp;</a>
<h3>XBAR_DBCON2</h3>
<h3>"Debug Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBCON2_ADDR = 0xF87000D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBCON2.bits</b>&nbsp;&quot;Debug Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBCONm_MASK = <tt>0x0f9f000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DBEN</td>
<td>1</td>
<td>0 - 0</td>
<td>r</td>
<td><tt>0x00000001</tt></td>
<td>Status of OCDS Enable Signal
</td>
</tr>
<tr>
<td>DBSAT</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Debug (OCDS) Trigger Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The debug (OCDS) trigger was used and has to be rearmed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The debug (OCDS) trigger is armed</td></tr>
</table>
</td>
</tr>
<tr>
<td>REARM</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Rearm Debug (OCDS) Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read back value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Writing a one to this bit arms sets bit DBCON.DBSAT. Writing a one to this bitfield while it's set have the following results: The debug lock of registers ERRADDR and ERR are released and the register could be updated with the next debug event request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETDBEVT</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Debug Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A debug trigger event will be generated by this arbiter if the debug feature is enabled (DBCON.ENST is set). The registers ERR and ERRADD capture the status if not locked already.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDEN</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Read Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Read Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>WREN</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Write Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVMEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>SVM Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>SVM Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>SVM Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transaction addresses are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction address defined by the registers DBADD and DBMADD are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERREN</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Error Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Errored Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Errored Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASEN</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Master Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transactions from the master selected in bitfield MASTER are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction from the master selected in bitfield MASTER are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASTER</td>
<td>4</td>
<td>24 - 27</td>
<td>rh</td>
<td><tt>0x0f000000</tt></td>
<td>Master Trigger Selector
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0f9f0003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x009f000c</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f000002</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBADD2">&nbsp;</a>
<h3>XBAR_DBADD2</h3>
<h3>"Debug Mask Address Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBADD2_ADDR = 0xF87000DC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBADD2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xF0000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBADD2_t">XBAR_DBADD2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBADD2.bits</b>&nbsp;&quot;Debug Mask Address Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBADD2_MASK = <tt>0xf03ffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBADD2_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBADD2_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>20</td>
<td>2 - 21</td>
<td>rw</td>
<td><tt>0x003ffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>4</td>
<td>28 - 31</td>
<td>r</td>
<td><tt>0xf0000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xf03ffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x003ffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBMADD2">&nbsp;</a>
<h3>XBAR_DBMADD2</h3>
<h3>"Debug Mask Address Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBMADD2_ADDR = 0xF87000E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBMADD2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFC00000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBMADD2_t">XBAR_DBMADD2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBMADD2.bits</b>&nbsp;&quot;Debug Mask Address Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBMADD2_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBMADD2_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBMADD2_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>20</td>
<td>2 - 21</td>
<td>rw</td>
<td><tt>0x003ffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>10</td>
<td>22 - 31</td>
<td>r</td>
<td><tt>0xffc00000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x003ffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ARBCON3">&nbsp;</a>
<h3>XBAR_ARBCON3</h3>
<h3>"Arbiter Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ARBCON3_ADDR = 0xF8700104</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ARBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ARBCON3.bits</b>&nbsp;&quot;Arbiter Control Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ARBCONm_MASK = <tt>0xfff8001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PRERREN</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>SRI Protocol Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Protocol errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Protocol errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCERREN</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>SRI Starvation Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation based errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation based errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETPRINT</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Set SRI Protocol Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETSCINT</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Set SRI Starvation Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTACK</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Interrupt Acknowledge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An Error for this arbiter is pending. The ERRADDR and ERR registers are not updated for new errors. Writing a one to this bitfield while it's set have the following results: The error lock of registers ERRADDR and ERR are released and the register could be updated with the next interrupt request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SMEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Starvation Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation mode is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation mode is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SPC</td>
<td>12</td>
<td>20 - 31</td>
<td>rw</td>
<td><tt>0xfff00000</tt></td>
<td>Starvation Protection Counter Reload Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfff8001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfff8001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000001c</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_PRIOL3">&nbsp;</a>
<h3>XBAR_PRIOL3</h3>
<h3>"Arbiter Priority Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_PRIOL3_ADDR = 0xF870010C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_PRIOLm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00543210</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_PRIOLm_t">XBAR_PRIOLm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_PRIOL3.bits</b>&nbsp;&quot;Arbiter Priority Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_PRIOLm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_PRIOLm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_PRIOLm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MASTER0</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Master 0 Priority
</td>
</tr>
<tr>
<td>MASTER1</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Master 1 Priority
</td>
</tr>
<tr>
<td>MASTER2</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Master 2 Priority
</td>
</tr>
<tr>
<td>MASTER3</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Master 3 Priority
</td>
</tr>
<tr>
<td>MASTER4</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>Master 4 Priority
</td>
</tr>
<tr>
<td>MASTER5</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Master 5 Priority
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERRADDR3">&nbsp;</a>
<h3>XBAR_ERRADDR3</h3>
<h3>"Error/Debug Address Capture Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERRADDR3_ADDR = 0xF8700110</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRADDRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERRADDR3.bits</b>&nbsp;&quot;Error/Debug Address Capture Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRADDRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Transaction Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERR3">&nbsp;</a>
<h3>XBAR_ERR3</h3>
<h3>"Error/Debug Capture Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERR3_ADDR = 0xF8700114</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERR3.bits</b>&nbsp;&quot;Error/Debug Capture Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRm_MASK = <tt>0xffff3ff7</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RD</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Read Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>WR</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Write Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVM</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Supervisor Mode Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was deasserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>OPC</td>
<td>4</td>
<td>4 - 7</td>
<td>rh</td>
<td><tt>0x000000f0</tt></td>
<td>Operation Code
</td>
</tr>
<tr>
<td>TR_ID</td>
<td>6</td>
<td>8 - 13</td>
<td>rh</td>
<td><tt>0x00003f00</tt></td>
<td>Transaction ID
</td>
</tr>
<tr>
<td>ADDR_ECC</td>
<td>8</td>
<td>16 - 23</td>
<td>rh</td>
<td><tt>0x00ff0000</tt></td>
<td>SRI Address Phase Error Detection Information
</td>
</tr>
<tr>
<td>MCI_SBS</td>
<td>8</td>
<td>24 - 31</td>
<td>rh</td>
<td><tt>0xff000000</tt></td>
<td>MCI Sideband Signals [7:0]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffff3ff7</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffff3ff7</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBCON3">&nbsp;</a>
<h3>XBAR_DBCON3</h3>
<h3>"Debug Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBCON3_ADDR = 0xF8700118</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBCON3.bits</b>&nbsp;&quot;Debug Control Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBCONm_MASK = <tt>0x0f9f000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DBEN</td>
<td>1</td>
<td>0 - 0</td>
<td>r</td>
<td><tt>0x00000001</tt></td>
<td>Status of OCDS Enable Signal
</td>
</tr>
<tr>
<td>DBSAT</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Debug (OCDS) Trigger Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The debug (OCDS) trigger was used and has to be rearmed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The debug (OCDS) trigger is armed</td></tr>
</table>
</td>
</tr>
<tr>
<td>REARM</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Rearm Debug (OCDS) Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read back value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Writing a one to this bit arms sets bit DBCON.DBSAT. Writing a one to this bitfield while it's set have the following results: The debug lock of registers ERRADDR and ERR are released and the register could be updated with the next debug event request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETDBEVT</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Debug Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A debug trigger event will be generated by this arbiter if the debug feature is enabled (DBCON.ENST is set). The registers ERR and ERRADD capture the status if not locked already.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDEN</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Read Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Read Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>WREN</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Write Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVMEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>SVM Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>SVM Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>SVM Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transaction addresses are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction address defined by the registers DBADD and DBMADD are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERREN</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Error Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Errored Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Errored Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASEN</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Master Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transactions from the master selected in bitfield MASTER are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction from the master selected in bitfield MASTER are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASTER</td>
<td>4</td>
<td>24 - 27</td>
<td>rh</td>
<td><tt>0x0f000000</tt></td>
<td>Master Trigger Selector
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0f9f0003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x009f000c</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f000002</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBADD3">&nbsp;</a>
<h3>XBAR_DBADD3</h3>
<h3>"Debug Mask Address Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBADD3_ADDR = 0xF870011C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBADDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBADDm_t">XBAR_DBADDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBADD3.bits</b>&nbsp;&quot;Debug Mask Address Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBADDm_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBADDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBADDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>29</td>
<td>2 - 30</td>
<td>rw</td>
<td><tt>0x7ffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>1</td>
<td>31 - 31</td>
<td>r</td>
<td><tt>0x80000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x7ffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBMADD3">&nbsp;</a>
<h3>XBAR_DBMADD3</h3>
<h3>"Debug Mask Address Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBMADD3_ADDR = 0xF8700120</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBMADDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBMADDm_t">XBAR_DBMADDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBMADD3.bits</b>&nbsp;&quot;Debug Mask Address Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBMADDm_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBMADDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBMADDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>29</td>
<td>2 - 30</td>
<td>rw</td>
<td><tt>0x7ffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>1</td>
<td>31 - 31</td>
<td>r</td>
<td><tt>0x80000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x7ffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ARBCON4">&nbsp;</a>
<h3>XBAR_ARBCON4</h3>
<h3>"Arbiter Control Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ARBCON4_ADDR = 0xF8700144</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ARBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ARBCON4.bits</b>&nbsp;&quot;Arbiter Control Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ARBCONm_MASK = <tt>0xfff8001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PRERREN</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>SRI Protocol Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Protocol errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Protocol errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCERREN</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>SRI Starvation Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation based errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation based errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETPRINT</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Set SRI Protocol Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETSCINT</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Set SRI Starvation Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTACK</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Interrupt Acknowledge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An Error for this arbiter is pending. The ERRADDR and ERR registers are not updated for new errors. Writing a one to this bitfield while it's set have the following results: The error lock of registers ERRADDR and ERR are released and the register could be updated with the next interrupt request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SMEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Starvation Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation mode is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation mode is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SPC</td>
<td>12</td>
<td>20 - 31</td>
<td>rw</td>
<td><tt>0xfff00000</tt></td>
<td>Starvation Protection Counter Reload Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfff8001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfff8001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000001c</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_PRIOL4">&nbsp;</a>
<h3>XBAR_PRIOL4</h3>
<h3>"Arbiter Priority Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_PRIOL4_ADDR = 0xF870014C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_PRIOLm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00543210</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_PRIOLm_t">XBAR_PRIOLm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_PRIOL4.bits</b>&nbsp;&quot;Arbiter Priority Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_PRIOLm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_PRIOLm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_PRIOLm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MASTER0</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Master 0 Priority
</td>
</tr>
<tr>
<td>MASTER1</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Master 1 Priority
</td>
</tr>
<tr>
<td>MASTER2</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Master 2 Priority
</td>
</tr>
<tr>
<td>MASTER3</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Master 3 Priority
</td>
</tr>
<tr>
<td>MASTER4</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>Master 4 Priority
</td>
</tr>
<tr>
<td>MASTER5</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Master 5 Priority
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERRADDR4">&nbsp;</a>
<h3>XBAR_ERRADDR4</h3>
<h3>"Error/Debug Address Capture Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERRADDR4_ADDR = 0xF8700150</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRADDRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERRADDR4.bits</b>&nbsp;&quot;Error/Debug Address Capture Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRADDRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Transaction Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERR4">&nbsp;</a>
<h3>XBAR_ERR4</h3>
<h3>"Error/Debug Capture Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERR4_ADDR = 0xF8700154</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERR4.bits</b>&nbsp;&quot;Error/Debug Capture Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRm_MASK = <tt>0xffff3ff7</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RD</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Read Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>WR</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Write Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVM</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Supervisor Mode Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was deasserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>OPC</td>
<td>4</td>
<td>4 - 7</td>
<td>rh</td>
<td><tt>0x000000f0</tt></td>
<td>Operation Code
</td>
</tr>
<tr>
<td>TR_ID</td>
<td>6</td>
<td>8 - 13</td>
<td>rh</td>
<td><tt>0x00003f00</tt></td>
<td>Transaction ID
</td>
</tr>
<tr>
<td>ADDR_ECC</td>
<td>8</td>
<td>16 - 23</td>
<td>rh</td>
<td><tt>0x00ff0000</tt></td>
<td>SRI Address Phase Error Detection Information
</td>
</tr>
<tr>
<td>MCI_SBS</td>
<td>8</td>
<td>24 - 31</td>
<td>rh</td>
<td><tt>0xff000000</tt></td>
<td>MCI Sideband Signals [7:0]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffff3ff7</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffff3ff7</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBCON4">&nbsp;</a>
<h3>XBAR_DBCON4</h3>
<h3>"Debug Control Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBCON4_ADDR = 0xF8700158</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBCON4.bits</b>&nbsp;&quot;Debug Control Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBCONm_MASK = <tt>0x0f9f000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DBEN</td>
<td>1</td>
<td>0 - 0</td>
<td>r</td>
<td><tt>0x00000001</tt></td>
<td>Status of OCDS Enable Signal
</td>
</tr>
<tr>
<td>DBSAT</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Debug (OCDS) Trigger Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The debug (OCDS) trigger was used and has to be rearmed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The debug (OCDS) trigger is armed</td></tr>
</table>
</td>
</tr>
<tr>
<td>REARM</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Rearm Debug (OCDS) Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read back value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Writing a one to this bit arms sets bit DBCON.DBSAT. Writing a one to this bitfield while it's set have the following results: The debug lock of registers ERRADDR and ERR are released and the register could be updated with the next debug event request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETDBEVT</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Debug Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A debug trigger event will be generated by this arbiter if the debug feature is enabled (DBCON.ENST is set). The registers ERR and ERRADD capture the status if not locked already.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDEN</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Read Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Read Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>WREN</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Write Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVMEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>SVM Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>SVM Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>SVM Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transaction addresses are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction address defined by the registers DBADD and DBMADD are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERREN</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Error Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Errored Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Errored Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASEN</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Master Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transactions from the master selected in bitfield MASTER are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction from the master selected in bitfield MASTER are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASTER</td>
<td>4</td>
<td>24 - 27</td>
<td>rh</td>
<td><tt>0x0f000000</tt></td>
<td>Master Trigger Selector
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0f9f0003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x009f000c</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f000002</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBADD4">&nbsp;</a>
<h3>XBAR_DBADD4</h3>
<h3>"Debug Mask Address Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBADD4_ADDR = 0xF870015C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBADDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBADDm_t">XBAR_DBADDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBADD4.bits</b>&nbsp;&quot;Debug Mask Address Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBADDm_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBADDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBADDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>29</td>
<td>2 - 30</td>
<td>rw</td>
<td><tt>0x7ffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>1</td>
<td>31 - 31</td>
<td>r</td>
<td><tt>0x80000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x7ffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBMADD4">&nbsp;</a>
<h3>XBAR_DBMADD4</h3>
<h3>"Debug Mask Address Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBMADD4_ADDR = 0xF8700160</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBMADDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBMADDm_t">XBAR_DBMADDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBMADD4.bits</b>&nbsp;&quot;Debug Mask Address Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBMADDm_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBMADDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBMADDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>29</td>
<td>2 - 30</td>
<td>rw</td>
<td><tt>0x7ffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>1</td>
<td>31 - 31</td>
<td>r</td>
<td><tt>0x80000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x7ffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ARBCON5">&nbsp;</a>
<h3>XBAR_ARBCON5</h3>
<h3>"Arbiter Control Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ARBCON5_ADDR = 0xF8700184</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ARBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ARBCON5.bits</b>&nbsp;&quot;Arbiter Control Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ARBCONm_MASK = <tt>0xfff8001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PRERREN</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>SRI Protocol Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Protocol errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Protocol errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCERREN</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>SRI Starvation Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation based errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation based errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETPRINT</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Set SRI Protocol Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETSCINT</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Set SRI Starvation Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTACK</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Interrupt Acknowledge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An Error for this arbiter is pending. The ERRADDR and ERR registers are not updated for new errors. Writing a one to this bitfield while it's set have the following results: The error lock of registers ERRADDR and ERR are released and the register could be updated with the next interrupt request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SMEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Starvation Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation mode is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation mode is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SPC</td>
<td>12</td>
<td>20 - 31</td>
<td>rw</td>
<td><tt>0xfff00000</tt></td>
<td>Starvation Protection Counter Reload Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfff8001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfff8001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000001c</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_PRIOL5">&nbsp;</a>
<h3>XBAR_PRIOL5</h3>
<h3>"Arbiter Priority Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_PRIOL5_ADDR = 0xF870018C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_PRIOLm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00543210</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_PRIOLm_t">XBAR_PRIOLm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_PRIOL5.bits</b>&nbsp;&quot;Arbiter Priority Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_PRIOLm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_PRIOLm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_PRIOLm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MASTER0</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Master 0 Priority
</td>
</tr>
<tr>
<td>MASTER1</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Master 1 Priority
</td>
</tr>
<tr>
<td>MASTER2</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Master 2 Priority
</td>
</tr>
<tr>
<td>MASTER3</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Master 3 Priority
</td>
</tr>
<tr>
<td>MASTER4</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>Master 4 Priority
</td>
</tr>
<tr>
<td>MASTER5</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Master 5 Priority
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERRADDR5">&nbsp;</a>
<h3>XBAR_ERRADDR5</h3>
<h3>"Error/Debug Address Capture Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERRADDR5_ADDR = 0xF8700190</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRADDRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERRADDR5.bits</b>&nbsp;&quot;Error/Debug Address Capture Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRADDRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Transaction Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERR5">&nbsp;</a>
<h3>XBAR_ERR5</h3>
<h3>"Error/Debug Capture Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERR5_ADDR = 0xF8700194</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERR5.bits</b>&nbsp;&quot;Error/Debug Capture Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRm_MASK = <tt>0xffff3ff7</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RD</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Read Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>WR</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Write Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVM</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Supervisor Mode Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was deasserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>OPC</td>
<td>4</td>
<td>4 - 7</td>
<td>rh</td>
<td><tt>0x000000f0</tt></td>
<td>Operation Code
</td>
</tr>
<tr>
<td>TR_ID</td>
<td>6</td>
<td>8 - 13</td>
<td>rh</td>
<td><tt>0x00003f00</tt></td>
<td>Transaction ID
</td>
</tr>
<tr>
<td>ADDR_ECC</td>
<td>8</td>
<td>16 - 23</td>
<td>rh</td>
<td><tt>0x00ff0000</tt></td>
<td>SRI Address Phase Error Detection Information
</td>
</tr>
<tr>
<td>MCI_SBS</td>
<td>8</td>
<td>24 - 31</td>
<td>rh</td>
<td><tt>0xff000000</tt></td>
<td>MCI Sideband Signals [7:0]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffff3ff7</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffff3ff7</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBCON5">&nbsp;</a>
<h3>XBAR_DBCON5</h3>
<h3>"Debug Control Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBCON5_ADDR = 0xF8700198</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBCON5.bits</b>&nbsp;&quot;Debug Control Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBCONm_MASK = <tt>0x0f9f000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DBEN</td>
<td>1</td>
<td>0 - 0</td>
<td>r</td>
<td><tt>0x00000001</tt></td>
<td>Status of OCDS Enable Signal
</td>
</tr>
<tr>
<td>DBSAT</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Debug (OCDS) Trigger Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The debug (OCDS) trigger was used and has to be rearmed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The debug (OCDS) trigger is armed</td></tr>
</table>
</td>
</tr>
<tr>
<td>REARM</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Rearm Debug (OCDS) Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read back value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Writing a one to this bit arms sets bit DBCON.DBSAT. Writing a one to this bitfield while it's set have the following results: The debug lock of registers ERRADDR and ERR are released and the register could be updated with the next debug event request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETDBEVT</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Debug Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A debug trigger event will be generated by this arbiter if the debug feature is enabled (DBCON.ENST is set). The registers ERR and ERRADD capture the status if not locked already.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDEN</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Read Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Read Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>WREN</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Write Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVMEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>SVM Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>SVM Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>SVM Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transaction addresses are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction address defined by the registers DBADD and DBMADD are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERREN</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Error Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Errored Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Errored Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASEN</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Master Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transactions from the master selected in bitfield MASTER are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction from the master selected in bitfield MASTER are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASTER</td>
<td>4</td>
<td>24 - 27</td>
<td>rh</td>
<td><tt>0x0f000000</tt></td>
<td>Master Trigger Selector
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0f9f0003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x009f000c</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f000002</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBADD5">&nbsp;</a>
<h3>XBAR_DBADD5</h3>
<h3>"Debug Mask Address Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBADD5_ADDR = 0xF870019C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBADD5_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBADD5_t">XBAR_DBADD5_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBADD5.bits</b>&nbsp;&quot;Debug Mask Address Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBADD5_MASK = <tt>0xbffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBADD5_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBADD5_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>28</td>
<td>2 - 29</td>
<td>rw</td>
<td><tt>0x3ffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>1</td>
<td>31 - 31</td>
<td>r</td>
<td><tt>0x80000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xbffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x3ffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBMADD5">&nbsp;</a>
<h3>XBAR_DBMADD5</h3>
<h3>"Debug Mask Address Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBMADD5_ADDR = 0xF87001A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBMADD5_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xC0000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBMADD5_t">XBAR_DBMADD5_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBMADD5.bits</b>&nbsp;&quot;Debug Mask Address Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBMADD5_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBMADD5_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBMADD5_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>28</td>
<td>2 - 29</td>
<td>rw</td>
<td><tt>0x3ffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>2</td>
<td>30 - 31</td>
<td>r</td>
<td><tt>0xc0000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x3ffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ARBCON6">&nbsp;</a>
<h3>XBAR_ARBCON6</h3>
<h3>"Arbiter Control Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ARBCON6_ADDR = 0xF87001C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ARBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ARBCONm_t">XBAR_ARBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ARBCON6.bits</b>&nbsp;&quot;Arbiter Control Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ARBCONm_MASK = <tt>0xfff8001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ARBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PRERREN</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>SRI Protocol Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Protocol errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Protocol errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCERREN</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>SRI Starvation Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation based errors are not recognized and no information is captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation based errors are recognized and information is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETPRINT</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Set SRI Protocol Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETSCINT</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Set SRI Starvation Interrupt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation interrupt is generated</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation interrupt is generated</td></tr>
</table>
</td>
</tr>
<tr>
<td>INTACK</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Interrupt Acknowledge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An Error for this arbiter is pending. The ERRADDR and ERR registers are not updated for new errors. Writing a one to this bitfield while it's set have the following results: The error lock of registers ERRADDR and ERR are released and the register could be updated with the next interrupt request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SMEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Starvation Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Starvation mode is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Starvation mode is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>SPC</td>
<td>12</td>
<td>20 - 31</td>
<td>rw</td>
<td><tt>0xfff00000</tt></td>
<td>Starvation Protection Counter Reload Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfff8001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfff8001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000001c</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_PRIOL6">&nbsp;</a>
<h3>XBAR_PRIOL6</h3>
<h3>"Arbiter Priority Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_PRIOL6_ADDR = 0xF87001CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_PRIOLm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00543210</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_PRIOLm_t">XBAR_PRIOLm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_PRIOL6.bits</b>&nbsp;&quot;Arbiter Priority Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_PRIOLm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_PRIOLm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_PRIOLm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MASTER0</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Master 0 Priority
</td>
</tr>
<tr>
<td>MASTER1</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Master 1 Priority
</td>
</tr>
<tr>
<td>MASTER2</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Master 2 Priority
</td>
</tr>
<tr>
<td>MASTER3</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Master 3 Priority
</td>
</tr>
<tr>
<td>MASTER4</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>Master 4 Priority
</td>
</tr>
<tr>
<td>MASTER5</td>
<td>4</td>
<td>20 - 23</td>
<td>rw</td>
<td><tt>0x00f00000</tt></td>
<td>Master 5 Priority
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERRADDR6">&nbsp;</a>
<h3>XBAR_ERRADDR6</h3>
<h3>"Error/Debug Address Capture Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERRADDR6_ADDR = 0xF87001D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRADDRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRADDRm_t">XBAR_ERRADDRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERRADDR6.bits</b>&nbsp;&quot;Error/Debug Address Capture Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRADDRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRADDRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Transaction Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ERR6">&nbsp;</a>
<h3>XBAR_ERR6</h3>
<h3>"Error/Debug Capture Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ERR6_ADDR = 0xF87001D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ERRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ERRm_t">XBAR_ERRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ERR6.bits</b>&nbsp;&quot;Error/Debug Capture Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ERRm_MASK = <tt>0xffff3ff7</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ERRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RD</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Read Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The read indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>WR</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Write Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was asserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The write indication SRI-Bus signal line was deasserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVM</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Supervisor Mode Indication Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was deasserted</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The supervisor mode indication SRI-Bus signal line was asserted</td></tr>
</table>
</td>
</tr>
<tr>
<td>OPC</td>
<td>4</td>
<td>4 - 7</td>
<td>rh</td>
<td><tt>0x000000f0</tt></td>
<td>Operation Code
</td>
</tr>
<tr>
<td>TR_ID</td>
<td>6</td>
<td>8 - 13</td>
<td>rh</td>
<td><tt>0x00003f00</tt></td>
<td>Transaction ID
</td>
</tr>
<tr>
<td>ADDR_ECC</td>
<td>8</td>
<td>16 - 23</td>
<td>rh</td>
<td><tt>0x00ff0000</tt></td>
<td>SRI Address Phase Error Detection Information
</td>
</tr>
<tr>
<td>MCI_SBS</td>
<td>8</td>
<td>24 - 31</td>
<td>rh</td>
<td><tt>0xff000000</tt></td>
<td>MCI Sideband Signals [7:0]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffff3ff7</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffff3ff7</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBCON6">&nbsp;</a>
<h3>XBAR_DBCON6</h3>
<h3>"Debug Control Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBCON6_ADDR = 0xF87001D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBCONm_t">XBAR_DBCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBCON6.bits</b>&nbsp;&quot;Debug Control Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBCONm_MASK = <tt>0x0f9f000f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBCONm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DBEN</td>
<td>1</td>
<td>0 - 0</td>
<td>r</td>
<td><tt>0x00000001</tt></td>
<td>Status of OCDS Enable Signal
</td>
</tr>
<tr>
<td>DBSAT</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Debug (OCDS) Trigger Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The debug (OCDS) trigger was used and has to be rearmed</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The debug (OCDS) trigger is armed</td></tr>
</table>
</td>
</tr>
<tr>
<td>REARM</td>
<td>1</td>
<td>2 - 2</td>
<td>w</td>
<td><tt>0x00000004</tt></td>
<td>Rearm Debug (OCDS) Trigger
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read back value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Writing a one to this bit arms sets bit DBCON.DBSAT. Writing a one to this bitfield while it's set have the following results: The debug lock of registers ERRADDR and ERR are released and the register could be updated with the next debug event request detected (see ). In the cycle after the write action the hardware automatically clears the bit.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETDBEVT</td>
<td>1</td>
<td>3 - 3</td>
<td>w</td>
<td><tt>0x00000008</tt></td>
<td>Set Debug Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Default value</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A debug trigger event will be generated by this arbiter if the debug feature is enabled (DBCON.ENST is set). The registers ERR and ERRADD capture the status if not locked already.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RDEN</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Read Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Read Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Read Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>WREN</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Write Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>SVMEN</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>SVM Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>SVM Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>SVM Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ADDEN</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Address Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transaction addresses are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction address defined by the registers DBADD and DBMADD are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERREN</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Error Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Errored Transaction are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Errored Transaction are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASEN</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Master Trigger Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Transactions from the master selected in bitfield MASTER are not used to trigger the debug trigger event (OCDS)</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Transaction from the master selected in bitfield MASTER are used to trigger the debug trigger event (OCDS)</td></tr>
</table>
</td>
</tr>
<tr>
<td>MASTER</td>
<td>4</td>
<td>24 - 27</td>
<td>rh</td>
<td><tt>0x0f000000</tt></td>
<td>Master Trigger Selector
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0f9f0003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x009f000c</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f000002</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBADD6">&nbsp;</a>
<h3>XBAR_DBADD6</h3>
<h3>"Debug Mask Address Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBADD6_ADDR = 0xF87001DC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBADDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBADDm_t">XBAR_DBADDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBADD6.bits</b>&nbsp;&quot;Debug Mask Address Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBADDm_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBADDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBADDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>29</td>
<td>2 - 30</td>
<td>rw</td>
<td><tt>0x7ffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>1</td>
<td>31 - 31</td>
<td>r</td>
<td><tt>0x80000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x7ffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBMADD6">&nbsp;</a>
<h3>XBAR_DBMADD6</h3>
<h3>"Debug Mask Address Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBMADD6_ADDR = 0xF87001E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBMADDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x80000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBMADDm_t">XBAR_DBMADDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBMADD6.bits</b>&nbsp;&quot;Debug Mask Address Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBMADDm_MASK = <tt>0xfffffffc</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBMADDm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBMADDm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDRESS</td>
<td>29</td>
<td>2 - 30</td>
<td>rw</td>
<td><tt>0x7ffffffc</tt></td>
<td>Debug Address Boundary
</td>
</tr>
<tr>
<td>ONE</td>
<td>1</td>
<td>31 - 31</td>
<td>r</td>
<td><tt>0x80000000</tt></td>
<td>Reserved
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffc</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x7ffffffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_ID">&nbsp;</a>
<h3>XBAR_ID</h3>
<h3>"Module Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_ID_ADDR = 0xF8700408</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0004D0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_ID_t">XBAR_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_ID.bits</b>&nbsp;&quot;Module Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_ID_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_ID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_ID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>r</td>
<td><tt>0x000000ff</tt></td>
<td>Module Revision Number
</td>
</tr>
<tr>
<td>MOD_TYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Module Type
</td>
</tr>
<tr>
<td>MOD_NUMBER</td>
<td>16</td>
<td>16 - 31</td>
<td>r</td>
<td><tt>0xffff0000</tt></td>
<td>Module Number Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_DBSAT">&nbsp;</a>
<h3>XBAR_DBSAT</h3>
<h3>"Debug Trigger Event Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_DBSAT_ADDR = 0xF870040C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_DBSAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_DBSAT_t">XBAR_DBSAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_DBSAT.bits</b>&nbsp;&quot;Debug Trigger Event Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_DBSAT_MASK = <tt>0x0000807f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_DBSAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_DBSAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SCI0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>SCI Debug Trigger Event Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCI1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>SCI Debug Trigger Event Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCI2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>SCI Debug Trigger Event Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCI3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>SCI Debug Trigger Event Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCI4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>SCI Debug Trigger Event Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCI5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>SCI Debug Trigger Event Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCI6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>SCI Debug Trigger Event Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Debug Trigger Event was detected for SCIn by its arbiter.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCID</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Default Slave Debug Trigger Event Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Debug Trigger Event was detected for the default slave by its arbiter.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Debug Trigger Event was detected for the default slave by its arbiter.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000807f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000807f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000807f</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_INTSAT">&nbsp;</a>
<h3>XBAR_INTSAT</h3>
<h3>"Arbiter Interrupt Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_INTSAT_ADDR = 0xF8700410</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_INTSAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_INTSAT_t">XBAR_INTSAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_INTSAT.bits</b>&nbsp;&quot;Arbiter Interrupt Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_INTSAT_MASK = <tt>0x807f807f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_INTSAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_INTSAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SCSCI0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Starvation Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCSCI1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Starvation Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCSCI2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Starvation Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCSCI3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Starvation Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCSCI4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Starvation Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCSCI5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>Starvation Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCSCI6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Starvation Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>SCSCID</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Starvation Error from Default Slave Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No starvation error is pending from default slave</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A starvation error is pending from default slave</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRSCI16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>Protocol Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRSCI17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>Protocol Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRSCI18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>Protocol Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRSCI19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>Protocol Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRSCI20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>Protocol Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRSCI21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>Protocol Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRSCI22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>Protocol Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRSCID</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>Protocol Error from Default Slave Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No protocol error is pending from default slave</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A protocol error is pending from default slave</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x807f807f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x807f807f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x807f807f</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_IDINTSAT">&nbsp;</a>
<h3>XBAR_IDINTSAT</h3>
<h3>"Transaction ID Interrupt Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_IDINTSAT_ADDR = 0xF8700414</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_IDINTSAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_IDINTSAT_t">XBAR_IDINTSAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_IDINTSAT.bits</b>&nbsp;&quot;Transaction ID Interrupt Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_IDINTSAT_MASK = <tt>0x003f807f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_IDINTSAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_IDINTSAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>IDSCI0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Transaction ID Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDSCI1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Transaction ID Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDSCI2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Transaction ID Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDSCI3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Transaction ID Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDSCI4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Transaction ID Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDSCI5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>Transaction ID Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDSCI6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Transaction ID Error from SCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from SCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from SCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDSCID</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Transaction ID Error from Default Slave Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from default slave</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from default slave</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDMCI16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>Transaction ID Error from MCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from MCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from MCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDMCI17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>Transaction ID Error from MCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from MCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from MCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDMCI18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>Transaction ID Error from MCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from MCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from MCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDMCI19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>Transaction ID Error from MCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from MCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from MCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDMCI20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>Transaction ID Error from MCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from MCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from MCIn</td></tr>
</table>
</td>
</tr>
<tr>
<td>IDMCI21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>Transaction ID Error from MCIn Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error is pending from MCIn</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error is pending from MCIn</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x003f807f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x003f807f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x003f807f</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_IDINTEN">&nbsp;</a>
<h3>XBAR_IDINTEN</h3>
<h3>"Transaction ID Interrupt Enable Register"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_IDINTEN_ADDR = 0xF8700418</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_IDINTEN_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x003F807F</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_IDINTEN_t">XBAR_IDINTEN_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_IDINTEN.bits</b>&nbsp;&quot;Transaction ID Interrupt Enable Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_IDINTEN_MASK = <tt>0x003f807f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_IDINTEN_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_IDINTEN_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ENSCI0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Enable ID Error from SCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from SCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from SCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSCI1</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Enable ID Error from SCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from SCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from SCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSCI2</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Enable ID Error from SCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from SCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from SCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSCI3</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Enable ID Error from SCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from SCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from SCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSCI4</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Enable ID Error from SCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from SCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from SCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSCI5</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Enable ID Error from SCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from SCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from SCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSCI6</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Enable ID Error from SCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from SCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from SCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENSCID</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Enable ID Error from Default Slave
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from the default slave is sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from the default slave is sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENMCI16</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Enable ID Error from MCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from MCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from MCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENMCI17</td>
<td>1</td>
<td>17 - 17</td>
<td>rw</td>
<td><tt>0x00020000</tt></td>
<td>Enable ID Error from MCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from MCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from MCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENMCI18</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Enable ID Error from MCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from MCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from MCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENMCI19</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>Enable ID Error from MCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from MCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from MCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENMCI20</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Enable ID Error from MCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from MCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from MCIn are sampled</td></tr>
</table>
</td>
</tr>
<tr>
<td>ENMCI21</td>
<td>1</td>
<td>21 - 21</td>
<td>rw</td>
<td><tt>0x00200000</tt></td>
<td>Enable ID Error from MCIn
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No transaction ID error from MCIn are sampled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A transaction ID error from MCIn are sampled</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x003f807f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x003f807f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="XBAR_SRC">&nbsp;</a>
<h3>XBAR_SRC</h3>
<h3>"XBar_SRI Service Request Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>XBAR_SRC_ADDR = 0xF87004FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>XBAR_SRC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/x.html#XBAR_SRC_t">XBAR_SRC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>XBAR_SRC.bits</b>&nbsp;&quot;XBar_SRI Service Request Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>XBAR_SRC_MASK = <tt>0x0000fcff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>XBAR_SRC_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>XBAR_SRC_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Type-of-Service State
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Flag Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Flag Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00003cff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000dcff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


