 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:45:50 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: tt1p05v125c   Library: saed32rvt_tt1p05v125c

Information: Percent of Arnoldi-based delays = 27.36%

  Startpoint: timer_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: timer_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     DTran     Trans     Delta    Derate      Incr       Path      Location / Load        Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                     0.000      0.000
  clk (in)                                                    0.000                         0.000 @    0.000 r    (68.10, 0.00)
  clk (net)                      3       82.724                                             0.000      0.000 r    [22.39,82.72]          d 
  CTSINVX32_RVT_G1B2I1/A (INVX32_LVT)               0.000     0.031     0.000               0.017 @    0.017 r    (139.57,147.76)        d 
  CTSINVX32_RVT_G1B2I1/Y (INVX32_LVT)                         0.034                         0.019 @    0.036 f    (140.94,147.82)        d 
  clk_G1B1I1 (net)               5      118.950                                             0.000      0.036 f    [18.50,118.95]         d 
  CTSINVX32_RVT_G1B1I10_1/A (INVX32_LVT)            0.000     0.034     0.000               0.001 @    0.037 f    (144.93,139.63)        d 
  CTSINVX32_RVT_G1B1I10_1/Y (INVX32_LVT)                      0.036                         0.023 @    0.060 r    (143.56,139.57)        d 
  clk_G1B2I10 (net)            131      151.232                                             0.000      0.060 r    [69.85,151.23]         d 
  timer_reg_0_/CLK (DFFX1_HVT)                      0.000     0.036     0.000               0.009 @    0.069 r    (170.63,82.00)         so 
  timer_reg_0_/CLK (DFFX1_HVT)                      0.000     0.036     0.000               0.000      0.069 r    (170.63,82.00)         so 
  timer_reg_0_/QN (DFFX1_HVT)                                 0.062                         0.141      0.209 f    (173.74,82.56)         so 
  n12067 (net)                   2        3.551                                             0.000      0.209 f    [2.67,3.55]
  U12270/A4 (AO22X1_HVT)                            0.000     0.062    -0.013              -0.013 &    0.196 f    (172.71,84.11)
  U12270/Y (AO22X1_HVT)                                       0.026                         0.061      0.257 f    (172.11,84.34)
  n3725 (net)                    1        1.134                                             0.000      0.257 f    [0.63,1.13]
  timer_reg_0_/D (DFFX1_HVT)                        0.000     0.026    -0.001              -0.001 &    0.257 f    (170.31,82.84)         so 
  data arrival time                                                                                    0.257

  clock clk (rise edge)                                                                     0.000      0.000
  clk (in)                                                    0.000                         0.000 @    0.000 r    (68.10, 0.00)
  clk (net)                      3       82.724                                             0.000      0.000 r    [22.39,82.72]          d 
  CTSINVX32_RVT_G1B2I1/A (INVX32_LVT)               0.000     0.031     0.000               0.017 @    0.017 r    (139.57,147.76)        d 
  CTSINVX32_RVT_G1B2I1/Y (INVX32_LVT)                         0.034                         0.019 @    0.036 f    (140.94,147.82)        d 
  clk_G1B1I1 (net)               5      118.950                                             0.000      0.036 f    [18.50,118.95]         d 
  CTSINVX32_RVT_G1B1I10_1/A (INVX32_LVT)            0.000     0.034     0.000               0.001 @    0.037 f    (144.93,139.63)        d 
  CTSINVX32_RVT_G1B1I10_1/Y (INVX32_LVT)                      0.036                         0.023 @    0.060 r    (143.56,139.57)        d 
  clk_G1B2I10 (net)            131      151.232                                             0.000      0.060 r    [69.85,151.23]         d 
  timer_reg_0_/CLK (DFFX1_HVT)                      0.000     0.036     0.000               0.009 @    0.069 r    (170.63,82.00)         so 
  clock reconvergence pessimism                                                             0.000      0.069
  timer_reg_0_/CLK (DFFX1_HVT)                                                              0.000      0.069 r
  library hold time                                                                         0.008      0.077
  data required time                                                                                   0.077
  -------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.077
  data arrival time                                                                                   -0.257
  -------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.180


1
