

================================================================
== Vivado HLS Report for 'fir_filter_ld'
================================================================
* Date:           Thu Apr  8 21:10:09 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        03
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.413 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        8|       16| 80.000 ns | 0.160 us |    8|   16|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_ls_fu_103  |operator_ls  |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         2|          -|          -|     4|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    261|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       5|    105|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     42|    -|
|Register         |        -|      -|      78|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      83|    408|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+---+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E| FF| LUT | URAM|
    +------------------------+-------------+---------+-------+---+-----+-----+
    |grp_operator_ls_fu_103  |operator_ls  |        0|      0|  5|  105|    0|
    +------------------------+-------------+---------+-------+---+-----+-----+
    |Total                   |             |        0|      0|  5|  105|    0|
    +------------------------+-------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_212_p2  |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_2_fu_246_p2  |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_3_fu_280_p2  |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_fu_178_p2    |     *    |      0|  0|  41|           8|           8|
    |add_ln703_1_fu_308_p2   |     +    |      0|  0|  25|          18|          18|
    |add_ln703_fu_298_p2     |     +    |      0|  0|  25|          18|          18|
    |i_fu_123_p2             |     +    |      0|  0|  12|           3|           1|
    |y_V                     |     +    |      0|  0|  26|          19|          19|
    |icmp_ln11_fu_117_p2     |   icmp   |      0|  0|   9|           3|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 261|          93|          92|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |i_0_reg_92  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  42|          8|    4|         12|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  5|   0|    5|          0|
    |grp_operator_ls_fu_103_ap_start_reg  |  1|   0|    1|          0|
    |h_int_V_0                            |  8|   0|    8|          0|
    |h_int_V_1                            |  8|   0|    8|          0|
    |h_int_V_2                            |  8|   0|    8|          0|
    |h_int_V_3                            |  8|   0|    8|          0|
    |i_0_reg_92                           |  3|   0|    3|          0|
    |i_reg_332                            |  3|   0|    3|          0|
    |regs_regs_V_0                        |  8|   0|    8|          0|
    |regs_regs_V_1                        |  8|   0|    8|          0|
    |regs_regs_V_2                        |  8|   0|    8|          0|
    |regs_regs_V_3                        |  8|   0|    8|          0|
    |trunc_ln203_reg_342                  |  2|   0|    2|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 78|   0|   78|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | fir_filter_ld | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | fir_filter_ld | return value |
|ap_start      |  in |    1| ap_ctrl_hs | fir_filter_ld | return value |
|ap_done       | out |    1| ap_ctrl_hs | fir_filter_ld | return value |
|ap_idle       | out |    1| ap_ctrl_hs | fir_filter_ld | return value |
|ap_ready      | out |    1| ap_ctrl_hs | fir_filter_ld | return value |
|x_V           |  in |    8|   ap_none  |      x_V      |    pointer   |
|h_V_address0  | out |    2|  ap_memory |      h_V      |     array    |
|h_V_ce0       | out |    1|  ap_memory |      h_V      |     array    |
|h_V_q0        |  in |    8|  ap_memory |      h_V      |     array    |
|y_V           | out |   19|   ap_vld   |      y_V      |    pointer   |
|y_V_ap_vld    | out |    1|   ap_vld   |      y_V      |    pointer   |
|ld            |  in |    1|   ap_none  |       ld      |    pointer   |
+--------------+-----+-----+------------+---------------+--------------+

