m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vAluUnit
!s110 1642506273
!i10b 1
!s100 M[M8^1f[Koj8hVjzW2G:=2
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IlUOM2Lz2l45iD^FbbO?4N3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/W24876/Desktop/modelsim_project/Lab4
w1642501140
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/AluUnit.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/AluUnit.v
!i122 198
L0 1 156
Z3 OV;L;2020.1;71
r1
!s85 0
31
Z4 !s108 1642506273.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/AluUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/AluUnit.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@alu@unit
vBranchComp
Z7 !s110 1642506274
!i10b 1
!s100 Vn:2P6W0f`L3aJe8SaKIL3
R0
Ii1mA;61i5kedLTRYNJ=n63
R1
R2
Z8 w1641981423
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/BranchComp.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/BranchComp.v
!i122 199
L0 1 50
R3
r1
!s85 0
31
R4
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/BranchComp.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/BranchComp.v|
!i113 1
R5
R6
n@branch@comp
vControlUnit
R7
!i10b 1
!s100 W?03N8@QDZDRODhSk>R;E0
R0
Ioi`8IUN>k_<X2oW[zcGm:2
R1
R2
w1642506179
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ControlUnit.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/ControlUnit.v
!i122 200
L0 1 399
R3
r1
!s85 0
31
!s108 1642506274.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ControlUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ControlUnit.v|
!i113 1
R5
R6
n@control@unit
vImmGen
Z9 !s110 1642506275
!i10b 1
!s100 1PH^7aYD0f89CR@:g1S_g1
R0
ImoBOMCce214S[Reda;^3Y3
R1
R2
R8
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ImmGen.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/ImmGen.v
!i122 201
L0 1 77
R3
r1
!s85 0
31
Z10 !s108 1642506275.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ImmGen.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ImmGen.v|
!i113 1
R5
R6
n@imm@gen
vMicroCode
!s110 1642506276
!i10b 1
!s100 kjGJY1OVlI1dc8;R;KNc]2
R0
I:[526aTXhbz>0l<1LoNI50
R1
R2
w1642505372
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/MicroCode.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/MicroCode.v
!i122 203
L0 1 199
R3
r1
!s85 0
31
Z11 !s108 1642506276.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/MicroCode.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/MicroCode.v|
!i113 1
R5
R6
n@micro@code
vREG_FILE
Z12 !s110 1642506277
!i10b 1
!s100 F?Ro0Z1WNb]1ai4=eCG8f3
R0
ICg4fRCWDlmD]mg6adkiNX1
R1
R2
Z13 w1641819713
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/REG_FILE.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/REG_FILE.v
!i122 204
L0 1 72
R3
r1
!s85 0
31
R11
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/REG_FILE.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/REG_FILE.v|
!i113 1
R5
R6
n@r@e@g_@f@i@l@e
vRISCV_CLKRST
R12
!i10b 1
!s100 Kl1ojc8dfbzn6Bk>K`H?Z0
R0
IXzHz]DHk[TYaW4;Y00a=E2
R1
R2
R13
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_CLKRST.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_CLKRST.v
!i122 205
L0 3 21
R3
r1
!s85 0
31
!s108 1642506277.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_CLKRST.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_CLKRST.v|
!i113 1
R5
R6
n@r@i@s@c@v_@c@l@k@r@s@t
vRISCV_TOP
Z14 !s110 1642506278
!i10b 1
!s100 jR4OkTS=R?P7SZMQd=PcA1
R0
IJK^23Gz3@8AW5]a>:i^K92
R1
R2
w1642504867
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_TOP.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_TOP.v
!i122 206
L0 1 255
R3
r1
!s85 0
31
Z15 !s108 1642506278.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_TOP.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_TOP.v|
!i113 1
R5
R6
n@r@i@s@c@v_@t@o@p
vSP_SRAM
R9
!i10b 1
!s100 oZfzSBjZHcGHT>G?0i0];0
R0
IkiAKdeQbMSg2b=jedHRVR3
R1
R2
R13
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/Mem_Model.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/Mem_Model.v
!i122 202
L0 2 42
R3
r1
!s85 0
31
R10
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/Mem_Model.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/Mem_Model.v|
!i113 1
R5
R6
n@s@p_@s@r@a@m
vTB_RISCV
R14
!i10b 1
!s100 F495QgJ?UZD9?B;AIQVaa0
R0
IMf@5_7X[bY^2JZP:Vn:JW1
R1
R2
w1642501952
8C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v
!i122 207
L0 5 174
R3
r1
!s85 0
31
R15
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v|
!i113 1
R5
R6
n@t@b_@r@i@s@c@v
