Classic Timing Analyzer report for lap8_pre
Tue Dec 13 07:55:18 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 9.029 ns    ; ADDR[7]   ; Q[2]~reg0 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.545 ns    ; Q[4]~reg0 ; Q[4]      ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.323 ns    ; ENA       ; Q[3]~reg0 ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+---------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To        ; To Clock ;
+-------+--------------+------------+---------+-----------+----------+
; N/A   ; None         ; 9.029 ns   ; ADDR[7] ; Q[2]~reg0 ; CLK      ;
; N/A   ; None         ; 8.610 ns   ; ADDR[0] ; Q[2]~reg0 ; CLK      ;
; N/A   ; None         ; 8.433 ns   ; ADDR[1] ; Q[2]~reg0 ; CLK      ;
; N/A   ; None         ; 8.428 ns   ; ADDR[4] ; Q[0]~reg0 ; CLK      ;
; N/A   ; None         ; 8.384 ns   ; ADDR[4] ; Q[1]~reg0 ; CLK      ;
; N/A   ; None         ; 8.382 ns   ; ADDR[3] ; Q[1]~reg0 ; CLK      ;
; N/A   ; None         ; 8.104 ns   ; ADDR[2] ; Q[0]~reg0 ; CLK      ;
; N/A   ; None         ; 8.076 ns   ; ADDR[3] ; Q[0]~reg0 ; CLK      ;
; N/A   ; None         ; 7.837 ns   ; ADDR[6] ; Q[0]~reg0 ; CLK      ;
; N/A   ; None         ; 7.667 ns   ; ADDR[1] ; Q[1]~reg0 ; CLK      ;
; N/A   ; None         ; 7.563 ns   ; ADDR[0] ; Q[1]~reg0 ; CLK      ;
; N/A   ; None         ; 7.363 ns   ; ADDR[1] ; Q[0]~reg0 ; CLK      ;
; N/A   ; None         ; 7.245 ns   ; ADDR[0] ; Q[0]~reg0 ; CLK      ;
; N/A   ; None         ; 7.163 ns   ; ADDR[6] ; Q[3]~reg0 ; CLK      ;
; N/A   ; None         ; 7.083 ns   ; ADDR[0] ; Q[3]~reg0 ; CLK      ;
; N/A   ; None         ; 7.064 ns   ; ADDR[6] ; Q[1]~reg0 ; CLK      ;
; N/A   ; None         ; 6.984 ns   ; ADDR[2] ; Q[3]~reg0 ; CLK      ;
; N/A   ; None         ; 6.861 ns   ; ADDR[4] ; Q[2]~reg0 ; CLK      ;
; N/A   ; None         ; 6.820 ns   ; ADDR[6] ; Q[2]~reg0 ; CLK      ;
; N/A   ; None         ; 6.775 ns   ; ADDR[1] ; Q[3]~reg0 ; CLK      ;
; N/A   ; None         ; 6.626 ns   ; ADDR[7] ; Q[3]~reg0 ; CLK      ;
; N/A   ; None         ; 6.564 ns   ; ADDR[3] ; Q[4]~reg0 ; CLK      ;
; N/A   ; None         ; 6.290 ns   ; ADDR[7] ; Q[4]~reg0 ; CLK      ;
; N/A   ; None         ; 6.119 ns   ; ADDR[1] ; Q[4]~reg0 ; CLK      ;
; N/A   ; None         ; 5.932 ns   ; ADDR[2] ; Q[4]~reg0 ; CLK      ;
; N/A   ; None         ; 5.902 ns   ; ADDR[7] ; Q[5]~reg0 ; CLK      ;
; N/A   ; None         ; 5.640 ns   ; ADDR[3] ; Q[5]~reg0 ; CLK      ;
; N/A   ; None         ; 5.570 ns   ; ADDR[4] ; Q[4]~reg0 ; CLK      ;
; N/A   ; None         ; 5.292 ns   ; ADDR[2] ; Q[1]~reg0 ; CLK      ;
; N/A   ; None         ; 5.186 ns   ; ADDR[4] ; Q[5]~reg0 ; CLK      ;
; N/A   ; None         ; 5.145 ns   ; ADDR[6] ; Q[4]~reg0 ; CLK      ;
; N/A   ; None         ; 4.971 ns   ; ADDR[5] ; Q[2]~reg0 ; CLK      ;
; N/A   ; None         ; 4.933 ns   ; ADDR[7] ; Q[1]~reg0 ; CLK      ;
; N/A   ; None         ; 4.768 ns   ; ADDR[4] ; Q[3]~reg0 ; CLK      ;
; N/A   ; None         ; 4.747 ns   ; ADDR[7] ; Q[0]~reg0 ; CLK      ;
; N/A   ; None         ; 4.672 ns   ; ADDR[7] ; Q[7]~reg0 ; CLK      ;
; N/A   ; None         ; 4.663 ns   ; ADDR[7] ; Q[6]~reg0 ; CLK      ;
; N/A   ; None         ; 4.556 ns   ; ADDR[3] ; Q[3]~reg0 ; CLK      ;
; N/A   ; None         ; 4.540 ns   ; ADDR[2] ; Q[2]~reg0 ; CLK      ;
; N/A   ; None         ; 4.469 ns   ; ADDR[6] ; Q[5]~reg0 ; CLK      ;
; N/A   ; None         ; 4.468 ns   ; ADDR[6] ; Q[6]~reg0 ; CLK      ;
; N/A   ; None         ; 4.287 ns   ; ADDR[3] ; Q[2]~reg0 ; CLK      ;
; N/A   ; None         ; 4.001 ns   ; ADDR[5] ; Q[1]~reg0 ; CLK      ;
; N/A   ; None         ; 2.733 ns   ; ADDR[5] ; Q[3]~reg0 ; CLK      ;
; N/A   ; None         ; 0.604 ns   ; ADDR[5] ; Q[4]~reg0 ; CLK      ;
; N/A   ; None         ; 0.599 ns   ; ADDR[5] ; Q[6]~reg0 ; CLK      ;
; N/A   ; None         ; 0.598 ns   ; ADDR[5] ; Q[5]~reg0 ; CLK      ;
; N/A   ; None         ; 0.581 ns   ; ADDR[5] ; Q[0]~reg0 ; CLK      ;
; N/A   ; None         ; 0.500 ns   ; ENA     ; Q[0]~reg0 ; CLK      ;
; N/A   ; None         ; 0.260 ns   ; ENA     ; Q[4]~reg0 ; CLK      ;
; N/A   ; None         ; 0.260 ns   ; ENA     ; Q[5]~reg0 ; CLK      ;
; N/A   ; None         ; 0.260 ns   ; ENA     ; Q[6]~reg0 ; CLK      ;
; N/A   ; None         ; 0.260 ns   ; ENA     ; Q[7]~reg0 ; CLK      ;
; N/A   ; None         ; 0.257 ns   ; ENA     ; Q[2]~reg0 ; CLK      ;
; N/A   ; None         ; 0.154 ns   ; ENA     ; Q[1]~reg0 ; CLK      ;
; N/A   ; None         ; -0.093 ns  ; ENA     ; Q[3]~reg0 ; CLK      ;
+-------+--------------+------------+---------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 7.545 ns   ; Q[4]~reg0 ; Q[4] ; CLK        ;
; N/A   ; None         ; 7.452 ns   ; Q[5]~reg0 ; Q[5] ; CLK        ;
; N/A   ; None         ; 7.192 ns   ; Q[1]~reg0 ; Q[1] ; CLK        ;
; N/A   ; None         ; 6.951 ns   ; Q[6]~reg0 ; Q[6] ; CLK        ;
; N/A   ; None         ; 6.668 ns   ; Q[7]~reg0 ; Q[7] ; CLK        ;
; N/A   ; None         ; 6.604 ns   ; Q[0]~reg0 ; Q[0] ; CLK        ;
; N/A   ; None         ; 6.562 ns   ; Q[2]~reg0 ; Q[2] ; CLK        ;
; N/A   ; None         ; 5.898 ns   ; Q[3]~reg0 ; Q[3] ; CLK        ;
+-------+--------------+------------+-----------+------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+---------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To        ; To Clock ;
+---------------+-------------+-----------+---------+-----------+----------+
; N/A           ; None        ; 0.323 ns  ; ENA     ; Q[3]~reg0 ; CLK      ;
; N/A           ; None        ; 0.076 ns  ; ENA     ; Q[1]~reg0 ; CLK      ;
; N/A           ; None        ; -0.027 ns ; ENA     ; Q[2]~reg0 ; CLK      ;
; N/A           ; None        ; -0.030 ns ; ENA     ; Q[4]~reg0 ; CLK      ;
; N/A           ; None        ; -0.030 ns ; ENA     ; Q[5]~reg0 ; CLK      ;
; N/A           ; None        ; -0.030 ns ; ENA     ; Q[6]~reg0 ; CLK      ;
; N/A           ; None        ; -0.030 ns ; ENA     ; Q[7]~reg0 ; CLK      ;
; N/A           ; None        ; -0.270 ns ; ENA     ; Q[0]~reg0 ; CLK      ;
; N/A           ; None        ; -0.351 ns ; ADDR[5] ; Q[0]~reg0 ; CLK      ;
; N/A           ; None        ; -0.368 ns ; ADDR[5] ; Q[5]~reg0 ; CLK      ;
; N/A           ; None        ; -0.369 ns ; ADDR[5] ; Q[6]~reg0 ; CLK      ;
; N/A           ; None        ; -0.374 ns ; ADDR[5] ; Q[4]~reg0 ; CLK      ;
; N/A           ; None        ; -0.538 ns ; ADDR[5] ; Q[3]~reg0 ; CLK      ;
; N/A           ; None        ; -1.080 ns ; ADDR[5] ; Q[1]~reg0 ; CLK      ;
; N/A           ; None        ; -1.217 ns ; ADDR[5] ; Q[2]~reg0 ; CLK      ;
; N/A           ; None        ; -3.781 ns ; ADDR[7] ; Q[1]~reg0 ; CLK      ;
; N/A           ; None        ; -3.786 ns ; ADDR[3] ; Q[3]~reg0 ; CLK      ;
; N/A           ; None        ; -3.851 ns ; ADDR[7] ; Q[0]~reg0 ; CLK      ;
; N/A           ; None        ; -3.938 ns ; ADDR[2] ; Q[2]~reg0 ; CLK      ;
; N/A           ; None        ; -4.057 ns ; ADDR[3] ; Q[2]~reg0 ; CLK      ;
; N/A           ; None        ; -4.184 ns ; ADDR[1] ; Q[0]~reg0 ; CLK      ;
; N/A           ; None        ; -4.238 ns ; ADDR[6] ; Q[6]~reg0 ; CLK      ;
; N/A           ; None        ; -4.239 ns ; ADDR[6] ; Q[5]~reg0 ; CLK      ;
; N/A           ; None        ; -4.340 ns ; ADDR[0] ; Q[0]~reg0 ; CLK      ;
; N/A           ; None        ; -4.344 ns ; ADDR[0] ; Q[3]~reg0 ; CLK      ;
; N/A           ; None        ; -4.433 ns ; ADDR[7] ; Q[5]~reg0 ; CLK      ;
; N/A           ; None        ; -4.433 ns ; ADDR[7] ; Q[6]~reg0 ; CLK      ;
; N/A           ; None        ; -4.442 ns ; ADDR[7] ; Q[7]~reg0 ; CLK      ;
; N/A           ; None        ; -4.445 ns ; ADDR[4] ; Q[0]~reg0 ; CLK      ;
; N/A           ; None        ; -4.538 ns ; ADDR[4] ; Q[3]~reg0 ; CLK      ;
; N/A           ; None        ; -4.608 ns ; ADDR[2] ; Q[0]~reg0 ; CLK      ;
; N/A           ; None        ; -4.633 ns ; ADDR[6] ; Q[4]~reg0 ; CLK      ;
; N/A           ; None        ; -4.655 ns ; ADDR[6] ; Q[0]~reg0 ; CLK      ;
; N/A           ; None        ; -4.673 ns ; ADDR[7] ; Q[2]~reg0 ; CLK      ;
; N/A           ; None        ; -4.703 ns ; ADDR[7] ; Q[3]~reg0 ; CLK      ;
; N/A           ; None        ; -4.749 ns ; ADDR[4] ; Q[2]~reg0 ; CLK      ;
; N/A           ; None        ; -4.756 ns ; ADDR[0] ; Q[2]~reg0 ; CLK      ;
; N/A           ; None        ; -4.762 ns ; ADDR[0] ; Q[1]~reg0 ; CLK      ;
; N/A           ; None        ; -4.766 ns ; ADDR[3] ; Q[0]~reg0 ; CLK      ;
; N/A           ; None        ; -4.779 ns ; ADDR[1] ; Q[3]~reg0 ; CLK      ;
; N/A           ; None        ; -4.782 ns ; ADDR[6] ; Q[2]~reg0 ; CLK      ;
; N/A           ; None        ; -4.782 ns ; ADDR[6] ; Q[3]~reg0 ; CLK      ;
; N/A           ; None        ; -4.834 ns ; ADDR[7] ; Q[4]~reg0 ; CLK      ;
; N/A           ; None        ; -4.845 ns ; ADDR[4] ; Q[1]~reg0 ; CLK      ;
; N/A           ; None        ; -4.927 ns ; ADDR[4] ; Q[4]~reg0 ; CLK      ;
; N/A           ; None        ; -4.956 ns ; ADDR[4] ; Q[5]~reg0 ; CLK      ;
; N/A           ; None        ; -5.029 ns ; ADDR[1] ; Q[1]~reg0 ; CLK      ;
; N/A           ; None        ; -5.036 ns ; ADDR[6] ; Q[1]~reg0 ; CLK      ;
; N/A           ; None        ; -5.062 ns ; ADDR[2] ; Q[1]~reg0 ; CLK      ;
; N/A           ; None        ; -5.097 ns ; ADDR[1] ; Q[2]~reg0 ; CLK      ;
; N/A           ; None        ; -5.215 ns ; ADDR[3] ; Q[1]~reg0 ; CLK      ;
; N/A           ; None        ; -5.284 ns ; ADDR[2] ; Q[4]~reg0 ; CLK      ;
; N/A           ; None        ; -5.410 ns ; ADDR[3] ; Q[5]~reg0 ; CLK      ;
; N/A           ; None        ; -5.471 ns ; ADDR[1] ; Q[4]~reg0 ; CLK      ;
; N/A           ; None        ; -5.532 ns ; ADDR[3] ; Q[4]~reg0 ; CLK      ;
; N/A           ; None        ; -5.617 ns ; ADDR[2] ; Q[3]~reg0 ; CLK      ;
+---------------+-------------+-----------+---------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 13 07:55:17 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lap8_pre -c lap8_pre --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "Q[2]~reg0" (data pin = "ADDR[7]", clock pin = "CLK") is 9.029 ns
    Info: + Longest pin to register delay is 11.403 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_97; Fanout = 31; PIN Node = 'ADDR[7]'
        Info: 2: + IC(5.971 ns) + CELL(0.150 ns) = 6.963 ns; Loc. = LCCOMB_X19_Y4_N16; Fanout = 1; COMB Node = 'Mux4~12'
        Info: 3: + IC(1.223 ns) + CELL(0.436 ns) = 8.622 ns; Loc. = LCCOMB_X24_Y5_N12; Fanout = 1; COMB Node = 'Mux4~14'
        Info: 4: + IC(1.211 ns) + CELL(0.420 ns) = 10.253 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 1; COMB Node = 'Mux4~16'
        Info: 5: + IC(0.251 ns) + CELL(0.416 ns) = 10.920 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 1; COMB Node = 'Mux4~17'
        Info: 6: + IC(0.249 ns) + CELL(0.150 ns) = 11.319 ns; Loc. = LCCOMB_X17_Y6_N0; Fanout = 1; COMB Node = 'Mux4~24'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 11.403 ns; Loc. = LCFF_X17_Y6_N1; Fanout = 1; REG Node = 'Q[2]~reg0'
        Info: Total cell delay = 2.498 ns ( 21.91 % )
        Info: Total interconnect delay = 8.905 ns ( 78.09 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.338 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.690 ns) + CELL(0.537 ns) = 2.338 ns; Loc. = LCFF_X17_Y6_N1; Fanout = 1; REG Node = 'Q[2]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.27 % )
        Info: Total interconnect delay = 0.812 ns ( 34.73 % )
Info: tco from clock "CLK" to destination pin "Q[4]" through register "Q[4]~reg0" is 7.545 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.356 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X19_Y4_N1; Fanout = 1; REG Node = 'Q[4]~reg0'
        Info: Total cell delay = 1.526 ns ( 64.77 % )
        Info: Total interconnect delay = 0.830 ns ( 35.23 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N1; Fanout = 1; REG Node = 'Q[4]~reg0'
        Info: 2: + IC(2.140 ns) + CELL(2.799 ns) = 4.939 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'Q[4]'
        Info: Total cell delay = 2.799 ns ( 56.67 % )
        Info: Total interconnect delay = 2.140 ns ( 43.33 % )
Info: th for register "Q[3]~reg0" (data pin = "ENA", clock pin = "CLK") is 0.323 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.362 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X27_Y5_N1; Fanout = 1; REG Node = 'Q[3]~reg0'
        Info: Total cell delay = 1.526 ns ( 64.61 % )
        Info: Total interconnect delay = 0.836 ns ( 35.39 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.305 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_89; Fanout = 8; PIN Node = 'ENA'
        Info: 2: + IC(0.646 ns) + CELL(0.660 ns) = 2.305 ns; Loc. = LCFF_X27_Y5_N1; Fanout = 1; REG Node = 'Q[3]~reg0'
        Info: Total cell delay = 1.659 ns ( 71.97 % )
        Info: Total interconnect delay = 0.646 ns ( 28.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Tue Dec 13 07:55:18 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


