<?xml version="1.0" encoding="UTF-8"?>
<!--
// Description : ahbstat.xml
// Author : SPIRIT Schema Working Group - Christophe Amerijckx
// Version: 1.2
//
// 
// Revision:    $Revision: 1506 $
// Date:        $Date: 2009-04-25 23:51:56 -0700 (Sat, 25 Apr 2009) $
// 
// Copyright (c) 2006, 2008, 2009 The SPIRIT Consortium.
// 
// This work forms part of a deliverable of The SPIRIT Consortium.
// 
// Use of these materials are governed by the legal terms and conditions
// outlined in the disclaimer available from www.spiritconsortium.org.
// 
// This source file is provided on an AS IS basis.  The SPIRIT
// Consortium disclaims any warranty express or implied including
// any warranty of merchantability and fitness for use for a
// particular purpose.
// 
// The user of the source file shall indemnify and hold The SPIRIT
// Consortium and its members harmless from any damages or liability.
// Users are requested to provide feedback to The SPIRIT Consortium
// using either mailto:feedback@lists.spiritconsortium.org or the forms at 
// http://www.spiritconsortium.org/about/contact_us/
// 
// This file may be copied, and distributed, with or without
// modifications; this notice must be included on any copy.
-->
<component xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
                  xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
                  xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014 http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
   <vendor>spiritconsortium.org</vendor>
   <library>Leon2RTL</library>
   <name>ahbstatSlave</name>
   <version>1.2</version>
   <busInterfaces>
      <busInterface>
         <name>AHBClk</name>
         <busType vendor="spiritconsortium.org" library="busdef.clock" name="clock" version="1.0"/>
         <abstractionTypes>
            <abstractionType>
               <abstractionRef vendor="spiritconsortium.org" library="busdef.clock" name="clock_rtl"
                                      version="1.0"/>
               <portMaps>
                  <portMap>
                     <logicalPort>
                        <name>CLK</name>
                     </logicalPort>
                     <physicalPort>
                        <name>clk</name>
                     </physicalPort>
                  </portMap>
               </portMaps>
            </abstractionType>
         </abstractionTypes>
         <slave/>
      </busInterface>
      <busInterface>
         <name>AHBReset</name>
         <busType vendor="spiritconsortium.org" library="busdef.reset" name="reset" version="1.0"/>
         <abstractionTypes>
            <abstractionType>
               <abstractionRef vendor="spiritconsortium.org" library="busdef.reset" name="reset_rtl"
                                      version="1.0"/>
               <portMaps>
                  <portMap>
                     <logicalPort>
                        <name>RESETn</name>
                     </logicalPort>
                     <physicalPort>
                        <name>rst</name>
                     </physicalPort>
                  </portMap>
               </portMaps>
            </abstractionType>
         </abstractionTypes>
         <slave/>
      </busInterface>
      <busInterface>
         <name>ambaAHBSlaveMonitor</name>
         <busType vendor="amba.com" library="AMBA2" name="AHB" version="r2p0_6"/>
         <abstractionTypes>
            <abstractionType>
               <abstractionRef vendor="amba.com" library="AMBA2" name="AHB_rtl" version="r2p0_6"/>
               <portMaps>
                  <portMap>
                     <logicalPort>
                        <name>HRESP</name>
                     </logicalPort>
                     <physicalPort>
                        <name>hresp</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>HADDR</name>
                     </logicalPort>
                     <physicalPort>
                        <name>haddr</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>HWRITE</name>
                     </logicalPort>
                     <physicalPort>
                        <name>hwrite</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>HREADYOUT</name>
                     </logicalPort>
                     <physicalPort>
                        <name>hready</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>HSIZE</name>
                     </logicalPort>
                     <physicalPort>
                        <name>hsize</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>HMASTER</name>
                     </logicalPort>
                     <physicalPort>
                        <name>hmaster</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>HCLK</name>
                     </logicalPort>
                     <physicalPort>
                        <name>clk</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>HRESETn</name>
                     </logicalPort>
                     <physicalPort>
                        <name>rst</name>
                     </physicalPort>
                  </portMap>
               </portMaps>
            </abstractionType>
         </abstractionTypes>
         <monitor interfaceMode="slave"/>
      </busInterface>
      <busInterface>
         <name>ambaAPB</name>
         <busType vendor="amba.com" library="AMBA2" name="APB" version="r2p0_4"/>
         <abstractionTypes>
            <abstractionType>
               <abstractionRef vendor="amba.com" library="AMBA2" name="APB_rtl" version="r2p0_4"/>
               <portMaps>
                  <portMap>
                     <logicalPort>
                        <name>PSELx</name>
                     </logicalPort>
                     <physicalPort>
                        <name>psel</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>PRDATA</name>
                     </logicalPort>
                     <physicalPort>
                        <name>prdata</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>PWDATA</name>
                     </logicalPort>
                     <physicalPort>
                        <name>pwdata</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>PENABLE</name>
                     </logicalPort>
                     <physicalPort>
                        <name>penable</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>PADDR</name>
                     </logicalPort>
                     <physicalPort>
                        <name>paddr</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>PWRITE</name>
                     </logicalPort>
                     <physicalPort>
                        <name>pwrite</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>PCLK</name>
                     </logicalPort>
                     <physicalPort>
                        <name>clk</name>
                     </physicalPort>
                  </portMap>
                  <portMap>
                     <logicalPort>
                        <name>PRESETn</name>
                     </logicalPort>
                     <physicalPort>
                        <name>rst</name>
                     </physicalPort>
                  </portMap>
               </portMaps>
            </abstractionType>
         </abstractionTypes>
         <slave>
            <memoryMapRef memoryMapRef="ambaAPB"/>
         </slave>
      </busInterface>
   </busInterfaces>
   <memoryMaps>
      <memoryMap>
         <name>ambaAPB</name>
         <addressBlock>
            <name>defaultid4489950</name>
            <baseAddress>0</baseAddress>
            <range>8</range>
            <width>32</width>
            <register>
               <name>ahbStatus</name>
               <description>This register is updated whenever and AHB error occurs. The newError bit is set. After an error, the newError bit has to be reset by software.</description>
               <addressOffset>'h0</addressOffset>
               <size>32</size>
               <access>read-write</access>
               <field>
                  <name>hsize</name>
                  <description>This field contains the HSIZE[2:0] of the failed transfer.</description>
                  <bitOffset>0</bitOffset>
                  <resets>
                     <reset>
                        <value>('h0) / $pow(2,0) % $pow(2,3)</value>
                     </reset>
                  </resets>
                  <bitWidth>3</bitWidth>
                  <volatile>true</volatile>
                  <access>read-write</access>
               </field>
               <field>
                  <name>hmaster</name>
                  <description>This field contains the HMASTER[3:0] of the failed transfer, only if this connected to a slave or mirrored slave.</description>
                  <bitOffset>3</bitOffset>
                  <resets>
                     <reset>
                        <value>('h0) / $pow(2,3) % $pow(2,4)</value>
                     </reset>
                  </resets>
                  <bitWidth>4</bitWidth>
                  <volatile>true</volatile>
                  <access>read-write</access>
               </field>
               <field>
                  <name>rw</name>
                  <description>This bit is set if the failed access was a read cycle, otherwise it is cleared.</description>
                  <bitOffset>7</bitOffset>
                  <resets>
                     <reset>
                        <value>('h0) / $pow(2,7) % $pow(2,1)</value>
                     </reset>
                  </resets>
                  <bitWidth>1</bitWidth>
                  <volatile>true</volatile>
                  <access>read-write</access>
               </field>
               <field>
                  <name>newError</name>
                  <description>Set when a new error occurred.</description>
                  <bitOffset>8</bitOffset>
                  <resets>
                     <reset>
                        <value>('h0) / $pow(2,8) % $pow(2,1)</value>
                     </reset>
                  </resets>
                  <bitWidth>1</bitWidth>
                  <volatile>true</volatile>
                  <access>read-write</access>
               </field>
               <field>
                  <name>reserved</name>
                  <description>Reserved</description>
                  <bitOffset>9</bitOffset>
                  <resets>
                     <reset>
                        <value>('h0) / $pow(2,9) % $pow(2,23)</value>
                     </reset>
                  </resets>
                  <bitWidth>23</bitWidth>
                  <access>read-only</access>
               </field>
            </register>
            <register>
               <name>ahbFailedAddress</name>
               <description>This register is updated whenever and AHB error occurs. The newError bit is set in register ahbStatus.</description>
               <addressOffset>'h4</addressOffset>
               <size>32</size>
               <access>read-write</access>
               <field>
                  <name>haddr</name>
                  <description>This field contains the HADDR[31:0] of the failed transfer.</description>
                  <bitOffset>0</bitOffset>
                  <resets>
                     <reset>
                        <value>('h0) / $pow(2,0) % $pow(2,32)</value>
                     </reset>
                  </resets>
                  <bitWidth>32</bitWidth>
                  <volatile>true</volatile>
                  <access>read-write</access>
               </field>
            </register>
         </addressBlock>
      </memoryMap>
   </memoryMaps>
   <model>
      <views>
         <view>
            <name>vhdlsource</name>
            <envIdentifier>:modelsim.mentor.com:</envIdentifier>
            <envIdentifier>:ncsim.cadence.com:</envIdentifier>
            <envIdentifier>:vcs.synopsys.com:</envIdentifier>
            <envIdentifier>:designcompiler.synopsys.com:</envIdentifier>
            <componentInstantiationRef>vhdlsource</componentInstantiationRef>
         </view>
      </views>
      <instantiations>
         <componentInstantiation>
            <name>vhdlsource</name>
            <language>vhdl</language>
            <moduleName>leon2Ahbstat(struct)</moduleName>
            <fileSetRef>
               <localName>fs-vhdlSource</localName>
            </fileSetRef>
         </componentInstantiation>
      </instantiations>
      <ports>
         <port>
            <name>clk</name>
            <wire>
               <direction>in</direction>
            </wire>
         </port>
         <port>
            <name>rst</name>
            <wire>
               <direction>in</direction>
            </wire>
         </port>
         <port>
            <name>haddr</name>
            <wire>
               <direction>in</direction>
               <vectors>
                  <vector>
                     <left>31</left>
                     <right>0</right>
                  </vector>
               </vectors>
            </wire>
         </port>
         <port>
            <name>hwrite</name>
            <wire>
               <direction>in</direction>
            </wire>
         </port>
         <port>
            <name>hready</name>
            <wire>
               <direction>in</direction>
            </wire>
         </port>
         <port>
            <name>hsize</name>
            <wire>
               <direction>in</direction>
               <vectors>
                  <vector>
                     <left>2</left>
                     <right>0</right>
                  </vector>
               </vectors>
            </wire>
         </port>
         <port>
            <name>hmaster</name>
            <wire>
               <direction>in</direction>
               <vectors>
                  <vector>
                     <left>3</left>
                     <right>0</right>
                  </vector>
               </vectors>
            </wire>
         </port>
         <port>
            <name>hresp</name>
            <wire>
               <direction>in</direction>
               <vectors>
                  <vector>
                     <left>1</left>
                     <right>0</right>
                  </vector>
               </vectors>
            </wire>
         </port>
         <port>
            <name>prdata</name>
            <wire>
               <direction>out</direction>
               <vectors>
                  <vector>
                     <left>31</left>
                     <right>0</right>
                  </vector>
               </vectors>
            </wire>
         </port>
         <port>
            <name>pwdata</name>
            <wire>
               <direction>in</direction>
               <vectors>
                  <vector>
                     <left>31</left>
                     <right>0</right>
                  </vector>
               </vectors>
            </wire>
         </port>
         <port>
            <name>penable</name>
            <wire>
               <direction>in</direction>
            </wire>
         </port>
         <port>
            <name>paddr</name>
            <wire>
               <direction>in</direction>
               <vectors>
                  <vector>
                     <left>31</left>
                     <right>0</right>
                  </vector>
               </vectors>
            </wire>
         </port>
         <port>
            <name>pwrite</name>
            <wire>
               <direction>in</direction>
            </wire>
         </port>
         <port>
            <name>psel</name>
            <wire>
               <direction>in</direction>
            </wire>
         </port>
         <port>
            <name>ahberr</name>
            <wire>
               <direction>out</direction>
            </wire>
         </port>
      </ports>
   </model>
   <fileSets>
      <fileSet>
         <name>fs-vhdlSource</name>
         <file>
            <name>../../common/target.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/device.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/config.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/sparcv8.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/iface.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/amba.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/ambacomp.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/macro.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/tech_generic.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/tech_atc25.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/tech_atc35.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/tech_fs90.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/tech_umc18.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/tech_virtex.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/tech_tsmc25.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/tech_proasic.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/tech_axcel.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/multlib.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>../../common/tech_map.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>hdlsrc/ahbstat.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
         <file>
            <name>hdlsrc/leon2Ahbstat.vhd</name>
            <fileType>vhdlSource</fileType>
            <logicalName>leon2Ahbstat_lib</logicalName>
         </file>
      </fileSet>
   </fileSets>
</component>
