multiline_comment|/*&n; *  include/asm-s390/sigp.h&n; *&n; *  S390 version&n; *    Copyright (C) 1999 IBM Deutschland Entwicklung GmbH, IBM Corporation&n; *    Author(s): Denis Joseph Barrow (djbarrow@de.ibm.com,barrow_dj@yahoo.com),&n; *               Martin Schwidefsky (schwidefsky@de.ibm.com)&n; *&n; *  sigp.h by D.J. Barrow (c) IBM 1999&n; *  contains routines / structures for signalling other S/390 processors in an&n; *  SMP configuration.&n; */
macro_line|#ifndef __SIGP__
DECL|macro|__SIGP__
mdefine_line|#define __SIGP__
macro_line|#include &lt;asm/ptrace.h&gt;
macro_line|#include &lt;asm/misc390.h&gt;
macro_line|#include &lt;asm/atomic.h&gt;
multiline_comment|/* get real cpu address from logical cpu number */
r_extern
r_volatile
r_int
id|__cpu_logical_map
(braket
)braket
suffix:semicolon
r_typedef
r_enum
(brace
DECL|enumerator|sigp_unassigned
id|sigp_unassigned
op_assign
l_int|0x0
comma
DECL|enumerator|sigp_sense
id|sigp_sense
comma
DECL|enumerator|sigp_external_call
id|sigp_external_call
comma
DECL|enumerator|sigp_emergency_signal
id|sigp_emergency_signal
comma
DECL|enumerator|sigp_start
id|sigp_start
comma
DECL|enumerator|sigp_stop
id|sigp_stop
comma
DECL|enumerator|sigp_restart
id|sigp_restart
comma
DECL|enumerator|sigp_unassigned1
id|sigp_unassigned1
comma
DECL|enumerator|sigp_unassigned2
id|sigp_unassigned2
comma
DECL|enumerator|sigp_stop_and_store_status
id|sigp_stop_and_store_status
comma
DECL|enumerator|sigp_unassigned3
id|sigp_unassigned3
comma
DECL|enumerator|sigp_initial_cpu_reset
id|sigp_initial_cpu_reset
comma
DECL|enumerator|sigp_cpu_reset
id|sigp_cpu_reset
comma
DECL|enumerator|sigp_set_prefix
id|sigp_set_prefix
comma
DECL|enumerator|sigp_store_status_at_address
id|sigp_store_status_at_address
comma
DECL|enumerator|sigp_store_extended_status_at_address
id|sigp_store_extended_status_at_address
DECL|typedef|sigp_order_code
)brace
id|sigp_order_code
suffix:semicolon
macro_line|#if 0
multiline_comment|/*&n; * these definitions are not used at the moment, but we might need&n; * them in future.&n; */
r_typedef
r_struct
(brace
id|__u64
id|cpu_timer
suffix:semicolon
id|psw_t
id|current_psw
suffix:semicolon
id|__u32
id|prefix
suffix:semicolon
id|__u32
id|access_regs
(braket
l_int|16
)braket
suffix:semicolon
id|__u64
id|float_regs
(braket
l_int|4
)braket
suffix:semicolon
id|__u32
id|gpr_regs
(braket
l_int|16
)braket
suffix:semicolon
id|__u32
id|control_regs
(braket
l_int|16
)braket
suffix:semicolon
)brace
id|sigp_status
id|__attribute__
c_func
(paren
(paren
id|packed
)paren
)paren
suffix:semicolon
r_typedef
r_struct
(brace
id|__u8
id|unused1
(braket
l_int|216
)braket
suffix:semicolon
id|__u64
id|cpu_timer
suffix:semicolon
id|psw_t
id|current_psw
suffix:semicolon
id|__u32
id|prefix
suffix:semicolon
id|__u32
id|access_regs
(braket
l_int|16
)braket
suffix:semicolon
id|__u64
id|float_regs
(braket
l_int|4
)braket
suffix:semicolon
id|__u32
id|gpr_regs
(braket
l_int|16
)braket
suffix:semicolon
id|__u32
id|control_regs
(braket
l_int|16
)braket
suffix:semicolon
)brace
id|sigp_status_512
id|__attribute__
c_func
(paren
(paren
id|packed
)paren
)paren
suffix:semicolon
r_typedef
r_struct
(brace
id|__u32
id|extended_save_area_address
suffix:semicolon
id|__u64
id|cpu_timer
suffix:semicolon
id|psw_t
id|current_psw
suffix:semicolon
id|__u32
id|prefix
suffix:semicolon
id|__u32
id|access_regs
(braket
l_int|16
)braket
suffix:semicolon
id|__u64
id|float_regs
(braket
l_int|4
)braket
suffix:semicolon
id|__u32
id|gpr_regs
(braket
l_int|16
)braket
suffix:semicolon
id|__u32
id|control_regs
(braket
l_int|16
)braket
suffix:semicolon
)brace
id|sigp_extended_status
id|__attribute__
c_func
(paren
(paren
id|packed
)paren
)paren
suffix:semicolon
r_typedef
r_struct
(brace
id|__u8
id|unused1
(braket
l_int|212
)braket
suffix:semicolon
id|__u32
id|extended_save_area_address
suffix:semicolon
id|__u64
id|cpu_timer
suffix:semicolon
id|psw_t
id|current_psw
suffix:semicolon
id|__u32
id|prefix
suffix:semicolon
id|__u32
id|access_regs
(braket
l_int|16
)braket
suffix:semicolon
id|__u64
id|float_regs
(braket
l_int|4
)braket
suffix:semicolon
id|__u32
id|gpr_regs
(braket
l_int|16
)braket
suffix:semicolon
id|__u32
id|control_regs
(braket
l_int|16
)braket
suffix:semicolon
)brace
id|sigp_extended_status_512
id|__attribute__
c_func
(paren
(paren
id|packed
)paren
)paren
suffix:semicolon
r_typedef
r_struct
(brace
id|__u64
id|bfp_float_regs
(braket
l_int|16
)braket
suffix:semicolon
id|__u32
id|bfp_float_control_reg
suffix:semicolon
id|__u8
id|reserved
(braket
l_int|12
)braket
suffix:semicolon
)brace
id|sigp_extended_save_area
id|__attribute__
(paren
(paren
id|packed
)paren
)paren
suffix:semicolon
r_typedef
r_struct
(brace
r_int
id|equipment_check
suffix:colon
l_int|1
suffix:semicolon
r_int
id|unassigned1
suffix:colon
l_int|20
suffix:semicolon
r_int
id|incorrect_state
suffix:colon
l_int|1
suffix:semicolon
r_int
id|invalid_parameter
suffix:colon
l_int|1
suffix:semicolon
r_int
id|external_call_pending
suffix:colon
l_int|1
suffix:semicolon
r_int
id|stopped
suffix:colon
l_int|1
suffix:semicolon
r_int
id|operator_intervening
suffix:colon
l_int|1
suffix:semicolon
r_int
id|check_stop
suffix:colon
l_int|1
suffix:semicolon
r_int
id|unassigned2
suffix:colon
l_int|1
suffix:semicolon
r_int
id|inoperative
suffix:colon
l_int|1
suffix:semicolon
r_int
id|invalid_order
suffix:colon
l_int|1
suffix:semicolon
r_int
id|receiver_check
suffix:colon
l_int|1
suffix:semicolon
)brace
id|sigp_status_bits
id|__attribute__
c_func
(paren
(paren
id|packed
)paren
)paren
suffix:semicolon
macro_line|#endif
DECL|typedef|sigp_status_word
r_typedef
id|__u32
id|sigp_status_word
suffix:semicolon
r_typedef
r_enum
(brace
DECL|enumerator|sigp_order_code_accepted
id|sigp_order_code_accepted
op_assign
l_int|0
comma
DECL|enumerator|sigp_status_stored
id|sigp_status_stored
comma
DECL|enumerator|sigp_busy
id|sigp_busy
comma
DECL|enumerator|sigp_not_operational
id|sigp_not_operational
DECL|typedef|sigp_ccode
)brace
id|sigp_ccode
suffix:semicolon
multiline_comment|/*&n; * Definitions for the external call&n; */
multiline_comment|/* &squot;Bit&squot; signals, asynchronous */
r_typedef
r_enum
(brace
DECL|enumerator|ec_schedule
id|ec_schedule
op_assign
l_int|0
comma
DECL|enumerator|ec_restart
id|ec_restart
comma
DECL|enumerator|ec_halt
id|ec_halt
comma
DECL|enumerator|ec_power_off
id|ec_power_off
comma
DECL|enumerator|ec_bit_last
id|ec_bit_last
DECL|typedef|ec_bit_sig
)brace
id|ec_bit_sig
suffix:semicolon
multiline_comment|/* Signals which come with a parameter area, synchronous */
r_typedef
r_enum
(brace
DECL|enumerator|ec_set_ctl
id|ec_set_ctl
comma
DECL|enumerator|ec_get_ctl
id|ec_get_ctl
comma
DECL|enumerator|ec_set_ctl_masked
id|ec_set_ctl_masked
comma
DECL|enumerator|ec_cmd_last
id|ec_cmd_last
DECL|typedef|ec_cmd_sig
)brace
id|ec_cmd_sig
suffix:semicolon
multiline_comment|/* state information for synchronous signals */
r_typedef
r_enum
(brace
DECL|enumerator|ec_pending
id|ec_pending
comma
DECL|enumerator|ec_executing
id|ec_executing
comma
DECL|enumerator|ec_done
id|ec_done
DECL|typedef|ec_state
)brace
id|ec_state
suffix:semicolon
multiline_comment|/* header for the queuing of signals with a parameter area */
DECL|struct|ec_ext_call
r_typedef
r_struct
id|ec_ext_call
(brace
DECL|member|cmd
id|ec_cmd_sig
id|cmd
suffix:semicolon
DECL|member|status
id|atomic_t
id|status
suffix:semicolon
DECL|member|next
r_struct
id|ec_ext_call
op_star
id|next
suffix:semicolon
DECL|member|parms
r_void
op_star
id|parms
suffix:semicolon
DECL|typedef|ec_ext_call
)brace
id|ec_ext_call
suffix:semicolon
multiline_comment|/* parameter area for the ec_set_ctl and ec_get_ctl signal */
r_typedef
r_struct
(brace
DECL|member|start_ctl
id|__u16
id|start_ctl
suffix:semicolon
DECL|member|end_ctl
id|__u16
id|end_ctl
suffix:semicolon
DECL|member|cregs
id|__u32
id|cregs
(braket
l_int|16
)braket
suffix:semicolon
DECL|typedef|ec_creg_parms
)brace
id|ec_creg_parms
suffix:semicolon
multiline_comment|/* parameter area for the ec_set_ctl_masked signal */
r_typedef
r_struct
(brace
DECL|member|start_ctl
id|__u16
id|start_ctl
suffix:semicolon
DECL|member|end_ctl
id|__u16
id|end_ctl
suffix:semicolon
DECL|member|orvals
id|__u32
id|orvals
(braket
l_int|16
)braket
suffix:semicolon
DECL|member|andvals
id|__u32
id|andvals
(braket
l_int|16
)braket
suffix:semicolon
DECL|typedef|ec_creg_mask_parms
)brace
id|ec_creg_mask_parms
suffix:semicolon
multiline_comment|/*&n; * Signal processor&n; */
r_extern
id|__inline__
id|sigp_ccode
DECL|function|signal_processor
id|signal_processor
c_func
(paren
id|__u16
id|cpu_addr
comma
id|sigp_order_code
id|order_code
)paren
(brace
id|sigp_ccode
id|ccode
suffix:semicolon
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;    sr     1,1&bslash;n&quot;
multiline_comment|/* parameter=0 in gpr 1 */
l_string|&quot;    sigp   1,%1,0(%2)&bslash;n&quot;
l_string|&quot;    ipm    %0&bslash;n&quot;
l_string|&quot;    srl    %0,28&bslash;n&quot;
suffix:colon
l_string|&quot;=d&quot;
(paren
id|ccode
)paren
suffix:colon
l_string|&quot;d&quot;
(paren
id|__cpu_logical_map
(braket
id|cpu_addr
)braket
)paren
comma
l_string|&quot;a&quot;
(paren
id|order_code
)paren
suffix:colon
l_string|&quot;cc&quot;
comma
l_string|&quot;memory&quot;
comma
l_string|&quot;1&quot;
)paren
suffix:semicolon
r_return
id|ccode
suffix:semicolon
)brace
multiline_comment|/*&n; * Signal processor with parameter&n; */
r_extern
id|__inline__
id|sigp_ccode
DECL|function|signal_processor_p
id|signal_processor_p
c_func
(paren
id|__u32
id|parameter
comma
id|__u16
id|cpu_addr
comma
id|sigp_order_code
id|order_code
)paren
(brace
id|sigp_ccode
id|ccode
suffix:semicolon
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;    lr     1,%1&bslash;n&quot;
multiline_comment|/* parameter in gpr 1 */
l_string|&quot;    sigp   1,%2,0(%3)&bslash;n&quot;
l_string|&quot;    ipm    %0&bslash;n&quot;
l_string|&quot;    srl    %0,28&bslash;n&quot;
suffix:colon
l_string|&quot;=d&quot;
(paren
id|ccode
)paren
suffix:colon
l_string|&quot;d&quot;
(paren
id|parameter
)paren
comma
l_string|&quot;d&quot;
(paren
id|__cpu_logical_map
(braket
id|cpu_addr
)braket
)paren
comma
l_string|&quot;a&quot;
(paren
id|order_code
)paren
suffix:colon
l_string|&quot;cc&quot;
comma
l_string|&quot;memory&quot;
comma
l_string|&quot;1&quot;
)paren
suffix:semicolon
r_return
id|ccode
suffix:semicolon
)brace
multiline_comment|/*&n; * Signal processor with parameter and return status&n; */
r_extern
id|__inline__
id|sigp_ccode
DECL|function|signal_processor_ps
id|signal_processor_ps
c_func
(paren
id|__u32
op_star
id|statusptr
comma
id|__u32
id|parameter
comma
id|__u16
id|cpu_addr
comma
id|sigp_order_code
id|order_code
)paren
(brace
id|sigp_ccode
id|ccode
suffix:semicolon
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;    sr     2,2&bslash;n&quot;
multiline_comment|/* clear status so it doesn&squot;t contain rubbish if not saved. */
l_string|&quot;    lr     3,%2&bslash;n&quot;
multiline_comment|/* parameter in gpr 3 */
l_string|&quot;    sigp   2,%3,0(%4)&bslash;n&quot;
l_string|&quot;    st     2,%1&bslash;n&quot;
l_string|&quot;    ipm    %0&bslash;n&quot;
l_string|&quot;    srl    %0,28&bslash;n&quot;
suffix:colon
l_string|&quot;=d&quot;
(paren
id|ccode
)paren
comma
l_string|&quot;=m&quot;
(paren
op_star
id|statusptr
)paren
suffix:colon
l_string|&quot;d&quot;
(paren
id|parameter
)paren
comma
l_string|&quot;d&quot;
(paren
id|__cpu_logical_map
(braket
id|cpu_addr
)braket
)paren
comma
l_string|&quot;a&quot;
(paren
id|order_code
)paren
suffix:colon
l_string|&quot;cc&quot;
comma
l_string|&quot;memory&quot;
comma
l_string|&quot;2&quot;
comma
l_string|&quot;3&quot;
)paren
suffix:semicolon
r_return
id|ccode
suffix:semicolon
)brace
macro_line|#endif __SIGP__
eof
