// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/18/2024 11:43:21"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	seg_number,
	seg_choice,
	scl,
	sda);
input 	clk;
input 	rst;
output 	[7:0] seg_number;
output 	[7:0] seg_choice;
output 	scl;
output 	sda;

// Design Ports Information
// seg_number[0]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[1]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[2]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[3]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[4]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[5]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[6]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_number[7]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[0]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[1]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[2]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[3]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[4]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[5]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[6]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_choice[7]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scl	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sda	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sda~output_o ;
wire \seg_number[0]~output_o ;
wire \seg_number[1]~output_o ;
wire \seg_number[2]~output_o ;
wire \seg_number[3]~output_o ;
wire \seg_number[4]~output_o ;
wire \seg_number[5]~output_o ;
wire \seg_number[6]~output_o ;
wire \seg_number[7]~output_o ;
wire \seg_choice[0]~output_o ;
wire \seg_choice[1]~output_o ;
wire \seg_choice[2]~output_o ;
wire \seg_choice[3]~output_o ;
wire \seg_choice[4]~output_o ;
wire \seg_choice[5]~output_o ;
wire \seg_choice[6]~output_o ;
wire \seg_choice[7]~output_o ;
wire \scl~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \adc_inst|inst_i2c|Add1~0_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \adc_inst|inst_i2c|STOP_IDLE~combout ;
wire \adc_inst|Selector2~0_combout ;
wire \adc_inst|cstate.WR_WAIT~q ;
wire \adc_inst|cnt_byte~0_combout ;
wire \adc_inst|inst_i2c|done~0_combout ;
wire \adc_inst|device_id_r[0]~feeder_combout ;
wire \adc_inst|end_cnt_byte~combout ;
wire \adc_inst|cnt_byte~2_combout ;
wire \adc_inst|end_cnt_byte~0_combout ;
wire \adc_inst|Selector1~0_combout ;
wire \adc_inst|Selector1~1_combout ;
wire \adc_inst|cstate.WR_REQ~q ;
wire \adc_inst|Selector8~0_combout ;
wire \adc_inst|cmd[1]~4_combout ;
wire \adc_inst|Selector6~0_combout ;
wire \adc_inst|Selector4~0_combout ;
wire \adc_inst|cstate.RD_WAIT~q ;
wire \adc_inst|Selector5~0_combout ;
wire \adc_inst|cstate.DONE~q ;
wire \adc_inst|Selector0~0_combout ;
wire \adc_inst|cstate.IDLE~q ;
wire \adc_inst|Selector3~0_combout ;
wire \adc_inst|cstate.RD_REQ~q ;
wire \adc_inst|cmd[1]~0_combout ;
wire \adc_inst|cmd_vld~feeder_combout ;
wire \adc_inst|cmd_vld~q ;
wire \adc_inst|Selector10~0_combout ;
wire \adc_inst|Selector10~1_combout ;
wire \adc_inst|Selector10~2_combout ;
wire \adc_inst|inst_i2c|Selector1~0_combout ;
wire \adc_inst|inst_i2c|IDLE_WR_DATA~0_combout ;
wire \adc_inst|inst_i2c|Selector3~0_combout ;
wire \adc_inst|inst_i2c|Selector3~1_combout ;
wire \adc_inst|inst_i2c|Selector3~2_combout ;
wire \adc_inst|inst_i2c|cstate.RD_DATA~q ;
wire \adc_inst|inst_i2c|cnt_num~3_combout ;
wire \adc_inst|inst_i2c|add_cnt_num~combout ;
wire \adc_inst|inst_i2c|cnt_num~2_combout ;
wire \adc_inst|inst_i2c|cnt_num~5_combout ;
wire \adc_inst|inst_i2c|end_cnt_num~3_combout ;
wire \adc_inst|inst_i2c|end_cnt_num~2_combout ;
wire \adc_inst|inst_i2c|end_cnt_num~combout ;
wire \adc_inst|inst_i2c|Add2~0_combout ;
wire \adc_inst|inst_i2c|cnt_num~4_combout ;
wire \adc_inst|inst_i2c|end_cnt_num~4_combout ;
wire \adc_inst|inst_i2c|Selector2~0_combout ;
wire \adc_inst|inst_i2c|Selector2~1_combout ;
wire \adc_inst|inst_i2c|cstate.WR_DATA~q ;
wire \adc_inst|inst_i2c|cstate.R_ACK~q ;
wire \adc_inst|inst_i2c|cstate.T_ACK~q ;
wire \adc_inst|inst_i2c|Selector0~2_combout ;
wire \adc_inst|cnt_byte[1]~1_combout ;
wire \adc_inst|cmd[3]~1_combout ;
wire \adc_inst|cmd[3]~2_combout ;
wire \adc_inst|cmd[3]~3_combout ;
wire \adc_inst|inst_i2c|cmd_r[3]~feeder_combout ;
wire \adc_inst|inst_i2c|Selector6~2_combout ;
wire \adc_inst|inst_i2c|Selector6~3_combout ;
wire \adc_inst|inst_i2c|cstate.STOP~q ;
wire \adc_inst|inst_i2c|Selector0~3_combout ;
wire \adc_inst|inst_i2c|Selector0~4_combout ;
wire \adc_inst|inst_i2c|cstate.IDLE~q ;
wire \adc_inst|inst_i2c|Add1~1 ;
wire \adc_inst|inst_i2c|Add1~2_combout ;
wire \adc_inst|inst_i2c|Add1~3 ;
wire \adc_inst|inst_i2c|Add1~4_combout ;
wire \adc_inst|inst_i2c|cnt_bit~5_combout ;
wire \adc_inst|inst_i2c|Add1~5 ;
wire \adc_inst|inst_i2c|Add1~6_combout ;
wire \adc_inst|inst_i2c|Add1~7 ;
wire \adc_inst|inst_i2c|Add1~8_combout ;
wire \adc_inst|inst_i2c|cnt_bit~3_combout ;
wire \adc_inst|inst_i2c|Add1~9 ;
wire \adc_inst|inst_i2c|Add1~10_combout ;
wire \adc_inst|inst_i2c|cnt_bit~2_combout ;
wire \adc_inst|inst_i2c|Add1~11 ;
wire \adc_inst|inst_i2c|Add1~12_combout ;
wire \adc_inst|inst_i2c|cnt_bit~1_combout ;
wire \adc_inst|inst_i2c|Equal4~0_combout ;
wire \adc_inst|inst_i2c|Add1~13 ;
wire \adc_inst|inst_i2c|Add1~14_combout ;
wire \adc_inst|inst_i2c|cnt_bit~4_combout ;
wire \adc_inst|inst_i2c|Add1~15 ;
wire \adc_inst|inst_i2c|Add1~16_combout ;
wire \adc_inst|inst_i2c|cnt_bit~0_combout ;
wire \adc_inst|inst_i2c|Equal4~1_combout ;
wire \adc_inst|inst_i2c|add_cnt_num~0_combout ;
wire \adc_inst|inst_i2c|end_cnt_num~0_combout ;
wire \adc_inst|inst_i2c|end_cnt_num~1_combout ;
wire \adc_inst|inst_i2c|Selector1~1_combout ;
wire \adc_inst|inst_i2c|cstate.START~q ;
wire \adc_inst|inst_i2c|Equal2~0_combout ;
wire \adc_inst|inst_i2c|Equal3~0_combout ;
wire \adc_inst|inst_i2c|Equal4~2_combout ;
wire \adc_inst|inst_i2c|Selector7~3_combout ;
wire \adc_inst|inst_i2c|Selector7~4_combout ;
wire \adc_inst|Selector18~0_combout ;
wire \adc_inst|op_wr_data[3]~0_combout ;
wire \adc_inst|op_wr_data[3]~1_combout ;
wire \adc_inst|Selector18~1_combout ;
wire \adc_inst|op_wr_data[3]~2_combout ;
wire \adc_inst|inst_i2c|Selector7~0_combout ;
wire \adc_inst|adc_mdata_r[4]~0_combout ;
wire \adc_inst|Selector18~2_combout ;
wire \adc_inst|inst_i2c|Selector7~1_combout ;
wire \adc_inst|inst_i2c|Selector7~2_combout ;
wire \adc_inst|inst_i2c|Selector7~5_combout ;
wire \adc_inst|inst_i2c|sda_out~q ;
wire \adc_inst|inst_i2c|OE~0_combout ;
wire \adc_inst|inst_i2c|OE~1_combout ;
wire \adc_inst|inst_i2c|OE~2_combout ;
wire \adc_inst|inst_i2c|OE~3_combout ;
wire \adc_inst|inst_i2c|OE~4_combout ;
wire \adc_inst|inst_i2c|OE~q ;
wire \segdisplay_inst|c_status[0]~2_combout ;
wire \segdisplay_inst|Add0~0_combout ;
wire \segdisplay_inst|cnt_data~8_combout ;
wire \segdisplay_inst|Add0~1 ;
wire \segdisplay_inst|Add0~2_combout ;
wire \segdisplay_inst|cnt_data~7_combout ;
wire \segdisplay_inst|Add0~3 ;
wire \segdisplay_inst|Add0~4_combout ;
wire \segdisplay_inst|cnt_data~6_combout ;
wire \segdisplay_inst|Add0~5 ;
wire \segdisplay_inst|Add0~6_combout ;
wire \segdisplay_inst|cnt_data~5_combout ;
wire \segdisplay_inst|Equal0~9_combout ;
wire \segdisplay_inst|Add0~7 ;
wire \segdisplay_inst|Add0~8_combout ;
wire \segdisplay_inst|Add0~9 ;
wire \segdisplay_inst|Add0~10_combout ;
wire \segdisplay_inst|Add0~11 ;
wire \segdisplay_inst|Add0~12_combout ;
wire \segdisplay_inst|cnt_data~4_combout ;
wire \segdisplay_inst|Add0~13 ;
wire \segdisplay_inst|Add0~14_combout ;
wire \segdisplay_inst|Equal0~8_combout ;
wire \segdisplay_inst|Add0~15 ;
wire \segdisplay_inst|Add0~16_combout ;
wire \segdisplay_inst|cnt_data~3_combout ;
wire \segdisplay_inst|Add0~17 ;
wire \segdisplay_inst|Add0~18_combout ;
wire \segdisplay_inst|cnt_data~2_combout ;
wire \segdisplay_inst|Add0~19 ;
wire \segdisplay_inst|Add0~20_combout ;
wire \segdisplay_inst|Add0~21 ;
wire \segdisplay_inst|Add0~22_combout ;
wire \segdisplay_inst|Add0~23 ;
wire \segdisplay_inst|Add0~24_combout ;
wire \segdisplay_inst|Add0~25 ;
wire \segdisplay_inst|Add0~26_combout ;
wire \segdisplay_inst|Add0~27 ;
wire \segdisplay_inst|Add0~28_combout ;
wire \segdisplay_inst|cnt_data~1_combout ;
wire \segdisplay_inst|Add0~29 ;
wire \segdisplay_inst|Add0~30_combout ;
wire \segdisplay_inst|cnt_data~0_combout ;
wire \segdisplay_inst|Add0~31 ;
wire \segdisplay_inst|Add0~32_combout ;
wire \segdisplay_inst|Add0~33 ;
wire \segdisplay_inst|Add0~34_combout ;
wire \segdisplay_inst|Add0~35 ;
wire \segdisplay_inst|Add0~36_combout ;
wire \segdisplay_inst|Add0~37 ;
wire \segdisplay_inst|Add0~38_combout ;
wire \segdisplay_inst|Add0~39 ;
wire \segdisplay_inst|Add0~40_combout ;
wire \segdisplay_inst|Add0~41 ;
wire \segdisplay_inst|Add0~42_combout ;
wire \segdisplay_inst|Add0~43 ;
wire \segdisplay_inst|Add0~44_combout ;
wire \segdisplay_inst|Add0~45 ;
wire \segdisplay_inst|Add0~46_combout ;
wire \segdisplay_inst|Equal0~2_combout ;
wire \segdisplay_inst|Add0~47 ;
wire \segdisplay_inst|Add0~48_combout ;
wire \segdisplay_inst|Add0~49 ;
wire \segdisplay_inst|Add0~50_combout ;
wire \segdisplay_inst|Add0~51 ;
wire \segdisplay_inst|Add0~52_combout ;
wire \segdisplay_inst|Add0~53 ;
wire \segdisplay_inst|Add0~54_combout ;
wire \segdisplay_inst|Add0~55 ;
wire \segdisplay_inst|Add0~56_combout ;
wire \segdisplay_inst|Add0~57 ;
wire \segdisplay_inst|Add0~58_combout ;
wire \segdisplay_inst|Add0~59 ;
wire \segdisplay_inst|Add0~60_combout ;
wire \segdisplay_inst|Add0~61 ;
wire \segdisplay_inst|Add0~62_combout ;
wire \segdisplay_inst|Equal0~0_combout ;
wire \segdisplay_inst|Equal0~3_combout ;
wire \segdisplay_inst|Equal0~1_combout ;
wire \segdisplay_inst|Equal0~4_combout ;
wire \segdisplay_inst|Equal0~6_combout ;
wire \segdisplay_inst|Equal0~5_combout ;
wire \segdisplay_inst|Equal0~7_combout ;
wire \segdisplay_inst|Equal0~10_combout ;
wire \segdisplay_inst|cnt~feeder_combout ;
wire \segdisplay_inst|cnt~q ;
wire \segdisplay_inst|c_status[1]~0_combout ;
wire \segdisplay_inst|c_status[2]~1_combout ;
wire \adc_inst|inst_i2c|Decoder0~1_combout ;
wire \sda~input_o ;
wire \adc_inst|inst_i2c|Decoder0~0_combout ;
wire \adc_inst|inst_i2c|rd_data_r[1]~1_combout ;
wire \adc_inst|adc_ldata_r[1]~feeder_combout ;
wire \adc_inst|adc_ldata_r[3]~0_combout ;
wire \adc_inst|inst_i2c|Decoder0~4_combout ;
wire \adc_inst|inst_i2c|rd_data_r[7]~5_combout ;
wire \adc_inst|adc_mdata_r[4]~1_combout ;
wire \adc_inst|inst_i2c|Decoder0~3_combout ;
wire \adc_inst|inst_i2c|rd_data_r[6]~3_combout ;
wire \adc_inst|inst_i2c|rd_data_r[2]~6_combout ;
wire \adc_inst|inst_i2c|rd_data_r[5]~4_combout ;
wire \always0~0_combout ;
wire \adc_inst|inst_i2c|rd_data_r[3]~0_combout ;
wire \adc_inst|inst_i2c|Decoder0~2_combout ;
wire \adc_inst|inst_i2c|rd_data_r[0]~2_combout ;
wire \dsp_data~1_combout ;
wire \dsp_data~10_combout ;
wire \always0~1_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[54]~32_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[54]~33_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~35_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~34_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~36_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~37_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~41_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~40_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~43_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~42_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~49_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~44_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~45_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~50_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~51_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~46_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[18]~61_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[18]~50_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[17]~62_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[17]~51_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~52_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~63_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~52_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[15]~65_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[15]~64_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \bcd~19_combout ;
wire \LessThan0~0_combout ;
wire \bcd[0]~2_combout ;
wire \dsp_data~7_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[37]~63_combout ;
wire \dsp_data~8_combout ;
wire \segdisplay_inst|Mux1~0_combout ;
wire \segdisplay_inst|Mux1~1_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[23]~53_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[23]~66_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[22]~67_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[22]~54_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[21]~55_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[21]~56_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[20]~71_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[20]~70_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \bcd~18_combout ;
wire \dsp_data~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \bcd[9]~22_combout ;
wire \bcd[8]~17_combout ;
wire \dsp_data~5_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ;
wire \dsp_data~4_combout ;
wire \segdisplay_inst|Mux2~0_combout ;
wire \segdisplay_inst|Mux2~1_combout ;
wire \bcd~20_combout ;
wire \dsp_data~11_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[38]~64_combout ;
wire \dsp_data~9_combout ;
wire \segdisplay_inst|Mux0~0_combout ;
wire \segdisplay_inst|Mux0~1_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \bcd[8]~4_cout ;
wire \bcd[8]~6_cout ;
wire \bcd[8]~8_cout ;
wire \bcd[8]~10_cout ;
wire \bcd[8]~12_cout ;
wire \bcd[8]~14_cout ;
wire \bcd[8]~15_combout ;
wire \dsp_data~2_combout ;
wire \adc_inst|inst_i2c|Add2~1_combout ;
wire \adc_inst|inst_i2c|rd_data_r[4]~7_combout ;
wire \dsp_data~3_combout ;
wire \segdisplay_inst|Mux3~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[28]~68_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[28]~57_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[27]~58_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[26]~59_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[26]~60_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~47_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~48_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[25]~73_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[25]~72_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \bcd~1_combout ;
wire \dsp_data~0_combout ;
wire \segdisplay_inst|Mux3~1_combout ;
wire \segdisplay_inst|WideOr7~0_combout ;
wire \segdisplay_inst|WideOr6~0_combout ;
wire \segdisplay_inst|WideOr5~0_combout ;
wire \segdisplay_inst|WideOr4~0_combout ;
wire \segdisplay_inst|WideOr3~0_combout ;
wire \segdisplay_inst|WideOr2~0_combout ;
wire \segdisplay_inst|WideOr1~0_combout ;
wire \segdisplay_inst|Decoder0~0_combout ;
wire \segdisplay_inst|Decoder0~1_combout ;
wire \segdisplay_inst|Decoder0~2_combout ;
wire \segdisplay_inst|Decoder0~3_combout ;
wire \segdisplay_inst|Decoder0~4_combout ;
wire \segdisplay_inst|Decoder0~5_combout ;
wire \segdisplay_inst|Decoder0~6_combout ;
wire \segdisplay_inst|Decoder0~7_combout ;
wire \adc_inst|inst_i2c|Equal2~1_combout ;
wire \adc_inst|inst_i2c|scl~0_combout ;
wire \adc_inst|inst_i2c|scl~q ;
wire [11:0] bcd;
wire [3:0] \adc_inst|inst_i2c|cnt_num ;
wire [7:0] \adc_inst|adc_ldata_r ;
wire [7:0] \segdisplay_inst|seg_data ;
wire [8:0] \adc_inst|inst_i2c|cnt_bit ;
wire [7:0] \segdisplay_inst|seg_a0 ;
wire [3:0] \segdisplay_inst|num ;
wire [31:0] dsp_data;
wire [2:0] \segdisplay_inst|c_status ;
wire [31:0] \segdisplay_inst|cnt_data ;
wire [4:0] \adc_inst|inst_i2c|cmd_r ;
wire [4:0] \adc_inst|cmd ;
wire [7:0] \adc_inst|adc_mdata_r ;
wire [2:0] \adc_inst|cnt_byte ;
wire [7:0] \adc_inst|inst_i2c|wr_data_r ;
wire [7:0] \adc_inst|inst_i2c|rd_data_r ;
wire [7:0] \adc_inst|device_id_r ;
wire [7:0] \adc_inst|op_wr_data ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \sda~output (
	.i(!\adc_inst|inst_i2c|sda_out~q ),
	.oe(\adc_inst|inst_i2c|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sda~output_o ),
	.obar());
// synopsys translate_off
defparam \sda~output .bus_hold = "false";
defparam \sda~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \seg_number[0]~output (
	.i(!\segdisplay_inst|seg_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[0]~output .bus_hold = "false";
defparam \seg_number[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \seg_number[1]~output (
	.i(!\segdisplay_inst|seg_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[1]~output .bus_hold = "false";
defparam \seg_number[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \seg_number[2]~output (
	.i(!\segdisplay_inst|seg_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[2]~output .bus_hold = "false";
defparam \seg_number[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \seg_number[3]~output (
	.i(!\segdisplay_inst|seg_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[3]~output .bus_hold = "false";
defparam \seg_number[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \seg_number[4]~output (
	.i(!\segdisplay_inst|seg_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[4]~output .bus_hold = "false";
defparam \seg_number[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \seg_number[5]~output (
	.i(!\segdisplay_inst|seg_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[5]~output .bus_hold = "false";
defparam \seg_number[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \seg_number[6]~output (
	.i(!\segdisplay_inst|seg_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[6]~output .bus_hold = "false";
defparam \seg_number[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \seg_number[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_number[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_number[7]~output .bus_hold = "false";
defparam \seg_number[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \seg_choice[0]~output (
	.i(!\segdisplay_inst|seg_a0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[0]~output .bus_hold = "false";
defparam \seg_choice[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \seg_choice[1]~output (
	.i(!\segdisplay_inst|seg_a0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[1]~output .bus_hold = "false";
defparam \seg_choice[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \seg_choice[2]~output (
	.i(!\segdisplay_inst|seg_a0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[2]~output .bus_hold = "false";
defparam \seg_choice[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \seg_choice[3]~output (
	.i(!\segdisplay_inst|seg_a0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[3]~output .bus_hold = "false";
defparam \seg_choice[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \seg_choice[4]~output (
	.i(!\segdisplay_inst|seg_a0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[4]~output .bus_hold = "false";
defparam \seg_choice[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \seg_choice[5]~output (
	.i(!\segdisplay_inst|seg_a0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[5]~output .bus_hold = "false";
defparam \seg_choice[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \seg_choice[6]~output (
	.i(!\segdisplay_inst|seg_a0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[6]~output .bus_hold = "false";
defparam \seg_choice[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \seg_choice[7]~output (
	.i(!\segdisplay_inst|seg_a0 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_choice[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_choice[7]~output .bus_hold = "false";
defparam \seg_choice[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \scl~output (
	.i(!\adc_inst|inst_i2c|scl~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\scl~output_o ),
	.obar());
// synopsys translate_off
defparam \scl~output .bus_hold = "false";
defparam \scl~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \adc_inst|inst_i2c|Add1~0 (
// Equation(s):
// \adc_inst|inst_i2c|Add1~0_combout  = \adc_inst|inst_i2c|cnt_bit [0] $ (VCC)
// \adc_inst|inst_i2c|Add1~1  = CARRY(\adc_inst|inst_i2c|cnt_bit [0])

	.dataa(gnd),
	.datab(\adc_inst|inst_i2c|cnt_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Add1~0_combout ),
	.cout(\adc_inst|inst_i2c|Add1~1 ));
// synopsys translate_off
defparam \adc_inst|inst_i2c|Add1~0 .lut_mask = 16'h33CC;
defparam \adc_inst|inst_i2c|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \adc_inst|inst_i2c|STOP_IDLE (
// Equation(s):
// \adc_inst|inst_i2c|STOP_IDLE~combout  = (\adc_inst|inst_i2c|cstate.STOP~q  & \adc_inst|inst_i2c|end_cnt_num~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|cstate.STOP~q ),
	.datad(\adc_inst|inst_i2c|end_cnt_num~1_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|STOP_IDLE~combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|STOP_IDLE .lut_mask = 16'hF000;
defparam \adc_inst|inst_i2c|STOP_IDLE .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \adc_inst|Selector2~0 (
// Equation(s):
// \adc_inst|Selector2~0_combout  = (\adc_inst|cstate.WR_REQ~q ) # ((!\adc_inst|inst_i2c|Selector0~2_combout  & (!\adc_inst|inst_i2c|STOP_IDLE~combout  & \adc_inst|cstate.WR_WAIT~q )))

	.dataa(\adc_inst|inst_i2c|Selector0~2_combout ),
	.datab(\adc_inst|inst_i2c|STOP_IDLE~combout ),
	.datac(\adc_inst|cstate.WR_WAIT~q ),
	.datad(\adc_inst|cstate.WR_REQ~q ),
	.cin(gnd),
	.combout(\adc_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector2~0 .lut_mask = 16'hFF10;
defparam \adc_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N5
dffeas \adc_inst|cstate.WR_WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cstate.WR_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cstate.WR_WAIT .is_wysiwyg = "true";
defparam \adc_inst|cstate.WR_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \adc_inst|cnt_byte~0 (
// Equation(s):
// \adc_inst|cnt_byte~0_combout  = (!\adc_inst|end_cnt_byte~combout  & (\adc_inst|cnt_byte [2] $ (((\adc_inst|cnt_byte [0] & \adc_inst|cnt_byte [1])))))

	.dataa(\adc_inst|end_cnt_byte~combout ),
	.datab(\adc_inst|cnt_byte [0]),
	.datac(\adc_inst|cnt_byte [2]),
	.datad(\adc_inst|cnt_byte [1]),
	.cin(gnd),
	.combout(\adc_inst|cnt_byte~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|cnt_byte~0 .lut_mask = 16'h1450;
defparam \adc_inst|cnt_byte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \adc_inst|inst_i2c|done~0 (
// Equation(s):
// \adc_inst|inst_i2c|done~0_combout  = (\adc_inst|inst_i2c|Selector0~2_combout ) # ((\adc_inst|inst_i2c|cstate.STOP~q  & \adc_inst|inst_i2c|end_cnt_num~1_combout ))

	.dataa(\adc_inst|inst_i2c|cstate.STOP~q ),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|Selector0~2_combout ),
	.datad(\adc_inst|inst_i2c|end_cnt_num~1_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|done~0 .lut_mask = 16'hFAF0;
defparam \adc_inst|inst_i2c|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \adc_inst|cnt_byte[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|cnt_byte~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cnt_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cnt_byte[2] .is_wysiwyg = "true";
defparam \adc_inst|cnt_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \adc_inst|device_id_r[0]~feeder (
// Equation(s):
// \adc_inst|device_id_r[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\adc_inst|device_id_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|device_id_r[0]~feeder .lut_mask = 16'hFFFF;
defparam \adc_inst|device_id_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \adc_inst|device_id_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|device_id_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|device_id_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|device_id_r[0] .is_wysiwyg = "true";
defparam \adc_inst|device_id_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \adc_inst|end_cnt_byte (
// Equation(s):
// \adc_inst|end_cnt_byte~combout  = (\adc_inst|end_cnt_byte~0_combout  & (\adc_inst|inst_i2c|done~0_combout  & (\adc_inst|cnt_byte [2] $ (!\adc_inst|device_id_r [0]))))

	.dataa(\adc_inst|end_cnt_byte~0_combout ),
	.datab(\adc_inst|cnt_byte [2]),
	.datac(\adc_inst|inst_i2c|done~0_combout ),
	.datad(\adc_inst|device_id_r [0]),
	.cin(gnd),
	.combout(\adc_inst|end_cnt_byte~combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|end_cnt_byte .lut_mask = 16'h8020;
defparam \adc_inst|end_cnt_byte .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \adc_inst|cnt_byte~2 (
// Equation(s):
// \adc_inst|cnt_byte~2_combout  = (!\adc_inst|cnt_byte [0] & !\adc_inst|end_cnt_byte~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|cnt_byte [0]),
	.datad(\adc_inst|end_cnt_byte~combout ),
	.cin(gnd),
	.combout(\adc_inst|cnt_byte~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|cnt_byte~2 .lut_mask = 16'h000F;
defparam \adc_inst|cnt_byte~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \adc_inst|cnt_byte[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|cnt_byte~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cnt_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cnt_byte[0] .is_wysiwyg = "true";
defparam \adc_inst|cnt_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \adc_inst|end_cnt_byte~0 (
// Equation(s):
// \adc_inst|end_cnt_byte~0_combout  = (!\adc_inst|cnt_byte [0] & !\adc_inst|cnt_byte [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|cnt_byte [0]),
	.datad(\adc_inst|cnt_byte [1]),
	.cin(gnd),
	.combout(\adc_inst|end_cnt_byte~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|end_cnt_byte~0 .lut_mask = 16'h000F;
defparam \adc_inst|end_cnt_byte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \adc_inst|Selector1~0 (
// Equation(s):
// \adc_inst|Selector1~0_combout  = (\adc_inst|inst_i2c|done~0_combout  & ((\adc_inst|cnt_byte [2] $ (\adc_inst|device_id_r [0])) # (!\adc_inst|end_cnt_byte~0_combout )))

	.dataa(\adc_inst|end_cnt_byte~0_combout ),
	.datab(\adc_inst|cnt_byte [2]),
	.datac(\adc_inst|inst_i2c|done~0_combout ),
	.datad(\adc_inst|device_id_r [0]),
	.cin(gnd),
	.combout(\adc_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector1~0 .lut_mask = 16'h70D0;
defparam \adc_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \adc_inst|Selector1~1 (
// Equation(s):
// \adc_inst|Selector1~1_combout  = (\adc_inst|cstate.WR_WAIT~q  & \adc_inst|Selector1~0_combout )

	.dataa(gnd),
	.datab(\adc_inst|cstate.WR_WAIT~q ),
	.datac(\adc_inst|Selector1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\adc_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector1~1 .lut_mask = 16'hC0C0;
defparam \adc_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \adc_inst|cstate.WR_REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cstate.WR_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cstate.WR_REQ .is_wysiwyg = "true";
defparam \adc_inst|cstate.WR_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \adc_inst|Selector8~0 (
// Equation(s):
// \adc_inst|Selector8~0_combout  = (!\adc_inst|cstate.WR_REQ~q  & ((\adc_inst|cnt_byte [2]) # ((\adc_inst|cnt_byte [1] & \adc_inst|cnt_byte [0]))))

	.dataa(\adc_inst|cstate.WR_REQ~q ),
	.datab(\adc_inst|cnt_byte [1]),
	.datac(\adc_inst|cnt_byte [0]),
	.datad(\adc_inst|cnt_byte [2]),
	.cin(gnd),
	.combout(\adc_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector8~0 .lut_mask = 16'h5540;
defparam \adc_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \adc_inst|cmd[1]~4 (
// Equation(s):
// \adc_inst|cmd[1]~4_combout  = !\adc_inst|Selector8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adc_inst|Selector8~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|cmd[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|cmd[1]~4 .lut_mask = 16'h00FF;
defparam \adc_inst|cmd[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \adc_inst|Selector6~0 (
// Equation(s):
// \adc_inst|Selector6~0_combout  = (\adc_inst|cstate.WR_REQ~q  & (!\adc_inst|cnt_byte [2] & ((!\adc_inst|cnt_byte [0]) # (!\adc_inst|cnt_byte [1]))))

	.dataa(\adc_inst|cstate.WR_REQ~q ),
	.datab(\adc_inst|cnt_byte [1]),
	.datac(\adc_inst|cnt_byte [0]),
	.datad(\adc_inst|cnt_byte [2]),
	.cin(gnd),
	.combout(\adc_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector6~0 .lut_mask = 16'h002A;
defparam \adc_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \adc_inst|Selector4~0 (
// Equation(s):
// \adc_inst|Selector4~0_combout  = (\adc_inst|cstate.RD_REQ~q ) # ((!\adc_inst|inst_i2c|Selector0~2_combout  & (!\adc_inst|inst_i2c|STOP_IDLE~combout  & \adc_inst|cstate.RD_WAIT~q )))

	.dataa(\adc_inst|inst_i2c|Selector0~2_combout ),
	.datab(\adc_inst|inst_i2c|STOP_IDLE~combout ),
	.datac(\adc_inst|cstate.RD_WAIT~q ),
	.datad(\adc_inst|cstate.RD_REQ~q ),
	.cin(gnd),
	.combout(\adc_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector4~0 .lut_mask = 16'hFF10;
defparam \adc_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \adc_inst|cstate.RD_WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cstate.RD_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cstate.RD_WAIT .is_wysiwyg = "true";
defparam \adc_inst|cstate.RD_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \adc_inst|Selector5~0 (
// Equation(s):
// \adc_inst|Selector5~0_combout  = (\adc_inst|end_cnt_byte~combout  & ((\adc_inst|cstate.RD_WAIT~q ) # (\adc_inst|cstate.WR_WAIT~q )))

	.dataa(\adc_inst|end_cnt_byte~combout ),
	.datab(\adc_inst|cstate.RD_WAIT~q ),
	.datac(\adc_inst|cstate.WR_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\adc_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector5~0 .lut_mask = 16'hA8A8;
defparam \adc_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \adc_inst|cstate.DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cstate.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cstate.DONE .is_wysiwyg = "true";
defparam \adc_inst|cstate.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \adc_inst|Selector0~0 (
// Equation(s):
// \adc_inst|Selector0~0_combout  = (!\adc_inst|cstate.DONE~q  & ((\adc_inst|cstate.IDLE~q ) # (\adc_inst|device_id_r [0])))

	.dataa(gnd),
	.datab(\adc_inst|cstate.DONE~q ),
	.datac(\adc_inst|cstate.IDLE~q ),
	.datad(\adc_inst|device_id_r [0]),
	.cin(gnd),
	.combout(\adc_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector0~0 .lut_mask = 16'h3330;
defparam \adc_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \adc_inst|cstate.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cstate.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cstate.IDLE .is_wysiwyg = "true";
defparam \adc_inst|cstate.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \adc_inst|Selector3~0 (
// Equation(s):
// \adc_inst|Selector3~0_combout  = (\adc_inst|cstate.IDLE~q  & (\adc_inst|Selector1~0_combout  & (\adc_inst|cstate.RD_WAIT~q ))) # (!\adc_inst|cstate.IDLE~q  & ((\adc_inst|device_id_r [0]) # ((\adc_inst|Selector1~0_combout  & \adc_inst|cstate.RD_WAIT~q ))))

	.dataa(\adc_inst|cstate.IDLE~q ),
	.datab(\adc_inst|Selector1~0_combout ),
	.datac(\adc_inst|cstate.RD_WAIT~q ),
	.datad(\adc_inst|device_id_r [0]),
	.cin(gnd),
	.combout(\adc_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector3~0 .lut_mask = 16'hD5C0;
defparam \adc_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \adc_inst|cstate.RD_REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cstate.RD_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cstate.RD_REQ .is_wysiwyg = "true";
defparam \adc_inst|cstate.RD_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \adc_inst|cmd[1]~0 (
// Equation(s):
// \adc_inst|cmd[1]~0_combout  = (\adc_inst|Selector6~0_combout ) # ((\adc_inst|cstate.RD_REQ~q  & ((\adc_inst|end_cnt_byte~0_combout ) # (!\adc_inst|cnt_byte [2]))))

	.dataa(\adc_inst|Selector6~0_combout ),
	.datab(\adc_inst|cnt_byte [2]),
	.datac(\adc_inst|end_cnt_byte~0_combout ),
	.datad(\adc_inst|cstate.RD_REQ~q ),
	.cin(gnd),
	.combout(\adc_inst|cmd[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|cmd[1]~0 .lut_mask = 16'hFBAA;
defparam \adc_inst|cmd[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \adc_inst|cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|cmd[1]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cmd[1] .is_wysiwyg = "true";
defparam \adc_inst|cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \adc_inst|cmd_vld~feeder (
// Equation(s):
// \adc_inst|cmd_vld~feeder_combout  = \adc_inst|cmd[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adc_inst|cmd[1]~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|cmd_vld~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|cmd_vld~feeder .lut_mask = 16'hFF00;
defparam \adc_inst|cmd_vld~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \adc_inst|cmd_vld (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|cmd_vld~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cmd_vld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cmd_vld .is_wysiwyg = "true";
defparam \adc_inst|cmd_vld .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \adc_inst|inst_i2c|cmd_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|cmd [1]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cmd_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cmd_r[1] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cmd_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \adc_inst|Selector10~0 (
// Equation(s):
// \adc_inst|Selector10~0_combout  = (!\adc_inst|cstate.RD_REQ~q  & ((\adc_inst|Selector6~0_combout  & (\adc_inst|end_cnt_byte~0_combout )) # (!\adc_inst|Selector6~0_combout  & ((\adc_inst|cmd [0])))))

	.dataa(\adc_inst|Selector6~0_combout ),
	.datab(\adc_inst|end_cnt_byte~0_combout ),
	.datac(\adc_inst|cmd [0]),
	.datad(\adc_inst|cstate.RD_REQ~q ),
	.cin(gnd),
	.combout(\adc_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector10~0 .lut_mask = 16'h00D8;
defparam \adc_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \adc_inst|Selector10~1 (
// Equation(s):
// \adc_inst|Selector10~1_combout  = (\adc_inst|cnt_byte [2] & (\adc_inst|cmd [0] & ((\adc_inst|cnt_byte [0]) # (\adc_inst|cnt_byte [1])))) # (!\adc_inst|cnt_byte [2] & (!\adc_inst|cnt_byte [0]))

	.dataa(\adc_inst|cnt_byte [0]),
	.datab(\adc_inst|cnt_byte [1]),
	.datac(\adc_inst|cmd [0]),
	.datad(\adc_inst|cnt_byte [2]),
	.cin(gnd),
	.combout(\adc_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector10~1 .lut_mask = 16'hE055;
defparam \adc_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \adc_inst|Selector10~2 (
// Equation(s):
// \adc_inst|Selector10~2_combout  = (\adc_inst|Selector10~0_combout ) # ((\adc_inst|Selector10~1_combout  & \adc_inst|cstate.RD_REQ~q ))

	.dataa(\adc_inst|Selector10~0_combout ),
	.datab(gnd),
	.datac(\adc_inst|Selector10~1_combout ),
	.datad(\adc_inst|cstate.RD_REQ~q ),
	.cin(gnd),
	.combout(\adc_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector10~2 .lut_mask = 16'hFAAA;
defparam \adc_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \adc_inst|cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cmd[0] .is_wysiwyg = "true";
defparam \adc_inst|cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector1~0 (
// Equation(s):
// \adc_inst|inst_i2c|Selector1~0_combout  = (\adc_inst|cmd [0] & (!\adc_inst|inst_i2c|cstate.IDLE~q  & \adc_inst|cmd_vld~q ))

	.dataa(gnd),
	.datab(\adc_inst|cmd [0]),
	.datac(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.datad(\adc_inst|cmd_vld~q ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector1~0 .lut_mask = 16'h0C00;
defparam \adc_inst|inst_i2c|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \adc_inst|inst_i2c|IDLE_WR_DATA~0 (
// Equation(s):
// \adc_inst|inst_i2c|IDLE_WR_DATA~0_combout  = (\adc_inst|cmd [1] & (!\adc_inst|inst_i2c|cstate.IDLE~q  & \adc_inst|cmd_vld~q ))

	.dataa(\adc_inst|cmd [1]),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.datad(\adc_inst|cmd_vld~q ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|IDLE_WR_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|IDLE_WR_DATA~0 .lut_mask = 16'h0A00;
defparam \adc_inst|inst_i2c|IDLE_WR_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector3~0 (
// Equation(s):
// \adc_inst|inst_i2c|Selector3~0_combout  = (!\adc_inst|cmd [1] & !\adc_inst|cmd [0])

	.dataa(\adc_inst|cmd [1]),
	.datab(gnd),
	.datac(\adc_inst|cmd [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector3~0 .lut_mask = 16'h0505;
defparam \adc_inst|inst_i2c|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \adc_inst|cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cmd[2] .is_wysiwyg = "true";
defparam \adc_inst|cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector3~1 (
// Equation(s):
// \adc_inst|inst_i2c|Selector3~1_combout  = (\adc_inst|cmd_vld~q  & (!\adc_inst|inst_i2c|cstate.IDLE~q  & \adc_inst|cmd [2]))

	.dataa(\adc_inst|cmd_vld~q ),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.datad(\adc_inst|cmd [2]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector3~1 .lut_mask = 16'h0A00;
defparam \adc_inst|inst_i2c|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector3~2 (
// Equation(s):
// \adc_inst|inst_i2c|Selector3~2_combout  = (\adc_inst|inst_i2c|Selector3~0_combout  & ((\adc_inst|inst_i2c|Selector3~1_combout ) # ((\adc_inst|inst_i2c|cstate.RD_DATA~q  & !\adc_inst|inst_i2c|end_cnt_num~4_combout )))) # 
// (!\adc_inst|inst_i2c|Selector3~0_combout  & (((\adc_inst|inst_i2c|cstate.RD_DATA~q  & !\adc_inst|inst_i2c|end_cnt_num~4_combout ))))

	.dataa(\adc_inst|inst_i2c|Selector3~0_combout ),
	.datab(\adc_inst|inst_i2c|Selector3~1_combout ),
	.datac(\adc_inst|inst_i2c|cstate.RD_DATA~q ),
	.datad(\adc_inst|inst_i2c|end_cnt_num~4_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector3~2 .lut_mask = 16'h88F8;
defparam \adc_inst|inst_i2c|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \adc_inst|inst_i2c|cstate.RD_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cstate.RD_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cstate.RD_DATA .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cstate.RD_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \adc_inst|inst_i2c|cnt_num~3 (
// Equation(s):
// \adc_inst|inst_i2c|cnt_num~3_combout  = (!\adc_inst|inst_i2c|cnt_num [0] & !\adc_inst|inst_i2c|end_cnt_num~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|cnt_num [0]),
	.datad(\adc_inst|inst_i2c|end_cnt_num~combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|cnt_num~3_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_num~3 .lut_mask = 16'h000F;
defparam \adc_inst|inst_i2c|cnt_num~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \adc_inst|inst_i2c|add_cnt_num (
// Equation(s):
// \adc_inst|inst_i2c|add_cnt_num~combout  = (\adc_inst|inst_i2c|add_cnt_num~0_combout  & \adc_inst|inst_i2c|cstate.IDLE~q )

	.dataa(gnd),
	.datab(\adc_inst|inst_i2c|add_cnt_num~0_combout ),
	.datac(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|add_cnt_num~combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|add_cnt_num .lut_mask = 16'hC0C0;
defparam \adc_inst|inst_i2c|add_cnt_num .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \adc_inst|inst_i2c|cnt_num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|cnt_num~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|add_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_num[0] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \adc_inst|inst_i2c|cnt_num~2 (
// Equation(s):
// \adc_inst|inst_i2c|cnt_num~2_combout  = (!\adc_inst|inst_i2c|end_cnt_num~combout  & (\adc_inst|inst_i2c|cnt_num [0] $ (\adc_inst|inst_i2c|cnt_num [1])))

	.dataa(\adc_inst|inst_i2c|cnt_num [0]),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|cnt_num [1]),
	.datad(\adc_inst|inst_i2c|end_cnt_num~combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|cnt_num~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_num~2 .lut_mask = 16'h005A;
defparam \adc_inst|inst_i2c|cnt_num~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \adc_inst|inst_i2c|cnt_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|cnt_num~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|add_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_num[1] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \adc_inst|inst_i2c|cnt_num~5 (
// Equation(s):
// \adc_inst|inst_i2c|cnt_num~5_combout  = (!\adc_inst|inst_i2c|end_cnt_num~combout  & (\adc_inst|inst_i2c|cnt_num [2] $ (((\adc_inst|inst_i2c|cnt_num [0] & \adc_inst|inst_i2c|cnt_num [1])))))

	.dataa(\adc_inst|inst_i2c|cnt_num [0]),
	.datab(\adc_inst|inst_i2c|cnt_num [1]),
	.datac(\adc_inst|inst_i2c|cnt_num [2]),
	.datad(\adc_inst|inst_i2c|end_cnt_num~combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|cnt_num~5_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_num~5 .lut_mask = 16'h0078;
defparam \adc_inst|inst_i2c|cnt_num~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \adc_inst|inst_i2c|cnt_num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|cnt_num~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|add_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_num[2] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \adc_inst|inst_i2c|end_cnt_num~3 (
// Equation(s):
// \adc_inst|inst_i2c|end_cnt_num~3_combout  = (!\adc_inst|inst_i2c|cnt_num [3] & (\adc_inst|inst_i2c|cnt_num [2] $ (((!\adc_inst|inst_i2c|cstate.WR_DATA~q  & !\adc_inst|inst_i2c|cstate.RD_DATA~q )))))

	.dataa(\adc_inst|inst_i2c|cstate.WR_DATA~q ),
	.datab(\adc_inst|inst_i2c|cnt_num [3]),
	.datac(\adc_inst|inst_i2c|cstate.RD_DATA~q ),
	.datad(\adc_inst|inst_i2c|cnt_num [2]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|end_cnt_num~3_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|end_cnt_num~3 .lut_mask = 16'h3201;
defparam \adc_inst|inst_i2c|end_cnt_num~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \adc_inst|inst_i2c|end_cnt_num~2 (
// Equation(s):
// \adc_inst|inst_i2c|end_cnt_num~2_combout  = (\adc_inst|inst_i2c|cnt_num [1] & (\adc_inst|inst_i2c|cnt_num [0] & ((\adc_inst|inst_i2c|cstate.WR_DATA~q ) # (\adc_inst|inst_i2c|cstate.RD_DATA~q )))) # (!\adc_inst|inst_i2c|cnt_num [1] & 
// (!\adc_inst|inst_i2c|cstate.WR_DATA~q  & (!\adc_inst|inst_i2c|cstate.RD_DATA~q  & !\adc_inst|inst_i2c|cnt_num [0])))

	.dataa(\adc_inst|inst_i2c|cstate.WR_DATA~q ),
	.datab(\adc_inst|inst_i2c|cnt_num [1]),
	.datac(\adc_inst|inst_i2c|cstate.RD_DATA~q ),
	.datad(\adc_inst|inst_i2c|cnt_num [0]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|end_cnt_num~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|end_cnt_num~2 .lut_mask = 16'hC801;
defparam \adc_inst|inst_i2c|end_cnt_num~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \adc_inst|inst_i2c|end_cnt_num (
// Equation(s):
// \adc_inst|inst_i2c|end_cnt_num~combout  = (\adc_inst|inst_i2c|cstate.IDLE~q  & (\adc_inst|inst_i2c|end_cnt_num~3_combout  & (\adc_inst|inst_i2c|add_cnt_num~0_combout  & \adc_inst|inst_i2c|end_cnt_num~2_combout )))

	.dataa(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.datab(\adc_inst|inst_i2c|end_cnt_num~3_combout ),
	.datac(\adc_inst|inst_i2c|add_cnt_num~0_combout ),
	.datad(\adc_inst|inst_i2c|end_cnt_num~2_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|end_cnt_num~combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|end_cnt_num .lut_mask = 16'h8000;
defparam \adc_inst|inst_i2c|end_cnt_num .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \adc_inst|inst_i2c|Add2~0 (
// Equation(s):
// \adc_inst|inst_i2c|Add2~0_combout  = (\adc_inst|inst_i2c|cnt_num [2] & (\adc_inst|inst_i2c|cnt_num [0] & \adc_inst|inst_i2c|cnt_num [1]))

	.dataa(\adc_inst|inst_i2c|cnt_num [2]),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|cnt_num [0]),
	.datad(\adc_inst|inst_i2c|cnt_num [1]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Add2~0 .lut_mask = 16'hA000;
defparam \adc_inst|inst_i2c|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \adc_inst|inst_i2c|cnt_num~4 (
// Equation(s):
// \adc_inst|inst_i2c|cnt_num~4_combout  = (!\adc_inst|inst_i2c|end_cnt_num~combout  & (\adc_inst|inst_i2c|cnt_num [3] $ (\adc_inst|inst_i2c|Add2~0_combout )))

	.dataa(gnd),
	.datab(\adc_inst|inst_i2c|end_cnt_num~combout ),
	.datac(\adc_inst|inst_i2c|cnt_num [3]),
	.datad(\adc_inst|inst_i2c|Add2~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|cnt_num~4_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_num~4 .lut_mask = 16'h0330;
defparam \adc_inst|inst_i2c|cnt_num~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \adc_inst|inst_i2c|cnt_num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|cnt_num~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|add_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_num[3] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \adc_inst|inst_i2c|end_cnt_num~4 (
// Equation(s):
// \adc_inst|inst_i2c|end_cnt_num~4_combout  = (!\adc_inst|inst_i2c|cnt_num [3] & (\adc_inst|inst_i2c|add_cnt_num~0_combout  & \adc_inst|inst_i2c|Add2~0_combout ))

	.dataa(gnd),
	.datab(\adc_inst|inst_i2c|cnt_num [3]),
	.datac(\adc_inst|inst_i2c|add_cnt_num~0_combout ),
	.datad(\adc_inst|inst_i2c|Add2~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|end_cnt_num~4_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|end_cnt_num~4 .lut_mask = 16'h3000;
defparam \adc_inst|inst_i2c|end_cnt_num~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector2~0 (
// Equation(s):
// \adc_inst|inst_i2c|Selector2~0_combout  = (\adc_inst|inst_i2c|cstate.WR_DATA~q  & (((!\adc_inst|inst_i2c|Selector1~0_combout  & \adc_inst|inst_i2c|IDLE_WR_DATA~0_combout )) # (!\adc_inst|inst_i2c|end_cnt_num~4_combout ))) # 
// (!\adc_inst|inst_i2c|cstate.WR_DATA~q  & (!\adc_inst|inst_i2c|Selector1~0_combout  & (\adc_inst|inst_i2c|IDLE_WR_DATA~0_combout )))

	.dataa(\adc_inst|inst_i2c|cstate.WR_DATA~q ),
	.datab(\adc_inst|inst_i2c|Selector1~0_combout ),
	.datac(\adc_inst|inst_i2c|IDLE_WR_DATA~0_combout ),
	.datad(\adc_inst|inst_i2c|end_cnt_num~4_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector2~0 .lut_mask = 16'h30BA;
defparam \adc_inst|inst_i2c|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector2~1 (
// Equation(s):
// \adc_inst|inst_i2c|Selector2~1_combout  = (\adc_inst|inst_i2c|Selector2~0_combout ) # ((\adc_inst|inst_i2c|cstate.START~q  & (\adc_inst|inst_i2c|cmd_r [1] & \adc_inst|inst_i2c|end_cnt_num~combout )))

	.dataa(\adc_inst|inst_i2c|cstate.START~q ),
	.datab(\adc_inst|inst_i2c|cmd_r [1]),
	.datac(\adc_inst|inst_i2c|Selector2~0_combout ),
	.datad(\adc_inst|inst_i2c|end_cnt_num~combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector2~1 .lut_mask = 16'hF8F0;
defparam \adc_inst|inst_i2c|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \adc_inst|inst_i2c|cstate.WR_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cstate.WR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cstate.WR_DATA .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cstate.WR_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \adc_inst|inst_i2c|cstate.R_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|inst_i2c|cstate.WR_DATA~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|inst_i2c|end_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cstate.R_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cstate.R_ACK .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cstate.R_ACK .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \adc_inst|inst_i2c|cstate.T_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|inst_i2c|cstate.RD_DATA~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|inst_i2c|end_cnt_num~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cstate.T_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cstate.T_ACK .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cstate.T_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector0~2 (
// Equation(s):
// \adc_inst|inst_i2c|Selector0~2_combout  = (!\adc_inst|inst_i2c|cmd_r [3] & (\adc_inst|inst_i2c|end_cnt_num~combout  & ((\adc_inst|inst_i2c|cstate.R_ACK~q ) # (\adc_inst|inst_i2c|cstate.T_ACK~q ))))

	.dataa(\adc_inst|inst_i2c|cmd_r [3]),
	.datab(\adc_inst|inst_i2c|cstate.R_ACK~q ),
	.datac(\adc_inst|inst_i2c|cstate.T_ACK~q ),
	.datad(\adc_inst|inst_i2c|end_cnt_num~combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector0~2 .lut_mask = 16'h5400;
defparam \adc_inst|inst_i2c|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \adc_inst|cnt_byte[1]~1 (
// Equation(s):
// \adc_inst|cnt_byte[1]~1_combout  = \adc_inst|cnt_byte [1] $ (((\adc_inst|cnt_byte [0] & ((\adc_inst|inst_i2c|Selector0~2_combout ) # (\adc_inst|inst_i2c|STOP_IDLE~combout )))))

	.dataa(\adc_inst|inst_i2c|Selector0~2_combout ),
	.datab(\adc_inst|inst_i2c|STOP_IDLE~combout ),
	.datac(\adc_inst|cnt_byte [1]),
	.datad(\adc_inst|cnt_byte [0]),
	.cin(gnd),
	.combout(\adc_inst|cnt_byte[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|cnt_byte[1]~1 .lut_mask = 16'h1EF0;
defparam \adc_inst|cnt_byte[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \adc_inst|cnt_byte[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|cnt_byte[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cnt_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cnt_byte[1] .is_wysiwyg = "true";
defparam \adc_inst|cnt_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \adc_inst|cmd[3]~1 (
// Equation(s):
// \adc_inst|cmd[3]~1_combout  = (\adc_inst|cmd [3]) # ((!\adc_inst|cnt_byte [1] & (!\adc_inst|cnt_byte [0] & \adc_inst|cstate.RD_REQ~q )))

	.dataa(\adc_inst|cmd [3]),
	.datab(\adc_inst|cnt_byte [1]),
	.datac(\adc_inst|cnt_byte [0]),
	.datad(\adc_inst|cstate.RD_REQ~q ),
	.cin(gnd),
	.combout(\adc_inst|cmd[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|cmd[3]~1 .lut_mask = 16'hABAA;
defparam \adc_inst|cmd[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \adc_inst|cmd[3]~2 (
// Equation(s):
// \adc_inst|cmd[3]~2_combout  = (\adc_inst|Selector6~0_combout  & (\adc_inst|cnt_byte [1] & ((!\adc_inst|cnt_byte [2])))) # (!\adc_inst|Selector6~0_combout  & (((\adc_inst|cmd [3]))))

	.dataa(\adc_inst|Selector6~0_combout ),
	.datab(\adc_inst|cnt_byte [1]),
	.datac(\adc_inst|cmd [3]),
	.datad(\adc_inst|cnt_byte [2]),
	.cin(gnd),
	.combout(\adc_inst|cmd[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|cmd[3]~2 .lut_mask = 16'h50D8;
defparam \adc_inst|cmd[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \adc_inst|cmd[3]~3 (
// Equation(s):
// \adc_inst|cmd[3]~3_combout  = (\adc_inst|cmd[3]~1_combout  & ((\adc_inst|cnt_byte [2]) # ((\adc_inst|cmd[3]~2_combout  & !\adc_inst|cstate.RD_REQ~q )))) # (!\adc_inst|cmd[3]~1_combout  & (((\adc_inst|cmd[3]~2_combout  & !\adc_inst|cstate.RD_REQ~q ))))

	.dataa(\adc_inst|cmd[3]~1_combout ),
	.datab(\adc_inst|cnt_byte [2]),
	.datac(\adc_inst|cmd[3]~2_combout ),
	.datad(\adc_inst|cstate.RD_REQ~q ),
	.cin(gnd),
	.combout(\adc_inst|cmd[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|cmd[3]~3 .lut_mask = 16'h88F8;
defparam \adc_inst|cmd[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \adc_inst|cmd[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|cmd[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|cmd[3] .is_wysiwyg = "true";
defparam \adc_inst|cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \adc_inst|inst_i2c|cmd_r[3]~feeder (
// Equation(s):
// \adc_inst|inst_i2c|cmd_r[3]~feeder_combout  = \adc_inst|cmd [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adc_inst|cmd [3]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|cmd_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|cmd_r[3]~feeder .lut_mask = 16'hFF00;
defparam \adc_inst|inst_i2c|cmd_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \adc_inst|inst_i2c|cmd_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|cmd_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cmd_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cmd_r[3] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cmd_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector6~2 (
// Equation(s):
// \adc_inst|inst_i2c|Selector6~2_combout  = (\adc_inst|inst_i2c|cstate.T_ACK~q  & ((\adc_inst|inst_i2c|end_cnt_num~combout ) # ((\adc_inst|inst_i2c|cstate.R_ACK~q  & \adc_inst|inst_i2c|end_cnt_num~1_combout )))) # (!\adc_inst|inst_i2c|cstate.T_ACK~q  & 
// (\adc_inst|inst_i2c|cstate.R_ACK~q  & (\adc_inst|inst_i2c|end_cnt_num~1_combout )))

	.dataa(\adc_inst|inst_i2c|cstate.T_ACK~q ),
	.datab(\adc_inst|inst_i2c|cstate.R_ACK~q ),
	.datac(\adc_inst|inst_i2c|end_cnt_num~1_combout ),
	.datad(\adc_inst|inst_i2c|end_cnt_num~combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector6~2 .lut_mask = 16'hEAC0;
defparam \adc_inst|inst_i2c|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector6~3 (
// Equation(s):
// \adc_inst|inst_i2c|Selector6~3_combout  = (\adc_inst|inst_i2c|cmd_r [3] & ((\adc_inst|inst_i2c|Selector6~2_combout ) # ((!\adc_inst|inst_i2c|end_cnt_num~1_combout  & \adc_inst|inst_i2c|cstate.STOP~q )))) # (!\adc_inst|inst_i2c|cmd_r [3] & 
// (!\adc_inst|inst_i2c|end_cnt_num~1_combout  & (\adc_inst|inst_i2c|cstate.STOP~q )))

	.dataa(\adc_inst|inst_i2c|cmd_r [3]),
	.datab(\adc_inst|inst_i2c|end_cnt_num~1_combout ),
	.datac(\adc_inst|inst_i2c|cstate.STOP~q ),
	.datad(\adc_inst|inst_i2c|Selector6~2_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector6~3 .lut_mask = 16'hBA30;
defparam \adc_inst|inst_i2c|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \adc_inst|inst_i2c|cstate.STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cstate.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cstate.STOP .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cstate.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector0~3 (
// Equation(s):
// \adc_inst|inst_i2c|Selector0~3_combout  = (!\adc_inst|inst_i2c|cstate.IDLE~q  & (((\adc_inst|inst_i2c|Selector3~0_combout  & !\adc_inst|cmd [2])) # (!\adc_inst|cmd_vld~q )))

	.dataa(\adc_inst|cmd_vld~q ),
	.datab(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.datac(\adc_inst|inst_i2c|Selector3~0_combout ),
	.datad(\adc_inst|cmd [2]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector0~3 .lut_mask = 16'h1131;
defparam \adc_inst|inst_i2c|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector0~4 (
// Equation(s):
// \adc_inst|inst_i2c|Selector0~4_combout  = (!\adc_inst|inst_i2c|Selector0~2_combout  & (!\adc_inst|inst_i2c|Selector0~3_combout  & ((!\adc_inst|inst_i2c|end_cnt_num~1_combout ) # (!\adc_inst|inst_i2c|cstate.STOP~q ))))

	.dataa(\adc_inst|inst_i2c|cstate.STOP~q ),
	.datab(\adc_inst|inst_i2c|Selector0~2_combout ),
	.datac(\adc_inst|inst_i2c|end_cnt_num~1_combout ),
	.datad(\adc_inst|inst_i2c|Selector0~3_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector0~4 .lut_mask = 16'h0013;
defparam \adc_inst|inst_i2c|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \adc_inst|inst_i2c|cstate.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|Selector0~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cstate.IDLE .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cstate.IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \adc_inst|inst_i2c|cnt_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit[0] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \adc_inst|inst_i2c|Add1~2 (
// Equation(s):
// \adc_inst|inst_i2c|Add1~2_combout  = (\adc_inst|inst_i2c|cnt_bit [1] & (!\adc_inst|inst_i2c|Add1~1 )) # (!\adc_inst|inst_i2c|cnt_bit [1] & ((\adc_inst|inst_i2c|Add1~1 ) # (GND)))
// \adc_inst|inst_i2c|Add1~3  = CARRY((!\adc_inst|inst_i2c|Add1~1 ) # (!\adc_inst|inst_i2c|cnt_bit [1]))

	.dataa(\adc_inst|inst_i2c|cnt_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_inst|inst_i2c|Add1~1 ),
	.combout(\adc_inst|inst_i2c|Add1~2_combout ),
	.cout(\adc_inst|inst_i2c|Add1~3 ));
// synopsys translate_off
defparam \adc_inst|inst_i2c|Add1~2 .lut_mask = 16'h5A5F;
defparam \adc_inst|inst_i2c|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \adc_inst|inst_i2c|cnt_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit[1] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \adc_inst|inst_i2c|Add1~4 (
// Equation(s):
// \adc_inst|inst_i2c|Add1~4_combout  = (\adc_inst|inst_i2c|cnt_bit [2] & (\adc_inst|inst_i2c|Add1~3  $ (GND))) # (!\adc_inst|inst_i2c|cnt_bit [2] & (!\adc_inst|inst_i2c|Add1~3  & VCC))
// \adc_inst|inst_i2c|Add1~5  = CARRY((\adc_inst|inst_i2c|cnt_bit [2] & !\adc_inst|inst_i2c|Add1~3 ))

	.dataa(\adc_inst|inst_i2c|cnt_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_inst|inst_i2c|Add1~3 ),
	.combout(\adc_inst|inst_i2c|Add1~4_combout ),
	.cout(\adc_inst|inst_i2c|Add1~5 ));
// synopsys translate_off
defparam \adc_inst|inst_i2c|Add1~4 .lut_mask = 16'hA50A;
defparam \adc_inst|inst_i2c|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \adc_inst|inst_i2c|cnt_bit~5 (
// Equation(s):
// \adc_inst|inst_i2c|cnt_bit~5_combout  = (\adc_inst|inst_i2c|Add1~4_combout  & ((!\adc_inst|inst_i2c|cstate.IDLE~q ) # (!\adc_inst|inst_i2c|add_cnt_num~0_combout )))

	.dataa(\adc_inst|inst_i2c|add_cnt_num~0_combout ),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|Add1~4_combout ),
	.datad(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|cnt_bit~5_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit~5 .lut_mask = 16'h50F0;
defparam \adc_inst|inst_i2c|cnt_bit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \adc_inst|inst_i2c|cnt_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|cnt_bit~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit[2] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \adc_inst|inst_i2c|Add1~6 (
// Equation(s):
// \adc_inst|inst_i2c|Add1~6_combout  = (\adc_inst|inst_i2c|cnt_bit [3] & (!\adc_inst|inst_i2c|Add1~5 )) # (!\adc_inst|inst_i2c|cnt_bit [3] & ((\adc_inst|inst_i2c|Add1~5 ) # (GND)))
// \adc_inst|inst_i2c|Add1~7  = CARRY((!\adc_inst|inst_i2c|Add1~5 ) # (!\adc_inst|inst_i2c|cnt_bit [3]))

	.dataa(\adc_inst|inst_i2c|cnt_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_inst|inst_i2c|Add1~5 ),
	.combout(\adc_inst|inst_i2c|Add1~6_combout ),
	.cout(\adc_inst|inst_i2c|Add1~7 ));
// synopsys translate_off
defparam \adc_inst|inst_i2c|Add1~6 .lut_mask = 16'h5A5F;
defparam \adc_inst|inst_i2c|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \adc_inst|inst_i2c|cnt_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit[3] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \adc_inst|inst_i2c|Add1~8 (
// Equation(s):
// \adc_inst|inst_i2c|Add1~8_combout  = (\adc_inst|inst_i2c|cnt_bit [4] & (\adc_inst|inst_i2c|Add1~7  $ (GND))) # (!\adc_inst|inst_i2c|cnt_bit [4] & (!\adc_inst|inst_i2c|Add1~7  & VCC))
// \adc_inst|inst_i2c|Add1~9  = CARRY((\adc_inst|inst_i2c|cnt_bit [4] & !\adc_inst|inst_i2c|Add1~7 ))

	.dataa(gnd),
	.datab(\adc_inst|inst_i2c|cnt_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_inst|inst_i2c|Add1~7 ),
	.combout(\adc_inst|inst_i2c|Add1~8_combout ),
	.cout(\adc_inst|inst_i2c|Add1~9 ));
// synopsys translate_off
defparam \adc_inst|inst_i2c|Add1~8 .lut_mask = 16'hC30C;
defparam \adc_inst|inst_i2c|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \adc_inst|inst_i2c|cnt_bit~3 (
// Equation(s):
// \adc_inst|inst_i2c|cnt_bit~3_combout  = (\adc_inst|inst_i2c|Add1~8_combout  & ((!\adc_inst|inst_i2c|cstate.IDLE~q ) # (!\adc_inst|inst_i2c|add_cnt_num~0_combout )))

	.dataa(\adc_inst|inst_i2c|add_cnt_num~0_combout ),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|Add1~8_combout ),
	.datad(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|cnt_bit~3_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit~3 .lut_mask = 16'h50F0;
defparam \adc_inst|inst_i2c|cnt_bit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \adc_inst|inst_i2c|cnt_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|cnt_bit~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit[4] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \adc_inst|inst_i2c|Add1~10 (
// Equation(s):
// \adc_inst|inst_i2c|Add1~10_combout  = (\adc_inst|inst_i2c|cnt_bit [5] & (!\adc_inst|inst_i2c|Add1~9 )) # (!\adc_inst|inst_i2c|cnt_bit [5] & ((\adc_inst|inst_i2c|Add1~9 ) # (GND)))
// \adc_inst|inst_i2c|Add1~11  = CARRY((!\adc_inst|inst_i2c|Add1~9 ) # (!\adc_inst|inst_i2c|cnt_bit [5]))

	.dataa(\adc_inst|inst_i2c|cnt_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_inst|inst_i2c|Add1~9 ),
	.combout(\adc_inst|inst_i2c|Add1~10_combout ),
	.cout(\adc_inst|inst_i2c|Add1~11 ));
// synopsys translate_off
defparam \adc_inst|inst_i2c|Add1~10 .lut_mask = 16'h5A5F;
defparam \adc_inst|inst_i2c|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \adc_inst|inst_i2c|cnt_bit~2 (
// Equation(s):
// \adc_inst|inst_i2c|cnt_bit~2_combout  = (\adc_inst|inst_i2c|Add1~10_combout  & ((!\adc_inst|inst_i2c|cstate.IDLE~q ) # (!\adc_inst|inst_i2c|add_cnt_num~0_combout )))

	.dataa(\adc_inst|inst_i2c|add_cnt_num~0_combout ),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|Add1~10_combout ),
	.datad(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|cnt_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit~2 .lut_mask = 16'h50F0;
defparam \adc_inst|inst_i2c|cnt_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \adc_inst|inst_i2c|cnt_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|cnt_bit~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit[5] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \adc_inst|inst_i2c|Add1~12 (
// Equation(s):
// \adc_inst|inst_i2c|Add1~12_combout  = (\adc_inst|inst_i2c|cnt_bit [6] & (\adc_inst|inst_i2c|Add1~11  $ (GND))) # (!\adc_inst|inst_i2c|cnt_bit [6] & (!\adc_inst|inst_i2c|Add1~11  & VCC))
// \adc_inst|inst_i2c|Add1~13  = CARRY((\adc_inst|inst_i2c|cnt_bit [6] & !\adc_inst|inst_i2c|Add1~11 ))

	.dataa(\adc_inst|inst_i2c|cnt_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_inst|inst_i2c|Add1~11 ),
	.combout(\adc_inst|inst_i2c|Add1~12_combout ),
	.cout(\adc_inst|inst_i2c|Add1~13 ));
// synopsys translate_off
defparam \adc_inst|inst_i2c|Add1~12 .lut_mask = 16'hA50A;
defparam \adc_inst|inst_i2c|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \adc_inst|inst_i2c|cnt_bit~1 (
// Equation(s):
// \adc_inst|inst_i2c|cnt_bit~1_combout  = (\adc_inst|inst_i2c|Add1~12_combout  & ((!\adc_inst|inst_i2c|add_cnt_num~0_combout ) # (!\adc_inst|inst_i2c|cstate.IDLE~q )))

	.dataa(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.datab(\adc_inst|inst_i2c|Add1~12_combout ),
	.datac(gnd),
	.datad(\adc_inst|inst_i2c|add_cnt_num~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|cnt_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit~1 .lut_mask = 16'h44CC;
defparam \adc_inst|inst_i2c|cnt_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \adc_inst|inst_i2c|cnt_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|cnt_bit~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit[6] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \adc_inst|inst_i2c|Equal4~0 (
// Equation(s):
// \adc_inst|inst_i2c|Equal4~0_combout  = (\adc_inst|inst_i2c|cnt_bit [5] & (\adc_inst|inst_i2c|cnt_bit [6] & \adc_inst|inst_i2c|cnt_bit [4]))

	.dataa(\adc_inst|inst_i2c|cnt_bit [5]),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|cnt_bit [6]),
	.datad(\adc_inst|inst_i2c|cnt_bit [4]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Equal4~0 .lut_mask = 16'hA000;
defparam \adc_inst|inst_i2c|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \adc_inst|inst_i2c|Add1~14 (
// Equation(s):
// \adc_inst|inst_i2c|Add1~14_combout  = (\adc_inst|inst_i2c|cnt_bit [7] & (!\adc_inst|inst_i2c|Add1~13 )) # (!\adc_inst|inst_i2c|cnt_bit [7] & ((\adc_inst|inst_i2c|Add1~13 ) # (GND)))
// \adc_inst|inst_i2c|Add1~15  = CARRY((!\adc_inst|inst_i2c|Add1~13 ) # (!\adc_inst|inst_i2c|cnt_bit [7]))

	.dataa(gnd),
	.datab(\adc_inst|inst_i2c|cnt_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adc_inst|inst_i2c|Add1~13 ),
	.combout(\adc_inst|inst_i2c|Add1~14_combout ),
	.cout(\adc_inst|inst_i2c|Add1~15 ));
// synopsys translate_off
defparam \adc_inst|inst_i2c|Add1~14 .lut_mask = 16'h3C3F;
defparam \adc_inst|inst_i2c|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \adc_inst|inst_i2c|cnt_bit~4 (
// Equation(s):
// \adc_inst|inst_i2c|cnt_bit~4_combout  = (\adc_inst|inst_i2c|Add1~14_combout  & ((!\adc_inst|inst_i2c|add_cnt_num~0_combout ) # (!\adc_inst|inst_i2c|cstate.IDLE~q )))

	.dataa(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.datab(\adc_inst|inst_i2c|Add1~14_combout ),
	.datac(gnd),
	.datad(\adc_inst|inst_i2c|add_cnt_num~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|cnt_bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit~4 .lut_mask = 16'h44CC;
defparam \adc_inst|inst_i2c|cnt_bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \adc_inst|inst_i2c|cnt_bit[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|cnt_bit~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit[7] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \adc_inst|inst_i2c|Add1~16 (
// Equation(s):
// \adc_inst|inst_i2c|Add1~16_combout  = \adc_inst|inst_i2c|Add1~15  $ (!\adc_inst|inst_i2c|cnt_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adc_inst|inst_i2c|cnt_bit [8]),
	.cin(\adc_inst|inst_i2c|Add1~15 ),
	.combout(\adc_inst|inst_i2c|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Add1~16 .lut_mask = 16'hF00F;
defparam \adc_inst|inst_i2c|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \adc_inst|inst_i2c|cnt_bit~0 (
// Equation(s):
// \adc_inst|inst_i2c|cnt_bit~0_combout  = (\adc_inst|inst_i2c|Add1~16_combout  & ((!\adc_inst|inst_i2c|add_cnt_num~0_combout ) # (!\adc_inst|inst_i2c|cstate.IDLE~q )))

	.dataa(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.datab(\adc_inst|inst_i2c|Add1~16_combout ),
	.datac(gnd),
	.datad(\adc_inst|inst_i2c|add_cnt_num~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|cnt_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit~0 .lut_mask = 16'h44CC;
defparam \adc_inst|inst_i2c|cnt_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \adc_inst|inst_i2c|cnt_bit[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|cnt_bit~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|inst_i2c|cstate.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cnt_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cnt_bit[8] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cnt_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \adc_inst|inst_i2c|Equal4~1 (
// Equation(s):
// \adc_inst|inst_i2c|Equal4~1_combout  = (\adc_inst|inst_i2c|Equal4~0_combout  & (\adc_inst|inst_i2c|cnt_bit [8] & (\adc_inst|inst_i2c|cnt_bit [1] & !\adc_inst|inst_i2c|cnt_bit [3])))

	.dataa(\adc_inst|inst_i2c|Equal4~0_combout ),
	.datab(\adc_inst|inst_i2c|cnt_bit [8]),
	.datac(\adc_inst|inst_i2c|cnt_bit [1]),
	.datad(\adc_inst|inst_i2c|cnt_bit [3]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Equal4~1 .lut_mask = 16'h0080;
defparam \adc_inst|inst_i2c|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \adc_inst|inst_i2c|add_cnt_num~0 (
// Equation(s):
// \adc_inst|inst_i2c|add_cnt_num~0_combout  = (\adc_inst|inst_i2c|Equal4~1_combout  & (\adc_inst|inst_i2c|cnt_bit [7] & (\adc_inst|inst_i2c|cnt_bit [0] & !\adc_inst|inst_i2c|cnt_bit [2])))

	.dataa(\adc_inst|inst_i2c|Equal4~1_combout ),
	.datab(\adc_inst|inst_i2c|cnt_bit [7]),
	.datac(\adc_inst|inst_i2c|cnt_bit [0]),
	.datad(\adc_inst|inst_i2c|cnt_bit [2]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|add_cnt_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|add_cnt_num~0 .lut_mask = 16'h0080;
defparam \adc_inst|inst_i2c|add_cnt_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \adc_inst|inst_i2c|end_cnt_num~0 (
// Equation(s):
// \adc_inst|inst_i2c|end_cnt_num~0_combout  = (!\adc_inst|inst_i2c|cnt_num [0] & !\adc_inst|inst_i2c|cnt_num [1])

	.dataa(\adc_inst|inst_i2c|cnt_num [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\adc_inst|inst_i2c|cnt_num [1]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|end_cnt_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|end_cnt_num~0 .lut_mask = 16'h0055;
defparam \adc_inst|inst_i2c|end_cnt_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \adc_inst|inst_i2c|end_cnt_num~1 (
// Equation(s):
// \adc_inst|inst_i2c|end_cnt_num~1_combout  = (\adc_inst|inst_i2c|add_cnt_num~0_combout  & (!\adc_inst|inst_i2c|cnt_num [2] & (!\adc_inst|inst_i2c|cnt_num [3] & \adc_inst|inst_i2c|end_cnt_num~0_combout )))

	.dataa(\adc_inst|inst_i2c|add_cnt_num~0_combout ),
	.datab(\adc_inst|inst_i2c|cnt_num [2]),
	.datac(\adc_inst|inst_i2c|cnt_num [3]),
	.datad(\adc_inst|inst_i2c|end_cnt_num~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|end_cnt_num~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|end_cnt_num~1 .lut_mask = 16'h0200;
defparam \adc_inst|inst_i2c|end_cnt_num~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector1~1 (
// Equation(s):
// \adc_inst|inst_i2c|Selector1~1_combout  = (\adc_inst|inst_i2c|Selector1~0_combout ) # ((\adc_inst|inst_i2c|cstate.START~q  & ((!\adc_inst|inst_i2c|cmd_r [1]) # (!\adc_inst|inst_i2c|end_cnt_num~1_combout ))))

	.dataa(\adc_inst|inst_i2c|end_cnt_num~1_combout ),
	.datab(\adc_inst|inst_i2c|Selector1~0_combout ),
	.datac(\adc_inst|inst_i2c|cstate.START~q ),
	.datad(\adc_inst|inst_i2c|cmd_r [1]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector1~1 .lut_mask = 16'hDCFC;
defparam \adc_inst|inst_i2c|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \adc_inst|inst_i2c|cstate.START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|cstate.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|cstate.START .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|cstate.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \adc_inst|inst_i2c|Equal2~0 (
// Equation(s):
// \adc_inst|inst_i2c|Equal2~0_combout  = (\adc_inst|inst_i2c|Equal4~0_combout  & (!\adc_inst|inst_i2c|cnt_bit [8] & (!\adc_inst|inst_i2c|cnt_bit [1] & \adc_inst|inst_i2c|cnt_bit [3])))

	.dataa(\adc_inst|inst_i2c|Equal4~0_combout ),
	.datab(\adc_inst|inst_i2c|cnt_bit [8]),
	.datac(\adc_inst|inst_i2c|cnt_bit [1]),
	.datad(\adc_inst|inst_i2c|cnt_bit [3]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Equal2~0 .lut_mask = 16'h0200;
defparam \adc_inst|inst_i2c|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \adc_inst|inst_i2c|Equal3~0 (
// Equation(s):
// \adc_inst|inst_i2c|Equal3~0_combout  = (\adc_inst|inst_i2c|Equal2~0_combout  & (\adc_inst|inst_i2c|cnt_bit [2] & (!\adc_inst|inst_i2c|cnt_bit [0] & !\adc_inst|inst_i2c|cnt_bit [7])))

	.dataa(\adc_inst|inst_i2c|Equal2~0_combout ),
	.datab(\adc_inst|inst_i2c|cnt_bit [2]),
	.datac(\adc_inst|inst_i2c|cnt_bit [0]),
	.datad(\adc_inst|inst_i2c|cnt_bit [7]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Equal3~0 .lut_mask = 16'h0008;
defparam \adc_inst|inst_i2c|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \adc_inst|inst_i2c|Equal4~2 (
// Equation(s):
// \adc_inst|inst_i2c|Equal4~2_combout  = (\adc_inst|inst_i2c|Equal4~1_combout  & (!\adc_inst|inst_i2c|cnt_bit [7] & (!\adc_inst|inst_i2c|cnt_bit [0] & \adc_inst|inst_i2c|cnt_bit [2])))

	.dataa(\adc_inst|inst_i2c|Equal4~1_combout ),
	.datab(\adc_inst|inst_i2c|cnt_bit [7]),
	.datac(\adc_inst|inst_i2c|cnt_bit [0]),
	.datad(\adc_inst|inst_i2c|cnt_bit [2]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Equal4~2 .lut_mask = 16'h0200;
defparam \adc_inst|inst_i2c|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector7~3 (
// Equation(s):
// \adc_inst|inst_i2c|Selector7~3_combout  = (\adc_inst|inst_i2c|Equal3~0_combout  & (((!\adc_inst|inst_i2c|cstate.STOP~q )))) # (!\adc_inst|inst_i2c|Equal3~0_combout  & (!\adc_inst|inst_i2c|Equal4~2_combout  & ((\adc_inst|inst_i2c|cstate.START~q ) # 
// (\adc_inst|inst_i2c|cstate.STOP~q ))))

	.dataa(\adc_inst|inst_i2c|cstate.START~q ),
	.datab(\adc_inst|inst_i2c|Equal3~0_combout ),
	.datac(\adc_inst|inst_i2c|cstate.STOP~q ),
	.datad(\adc_inst|inst_i2c|Equal4~2_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector7~3 .lut_mask = 16'h0C3E;
defparam \adc_inst|inst_i2c|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector7~4 (
// Equation(s):
// \adc_inst|inst_i2c|Selector7~4_combout  = (\adc_inst|inst_i2c|Equal3~0_combout ) # ((\adc_inst|inst_i2c|cstate.START~q  & \adc_inst|inst_i2c|Equal4~2_combout ))

	.dataa(\adc_inst|inst_i2c|cstate.START~q ),
	.datab(\adc_inst|inst_i2c|Equal4~2_combout ),
	.datac(\adc_inst|inst_i2c|Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector7~4 .lut_mask = 16'hF8F8;
defparam \adc_inst|inst_i2c|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \adc_inst|Selector18~0 (
// Equation(s):
// \adc_inst|Selector18~0_combout  = (!\adc_inst|cnt_byte [0] & \adc_inst|device_id_r [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|cnt_byte [0]),
	.datad(\adc_inst|device_id_r [0]),
	.cin(gnd),
	.combout(\adc_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector18~0 .lut_mask = 16'h0F00;
defparam \adc_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \adc_inst|op_wr_data[3]~0 (
// Equation(s):
// \adc_inst|op_wr_data[3]~0_combout  = (!\adc_inst|cnt_byte [2] & ((\adc_inst|cstate.RD_REQ~q ) # ((\adc_inst|cstate.WR_REQ~q  & !\adc_inst|cnt_byte [1]))))

	.dataa(\adc_inst|cstate.WR_REQ~q ),
	.datab(\adc_inst|cnt_byte [2]),
	.datac(\adc_inst|cnt_byte [1]),
	.datad(\adc_inst|cstate.RD_REQ~q ),
	.cin(gnd),
	.combout(\adc_inst|op_wr_data[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|op_wr_data[3]~0 .lut_mask = 16'h3302;
defparam \adc_inst|op_wr_data[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \adc_inst|op_wr_data[3]~1 (
// Equation(s):
// \adc_inst|op_wr_data[3]~1_combout  = (!\adc_inst|cstate.RD_REQ~q  & (((\adc_inst|cnt_byte [1]) # (\adc_inst|cnt_byte [0])) # (!\adc_inst|cstate.WR_REQ~q )))

	.dataa(\adc_inst|cstate.WR_REQ~q ),
	.datab(\adc_inst|cnt_byte [1]),
	.datac(\adc_inst|cnt_byte [0]),
	.datad(\adc_inst|cstate.RD_REQ~q ),
	.cin(gnd),
	.combout(\adc_inst|op_wr_data[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|op_wr_data[3]~1 .lut_mask = 16'h00FD;
defparam \adc_inst|op_wr_data[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \adc_inst|Selector18~1 (
// Equation(s):
// \adc_inst|Selector18~1_combout  = (\adc_inst|op_wr_data[3]~1_combout ) # ((\adc_inst|cnt_byte [2]) # ((\adc_inst|cnt_byte [1] & \adc_inst|cnt_byte [0])))

	.dataa(\adc_inst|op_wr_data[3]~1_combout ),
	.datab(\adc_inst|cnt_byte [1]),
	.datac(\adc_inst|cnt_byte [0]),
	.datad(\adc_inst|cnt_byte [2]),
	.cin(gnd),
	.combout(\adc_inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector18~1 .lut_mask = 16'hFFEA;
defparam \adc_inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \adc_inst|op_wr_data[3]~2 (
// Equation(s):
// \adc_inst|op_wr_data[3]~2_combout  = (\adc_inst|Selector18~0_combout  & ((\adc_inst|op_wr_data[3]~0_combout ) # ((\adc_inst|op_wr_data [3] & \adc_inst|Selector18~1_combout )))) # (!\adc_inst|Selector18~0_combout  & (((\adc_inst|op_wr_data [3] & 
// \adc_inst|Selector18~1_combout ))))

	.dataa(\adc_inst|Selector18~0_combout ),
	.datab(\adc_inst|op_wr_data[3]~0_combout ),
	.datac(\adc_inst|op_wr_data [3]),
	.datad(\adc_inst|Selector18~1_combout ),
	.cin(gnd),
	.combout(\adc_inst|op_wr_data[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|op_wr_data[3]~2 .lut_mask = 16'hF888;
defparam \adc_inst|op_wr_data[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \adc_inst|op_wr_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|op_wr_data[3]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|op_wr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|op_wr_data[3] .is_wysiwyg = "true";
defparam \adc_inst|op_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \adc_inst|inst_i2c|wr_data_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|op_wr_data [3]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|wr_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|wr_data_r[3] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|wr_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector7~0 (
// Equation(s):
// \adc_inst|inst_i2c|Selector7~0_combout  = (!\adc_inst|inst_i2c|cnt_num [0] & (\adc_inst|inst_i2c|wr_data_r [3] & ((!\adc_inst|inst_i2c|cnt_num [1]) # (!\adc_inst|inst_i2c|cnt_num [2]))))

	.dataa(\adc_inst|inst_i2c|cnt_num [0]),
	.datab(\adc_inst|inst_i2c|cnt_num [2]),
	.datac(\adc_inst|inst_i2c|wr_data_r [3]),
	.datad(\adc_inst|inst_i2c|cnt_num [1]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector7~0 .lut_mask = 16'h1050;
defparam \adc_inst|inst_i2c|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \adc_inst|adc_mdata_r[4]~0 (
// Equation(s):
// \adc_inst|adc_mdata_r[4]~0_combout  = (!\adc_inst|cnt_byte [2] & (\adc_inst|cnt_byte [1] & \adc_inst|cstate.RD_REQ~q ))

	.dataa(gnd),
	.datab(\adc_inst|cnt_byte [2]),
	.datac(\adc_inst|cnt_byte [1]),
	.datad(\adc_inst|cstate.RD_REQ~q ),
	.cin(gnd),
	.combout(\adc_inst|adc_mdata_r[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|adc_mdata_r[4]~0 .lut_mask = 16'h3000;
defparam \adc_inst|adc_mdata_r[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \adc_inst|Selector18~2 (
// Equation(s):
// \adc_inst|Selector18~2_combout  = (\adc_inst|Selector18~0_combout  & ((\adc_inst|adc_mdata_r[4]~0_combout ) # ((\adc_inst|op_wr_data [0] & \adc_inst|Selector18~1_combout )))) # (!\adc_inst|Selector18~0_combout  & (((\adc_inst|op_wr_data [0] & 
// \adc_inst|Selector18~1_combout ))))

	.dataa(\adc_inst|Selector18~0_combout ),
	.datab(\adc_inst|adc_mdata_r[4]~0_combout ),
	.datac(\adc_inst|op_wr_data [0]),
	.datad(\adc_inst|Selector18~1_combout ),
	.cin(gnd),
	.combout(\adc_inst|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|Selector18~2 .lut_mask = 16'hF888;
defparam \adc_inst|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \adc_inst|op_wr_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|op_wr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|op_wr_data[0] .is_wysiwyg = "true";
defparam \adc_inst|op_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \adc_inst|inst_i2c|wr_data_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|op_wr_data [0]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|cmd_vld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|wr_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|wr_data_r[0] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|wr_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector7~1 (
// Equation(s):
// \adc_inst|inst_i2c|Selector7~1_combout  = (\adc_inst|inst_i2c|Selector7~0_combout ) # ((\adc_inst|inst_i2c|wr_data_r [0] & \adc_inst|inst_i2c|Add2~0_combout ))

	.dataa(gnd),
	.datab(\adc_inst|inst_i2c|Selector7~0_combout ),
	.datac(\adc_inst|inst_i2c|wr_data_r [0]),
	.datad(\adc_inst|inst_i2c|Add2~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector7~1 .lut_mask = 16'hFCCC;
defparam \adc_inst|inst_i2c|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector7~2 (
// Equation(s):
// \adc_inst|inst_i2c|Selector7~2_combout  = (\adc_inst|inst_i2c|cstate.T_ACK~q ) # ((\adc_inst|inst_i2c|cstate.WR_DATA~q  & ((!\adc_inst|inst_i2c|Selector7~1_combout ) # (!\adc_inst|inst_i2c|Equal3~0_combout ))))

	.dataa(\adc_inst|inst_i2c|Equal3~0_combout ),
	.datab(\adc_inst|inst_i2c|cstate.WR_DATA~q ),
	.datac(\adc_inst|inst_i2c|cstate.T_ACK~q ),
	.datad(\adc_inst|inst_i2c|Selector7~1_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector7~2 .lut_mask = 16'hF4FC;
defparam \adc_inst|inst_i2c|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \adc_inst|inst_i2c|Selector7~5 (
// Equation(s):
// \adc_inst|inst_i2c|Selector7~5_combout  = (\adc_inst|inst_i2c|Selector7~4_combout  & (((\adc_inst|inst_i2c|Selector7~2_combout )) # (!\adc_inst|inst_i2c|Selector7~3_combout ))) # (!\adc_inst|inst_i2c|Selector7~4_combout  & (\adc_inst|inst_i2c|sda_out~q  & 
// ((\adc_inst|inst_i2c|Selector7~3_combout ) # (\adc_inst|inst_i2c|Selector7~2_combout ))))

	.dataa(\adc_inst|inst_i2c|Selector7~3_combout ),
	.datab(\adc_inst|inst_i2c|Selector7~4_combout ),
	.datac(\adc_inst|inst_i2c|sda_out~q ),
	.datad(\adc_inst|inst_i2c|Selector7~2_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Selector7~5 .lut_mask = 16'hFC64;
defparam \adc_inst|inst_i2c|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \adc_inst|inst_i2c|sda_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|Selector7~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|sda_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|sda_out .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|sda_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \adc_inst|inst_i2c|OE~0 (
// Equation(s):
// \adc_inst|inst_i2c|OE~0_combout  = (\adc_inst|inst_i2c|Selector1~0_combout ) # ((\adc_inst|inst_i2c|IDLE_WR_DATA~0_combout ) # ((\adc_inst|inst_i2c|cstate.RD_DATA~q  & \adc_inst|inst_i2c|end_cnt_num~4_combout )))

	.dataa(\adc_inst|inst_i2c|cstate.RD_DATA~q ),
	.datab(\adc_inst|inst_i2c|Selector1~0_combout ),
	.datac(\adc_inst|inst_i2c|IDLE_WR_DATA~0_combout ),
	.datad(\adc_inst|inst_i2c|end_cnt_num~4_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|OE~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|OE~0 .lut_mask = 16'hFEFC;
defparam \adc_inst|inst_i2c|OE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \adc_inst|inst_i2c|OE~1 (
// Equation(s):
// \adc_inst|inst_i2c|OE~1_combout  = (\adc_inst|inst_i2c|OE~0_combout ) # ((\adc_inst|inst_i2c|cmd_r [3] & (\adc_inst|inst_i2c|end_cnt_num~1_combout  & \adc_inst|inst_i2c|cstate.R_ACK~q )))

	.dataa(\adc_inst|inst_i2c|cmd_r [3]),
	.datab(\adc_inst|inst_i2c|end_cnt_num~1_combout ),
	.datac(\adc_inst|inst_i2c|cstate.R_ACK~q ),
	.datad(\adc_inst|inst_i2c|OE~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|OE~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|OE~1 .lut_mask = 16'hFF80;
defparam \adc_inst|inst_i2c|OE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \adc_inst|inst_i2c|OE~2 (
// Equation(s):
// \adc_inst|inst_i2c|OE~2_combout  = (\adc_inst|inst_i2c|OE~q  & (!\adc_inst|inst_i2c|Selector3~1_combout  & ((!\adc_inst|inst_i2c|cstate.STOP~q ) # (!\adc_inst|inst_i2c|end_cnt_num~1_combout ))))

	.dataa(\adc_inst|inst_i2c|OE~q ),
	.datab(\adc_inst|inst_i2c|Selector3~1_combout ),
	.datac(\adc_inst|inst_i2c|end_cnt_num~1_combout ),
	.datad(\adc_inst|inst_i2c|cstate.STOP~q ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|OE~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|OE~2 .lut_mask = 16'h0222;
defparam \adc_inst|inst_i2c|OE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \adc_inst|inst_i2c|OE~3 (
// Equation(s):
// \adc_inst|inst_i2c|OE~3_combout  = (\adc_inst|inst_i2c|OE~1_combout ) # ((\adc_inst|inst_i2c|OE~2_combout  & ((!\adc_inst|inst_i2c|end_cnt_num~4_combout ) # (!\adc_inst|inst_i2c|cstate.WR_DATA~q ))))

	.dataa(\adc_inst|inst_i2c|cstate.WR_DATA~q ),
	.datab(\adc_inst|inst_i2c|OE~1_combout ),
	.datac(\adc_inst|inst_i2c|OE~2_combout ),
	.datad(\adc_inst|inst_i2c|end_cnt_num~4_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|OE~3_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|OE~3 .lut_mask = 16'hDCFC;
defparam \adc_inst|inst_i2c|OE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \adc_inst|inst_i2c|OE~4 (
// Equation(s):
// \adc_inst|inst_i2c|OE~4_combout  = (\adc_inst|inst_i2c|OE~3_combout ) # ((\adc_inst|inst_i2c|cstate.START~q  & (\adc_inst|inst_i2c|cmd_r [1] & \adc_inst|inst_i2c|end_cnt_num~combout )))

	.dataa(\adc_inst|inst_i2c|cstate.START~q ),
	.datab(\adc_inst|inst_i2c|cmd_r [1]),
	.datac(\adc_inst|inst_i2c|OE~3_combout ),
	.datad(\adc_inst|inst_i2c|end_cnt_num~combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|OE~4_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|OE~4 .lut_mask = 16'hF8F0;
defparam \adc_inst|inst_i2c|OE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \adc_inst|inst_i2c|OE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|OE~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|OE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|OE .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|OE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N12
cycloneive_lcell_comb \segdisplay_inst|c_status[0]~2 (
// Equation(s):
// \segdisplay_inst|c_status[0]~2_combout  = !\segdisplay_inst|c_status [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\segdisplay_inst|c_status [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\segdisplay_inst|c_status[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|c_status[0]~2 .lut_mask = 16'h0F0F;
defparam \segdisplay_inst|c_status[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \segdisplay_inst|Add0~0 (
// Equation(s):
// \segdisplay_inst|Add0~0_combout  = \segdisplay_inst|cnt_data [0] $ (VCC)
// \segdisplay_inst|Add0~1  = CARRY(\segdisplay_inst|cnt_data [0])

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\segdisplay_inst|Add0~0_combout ),
	.cout(\segdisplay_inst|Add0~1 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \segdisplay_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \segdisplay_inst|cnt_data~8 (
// Equation(s):
// \segdisplay_inst|cnt_data~8_combout  = (\segdisplay_inst|Add0~0_combout  & !\segdisplay_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\segdisplay_inst|Add0~0_combout ),
	.datad(\segdisplay_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|cnt_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|cnt_data~8 .lut_mask = 16'h00F0;
defparam \segdisplay_inst|cnt_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \segdisplay_inst|cnt_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|cnt_data~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[0] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \segdisplay_inst|Add0~2 (
// Equation(s):
// \segdisplay_inst|Add0~2_combout  = (\segdisplay_inst|cnt_data [1] & (!\segdisplay_inst|Add0~1 )) # (!\segdisplay_inst|cnt_data [1] & ((\segdisplay_inst|Add0~1 ) # (GND)))
// \segdisplay_inst|Add0~3  = CARRY((!\segdisplay_inst|Add0~1 ) # (!\segdisplay_inst|cnt_data [1]))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~1 ),
	.combout(\segdisplay_inst|Add0~2_combout ),
	.cout(\segdisplay_inst|Add0~3 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \segdisplay_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \segdisplay_inst|cnt_data~7 (
// Equation(s):
// \segdisplay_inst|cnt_data~7_combout  = (\segdisplay_inst|Add0~2_combout  & !\segdisplay_inst|Equal0~10_combout )

	.dataa(\segdisplay_inst|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\segdisplay_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|cnt_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|cnt_data~7 .lut_mask = 16'h00AA;
defparam \segdisplay_inst|cnt_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \segdisplay_inst|cnt_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|cnt_data~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[1] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \segdisplay_inst|Add0~4 (
// Equation(s):
// \segdisplay_inst|Add0~4_combout  = (\segdisplay_inst|cnt_data [2] & (\segdisplay_inst|Add0~3  $ (GND))) # (!\segdisplay_inst|cnt_data [2] & (!\segdisplay_inst|Add0~3  & VCC))
// \segdisplay_inst|Add0~5  = CARRY((\segdisplay_inst|cnt_data [2] & !\segdisplay_inst|Add0~3 ))

	.dataa(\segdisplay_inst|cnt_data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~3 ),
	.combout(\segdisplay_inst|Add0~4_combout ),
	.cout(\segdisplay_inst|Add0~5 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \segdisplay_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \segdisplay_inst|cnt_data~6 (
// Equation(s):
// \segdisplay_inst|cnt_data~6_combout  = (\segdisplay_inst|Add0~4_combout  & !\segdisplay_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\segdisplay_inst|Add0~4_combout ),
	.datad(\segdisplay_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|cnt_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|cnt_data~6 .lut_mask = 16'h00F0;
defparam \segdisplay_inst|cnt_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \segdisplay_inst|cnt_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|cnt_data~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[2] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \segdisplay_inst|Add0~6 (
// Equation(s):
// \segdisplay_inst|Add0~6_combout  = (\segdisplay_inst|cnt_data [3] & (!\segdisplay_inst|Add0~5 )) # (!\segdisplay_inst|cnt_data [3] & ((\segdisplay_inst|Add0~5 ) # (GND)))
// \segdisplay_inst|Add0~7  = CARRY((!\segdisplay_inst|Add0~5 ) # (!\segdisplay_inst|cnt_data [3]))

	.dataa(\segdisplay_inst|cnt_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~5 ),
	.combout(\segdisplay_inst|Add0~6_combout ),
	.cout(\segdisplay_inst|Add0~7 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \segdisplay_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \segdisplay_inst|cnt_data~5 (
// Equation(s):
// \segdisplay_inst|cnt_data~5_combout  = (\segdisplay_inst|Add0~6_combout  & !\segdisplay_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\segdisplay_inst|Add0~6_combout ),
	.datad(\segdisplay_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|cnt_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|cnt_data~5 .lut_mask = 16'h00F0;
defparam \segdisplay_inst|cnt_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \segdisplay_inst|cnt_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|cnt_data~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[3] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \segdisplay_inst|Equal0~9 (
// Equation(s):
// \segdisplay_inst|Equal0~9_combout  = (!\segdisplay_inst|cnt_data [0] & (\segdisplay_inst|cnt_data [1] & (\segdisplay_inst|cnt_data [2] & \segdisplay_inst|cnt_data [3])))

	.dataa(\segdisplay_inst|cnt_data [0]),
	.datab(\segdisplay_inst|cnt_data [1]),
	.datac(\segdisplay_inst|cnt_data [2]),
	.datad(\segdisplay_inst|cnt_data [3]),
	.cin(gnd),
	.combout(\segdisplay_inst|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Equal0~9 .lut_mask = 16'h4000;
defparam \segdisplay_inst|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \segdisplay_inst|Add0~8 (
// Equation(s):
// \segdisplay_inst|Add0~8_combout  = (\segdisplay_inst|cnt_data [4] & (\segdisplay_inst|Add0~7  $ (GND))) # (!\segdisplay_inst|cnt_data [4] & (!\segdisplay_inst|Add0~7  & VCC))
// \segdisplay_inst|Add0~9  = CARRY((\segdisplay_inst|cnt_data [4] & !\segdisplay_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~7 ),
	.combout(\segdisplay_inst|Add0~8_combout ),
	.cout(\segdisplay_inst|Add0~9 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \segdisplay_inst|cnt_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[4] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \segdisplay_inst|Add0~10 (
// Equation(s):
// \segdisplay_inst|Add0~10_combout  = (\segdisplay_inst|cnt_data [5] & (!\segdisplay_inst|Add0~9 )) # (!\segdisplay_inst|cnt_data [5] & ((\segdisplay_inst|Add0~9 ) # (GND)))
// \segdisplay_inst|Add0~11  = CARRY((!\segdisplay_inst|Add0~9 ) # (!\segdisplay_inst|cnt_data [5]))

	.dataa(\segdisplay_inst|cnt_data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~9 ),
	.combout(\segdisplay_inst|Add0~10_combout ),
	.cout(\segdisplay_inst|Add0~11 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \segdisplay_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \segdisplay_inst|cnt_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[5] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \segdisplay_inst|Add0~12 (
// Equation(s):
// \segdisplay_inst|Add0~12_combout  = (\segdisplay_inst|cnt_data [6] & (\segdisplay_inst|Add0~11  $ (GND))) # (!\segdisplay_inst|cnt_data [6] & (!\segdisplay_inst|Add0~11  & VCC))
// \segdisplay_inst|Add0~13  = CARRY((\segdisplay_inst|cnt_data [6] & !\segdisplay_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~11 ),
	.combout(\segdisplay_inst|Add0~12_combout ),
	.cout(\segdisplay_inst|Add0~13 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \segdisplay_inst|cnt_data~4 (
// Equation(s):
// \segdisplay_inst|cnt_data~4_combout  = (\segdisplay_inst|Add0~12_combout  & !\segdisplay_inst|Equal0~10_combout )

	.dataa(\segdisplay_inst|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\segdisplay_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|cnt_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|cnt_data~4 .lut_mask = 16'h00AA;
defparam \segdisplay_inst|cnt_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \segdisplay_inst|cnt_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|cnt_data~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[6] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \segdisplay_inst|Add0~14 (
// Equation(s):
// \segdisplay_inst|Add0~14_combout  = (\segdisplay_inst|cnt_data [7] & (!\segdisplay_inst|Add0~13 )) # (!\segdisplay_inst|cnt_data [7] & ((\segdisplay_inst|Add0~13 ) # (GND)))
// \segdisplay_inst|Add0~15  = CARRY((!\segdisplay_inst|Add0~13 ) # (!\segdisplay_inst|cnt_data [7]))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~13 ),
	.combout(\segdisplay_inst|Add0~14_combout ),
	.cout(\segdisplay_inst|Add0~15 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \segdisplay_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \segdisplay_inst|cnt_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[7] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \segdisplay_inst|Equal0~8 (
// Equation(s):
// \segdisplay_inst|Equal0~8_combout  = (!\segdisplay_inst|cnt_data [4] & (!\segdisplay_inst|cnt_data [5] & (\segdisplay_inst|cnt_data [6] & !\segdisplay_inst|cnt_data [7])))

	.dataa(\segdisplay_inst|cnt_data [4]),
	.datab(\segdisplay_inst|cnt_data [5]),
	.datac(\segdisplay_inst|cnt_data [6]),
	.datad(\segdisplay_inst|cnt_data [7]),
	.cin(gnd),
	.combout(\segdisplay_inst|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Equal0~8 .lut_mask = 16'h0010;
defparam \segdisplay_inst|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \segdisplay_inst|Add0~16 (
// Equation(s):
// \segdisplay_inst|Add0~16_combout  = (\segdisplay_inst|cnt_data [8] & (\segdisplay_inst|Add0~15  $ (GND))) # (!\segdisplay_inst|cnt_data [8] & (!\segdisplay_inst|Add0~15  & VCC))
// \segdisplay_inst|Add0~17  = CARRY((\segdisplay_inst|cnt_data [8] & !\segdisplay_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~15 ),
	.combout(\segdisplay_inst|Add0~16_combout ),
	.cout(\segdisplay_inst|Add0~17 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \segdisplay_inst|cnt_data~3 (
// Equation(s):
// \segdisplay_inst|cnt_data~3_combout  = (\segdisplay_inst|Add0~16_combout  & !\segdisplay_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\segdisplay_inst|Add0~16_combout ),
	.datad(\segdisplay_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|cnt_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|cnt_data~3 .lut_mask = 16'h00F0;
defparam \segdisplay_inst|cnt_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \segdisplay_inst|cnt_data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|cnt_data~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[8] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \segdisplay_inst|Add0~18 (
// Equation(s):
// \segdisplay_inst|Add0~18_combout  = (\segdisplay_inst|cnt_data [9] & (!\segdisplay_inst|Add0~17 )) # (!\segdisplay_inst|cnt_data [9] & ((\segdisplay_inst|Add0~17 ) # (GND)))
// \segdisplay_inst|Add0~19  = CARRY((!\segdisplay_inst|Add0~17 ) # (!\segdisplay_inst|cnt_data [9]))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~17 ),
	.combout(\segdisplay_inst|Add0~18_combout ),
	.cout(\segdisplay_inst|Add0~19 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \segdisplay_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \segdisplay_inst|cnt_data~2 (
// Equation(s):
// \segdisplay_inst|cnt_data~2_combout  = (\segdisplay_inst|Add0~18_combout  & !\segdisplay_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(\segdisplay_inst|Add0~18_combout ),
	.datac(gnd),
	.datad(\segdisplay_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|cnt_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|cnt_data~2 .lut_mask = 16'h00CC;
defparam \segdisplay_inst|cnt_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \segdisplay_inst|cnt_data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|cnt_data~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[9] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \segdisplay_inst|Add0~20 (
// Equation(s):
// \segdisplay_inst|Add0~20_combout  = (\segdisplay_inst|cnt_data [10] & (\segdisplay_inst|Add0~19  $ (GND))) # (!\segdisplay_inst|cnt_data [10] & (!\segdisplay_inst|Add0~19  & VCC))
// \segdisplay_inst|Add0~21  = CARRY((\segdisplay_inst|cnt_data [10] & !\segdisplay_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~19 ),
	.combout(\segdisplay_inst|Add0~20_combout ),
	.cout(\segdisplay_inst|Add0~21 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \segdisplay_inst|cnt_data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[10] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \segdisplay_inst|Add0~22 (
// Equation(s):
// \segdisplay_inst|Add0~22_combout  = (\segdisplay_inst|cnt_data [11] & (!\segdisplay_inst|Add0~21 )) # (!\segdisplay_inst|cnt_data [11] & ((\segdisplay_inst|Add0~21 ) # (GND)))
// \segdisplay_inst|Add0~23  = CARRY((!\segdisplay_inst|Add0~21 ) # (!\segdisplay_inst|cnt_data [11]))

	.dataa(\segdisplay_inst|cnt_data [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~21 ),
	.combout(\segdisplay_inst|Add0~22_combout ),
	.cout(\segdisplay_inst|Add0~23 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~22 .lut_mask = 16'h5A5F;
defparam \segdisplay_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \segdisplay_inst|cnt_data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[11] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \segdisplay_inst|Add0~24 (
// Equation(s):
// \segdisplay_inst|Add0~24_combout  = (\segdisplay_inst|cnt_data [12] & (\segdisplay_inst|Add0~23  $ (GND))) # (!\segdisplay_inst|cnt_data [12] & (!\segdisplay_inst|Add0~23  & VCC))
// \segdisplay_inst|Add0~25  = CARRY((\segdisplay_inst|cnt_data [12] & !\segdisplay_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~23 ),
	.combout(\segdisplay_inst|Add0~24_combout ),
	.cout(\segdisplay_inst|Add0~25 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \segdisplay_inst|cnt_data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[12] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \segdisplay_inst|Add0~26 (
// Equation(s):
// \segdisplay_inst|Add0~26_combout  = (\segdisplay_inst|cnt_data [13] & (!\segdisplay_inst|Add0~25 )) # (!\segdisplay_inst|cnt_data [13] & ((\segdisplay_inst|Add0~25 ) # (GND)))
// \segdisplay_inst|Add0~27  = CARRY((!\segdisplay_inst|Add0~25 ) # (!\segdisplay_inst|cnt_data [13]))

	.dataa(\segdisplay_inst|cnt_data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~25 ),
	.combout(\segdisplay_inst|Add0~26_combout ),
	.cout(\segdisplay_inst|Add0~27 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~26 .lut_mask = 16'h5A5F;
defparam \segdisplay_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \segdisplay_inst|cnt_data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[13] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \segdisplay_inst|Add0~28 (
// Equation(s):
// \segdisplay_inst|Add0~28_combout  = (\segdisplay_inst|cnt_data [14] & (\segdisplay_inst|Add0~27  $ (GND))) # (!\segdisplay_inst|cnt_data [14] & (!\segdisplay_inst|Add0~27  & VCC))
// \segdisplay_inst|Add0~29  = CARRY((\segdisplay_inst|cnt_data [14] & !\segdisplay_inst|Add0~27 ))

	.dataa(\segdisplay_inst|cnt_data [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~27 ),
	.combout(\segdisplay_inst|Add0~28_combout ),
	.cout(\segdisplay_inst|Add0~29 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~28 .lut_mask = 16'hA50A;
defparam \segdisplay_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \segdisplay_inst|cnt_data~1 (
// Equation(s):
// \segdisplay_inst|cnt_data~1_combout  = (\segdisplay_inst|Add0~28_combout  & !\segdisplay_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(\segdisplay_inst|Add0~28_combout ),
	.datac(gnd),
	.datad(\segdisplay_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|cnt_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|cnt_data~1 .lut_mask = 16'h00CC;
defparam \segdisplay_inst|cnt_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \segdisplay_inst|cnt_data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|cnt_data~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[14] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \segdisplay_inst|Add0~30 (
// Equation(s):
// \segdisplay_inst|Add0~30_combout  = (\segdisplay_inst|cnt_data [15] & (!\segdisplay_inst|Add0~29 )) # (!\segdisplay_inst|cnt_data [15] & ((\segdisplay_inst|Add0~29 ) # (GND)))
// \segdisplay_inst|Add0~31  = CARRY((!\segdisplay_inst|Add0~29 ) # (!\segdisplay_inst|cnt_data [15]))

	.dataa(\segdisplay_inst|cnt_data [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~29 ),
	.combout(\segdisplay_inst|Add0~30_combout ),
	.cout(\segdisplay_inst|Add0~31 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~30 .lut_mask = 16'h5A5F;
defparam \segdisplay_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \segdisplay_inst|cnt_data~0 (
// Equation(s):
// \segdisplay_inst|cnt_data~0_combout  = (\segdisplay_inst|Add0~30_combout  & !\segdisplay_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(\segdisplay_inst|Add0~30_combout ),
	.datac(gnd),
	.datad(\segdisplay_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|cnt_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|cnt_data~0 .lut_mask = 16'h00CC;
defparam \segdisplay_inst|cnt_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \segdisplay_inst|cnt_data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|cnt_data~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[15] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \segdisplay_inst|Add0~32 (
// Equation(s):
// \segdisplay_inst|Add0~32_combout  = (\segdisplay_inst|cnt_data [16] & (\segdisplay_inst|Add0~31  $ (GND))) # (!\segdisplay_inst|cnt_data [16] & (!\segdisplay_inst|Add0~31  & VCC))
// \segdisplay_inst|Add0~33  = CARRY((\segdisplay_inst|cnt_data [16] & !\segdisplay_inst|Add0~31 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~31 ),
	.combout(\segdisplay_inst|Add0~32_combout ),
	.cout(\segdisplay_inst|Add0~33 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~32 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \segdisplay_inst|cnt_data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[16] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \segdisplay_inst|Add0~34 (
// Equation(s):
// \segdisplay_inst|Add0~34_combout  = (\segdisplay_inst|cnt_data [17] & (!\segdisplay_inst|Add0~33 )) # (!\segdisplay_inst|cnt_data [17] & ((\segdisplay_inst|Add0~33 ) # (GND)))
// \segdisplay_inst|Add0~35  = CARRY((!\segdisplay_inst|Add0~33 ) # (!\segdisplay_inst|cnt_data [17]))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~33 ),
	.combout(\segdisplay_inst|Add0~34_combout ),
	.cout(\segdisplay_inst|Add0~35 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~34 .lut_mask = 16'h3C3F;
defparam \segdisplay_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \segdisplay_inst|cnt_data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[17] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \segdisplay_inst|Add0~36 (
// Equation(s):
// \segdisplay_inst|Add0~36_combout  = (\segdisplay_inst|cnt_data [18] & (\segdisplay_inst|Add0~35  $ (GND))) # (!\segdisplay_inst|cnt_data [18] & (!\segdisplay_inst|Add0~35  & VCC))
// \segdisplay_inst|Add0~37  = CARRY((\segdisplay_inst|cnt_data [18] & !\segdisplay_inst|Add0~35 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~35 ),
	.combout(\segdisplay_inst|Add0~36_combout ),
	.cout(\segdisplay_inst|Add0~37 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~36 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \segdisplay_inst|cnt_data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~36_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[18] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \segdisplay_inst|Add0~38 (
// Equation(s):
// \segdisplay_inst|Add0~38_combout  = (\segdisplay_inst|cnt_data [19] & (!\segdisplay_inst|Add0~37 )) # (!\segdisplay_inst|cnt_data [19] & ((\segdisplay_inst|Add0~37 ) # (GND)))
// \segdisplay_inst|Add0~39  = CARRY((!\segdisplay_inst|Add0~37 ) # (!\segdisplay_inst|cnt_data [19]))

	.dataa(\segdisplay_inst|cnt_data [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~37 ),
	.combout(\segdisplay_inst|Add0~38_combout ),
	.cout(\segdisplay_inst|Add0~39 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~38 .lut_mask = 16'h5A5F;
defparam \segdisplay_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \segdisplay_inst|cnt_data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~38_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[19] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \segdisplay_inst|Add0~40 (
// Equation(s):
// \segdisplay_inst|Add0~40_combout  = (\segdisplay_inst|cnt_data [20] & (\segdisplay_inst|Add0~39  $ (GND))) # (!\segdisplay_inst|cnt_data [20] & (!\segdisplay_inst|Add0~39  & VCC))
// \segdisplay_inst|Add0~41  = CARRY((\segdisplay_inst|cnt_data [20] & !\segdisplay_inst|Add0~39 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~39 ),
	.combout(\segdisplay_inst|Add0~40_combout ),
	.cout(\segdisplay_inst|Add0~41 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~40 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \segdisplay_inst|cnt_data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~40_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[20] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \segdisplay_inst|Add0~42 (
// Equation(s):
// \segdisplay_inst|Add0~42_combout  = (\segdisplay_inst|cnt_data [21] & (!\segdisplay_inst|Add0~41 )) # (!\segdisplay_inst|cnt_data [21] & ((\segdisplay_inst|Add0~41 ) # (GND)))
// \segdisplay_inst|Add0~43  = CARRY((!\segdisplay_inst|Add0~41 ) # (!\segdisplay_inst|cnt_data [21]))

	.dataa(\segdisplay_inst|cnt_data [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~41 ),
	.combout(\segdisplay_inst|Add0~42_combout ),
	.cout(\segdisplay_inst|Add0~43 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~42 .lut_mask = 16'h5A5F;
defparam \segdisplay_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \segdisplay_inst|cnt_data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~42_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[21] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \segdisplay_inst|Add0~44 (
// Equation(s):
// \segdisplay_inst|Add0~44_combout  = (\segdisplay_inst|cnt_data [22] & (\segdisplay_inst|Add0~43  $ (GND))) # (!\segdisplay_inst|cnt_data [22] & (!\segdisplay_inst|Add0~43  & VCC))
// \segdisplay_inst|Add0~45  = CARRY((\segdisplay_inst|cnt_data [22] & !\segdisplay_inst|Add0~43 ))

	.dataa(\segdisplay_inst|cnt_data [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~43 ),
	.combout(\segdisplay_inst|Add0~44_combout ),
	.cout(\segdisplay_inst|Add0~45 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~44 .lut_mask = 16'hA50A;
defparam \segdisplay_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \segdisplay_inst|cnt_data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[22] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \segdisplay_inst|Add0~46 (
// Equation(s):
// \segdisplay_inst|Add0~46_combout  = (\segdisplay_inst|cnt_data [23] & (!\segdisplay_inst|Add0~45 )) # (!\segdisplay_inst|cnt_data [23] & ((\segdisplay_inst|Add0~45 ) # (GND)))
// \segdisplay_inst|Add0~47  = CARRY((!\segdisplay_inst|Add0~45 ) # (!\segdisplay_inst|cnt_data [23]))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~45 ),
	.combout(\segdisplay_inst|Add0~46_combout ),
	.cout(\segdisplay_inst|Add0~47 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~46 .lut_mask = 16'h3C3F;
defparam \segdisplay_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \segdisplay_inst|cnt_data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[23] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \segdisplay_inst|Equal0~2 (
// Equation(s):
// \segdisplay_inst|Equal0~2_combout  = (!\segdisplay_inst|cnt_data [20] & (!\segdisplay_inst|cnt_data [22] & (!\segdisplay_inst|cnt_data [21] & !\segdisplay_inst|cnt_data [23])))

	.dataa(\segdisplay_inst|cnt_data [20]),
	.datab(\segdisplay_inst|cnt_data [22]),
	.datac(\segdisplay_inst|cnt_data [21]),
	.datad(\segdisplay_inst|cnt_data [23]),
	.cin(gnd),
	.combout(\segdisplay_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \segdisplay_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \segdisplay_inst|Add0~48 (
// Equation(s):
// \segdisplay_inst|Add0~48_combout  = (\segdisplay_inst|cnt_data [24] & (\segdisplay_inst|Add0~47  $ (GND))) # (!\segdisplay_inst|cnt_data [24] & (!\segdisplay_inst|Add0~47  & VCC))
// \segdisplay_inst|Add0~49  = CARRY((\segdisplay_inst|cnt_data [24] & !\segdisplay_inst|Add0~47 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~47 ),
	.combout(\segdisplay_inst|Add0~48_combout ),
	.cout(\segdisplay_inst|Add0~49 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~48 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \segdisplay_inst|cnt_data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~48_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[24] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \segdisplay_inst|Add0~50 (
// Equation(s):
// \segdisplay_inst|Add0~50_combout  = (\segdisplay_inst|cnt_data [25] & (!\segdisplay_inst|Add0~49 )) # (!\segdisplay_inst|cnt_data [25] & ((\segdisplay_inst|Add0~49 ) # (GND)))
// \segdisplay_inst|Add0~51  = CARRY((!\segdisplay_inst|Add0~49 ) # (!\segdisplay_inst|cnt_data [25]))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~49 ),
	.combout(\segdisplay_inst|Add0~50_combout ),
	.cout(\segdisplay_inst|Add0~51 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~50 .lut_mask = 16'h3C3F;
defparam \segdisplay_inst|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \segdisplay_inst|cnt_data[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~50_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[25] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \segdisplay_inst|Add0~52 (
// Equation(s):
// \segdisplay_inst|Add0~52_combout  = (\segdisplay_inst|cnt_data [26] & (\segdisplay_inst|Add0~51  $ (GND))) # (!\segdisplay_inst|cnt_data [26] & (!\segdisplay_inst|Add0~51  & VCC))
// \segdisplay_inst|Add0~53  = CARRY((\segdisplay_inst|cnt_data [26] & !\segdisplay_inst|Add0~51 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~51 ),
	.combout(\segdisplay_inst|Add0~52_combout ),
	.cout(\segdisplay_inst|Add0~53 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~52 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \segdisplay_inst|cnt_data[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~52_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[26] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \segdisplay_inst|Add0~54 (
// Equation(s):
// \segdisplay_inst|Add0~54_combout  = (\segdisplay_inst|cnt_data [27] & (!\segdisplay_inst|Add0~53 )) # (!\segdisplay_inst|cnt_data [27] & ((\segdisplay_inst|Add0~53 ) # (GND)))
// \segdisplay_inst|Add0~55  = CARRY((!\segdisplay_inst|Add0~53 ) # (!\segdisplay_inst|cnt_data [27]))

	.dataa(\segdisplay_inst|cnt_data [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~53 ),
	.combout(\segdisplay_inst|Add0~54_combout ),
	.cout(\segdisplay_inst|Add0~55 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~54 .lut_mask = 16'h5A5F;
defparam \segdisplay_inst|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \segdisplay_inst|cnt_data[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~54_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[27] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \segdisplay_inst|Add0~56 (
// Equation(s):
// \segdisplay_inst|Add0~56_combout  = (\segdisplay_inst|cnt_data [28] & (\segdisplay_inst|Add0~55  $ (GND))) # (!\segdisplay_inst|cnt_data [28] & (!\segdisplay_inst|Add0~55  & VCC))
// \segdisplay_inst|Add0~57  = CARRY((\segdisplay_inst|cnt_data [28] & !\segdisplay_inst|Add0~55 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~55 ),
	.combout(\segdisplay_inst|Add0~56_combout ),
	.cout(\segdisplay_inst|Add0~57 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~56 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \segdisplay_inst|cnt_data[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~56_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[28] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \segdisplay_inst|Add0~58 (
// Equation(s):
// \segdisplay_inst|Add0~58_combout  = (\segdisplay_inst|cnt_data [29] & (!\segdisplay_inst|Add0~57 )) # (!\segdisplay_inst|cnt_data [29] & ((\segdisplay_inst|Add0~57 ) # (GND)))
// \segdisplay_inst|Add0~59  = CARRY((!\segdisplay_inst|Add0~57 ) # (!\segdisplay_inst|cnt_data [29]))

	.dataa(\segdisplay_inst|cnt_data [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~57 ),
	.combout(\segdisplay_inst|Add0~58_combout ),
	.cout(\segdisplay_inst|Add0~59 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~58 .lut_mask = 16'h5A5F;
defparam \segdisplay_inst|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \segdisplay_inst|cnt_data[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~58_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[29] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \segdisplay_inst|Add0~60 (
// Equation(s):
// \segdisplay_inst|Add0~60_combout  = (\segdisplay_inst|cnt_data [30] & (\segdisplay_inst|Add0~59  $ (GND))) # (!\segdisplay_inst|cnt_data [30] & (!\segdisplay_inst|Add0~59  & VCC))
// \segdisplay_inst|Add0~61  = CARRY((\segdisplay_inst|cnt_data [30] & !\segdisplay_inst|Add0~59 ))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt_data [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\segdisplay_inst|Add0~59 ),
	.combout(\segdisplay_inst|Add0~60_combout ),
	.cout(\segdisplay_inst|Add0~61 ));
// synopsys translate_off
defparam \segdisplay_inst|Add0~60 .lut_mask = 16'hC30C;
defparam \segdisplay_inst|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \segdisplay_inst|cnt_data[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~60_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[30] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \segdisplay_inst|Add0~62 (
// Equation(s):
// \segdisplay_inst|Add0~62_combout  = \segdisplay_inst|cnt_data [31] $ (\segdisplay_inst|Add0~61 )

	.dataa(\segdisplay_inst|cnt_data [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\segdisplay_inst|Add0~61 ),
	.combout(\segdisplay_inst|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Add0~62 .lut_mask = 16'h5A5A;
defparam \segdisplay_inst|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \segdisplay_inst|cnt_data[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Add0~62_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt_data[31] .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \segdisplay_inst|Equal0~0 (
// Equation(s):
// \segdisplay_inst|Equal0~0_combout  = (!\segdisplay_inst|cnt_data [31] & (!\segdisplay_inst|cnt_data [30] & (!\segdisplay_inst|cnt_data [29] & !\segdisplay_inst|cnt_data [28])))

	.dataa(\segdisplay_inst|cnt_data [31]),
	.datab(\segdisplay_inst|cnt_data [30]),
	.datac(\segdisplay_inst|cnt_data [29]),
	.datad(\segdisplay_inst|cnt_data [28]),
	.cin(gnd),
	.combout(\segdisplay_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \segdisplay_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \segdisplay_inst|Equal0~3 (
// Equation(s):
// \segdisplay_inst|Equal0~3_combout  = (!\segdisplay_inst|cnt_data [16] & (!\segdisplay_inst|cnt_data [19] & (!\segdisplay_inst|cnt_data [18] & !\segdisplay_inst|cnt_data [17])))

	.dataa(\segdisplay_inst|cnt_data [16]),
	.datab(\segdisplay_inst|cnt_data [19]),
	.datac(\segdisplay_inst|cnt_data [18]),
	.datad(\segdisplay_inst|cnt_data [17]),
	.cin(gnd),
	.combout(\segdisplay_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \segdisplay_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \segdisplay_inst|Equal0~1 (
// Equation(s):
// \segdisplay_inst|Equal0~1_combout  = (!\segdisplay_inst|cnt_data [27] & (!\segdisplay_inst|cnt_data [25] & (!\segdisplay_inst|cnt_data [24] & !\segdisplay_inst|cnt_data [26])))

	.dataa(\segdisplay_inst|cnt_data [27]),
	.datab(\segdisplay_inst|cnt_data [25]),
	.datac(\segdisplay_inst|cnt_data [24]),
	.datad(\segdisplay_inst|cnt_data [26]),
	.cin(gnd),
	.combout(\segdisplay_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \segdisplay_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \segdisplay_inst|Equal0~4 (
// Equation(s):
// \segdisplay_inst|Equal0~4_combout  = (\segdisplay_inst|Equal0~2_combout  & (\segdisplay_inst|Equal0~0_combout  & (\segdisplay_inst|Equal0~3_combout  & \segdisplay_inst|Equal0~1_combout )))

	.dataa(\segdisplay_inst|Equal0~2_combout ),
	.datab(\segdisplay_inst|Equal0~0_combout ),
	.datac(\segdisplay_inst|Equal0~3_combout ),
	.datad(\segdisplay_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \segdisplay_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \segdisplay_inst|Equal0~6 (
// Equation(s):
// \segdisplay_inst|Equal0~6_combout  = (\segdisplay_inst|cnt_data [9] & (!\segdisplay_inst|cnt_data [10] & (\segdisplay_inst|cnt_data [8] & !\segdisplay_inst|cnt_data [11])))

	.dataa(\segdisplay_inst|cnt_data [9]),
	.datab(\segdisplay_inst|cnt_data [10]),
	.datac(\segdisplay_inst|cnt_data [8]),
	.datad(\segdisplay_inst|cnt_data [11]),
	.cin(gnd),
	.combout(\segdisplay_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Equal0~6 .lut_mask = 16'h0020;
defparam \segdisplay_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \segdisplay_inst|Equal0~5 (
// Equation(s):
// \segdisplay_inst|Equal0~5_combout  = (!\segdisplay_inst|cnt_data [13] & !\segdisplay_inst|cnt_data [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\segdisplay_inst|cnt_data [13]),
	.datad(\segdisplay_inst|cnt_data [12]),
	.cin(gnd),
	.combout(\segdisplay_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Equal0~5 .lut_mask = 16'h000F;
defparam \segdisplay_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \segdisplay_inst|Equal0~7 (
// Equation(s):
// \segdisplay_inst|Equal0~7_combout  = (\segdisplay_inst|Equal0~6_combout  & (\segdisplay_inst|cnt_data [15] & (\segdisplay_inst|cnt_data [14] & \segdisplay_inst|Equal0~5_combout )))

	.dataa(\segdisplay_inst|Equal0~6_combout ),
	.datab(\segdisplay_inst|cnt_data [15]),
	.datac(\segdisplay_inst|cnt_data [14]),
	.datad(\segdisplay_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Equal0~7 .lut_mask = 16'h8000;
defparam \segdisplay_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \segdisplay_inst|Equal0~10 (
// Equation(s):
// \segdisplay_inst|Equal0~10_combout  = (\segdisplay_inst|Equal0~9_combout  & (\segdisplay_inst|Equal0~8_combout  & (\segdisplay_inst|Equal0~4_combout  & \segdisplay_inst|Equal0~7_combout )))

	.dataa(\segdisplay_inst|Equal0~9_combout ),
	.datab(\segdisplay_inst|Equal0~8_combout ),
	.datac(\segdisplay_inst|Equal0~4_combout ),
	.datad(\segdisplay_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Equal0~10 .lut_mask = 16'h8000;
defparam \segdisplay_inst|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \segdisplay_inst|cnt~feeder (
// Equation(s):
// \segdisplay_inst|cnt~feeder_combout  = \segdisplay_inst|Equal0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\segdisplay_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|cnt~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|cnt~feeder .lut_mask = 16'hFF00;
defparam \segdisplay_inst|cnt~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \segdisplay_inst|cnt (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|cnt~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|cnt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|cnt .is_wysiwyg = "true";
defparam \segdisplay_inst|cnt .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N13
dffeas \segdisplay_inst|c_status[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|c_status[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|c_status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|c_status[0] .is_wysiwyg = "true";
defparam \segdisplay_inst|c_status[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N8
cycloneive_lcell_comb \segdisplay_inst|c_status[1]~0 (
// Equation(s):
// \segdisplay_inst|c_status[1]~0_combout  = \segdisplay_inst|c_status [1] $ (((\segdisplay_inst|cnt~q  & \segdisplay_inst|c_status [0])))

	.dataa(gnd),
	.datab(\segdisplay_inst|cnt~q ),
	.datac(\segdisplay_inst|c_status [1]),
	.datad(\segdisplay_inst|c_status [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|c_status[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|c_status[1]~0 .lut_mask = 16'h3CF0;
defparam \segdisplay_inst|c_status[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N9
dffeas \segdisplay_inst|c_status[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|c_status[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|c_status [1]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|c_status[1] .is_wysiwyg = "true";
defparam \segdisplay_inst|c_status[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N22
cycloneive_lcell_comb \segdisplay_inst|c_status[2]~1 (
// Equation(s):
// \segdisplay_inst|c_status[2]~1_combout  = \segdisplay_inst|c_status [2] $ (((\segdisplay_inst|c_status [0] & (\segdisplay_inst|c_status [1] & \segdisplay_inst|cnt~q ))))

	.dataa(\segdisplay_inst|c_status [0]),
	.datab(\segdisplay_inst|c_status [1]),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(\segdisplay_inst|cnt~q ),
	.cin(gnd),
	.combout(\segdisplay_inst|c_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|c_status[2]~1 .lut_mask = 16'h78F0;
defparam \segdisplay_inst|c_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N23
dffeas \segdisplay_inst|c_status[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|c_status[2]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|c_status [2]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|c_status[2] .is_wysiwyg = "true";
defparam \segdisplay_inst|c_status[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \adc_inst|inst_i2c|Decoder0~1 (
// Equation(s):
// \adc_inst|inst_i2c|Decoder0~1_combout  = (!\adc_inst|inst_i2c|cnt_num [0] & \adc_inst|inst_i2c|cnt_num [1])

	.dataa(\adc_inst|inst_i2c|cnt_num [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\adc_inst|inst_i2c|cnt_num [1]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Decoder0~1 .lut_mask = 16'h5500;
defparam \adc_inst|inst_i2c|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \sda~input (
	.i(sda),
	.ibar(gnd),
	.o(\sda~input_o ));
// synopsys translate_off
defparam \sda~input .bus_hold = "false";
defparam \sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \adc_inst|inst_i2c|Decoder0~0 (
// Equation(s):
// \adc_inst|inst_i2c|Decoder0~0_combout  = (\adc_inst|inst_i2c|Equal4~2_combout  & (!\adc_inst|inst_i2c|cnt_num [3] & (\adc_inst|inst_i2c|cnt_num [2] & \adc_inst|inst_i2c|cstate.RD_DATA~q )))

	.dataa(\adc_inst|inst_i2c|Equal4~2_combout ),
	.datab(\adc_inst|inst_i2c|cnt_num [3]),
	.datac(\adc_inst|inst_i2c|cnt_num [2]),
	.datad(\adc_inst|inst_i2c|cstate.RD_DATA~q ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Decoder0~0 .lut_mask = 16'h2000;
defparam \adc_inst|inst_i2c|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \adc_inst|inst_i2c|rd_data_r[1]~1 (
// Equation(s):
// \adc_inst|inst_i2c|rd_data_r[1]~1_combout  = (\adc_inst|inst_i2c|Decoder0~1_combout  & ((\adc_inst|inst_i2c|Decoder0~0_combout  & (\sda~input_o )) # (!\adc_inst|inst_i2c|Decoder0~0_combout  & ((\adc_inst|inst_i2c|rd_data_r [1]))))) # 
// (!\adc_inst|inst_i2c|Decoder0~1_combout  & (((\adc_inst|inst_i2c|rd_data_r [1]))))

	.dataa(\adc_inst|inst_i2c|Decoder0~1_combout ),
	.datab(\sda~input_o ),
	.datac(\adc_inst|inst_i2c|rd_data_r [1]),
	.datad(\adc_inst|inst_i2c|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|rd_data_r[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[1]~1 .lut_mask = 16'hD8F0;
defparam \adc_inst|inst_i2c|rd_data_r[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \adc_inst|inst_i2c|rd_data_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|rd_data_r[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|rd_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[1] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|rd_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
cycloneive_lcell_comb \adc_inst|adc_ldata_r[1]~feeder (
// Equation(s):
// \adc_inst|adc_ldata_r[1]~feeder_combout  = \adc_inst|inst_i2c|rd_data_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adc_inst|inst_i2c|rd_data_r [1]),
	.cin(gnd),
	.combout(\adc_inst|adc_ldata_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|adc_ldata_r[1]~feeder .lut_mask = 16'hFF00;
defparam \adc_inst|adc_ldata_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \adc_inst|adc_ldata_r[3]~0 (
// Equation(s):
// \adc_inst|adc_ldata_r[3]~0_combout  = (\adc_inst|end_cnt_byte~0_combout  & (\adc_inst|cnt_byte [2] & (\adc_inst|cstate.RD_REQ~q  & \rst~input_o )))

	.dataa(\adc_inst|end_cnt_byte~0_combout ),
	.datab(\adc_inst|cnt_byte [2]),
	.datac(\adc_inst|cstate.RD_REQ~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\adc_inst|adc_ldata_r[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|adc_ldata_r[3]~0 .lut_mask = 16'h8000;
defparam \adc_inst|adc_ldata_r[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \adc_inst|adc_ldata_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|adc_ldata_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adc_inst|adc_ldata_r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|adc_ldata_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|adc_ldata_r[1] .is_wysiwyg = "true";
defparam \adc_inst|adc_ldata_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \adc_inst|inst_i2c|Decoder0~4 (
// Equation(s):
// \adc_inst|inst_i2c|Decoder0~4_combout  = (\adc_inst|inst_i2c|Equal4~2_combout  & (!\adc_inst|inst_i2c|cnt_num [3] & (!\adc_inst|inst_i2c|cnt_num [2] & \adc_inst|inst_i2c|cstate.RD_DATA~q )))

	.dataa(\adc_inst|inst_i2c|Equal4~2_combout ),
	.datab(\adc_inst|inst_i2c|cnt_num [3]),
	.datac(\adc_inst|inst_i2c|cnt_num [2]),
	.datad(\adc_inst|inst_i2c|cstate.RD_DATA~q ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Decoder0~4 .lut_mask = 16'h0200;
defparam \adc_inst|inst_i2c|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \adc_inst|inst_i2c|rd_data_r[7]~5 (
// Equation(s):
// \adc_inst|inst_i2c|rd_data_r[7]~5_combout  = (\adc_inst|inst_i2c|end_cnt_num~0_combout  & ((\adc_inst|inst_i2c|Decoder0~4_combout  & (\sda~input_o )) # (!\adc_inst|inst_i2c|Decoder0~4_combout  & ((\adc_inst|inst_i2c|rd_data_r [7]))))) # 
// (!\adc_inst|inst_i2c|end_cnt_num~0_combout  & (((\adc_inst|inst_i2c|rd_data_r [7]))))

	.dataa(\adc_inst|inst_i2c|end_cnt_num~0_combout ),
	.datab(\sda~input_o ),
	.datac(\adc_inst|inst_i2c|rd_data_r [7]),
	.datad(\adc_inst|inst_i2c|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|rd_data_r[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[7]~5 .lut_mask = 16'hD8F0;
defparam \adc_inst|inst_i2c|rd_data_r[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \adc_inst|inst_i2c|rd_data_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|rd_data_r[7]~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|rd_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[7] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|rd_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \adc_inst|adc_mdata_r[4]~1 (
// Equation(s):
// \adc_inst|adc_mdata_r[4]~1_combout  = (\rst~input_o  & (\adc_inst|cnt_byte [0] & \adc_inst|adc_mdata_r[4]~0_combout ))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\adc_inst|cnt_byte [0]),
	.datad(\adc_inst|adc_mdata_r[4]~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|adc_mdata_r[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|adc_mdata_r[4]~1 .lut_mask = 16'hC000;
defparam \adc_inst|adc_mdata_r[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N23
dffeas \adc_inst|adc_mdata_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|inst_i2c|rd_data_r [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|adc_mdata_r[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|adc_mdata_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|adc_mdata_r[7] .is_wysiwyg = "true";
defparam \adc_inst|adc_mdata_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \adc_inst|inst_i2c|Decoder0~3 (
// Equation(s):
// \adc_inst|inst_i2c|Decoder0~3_combout  = (\adc_inst|inst_i2c|cnt_num [0] & !\adc_inst|inst_i2c|cnt_num [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|inst_i2c|cnt_num [0]),
	.datad(\adc_inst|inst_i2c|cnt_num [1]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Decoder0~3 .lut_mask = 16'h00F0;
defparam \adc_inst|inst_i2c|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \adc_inst|inst_i2c|rd_data_r[6]~3 (
// Equation(s):
// \adc_inst|inst_i2c|rd_data_r[6]~3_combout  = (\adc_inst|inst_i2c|Decoder0~3_combout  & ((\adc_inst|inst_i2c|Decoder0~4_combout  & (\sda~input_o )) # (!\adc_inst|inst_i2c|Decoder0~4_combout  & ((\adc_inst|inst_i2c|rd_data_r [6]))))) # 
// (!\adc_inst|inst_i2c|Decoder0~3_combout  & (((\adc_inst|inst_i2c|rd_data_r [6]))))

	.dataa(\adc_inst|inst_i2c|Decoder0~3_combout ),
	.datab(\sda~input_o ),
	.datac(\adc_inst|inst_i2c|rd_data_r [6]),
	.datad(\adc_inst|inst_i2c|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|rd_data_r[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[6]~3 .lut_mask = 16'hD8F0;
defparam \adc_inst|inst_i2c|rd_data_r[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \adc_inst|inst_i2c|rd_data_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|rd_data_r[6]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|rd_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[6] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|rd_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N25
dffeas \adc_inst|adc_mdata_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|inst_i2c|rd_data_r [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|adc_mdata_r[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|adc_mdata_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|adc_mdata_r[6] .is_wysiwyg = "true";
defparam \adc_inst|adc_mdata_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \adc_inst|inst_i2c|rd_data_r[2]~6 (
// Equation(s):
// \adc_inst|inst_i2c|rd_data_r[2]~6_combout  = (\adc_inst|inst_i2c|Decoder0~3_combout  & ((\adc_inst|inst_i2c|Decoder0~0_combout  & (\sda~input_o )) # (!\adc_inst|inst_i2c|Decoder0~0_combout  & ((\adc_inst|inst_i2c|rd_data_r [2]))))) # 
// (!\adc_inst|inst_i2c|Decoder0~3_combout  & (((\adc_inst|inst_i2c|rd_data_r [2]))))

	.dataa(\adc_inst|inst_i2c|Decoder0~3_combout ),
	.datab(\sda~input_o ),
	.datac(\adc_inst|inst_i2c|rd_data_r [2]),
	.datad(\adc_inst|inst_i2c|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|rd_data_r[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[2]~6 .lut_mask = 16'hD8F0;
defparam \adc_inst|inst_i2c|rd_data_r[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \adc_inst|inst_i2c|rd_data_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|rd_data_r[2]~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|rd_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[2] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|rd_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \adc_inst|adc_ldata_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|inst_i2c|rd_data_r [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|adc_ldata_r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|adc_ldata_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|adc_ldata_r[2] .is_wysiwyg = "true";
defparam \adc_inst|adc_ldata_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \adc_inst|inst_i2c|rd_data_r[5]~4 (
// Equation(s):
// \adc_inst|inst_i2c|rd_data_r[5]~4_combout  = (\adc_inst|inst_i2c|Decoder0~1_combout  & ((\adc_inst|inst_i2c|Decoder0~4_combout  & (\sda~input_o )) # (!\adc_inst|inst_i2c|Decoder0~4_combout  & ((\adc_inst|inst_i2c|rd_data_r [5]))))) # 
// (!\adc_inst|inst_i2c|Decoder0~1_combout  & (((\adc_inst|inst_i2c|rd_data_r [5]))))

	.dataa(\adc_inst|inst_i2c|Decoder0~1_combout ),
	.datab(\sda~input_o ),
	.datac(\adc_inst|inst_i2c|rd_data_r [5]),
	.datad(\adc_inst|inst_i2c|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|rd_data_r[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[5]~4 .lut_mask = 16'hD8F0;
defparam \adc_inst|inst_i2c|rd_data_r[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \adc_inst|inst_i2c|rd_data_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|rd_data_r[5]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|rd_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[5] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|rd_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \adc_inst|adc_mdata_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|inst_i2c|rd_data_r [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|adc_mdata_r[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|adc_mdata_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|adc_mdata_r[5] .is_wysiwyg = "true";
defparam \adc_inst|adc_mdata_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!\adc_inst|adc_ldata_r [2] & (((!\adc_inst|adc_mdata_r [6] & !\adc_inst|adc_mdata_r [5])) # (!\adc_inst|adc_mdata_r [7])))

	.dataa(\adc_inst|adc_mdata_r [7]),
	.datab(\adc_inst|adc_mdata_r [6]),
	.datac(\adc_inst|adc_ldata_r [2]),
	.datad(\adc_inst|adc_mdata_r [5]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0507;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \adc_inst|inst_i2c|rd_data_r[3]~0 (
// Equation(s):
// \adc_inst|inst_i2c|rd_data_r[3]~0_combout  = (\adc_inst|inst_i2c|end_cnt_num~0_combout  & ((\adc_inst|inst_i2c|Decoder0~0_combout  & (\sda~input_o )) # (!\adc_inst|inst_i2c|Decoder0~0_combout  & ((\adc_inst|inst_i2c|rd_data_r [3]))))) # 
// (!\adc_inst|inst_i2c|end_cnt_num~0_combout  & (((\adc_inst|inst_i2c|rd_data_r [3]))))

	.dataa(\adc_inst|inst_i2c|end_cnt_num~0_combout ),
	.datab(\sda~input_o ),
	.datac(\adc_inst|inst_i2c|rd_data_r [3]),
	.datad(\adc_inst|inst_i2c|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|rd_data_r[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[3]~0 .lut_mask = 16'hD8F0;
defparam \adc_inst|inst_i2c|rd_data_r[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \adc_inst|inst_i2c|rd_data_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|rd_data_r[3]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|rd_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[3] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|rd_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N21
dffeas \adc_inst|adc_ldata_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|inst_i2c|rd_data_r [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|adc_ldata_r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|adc_ldata_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|adc_ldata_r[3] .is_wysiwyg = "true";
defparam \adc_inst|adc_ldata_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \adc_inst|inst_i2c|Decoder0~2 (
// Equation(s):
// \adc_inst|inst_i2c|Decoder0~2_combout  = (!\adc_inst|inst_i2c|cnt_num [3] & (\adc_inst|inst_i2c|Equal4~2_combout  & \adc_inst|inst_i2c|cstate.RD_DATA~q ))

	.dataa(gnd),
	.datab(\adc_inst|inst_i2c|cnt_num [3]),
	.datac(\adc_inst|inst_i2c|Equal4~2_combout ),
	.datad(\adc_inst|inst_i2c|cstate.RD_DATA~q ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Decoder0~2 .lut_mask = 16'h3000;
defparam \adc_inst|inst_i2c|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \adc_inst|inst_i2c|rd_data_r[0]~2 (
// Equation(s):
// \adc_inst|inst_i2c|rd_data_r[0]~2_combout  = (\adc_inst|inst_i2c|Decoder0~2_combout  & ((\adc_inst|inst_i2c|Add2~0_combout  & (\sda~input_o )) # (!\adc_inst|inst_i2c|Add2~0_combout  & ((\adc_inst|inst_i2c|rd_data_r [0]))))) # 
// (!\adc_inst|inst_i2c|Decoder0~2_combout  & (((\adc_inst|inst_i2c|rd_data_r [0]))))

	.dataa(\adc_inst|inst_i2c|Decoder0~2_combout ),
	.datab(\sda~input_o ),
	.datac(\adc_inst|inst_i2c|rd_data_r [0]),
	.datad(\adc_inst|inst_i2c|Add2~0_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|rd_data_r[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[0]~2 .lut_mask = 16'hD8F0;
defparam \adc_inst|inst_i2c|rd_data_r[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \adc_inst|inst_i2c|rd_data_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|rd_data_r[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|rd_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[0] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|rd_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \adc_inst|adc_ldata_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|inst_i2c|rd_data_r [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|adc_ldata_r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|adc_ldata_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|adc_ldata_r[0] .is_wysiwyg = "true";
defparam \adc_inst|adc_ldata_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \dsp_data~1 (
// Equation(s):
// \dsp_data~1_combout  = (\adc_inst|adc_ldata_r [2] & ((\adc_inst|adc_mdata_r [7]) # ((\adc_inst|adc_mdata_r [6]) # (\adc_inst|adc_ldata_r [0]))))

	.dataa(\adc_inst|adc_mdata_r [7]),
	.datab(\adc_inst|adc_mdata_r [6]),
	.datac(\adc_inst|adc_ldata_r [2]),
	.datad(\adc_inst|adc_ldata_r [0]),
	.cin(gnd),
	.combout(\dsp_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~1 .lut_mask = 16'hF0E0;
defparam \dsp_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \dsp_data~10 (
// Equation(s):
// \dsp_data~10_combout  = (\adc_inst|adc_ldata_r [3]) # ((\adc_inst|adc_ldata_r [1] & \dsp_data~1_combout ))

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [3]),
	.datac(\adc_inst|adc_ldata_r [1]),
	.datad(\dsp_data~1_combout ),
	.cin(gnd),
	.combout(\dsp_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~10 .lut_mask = 16'hFCCC;
defparam \dsp_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\dsp_data~10_combout ) # ((!\adc_inst|adc_ldata_r [1] & (\always0~0_combout  & !\adc_inst|adc_ldata_r [0])))

	.dataa(\adc_inst|adc_ldata_r [1]),
	.datab(\always0~0_combout ),
	.datac(\dsp_data~10_combout ),
	.datad(\adc_inst|adc_ldata_r [0]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hF0F4;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \adc_inst|adc_mdata_r [7] $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\adc_inst|adc_mdata_r [7])

	.dataa(\adc_inst|adc_mdata_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\adc_inst|adc_ldata_r [0] & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\adc_inst|adc_ldata_r [0] & 
// (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\adc_inst|adc_ldata_r [0] & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hC303;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N8
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\adc_inst|adc_ldata_r [1] & ((GND) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!\adc_inst|adc_ldata_r [1] & 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\adc_inst|adc_ldata_r [1]) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(\adc_inst|adc_ldata_r [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\adc_inst|adc_ldata_r [2] & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\adc_inst|adc_ldata_r [2] & 
// ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\adc_inst|adc_ldata_r [2]))

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\adc_inst|adc_ldata_r [3] & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!\adc_inst|adc_ldata_r [3] & 
// (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\adc_inst|adc_ldata_r [3] & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N26
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[54]~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[54]~32_combout  = (\adc_inst|adc_ldata_r [3] & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [3]),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~32 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N2
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[54]~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[54]~33_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~33 .lut_mask = 16'h5500;
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N2
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~35 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~35_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~35 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N20
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~34 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~34_combout  = (\adc_inst|adc_ldata_r [2] & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\adc_inst|adc_ldata_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~34 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~36 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~36_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \adc_inst|adc_ldata_r [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\adc_inst|adc_ldata_r [1]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~36 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~37_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~37 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N22
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~38_combout  = (\adc_inst|adc_ldata_r [0] & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [0]),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~38 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~39 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~39_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~39 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~41 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~41_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~41 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N22
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~40_combout  = (\adc_inst|adc_mdata_r [7] & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_mdata_r [7]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~40 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~43 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~43_combout  = (\adc_inst|adc_mdata_r [6] & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_mdata_r [6]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~43 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N0
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~42 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~42_combout  = (\adc_inst|adc_mdata_r [6] & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\adc_inst|adc_mdata_r [6]),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~42 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N4
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[49]~43_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~42_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[49]~43_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~42_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N6
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[50]~41_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[50]~40_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[50]~41_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[50]~40_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[50]~41_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[50]~40_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N8
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N10
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\Mod0|auto_generated|divider|divider|StageOut[52]~36_combout  & (((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[52]~36_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[52]~37_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[52]~37_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[52]~36_combout  & !\Mod0|auto_generated|divider|divider|StageOut[52]~37_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N12
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & (((\Mod0|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[53]~34_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((((\Mod0|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[53]~34_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[53]~34_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N14
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[54]~32_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[54]~33_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N16
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~49 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~49_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\adc_inst|adc_ldata_r [2])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(\adc_inst|adc_ldata_r [2]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~49 .lut_mask = 16'hD800;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N30
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~44 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~44_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~44 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~45 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~45_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~45 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N4
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~50 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~50_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\adc_inst|adc_ldata_r [1])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )))))

	.dataa(\adc_inst|adc_ldata_r [1]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~50 .lut_mask = 16'hB800;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~51 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~51_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\adc_inst|adc_ldata_r [0]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datac(\adc_inst|adc_ldata_r [0]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~51 .lut_mask = 16'hE400;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N28
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~46 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~46_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~46 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[60]~51_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[60]~46_combout )))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[60]~51_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[60]~46_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[60]~51_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[60]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N16
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[61]~45_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[61]~50_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[61]~45_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[61]~50_combout )))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[61]~45_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[61]~50_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[61]~45_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[61]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[62]~49_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~44_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[62]~49_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~44_combout )))))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~49_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~44_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[62]~49_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[62]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N20
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N2
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[18]~61 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[18]~61_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~49_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[62]~49_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[18]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[18]~61 .lut_mask = 16'hBA00;
defparam \Div2|auto_generated|divider|divider|StageOut[18]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[18]~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[18]~50_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[18]~50 .lut_mask = 16'h00CC;
defparam \Div2|auto_generated|divider|divider|StageOut[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N8
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[17]~62 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[17]~62_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[61]~50_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[61]~50_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[17]~62 .lut_mask = 16'hF400;
defparam \Div2|auto_generated|divider|divider|StageOut[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[17]~51 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[17]~51_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[17]~51 .lut_mask = 16'h00CC;
defparam \Div2|auto_generated|divider|divider|StageOut[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~52 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~52_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~52 .lut_mask = 16'h00F0;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N6
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~63 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~63_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~51_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[60]~51_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~63 .lut_mask = 16'hF400;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[59]~52 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~52_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\adc_inst|adc_mdata_r [7])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(\adc_inst|adc_mdata_r [7]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~52 .lut_mask = 16'hD800;
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[15]~65 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[15]~65_combout  = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~52_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[59]~52_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[15]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[15]~65 .lut_mask = 16'h00BA;
defparam \Div2|auto_generated|divider|divider|StageOut[15]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N2
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[15]~64 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[15]~64_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~52_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[59]~52_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[15]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[15]~64 .lut_mask = 16'hF400;
defparam \Div2|auto_generated|divider|divider|StageOut[15]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Div2|auto_generated|divider|divider|StageOut[15]~65_combout ) # (\Div2|auto_generated|divider|divider|StageOut[15]~64_combout )))
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Div2|auto_generated|divider|divider|StageOut[15]~65_combout ) # (\Div2|auto_generated|divider|divider|StageOut[15]~64_combout ))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[15]~65_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[15]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Div2|auto_generated|divider|divider|StageOut[16]~52_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[16]~63_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Div2|auto_generated|divider|divider|StageOut[16]~52_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[16]~63_combout )))
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[16]~52_combout  & (!\Div2|auto_generated|divider|divider|StageOut[16]~63_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[16]~52_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[16]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Div2|auto_generated|divider|divider|StageOut[17]~62_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[17]~51_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Div2|auto_generated|divider|divider|StageOut[17]~62_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[17]~51_combout )))))
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Div2|auto_generated|divider|divider|StageOut[17]~62_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[17]~51_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[17]~62_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[17]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N20
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[18]~61_combout  & (!\Div2|auto_generated|divider|divider|StageOut[18]~50_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[18]~61_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[18]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \adc_inst|adc_ldata_r [1] $ (VCC)
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\adc_inst|adc_ldata_r [1])

	.dataa(\adc_inst|adc_ldata_r [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\adc_inst|adc_ldata_r [2] & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\adc_inst|adc_ldata_r [2] & 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\adc_inst|adc_ldata_r [2] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\adc_inst|adc_ldata_r [3] & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\adc_inst|adc_ldata_r [3] & 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\adc_inst|adc_ldata_r [3] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~37_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h3300;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\adc_inst|adc_ldata_r [3] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [3]),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~39_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h3300;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\adc_inst|adc_ldata_r [2] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_ldata_r [2]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\adc_inst|adc_ldata_r [1] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_ldata_r [1]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~43_combout  = (\adc_inst|adc_ldata_r [0] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_ldata_r [0]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\adc_inst|adc_ldata_r [0] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_ldata_r [0]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Div0|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Div0|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\Div0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\adc_inst|adc_ldata_r [2])) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\adc_inst|adc_ldata_r [2]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'h88A0;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~45_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\adc_inst|adc_ldata_r [1]))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\adc_inst|adc_ldata_r [1]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hC0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\adc_inst|adc_ldata_r [0] & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\adc_inst|adc_ldata_r [0]),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~49_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \adc_inst|adc_mdata_r [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\adc_inst|adc_mdata_r [7]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\adc_inst|adc_mdata_r [7] & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\adc_inst|adc_mdata_r [7]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hC0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~65_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~65_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\Div0|auto_generated|divider|divider|StageOut[23]~64_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \bcd~19 (
// Equation(s):
// \bcd~19_combout  = (\always0~1_combout  & (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )) # (!\always0~1_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(gnd),
	.datab(\always0~1_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bcd~19_combout ),
	.cout());
// synopsys translate_off
defparam \bcd~19 .lut_mask = 16'h0C3F;
defparam \bcd~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\adc_inst|adc_ldata_r [1]) # (((\adc_inst|adc_ldata_r [3]) # (\adc_inst|adc_ldata_r [0])) # (!\always0~0_combout ))

	.dataa(\adc_inst|adc_ldata_r [1]),
	.datab(\always0~0_combout ),
	.datac(\adc_inst|adc_ldata_r [3]),
	.datad(\adc_inst|adc_ldata_r [0]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFB;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \bcd[0]~2 (
// Equation(s):
// \bcd[0]~2_combout  = (\rst~input_o  & \LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\bcd[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bcd[0]~2 .lut_mask = 16'hF000;
defparam \bcd[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N5
dffeas \bcd[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bcd~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bcd[6]),
	.prn(vcc));
// synopsys translate_off
defparam \bcd[6] .is_wysiwyg = "true";
defparam \bcd[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \dsp_data~7 (
// Equation(s):
// \dsp_data~7_combout  = (bcd[6] & \LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(bcd[6]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\dsp_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~7 .lut_mask = 16'hF000;
defparam \dsp_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N31
dffeas \dsp_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dsp_data~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dsp_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dsp_data[6] .is_wysiwyg = "true";
defparam \dsp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \adc_inst|adc_ldata_r [1] $ (VCC)
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\adc_inst|adc_ldata_r [1])

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\adc_inst|adc_ldata_r [2] & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\adc_inst|adc_ldata_r [2] & 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\adc_inst|adc_ldata_r [2] & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\adc_inst|adc_ldata_r [3] & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\adc_inst|adc_ldata_r [3] & 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\adc_inst|adc_ldata_r [3] & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\adc_inst|adc_ldata_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~37_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~36_combout  = (\adc_inst|adc_ldata_r [3] & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\adc_inst|adc_ldata_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hAA00;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~39_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h3300;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~38_combout  = (\adc_inst|adc_ldata_r [2] & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [2]),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hCC00;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~40_combout  = (\adc_inst|adc_ldata_r [1] & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_ldata_r [1]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~41_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[15]~43_combout  = (\adc_inst|adc_ldata_r [0] & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_ldata_r [0]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[15]~42_combout  = (\adc_inst|adc_ldata_r [0] & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_ldata_r [0]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[23]~67_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\adc_inst|adc_ldata_r [2]))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\adc_inst|adc_ldata_r [2]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'hA088;
defparam \Mod1|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h5500;
defparam \Mod1|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h5500;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~68_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\adc_inst|adc_ldata_r [1]))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\adc_inst|adc_ldata_r [1]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'hA088;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~46_combout  = (\adc_inst|adc_ldata_r [0] & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_ldata_r [0]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~47_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~48_combout  = (\adc_inst|adc_mdata_r [7] & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\adc_inst|adc_mdata_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hAA00;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~49_combout  = (\adc_inst|adc_mdata_r [7] & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\adc_inst|adc_mdata_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00AA;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[22]~68_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[22]~68_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[22]~68_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[23]~67_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[28]~50_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h3300;
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[28]~65_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'hCE00;
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~51_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h3300;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~69_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\adc_inst|adc_ldata_r [0])) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\adc_inst|adc_ldata_r [0]),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'hB800;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~52_combout  = (\adc_inst|adc_mdata_r [7] & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_mdata_r [7]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~53_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~55_combout  = (\adc_inst|adc_mdata_r [6] & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_mdata_r [6]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~54_combout  = (\adc_inst|adc_mdata_r [6] & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_mdata_r [6]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[27]~69_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[27]~69_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[27]~69_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[28]~65_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N6
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~60_combout  = (\adc_inst|adc_mdata_r [6] & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\adc_inst|adc_mdata_r [6]),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hCC00;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~61_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~58_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~66_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'hF040;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~70_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\adc_inst|adc_mdata_r [7]))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\adc_inst|adc_mdata_r [7]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'hC0A0;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~59_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h3030;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N12
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~56_combout  = (\adc_inst|adc_mdata_r [5] & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_mdata_r [5]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N4
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~57_combout  = (\adc_inst|adc_mdata_r [5] & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_mdata_r [5]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N14
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[30]~57_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[30]~57_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N16
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[31]~61_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[31]~60_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N18
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~59_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~59_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N20
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~58_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~66_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N22
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N8
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[37]~63 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[37]~63_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~63 .lut_mask = 16'hEFE0;
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N9
dffeas \bcd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mod1|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bcd[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bcd[2] .is_wysiwyg = "true";
defparam \bcd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N10
cycloneive_lcell_comb \dsp_data~8 (
// Equation(s):
// \dsp_data~8_combout  = (\LessThan0~0_combout  & ((bcd[2]))) # (!\LessThan0~0_combout  & (\adc_inst|adc_mdata_r [6]))

	.dataa(gnd),
	.datab(\adc_inst|adc_mdata_r [6]),
	.datac(\LessThan0~0_combout ),
	.datad(bcd[2]),
	.cin(gnd),
	.combout(\dsp_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~8 .lut_mask = 16'hFC0C;
defparam \dsp_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N11
dffeas \dsp_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dsp_data~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dsp_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dsp_data[2] .is_wysiwyg = "true";
defparam \dsp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \segdisplay_inst|Mux1~0 (
// Equation(s):
// \segdisplay_inst|Mux1~0_combout  = (\segdisplay_inst|c_status [0] & (dsp_data[6])) # (!\segdisplay_inst|c_status [0] & ((dsp_data[2])))

	.dataa(dsp_data[6]),
	.datab(gnd),
	.datac(\segdisplay_inst|c_status [0]),
	.datad(dsp_data[2]),
	.cin(gnd),
	.combout(\segdisplay_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Mux1~0 .lut_mask = 16'hAFA0;
defparam \segdisplay_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N24
cycloneive_lcell_comb \segdisplay_inst|Mux1~1 (
// Equation(s):
// \segdisplay_inst|Mux1~1_combout  = (\segdisplay_inst|c_status [2] & (((\segdisplay_inst|c_status [1] & \segdisplay_inst|c_status [0])))) # (!\segdisplay_inst|c_status [2] & (\segdisplay_inst|Mux1~0_combout  & (!\segdisplay_inst|c_status [1])))

	.dataa(\segdisplay_inst|c_status [2]),
	.datab(\segdisplay_inst|Mux1~0_combout ),
	.datac(\segdisplay_inst|c_status [1]),
	.datad(\segdisplay_inst|c_status [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Mux1~1 .lut_mask = 16'hA404;
defparam \segdisplay_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N25
dffeas \segdisplay_inst|num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|num[2] .is_wysiwyg = "true";
defparam \segdisplay_inst|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N0
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[23]~53 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[23]~53_combout  = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[23]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[23]~53 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[23]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[23]~66 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[23]~66_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|StageOut[17]~62_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|StageOut[17]~62_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[23]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[23]~66 .lut_mask = 16'hF020;
defparam \Div2|auto_generated|divider|divider|StageOut[23]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[22]~67 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[22]~67_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|StageOut[16]~63_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[16]~63_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[22]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[22]~67 .lut_mask = 16'hC0E0;
defparam \Div2|auto_generated|divider|divider|StageOut[22]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[22]~54 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[22]~54_combout  = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[22]~54 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[21]~55 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[21]~55_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|StageOut[15]~65_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[15]~64_combout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[15]~65_combout ),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|StageOut[15]~64_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[21]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[21]~55 .lut_mask = 16'hF0A0;
defparam \Div2|auto_generated|divider|divider|StageOut[21]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[21]~56 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[21]~56_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[21]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[21]~56 .lut_mask = 16'h0C0C;
defparam \Div2|auto_generated|divider|divider|StageOut[21]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[20]~71 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[20]~71_combout  = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\adc_inst|adc_mdata_r [6]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datab(\adc_inst|adc_mdata_r [6]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[20]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[20]~71 .lut_mask = 16'h0C0A;
defparam \Div2|auto_generated|divider|divider|StageOut[20]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[20]~70 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[20]~70_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\adc_inst|adc_mdata_r [6]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datab(\adc_inst|adc_mdata_r [6]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[20]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[20]~70 .lut_mask = 16'hC0A0;
defparam \Div2|auto_generated|divider|divider|StageOut[20]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N2
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Div2|auto_generated|divider|divider|StageOut[20]~71_combout ) # (\Div2|auto_generated|divider|divider|StageOut[20]~70_combout )))
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Div2|auto_generated|divider|divider|StageOut[20]~71_combout ) # (\Div2|auto_generated|divider|divider|StageOut[20]~70_combout ))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[20]~71_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[20]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N4
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Div2|auto_generated|divider|divider|StageOut[21]~55_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[21]~56_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Div2|auto_generated|divider|divider|StageOut[21]~55_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[21]~56_combout )))
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[21]~55_combout  & (!\Div2|auto_generated|divider|divider|StageOut[21]~56_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[21]~55_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[21]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N6
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Div2|auto_generated|divider|divider|StageOut[22]~67_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[22]~54_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Div2|auto_generated|divider|divider|StageOut[22]~67_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[22]~54_combout )))))
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Div2|auto_generated|divider|divider|StageOut[22]~67_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[22]~54_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[22]~67_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[22]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N8
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[23]~53_combout  & (!\Div2|auto_generated|divider|divider|StageOut[23]~66_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[23]~53_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[23]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N10
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hAA08;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\adc_inst|adc_ldata_r [0])) # 
// (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\adc_inst|adc_ldata_r [0]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hB080;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~51_combout  = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~53_combout  = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\adc_inst|adc_mdata_r [7] & \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\adc_inst|adc_mdata_r [7]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hC0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\adc_inst|adc_mdata_r [6] & \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\adc_inst|adc_mdata_r [6]),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\adc_inst|adc_mdata_r [6] & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\adc_inst|adc_mdata_r [6]),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~62_combout  & (!\Div0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
cycloneive_lcell_comb \bcd~18 (
// Equation(s):
// \bcd~18_combout  = (\always0~1_combout  & (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )) # (!\always0~1_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )))

	.dataa(gnd),
	.datab(\always0~1_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bcd~18_combout ),
	.cout());
// synopsys translate_off
defparam \bcd~18 .lut_mask = 16'h0C3F;
defparam \bcd~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \bcd[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bcd~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bcd[5]),
	.prn(vcc));
// synopsys translate_off
defparam \bcd[5] .is_wysiwyg = "true";
defparam \bcd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \dsp_data~6 (
// Equation(s):
// \dsp_data~6_combout  = (\LessThan0~0_combout  & !bcd[5])

	.dataa(gnd),
	.datab(\LessThan0~0_combout ),
	.datac(bcd[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dsp_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~6 .lut_mask = 16'h0C0C;
defparam \dsp_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N25
dffeas \dsp_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dsp_data~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dsp_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dsp_data[5] .is_wysiwyg = "true";
defparam \dsp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \adc_inst|adc_mdata_r [7] $ (VCC)
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\adc_inst|adc_mdata_r [7])

	.dataa(\adc_inst|adc_mdata_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\adc_inst|adc_ldata_r [0] & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\adc_inst|adc_ldata_r [0] & 
// (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\adc_inst|adc_ldata_r [0] & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(\adc_inst|adc_ldata_r [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hA505;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\adc_inst|adc_ldata_r [1] & ((GND) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!\adc_inst|adc_ldata_r [1] & 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\adc_inst|adc_ldata_r [1]) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\adc_inst|adc_ldata_r [2] & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\adc_inst|adc_ldata_r [2] & 
// ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\adc_inst|adc_ldata_r [2]))

	.dataa(\adc_inst|adc_ldata_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h5A5F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\adc_inst|adc_ldata_r [3] & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!\adc_inst|adc_ldata_r [3] & 
// (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\adc_inst|adc_ldata_r [3] & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(gnd),
	.datab(\adc_inst|adc_ldata_r [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \bcd[9]~22 (
// Equation(s):
// \bcd[9]~22_combout  = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bcd[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bcd[9]~22 .lut_mask = 16'h0F0F;
defparam \bcd[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \bcd[8]~17 (
// Equation(s):
// \bcd[8]~17_combout  = (\LessThan0~0_combout  & (\rst~input_o  & \always0~1_combout ))

	.dataa(gnd),
	.datab(\LessThan0~0_combout ),
	.datac(\rst~input_o ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\bcd[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bcd[8]~17 .lut_mask = 16'hC000;
defparam \bcd[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \bcd[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bcd[9]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bcd[9]),
	.prn(vcc));
// synopsys translate_off
defparam \bcd[9] .is_wysiwyg = "true";
defparam \bcd[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \dsp_data~5 (
// Equation(s):
// \dsp_data~5_combout  = (!bcd[9] & ((\adc_inst|adc_ldata_r [3]) # ((\dsp_data~1_combout  & \adc_inst|adc_ldata_r [1]))))

	.dataa(\dsp_data~1_combout ),
	.datab(bcd[9]),
	.datac(\adc_inst|adc_ldata_r [3]),
	.datad(\adc_inst|adc_ldata_r [1]),
	.cin(gnd),
	.combout(\dsp_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~5 .lut_mask = 16'h3230;
defparam \dsp_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \dsp_data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dsp_data~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dsp_data[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dsp_data[9] .is_wysiwyg = "true";
defparam \dsp_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N30
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[36]~62 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[36]~62_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\adc_inst|adc_mdata_r [5])) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\adc_inst|adc_mdata_r [5]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~62 .lut_mask = 16'hD8D8;
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N31
dffeas \bcd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bcd[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bcd[1] .is_wysiwyg = "true";
defparam \bcd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N24
cycloneive_lcell_comb \dsp_data~4 (
// Equation(s):
// \dsp_data~4_combout  = (\LessThan0~0_combout  & ((!bcd[1]))) # (!\LessThan0~0_combout  & (!\adc_inst|adc_mdata_r [5]))

	.dataa(\LessThan0~0_combout ),
	.datab(\adc_inst|adc_mdata_r [5]),
	.datac(bcd[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dsp_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~4 .lut_mask = 16'h1B1B;
defparam \dsp_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N25
dffeas \dsp_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dsp_data~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dsp_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dsp_data[1] .is_wysiwyg = "true";
defparam \dsp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \segdisplay_inst|Mux2~0 (
// Equation(s):
// \segdisplay_inst|Mux2~0_combout  = (\segdisplay_inst|c_status [1] & (((\segdisplay_inst|c_status [0])) # (!dsp_data[9]))) # (!\segdisplay_inst|c_status [1] & (((!\segdisplay_inst|c_status [0] & !dsp_data[1]))))

	.dataa(\segdisplay_inst|c_status [1]),
	.datab(dsp_data[9]),
	.datac(\segdisplay_inst|c_status [0]),
	.datad(dsp_data[1]),
	.cin(gnd),
	.combout(\segdisplay_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Mux2~0 .lut_mask = 16'hA2A7;
defparam \segdisplay_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N6
cycloneive_lcell_comb \segdisplay_inst|Mux2~1 (
// Equation(s):
// \segdisplay_inst|Mux2~1_combout  = (\segdisplay_inst|c_status [2]) # ((\segdisplay_inst|Mux2~0_combout ) # ((\segdisplay_inst|c_status [0] & !dsp_data[5])))

	.dataa(\segdisplay_inst|c_status [0]),
	.datab(dsp_data[5]),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(\segdisplay_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Mux2~1 .lut_mask = 16'hFFF2;
defparam \segdisplay_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N7
dffeas \segdisplay_inst|num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|num[1] .is_wysiwyg = "true";
defparam \segdisplay_inst|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \bcd~20 (
// Equation(s):
// \bcd~20_combout  = (\always0~1_combout  & ((!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))) # (!\always0~1_combout  & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))

	.dataa(gnd),
	.datab(\always0~1_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\bcd~20_combout ),
	.cout());
// synopsys translate_off
defparam \bcd~20 .lut_mask = 16'h03CF;
defparam \bcd~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N23
dffeas \bcd[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bcd~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bcd[7]),
	.prn(vcc));
// synopsys translate_off
defparam \bcd[7] .is_wysiwyg = "true";
defparam \bcd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \dsp_data~11 (
// Equation(s):
// \dsp_data~11_combout  = (!bcd[7] & \LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(bcd[7]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\dsp_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~11 .lut_mask = 16'h0F00;
defparam \dsp_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N13
dffeas \dsp_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dsp_data~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dsp_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dsp_data[7] .is_wysiwyg = "true";
defparam \dsp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N26
cycloneive_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[38]~64 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[38]~64_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~64 .lut_mask = 16'hEFE0;
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N27
dffeas \bcd[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Mod1|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bcd[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bcd[3] .is_wysiwyg = "true";
defparam \bcd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N28
cycloneive_lcell_comb \dsp_data~9 (
// Equation(s):
// \dsp_data~9_combout  = (\LessThan0~0_combout  & ((!bcd[3]))) # (!\LessThan0~0_combout  & (!\adc_inst|adc_mdata_r [7]))

	.dataa(\LessThan0~0_combout ),
	.datab(\adc_inst|adc_mdata_r [7]),
	.datac(bcd[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dsp_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~9 .lut_mask = 16'h1B1B;
defparam \dsp_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N29
dffeas \dsp_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dsp_data~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dsp_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dsp_data[3] .is_wysiwyg = "true";
defparam \dsp_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N9
dffeas \dsp_data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dsp_data~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dsp_data[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dsp_data[11] .is_wysiwyg = "true";
defparam \dsp_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \segdisplay_inst|Mux0~0 (
// Equation(s):
// \segdisplay_inst|Mux0~0_combout  = (\segdisplay_inst|c_status [1] & ((\segdisplay_inst|c_status [0]) # ((!dsp_data[11])))) # (!\segdisplay_inst|c_status [1] & (!\segdisplay_inst|c_status [0] & (!dsp_data[3])))

	.dataa(\segdisplay_inst|c_status [1]),
	.datab(\segdisplay_inst|c_status [0]),
	.datac(dsp_data[3]),
	.datad(dsp_data[11]),
	.cin(gnd),
	.combout(\segdisplay_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Mux0~0 .lut_mask = 16'h89AB;
defparam \segdisplay_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N18
cycloneive_lcell_comb \segdisplay_inst|Mux0~1 (
// Equation(s):
// \segdisplay_inst|Mux0~1_combout  = (\segdisplay_inst|c_status [2]) # ((\segdisplay_inst|Mux0~0_combout ) # ((\segdisplay_inst|c_status [0] & !dsp_data[7])))

	.dataa(\segdisplay_inst|c_status [0]),
	.datab(dsp_data[7]),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(\segdisplay_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\segdisplay_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Mux0~1 .lut_mask = 16'hFFF2;
defparam \segdisplay_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N19
dffeas \segdisplay_inst|num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|num[3] .is_wysiwyg = "true";
defparam \segdisplay_inst|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[54]~0_combout  = (\adc_inst|adc_ldata_r [3] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_ldata_r [3]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[54]~1_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = 16'h00CC;
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~3_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~2_combout  = (\adc_inst|adc_ldata_r [2] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\adc_inst|adc_ldata_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = 16'hAA00;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~4_combout  = (\adc_inst|adc_ldata_r [1] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_ldata_r [1]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~5_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~7_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~6_combout  = (\adc_inst|adc_ldata_r [0] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_ldata_r [0]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~9_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~8_combout  = (\adc_inst|adc_mdata_r [7] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\adc_inst|adc_mdata_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hAA00;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~11_combout  = (\adc_inst|adc_mdata_r [6] & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_mdata_r [6]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~10_combout  = (\adc_inst|adc_mdata_r [6] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_inst|adc_mdata_r [6]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \bcd[8]~4 (
// Equation(s):
// \bcd[8]~4_cout  = CARRY((\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ) # (\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\bcd[8]~4_cout ));
// synopsys translate_off
defparam \bcd[8]~4 .lut_mask = 16'h00EE;
defparam \bcd[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \bcd[8]~6 (
// Equation(s):
// \bcd[8]~6_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[50]~9_combout  & (!\Div1|auto_generated|divider|divider|StageOut[50]~8_combout  & !\bcd[8]~4_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bcd[8]~4_cout ),
	.combout(),
	.cout(\bcd[8]~6_cout ));
// synopsys translate_off
defparam \bcd[8]~6 .lut_mask = 16'h0001;
defparam \bcd[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \bcd[8]~8 (
// Equation(s):
// \bcd[8]~8_cout  = CARRY((\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ) # (!\bcd[8]~6_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bcd[8]~6_cout ),
	.combout(),
	.cout(\bcd[8]~8_cout ));
// synopsys translate_off
defparam \bcd[8]~8 .lut_mask = 16'h00EF;
defparam \bcd[8]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \bcd[8]~10 (
// Equation(s):
// \bcd[8]~10_cout  = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[52]~4_combout  & !\Div1|auto_generated|divider|divider|StageOut[52]~5_combout )) # (!\bcd[8]~8_cout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bcd[8]~8_cout ),
	.combout(),
	.cout(\bcd[8]~10_cout ));
// synopsys translate_off
defparam \bcd[8]~10 .lut_mask = 16'h001F;
defparam \bcd[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \bcd[8]~12 (
// Equation(s):
// \bcd[8]~12_cout  = CARRY((!\bcd[8]~10_cout  & ((\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ) # (\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bcd[8]~10_cout ),
	.combout(),
	.cout(\bcd[8]~12_cout ));
// synopsys translate_off
defparam \bcd[8]~12 .lut_mask = 16'h000E;
defparam \bcd[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \bcd[8]~14 (
// Equation(s):
// \bcd[8]~14_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[54]~0_combout  & (!\Div1|auto_generated|divider|divider|StageOut[54]~1_combout  & !\bcd[8]~12_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bcd[8]~12_cout ),
	.combout(),
	.cout(\bcd[8]~14_cout ));
// synopsys translate_off
defparam \bcd[8]~14 .lut_mask = 16'h0001;
defparam \bcd[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \bcd[8]~15 (
// Equation(s):
// \bcd[8]~15_combout  = !\bcd[8]~14_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bcd[8]~14_cout ),
	.combout(\bcd[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bcd[8]~15 .lut_mask = 16'h0F0F;
defparam \bcd[8]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N27
dffeas \bcd[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bcd[8]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bcd[8]),
	.prn(vcc));
// synopsys translate_off
defparam \bcd[8] .is_wysiwyg = "true";
defparam \bcd[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \dsp_data~2 (
// Equation(s):
// \dsp_data~2_combout  = (bcd[8] & ((\adc_inst|adc_ldata_r [3]) # ((\dsp_data~1_combout  & \adc_inst|adc_ldata_r [1]))))

	.dataa(\dsp_data~1_combout ),
	.datab(bcd[8]),
	.datac(\adc_inst|adc_ldata_r [3]),
	.datad(\adc_inst|adc_ldata_r [1]),
	.cin(gnd),
	.combout(\dsp_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~2 .lut_mask = 16'hC8C0;
defparam \dsp_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \dsp_data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dsp_data~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dsp_data[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dsp_data[8] .is_wysiwyg = "true";
defparam \dsp_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \adc_inst|inst_i2c|Add2~1 (
// Equation(s):
// \adc_inst|inst_i2c|Add2~1_combout  = (\adc_inst|inst_i2c|cnt_num [0] & \adc_inst|inst_i2c|cnt_num [1])

	.dataa(\adc_inst|inst_i2c|cnt_num [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\adc_inst|inst_i2c|cnt_num [1]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Add2~1 .lut_mask = 16'hAA00;
defparam \adc_inst|inst_i2c|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \adc_inst|inst_i2c|rd_data_r[4]~7 (
// Equation(s):
// \adc_inst|inst_i2c|rd_data_r[4]~7_combout  = (\adc_inst|inst_i2c|Add2~1_combout  & ((\adc_inst|inst_i2c|Decoder0~4_combout  & (\sda~input_o )) # (!\adc_inst|inst_i2c|Decoder0~4_combout  & ((\adc_inst|inst_i2c|rd_data_r [4]))))) # 
// (!\adc_inst|inst_i2c|Add2~1_combout  & (((\adc_inst|inst_i2c|rd_data_r [4]))))

	.dataa(\adc_inst|inst_i2c|Add2~1_combout ),
	.datab(\sda~input_o ),
	.datac(\adc_inst|inst_i2c|rd_data_r [4]),
	.datad(\adc_inst|inst_i2c|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|rd_data_r[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[4]~7 .lut_mask = 16'hD8F0;
defparam \adc_inst|inst_i2c|rd_data_r[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \adc_inst|inst_i2c|rd_data_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|rd_data_r[4]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|rd_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|rd_data_r[4] .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|rd_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \adc_inst|adc_mdata_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|inst_i2c|rd_data_r [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adc_inst|adc_mdata_r[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|adc_mdata_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|adc_mdata_r[4] .is_wysiwyg = "true";
defparam \adc_inst|adc_mdata_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N27
dffeas \bcd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_inst|adc_mdata_r [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bcd[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bcd[0]),
	.prn(vcc));
// synopsys translate_off
defparam \bcd[0] .is_wysiwyg = "true";
defparam \bcd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \dsp_data~3 (
// Equation(s):
// \dsp_data~3_combout  = (\LessThan0~0_combout  & ((bcd[0]))) # (!\LessThan0~0_combout  & (\adc_inst|adc_mdata_r [4]))

	.dataa(\adc_inst|adc_mdata_r [4]),
	.datab(gnd),
	.datac(bcd[0]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\dsp_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~3 .lut_mask = 16'hF0AA;
defparam \dsp_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N11
dffeas \dsp_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dsp_data~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dsp_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dsp_data[0] .is_wysiwyg = "true";
defparam \dsp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \segdisplay_inst|Mux3~0 (
// Equation(s):
// \segdisplay_inst|Mux3~0_combout  = (\segdisplay_inst|c_status [1] & ((dsp_data[8]) # ((\segdisplay_inst|c_status [0])))) # (!\segdisplay_inst|c_status [1] & (((!\segdisplay_inst|c_status [0] & dsp_data[0]))))

	.dataa(\segdisplay_inst|c_status [1]),
	.datab(dsp_data[8]),
	.datac(\segdisplay_inst|c_status [0]),
	.datad(dsp_data[0]),
	.cin(gnd),
	.combout(\segdisplay_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Mux3~0 .lut_mask = 16'hADA8;
defparam \segdisplay_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[28]~68 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[28]~68_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|StageOut[22]~67_combout ) # 
// ((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|StageOut[22]~67_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[28]~68 .lut_mask = 16'hF040;
defparam \Div2|auto_generated|divider|divider|StageOut[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N24
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[28]~57 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[28]~57_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[28]~57 .lut_mask = 16'h00AA;
defparam \Div2|auto_generated|divider|divider|StageOut[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N12
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[27]~69_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|StageOut[21]~55_combout ) # 
// ((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[21]~55_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'hBA00;
defparam \Div2|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N28
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[27]~58 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[27]~58_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[27]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[27]~58 .lut_mask = 16'h00F0;
defparam \Div2|auto_generated|divider|divider|StageOut[27]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N26
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[26]~59 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[26]~59_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|StageOut[20]~71_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[20]~70_combout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[20]~71_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[20]~70_combout ),
	.datac(gnd),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[26]~59 .lut_mask = 16'hEE00;
defparam \Div2|auto_generated|divider|divider|StageOut[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[26]~60 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[26]~60_combout  = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[26]~60 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~47 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~47_combout  = (\adc_inst|adc_mdata_r [5] & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\adc_inst|adc_mdata_r [5]),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~47 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~48 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~48_combout  = (\adc_inst|adc_mdata_r [5] & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\adc_inst|adc_mdata_r [5]),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~48 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
cycloneive_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  = (\Mod0|auto_generated|divider|divider|StageOut[48]~47_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[48]~48_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[48]~47_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[48]~48_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .lut_mask = 16'hEEEE;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N30
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[25]~73 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[25]~73_combout  = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\adc_inst|adc_mdata_r [5])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )))))

	.dataa(\adc_inst|adc_mdata_r [5]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[25]~73 .lut_mask = 16'h00AC;
defparam \Div2|auto_generated|divider|divider|StageOut[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N28
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|StageOut[25]~72 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[25]~72_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\adc_inst|adc_mdata_r [5])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )))))

	.dataa(\adc_inst|adc_mdata_r [5]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[25]~72 .lut_mask = 16'hAC00;
defparam \Div2|auto_generated|divider|divider|StageOut[25]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N14
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout  = CARRY((\Div2|auto_generated|divider|divider|StageOut[25]~73_combout ) # (\Div2|auto_generated|divider|divider|StageOut[25]~72_combout ))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N16
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[26]~59_combout  & (!\Div2|auto_generated|divider|divider|StageOut[26]~60_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[26]~59_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[26]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N18
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout  & ((\Div2|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[27]~58_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[27]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N20
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[28]~68_combout  & (!\Div2|auto_generated|divider|divider|StageOut[28]~57_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[28]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N22
cycloneive_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~56_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hAE00;
defparam \Div0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~57_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h3030;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\adc_inst|adc_mdata_r [7])) # 
// (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\adc_inst|adc_mdata_r [7]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hAC00;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~59_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~58_combout  = (\adc_inst|adc_mdata_r [6] & \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\adc_inst|adc_mdata_r [6]),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~61_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \adc_inst|adc_mdata_r [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\adc_inst|adc_mdata_r [5]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~60_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \adc_inst|adc_mdata_r [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\adc_inst|adc_mdata_r [5]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~61_combout ) # (\Div0|auto_generated|divider|divider|StageOut[30]~60_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~59_combout  & (!\Div0|auto_generated|divider|divider|StageOut[31]~58_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\Div0|auto_generated|divider|divider|StageOut[32]~57_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[32]~67_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~56_combout  & (!\Div0|auto_generated|divider|divider|StageOut[33]~63_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N0
cycloneive_lcell_comb \bcd~1 (
// Equation(s):
// \bcd~1_combout  = (\always0~1_combout  & (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )) # (!\always0~1_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )))

	.dataa(\always0~1_combout ),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\bcd~1_combout ),
	.cout());
// synopsys translate_off
defparam \bcd~1 .lut_mask = 16'h0A5F;
defparam \bcd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N1
dffeas \bcd[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bcd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bcd[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bcd[4]),
	.prn(vcc));
// synopsys translate_off
defparam \bcd[4] .is_wysiwyg = "true";
defparam \bcd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \dsp_data~0 (
// Equation(s):
// \dsp_data~0_combout  = (\LessThan0~0_combout  & bcd[4])

	.dataa(gnd),
	.datab(\LessThan0~0_combout ),
	.datac(gnd),
	.datad(bcd[4]),
	.cin(gnd),
	.combout(\dsp_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \dsp_data~0 .lut_mask = 16'hCC00;
defparam \dsp_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N9
dffeas \dsp_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dsp_data~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dsp_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dsp_data[4] .is_wysiwyg = "true";
defparam \dsp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N4
cycloneive_lcell_comb \segdisplay_inst|Mux3~1 (
// Equation(s):
// \segdisplay_inst|Mux3~1_combout  = (\segdisplay_inst|Mux3~0_combout  & (\segdisplay_inst|c_status [0] $ ((!\segdisplay_inst|c_status [2])))) # (!\segdisplay_inst|Mux3~0_combout  & (\segdisplay_inst|c_status [0] & (!\segdisplay_inst|c_status [2] & 
// dsp_data[4])))

	.dataa(\segdisplay_inst|c_status [0]),
	.datab(\segdisplay_inst|Mux3~0_combout ),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(dsp_data[4]),
	.cin(gnd),
	.combout(\segdisplay_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Mux3~1 .lut_mask = 16'h8684;
defparam \segdisplay_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N5
dffeas \segdisplay_inst|num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|num[0] .is_wysiwyg = "true";
defparam \segdisplay_inst|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneive_lcell_comb \segdisplay_inst|WideOr7~0 (
// Equation(s):
// \segdisplay_inst|WideOr7~0_combout  = (\segdisplay_inst|num [2] & ((\segdisplay_inst|num [1]) # (\segdisplay_inst|num [3] $ (\segdisplay_inst|num [0])))) # (!\segdisplay_inst|num [2] & ((\segdisplay_inst|num [1] & (!\segdisplay_inst|num [3])) # 
// (!\segdisplay_inst|num [1] & ((\segdisplay_inst|num [3]) # (!\segdisplay_inst|num [0])))))

	.dataa(\segdisplay_inst|num [2]),
	.datab(\segdisplay_inst|num [1]),
	.datac(\segdisplay_inst|num [3]),
	.datad(\segdisplay_inst|num [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|WideOr7~0 .lut_mask = 16'h9EBD;
defparam \segdisplay_inst|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \segdisplay_inst|seg_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_data[0] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneive_lcell_comb \segdisplay_inst|WideOr6~0 (
// Equation(s):
// \segdisplay_inst|WideOr6~0_combout  = (\segdisplay_inst|num [1] & (!\segdisplay_inst|num [3] & ((\segdisplay_inst|num [0]) # (!\segdisplay_inst|num [2])))) # (!\segdisplay_inst|num [1] & ((\segdisplay_inst|num [3] $ (!\segdisplay_inst|num [0])) # 
// (!\segdisplay_inst|num [2])))

	.dataa(\segdisplay_inst|num [2]),
	.datab(\segdisplay_inst|num [1]),
	.datac(\segdisplay_inst|num [3]),
	.datad(\segdisplay_inst|num [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|WideOr6~0 .lut_mask = 16'h3D17;
defparam \segdisplay_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N3
dffeas \segdisplay_inst|seg_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_data[1] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneive_lcell_comb \segdisplay_inst|WideOr5~0 (
// Equation(s):
// \segdisplay_inst|WideOr5~0_combout  = (\segdisplay_inst|num [2] & (((!\segdisplay_inst|num [1] & \segdisplay_inst|num [0])) # (!\segdisplay_inst|num [3]))) # (!\segdisplay_inst|num [2] & (((\segdisplay_inst|num [0])) # (!\segdisplay_inst|num [1])))

	.dataa(\segdisplay_inst|num [2]),
	.datab(\segdisplay_inst|num [1]),
	.datac(\segdisplay_inst|num [3]),
	.datad(\segdisplay_inst|num [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|WideOr5~0 .lut_mask = 16'h7F1B;
defparam \segdisplay_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \segdisplay_inst|seg_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_data[2] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneive_lcell_comb \segdisplay_inst|WideOr4~0 (
// Equation(s):
// \segdisplay_inst|WideOr4~0_combout  = (\segdisplay_inst|num [1] & ((\segdisplay_inst|num [2] & ((!\segdisplay_inst|num [0]))) # (!\segdisplay_inst|num [2] & ((\segdisplay_inst|num [0]) # (!\segdisplay_inst|num [3]))))) # (!\segdisplay_inst|num [1] & 
// ((\segdisplay_inst|num [3]) # (\segdisplay_inst|num [2] $ (!\segdisplay_inst|num [0]))))

	.dataa(\segdisplay_inst|num [2]),
	.datab(\segdisplay_inst|num [1]),
	.datac(\segdisplay_inst|num [3]),
	.datad(\segdisplay_inst|num [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|WideOr4~0 .lut_mask = 16'h76BD;
defparam \segdisplay_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \segdisplay_inst|seg_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_data[3] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneive_lcell_comb \segdisplay_inst|WideOr3~0 (
// Equation(s):
// \segdisplay_inst|WideOr3~0_combout  = (\segdisplay_inst|num [2] & ((\segdisplay_inst|num [3]) # ((\segdisplay_inst|num [1] & !\segdisplay_inst|num [0])))) # (!\segdisplay_inst|num [2] & (\segdisplay_inst|num [0] $ (((!\segdisplay_inst|num [3]) # 
// (!\segdisplay_inst|num [1])))))

	.dataa(\segdisplay_inst|num [2]),
	.datab(\segdisplay_inst|num [1]),
	.datac(\segdisplay_inst|num [3]),
	.datad(\segdisplay_inst|num [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|WideOr3~0 .lut_mask = 16'hE0BD;
defparam \segdisplay_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N29
dffeas \segdisplay_inst|seg_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_data[4] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
cycloneive_lcell_comb \segdisplay_inst|WideOr2~0 (
// Equation(s):
// \segdisplay_inst|WideOr2~0_combout  = (\segdisplay_inst|num [0] & (\segdisplay_inst|num [3] $ (((\segdisplay_inst|num [2] & !\segdisplay_inst|num [1]))))) # (!\segdisplay_inst|num [0] & ((\segdisplay_inst|num [2]) # ((!\segdisplay_inst|num [1]))))

	.dataa(\segdisplay_inst|num [2]),
	.datab(\segdisplay_inst|num [1]),
	.datac(\segdisplay_inst|num [3]),
	.datad(\segdisplay_inst|num [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|WideOr2~0 .lut_mask = 16'hD2BB;
defparam \segdisplay_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N19
dffeas \segdisplay_inst|seg_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_data[5] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneive_lcell_comb \segdisplay_inst|WideOr1~0 (
// Equation(s):
// \segdisplay_inst|WideOr1~0_combout  = (\segdisplay_inst|num [3] & ((\segdisplay_inst|num [0]) # (\segdisplay_inst|num [2] $ (!\segdisplay_inst|num [1])))) # (!\segdisplay_inst|num [3] & ((\segdisplay_inst|num [2] & ((!\segdisplay_inst|num [0]) # 
// (!\segdisplay_inst|num [1]))) # (!\segdisplay_inst|num [2] & (\segdisplay_inst|num [1]))))

	.dataa(\segdisplay_inst|num [2]),
	.datab(\segdisplay_inst|num [1]),
	.datac(\segdisplay_inst|num [3]),
	.datad(\segdisplay_inst|num [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|WideOr1~0 .lut_mask = 16'hF69E;
defparam \segdisplay_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \segdisplay_inst|seg_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_data[6] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N0
cycloneive_lcell_comb \segdisplay_inst|Decoder0~0 (
// Equation(s):
// \segdisplay_inst|Decoder0~0_combout  = (\segdisplay_inst|c_status [0] & (\segdisplay_inst|c_status [2] & \segdisplay_inst|c_status [1]))

	.dataa(\segdisplay_inst|c_status [0]),
	.datab(gnd),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(\segdisplay_inst|c_status [1]),
	.cin(gnd),
	.combout(\segdisplay_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Decoder0~0 .lut_mask = 16'hA000;
defparam \segdisplay_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N1
dffeas \segdisplay_inst|seg_a0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_a0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_a0[0] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_a0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N14
cycloneive_lcell_comb \segdisplay_inst|Decoder0~1 (
// Equation(s):
// \segdisplay_inst|Decoder0~1_combout  = (\segdisplay_inst|c_status [1] & (\segdisplay_inst|c_status [2] & !\segdisplay_inst|c_status [0]))

	.dataa(gnd),
	.datab(\segdisplay_inst|c_status [1]),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(\segdisplay_inst|c_status [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Decoder0~1 .lut_mask = 16'h00C0;
defparam \segdisplay_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N15
dffeas \segdisplay_inst|seg_a0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_a0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_a0[1] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_a0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N16
cycloneive_lcell_comb \segdisplay_inst|Decoder0~2 (
// Equation(s):
// \segdisplay_inst|Decoder0~2_combout  = (!\segdisplay_inst|c_status [1] & (\segdisplay_inst|c_status [2] & \segdisplay_inst|c_status [0]))

	.dataa(gnd),
	.datab(\segdisplay_inst|c_status [1]),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(\segdisplay_inst|c_status [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Decoder0~2 .lut_mask = 16'h3000;
defparam \segdisplay_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N17
dffeas \segdisplay_inst|seg_a0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_a0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_a0[2] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_a0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N26
cycloneive_lcell_comb \segdisplay_inst|Decoder0~3 (
// Equation(s):
// \segdisplay_inst|Decoder0~3_combout  = (!\segdisplay_inst|c_status [1] & (\segdisplay_inst|c_status [2] & !\segdisplay_inst|c_status [0]))

	.dataa(gnd),
	.datab(\segdisplay_inst|c_status [1]),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(\segdisplay_inst|c_status [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Decoder0~3 .lut_mask = 16'h0030;
defparam \segdisplay_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N27
dffeas \segdisplay_inst|seg_a0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_a0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_a0[3] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_a0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N28
cycloneive_lcell_comb \segdisplay_inst|Decoder0~4 (
// Equation(s):
// \segdisplay_inst|Decoder0~4_combout  = (\segdisplay_inst|c_status [1] & (!\segdisplay_inst|c_status [2] & \segdisplay_inst|c_status [0]))

	.dataa(gnd),
	.datab(\segdisplay_inst|c_status [1]),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(\segdisplay_inst|c_status [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Decoder0~4 .lut_mask = 16'h0C00;
defparam \segdisplay_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N29
dffeas \segdisplay_inst|seg_a0[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_a0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_a0[4] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_a0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N10
cycloneive_lcell_comb \segdisplay_inst|Decoder0~5 (
// Equation(s):
// \segdisplay_inst|Decoder0~5_combout  = (\segdisplay_inst|c_status [1] & (!\segdisplay_inst|c_status [2] & !\segdisplay_inst|c_status [0]))

	.dataa(gnd),
	.datab(\segdisplay_inst|c_status [1]),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(\segdisplay_inst|c_status [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Decoder0~5 .lut_mask = 16'h000C;
defparam \segdisplay_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N11
dffeas \segdisplay_inst|seg_a0[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_a0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_a0[5] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_a0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N20
cycloneive_lcell_comb \segdisplay_inst|Decoder0~6 (
// Equation(s):
// \segdisplay_inst|Decoder0~6_combout  = (!\segdisplay_inst|c_status [1] & (!\segdisplay_inst|c_status [2] & \segdisplay_inst|c_status [0]))

	.dataa(gnd),
	.datab(\segdisplay_inst|c_status [1]),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(\segdisplay_inst|c_status [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Decoder0~6 .lut_mask = 16'h0300;
defparam \segdisplay_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N21
dffeas \segdisplay_inst|seg_a0[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_a0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_a0[6] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_a0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N30
cycloneive_lcell_comb \segdisplay_inst|Decoder0~7 (
// Equation(s):
// \segdisplay_inst|Decoder0~7_combout  = (!\segdisplay_inst|c_status [1] & (!\segdisplay_inst|c_status [2] & !\segdisplay_inst|c_status [0]))

	.dataa(gnd),
	.datab(\segdisplay_inst|c_status [1]),
	.datac(\segdisplay_inst|c_status [2]),
	.datad(\segdisplay_inst|c_status [0]),
	.cin(gnd),
	.combout(\segdisplay_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \segdisplay_inst|Decoder0~7 .lut_mask = 16'h0003;
defparam \segdisplay_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N31
dffeas \segdisplay_inst|seg_a0[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\segdisplay_inst|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\segdisplay_inst|cnt~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segdisplay_inst|seg_a0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \segdisplay_inst|seg_a0[7] .is_wysiwyg = "true";
defparam \segdisplay_inst|seg_a0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \adc_inst|inst_i2c|Equal2~1 (
// Equation(s):
// \adc_inst|inst_i2c|Equal2~1_combout  = (\adc_inst|inst_i2c|Equal2~0_combout  & (!\adc_inst|inst_i2c|cnt_bit [2] & (\adc_inst|inst_i2c|cnt_bit [0] & \adc_inst|inst_i2c|cnt_bit [7])))

	.dataa(\adc_inst|inst_i2c|Equal2~0_combout ),
	.datab(\adc_inst|inst_i2c|cnt_bit [2]),
	.datac(\adc_inst|inst_i2c|cnt_bit [0]),
	.datad(\adc_inst|inst_i2c|cnt_bit [7]),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|Equal2~1 .lut_mask = 16'h2000;
defparam \adc_inst|inst_i2c|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \adc_inst|inst_i2c|scl~0 (
// Equation(s):
// \adc_inst|inst_i2c|scl~0_combout  = (!\adc_inst|inst_i2c|Equal2~1_combout  & (!\adc_inst|inst_i2c|STOP_IDLE~combout  & ((\adc_inst|inst_i2c|add_cnt_num~combout ) # (\adc_inst|inst_i2c|scl~q ))))

	.dataa(\adc_inst|inst_i2c|add_cnt_num~combout ),
	.datab(\adc_inst|inst_i2c|Equal2~1_combout ),
	.datac(\adc_inst|inst_i2c|scl~q ),
	.datad(\adc_inst|inst_i2c|STOP_IDLE~combout ),
	.cin(gnd),
	.combout(\adc_inst|inst_i2c|scl~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_inst|inst_i2c|scl~0 .lut_mask = 16'h0032;
defparam \adc_inst|inst_i2c|scl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \adc_inst|inst_i2c|scl (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\adc_inst|inst_i2c|scl~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_inst|inst_i2c|scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc_inst|inst_i2c|scl .is_wysiwyg = "true";
defparam \adc_inst|inst_i2c|scl .power_up = "low";
// synopsys translate_on

assign seg_number[0] = \seg_number[0]~output_o ;

assign seg_number[1] = \seg_number[1]~output_o ;

assign seg_number[2] = \seg_number[2]~output_o ;

assign seg_number[3] = \seg_number[3]~output_o ;

assign seg_number[4] = \seg_number[4]~output_o ;

assign seg_number[5] = \seg_number[5]~output_o ;

assign seg_number[6] = \seg_number[6]~output_o ;

assign seg_number[7] = \seg_number[7]~output_o ;

assign seg_choice[0] = \seg_choice[0]~output_o ;

assign seg_choice[1] = \seg_choice[1]~output_o ;

assign seg_choice[2] = \seg_choice[2]~output_o ;

assign seg_choice[3] = \seg_choice[3]~output_o ;

assign seg_choice[4] = \seg_choice[4]~output_o ;

assign seg_choice[5] = \seg_choice[5]~output_o ;

assign seg_choice[6] = \seg_choice[6]~output_o ;

assign seg_choice[7] = \seg_choice[7]~output_o ;

assign scl = \scl~output_o ;

assign sda = \sda~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
