0.7
2020.2
Oct 14 2022
05:20:55
C:/vivado_pj/masterDesign/masterDesign.sim/sim_2/behav/xsim/glbl.v,1665704902,verilog,,,,glbl,,uvm,,,,,,
C:/vivado_pj/masterDesign/masterDesign.srcs/sim_2/new/inv_pair_tb.v,1671632464,verilog,,,,inv_pair_tb,,uvm,,,,,,
C:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/inv.sv,1671629836,systemVerilog,,,,inv_chain;inv_pair,,uvm,,,,,,
