#CPU #Design_MIPS_CPU 

MIPS 구현은 오직 아래 세가지 디자인을 통해 단순화됨

Data processing instruction
- add
- sub
- and
- or
- slt

Memory access instructions
- lw
- sw

Branch instructions
- beq
- j (jump)

![](https://i.imgur.com/uEQHw98.png)

- testbench (rst, clk)
	- MIPS System
		- mips.v
			- decoding
			- fetch, pc
			- register file
			- ALU
			- memory access
		- mem.v

