Reading resource constraints from BULB_resources/r/2Alu2Mul

Available resources:
RES00:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES01:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES02:		Mul, Div, 
RES03:		Mul, Div, 

Available operations:
Mem:		RES00, RES01, 
Add:		RES00, RES01, 
Sub:		RES00, RES01, 
Mul:		RES02, RES03, 
Div:		RES02, RES03, 
Shift:		RES00, RES01, 
And:		RES00, RES01, 
Or:		RES00, RES01, 
Cmp:		RES00, RES01, 
Other:		RES00, RES01, 
Slack:		
A:		
B:		

PARSING INPUT GRAPH: graphs/FIR-main-75-454.dot
Input graph:

n90 (Mem):
  successors
   n16--415:FMUL 	0

n92 (Mem):
  successors
   n91--124:DMA_STORE 	0

n91 (Mem):
  predecessors
   n92--123:DMA_LOAD 	0

n94 (Mem):
  successors
   n93--280:DMA_STORE 	0

n93 (Mem):
  predecessors
   n94--279:DMA_LOAD 	0

n96 (Mem):
  successors
   n12--384:FMUL 	0

n95 (Add):
  successors
   n41--251:FADD 	0
  predecessors
   n54--185:FADD 	0
   n86--166:FADD 	0

n10 (Add):
  successors
   n58--450:IADD 	0
   n102--268:IFGE 	0
   n9--336:IREM 	0
   n20--441:DMA_STORE 	0

n98 (Mem):
  successors
   n56--184:FMUL 	0

n97 (Mem):
  successors
   n12--384:FMUL 	0

n12 (Mul):
  successors
   n11--393:FADD 	0
  predecessors
   n96--379:DMA_LOAD 	0
   n97--383:DMA_LOAD 	0

n11 (Add):
  successors
   n75--430:FADD 	0
  predecessors
   n13--392:FMUL 	0
   n12--384:FMUL 	0

n99 (Mem):
  successors
   n56--184:FMUL 	0

n14 (Add):
  successors
   n75--430:FADD 	0
  predecessors
   n16--415:FMUL 	0
   n15--405:FMUL 	0

n13 (Mul):
  successors
   n11--393:FADD 	0
  predecessors
   n61--387:DMA_LOAD 	0
   n62--391:DMA_LOAD 	0

n16 (Mul):
  successors
   n14--416:FADD 	0
  predecessors
   n90--414:DMA_LOAD 	0
   n89--409:DMA_LOAD 	0

n15 (Mul):
  successors
   n14--416:FADD 	0
  predecessors
   n52--399:DMA_LOAD 	0
   n53--404:DMA_LOAD 	0

n18 (Mem):
  successors
   n17--157:FMUL 	0

n17 (Mul):
  successors
   n86--166:FADD 	0
  predecessors
   n18--152:DMA_LOAD 	0
   n19--156:DMA_LOAD 	0

n19 (Mem):
  successors
   n17--157:FMUL 	0

n21 (Add):
  successors
   n20--441:DMA_STORE 	0
  predecessors
   n37--423:FADD 	0
   n75--430:FADD 	0

n20 (Mem):
  predecessors
   n10--261:IADD 	0
   n21--440:FADD 	0

n23 (Add):
  successors
   n22--447:IREM 	0
  predecessors
   n4--258:IREM 	0

n22 (Other):
  predecessors
   n23--445:IADD 	0

n25 (Mem):
  successors
   n24--373:FMUL 	0

n24 (Mul):
  successors
   n39--374:FADD 	0
  predecessors
   n25--368:DMA_LOAD 	0
   n26--372:DMA_LOAD 	0

n27 (Mem):
  predecessors
   n28--148:I2F 	0

n26 (Mem):
  successors
   n24--373:FMUL 	0

n29 (Mul):
  successors
   n65--227:FADD 	0
  predecessors
   n30--210:DMA_LOAD 	0
   n31--215:DMA_LOAD 	0

n28 (Other):
  successors
   n27--149:DMA_STORE 	0
  predecessors
   n57--147:IREM 	0

n30 (Mem):
  successors
   n29--216:FMUL 	0

n32 (Mem):
  predecessors
   n33--328:DMA_LOAD 	0

n31 (Mem):
  successors
   n29--216:FMUL 	0

n34 (Other):
  successors
   n85--338:DMA_STORE 	0
  predecessors
   n9--336:IREM 	0

n33 (Mem):
  successors
   n32--329:DMA_STORE 	0

n36 (Mem):
  successors
   n35--100:DMA_STORE 	0

n35 (Mem):
  predecessors
   n36--99:DMA_LOAD 	0

n38 (Add):
  successors
   n37--423:FADD 	0
  predecessors
   n47--346:FMUL 	0
   n42--354:FMUL 	0

n37 (Add):
  successors
   n21--440:FADD 	0
  predecessors
   n38--355:FADD 	0
   n39--374:FADD 	0

n39 (Add):
  successors
   n37--423:FADD 	0
  predecessors
   n24--373:FMUL 	0
   n78--365:FMUL 	0

n41 (Add):
  successors
   n40--252:DMA_STORE 	0
  predecessors
   n63--241:FADD 	0
   n95--234:FADD 	0

n40 (Mem):
  predecessors
   n41--251:FADD 	0

n43 (Mem):
  successors
   n42--354:FMUL 	0

n42 (Mul):
  successors
   n38--355:FADD 	0
  predecessors
   n43--349:DMA_LOAD 	0
   n44--353:DMA_LOAD 	0

n45 (Mem):
  predecessors
   n46--320:DMA_LOAD 	0

n44 (Mem):
  successors
   n42--354:FMUL 	0

n47 (Mul):
  successors
   n38--355:FADD 	0
  predecessors
   n49--345:DMA_LOAD 	0
   n48--341:DMA_LOAD 	0

n46 (Mem):
  successors
   n45--321:DMA_STORE 	0

n49 (Mem):
  successors
   n47--346:FMUL 	0

n48 (Mem):
  successors
   n47--346:FMUL 	0

n0 (Mem):
  predecessors
   n1--115:DMA_LOAD 	0

n1 (Mem):
  successors
   n0--116:DMA_STORE 	0

n2 (Mem):
  predecessors
   n3--107:DMA_LOAD 	0

n3 (Mem):
  successors
   n2--108:DMA_STORE 	0

n4 (Other):
  successors
   n23--445:IADD 	0
  predecessors
   n5--256:IADD 	0

n5 (Add):
  successors
   n4--258:IREM 	0

n6 (Mul):
  successors
   n86--166:FADD 	0
  predecessors
   n7--160:DMA_LOAD 	0
   n8--164:DMA_LOAD 	0

n50 (Mem):
  predecessors
   n51--90:DMA_LOAD 	0

n7 (Mem):
  successors
   n6--165:FMUL 	0

n8 (Mem):
  successors
   n6--165:FMUL 	0

n52 (Mem):
  successors
   n15--405:FMUL 	0

n9 (Other):
  successors
   n34--337:I2F 	0
  predecessors
   n10--261:IADD 	0

n51 (Mem):
  successors
   n50--91:DMA_STORE 	0

n54 (Add):
  successors
   n95--234:FADD 	0
  predecessors
   n56--184:FMUL 	0
   n55--176:FMUL 	0

n53 (Mem):
  successors
   n15--405:FMUL 	0

n56 (Mul):
  successors
   n54--185:FADD 	0
  predecessors
   n98--179:DMA_LOAD 	0
   n99--183:DMA_LOAD 	0

n55 (Mul):
  successors
   n54--185:FADD 	0
  predecessors
   n69--175:DMA_LOAD 	0
   n68--171:DMA_LOAD 	0

n58 (Add):
  predecessors
   n10--261:IADD 	0

n57 (Other):
  successors
   n28--148:I2F 	0

n59 (Mem):
  predecessors
   n60--139:DMA_LOAD 	0

n61 (Mem):
  successors
   n13--392:FMUL 	0

n60 (Mem):
  successors
   n59--140:DMA_STORE 	0

n63 (Add):
  successors
   n41--251:FADD 	0
  predecessors
   n65--227:FADD 	0
   n64--204:FADD 	0

n62 (Mem):
  successors
   n13--392:FMUL 	0

n65 (Add):
  successors
   n63--241:FADD 	0
  predecessors
   n29--216:FMUL 	0
   n70--226:FMUL 	0

n64 (Add):
  successors
   n63--241:FADD 	0
  predecessors
   n76--195:FMUL 	0
   n77--203:FMUL 	0

n67 (Mem):
  successors
   n66--313:DMA_STORE 	0

n66 (Mem):
  predecessors
   n67--312:DMA_LOAD 	0

n69 (Mem):
  successors
   n55--176:FMUL 	0

n68 (Mem):
  successors
   n55--176:FMUL 	0

n70 (Mul):
  successors
   n65--227:FADD 	0
  predecessors
   n72--225:DMA_LOAD 	0
   n71--220:DMA_LOAD 	0

n72 (Mem):
  successors
   n70--226:FMUL 	0

n71 (Mem):
  successors
   n70--226:FMUL 	0

n74 (Mem):
  successors
   n73--305:DMA_STORE 	0

n73 (Mem):
  predecessors
   n74--304:DMA_LOAD 	0

n76 (Mul):
  successors
   n64--204:FADD 	0
  predecessors
   n100--190:DMA_LOAD 	0
   n101--194:DMA_LOAD 	0

n75 (Add):
  successors
   n21--440:FADD 	0
  predecessors
   n14--416:FADD 	0
   n11--393:FADD 	0

n78 (Mul):
  successors
   n39--374:FADD 	0
  predecessors
   n79--360:DMA_LOAD 	0
   n80--364:DMA_LOAD 	0

n77 (Mul):
  successors
   n64--204:FADD 	0
  predecessors
   n87--198:DMA_LOAD 	0
   n88--202:DMA_LOAD 	0

n79 (Mem):
  successors
   n78--365:FMUL 	0

n81 (Mem):
  predecessors
   n82--131:DMA_LOAD 	0

n80 (Mem):
  successors
   n78--365:FMUL 	0

n83 (Mem):
  predecessors
   n84--296:DMA_LOAD 	0

n82 (Mem):
  successors
   n81--132:DMA_STORE 	0

n85 (Mem):
  predecessors
   n34--337:I2F 	0

n84 (Mem):
  successors
   n83--297:DMA_STORE 	0

n87 (Mem):
  successors
   n77--203:FMUL 	0

n86 (Add):
  successors
   n95--234:FADD 	0
  predecessors
   n17--157:FMUL 	0
   n6--165:FMUL 	0

n89 (Mem):
  successors
   n16--415:FMUL 	0

n88 (Mem):
  successors
   n77--203:FMUL 	0

n100 (Mem):
  successors
   n76--195:FMUL 	0

n103 (Mem):
  predecessors
   n104--288:DMA_LOAD 	0

n104 (Mem):
  successors
   n103--289:DMA_STORE 	0

n101 (Mem):
  successors
   n76--195:FMUL 	0

n102 (Cmp):
  predecessors
   n10--261:IADD 	0

n105 (Cmp):

Nr of Nodes : 106
DOING ASAP SCHEDULE
Found schedule of length 11 with 106 nodes

n1--115:DMA_LOAD : [0:1]
n90--414:DMA_LOAD : [0:1]
n3--107:DMA_LOAD : [0:1]
n92--123:DMA_LOAD : [0:1]
n5--256:IADD : [0:0]
n94--279:DMA_LOAD : [0:1]
n7--160:DMA_LOAD : [0:1]
n96--379:DMA_LOAD : [0:1]
n8--164:DMA_LOAD : [0:1]
n52--399:DMA_LOAD : [0:1]
n51--90:DMA_LOAD : [0:1]
n10--261:IADD : [0:0]
n98--179:DMA_LOAD : [0:1]
n97--383:DMA_LOAD : [0:1]
n53--404:DMA_LOAD : [0:1]
n99--183:DMA_LOAD : [0:1]
n57--147:IREM : [0:0]
n18--152:DMA_LOAD : [0:1]
n19--156:DMA_LOAD : [0:1]
n61--387:DMA_LOAD : [0:1]
n60--139:DMA_LOAD : [0:1]
n62--391:DMA_LOAD : [0:1]
n67--312:DMA_LOAD : [0:1]
n25--368:DMA_LOAD : [0:1]
n69--175:DMA_LOAD : [0:1]
n68--171:DMA_LOAD : [0:1]
n26--372:DMA_LOAD : [0:1]
n72--225:DMA_LOAD : [0:1]
n71--220:DMA_LOAD : [0:1]
n30--210:DMA_LOAD : [0:1]
n74--304:DMA_LOAD : [0:1]
n31--215:DMA_LOAD : [0:1]
n33--328:DMA_LOAD : [0:1]
n36--99:DMA_LOAD : [0:1]
n79--360:DMA_LOAD : [0:1]
n80--364:DMA_LOAD : [0:1]
n82--131:DMA_LOAD : [0:1]
n84--296:DMA_LOAD : [0:1]
n43--349:DMA_LOAD : [0:1]
n87--198:DMA_LOAD : [0:1]
n89--409:DMA_LOAD : [0:1]
n44--353:DMA_LOAD : [0:1]
n88--202:DMA_LOAD : [0:1]
n46--320:DMA_LOAD : [0:1]
n100--190:DMA_LOAD : [0:1]
n49--345:DMA_LOAD : [0:1]
n48--341:DMA_LOAD : [0:1]
n104--288:DMA_LOAD : [0:1]
n101--194:DMA_LOAD : [0:1]
n105--79:IFGE : [0:0]
n4--258:IREM : [1:1]
n9--336:IREM : [1:1]
n58--450:IADD : [1:1]
n28--148:I2F : [1:1]
n102--268:IFGE : [1:1]
n0--116:DMA_STORE : [2:3]
n2--108:DMA_STORE : [2:3]
n70--226:FMUL : [2:5]
n91--124:DMA_STORE : [2:3]
n6--165:FMUL : [2:5]
n50--91:DMA_STORE : [2:3]
n93--280:DMA_STORE : [2:3]
n73--305:DMA_STORE : [2:3]
n32--329:DMA_STORE : [2:3]
n76--195:FMUL : [2:5]
n12--384:FMUL : [2:5]
n56--184:FMUL : [2:5]
n78--365:FMUL : [2:5]
n34--337:I2F : [2:2]
n55--176:FMUL : [2:5]
n77--203:FMUL : [2:5]
n13--392:FMUL : [2:5]
n35--100:DMA_STORE : [2:3]
n16--415:FMUL : [2:5]
n15--405:FMUL : [2:5]
n59--140:DMA_STORE : [2:3]
n17--157:FMUL : [2:5]
n81--132:DMA_STORE : [2:3]
n83--297:DMA_STORE : [2:3]
n42--354:FMUL : [2:5]
n45--321:DMA_STORE : [2:3]
n23--445:IADD : [2:2]
n66--313:DMA_STORE : [2:3]
n47--346:FMUL : [2:5]
n24--373:FMUL : [2:5]
n27--149:DMA_STORE : [2:3]
n29--216:FMUL : [2:5]
n103--289:DMA_STORE : [2:3]
n85--338:DMA_STORE : [3:4]
n22--447:IREM : [3:3]
n14--416:FADD : [6:6]
n38--355:FADD : [6:6]
n39--374:FADD : [6:6]
n54--185:FADD : [6:6]
n65--227:FADD : [6:6]
n64--204:FADD : [6:6]
n86--166:FADD : [6:6]
n11--393:FADD : [6:6]
n37--423:FADD : [7:7]
n63--241:FADD : [7:7]
n95--234:FADD : [7:7]
n75--430:FADD : [7:7]
n41--251:FADD : [8:8]
n21--440:FADD : [8:8]
n40--252:DMA_STORE : [9:10]
n20--441:DMA_STORE : [9:10]

FINISHED ASAP SCHEDULE

DOING LAZY ALAP SCHEDULE
Found schedule of length 218 with 106 nodes

n90--414:DMA_LOAD : [0:1]
n72--225:DMA_LOAD : [2:3]
n71--220:DMA_LOAD : [4:5]
n7--160:DMA_LOAD : [6:7]
n8--164:DMA_LOAD : [8:9]
n96--379:DMA_LOAD : [10:11]
n52--399:DMA_LOAD : [12:13]
n30--210:DMA_LOAD : [14:15]
n98--179:DMA_LOAD : [16:17]
n97--383:DMA_LOAD : [18:19]
n53--404:DMA_LOAD : [20:21]
n31--215:DMA_LOAD : [22:23]
n99--183:DMA_LOAD : [24:25]
n79--360:DMA_LOAD : [26:27]
n18--152:DMA_LOAD : [28:29]
n19--156:DMA_LOAD : [30:31]
n80--364:DMA_LOAD : [32:33]
n61--387:DMA_LOAD : [34:35]
n62--391:DMA_LOAD : [36:37]
n43--349:DMA_LOAD : [38:39]
n87--198:DMA_LOAD : [40:41]
n89--409:DMA_LOAD : [42:43]
n44--353:DMA_LOAD : [44:45]
n88--202:DMA_LOAD : [46:47]
n69--175:DMA_LOAD : [48:49]
n25--368:DMA_LOAD : [50:51]
n100--190:DMA_LOAD : [52:53]
n68--171:DMA_LOAD : [54:55]
n49--345:DMA_LOAD : [56:57]
n48--341:DMA_LOAD : [58:59]
n26--372:DMA_LOAD : [60:61]
n101--194:DMA_LOAD : [62:63]
n70--226:FMUL : [64:67]
n6--165:FMUL : [68:71]
n76--195:FMUL : [72:75]
n42--354:FMUL : [76:79]
n78--365:FMUL : [80:83]
n56--184:FMUL : [84:87]
n12--384:FMUL : [88:91]
n55--176:FMUL : [92:95]
n77--203:FMUL : [96:99]
n47--346:FMUL : [100:103]
n24--373:FMUL : [104:107]
n13--392:FMUL : [108:111]
n16--415:FMUL : [112:115]
n15--405:FMUL : [116:119]
n29--216:FMUL : [120:123]
n17--157:FMUL : [124:127]
n14--416:FADD : [128:128]
n38--355:FADD : [129:129]
n39--374:FADD : [130:130]
n65--227:FADD : [131:131]
n54--185:FADD : [132:132]
n10--261:IADD : [133:133]
n64--204:FADD : [134:134]
n86--166:FADD : [135:135]
n11--393:FADD : [136:136]
n1--115:DMA_LOAD : [137:138]
n3--107:DMA_LOAD : [139:140]
n92--123:DMA_LOAD : [141:142]
n5--256:IADD : [143:143]
n94--279:DMA_LOAD : [144:145]
n82--131:DMA_LOAD : [146:147]
n60--139:DMA_LOAD : [148:149]
n74--304:DMA_LOAD : [150:151]
n63--241:FADD : [152:152]
n51--90:DMA_LOAD : [153:154]
n84--296:DMA_LOAD : [155:156]
n95--234:FADD : [157:157]
n9--336:IREM : [158:158]
n75--430:FADD : [159:159]
n67--312:DMA_LOAD : [160:161]
n33--328:DMA_LOAD : [162:163]
n36--99:DMA_LOAD : [164:165]
n46--320:DMA_LOAD : [166:167]
n57--147:IREM : [168:168]
n37--423:FADD : [169:169]
n104--288:DMA_LOAD : [170:171]
n4--258:IREM : [172:172]
n41--251:FADD : [173:173]
n21--440:FADD : [174:174]
n34--337:I2F : [175:175]
n28--148:I2F : [176:176]
n0--116:DMA_STORE : [177:178]
n2--108:DMA_STORE : [179:180]
n81--132:DMA_STORE : [181:182]
n91--124:DMA_STORE : [183:184]
n50--91:DMA_STORE : [185:186]
n83--297:DMA_STORE : [187:188]
n93--280:DMA_STORE : [189:190]
n85--338:DMA_STORE : [191:192]
n40--252:DMA_STORE : [193:194]
n73--305:DMA_STORE : [195:196]
n32--329:DMA_STORE : [197:198]
n20--441:DMA_STORE : [199:200]
n45--321:DMA_STORE : [201:202]
n23--445:IADD : [203:203]
n66--313:DMA_STORE : [204:205]
n35--100:DMA_STORE : [206:207]
n27--149:DMA_STORE : [208:209]
n59--140:DMA_STORE : [210:211]
n103--289:DMA_STORE : [212:213]
n22--447:IREM : [214:214]
n58--450:IADD : [215:215]
n102--268:IFGE : [216:216]
n105--79:IFGE : [217:217]

FINISHED ALAP SCHEDULE

DOING NORMAL ALAP SCHEDULE
Found schedule of length 11 with 106 nodes

n90--414:DMA_LOAD : [0:1]
n72--225:DMA_LOAD : [0:1]
n71--220:DMA_LOAD : [0:1]
n7--160:DMA_LOAD : [0:1]
n8--164:DMA_LOAD : [0:1]
n96--379:DMA_LOAD : [0:1]
n52--399:DMA_LOAD : [0:1]
n30--210:DMA_LOAD : [0:1]
n98--179:DMA_LOAD : [0:1]
n97--383:DMA_LOAD : [0:1]
n53--404:DMA_LOAD : [0:1]
n31--215:DMA_LOAD : [0:1]
n99--183:DMA_LOAD : [0:1]
n79--360:DMA_LOAD : [0:1]
n18--152:DMA_LOAD : [0:1]
n19--156:DMA_LOAD : [0:1]
n80--364:DMA_LOAD : [0:1]
n61--387:DMA_LOAD : [0:1]
n62--391:DMA_LOAD : [0:1]
n43--349:DMA_LOAD : [0:1]
n87--198:DMA_LOAD : [0:1]
n89--409:DMA_LOAD : [0:1]
n44--353:DMA_LOAD : [0:1]
n88--202:DMA_LOAD : [0:1]
n69--175:DMA_LOAD : [0:1]
n25--368:DMA_LOAD : [0:1]
n100--190:DMA_LOAD : [0:1]
n68--171:DMA_LOAD : [0:1]
n49--345:DMA_LOAD : [0:1]
n48--341:DMA_LOAD : [0:1]
n26--372:DMA_LOAD : [0:1]
n101--194:DMA_LOAD : [0:1]
n70--226:FMUL : [2:5]
n6--165:FMUL : [2:5]
n76--195:FMUL : [2:5]
n42--354:FMUL : [2:5]
n78--365:FMUL : [2:5]
n56--184:FMUL : [2:5]
n12--384:FMUL : [2:5]
n55--176:FMUL : [2:5]
n77--203:FMUL : [2:5]
n47--346:FMUL : [2:5]
n24--373:FMUL : [2:5]
n13--392:FMUL : [2:5]
n16--415:FMUL : [2:5]
n15--405:FMUL : [2:5]
n29--216:FMUL : [2:5]
n17--157:FMUL : [2:5]
n14--416:FADD : [6:6]
n38--355:FADD : [6:6]
n39--374:FADD : [6:6]
n65--227:FADD : [6:6]
n54--185:FADD : [6:6]
n10--261:IADD : [6:6]
n64--204:FADD : [6:6]
n86--166:FADD : [6:6]
n11--393:FADD : [6:6]
n1--115:DMA_LOAD : [7:8]
n3--107:DMA_LOAD : [7:8]
n92--123:DMA_LOAD : [7:8]
n5--256:IADD : [7:7]
n94--279:DMA_LOAD : [7:8]
n82--131:DMA_LOAD : [7:8]
n60--139:DMA_LOAD : [7:8]
n74--304:DMA_LOAD : [7:8]
n63--241:FADD : [7:7]
n51--90:DMA_LOAD : [7:8]
n84--296:DMA_LOAD : [7:8]
n95--234:FADD : [7:7]
n9--336:IREM : [7:7]
n75--430:FADD : [7:7]
n67--312:DMA_LOAD : [7:8]
n33--328:DMA_LOAD : [7:8]
n36--99:DMA_LOAD : [7:8]
n46--320:DMA_LOAD : [7:8]
n57--147:IREM : [7:7]
n37--423:FADD : [7:7]
n104--288:DMA_LOAD : [7:8]
n4--258:IREM : [8:8]
n41--251:FADD : [8:8]
n21--440:FADD : [8:8]
n34--337:I2F : [8:8]
n28--148:I2F : [8:8]
n0--116:DMA_STORE : [9:10]
n2--108:DMA_STORE : [9:10]
n81--132:DMA_STORE : [9:10]
n91--124:DMA_STORE : [9:10]
n50--91:DMA_STORE : [9:10]
n83--297:DMA_STORE : [9:10]
n93--280:DMA_STORE : [9:10]
n85--338:DMA_STORE : [9:10]
n40--252:DMA_STORE : [9:10]
n73--305:DMA_STORE : [9:10]
n32--329:DMA_STORE : [9:10]
n20--441:DMA_STORE : [9:10]
n45--321:DMA_STORE : [9:10]
n23--445:IADD : [9:9]
n66--313:DMA_STORE : [9:10]
n35--100:DMA_STORE : [9:10]
n27--149:DMA_STORE : [9:10]
n59--140:DMA_STORE : [9:10]
n103--289:DMA_STORE : [9:10]
n22--447:IREM : [10:10]
n58--450:IADD : [10:10]
n102--268:IFGE : [10:10]
n105--79:IFGE : [10:10]

FINISHED ALAP SCHEDULE


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 33 inspected nodes
30 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 72 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 21 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 19 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 33 inspected nodes
30 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 72 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 33 inspected nodes
30 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 72 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 21 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 33 inspected nodes
30 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 72 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 33 inspected nodes
30 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 72 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 19 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 33 inspected nodes
30 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 72 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 21 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 19 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 21 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 21 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 19 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 21 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 19 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 19 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 77 with 106 nodes

n90--414:DMA_LOAD : [0:1]
n10--261:IADD : [0:0]
n72--225:DMA_LOAD : [1:2]
n71--220:DMA_LOAD : [2:3]
n7--160:DMA_LOAD : [3:4]
n70--226:FMUL : [4:7]
n8--164:DMA_LOAD : [4:5]
n96--379:DMA_LOAD : [5:6]
n6--165:FMUL : [6:9]
n52--399:DMA_LOAD : [6:7]
n30--210:DMA_LOAD : [7:8]
n98--179:DMA_LOAD : [8:9]
n97--383:DMA_LOAD : [9:10]
n53--404:DMA_LOAD : [10:11]
n31--215:DMA_LOAD : [11:12]
n12--384:FMUL : [11:14]
n15--405:FMUL : [12:15]
n99--183:DMA_LOAD : [12:13]
n79--360:DMA_LOAD : [13:14]
n18--152:DMA_LOAD : [14:15]
n19--156:DMA_LOAD : [15:16]
n56--184:FMUL : [15:18]
n29--216:FMUL : [16:19]
n80--364:DMA_LOAD : [16:17]
n61--387:DMA_LOAD : [17:18]
n62--391:DMA_LOAD : [18:19]
n43--349:DMA_LOAD : [19:20]
n78--365:FMUL : [19:22]
n13--392:FMUL : [20:23]
n87--198:DMA_LOAD : [20:21]
n89--409:DMA_LOAD : [21:22]
n44--353:DMA_LOAD : [22:23]
n16--415:FMUL : [23:26]
n88--202:DMA_LOAD : [23:24]
n69--175:DMA_LOAD : [24:25]
n42--354:FMUL : [24:27]
n25--368:DMA_LOAD : [25:26]
n100--190:DMA_LOAD : [26:27]
n68--171:DMA_LOAD : [27:28]
n77--203:FMUL : [27:30]
n49--345:DMA_LOAD : [28:29]
n17--157:FMUL : [28:31]
n48--341:DMA_LOAD : [29:30]
n26--372:DMA_LOAD : [30:31]
n101--194:DMA_LOAD : [31:32]
n55--176:FMUL : [31:34]
n14--416:FADD : [32:32]
n47--346:FMUL : [32:35]
n5--256:IADD : [33:33]
n65--227:FADD : [33:33]
n86--166:FADD : [34:34]
n11--393:FADD : [34:34]
n57--147:IREM : [35:35]
n54--185:FADD : [35:35]
n76--195:FMUL : [35:38]
n24--373:FMUL : [36:39]
n38--355:FADD : [36:36]
n4--258:IREM : [36:36]
n95--234:FADD : [37:37]
n9--336:IREM : [37:37]
n1--115:DMA_LOAD : [38:39]
n75--430:FADD : [38:38]
n64--204:FADD : [39:39]
n39--374:FADD : [40:40]
n63--241:FADD : [40:40]
n37--423:FADD : [41:41]
n3--107:DMA_LOAD : [41:42]
n92--123:DMA_LOAD : [42:43]
n94--279:DMA_LOAD : [43:44]
n82--131:DMA_LOAD : [44:45]
n60--139:DMA_LOAD : [45:46]
n74--304:DMA_LOAD : [46:47]
n41--251:FADD : [47:47]
n51--90:DMA_LOAD : [48:49]
n84--296:DMA_LOAD : [48:49]
n21--440:FADD : [50:50]
n67--312:DMA_LOAD : [50:51]
n34--337:I2F : [51:51]
n23--445:IADD : [52:52]
n33--328:DMA_LOAD : [52:53]
n36--99:DMA_LOAD : [53:54]
n46--320:DMA_LOAD : [54:55]
n104--288:DMA_LOAD : [55:56]
n28--148:I2F : [56:56]
n0--116:DMA_STORE : [57:58]
n2--108:DMA_STORE : [57:58]
n81--132:DMA_STORE : [59:60]
n91--124:DMA_STORE : [59:60]
n50--91:DMA_STORE : [61:62]
n83--297:DMA_STORE : [61:62]
n93--280:DMA_STORE : [63:64]
n85--338:DMA_STORE : [63:64]
n40--252:DMA_STORE : [65:66]
n73--305:DMA_STORE : [65:66]
n32--329:DMA_STORE : [67:68]
n20--441:DMA_STORE : [67:68]
n45--321:DMA_STORE : [69:70]
n66--313:DMA_STORE : [69:70]
n58--450:IADD : [71:71]
n22--447:IREM : [71:71]
n35--100:DMA_STORE : [72:73]
n27--149:DMA_STORE : [72:73]
n59--140:DMA_STORE : [74:75]
n103--289:DMA_STORE : [74:75]
n102--268:IFGE : [76:76]
n105--79:IFGE : [76:76]

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

Print BULB tree: 
l_bound: 77, u_bound: 77; investigated partial schedule: {}; 
└── l_bound: 77, u_bound: 77; investigated n90--414:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD], 1=[n90--414:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 33 inspected nodes
30 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 72 milliseconds

Print BULB tree: 
l_bound: 11, u_bound: 77; investigated partial schedule: {}; 
└── l_bound: 11, u_bound: 77; investigated n90--414:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD], 1=[n90--414:DMA_LOAD]}; 
    └── l_bound: 11, u_bound: 77; investigated n72--225:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD]}; 
        └── l_bound: 13, u_bound: 77; investigated n71--220:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD], 3=[n71--220:DMA_LOAD]}; 
            └── l_bound: 13, u_bound: 77; investigated n7--160:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD]}; 
                └── l_bound: 15, u_bound: 77; investigated n8--164:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD], 5=[n8--164:DMA_LOAD]}; 
                    └── l_bound: 15, u_bound: 77; investigated n96--379:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD]}; 
                        └── l_bound: 17, u_bound: 77; investigated n52--399:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD], 7=[n52--399:DMA_LOAD]}; 
                            ├── l_bound: 17, u_bound: 77; investigated n30--210:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD]}; 
                            │   └── l_bound: 19, u_bound: 77; investigated n98--179:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD], 9=[n98--179:DMA_LOAD]}; 
                            │       └── l_bound: 19, u_bound: 77; investigated n97--383:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD]}; 
                            │           ├── l_bound: 21, u_bound: 77; investigated n53--404:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD], 11=[n53--404:DMA_LOAD]}; 
                            │           │   └── l_bound: 21, u_bound: 77; investigated n31--215:DMA_LOAD in [10:11]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD]}; 
                            │           │       ├── l_bound: 23, u_bound: 77; investigated n99--183:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n99--183:DMA_LOAD], 13=[n99--183:DMA_LOAD]}; 
                            │           │       │   ├── l_bound: 23, u_bound: 77; investigated n79--360:DMA_LOAD in [12:13]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD]}; 
                            │           │       │   │   ├── l_bound: 25, u_bound: 77; investigated n18--152:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD], 15=[n18--152:DMA_LOAD]}; 
                            │           │       │   │   │   └── l_bound: 25, u_bound: 77; investigated n19--156:DMA_LOAD in [14:15]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD]}; 
                            │           │       │   │   │       ├── l_bound: 27, u_bound: 77; investigated n80--364:DMA_LOAD in [16:17]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD], 17=[n80--364:DMA_LOAD]}; 
                            │           │       │   │   │       │   ├── l_bound: 27, u_bound: 77; investigated n61--387:DMA_LOAD in [16:17]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD]}; 
                            │           │       │   │   │       │   │   └── l_bound: 29, u_bound: 77; investigated n62--391:DMA_LOAD in [18:19]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD], 19=[n62--391:DMA_LOAD]}; 
                            │           │       │   │   │       │   │       └── l_bound: 29, u_bound: 77; investigated n43--349:DMA_LOAD in [18:19]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           ├── l_bound: 31, u_bound: 77; investigated n87--198:DMA_LOAD in [20:21]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD], 21=[n87--198:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           │   ├── l_bound: 31, u_bound: 77; investigated n89--409:DMA_LOAD in [20:21]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 21=[n87--198:DMA_LOAD, n89--409:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           │   │   ├── l_bound: 33, u_bound: 77; investigated n44--353:DMA_LOAD in [22:23]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 21=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 22=[n44--353:DMA_LOAD], 23=[n44--353:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           │   │   │   └── l_bound: 33, u_bound: 77; investigated n88--202:DMA_LOAD in [22:23]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 21=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 22=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 23=[n44--353:DMA_LOAD, n88--202:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           │   │   │       └── l_bound: 35, u_bound: 77; investigated n69--175:DMA_LOAD in [24:25]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 21=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 22=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 23=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 24=[n69--175:DMA_LOAD], 25=[n69--175:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           │   │   │           ├── l_bound: 35, u_bound: 77; investigated n25--368:DMA_LOAD in [24:25]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 21=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 22=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 23=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 24=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 25=[n69--175:DMA_LOAD, n25--368:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           │   │   │           │   └── l_bound: 37, u_bound: 77; investigated n100--190:DMA_LOAD in [26:27]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 21=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 22=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 23=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 24=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 25=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 26=[n100--190:DMA_LOAD], 27=[n100--190:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           │   │   │           │       ├── l_bound: 37, u_bound: 77; investigated n68--171:DMA_LOAD in [26:27]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 21=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 22=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 23=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 24=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 25=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 26=[n100--190:DMA_LOAD, n68--171:DMA_LOAD], 27=[n100--190:DMA_LOAD, n68--171:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           │   │   │           │       │   ├── l_bound: 39, u_bound: 77; investigated n49--345:DMA_LOAD in [28:29]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 21=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 22=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 23=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 24=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 25=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 26=[n100--190:DMA_LOAD, n68--171:DMA_LOAD], 27=[n100--190:DMA_LOAD, n68--171:DMA_LOAD], 28=[n49--345:DMA_LOAD], 29=[n49--345:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           │   │   │           │       │   │   ├── l_bound: 39, u_bound: 77; investigated n48--341:DMA_LOAD in [28:29]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 21=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 22=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 23=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 24=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 25=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 26=[n100--190:DMA_LOAD, n68--171:DMA_LOAD], 27=[n100--190:DMA_LOAD, n68--171:DMA_LOAD], 28=[n49--345:DMA_LOAD, n48--341:DMA_LOAD], 29=[n49--345:DMA_LOAD, n48--341:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           │   │   │           │       │   │   │   ├── l_bound: 41, u_bound: 77; investigated n26--372:DMA_LOAD in [30:31]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 21=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 22=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 23=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 24=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 25=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 26=[n100--190:DMA_LOAD, n68--171:DMA_LOAD], 27=[n100--190:DMA_LOAD, n68--171:DMA_LOAD], 28=[n49--345:DMA_LOAD, n48--341:DMA_LOAD], 29=[n49--345:DMA_LOAD, n48--341:DMA_LOAD], 30=[n26--372:DMA_LOAD], 31=[n26--372:DMA_LOAD]}; 
                            │           │       │   │   │       │   │           │   │   │           │       │   │   │   │   └── l_bound: 41, u_bound: 77; investigated n101--194:DMA_LOAD in [30:31]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 2=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 3=[n71--220:DMA_LOAD, n7--160:DMA_LOAD], 4=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 5=[n8--164:DMA_LOAD, n96--379:DMA_LOAD], 6=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 7=[n52--399:DMA_LOAD, n30--210:DMA_LOAD], 8=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 9=[n98--179:DMA_LOAD, n97--383:DMA_LOAD], 10=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 11=[n53--404:DMA_LOAD, n31--215:DMA_LOAD], 12=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 13=[n79--360:DMA_LOAD, n99--183:DMA_LOAD], 14=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 15=[n18--152:DMA_LOAD, n19--156:DMA_LOAD], 16=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 17=[n80--364:DMA_LOAD, n61--387:DMA_LOAD], 18=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 19=[n62--391:DMA_LOAD, n43--349:DMA_LOAD], 20=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 21=[n87--198:DMA_LOAD, n89--409:DMA_LOAD], 22=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 23=[n44--353:DMA_LOAD, n88--202:DMA_LOAD], 24=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 25=[n69--175:DMA_LOAD, n25--368:DMA_LOAD], 26=[n100--190:DMA_LOAD, n68--171:DMA_LOAD], 27=[n100--190:DMA_LOAD, n68--171:DMA_LOAD], 28=[n49--345:DMA_LOAD, n48--341:DMA_LOAD], 29=[n49--345:DMA_LOAD, n48--341:DMA_LOAD], 30=[n26--372:DMA_LOAD, n101--194:DMA_LOAD], 31=[n26--372:DMA_LOAD, n101--194:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

Print BULB tree: 
l_bound: 77, u_bound: 77; investigated partial schedule: {}; 
└── l_bound: 77, u_bound: 77; investigated n90--414:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD], 1=[n90--414:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 21 milliseconds

Print BULB tree: 
l_bound: 11, u_bound: 77; investigated partial schedule: {}; 
└── l_bound: 11, u_bound: 77; investigated n90--414:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD], 1=[n90--414:DMA_LOAD]}; 
    └── l_bound: 11, u_bound: 77; investigated n72--225:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

Print BULB tree: 
l_bound: 77, u_bound: 77; investigated partial schedule: {}; 
└── l_bound: 77, u_bound: 77; investigated n90--414:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD], 1=[n90--414:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 77
Initial best latency: 77
0 out of 106 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 19 milliseconds

Print BULB tree: 
l_bound: 11, u_bound: 77; investigated partial schedule: {}; 
└── l_bound: 11, u_bound: 77; investigated n90--414:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD], 1=[n90--414:DMA_LOAD]}; 
    └── l_bound: 11, u_bound: 77; investigated n72--225:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD, n72--225:DMA_LOAD], 1=[n90--414:DMA_LOAD, n72--225:DMA_LOAD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 77
Initial best latency: 77
105 out of 106 DFG nodes could be skipped to find best schedule
It took 7 milliseconds to converge
Scheduling took 7 milliseconds

Print BULB tree: 
l_bound: 77, u_bound: 77; investigated partial schedule: {}; 
└── l_bound: 77, u_bound: 77; investigated n90--414:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n90--414:DMA_LOAD], 1=[n90--414:DMA_LOAD]}; 

