ps_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/ps/ip/ps_processing_system7_0_0/sim/ps_processing_system7_0_0.v,incdir="$ref_dir/../../../../project_702.srcs/sources_1/bd/ps/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_702.srcs/sources_1/bd/ps/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_702.srcs/sources_1/bd/ps/ipshared/70fd/hdl"incdir="../../../../project_702.srcs/sources_1/bd/ps/ipshared/ec67/hdl"incdir="../../../../project_702.srcs/sources_1/bd/ps/ipshared/5bb9/hdl/verilog"incdir="../../../../project_702.srcs/sources_1/bd/ps/ipshared/70fd/hdl"
ps.vhd,vhdl,xil_defaultlib,../../../bd/ps/sim/ps.vhd,incdir="$ref_dir/../../../../project_702.srcs/sources_1/bd/ps/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_702.srcs/sources_1/bd/ps/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_702.srcs/sources_1/bd/ps/ipshared/70fd/hdl"incdir="../../../../project_702.srcs/sources_1/bd/ps/ipshared/ec67/hdl"incdir="../../../../project_702.srcs/sources_1/bd/ps/ipshared/5bb9/hdl/verilog"incdir="../../../../project_702.srcs/sources_1/bd/ps/ipshared/70fd/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
