library verilog;
use verilog.vl_types.all;
entity intern_sync is
    port(
        clk             : in     vl_logic;
        rstn            : in     vl_logic;
        rc_is_idle      : in     vl_logic;
        rc_reqn         : in     vl_logic;
        rc_ackn         : out    vl_logic
    );
end intern_sync;
