xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../AWSteria_ClockDiv.srcs/sources_1/bd/ClockDiv_Block_Design/ipshared/c923"incdir="../../../../AWSteria_ClockDiv.srcs/sources_1/bd/ClockDiv_Block_Design/ipshared/c923"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../AWSteria_ClockDiv.srcs/sources_1/bd/ClockDiv_Block_Design/ipshared/c923"incdir="../../../../AWSteria_ClockDiv.srcs/sources_1/bd/ClockDiv_Block_Design/ipshared/c923"
ClockDiv_Block_Design_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/ClockDiv_Block_Design/ip/ClockDiv_Block_Design_clk_wiz_0_0/ClockDiv_Block_Design_clk_wiz_0_0_clk_wiz.v,incdir="../../../../AWSteria_ClockDiv.srcs/sources_1/bd/ClockDiv_Block_Design/ipshared/c923"incdir="../../../../AWSteria_ClockDiv.srcs/sources_1/bd/ClockDiv_Block_Design/ipshared/c923"
ClockDiv_Block_Design_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/ClockDiv_Block_Design/ip/ClockDiv_Block_Design_clk_wiz_0_0/ClockDiv_Block_Design_clk_wiz_0_0.v,incdir="../../../../AWSteria_ClockDiv.srcs/sources_1/bd/ClockDiv_Block_Design/ipshared/c923"incdir="../../../../AWSteria_ClockDiv.srcs/sources_1/bd/ClockDiv_Block_Design/ipshared/c923"
ClockDiv_Block_Design.v,verilog,xil_defaultlib,../../../bd/ClockDiv_Block_Design/sim/ClockDiv_Block_Design.v,incdir="../../../../AWSteria_ClockDiv.srcs/sources_1/bd/ClockDiv_Block_Design/ipshared/c923"incdir="../../../../AWSteria_ClockDiv.srcs/sources_1/bd/ClockDiv_Block_Design/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
