.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LED_B */
.set LED_B__0__DM__MASK, 0xE00
.set LED_B__0__DM__SHIFT, 9
.set LED_B__0__DR, CYREG_PRT0_DR
.set LED_B__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED_B__0__HSIOM_MASK, 0x0000F000
.set LED_B__0__HSIOM_SHIFT, 12
.set LED_B__0__INTCFG, CYREG_PRT0_INTCFG
.set LED_B__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_B__0__MASK, 0x08
.set LED_B__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LED_B__0__OUT_SEL_SHIFT, 6
.set LED_B__0__OUT_SEL_VAL, 2
.set LED_B__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_B__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_B__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_B__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_B__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_B__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_B__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_B__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_B__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_B__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_B__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_B__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_B__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_B__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_B__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_B__0__PC, CYREG_PRT0_PC
.set LED_B__0__PC2, CYREG_PRT0_PC2
.set LED_B__0__PORT, 0
.set LED_B__0__PS, CYREG_PRT0_PS
.set LED_B__0__SHIFT, 3
.set LED_B__DR, CYREG_PRT0_DR
.set LED_B__INTCFG, CYREG_PRT0_INTCFG
.set LED_B__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_B__MASK, 0x08
.set LED_B__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_B__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_B__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_B__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_B__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_B__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_B__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_B__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_B__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_B__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_B__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_B__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_B__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_B__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_B__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_B__PC, CYREG_PRT0_PC
.set LED_B__PC2, CYREG_PRT0_PC2
.set LED_B__PORT, 0
.set LED_B__PS, CYREG_PRT0_PS
.set LED_B__SHIFT, 3

/* LED_G */
.set LED_G__0__DM__MASK, 0x1C0
.set LED_G__0__DM__SHIFT, 6
.set LED_G__0__DR, CYREG_PRT0_DR
.set LED_G__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED_G__0__HSIOM_MASK, 0x00000F00
.set LED_G__0__HSIOM_SHIFT, 8
.set LED_G__0__INTCFG, CYREG_PRT0_INTCFG
.set LED_G__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_G__0__MASK, 0x04
.set LED_G__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LED_G__0__OUT_SEL_SHIFT, 4
.set LED_G__0__OUT_SEL_VAL, 0
.set LED_G__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_G__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_G__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_G__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_G__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_G__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_G__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_G__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_G__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_G__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_G__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_G__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_G__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_G__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_G__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_G__0__PC, CYREG_PRT0_PC
.set LED_G__0__PC2, CYREG_PRT0_PC2
.set LED_G__0__PORT, 0
.set LED_G__0__PS, CYREG_PRT0_PS
.set LED_G__0__SHIFT, 2
.set LED_G__DR, CYREG_PRT0_DR
.set LED_G__INTCFG, CYREG_PRT0_INTCFG
.set LED_G__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_G__MASK, 0x04
.set LED_G__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_G__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_G__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_G__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_G__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_G__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_G__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_G__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_G__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_G__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_G__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_G__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_G__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_G__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_G__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_G__PC, CYREG_PRT0_PC
.set LED_G__PC2, CYREG_PRT0_PC2
.set LED_G__PORT, 0
.set LED_G__PS, CYREG_PRT0_PS
.set LED_G__SHIFT, 2

/* LED_R */
.set LED_R__0__DM__MASK, 0x1C0000
.set LED_R__0__DM__SHIFT, 18
.set LED_R__0__DR, CYREG_PRT1_DR
.set LED_R__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_R__0__HSIOM_MASK, 0x0F000000
.set LED_R__0__HSIOM_SHIFT, 24
.set LED_R__0__INTCFG, CYREG_PRT1_INTCFG
.set LED_R__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LED_R__0__MASK, 0x40
.set LED_R__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LED_R__0__OUT_SEL_SHIFT, 12
.set LED_R__0__OUT_SEL_VAL, 1
.set LED_R__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_R__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_R__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_R__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_R__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_R__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_R__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_R__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_R__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_R__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_R__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_R__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_R__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_R__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_R__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_R__0__PC, CYREG_PRT1_PC
.set LED_R__0__PC2, CYREG_PRT1_PC2
.set LED_R__0__PORT, 1
.set LED_R__0__PS, CYREG_PRT1_PS
.set LED_R__0__SHIFT, 6
.set LED_R__DR, CYREG_PRT1_DR
.set LED_R__INTCFG, CYREG_PRT1_INTCFG
.set LED_R__INTSTAT, CYREG_PRT1_INTSTAT
.set LED_R__MASK, 0x40
.set LED_R__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_R__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_R__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_R__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_R__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_R__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_R__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_R__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_R__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_R__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_R__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_R__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_R__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_R__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_R__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_R__PC, CYREG_PRT1_PC
.set LED_R__PC2, CYREG_PRT1_PC2
.set LED_R__PORT, 1
.set LED_R__PS, CYREG_PRT1_PS
.set LED_R__SHIFT, 6

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set PWM_1_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_1_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set PWM_1_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_1_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x2F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_00
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00

/* PWM_2_PWMUDB */
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_01
.set PWM_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set PWM_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_2_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_2_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_2_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_01
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01

/* Pin_1 */
.set Pin_1__0__DM__MASK, 0x7000
.set Pin_1__0__DM__SHIFT, 12
.set Pin_1__0__DR, CYREG_PRT3_DR
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_1__0__HSIOM_MASK, 0x000F0000
.set Pin_1__0__HSIOM_SHIFT, 16
.set Pin_1__0__INTCFG, CYREG_PRT3_INTCFG
.set Pin_1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_1__0__MASK, 0x10
.set Pin_1__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Pin_1__0__OUT_SEL_SHIFT, 8
.set Pin_1__0__OUT_SEL_VAL, 3
.set Pin_1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_1__0__PC, CYREG_PRT3_PC
.set Pin_1__0__PC2, CYREG_PRT3_PC2
.set Pin_1__0__PORT, 3
.set Pin_1__0__PS, CYREG_PRT3_PS
.set Pin_1__0__SHIFT, 4
.set Pin_1__DR, CYREG_PRT3_DR
.set Pin_1__INTCFG, CYREG_PRT3_INTCFG
.set Pin_1__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_1__MASK, 0x10
.set Pin_1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_1__PC, CYREG_PRT3_PC
.set Pin_1__PC2, CYREG_PRT3_PC2
.set Pin_1__PORT, 3
.set Pin_1__PS, CYREG_PRT3_PS
.set Pin_1__SHIFT, 4

/* Pin_SW */
.set Pin_SW__0__DM__MASK, 0xE00000
.set Pin_SW__0__DM__SHIFT, 21
.set Pin_SW__0__DR, CYREG_PRT0_DR
.set Pin_SW__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_SW__0__HSIOM_MASK, 0xF0000000
.set Pin_SW__0__HSIOM_SHIFT, 28
.set Pin_SW__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_SW__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_SW__0__MASK, 0x80
.set Pin_SW__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_SW__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_SW__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_SW__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_SW__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_SW__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_SW__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_SW__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_SW__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_SW__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_SW__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_SW__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_SW__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_SW__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_SW__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_SW__0__PC, CYREG_PRT0_PC
.set Pin_SW__0__PC2, CYREG_PRT0_PC2
.set Pin_SW__0__PORT, 0
.set Pin_SW__0__PS, CYREG_PRT0_PS
.set Pin_SW__0__SHIFT, 7
.set Pin_SW__DR, CYREG_PRT0_DR
.set Pin_SW__INTCFG, CYREG_PRT0_INTCFG
.set Pin_SW__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_SW__MASK, 0x80
.set Pin_SW__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_SW__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_SW__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_SW__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_SW__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_SW__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_SW__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_SW__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_SW__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_SW__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_SW__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_SW__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_SW__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_SW__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_SW__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_SW__PC, CYREG_PRT0_PC
.set Pin_SW__PC2, CYREG_PRT0_PC2
.set Pin_SW__PORT, 0
.set Pin_SW__PS, CYREG_PRT0_PS
.set Pin_SW__SHIFT, 7

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_B01
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_B01

/* Clock_3 */
.set Clock_3__DIVIDER_MASK, 0x0000FFFF
.set Clock_3__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_3__ENABLE_MASK, 0x80000000
.set Clock_3__MASK, 0x80000000
.set Clock_3__REGISTER, CYREG_CLK_DIVIDER_C00

/* Clock_4 */
.set Clock_4__DIVIDER_MASK, 0x0000FFFF
.set Clock_4__ENABLE, CYREG_CLK_DIVIDER_A01
.set Clock_4__ENABLE_MASK, 0x80000000
.set Clock_4__MASK, 0x80000000
.set Clock_4__REGISTER, CYREG_CLK_DIVIDER_A01

/* CapSense_1_Cmod */
.set CapSense_1_Cmod__0__DM__MASK, 0x1C0
.set CapSense_1_Cmod__0__DM__SHIFT, 6
.set CapSense_1_Cmod__0__DR, CYREG_PRT4_DR
.set CapSense_1_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_1_Cmod__0__HSIOM_MASK, 0x00000F00
.set CapSense_1_Cmod__0__HSIOM_SHIFT, 8
.set CapSense_1_Cmod__0__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_1_Cmod__0__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_1_Cmod__0__MASK, 0x04
.set CapSense_1_Cmod__0__PC, CYREG_PRT4_PC
.set CapSense_1_Cmod__0__PC2, CYREG_PRT4_PC2
.set CapSense_1_Cmod__0__PORT, 4
.set CapSense_1_Cmod__0__PS, CYREG_PRT4_PS
.set CapSense_1_Cmod__0__SHIFT, 2
.set CapSense_1_Cmod__Cmod__DM__MASK, 0x1C0
.set CapSense_1_Cmod__Cmod__DM__SHIFT, 6
.set CapSense_1_Cmod__Cmod__DR, CYREG_PRT4_DR
.set CapSense_1_Cmod__Cmod__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_1_Cmod__Cmod__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_1_Cmod__Cmod__MASK, 0x04
.set CapSense_1_Cmod__Cmod__PC, CYREG_PRT4_PC
.set CapSense_1_Cmod__Cmod__PC2, CYREG_PRT4_PC2
.set CapSense_1_Cmod__Cmod__PORT, 4
.set CapSense_1_Cmod__Cmod__PS, CYREG_PRT4_PS
.set CapSense_1_Cmod__Cmod__SHIFT, 2
.set CapSense_1_Cmod__DR, CYREG_PRT4_DR
.set CapSense_1_Cmod__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_1_Cmod__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_1_Cmod__MASK, 0x04
.set CapSense_1_Cmod__PC, CYREG_PRT4_PC
.set CapSense_1_Cmod__PC2, CYREG_PRT4_PC2
.set CapSense_1_Cmod__PORT, 4
.set CapSense_1_Cmod__PS, CYREG_PRT4_PS
.set CapSense_1_Cmod__SHIFT, 2

/* CapSense_1_CSD_FFB */
.set CapSense_1_CSD_FFB__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_1_CSD_FFB__CSD_COUNTER, CYREG_CSD_COUNTER
.set CapSense_1_CSD_FFB__CSD_ID, CYREG_CSD_ID
.set CapSense_1_CSD_FFB__CSD_INTR, CYREG_CSD_INTR
.set CapSense_1_CSD_FFB__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_1_CSD_FFB__CSD_NUMBER, 0
.set CapSense_1_CSD_FFB__CSD_STATUS, CYREG_CSD_STATUS

/* CapSense_1_IDAC1_cy_psoc4_idac */
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_1_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_1_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_1_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_1_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* CapSense_1_IDAC2_cy_psoc4_idac */
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_1_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_1_IDAC2_cy_psoc4_idac__IDAC_NUMBER, 2
.set CapSense_1_IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_1_IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17

/* CapSense_1_ISR */
.set CapSense_1_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_1_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_1_ISR__INTC_MASK, 0x8000
.set CapSense_1_ISR__INTC_NUMBER, 15
.set CapSense_1_ISR__INTC_PRIOR_MASK, 0xC0000000
.set CapSense_1_ISR__INTC_PRIOR_NUM, 3
.set CapSense_1_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set CapSense_1_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_1_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CapSense_1_SampleClk */
.set CapSense_1_SampleClk__DIVIDER_MASK, 0x0000FFFF
.set CapSense_1_SampleClk__ENABLE, CYREG_CLK_DIVIDER_A00
.set CapSense_1_SampleClk__ENABLE_MASK, 0x80000000
.set CapSense_1_SampleClk__MASK, 0x80000000
.set CapSense_1_SampleClk__REGISTER, CYREG_CLK_DIVIDER_A00

/* CapSense_1_SenseClk */
.set CapSense_1_SenseClk__DIVIDER_MASK, 0x0000FFFF
.set CapSense_1_SenseClk__ENABLE, CYREG_CLK_DIVIDER_B00
.set CapSense_1_SenseClk__ENABLE_MASK, 0x80000000
.set CapSense_1_SenseClk__MASK, 0x80000000
.set CapSense_1_SenseClk__REGISTER, CYREG_CLK_DIVIDER_B00

/* CapSense_1_Sns */
.set CapSense_1_Sns__0__DM__MASK, 0x38
.set CapSense_1_Sns__0__DM__SHIFT, 3
.set CapSense_1_Sns__0__DR, CYREG_PRT1_DR
.set CapSense_1_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_1_Sns__0__HSIOM_MASK, 0x000000F0
.set CapSense_1_Sns__0__HSIOM_SHIFT, 4
.set CapSense_1_Sns__0__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_1_Sns__0__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_1_Sns__0__MASK, 0x02
.set CapSense_1_Sns__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_1_Sns__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_1_Sns__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_1_Sns__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_1_Sns__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_1_Sns__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_1_Sns__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_1_Sns__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_1_Sns__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_1_Sns__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_1_Sns__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_1_Sns__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_1_Sns__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_1_Sns__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_1_Sns__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_1_Sns__0__PC, CYREG_PRT1_PC
.set CapSense_1_Sns__0__PC2, CYREG_PRT1_PC2
.set CapSense_1_Sns__0__PORT, 1
.set CapSense_1_Sns__0__PS, CYREG_PRT1_PS
.set CapSense_1_Sns__0__SHIFT, 1
.set CapSense_1_Sns__1__DM__MASK, 0x1C0
.set CapSense_1_Sns__1__DM__SHIFT, 6
.set CapSense_1_Sns__1__DR, CYREG_PRT1_DR
.set CapSense_1_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_1_Sns__1__HSIOM_MASK, 0x00000F00
.set CapSense_1_Sns__1__HSIOM_SHIFT, 8
.set CapSense_1_Sns__1__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_1_Sns__1__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_1_Sns__1__MASK, 0x04
.set CapSense_1_Sns__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_1_Sns__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_1_Sns__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_1_Sns__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_1_Sns__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_1_Sns__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_1_Sns__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_1_Sns__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_1_Sns__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_1_Sns__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_1_Sns__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_1_Sns__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_1_Sns__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_1_Sns__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_1_Sns__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_1_Sns__1__PC, CYREG_PRT1_PC
.set CapSense_1_Sns__1__PC2, CYREG_PRT1_PC2
.set CapSense_1_Sns__1__PORT, 1
.set CapSense_1_Sns__1__PS, CYREG_PRT1_PS
.set CapSense_1_Sns__1__SHIFT, 2
.set CapSense_1_Sns__2__DM__MASK, 0xE00
.set CapSense_1_Sns__2__DM__SHIFT, 9
.set CapSense_1_Sns__2__DR, CYREG_PRT1_DR
.set CapSense_1_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_1_Sns__2__HSIOM_MASK, 0x0000F000
.set CapSense_1_Sns__2__HSIOM_SHIFT, 12
.set CapSense_1_Sns__2__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_1_Sns__2__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_1_Sns__2__MASK, 0x08
.set CapSense_1_Sns__2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_1_Sns__2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_1_Sns__2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_1_Sns__2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_1_Sns__2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_1_Sns__2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_1_Sns__2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_1_Sns__2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_1_Sns__2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_1_Sns__2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_1_Sns__2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_1_Sns__2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_1_Sns__2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_1_Sns__2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_1_Sns__2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_1_Sns__2__PC, CYREG_PRT1_PC
.set CapSense_1_Sns__2__PC2, CYREG_PRT1_PC2
.set CapSense_1_Sns__2__PORT, 1
.set CapSense_1_Sns__2__PS, CYREG_PRT1_PS
.set CapSense_1_Sns__2__SHIFT, 3
.set CapSense_1_Sns__3__DM__MASK, 0x7000
.set CapSense_1_Sns__3__DM__SHIFT, 12
.set CapSense_1_Sns__3__DR, CYREG_PRT1_DR
.set CapSense_1_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_1_Sns__3__HSIOM_MASK, 0x000F0000
.set CapSense_1_Sns__3__HSIOM_SHIFT, 16
.set CapSense_1_Sns__3__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_1_Sns__3__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_1_Sns__3__MASK, 0x10
.set CapSense_1_Sns__3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_1_Sns__3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_1_Sns__3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_1_Sns__3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_1_Sns__3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_1_Sns__3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_1_Sns__3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_1_Sns__3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_1_Sns__3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_1_Sns__3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_1_Sns__3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_1_Sns__3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_1_Sns__3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_1_Sns__3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_1_Sns__3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_1_Sns__3__PC, CYREG_PRT1_PC
.set CapSense_1_Sns__3__PC2, CYREG_PRT1_PC2
.set CapSense_1_Sns__3__PORT, 1
.set CapSense_1_Sns__3__PS, CYREG_PRT1_PS
.set CapSense_1_Sns__3__SHIFT, 4
.set CapSense_1_Sns__4__DM__MASK, 0x38000
.set CapSense_1_Sns__4__DM__SHIFT, 15
.set CapSense_1_Sns__4__DR, CYREG_PRT1_DR
.set CapSense_1_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_1_Sns__4__HSIOM_MASK, 0x00F00000
.set CapSense_1_Sns__4__HSIOM_SHIFT, 20
.set CapSense_1_Sns__4__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_1_Sns__4__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_1_Sns__4__MASK, 0x20
.set CapSense_1_Sns__4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_1_Sns__4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_1_Sns__4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_1_Sns__4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_1_Sns__4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_1_Sns__4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_1_Sns__4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_1_Sns__4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_1_Sns__4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_1_Sns__4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_1_Sns__4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_1_Sns__4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_1_Sns__4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_1_Sns__4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_1_Sns__4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_1_Sns__4__PC, CYREG_PRT1_PC
.set CapSense_1_Sns__4__PC2, CYREG_PRT1_PC2
.set CapSense_1_Sns__4__PORT, 1
.set CapSense_1_Sns__4__PS, CYREG_PRT1_PS
.set CapSense_1_Sns__4__SHIFT, 5
.set CapSense_1_Sns__DR, CYREG_PRT1_DR
.set CapSense_1_Sns__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_1_Sns__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_1_Sns__LinearSlider0_e0__LS__DM__MASK, 0x38
.set CapSense_1_Sns__LinearSlider0_e0__LS__DM__SHIFT, 3
.set CapSense_1_Sns__LinearSlider0_e0__LS__DR, CYREG_PRT1_DR
.set CapSense_1_Sns__LinearSlider0_e0__LS__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_1_Sns__LinearSlider0_e0__LS__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_1_Sns__LinearSlider0_e0__LS__MASK, 0x02
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_1_Sns__LinearSlider0_e0__LS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_1_Sns__LinearSlider0_e0__LS__PC, CYREG_PRT1_PC
.set CapSense_1_Sns__LinearSlider0_e0__LS__PC2, CYREG_PRT1_PC2
.set CapSense_1_Sns__LinearSlider0_e0__LS__PORT, 1
.set CapSense_1_Sns__LinearSlider0_e0__LS__PS, CYREG_PRT1_PS
.set CapSense_1_Sns__LinearSlider0_e0__LS__SHIFT, 1
.set CapSense_1_Sns__LinearSlider0_e1__LS__DM__MASK, 0x1C0
.set CapSense_1_Sns__LinearSlider0_e1__LS__DM__SHIFT, 6
.set CapSense_1_Sns__LinearSlider0_e1__LS__DR, CYREG_PRT1_DR
.set CapSense_1_Sns__LinearSlider0_e1__LS__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_1_Sns__LinearSlider0_e1__LS__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_1_Sns__LinearSlider0_e1__LS__MASK, 0x04
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_1_Sns__LinearSlider0_e1__LS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_1_Sns__LinearSlider0_e1__LS__PC, CYREG_PRT1_PC
.set CapSense_1_Sns__LinearSlider0_e1__LS__PC2, CYREG_PRT1_PC2
.set CapSense_1_Sns__LinearSlider0_e1__LS__PORT, 1
.set CapSense_1_Sns__LinearSlider0_e1__LS__PS, CYREG_PRT1_PS
.set CapSense_1_Sns__LinearSlider0_e1__LS__SHIFT, 2
.set CapSense_1_Sns__LinearSlider0_e2__LS__DM__MASK, 0xE00
.set CapSense_1_Sns__LinearSlider0_e2__LS__DM__SHIFT, 9
.set CapSense_1_Sns__LinearSlider0_e2__LS__DR, CYREG_PRT1_DR
.set CapSense_1_Sns__LinearSlider0_e2__LS__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_1_Sns__LinearSlider0_e2__LS__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_1_Sns__LinearSlider0_e2__LS__MASK, 0x08
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_1_Sns__LinearSlider0_e2__LS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_1_Sns__LinearSlider0_e2__LS__PC, CYREG_PRT1_PC
.set CapSense_1_Sns__LinearSlider0_e2__LS__PC2, CYREG_PRT1_PC2
.set CapSense_1_Sns__LinearSlider0_e2__LS__PORT, 1
.set CapSense_1_Sns__LinearSlider0_e2__LS__PS, CYREG_PRT1_PS
.set CapSense_1_Sns__LinearSlider0_e2__LS__SHIFT, 3
.set CapSense_1_Sns__LinearSlider0_e3__LS__DM__MASK, 0x7000
.set CapSense_1_Sns__LinearSlider0_e3__LS__DM__SHIFT, 12
.set CapSense_1_Sns__LinearSlider0_e3__LS__DR, CYREG_PRT1_DR
.set CapSense_1_Sns__LinearSlider0_e3__LS__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_1_Sns__LinearSlider0_e3__LS__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_1_Sns__LinearSlider0_e3__LS__MASK, 0x10
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_1_Sns__LinearSlider0_e3__LS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_1_Sns__LinearSlider0_e3__LS__PC, CYREG_PRT1_PC
.set CapSense_1_Sns__LinearSlider0_e3__LS__PC2, CYREG_PRT1_PC2
.set CapSense_1_Sns__LinearSlider0_e3__LS__PORT, 1
.set CapSense_1_Sns__LinearSlider0_e3__LS__PS, CYREG_PRT1_PS
.set CapSense_1_Sns__LinearSlider0_e3__LS__SHIFT, 4
.set CapSense_1_Sns__LinearSlider0_e4__LS__DM__MASK, 0x38000
.set CapSense_1_Sns__LinearSlider0_e4__LS__DM__SHIFT, 15
.set CapSense_1_Sns__LinearSlider0_e4__LS__DR, CYREG_PRT1_DR
.set CapSense_1_Sns__LinearSlider0_e4__LS__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_1_Sns__LinearSlider0_e4__LS__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_1_Sns__LinearSlider0_e4__LS__MASK, 0x20
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_1_Sns__LinearSlider0_e4__LS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_1_Sns__LinearSlider0_e4__LS__PC, CYREG_PRT1_PC
.set CapSense_1_Sns__LinearSlider0_e4__LS__PC2, CYREG_PRT1_PC2
.set CapSense_1_Sns__LinearSlider0_e4__LS__PORT, 1
.set CapSense_1_Sns__LinearSlider0_e4__LS__PS, CYREG_PRT1_PS
.set CapSense_1_Sns__LinearSlider0_e4__LS__SHIFT, 5
.set CapSense_1_Sns__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_1_Sns__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_1_Sns__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_1_Sns__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_1_Sns__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_1_Sns__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_1_Sns__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_1_Sns__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_1_Sns__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_1_Sns__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_1_Sns__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_1_Sns__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_1_Sns__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_1_Sns__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_1_Sns__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_1_Sns__PC, CYREG_PRT1_PC
.set CapSense_1_Sns__PC2, CYREG_PRT1_PC2
.set CapSense_1_Sns__PORT, 1
.set CapSense_1_Sns__PS, CYREG_PRT1_PS

/* Status_Reg_1 */
.set Status_Reg_1_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__0__POS, 0
.set Status_Reg_1_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_1_sts_sts_reg__1__POS, 1
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set Status_Reg_1_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_1_sts_sts_reg__2__POS, 2
.set Status_Reg_1_sts_sts_reg__MASK, 0x07
.set Status_Reg_1_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK_02
.set Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Status_Reg_1_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST_02

/* WS2812driver_1 */
.set WS2812driver_1_pulseGen__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set WS2812driver_1_pulseGen__A0_REG, CYREG_UDB_W8_A0_03
.set WS2812driver_1_pulseGen__A1_REG, CYREG_UDB_W8_A1_03
.set WS2812driver_1_pulseGen__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set WS2812driver_1_pulseGen__D0_REG, CYREG_UDB_W8_D0_03
.set WS2812driver_1_pulseGen__D1_REG, CYREG_UDB_W8_D1_03
.set WS2812driver_1_pulseGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set WS2812driver_1_pulseGen__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set WS2812driver_1_pulseGen__F0_REG, CYREG_UDB_W8_F0_03
.set WS2812driver_1_pulseGen__F1_REG, CYREG_UDB_W8_F1_03
.set WS2812driver_1_pulseGen_PI__MASK_REG, CYREG_UDB_W8_MSK_03
.set WS2812driver_1_pulseGen_PI__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set WS2812driver_1_pulseGen_PI__STATUS_REG, CYREG_UDB_W8_ST_03
.set WS2812driver_1_shifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set WS2812driver_1_shifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set WS2812driver_1_shifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set WS2812driver_1_shifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set WS2812driver_1_shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set WS2812driver_1_shifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set WS2812driver_1_shifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set WS2812driver_1_shifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set WS2812driver_1_shifter_u0__A0_REG, CYREG_UDB_W8_A0_02
.set WS2812driver_1_shifter_u0__A1_REG, CYREG_UDB_W8_A1_02
.set WS2812driver_1_shifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set WS2812driver_1_shifter_u0__D0_REG, CYREG_UDB_W8_D0_02
.set WS2812driver_1_shifter_u0__D1_REG, CYREG_UDB_W8_D1_02
.set WS2812driver_1_shifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set WS2812driver_1_shifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set WS2812driver_1_shifter_u0__F0_REG, CYREG_UDB_W8_F0_02
.set WS2812driver_1_shifter_u0__F1_REG, CYREG_UDB_W8_F1_02

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 40000000
.set CYDEV_BCLK__HFCLK__KHZ, 40000
.set CYDEV_BCLK__HFCLK__MHZ, 40
.set CYDEV_BCLK__SYSCLK__HZ, 40000000
.set CYDEV_BCLK__SYSCLK__KHZ, 40000
.set CYDEV_BCLK__SYSCLK__MHZ, 40
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
