begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* CPU data for m32r.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|<stdarg.h>
end_include

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|"bfd.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"m32r-desc.h"
end_include

begin_include
include|#
directive|include
file|"m32r-opc.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_include
include|#
directive|include
file|"xregex.h"
end_include

begin_comment
comment|/* Attributes.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|bool_attr
index|[]
init|=
block|{
block|{
literal|"#f"
block|,
literal|0
block|}
block|,
block|{
literal|"#t"
block|,
literal|1
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|MACH_attr
index|[]
init|=
block|{
block|{
literal|"base"
block|,
name|MACH_BASE
block|}
block|,
block|{
literal|"m32r"
block|,
name|MACH_M32R
block|}
block|,
block|{
literal|"m32rx"
block|,
name|MACH_M32RX
block|}
block|,
block|{
literal|"m32r2"
block|,
name|MACH_M32R2
block|}
block|,
block|{
literal|"max"
block|,
name|MACH_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|ISA_attr
index|[]
init|=
block|{
block|{
literal|"m32r"
block|,
name|ISA_M32R
block|}
block|,
block|{
literal|"max"
block|,
name|ISA_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|PIPE_attr
index|[]
init|=
block|{
block|{
literal|"NONE"
block|,
name|PIPE_NONE
block|}
block|,
block|{
literal|"O"
block|,
name|PIPE_O
block|}
block|,
block|{
literal|"S"
block|,
name|PIPE_S
block|}
block|,
block|{
literal|"OS"
block|,
name|PIPE_OS
block|}
block|,
block|{
literal|"O_OS"
block|,
name|PIPE_O_OS
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|m32r_cgen_ifield_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RESERVED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELOC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|m32r_cgen_hardware_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CACHE-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PROFILE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|m32r_cgen_operand_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NEGATIVE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SEM-ONLY"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELOC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"HASH-PREFIX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|m32r_cgen_insn_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PIPE"
block|,
operator|&
name|PIPE_attr
index|[
literal|0
index|]
block|,
operator|&
name|PIPE_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ALIAS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"UNCOND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"COND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SKIP-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"DELAY-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXABLE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NO-DIS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PBB"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"FILL-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SPECIAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SPECIAL_M32R"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SPECIAL_FLOAT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Instruction set variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ISA
name|m32r_cgen_isa_table
index|[]
init|=
block|{
block|{
literal|"m32r"
block|,
literal|32
block|,
literal|32
block|,
literal|16
block|,
literal|32
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Machine variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
name|m32r_cgen_mach_table
index|[]
init|=
block|{
block|{
literal|"m32r"
block|,
literal|"m32r"
block|,
name|MACH_M32R
block|,
literal|0
block|}
block|,
block|{
literal|"m32rx"
block|,
literal|"m32rx"
block|,
name|MACH_M32RX
block|,
literal|0
block|}
block|,
block|{
literal|"m32r2"
block|,
literal|"m32r2"
block|,
name|MACH_M32R2
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|m32r_cgen_opval_gr_names_entries
index|[]
init|=
block|{
block|{
literal|"fp"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"lr"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sp"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|m32r_cgen_opval_gr_names
init|=
block|{
operator|&
name|m32r_cgen_opval_gr_names_entries
index|[
literal|0
index|]
block|,
literal|19
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|m32r_cgen_opval_cr_names_entries
index|[]
init|=
block|{
block|{
literal|"psw"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cbr"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"spi"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"spu"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bpc"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bbpsw"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"bbpc"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"evb"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|m32r_cgen_opval_cr_names
init|=
block|{
operator|&
name|m32r_cgen_opval_cr_names_entries
index|[
literal|0
index|]
block|,
literal|24
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|m32r_cgen_opval_h_accums_entries
index|[]
init|=
block|{
block|{
literal|"a0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"a1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|m32r_cgen_opval_h_accums
init|=
block|{
operator|&
name|m32r_cgen_opval_h_accums_entries
index|[
literal|0
index|]
block|,
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The hardware table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_HW_ENTRY
name|m32r_cgen_hw_table
index|[]
init|=
block|{
block|{
literal|"h-memory"
block|,
name|HW_H_MEMORY
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-sint"
block|,
name|HW_H_SINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-uint"
block|,
name|HW_H_UINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-addr"
block|,
name|HW_H_ADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-iaddr"
block|,
name|HW_H_IADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-pc"
block|,
name|HW_H_PC
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
operator||
name|A
argument_list|(
name|PC
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-hi16"
block|,
name|HW_H_HI16
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-slo16"
block|,
name|HW_H_SLO16
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-ulo16"
block|,
name|HW_H_ULO16
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-gr"
block|,
name|HW_H_GR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|m32r_cgen_opval_gr_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|CACHE_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-cr"
block|,
name|HW_H_CR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|m32r_cgen_opval_cr_names
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-accum"
block|,
name|HW_H_ACCUM
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-accums"
block|,
name|HW_H_ACCUMS
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|m32r_cgen_opval_h_accums
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-cond"
block|,
name|HW_H_COND
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-psw"
block|,
name|HW_H_PSW
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-bpsw"
block|,
name|HW_H_BPSW
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-bbpsw"
block|,
name|HW_H_BBPSW
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-lock"
block|,
name|HW_H_LOCK
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction field table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_IFLD
name|m32r_cgen_ifld_table
index|[]
init|=
block|{
block|{
name|M32R_F_NIL
block|,
literal|"f-nil"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_ANYOF
block|,
literal|"f-anyof"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_OP1
block|,
literal|"f-op1"
block|,
literal|0
block|,
literal|32
block|,
literal|0
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_OP2
block|,
literal|"f-op2"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_COND
block|,
literal|"f-cond"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_R1
block|,
literal|"f-r1"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_R2
block|,
literal|"f-r2"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_SIMM8
block|,
literal|"f-simm8"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_SIMM16
block|,
literal|"f-simm16"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_SHIFT_OP2
block|,
literal|"f-shift-op2"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_UIMM3
block|,
literal|"f-uimm3"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_UIMM4
block|,
literal|"f-uimm4"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_UIMM5
block|,
literal|"f-uimm5"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_UIMM8
block|,
literal|"f-uimm8"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_UIMM16
block|,
literal|"f-uimm16"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_UIMM24
block|,
literal|"f-uimm24"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|24
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_HI16
block|,
literal|"f-hi16"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGN_OPT
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_DISP8
block|,
literal|"f-disp8"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_DISP16
block|,
literal|"f-disp16"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_DISP24
block|,
literal|"f-disp24"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|24
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_OP23
block|,
literal|"f-op23"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_OP3
block|,
literal|"f-op3"
block|,
literal|0
block|,
literal|32
block|,
literal|14
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_ACC
block|,
literal|"f-acc"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_ACCS
block|,
literal|"f-accs"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_ACCD
block|,
literal|"f-accd"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_BITS67
block|,
literal|"f-bits67"
block|,
literal|0
block|,
literal|32
block|,
literal|6
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_BIT4
block|,
literal|"f-bit4"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_BIT14
block|,
literal|"f-bit14"
block|,
literal|0
block|,
literal|32
block|,
literal|14
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|M32R_F_IMM1
block|,
literal|"f-imm1"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* multi ifield declarations */
end_comment

begin_comment
comment|/* multi ifield definitions */
end_comment

begin_comment
comment|/* The operand table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|M32R_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|M32R_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_OPERAND
name|m32r_cgen_operand_table
index|[]
init|=
block|{
comment|/* pc: program counter */
block|{
literal|"pc"
block|,
name|M32R_OPERAND_PC
block|,
name|HW_H_PC
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_NIL
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sr: source register */
block|{
literal|"sr"
block|,
name|M32R_OPERAND_SR
block|,
name|HW_H_GR
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_R2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* dr: destination register */
block|{
literal|"dr"
block|,
name|M32R_OPERAND_DR
block|,
name|HW_H_GR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_R1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* src1: source register 1 */
block|{
literal|"src1"
block|,
name|M32R_OPERAND_SRC1
block|,
name|HW_H_GR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_R1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* src2: source register 2 */
block|{
literal|"src2"
block|,
name|M32R_OPERAND_SRC2
block|,
name|HW_H_GR
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_R2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* scr: source control register */
block|{
literal|"scr"
block|,
name|M32R_OPERAND_SCR
block|,
name|HW_H_CR
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_R2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* dcr: destination control register */
block|{
literal|"dcr"
block|,
name|M32R_OPERAND_DCR
block|,
name|HW_H_CR
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_R1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* simm8: 8 bit signed immediate */
block|{
literal|"simm8"
block|,
name|M32R_OPERAND_SIMM8
block|,
name|HW_H_SINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_SIMM8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* simm16: 16 bit signed immediate */
block|{
literal|"simm16"
block|,
name|M32R_OPERAND_SIMM16
block|,
name|HW_H_SINT
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_SIMM16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* uimm3: 3 bit unsigned number */
block|{
literal|"uimm3"
block|,
name|M32R_OPERAND_UIMM3
block|,
name|HW_H_UINT
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_UIMM3
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* uimm4: 4 bit trap number */
block|{
literal|"uimm4"
block|,
name|M32R_OPERAND_UIMM4
block|,
name|HW_H_UINT
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_UIMM4
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* uimm5: 5 bit shift count */
block|{
literal|"uimm5"
block|,
name|M32R_OPERAND_UIMM5
block|,
name|HW_H_UINT
block|,
literal|11
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_UIMM5
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* uimm8: 8 bit unsigned immediate */
block|{
literal|"uimm8"
block|,
name|M32R_OPERAND_UIMM8
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_UIMM8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* uimm16: 16 bit unsigned immediate */
block|{
literal|"uimm16"
block|,
name|M32R_OPERAND_UIMM16
block|,
name|HW_H_UINT
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_UIMM16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* imm1: 1 bit immediate */
block|{
literal|"imm1"
block|,
name|M32R_OPERAND_IMM1
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_IMM1
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|}
block|}
block|}
block|,
comment|/* accd: accumulator destination register */
block|{
literal|"accd"
block|,
name|M32R_OPERAND_ACCD
block|,
name|HW_H_ACCUMS
block|,
literal|4
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_ACCD
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|}
block|}
block|}
block|,
comment|/* accs: accumulator source register */
block|{
literal|"accs"
block|,
name|M32R_OPERAND_ACCS
block|,
name|HW_H_ACCUMS
block|,
literal|12
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_ACCS
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|}
block|}
block|}
block|,
comment|/* acc: accumulator reg (d) */
block|{
literal|"acc"
block|,
name|M32R_OPERAND_ACC
block|,
name|HW_H_ACCUMS
block|,
literal|8
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_ACC
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|}
block|}
block|}
block|,
comment|/* hash: # prefix */
block|{
literal|"hash"
block|,
name|M32R_OPERAND_HASH
block|,
name|HW_H_SINT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* hi16: high 16 bit immediate, sign optional */
block|{
literal|"hi16"
block|,
name|M32R_OPERAND_HI16
block|,
name|HW_H_HI16
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_HI16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGN_OPT
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* slo16: 16 bit signed immediate, for low() */
block|{
literal|"slo16"
block|,
name|M32R_OPERAND_SLO16
block|,
name|HW_H_SLO16
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_SIMM16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ulo16: 16 bit unsigned immediate, for low() */
block|{
literal|"ulo16"
block|,
name|M32R_OPERAND_ULO16
block|,
name|HW_H_ULO16
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_UIMM16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* uimm24: 24 bit address */
block|{
literal|"uimm24"
block|,
name|M32R_OPERAND_UIMM24
block|,
name|HW_H_ADDR
block|,
literal|8
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_UIMM24
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|HASH_PREFIX
argument_list|)
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* disp8: 8 bit displacement */
block|{
literal|"disp8"
block|,
name|M32R_OPERAND_DISP8
block|,
name|HW_H_IADDR
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_DISP8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAX
argument_list|)
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* disp16: 16 bit displacement */
block|{
literal|"disp16"
block|,
name|M32R_OPERAND_DISP16
block|,
name|HW_H_IADDR
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_DISP16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* disp24: 24 bit displacement */
block|{
literal|"disp24"
block|,
name|M32R_OPERAND_DISP24
block|,
name|HW_H_IADDR
block|,
literal|8
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|m32r_cgen_ifld_table
index|[
name|M32R_F_DISP24
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RELAX
argument_list|)
operator||
name|A
argument_list|(
name|RELOC
argument_list|)
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* condbit: condition bit */
block|{
literal|"condbit"
block|,
name|M32R_OPERAND_CONDBIT
block|,
name|HW_H_COND
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* accum: accumulator */
block|{
literal|"accum"
block|,
name|M32R_OPERAND_ACCUM
block|,
name|HW_H_ACCUM
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sentinel */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction table.  */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IBASE
name|m32r_cgen_insn_table
index|[
name|MAX_INSNS
index|]
init|=
block|{
comment|/* Special null first entry.      A `num' value of zero is thus invalid.      Also, the special `invalid' insn resides here.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|,
comment|/* add $dr,$sr */
block|{
name|M32R_INSN_ADD
block|,
literal|"add"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* add3 $dr,$sr,$hash$slo16 */
block|{
name|M32R_INSN_ADD3
block|,
literal|"add3"
block|,
literal|"add3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* and $dr,$sr */
block|{
name|M32R_INSN_AND
block|,
literal|"and"
block|,
literal|"and"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* and3 $dr,$sr,$uimm16 */
block|{
name|M32R_INSN_AND3
block|,
literal|"and3"
block|,
literal|"and3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* or $dr,$sr */
block|{
name|M32R_INSN_OR
block|,
literal|"or"
block|,
literal|"or"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* or3 $dr,$sr,$hash$ulo16 */
block|{
name|M32R_INSN_OR3
block|,
literal|"or3"
block|,
literal|"or3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* xor $dr,$sr */
block|{
name|M32R_INSN_XOR
block|,
literal|"xor"
block|,
literal|"xor"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* xor3 $dr,$sr,$uimm16 */
block|{
name|M32R_INSN_XOR3
block|,
literal|"xor3"
block|,
literal|"xor3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* addi $dr,$simm8 */
block|{
name|M32R_INSN_ADDI
block|,
literal|"addi"
block|,
literal|"addi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* addv $dr,$sr */
block|{
name|M32R_INSN_ADDV
block|,
literal|"addv"
block|,
literal|"addv"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* addv3 $dr,$sr,$simm16 */
block|{
name|M32R_INSN_ADDV3
block|,
literal|"addv3"
block|,
literal|"addv3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* addx $dr,$sr */
block|{
name|M32R_INSN_ADDX
block|,
literal|"addx"
block|,
literal|"addx"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* bc.s $disp8 */
block|{
name|M32R_INSN_BC8
block|,
literal|"bc8"
block|,
literal|"bc.s"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bc.l $disp24 */
block|{
name|M32R_INSN_BC24
block|,
literal|"bc24"
block|,
literal|"bc.l"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* beq $src1,$src2,$disp16 */
block|{
name|M32R_INSN_BEQ
block|,
literal|"beq"
block|,
literal|"beq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* beqz $src2,$disp16 */
block|{
name|M32R_INSN_BEQZ
block|,
literal|"beqz"
block|,
literal|"beqz"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bgez $src2,$disp16 */
block|{
name|M32R_INSN_BGEZ
block|,
literal|"bgez"
block|,
literal|"bgez"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bgtz $src2,$disp16 */
block|{
name|M32R_INSN_BGTZ
block|,
literal|"bgtz"
block|,
literal|"bgtz"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* blez $src2,$disp16 */
block|{
name|M32R_INSN_BLEZ
block|,
literal|"blez"
block|,
literal|"blez"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bltz $src2,$disp16 */
block|{
name|M32R_INSN_BLTZ
block|,
literal|"bltz"
block|,
literal|"bltz"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bnez $src2,$disp16 */
block|{
name|M32R_INSN_BNEZ
block|,
literal|"bnez"
block|,
literal|"bnez"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bl.s $disp8 */
block|{
name|M32R_INSN_BL8
block|,
literal|"bl8"
block|,
literal|"bl.s"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FILL_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bl.l $disp24 */
block|{
name|M32R_INSN_BL24
block|,
literal|"bl24"
block|,
literal|"bl.l"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bcl.s $disp8 */
block|{
name|M32R_INSN_BCL8
block|,
literal|"bcl8"
block|,
literal|"bcl.s"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FILL_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bcl.l $disp24 */
block|{
name|M32R_INSN_BCL24
block|,
literal|"bcl24"
block|,
literal|"bcl.l"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bnc.s $disp8 */
block|{
name|M32R_INSN_BNC8
block|,
literal|"bnc8"
block|,
literal|"bnc.s"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bnc.l $disp24 */
block|{
name|M32R_INSN_BNC24
block|,
literal|"bnc24"
block|,
literal|"bnc.l"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bne $src1,$src2,$disp16 */
block|{
name|M32R_INSN_BNE
block|,
literal|"bne"
block|,
literal|"bne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bra.s $disp8 */
block|{
name|M32R_INSN_BRA8
block|,
literal|"bra8"
block|,
literal|"bra.s"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FILL_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bra.l $disp24 */
block|{
name|M32R_INSN_BRA24
block|,
literal|"bra24"
block|,
literal|"bra.l"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bncl.s $disp8 */
block|{
name|M32R_INSN_BNCL8
block|,
literal|"bncl8"
block|,
literal|"bncl.s"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FILL_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bncl.l $disp24 */
block|{
name|M32R_INSN_BNCL24
block|,
literal|"bncl24"
block|,
literal|"bncl.l"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* cmp $src1,$src2 */
block|{
name|M32R_INSN_CMP
block|,
literal|"cmp"
block|,
literal|"cmp"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* cmpi $src2,$simm16 */
block|{
name|M32R_INSN_CMPI
block|,
literal|"cmpi"
block|,
literal|"cmpi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* cmpu $src1,$src2 */
block|{
name|M32R_INSN_CMPU
block|,
literal|"cmpu"
block|,
literal|"cmpu"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* cmpui $src2,$simm16 */
block|{
name|M32R_INSN_CMPUI
block|,
literal|"cmpui"
block|,
literal|"cmpui"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* cmpeq $src1,$src2 */
block|{
name|M32R_INSN_CMPEQ
block|,
literal|"cmpeq"
block|,
literal|"cmpeq"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* cmpz $src2 */
block|{
name|M32R_INSN_CMPZ
block|,
literal|"cmpz"
block|,
literal|"cmpz"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* div $dr,$sr */
block|{
name|M32R_INSN_DIV
block|,
literal|"div"
block|,
literal|"div"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* divu $dr,$sr */
block|{
name|M32R_INSN_DIVU
block|,
literal|"divu"
block|,
literal|"divu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* rem $dr,$sr */
block|{
name|M32R_INSN_REM
block|,
literal|"rem"
block|,
literal|"rem"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* remu $dr,$sr */
block|{
name|M32R_INSN_REMU
block|,
literal|"remu"
block|,
literal|"remu"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* remh $dr,$sr */
block|{
name|M32R_INSN_REMH
block|,
literal|"remh"
block|,
literal|"remh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* remuh $dr,$sr */
block|{
name|M32R_INSN_REMUH
block|,
literal|"remuh"
block|,
literal|"remuh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* remb $dr,$sr */
block|{
name|M32R_INSN_REMB
block|,
literal|"remb"
block|,
literal|"remb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* remub $dr,$sr */
block|{
name|M32R_INSN_REMUB
block|,
literal|"remub"
block|,
literal|"remub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* divuh $dr,$sr */
block|{
name|M32R_INSN_DIVUH
block|,
literal|"divuh"
block|,
literal|"divuh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* divb $dr,$sr */
block|{
name|M32R_INSN_DIVB
block|,
literal|"divb"
block|,
literal|"divb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* divub $dr,$sr */
block|{
name|M32R_INSN_DIVUB
block|,
literal|"divub"
block|,
literal|"divub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* divh $dr,$sr */
block|{
name|M32R_INSN_DIVH
block|,
literal|"divh"
block|,
literal|"divh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* jc $sr */
block|{
name|M32R_INSN_JC
block|,
literal|"jc"
block|,
literal|"jc"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* jnc $sr */
block|{
name|M32R_INSN_JNC
block|,
literal|"jnc"
block|,
literal|"jnc"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* jl $sr */
block|{
name|M32R_INSN_JL
block|,
literal|"jl"
block|,
literal|"jl"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FILL_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* jmp $sr */
block|{
name|M32R_INSN_JMP
block|,
literal|"jmp"
block|,
literal|"jmp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* ld $dr,@$sr */
block|{
name|M32R_INSN_LD
block|,
literal|"ld"
block|,
literal|"ld"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* ld $dr,@($slo16,$sr) */
block|{
name|M32R_INSN_LD_D
block|,
literal|"ld-d"
block|,
literal|"ld"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* ldb $dr,@$sr */
block|{
name|M32R_INSN_LDB
block|,
literal|"ldb"
block|,
literal|"ldb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* ldb $dr,@($slo16,$sr) */
block|{
name|M32R_INSN_LDB_D
block|,
literal|"ldb-d"
block|,
literal|"ldb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* ldh $dr,@$sr */
block|{
name|M32R_INSN_LDH
block|,
literal|"ldh"
block|,
literal|"ldh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* ldh $dr,@($slo16,$sr) */
block|{
name|M32R_INSN_LDH_D
block|,
literal|"ldh-d"
block|,
literal|"ldh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* ldub $dr,@$sr */
block|{
name|M32R_INSN_LDUB
block|,
literal|"ldub"
block|,
literal|"ldub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* ldub $dr,@($slo16,$sr) */
block|{
name|M32R_INSN_LDUB_D
block|,
literal|"ldub-d"
block|,
literal|"ldub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* lduh $dr,@$sr */
block|{
name|M32R_INSN_LDUH
block|,
literal|"lduh"
block|,
literal|"lduh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* lduh $dr,@($slo16,$sr) */
block|{
name|M32R_INSN_LDUH_D
block|,
literal|"lduh-d"
block|,
literal|"lduh"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* ld $dr,@$sr+ */
block|{
name|M32R_INSN_LD_PLUS
block|,
literal|"ld-plus"
block|,
literal|"ld"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* ld24 $dr,$uimm24 */
block|{
name|M32R_INSN_LD24
block|,
literal|"ld24"
block|,
literal|"ld24"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* ldi8 $dr,$simm8 */
block|{
name|M32R_INSN_LDI8
block|,
literal|"ldi8"
block|,
literal|"ldi8"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* ldi16 $dr,$hash$slo16 */
block|{
name|M32R_INSN_LDI16
block|,
literal|"ldi16"
block|,
literal|"ldi16"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* lock $dr,@$sr */
block|{
name|M32R_INSN_LOCK
block|,
literal|"lock"
block|,
literal|"lock"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* machi $src1,$src2 */
block|{
name|M32R_INSN_MACHI
block|,
literal|"machi"
block|,
literal|"machi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* machi $src1,$src2,$acc */
block|{
name|M32R_INSN_MACHI_A
block|,
literal|"machi-a"
block|,
literal|"machi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* maclo $src1,$src2 */
block|{
name|M32R_INSN_MACLO
block|,
literal|"maclo"
block|,
literal|"maclo"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* maclo $src1,$src2,$acc */
block|{
name|M32R_INSN_MACLO_A
block|,
literal|"maclo-a"
block|,
literal|"maclo"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* macwhi $src1,$src2 */
block|{
name|M32R_INSN_MACWHI
block|,
literal|"macwhi"
block|,
literal|"macwhi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* macwhi $src1,$src2,$acc */
block|{
name|M32R_INSN_MACWHI_A
block|,
literal|"macwhi-a"
block|,
literal|"macwhi"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* macwlo $src1,$src2 */
block|{
name|M32R_INSN_MACWLO
block|,
literal|"macwlo"
block|,
literal|"macwlo"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* macwlo $src1,$src2,$acc */
block|{
name|M32R_INSN_MACWLO_A
block|,
literal|"macwlo-a"
block|,
literal|"macwlo"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mul $dr,$sr */
block|{
name|M32R_INSN_MUL
block|,
literal|"mul"
block|,
literal|"mul"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mulhi $src1,$src2 */
block|{
name|M32R_INSN_MULHI
block|,
literal|"mulhi"
block|,
literal|"mulhi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mulhi $src1,$src2,$acc */
block|{
name|M32R_INSN_MULHI_A
block|,
literal|"mulhi-a"
block|,
literal|"mulhi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mullo $src1,$src2 */
block|{
name|M32R_INSN_MULLO
block|,
literal|"mullo"
block|,
literal|"mullo"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mullo $src1,$src2,$acc */
block|{
name|M32R_INSN_MULLO_A
block|,
literal|"mullo-a"
block|,
literal|"mullo"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mulwhi $src1,$src2 */
block|{
name|M32R_INSN_MULWHI
block|,
literal|"mulwhi"
block|,
literal|"mulwhi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mulwhi $src1,$src2,$acc */
block|{
name|M32R_INSN_MULWHI_A
block|,
literal|"mulwhi-a"
block|,
literal|"mulwhi"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mulwlo $src1,$src2 */
block|{
name|M32R_INSN_MULWLO
block|,
literal|"mulwlo"
block|,
literal|"mulwlo"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mulwlo $src1,$src2,$acc */
block|{
name|M32R_INSN_MULWLO_A
block|,
literal|"mulwlo-a"
block|,
literal|"mulwlo"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mv $dr,$sr */
block|{
name|M32R_INSN_MV
block|,
literal|"mv"
block|,
literal|"mv"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* mvfachi $dr */
block|{
name|M32R_INSN_MVFACHI
block|,
literal|"mvfachi"
block|,
literal|"mvfachi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mvfachi $dr,$accs */
block|{
name|M32R_INSN_MVFACHI_A
block|,
literal|"mvfachi-a"
block|,
literal|"mvfachi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mvfaclo $dr */
block|{
name|M32R_INSN_MVFACLO
block|,
literal|"mvfaclo"
block|,
literal|"mvfaclo"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mvfaclo $dr,$accs */
block|{
name|M32R_INSN_MVFACLO_A
block|,
literal|"mvfaclo-a"
block|,
literal|"mvfaclo"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mvfacmi $dr */
block|{
name|M32R_INSN_MVFACMI
block|,
literal|"mvfacmi"
block|,
literal|"mvfacmi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mvfacmi $dr,$accs */
block|{
name|M32R_INSN_MVFACMI_A
block|,
literal|"mvfacmi-a"
block|,
literal|"mvfacmi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mvfc $dr,$scr */
block|{
name|M32R_INSN_MVFC
block|,
literal|"mvfc"
block|,
literal|"mvfc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* mvtachi $src1 */
block|{
name|M32R_INSN_MVTACHI
block|,
literal|"mvtachi"
block|,
literal|"mvtachi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mvtachi $src1,$accs */
block|{
name|M32R_INSN_MVTACHI_A
block|,
literal|"mvtachi-a"
block|,
literal|"mvtachi"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mvtaclo $src1 */
block|{
name|M32R_INSN_MVTACLO
block|,
literal|"mvtaclo"
block|,
literal|"mvtaclo"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mvtaclo $src1,$accs */
block|{
name|M32R_INSN_MVTACLO_A
block|,
literal|"mvtaclo-a"
block|,
literal|"mvtaclo"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mvtc $sr,$dcr */
block|{
name|M32R_INSN_MVTC
block|,
literal|"mvtc"
block|,
literal|"mvtc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* neg $dr,$sr */
block|{
name|M32R_INSN_NEG
block|,
literal|"neg"
block|,
literal|"neg"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* nop */
block|{
name|M32R_INSN_NOP
block|,
literal|"nop"
block|,
literal|"nop"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* not $dr,$sr */
block|{
name|M32R_INSN_NOT
block|,
literal|"not"
block|,
literal|"not"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* rac */
block|{
name|M32R_INSN_RAC
block|,
literal|"rac"
block|,
literal|"rac"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* rac $accd,$accs,$imm1 */
block|{
name|M32R_INSN_RAC_DSI
block|,
literal|"rac-dsi"
block|,
literal|"rac"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* rach */
block|{
name|M32R_INSN_RACH
block|,
literal|"rach"
block|,
literal|"rach"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32R
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* rach $accd,$accs,$imm1 */
block|{
name|M32R_INSN_RACH_DSI
block|,
literal|"rach-dsi"
block|,
literal|"rach"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* rte */
block|{
name|M32R_INSN_RTE
block|,
literal|"rte"
block|,
literal|"rte"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* seth $dr,$hash$hi16 */
block|{
name|M32R_INSN_SETH
block|,
literal|"seth"
block|,
literal|"seth"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* sll $dr,$sr */
block|{
name|M32R_INSN_SLL
block|,
literal|"sll"
block|,
literal|"sll"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O_OS
block|}
block|}
block|}
block|,
comment|/* sll3 $dr,$sr,$simm16 */
block|{
name|M32R_INSN_SLL3
block|,
literal|"sll3"
block|,
literal|"sll3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* slli $dr,$uimm5 */
block|{
name|M32R_INSN_SLLI
block|,
literal|"slli"
block|,
literal|"slli"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O_OS
block|}
block|}
block|}
block|,
comment|/* sra $dr,$sr */
block|{
name|M32R_INSN_SRA
block|,
literal|"sra"
block|,
literal|"sra"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O_OS
block|}
block|}
block|}
block|,
comment|/* sra3 $dr,$sr,$simm16 */
block|{
name|M32R_INSN_SRA3
block|,
literal|"sra3"
block|,
literal|"sra3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* srai $dr,$uimm5 */
block|{
name|M32R_INSN_SRAI
block|,
literal|"srai"
block|,
literal|"srai"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O_OS
block|}
block|}
block|}
block|,
comment|/* srl $dr,$sr */
block|{
name|M32R_INSN_SRL
block|,
literal|"srl"
block|,
literal|"srl"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O_OS
block|}
block|}
block|}
block|,
comment|/* srl3 $dr,$sr,$simm16 */
block|{
name|M32R_INSN_SRL3
block|,
literal|"srl3"
block|,
literal|"srl3"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* srli $dr,$uimm5 */
block|{
name|M32R_INSN_SRLI
block|,
literal|"srli"
block|,
literal|"srli"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O_OS
block|}
block|}
block|}
block|,
comment|/* st $src1,@$src2 */
block|{
name|M32R_INSN_ST
block|,
literal|"st"
block|,
literal|"st"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* st $src1,@($slo16,$src2) */
block|{
name|M32R_INSN_ST_D
block|,
literal|"st-d"
block|,
literal|"st"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* stb $src1,@$src2 */
block|{
name|M32R_INSN_STB
block|,
literal|"stb"
block|,
literal|"stb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* stb $src1,@($slo16,$src2) */
block|{
name|M32R_INSN_STB_D
block|,
literal|"stb-d"
block|,
literal|"stb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* sth $src1,@$src2 */
block|{
name|M32R_INSN_STH
block|,
literal|"sth"
block|,
literal|"sth"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* sth $src1,@($slo16,$src2) */
block|{
name|M32R_INSN_STH_D
block|,
literal|"sth-d"
block|,
literal|"sth"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* st $src1,@+$src2 */
block|{
name|M32R_INSN_ST_PLUS
block|,
literal|"st-plus"
block|,
literal|"st"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* sth $src1,@$src2+ */
block|{
name|M32R_INSN_STH_PLUS
block|,
literal|"sth-plus"
block|,
literal|"sth"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* stb $src1,@$src2+ */
block|{
name|M32R_INSN_STB_PLUS
block|,
literal|"stb-plus"
block|,
literal|"stb"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* st $src1,@-$src2 */
block|{
name|M32R_INSN_ST_MINUS
block|,
literal|"st-minus"
block|,
literal|"st"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* sub $dr,$sr */
block|{
name|M32R_INSN_SUB
block|,
literal|"sub"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* subv $dr,$sr */
block|{
name|M32R_INSN_SUBV
block|,
literal|"subv"
block|,
literal|"subv"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* subx $dr,$sr */
block|{
name|M32R_INSN_SUBX
block|,
literal|"subx"
block|,
literal|"subx"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* trap $uimm4 */
block|{
name|M32R_INSN_TRAP
block|,
literal|"trap"
block|,
literal|"trap"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|FILL_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* unlock $src1,@$src2 */
block|{
name|M32R_INSN_UNLOCK
block|,
literal|"unlock"
block|,
literal|"unlock"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* satb $dr,$sr */
block|{
name|M32R_INSN_SATB
block|,
literal|"satb"
block|,
literal|"satb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* sath $dr,$sr */
block|{
name|M32R_INSN_SATH
block|,
literal|"sath"
block|,
literal|"sath"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* sat $dr,$sr */
block|{
name|M32R_INSN_SAT
block|,
literal|"sat"
block|,
literal|"sat"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* pcmpbz $src2 */
block|{
name|M32R_INSN_PCMPBZ
block|,
literal|"pcmpbz"
block|,
literal|"pcmpbz"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_OS
block|}
block|}
block|}
block|,
comment|/* sadd */
block|{
name|M32R_INSN_SADD
block|,
literal|"sadd"
block|,
literal|"sadd"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* macwu1 $src1,$src2 */
block|{
name|M32R_INSN_MACWU1
block|,
literal|"macwu1"
block|,
literal|"macwu1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* msblo $src1,$src2 */
block|{
name|M32R_INSN_MSBLO
block|,
literal|"msblo"
block|,
literal|"msblo"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* mulwu1 $src1,$src2 */
block|{
name|M32R_INSN_MULWU1
block|,
literal|"mulwu1"
block|,
literal|"mulwu1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* maclh1 $src1,$src2 */
block|{
name|M32R_INSN_MACLH1
block|,
literal|"maclh1"
block|,
literal|"maclh1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_S
block|}
block|}
block|}
block|,
comment|/* sc */
block|{
name|M32R_INSN_SC
block|,
literal|"sc"
block|,
literal|"sc"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* snc */
block|{
name|M32R_INSN_SNC
block|,
literal|"snc"
block|,
literal|"snc"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_M32RX
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_M32R2
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* clrpsw $uimm8 */
block|{
name|M32R_INSN_CLRPSW
block|,
literal|"clrpsw"
block|,
literal|"clrpsw"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL_M32R
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* setpsw $uimm8 */
block|{
name|M32R_INSN_SETPSW
block|,
literal|"setpsw"
block|,
literal|"setpsw"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL_M32R
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|,
comment|/* bset $uimm3,@($slo16,$sr) */
block|{
name|M32R_INSN_BSET
block|,
literal|"bset"
block|,
literal|"bset"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL_M32R
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* bclr $uimm3,@($slo16,$sr) */
block|{
name|M32R_INSN_BCLR
block|,
literal|"bclr"
block|,
literal|"bclr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL_M32R
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_NONE
block|}
block|}
block|}
block|,
comment|/* btst $uimm3,$sr */
block|{
name|M32R_INSN_BTST
block|,
literal|"btst"
block|,
literal|"btst"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SPECIAL_M32R
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
name|PIPE_O
block|}
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* Initialize anything needed to be done once, before any cpu_open call.  */
end_comment

begin_decl_stmt
specifier|static
name|void
name|init_tables
name|PARAMS
argument_list|(
operator|(
name|void
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|void
name|init_tables
parameter_list|()
block|{ }
end_function

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
name|PARAMS
argument_list|(
operator|(
specifier|const
name|CGEN_MACH
operator|*
operator|,
specifier|const
name|char
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_hw_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_ifield_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_operand_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_insn_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|m32r_cgen_rebuild_tables
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Subroutine of m32r_cgen_cpu_open to look up a mach via its bfd name.  */
end_comment

begin_function
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
name|table
parameter_list|,
name|name
parameter_list|)
specifier|const
name|CGEN_MACH
modifier|*
name|table
decl_stmt|;
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
block|{
while|while
condition|(
name|table
operator|->
name|name
condition|)
block|{
if|if
condition|(
name|strcmp
argument_list|(
name|name
argument_list|,
name|table
operator|->
name|bfd_name
argument_list|)
operator|==
literal|0
condition|)
return|return
name|table
return|;
operator|++
name|table
expr_stmt|;
block|}
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of m32r_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_HW_ENTRY
modifier|*
name|init
init|=
operator|&
name|m32r_cgen_hw_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_HW is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_HW_ENTRY
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_HW_ENTRY
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use machs to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_HW_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_HW_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|num_entries
operator|=
name|MAX_HW
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of m32r_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|cd
operator|->
name|ifld_table
operator|=
operator|&
name|m32r_cgen_ifld_table
index|[
literal|0
index|]
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of m32r_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_OPERAND
modifier|*
name|init
init|=
operator|&
name|m32r_cgen_operand_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_OPERANDS is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_OPERAND
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_OPERAND
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use mach to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_OPERAND_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_OPERAND_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|num_entries
operator|=
name|MAX_OPERANDS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of m32r_cgen_cpu_open to build the hardware table.    ??? This could leave out insns not supported by the specified mach/isa,    but that would cause errors like "foo only supported by bar" to become    "unknown insn", so for now we include all insns and require the app to    do the checking later.    ??? On the other hand, parsing of such insns may require their hardware or    operand elements to be in the table [which they mightn't be].  */
end_comment

begin_function
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_IBASE
modifier|*
name|ib
init|=
operator|&
name|m32r_cgen_insn_table
index|[
literal|0
index|]
decl_stmt|;
name|CGEN_INSN
modifier|*
name|insns
init|=
operator|(
name|CGEN_INSN
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
decl_stmt|;
name|memset
argument_list|(
name|insns
argument_list|,
literal|0
argument_list|,
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_INSNS
condition|;
operator|++
name|i
control|)
name|insns
index|[
name|i
index|]
operator|.
name|base
operator|=
operator|&
name|ib
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
operator|=
name|insns
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_IBASE
argument_list|)
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
operator|=
name|MAX_INSNS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of m32r_cgen_cpu_open to rebuild the tables.  */
end_comment

begin_function
specifier|static
name|void
name|m32r_cgen_rebuild_tables
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
name|unsigned
name|int
name|isas
init|=
name|cd
operator|->
name|isas
decl_stmt|;
name|unsigned
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
name|cd
operator|->
name|int_insn_p
operator|=
name|CGEN_INT_INSN_P
expr_stmt|;
comment|/* Data derived from the isa spec.  */
define|#
directive|define
name|UNSET
value|(CGEN_SIZE_UNKNOWN + 1)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|min_insn_bitsize
operator|=
literal|65535
expr_stmt|;
comment|/* some ridiculously big number */
name|cd
operator|->
name|max_insn_bitsize
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_ISAS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|isas
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_ISA
modifier|*
name|isa
init|=
operator|&
name|m32r_cgen_isa_table
index|[
name|i
index|]
decl_stmt|;
comment|/* Default insn sizes of all selected isas must be 	   equal or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|default_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|isa
operator|->
name|default_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|default_insn_bitsize
operator|==
name|cd
operator|->
name|default_insn_bitsize
condition|)
empty_stmt|;
comment|/* this is ok */
else|else
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Base insn sizes of all selected isas must be equal 	   or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|base_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|isa
operator|->
name|base_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|base_insn_bitsize
operator|==
name|cd
operator|->
name|base_insn_bitsize
condition|)
empty_stmt|;
comment|/* this is ok */
else|else
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Set min,max insn sizes.  */
if|if
condition|(
name|isa
operator|->
name|min_insn_bitsize
operator|<
name|cd
operator|->
name|min_insn_bitsize
condition|)
name|cd
operator|->
name|min_insn_bitsize
operator|=
name|isa
operator|->
name|min_insn_bitsize
expr_stmt|;
if|if
condition|(
name|isa
operator|->
name|max_insn_bitsize
operator|>
name|cd
operator|->
name|max_insn_bitsize
condition|)
name|cd
operator|->
name|max_insn_bitsize
operator|=
name|isa
operator|->
name|max_insn_bitsize
expr_stmt|;
block|}
comment|/* Data derived from the mach spec.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_MACHS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|machs
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
operator|&
name|m32r_cgen_mach_table
index|[
name|i
index|]
decl_stmt|;
if|if
condition|(
name|mach
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
operator|&&
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
name|mach
operator|->
name|insn_chunk_bitsize
condition|)
block|{
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"m32r_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\n"
argument_list|,
name|cd
operator|->
name|insn_chunk_bitsize
argument_list|,
name|mach
operator|->
name|insn_chunk_bitsize
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|insn_chunk_bitsize
operator|=
name|mach
operator|->
name|insn_chunk_bitsize
expr_stmt|;
block|}
block|}
comment|/* Determine which hw elements are used by MACH.  */
name|build_hw_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the ifield table.  */
name|build_ifield_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Determine which operands are used by MACH/ISA.  */
name|build_operand_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the instruction table.  */
name|build_insn_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Initialize a cpu table and return a descriptor.    It's much like opening a file, and must be the first function called.    The arguments are a set of (type/value) pairs, terminated with    CGEN_CPU_OPEN_END.     Currently supported values:    CGEN_CPU_OPEN_ISAS:    bitmap of values in enum isa_attr    CGEN_CPU_OPEN_MACHS:   bitmap of values in enum mach_attr    CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name    CGEN_CPU_OPEN_ENDIAN:  specify endian choice    CGEN_CPU_OPEN_END:     terminates arguments     ??? Simultaneous multiple isas might not make sense, but it's not (yet)    precluded.     ??? We only support ISO C stdargs here, not K&R.    Laziness, plus experiment to see if anything requires K&R - eventually    K&R will no longer be supported - e.g. GDB is currently trying this.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|m32r_cgen_cpu_open
parameter_list|(
name|enum
name|cgen_cpu_open_arg
name|arg_type
parameter_list|,
modifier|...
parameter_list|)
block|{
name|CGEN_CPU_TABLE
modifier|*
name|cd
init|=
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
name|xmalloc
argument_list|(
sizeof|sizeof
argument_list|(
name|CGEN_CPU_TABLE
argument_list|)
argument_list|)
decl_stmt|;
specifier|static
name|int
name|init_p
decl_stmt|;
name|unsigned
name|int
name|isas
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|unsigned
name|int
name|machs
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|enum
name|cgen_endian
name|endian
init|=
name|CGEN_ENDIAN_UNKNOWN
decl_stmt|;
name|va_list
name|ap
decl_stmt|;
if|if
condition|(
operator|!
name|init_p
condition|)
block|{
name|init_tables
argument_list|()
expr_stmt|;
name|init_p
operator|=
literal|1
expr_stmt|;
block|}
name|memset
argument_list|(
name|cd
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|cd
argument_list|)
argument_list|)
expr_stmt|;
name|va_start
argument_list|(
name|ap
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
while|while
condition|(
name|arg_type
operator|!=
name|CGEN_CPU_OPEN_END
condition|)
block|{
switch|switch
condition|(
name|arg_type
condition|)
block|{
case|case
name|CGEN_CPU_OPEN_ISAS
case|:
name|isas
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_MACHS
case|:
name|machs
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_BFDMACH
case|:
block|{
specifier|const
name|char
modifier|*
name|name
init|=
name|va_arg
argument_list|(
name|ap
argument_list|,
specifier|const
name|char
operator|*
argument_list|)
decl_stmt|;
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
name|lookup_mach_via_bfd_name
argument_list|(
name|m32r_cgen_mach_table
argument_list|,
name|name
argument_list|)
decl_stmt|;
name|machs
operator||=
literal|1
operator|<<
name|mach
operator|->
name|num
expr_stmt|;
break|break;
block|}
case|case
name|CGEN_CPU_OPEN_ENDIAN
case|:
name|endian
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_endian
argument_list|)
expr_stmt|;
break|break;
default|default :
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"m32r_cgen_cpu_open: unsupported argument `%d'\n"
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
comment|/* ??? return NULL? */
block|}
name|arg_type
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_cpu_open_arg
argument_list|)
expr_stmt|;
block|}
name|va_end
argument_list|(
name|ap
argument_list|)
expr_stmt|;
comment|/* mach unspecified means "all" */
if|if
condition|(
name|machs
operator|==
literal|0
condition|)
name|machs
operator|=
operator|(
literal|1
operator|<<
name|MAX_MACHS
operator|)
operator|-
literal|1
expr_stmt|;
comment|/* base mach is always selected */
name|machs
operator||=
literal|1
expr_stmt|;
comment|/* isa unspecified means "all" */
if|if
condition|(
name|isas
operator|==
literal|0
condition|)
name|isas
operator|=
operator|(
literal|1
operator|<<
name|MAX_ISAS
operator|)
operator|-
literal|1
expr_stmt|;
if|if
condition|(
name|endian
operator|==
name|CGEN_ENDIAN_UNKNOWN
condition|)
block|{
comment|/* ??? If target has only one, could have a default.  */
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"m32r_cgen_cpu_open: no endianness specified\n"
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|isas
operator|=
name|isas
expr_stmt|;
name|cd
operator|->
name|machs
operator|=
name|machs
expr_stmt|;
name|cd
operator|->
name|endian
operator|=
name|endian
expr_stmt|;
comment|/* FIXME: for the sparc case we can determine insn-endianness statically.      The worry here is where both data and insn endian can be independently      chosen, in which case this function will need another argument.      Actually, will want to allow for more arguments in the future anyway.  */
name|cd
operator|->
name|insn_endian
operator|=
name|endian
expr_stmt|;
comment|/* Table (re)builder.  */
name|cd
operator|->
name|rebuild_tables
operator|=
name|m32r_cgen_rebuild_tables
expr_stmt|;
name|m32r_cgen_rebuild_tables
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Default to not allowing signed overflow.  */
name|cd
operator|->
name|signed_overflow_ok_p
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|CGEN_CPU_DESC
operator|)
name|cd
return|;
block|}
end_function

begin_comment
comment|/* Cover fn to m32r_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.    MACH_NAME is the bfd name of the mach.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|m32r_cgen_cpu_open_1
parameter_list|(
name|mach_name
parameter_list|,
name|endian
parameter_list|)
specifier|const
name|char
modifier|*
name|mach_name
decl_stmt|;
name|enum
name|cgen_endian
name|endian
decl_stmt|;
block|{
return|return
name|m32r_cgen_cpu_open
argument_list|(
name|CGEN_CPU_OPEN_BFDMACH
argument_list|,
name|mach_name
argument_list|,
name|CGEN_CPU_OPEN_ENDIAN
argument_list|,
name|endian
argument_list|,
name|CGEN_CPU_OPEN_END
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* Close a cpu table.    ??? This can live in a machine independent file, but there's currently    no place to put this file (there's no libcgen).  libopcodes is the wrong    place as some simulator ports use this but they don't use libopcodes.  */
end_comment

begin_function
name|void
name|m32r_cgen_cpu_close
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_DESC
name|cd
decl_stmt|;
block|{
name|unsigned
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_INSN
modifier|*
name|insns
decl_stmt|;
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|macro_insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
block|{
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
operator|(
name|insns
operator|)
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
block|}
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
block|{
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
block|}
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|hw_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|hw_table
operator|.
name|entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|operand_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|operand_table
operator|.
name|entries
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

