<profile>

<section name = "Vitis HLS Report for 'Add'" level="0">
<item name = "Date">Wed May  8 14:03:53 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">project</item>
<item name = "Solution">Add (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.342 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Add_Pipeline_VITIS_LOOP_29_1_fu_88">Add_Pipeline_VITIS_LOOP_29_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 498, 367, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 47, -</column>
<column name="Register">-, -, 4, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Add_Pipeline_VITIS_LOOP_29_1_fu_88">Add_Pipeline_VITIS_LOOP_29_1, 0, 2, 498, 367, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_s_read">9, 2, 1, 2</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="b_s_read">9, 2, 1, 2</column>
<column name="c_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="grp_Add_Pipeline_VITIS_LOOP_29_1_fu_88_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Add, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Add, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Add, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Add, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Add, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Add, return value</column>
<column name="a_s_dout">in, 33, ap_fifo, a_s, pointer</column>
<column name="a_s_empty_n">in, 1, ap_fifo, a_s, pointer</column>
<column name="a_s_read">out, 1, ap_fifo, a_s, pointer</column>
<column name="a_peek_dout">in, 33, ap_fifo, a_peek, pointer</column>
<column name="a_peek_empty_n">in, 1, ap_fifo, a_peek, pointer</column>
<column name="a_peek_read">out, 1, ap_fifo, a_peek, pointer</column>
<column name="b_s_dout">in, 33, ap_fifo, b_s, pointer</column>
<column name="b_s_empty_n">in, 1, ap_fifo, b_s, pointer</column>
<column name="b_s_read">out, 1, ap_fifo, b_s, pointer</column>
<column name="b_peek_dout">in, 33, ap_fifo, b_peek, pointer</column>
<column name="b_peek_empty_n">in, 1, ap_fifo, b_peek, pointer</column>
<column name="b_peek_read">out, 1, ap_fifo, b_peek, pointer</column>
<column name="c_din">out, 33, ap_fifo, c, pointer</column>
<column name="c_full_n">in, 1, ap_fifo, c, pointer</column>
<column name="c_write">out, 1, ap_fifo, c, pointer</column>
<column name="n">in, 64, ap_none, n, scalar</column>
</table>
</item>
</section>
</profile>
