<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Practica_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Ejercicio2.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ca1_4bits.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ca1_4bits_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ca1_4bits_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_2a1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_2a1.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="mux_2a1.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux_2a1.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="mux_2a1_4bits.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_2a1_4bits_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_2a1_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="seven_segment_mux.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="sumador_completo.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1414441815" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1414441815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414442447" xil_pn:in_ck="-3170154030677772131" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1414442447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Ejercicio1.vhd"/>
      <outfile xil_pn:name="Ejercicio2.vhd"/>
      <outfile xil_pn:name="Sumador_completo_tb.vhd"/>
      <outfile xil_pn:name="ca1_4bits.vhd"/>
      <outfile xil_pn:name="ca1_4bits_tb.vhd"/>
      <outfile xil_pn:name="mux_2a1.vhd"/>
      <outfile xil_pn:name="mux_2a1_4bits.vhd"/>
      <outfile xil_pn:name="mux_2a1_4bits_tb.vhd"/>
      <outfile xil_pn:name="mux_2a1_tb.vhd"/>
      <outfile xil_pn:name="sumador_completo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1414442434" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2369346344330911208" xil_pn:start_ts="1414442434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414442434" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4682089824951465450" xil_pn:start_ts="1414442434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414441815" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8944496785310496204" xil_pn:start_ts="1414441815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1414442447" xil_pn:in_ck="-3170154030677772131" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1414442447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Ejercicio1.vhd"/>
      <outfile xil_pn:name="Ejercicio2.vhd"/>
      <outfile xil_pn:name="Sumador_completo_tb.vhd"/>
      <outfile xil_pn:name="ca1_4bits.vhd"/>
      <outfile xil_pn:name="ca1_4bits_tb.vhd"/>
      <outfile xil_pn:name="mux_2a1.vhd"/>
      <outfile xil_pn:name="mux_2a1_4bits.vhd"/>
      <outfile xil_pn:name="mux_2a1_4bits_tb.vhd"/>
      <outfile xil_pn:name="mux_2a1_tb.vhd"/>
      <outfile xil_pn:name="sumador_completo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1414442449" xil_pn:in_ck="-3170154030677772131" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3247895532436713394" xil_pn:start_ts="1414442447">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1414442337" xil_pn:in_ck="4017434963944750085" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4444692015192674297" xil_pn:start_ts="1414442336">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="ca1_4bits_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
