// Seed: 4073915216
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    output wor  id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd52
) (
    input  tri0 id_0,
    output tri  id_1,
    output wor  _id_2,
    input  tri1 id_3,
    input  tri  id_4,
    output wire id_5
);
  assign id_5 = 1'b0;
  logic [1 : id_2] id_7;
  ;
  not primCall (id_1, id_7);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1
  );
  assign modCall_1.id_0 = 0;
  tri id_8;
  logic [1 : -1] id_9;
  wire [1 : ""] id_10;
  assign id_8  = 1 == id_3;
  assign id_10 = -1'b0 ? id_8 - -1 : id_8 > -1 ? (id_0 ? -1 : 1) == -1 : -1 - 1;
endmodule
