module abro( 
input clk,
input reset,
input  a,
input  b,
output z );
parameter IDLE = 0,
SA = 1,
SB = 2,
SAB = 3;
reg [1:0] cur_state,next_state;
assign z = (cur_state == SAB);

always @(posedge clk)
	if (reset)
		cur_state <= IDLE;
	else 
		cur_state <= next_state;
		
	assign next_state = (cur_state == IDLE) ? a ? SB : SA;
	
endmodule