Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto aec2fe9c98bf4386883a075360753969 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MED_FILTER_TEST_vhd_behav xil_defaultlib.MED_FILTER_TEST_vhd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.P_E [p_e_default]
Compiling architecture behavioral of entity xil_defaultlib.ORDERING_COMP [ordering_comp_default]
Compiling architecture behavioral of entity xil_defaultlib.MIN_COMP [min_comp_default]
Compiling architecture behavioral of entity xil_defaultlib.MID_COMP [mid_comp_default]
Compiling architecture behavioral of entity xil_defaultlib.MAX_COMP [max_comp_default]
Compiling architecture behavioral of entity xil_defaultlib.MED_FILTER [med_filter_default]
Compiling architecture behavior of entity xil_defaultlib.med_filter_test_vhd
Built simulation snapshot MED_FILTER_TEST_vhd_behav
