<!DOCTYPE html>
<html lang="en">

<head>
  <!-- Google tag (gtag.js) -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=G-BZNWNP5P1M"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'G-BZNWNP5P1M');
  </script>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Verilog MIPS CPU - Shaan's Portfolio</title>
  <script src="https://cdn.tailwindcss.com"></script>

  <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.1.1/css/all.min.css" rel="stylesheet">
  <link href="https://cdnjs.cloudflare.com/ajax/libs/flowbite/2.2.1/flowbite.min.css" rel="stylesheet" />
  <link rel="stylesheet" type="text/css" href="../styles.css">
</head>

<body class="font-serif antialiased text-gray-900 bg-white">
  <!-- Header -->
  <header class="top-0 w-full z-50 bg-white shadow-md">
    <nav class="container mx-auto px-4 py-4 flex justify-between">
      <div>
        <a href="../index.html" class="text-2xl font-semibold link">Shaan Yadav</a>
      </div>
      <div>
        <a href="../projects.html" class="text-lg link">Back to Projects</a>
      </div>
    </nav>
  </header>

  <section id="verilog_mips_cpu" class="container mx-auto px-4 py-15">
    <div class="flex items-center mt-5">
      <h2 class="text-3xl font-bold pt-4">⌘ Verilog_MIPS_CPU</h2>
      <div class="flex-grow border-t-2 border-black ml-4"></div>
      <a href="https://github.com/Shaan106/Duke_Courses/tree/main/ECE%20350/Final%20CPU" class="link flex items-center space-x-2 text-xl">
        <p>&nbsp</p>
        <i class="fab fa-github fa-xl"></i>
        <span class="text-xl">github.com/Shaan106/ECE_350/<b>Final_CPU</b></span>
      </a>
    </div>

    <div class="flex">
      <div class="w-2/3">
        <p class="mt-0 text-lg pt-0">
          <br>
          This CPU came out of the Digital Systems course at Duke University. It is a fully functioning 5 stage, pipelined, bypassed, error handling MIPS CPU. Its instruction set can be seen here on the right.
          <br><br>
          I have included a diagram (end of this section) I made while creating the CPU to show the scale of the datapath, not including the intricacies of each component (such as the wallace tree multiplier not being drawn out for obvious reasons). Some features are highlighted below:
          <br><br>  
          <ul>
            <li class="text-base">» 32-bit 100MHz processor</li>
            <li class="text-base">» Pipelined and Bypassed</li>
            <li class="text-base">» Handles hazards (no invalid computations returned)</li>
            <li class="text-base">» Wallace Tree multiplier</li>
            <li class="text-base">» Restoring Division Divider</li>
            <li class="text-base">» CLA adder/subtractor</li>
          </ul>

          <br>
          Everything from the logic gates to the DFFs to the entire datapath was created by myself. Source code can be found on the GitHub repository.
        </p>
      </div>

      <div class="ml-8 w-1/3">
        <img src="../assets/Verilog_MIPS_CPU/instruction_set.png" alt="MIPS Instruction Set" class="w-full h-auto bg-gray-300">
      </div>
    </div>
    <img src="../assets/Verilog_MIPS_CPU/CPU_full.png" alt="Full CPU Diagram" class="w-full h-auto bg-gray-300 mt-2">
  </section>

  <script src="https://cdnjs.cloudflare.com/ajax/libs/flowbite/2.2.1/flowbite.min.js"></script>
</body>
</html> 