Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Tue Dec  6 16:25:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt smack_buds_impl_1.twr smack_buds_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock internal25clk
        2.2  Clock testPLLout_c
        2.3  Clock controller1/clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {controller1/clk} -period 20.8333 [get_pins {controller1/the_hsosc/CLKHF }] 
[IGNORED:]create_generated_clock -name {testPLLout_c} -source [get_pins pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pll.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {internal25clk} -source [get_pins pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
game/col_map/i7783_3_lut/A	->	game/col_map/i7783_3_lut/Z

++++ Loop2
game/col_map/i7776_3_lut/A	->	game/col_map/i7776_3_lut/Z

++++ Loop3
game/col_map/i7774_3_lut/A	->	game/col_map/i7774_3_lut/Z

++++ Loop4
game/col_map/i7780_3_lut/C	->	game/col_map/i7780_3_lut/Z

++++ Loop5
game/col_map/i2593_4_lut_4_lut/A	->	game/col_map/i2593_4_lut_4_lut/Z

++++ Loop6
game.col_map.i2636_3_lut/C	->	game.col_map.i2636_3_lut/Z

++++ Loop7
game/col_map/i4356_2_lut_3_lut/A	->	game/col_map/i4356_2_lut_3_lut/Z

++++ Loop8
game/col_map/i1_2_lut_3_lut/C	->	game/col_map/i1_2_lut_3_lut/Z

++++ Loop9
game/col_map/i4360_2_lut_3_lut/A	->	game/col_map/i4360_2_lut_3_lut/Z

++++ Loop10
game/col_map/i8285_4_lut/A	->	game/col_map/i8285_4_lut/Z

++++ Loop11
patternmaker/i1_3_lut_adj_34/A	->	patternmaker/i1_3_lut_adj_34/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "internal25clk"
=======================
create_generated_clock -name {internal25clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock internal25clk           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From internal25clk                     |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock internal25clk           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From testPLLout_c                      |                         ---- |                      No path 
 From controller1/clk                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "testPLLout_c"
=======================
create_generated_clock -name {testPLLout_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock testPLLout_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From testPLLout_c                      |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock testPLLout_c           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From internal25clk                     |                         ---- |                      No path 
 From controller1/clk                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "controller1/clk"
=======================
create_clock -name {controller1/clk} -period 20.8333 [get_pins {controller1/the_hsosc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock controller1/clk          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From controller1/clk                   |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
controller1/the_hsosc/CLKHF (MPW)       |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock controller1/clk          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From internal25clk                     |                         ---- |                      No path 
 From testPLLout_c                      |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 5.12259%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
controller1/counter_203__i1/SR           |    7.759 ns 
{controller1/counter_203__i2/SR   controller1/counter_203__i3/SR}              
                                         |    7.759 ns 
{controller1/counter_203__i4/SR   controller1/counter_203__i5/SR}              
                                         |    7.759 ns 
{controller1/counter_203__i6/SR   controller1/counter_203__i7/SR}              
                                         |    7.759 ns 
{controller1/counter_203__i16/SR   controller1/counter_203__i17/SR}              
                                         |    8.355 ns 
{controller1/counter_203__i18/SR   controller1/counter_203__i19/SR}              
                                         |    8.355 ns 
{controller1/counter_203__i20/SR   controller1/counter_203__i21/SR}              
                                         |    8.355 ns 
{controller1/counter_203__i8/SR   controller1/counter_203__i9/SR}              
                                         |    8.355 ns 
{controller1/counter_203__i10/SR   controller1/counter_203__i11/SR}              
                                         |    8.355 ns 
{controller1/counter_203__i12/SR   controller1/counter_203__i13/SR}              
                                         |    8.355 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
controller1/counter_203__i4/D            |    1.887 ns 
controller1/counter_203__i5/D            |    1.887 ns 
controller1/counter_203__i6/D            |    1.887 ns 
controller1/counter_203__i7/D            |    1.887 ns 
controller1/counter_203__i8/D            |    1.887 ns 
controller1/counter_203__i9/D            |    1.887 ns 
controller1/counter_203__i10/D           |    1.887 ns 
controller1/counter_203__i11/D           |    1.887 ns 
controller1/counter_203__i12/D           |    1.887 ns 
controller1/counter_203__i13/D           |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
internalvga/col_205__i10/D              |    No arrival or required
internalvga/col_205__i9/D               |    No arrival or required
{internalvga/col_205__i9/SR   internalvga/col_205__i10/SR}                           
                                        |    No arrival or required
internalvga/row__i10/D                  |    No arrival or required
internalvga/row__i9/D                   |    No arrival or required
{internalvga/row__i9/SP   internalvga/row__i10/SP}                           
                                        |    No arrival or required
{internalvga/row__i9/SR   internalvga/row__i10/SR}                           
                                        |    No arrival or required
internalvga/col_205__i8/D               |    No arrival or required
internalvga/col_205__i7/D               |    No arrival or required
{internalvga/col_205__i7/SR   internalvga/col_205__i8/SR}                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        91
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
ext12m                                  |                     input
controller_in                           |                     input
RGB[4]                                  |                    output
RGB[5]                                  |                    output
up                                      |                    output
VSYNC                                   |                    output
HSYNC                                   |                    output
RGB[3]                                  |                    output
RGB[2]                                  |                    output
RGB[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        13
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
controller1/output__i3                  |                  No Clock
controller1/interimShift_i0_i1          |                  No Clock
controller1/output__i2                  |                  No Clock
controller1/interimShift_i0_i3          |                  No Clock
controller1/shift_i5                    |                  No Clock
controller1/shift_i1                    |                  No Clock
controller1/interimShift_i0_i5          |                  No Clock
controller1/shift_i3                    |                  No Clock
controller1/interimShift_i0_i7          |                  No Clock
game/phys_map/yVelocity__i2             |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       211
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i3/Q  (SLICE_R13C3B)
Path End         : controller1/counter_203__i1/SR  (SLICE_R13C3A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 70.3% (route), 29.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.759 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
controller1/clk                                              NET DELAY      5.510         5.510  12      



controller1/counter_203__i3/CK->controller1/counter_203__i3/Q
                                          SLICE_R13C3B    CLK_TO_Q1_DELAY  1.391         6.901  2       
controller1/counter[2]                                    NET DELAY        2.675         9.576  2       
controller1/i4_4_lut/C->controller1/i4_4_lut/Z
                                          SLICE_R12C3A    B0_TO_F0_DELAY   0.450        10.026  1       
controller1/n10                                           NET DELAY        2.490        12.516  1       
controller1/i2_4_lut/D->controller1/i2_4_lut/Z
                                          SLICE_R12C4A    B1_TO_F1_DELAY   0.477        12.993  1       
controller1/n8990                                         NET DELAY        0.305        13.298  1       
controller1/i246_4_lut/A->controller1/i246_4_lut/Z
                                          SLICE_R12C4B    C0_TO_F0_DELAY   0.477        13.775  1       
controller1/n28                                           NET DELAY        0.305        14.080  1       
controller1/i268_4_lut/A->controller1/i268_4_lut/Z
                                          SLICE_R12C4B    C1_TO_F1_DELAY   0.477        14.557  1       
controller1/n36                                           NET DELAY        0.305        14.862  1       
controller1/i266_4_lut/D->controller1/i266_4_lut/Z
                                          SLICE_R12C4C    C0_TO_F0_DELAY   0.450        15.312  11      
controller1/counter_19__N_59 ( LSR )                      NET DELAY        2.742        18.054  11      


                                                             CONSTRAINT     0.000        20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  12      
controller1/clk ( CLK )                                      NET DELAY      5.510        26.343  12      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -18.053  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      7.759  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i3/Q  (SLICE_R13C3B)
Path End         : {controller1/counter_203__i2/SR   controller1/counter_203__i3/SR}  (SLICE_R13C3B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 70.3% (route), 29.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.759 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
controller1/clk ( CLK )                                      NET DELAY      5.510         5.510  12      



controller1/counter_203__i3/CK->controller1/counter_203__i3/Q
                                          SLICE_R13C3B    CLK_TO_Q1_DELAY  1.391         6.901  2       
controller1/counter[2]                                    NET DELAY        2.675         9.576  2       
controller1/i4_4_lut/C->controller1/i4_4_lut/Z
                                          SLICE_R12C3A    B0_TO_F0_DELAY   0.450        10.026  1       
controller1/n10                                           NET DELAY        2.490        12.516  1       
controller1/i2_4_lut/D->controller1/i2_4_lut/Z
                                          SLICE_R12C4A    B1_TO_F1_DELAY   0.477        12.993  1       
controller1/n8990                                         NET DELAY        0.305        13.298  1       
controller1/i246_4_lut/A->controller1/i246_4_lut/Z
                                          SLICE_R12C4B    C0_TO_F0_DELAY   0.477        13.775  1       
controller1/n28                                           NET DELAY        0.305        14.080  1       
controller1/i268_4_lut/A->controller1/i268_4_lut/Z
                                          SLICE_R12C4B    C1_TO_F1_DELAY   0.477        14.557  1       
controller1/n36                                           NET DELAY        0.305        14.862  1       
controller1/i266_4_lut/D->controller1/i266_4_lut/Z
                                          SLICE_R12C4C    C0_TO_F0_DELAY   0.450        15.312  11      
controller1/counter_19__N_59 ( LSR )                      NET DELAY        2.742        18.054  11      


                                                             CONSTRAINT     0.000        20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  12      
controller1/clk ( CLK )                                      NET DELAY      5.510        26.343  12      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -18.053  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      7.759  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i3/Q  (SLICE_R13C3B)
Path End         : {controller1/counter_203__i4/SR   controller1/counter_203__i5/SR}  (SLICE_R13C3C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 70.3% (route), 29.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.759 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
controller1/clk                                              NET DELAY      5.510         5.510  12      



controller1/counter_203__i3/CK->controller1/counter_203__i3/Q
                                          SLICE_R13C3B    CLK_TO_Q1_DELAY  1.391         6.901  2       
controller1/counter[2]                                    NET DELAY        2.675         9.576  2       
controller1/i4_4_lut/C->controller1/i4_4_lut/Z
                                          SLICE_R12C3A    B0_TO_F0_DELAY   0.450        10.026  1       
controller1/n10                                           NET DELAY        2.490        12.516  1       
controller1/i2_4_lut/D->controller1/i2_4_lut/Z
                                          SLICE_R12C4A    B1_TO_F1_DELAY   0.477        12.993  1       
controller1/n8990                                         NET DELAY        0.305        13.298  1       
controller1/i246_4_lut/A->controller1/i246_4_lut/Z
                                          SLICE_R12C4B    C0_TO_F0_DELAY   0.477        13.775  1       
controller1/n28                                           NET DELAY        0.305        14.080  1       
controller1/i268_4_lut/A->controller1/i268_4_lut/Z
                                          SLICE_R12C4B    C1_TO_F1_DELAY   0.477        14.557  1       
controller1/n36                                           NET DELAY        0.305        14.862  1       
controller1/i266_4_lut/D->controller1/i266_4_lut/Z
                                          SLICE_R12C4C    C0_TO_F0_DELAY   0.450        15.312  11      
controller1/counter_19__N_59 ( LSR )                      NET DELAY        2.742        18.054  11      


                                                             CONSTRAINT     0.000        20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  12      
controller1/clk ( CLK )                                      NET DELAY      5.510        26.343  12      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -18.053  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      7.759  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i3/Q  (SLICE_R13C3B)
Path End         : {controller1/counter_203__i6/SR   controller1/counter_203__i7/SR}  (SLICE_R13C3D)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 70.3% (route), 29.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.759 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
controller1/clk                                              NET DELAY      5.510         5.510  12      



controller1/counter_203__i3/CK->controller1/counter_203__i3/Q
                                          SLICE_R13C3B    CLK_TO_Q1_DELAY  1.391         6.901  2       
controller1/counter[2]                                    NET DELAY        2.675         9.576  2       
controller1/i4_4_lut/C->controller1/i4_4_lut/Z
                                          SLICE_R12C3A    B0_TO_F0_DELAY   0.450        10.026  1       
controller1/n10                                           NET DELAY        2.490        12.516  1       
controller1/i2_4_lut/D->controller1/i2_4_lut/Z
                                          SLICE_R12C4A    B1_TO_F1_DELAY   0.477        12.993  1       
controller1/n8990                                         NET DELAY        0.305        13.298  1       
controller1/i246_4_lut/A->controller1/i246_4_lut/Z
                                          SLICE_R12C4B    C0_TO_F0_DELAY   0.477        13.775  1       
controller1/n28                                           NET DELAY        0.305        14.080  1       
controller1/i268_4_lut/A->controller1/i268_4_lut/Z
                                          SLICE_R12C4B    C1_TO_F1_DELAY   0.477        14.557  1       
controller1/n36                                           NET DELAY        0.305        14.862  1       
controller1/i266_4_lut/D->controller1/i266_4_lut/Z
                                          SLICE_R12C4C    C0_TO_F0_DELAY   0.450        15.312  11      
controller1/counter_19__N_59 ( LSR )                      NET DELAY        2.742        18.054  11      


                                                             CONSTRAINT     0.000        20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  12      
controller1/clk ( CLK )                                      NET DELAY      5.510        26.343  12      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -18.053  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      7.759  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i3/Q  (SLICE_R13C3B)
Path End         : {controller1/counter_203__i16/SR   controller1/counter_203__i17/SR}  (SLICE_R13C5A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.8% (route), 31.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.355 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
controller1/clk                                              NET DELAY      5.510         5.510  12      



controller1/counter_203__i3/CK->controller1/counter_203__i3/Q
                                          SLICE_R13C3B    CLK_TO_Q1_DELAY  1.391         6.901  2       
controller1/counter[2]                                    NET DELAY        2.675         9.576  2       
controller1/i4_4_lut/C->controller1/i4_4_lut/Z
                                          SLICE_R12C3A    B0_TO_F0_DELAY   0.450        10.026  1       
controller1/n10                                           NET DELAY        2.490        12.516  1       
controller1/i2_4_lut/D->controller1/i2_4_lut/Z
                                          SLICE_R12C4A    B1_TO_F1_DELAY   0.477        12.993  1       
controller1/n8990                                         NET DELAY        0.305        13.298  1       
controller1/i246_4_lut/A->controller1/i246_4_lut/Z
                                          SLICE_R12C4B    C0_TO_F0_DELAY   0.477        13.775  1       
controller1/n28                                           NET DELAY        0.305        14.080  1       
controller1/i268_4_lut/A->controller1/i268_4_lut/Z
                                          SLICE_R12C4B    C1_TO_F1_DELAY   0.477        14.557  1       
controller1/n36                                           NET DELAY        0.305        14.862  1       
controller1/i266_4_lut/D->controller1/i266_4_lut/Z
                                          SLICE_R12C4C    C0_TO_F0_DELAY   0.450        15.312  11      
controller1/counter_19__N_59 ( LSR )                      NET DELAY        2.146        17.458  11      


                                                             CONSTRAINT     0.000        20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  12      
controller1/clk ( CLK )                                      NET DELAY      5.510        26.343  12      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -17.457  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      8.355  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i3/Q  (SLICE_R13C3B)
Path End         : {controller1/counter_203__i18/SR   controller1/counter_203__i19/SR}  (SLICE_R13C5B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.8% (route), 31.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.355 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
controller1/clk                                              NET DELAY      5.510         5.510  12      



controller1/counter_203__i3/CK->controller1/counter_203__i3/Q
                                          SLICE_R13C3B    CLK_TO_Q1_DELAY  1.391         6.901  2       
controller1/counter[2]                                    NET DELAY        2.675         9.576  2       
controller1/i4_4_lut/C->controller1/i4_4_lut/Z
                                          SLICE_R12C3A    B0_TO_F0_DELAY   0.450        10.026  1       
controller1/n10                                           NET DELAY        2.490        12.516  1       
controller1/i2_4_lut/D->controller1/i2_4_lut/Z
                                          SLICE_R12C4A    B1_TO_F1_DELAY   0.477        12.993  1       
controller1/n8990                                         NET DELAY        0.305        13.298  1       
controller1/i246_4_lut/A->controller1/i246_4_lut/Z
                                          SLICE_R12C4B    C0_TO_F0_DELAY   0.477        13.775  1       
controller1/n28                                           NET DELAY        0.305        14.080  1       
controller1/i268_4_lut/A->controller1/i268_4_lut/Z
                                          SLICE_R12C4B    C1_TO_F1_DELAY   0.477        14.557  1       
controller1/n36                                           NET DELAY        0.305        14.862  1       
controller1/i266_4_lut/D->controller1/i266_4_lut/Z
                                          SLICE_R12C4C    C0_TO_F0_DELAY   0.450        15.312  11      
controller1/counter_19__N_59 ( LSR )                      NET DELAY        2.146        17.458  11      


                                                             CONSTRAINT     0.000        20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  12      
controller1/clk ( CLK )                                      NET DELAY      5.510        26.343  12      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -17.457  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      8.355  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i3/Q  (SLICE_R13C3B)
Path End         : {controller1/counter_203__i20/SR   controller1/counter_203__i21/SR}  (SLICE_R13C5C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.8% (route), 31.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.355 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
controller1/clk                                              NET DELAY      5.510         5.510  12      



controller1/counter_203__i3/CK->controller1/counter_203__i3/Q
                                          SLICE_R13C3B    CLK_TO_Q1_DELAY  1.391         6.901  2       
controller1/counter[2]                                    NET DELAY        2.675         9.576  2       
controller1/i4_4_lut/C->controller1/i4_4_lut/Z
                                          SLICE_R12C3A    B0_TO_F0_DELAY   0.450        10.026  1       
controller1/n10                                           NET DELAY        2.490        12.516  1       
controller1/i2_4_lut/D->controller1/i2_4_lut/Z
                                          SLICE_R12C4A    B1_TO_F1_DELAY   0.477        12.993  1       
controller1/n8990                                         NET DELAY        0.305        13.298  1       
controller1/i246_4_lut/A->controller1/i246_4_lut/Z
                                          SLICE_R12C4B    C0_TO_F0_DELAY   0.477        13.775  1       
controller1/n28                                           NET DELAY        0.305        14.080  1       
controller1/i268_4_lut/A->controller1/i268_4_lut/Z
                                          SLICE_R12C4B    C1_TO_F1_DELAY   0.477        14.557  1       
controller1/n36                                           NET DELAY        0.305        14.862  1       
controller1/i266_4_lut/D->controller1/i266_4_lut/Z
                                          SLICE_R12C4C    C0_TO_F0_DELAY   0.450        15.312  11      
controller1/counter_19__N_59 ( LSR )                      NET DELAY        2.146        17.458  11      


                                                             CONSTRAINT     0.000        20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  12      
controller1/clk ( CLK )                                      NET DELAY      5.510        26.343  12      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -17.457  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      8.355  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i3/Q  (SLICE_R13C3B)
Path End         : {controller1/counter_203__i8/SR   controller1/counter_203__i9/SR}  (SLICE_R13C4A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.8% (route), 31.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.355 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
controller1/clk                                              NET DELAY      5.510         5.510  12      



controller1/counter_203__i3/CK->controller1/counter_203__i3/Q
                                          SLICE_R13C3B    CLK_TO_Q1_DELAY  1.391         6.901  2       
controller1/counter[2]                                    NET DELAY        2.675         9.576  2       
controller1/i4_4_lut/C->controller1/i4_4_lut/Z
                                          SLICE_R12C3A    B0_TO_F0_DELAY   0.450        10.026  1       
controller1/n10                                           NET DELAY        2.490        12.516  1       
controller1/i2_4_lut/D->controller1/i2_4_lut/Z
                                          SLICE_R12C4A    B1_TO_F1_DELAY   0.477        12.993  1       
controller1/n8990                                         NET DELAY        0.305        13.298  1       
controller1/i246_4_lut/A->controller1/i246_4_lut/Z
                                          SLICE_R12C4B    C0_TO_F0_DELAY   0.477        13.775  1       
controller1/n28                                           NET DELAY        0.305        14.080  1       
controller1/i268_4_lut/A->controller1/i268_4_lut/Z
                                          SLICE_R12C4B    C1_TO_F1_DELAY   0.477        14.557  1       
controller1/n36                                           NET DELAY        0.305        14.862  1       
controller1/i266_4_lut/D->controller1/i266_4_lut/Z
                                          SLICE_R12C4C    C0_TO_F0_DELAY   0.450        15.312  11      
controller1/counter_19__N_59 ( LSR )                      NET DELAY        2.146        17.458  11      


                                                             CONSTRAINT     0.000        20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  12      
controller1/clk ( CLK )                                      NET DELAY      5.510        26.343  12      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -17.457  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      8.355  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i3/Q  (SLICE_R13C3B)
Path End         : {controller1/counter_203__i10/SR   controller1/counter_203__i11/SR}  (SLICE_R13C4B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.8% (route), 31.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.355 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
controller1/clk                                              NET DELAY      5.510         5.510  12      



controller1/counter_203__i3/CK->controller1/counter_203__i3/Q
                                          SLICE_R13C3B    CLK_TO_Q1_DELAY  1.391         6.901  2       
controller1/counter[2]                                    NET DELAY        2.675         9.576  2       
controller1/i4_4_lut/C->controller1/i4_4_lut/Z
                                          SLICE_R12C3A    B0_TO_F0_DELAY   0.450        10.026  1       
controller1/n10                                           NET DELAY        2.490        12.516  1       
controller1/i2_4_lut/D->controller1/i2_4_lut/Z
                                          SLICE_R12C4A    B1_TO_F1_DELAY   0.477        12.993  1       
controller1/n8990                                         NET DELAY        0.305        13.298  1       
controller1/i246_4_lut/A->controller1/i246_4_lut/Z
                                          SLICE_R12C4B    C0_TO_F0_DELAY   0.477        13.775  1       
controller1/n28                                           NET DELAY        0.305        14.080  1       
controller1/i268_4_lut/A->controller1/i268_4_lut/Z
                                          SLICE_R12C4B    C1_TO_F1_DELAY   0.477        14.557  1       
controller1/n36                                           NET DELAY        0.305        14.862  1       
controller1/i266_4_lut/D->controller1/i266_4_lut/Z
                                          SLICE_R12C4C    C0_TO_F0_DELAY   0.450        15.312  11      
controller1/counter_19__N_59 ( LSR )                      NET DELAY        2.146        17.458  11      


                                                             CONSTRAINT     0.000        20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  12      
controller1/clk ( CLK )                                      NET DELAY      5.510        26.343  12      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -17.457  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      8.355  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i3/Q  (SLICE_R13C3B)
Path End         : {controller1/counter_203__i12/SR   controller1/counter_203__i13/SR}  (SLICE_R13C4C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.8% (route), 31.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.355 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
controller1/clk                                              NET DELAY      5.510         5.510  12      



controller1/counter_203__i3/CK->controller1/counter_203__i3/Q
                                          SLICE_R13C3B    CLK_TO_Q1_DELAY  1.391         6.901  2       
controller1/counter[2]                                    NET DELAY        2.675         9.576  2       
controller1/i4_4_lut/C->controller1/i4_4_lut/Z
                                          SLICE_R12C3A    B0_TO_F0_DELAY   0.450        10.026  1       
controller1/n10                                           NET DELAY        2.490        12.516  1       
controller1/i2_4_lut/D->controller1/i2_4_lut/Z
                                          SLICE_R12C4A    B1_TO_F1_DELAY   0.477        12.993  1       
controller1/n8990                                         NET DELAY        0.305        13.298  1       
controller1/i246_4_lut/A->controller1/i246_4_lut/Z
                                          SLICE_R12C4B    C0_TO_F0_DELAY   0.477        13.775  1       
controller1/n28                                           NET DELAY        0.305        14.080  1       
controller1/i268_4_lut/A->controller1/i268_4_lut/Z
                                          SLICE_R12C4B    C1_TO_F1_DELAY   0.477        14.557  1       
controller1/n36                                           NET DELAY        0.305        14.862  1       
controller1/i266_4_lut/D->controller1/i266_4_lut/Z
                                          SLICE_R12C4C    C0_TO_F0_DELAY   0.450        15.312  11      
controller1/counter_19__N_59 ( LSR )                      NET DELAY        2.146        17.458  11      


                                                             CONSTRAINT     0.000        20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  12      
controller1/clk ( CLK )                                      NET DELAY      5.510        26.343  12      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -17.457  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      8.355  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i4/Q  (SLICE_R13C3C)
Path End         : controller1/counter_203__i4/D  (SLICE_R13C3C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      



controller1/counter_203__i4/CK->controller1/counter_203__i4/Q
                                          SLICE_R13C3C    CLK_TO_Q0_DELAY  0.768         3.809  2       
controller1/counter[3]                                    NET DELAY        0.870         4.679  2       
controller1/counter_203_add_4_5/C0->controller1/counter_203_add_4_5/S0
                                          SLICE_R13C3C    C0_TO_F0_DELAY   0.249         4.928  1       
controller1/n89[3] ( DI0 )                                NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i5/Q  (SLICE_R13C3C)
Path End         : controller1/counter_203__i5/D  (SLICE_R13C3C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      



controller1/counter_203__i5/CK->controller1/counter_203__i5/Q
                                          SLICE_R13C3C    CLK_TO_Q1_DELAY  0.768         3.809  2       
controller1/counter[4]                                    NET DELAY        0.870         4.679  2       
controller1/counter_203_add_4_5/C1->controller1/counter_203_add_4_5/S1
                                          SLICE_R13C3C    C1_TO_F1_DELAY   0.249         4.928  1       
controller1/n89[4] ( DI1 )                                NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i6/Q  (SLICE_R13C3D)
Path End         : controller1/counter_203__i6/D  (SLICE_R13C3D)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      



controller1/counter_203__i6/CK->controller1/counter_203__i6/Q
                                          SLICE_R13C3D    CLK_TO_Q0_DELAY  0.768         3.809  2       
controller1/counter[5]                                    NET DELAY        0.870         4.679  2       
controller1/counter_203_add_4_7/C0->controller1/counter_203_add_4_7/S0
                                          SLICE_R13C3D    C0_TO_F0_DELAY   0.249         4.928  1       
controller1/n89[5] ( DI0 )                                NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i7/Q  (SLICE_R13C3D)
Path End         : controller1/counter_203__i7/D  (SLICE_R13C3D)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      



controller1/counter_203__i7/CK->controller1/counter_203__i7/Q
                                          SLICE_R13C3D    CLK_TO_Q1_DELAY  0.768         3.809  2       
controller1/counter[6]                                    NET DELAY        0.870         4.679  2       
controller1/counter_203_add_4_7/C1->controller1/counter_203_add_4_7/S1
                                          SLICE_R13C3D    C1_TO_F1_DELAY   0.249         4.928  1       
controller1/n89[6] ( DI1 )                                NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i8/Q  (SLICE_R13C4A)
Path End         : controller1/counter_203__i8/D  (SLICE_R13C4A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      



controller1/counter_203__i8/CK->controller1/counter_203__i8/Q
                                          SLICE_R13C4A    CLK_TO_Q0_DELAY  0.768         3.809  2       
controller1/counter[7]                                    NET DELAY        0.870         4.679  2       
controller1/counter_203_add_4_9/C0->controller1/counter_203_add_4_9/S0
                                          SLICE_R13C4A    C0_TO_F0_DELAY   0.249         4.928  1       
controller1/n89[7] ( DI0 )                                NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i9/Q  (SLICE_R13C4A)
Path End         : controller1/counter_203__i9/D  (SLICE_R13C4A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      



controller1/counter_203__i9/CK->controller1/counter_203__i9/Q
                                          SLICE_R13C4A    CLK_TO_Q1_DELAY  0.768         3.809  3       
controller1/counter[8]                                    NET DELAY        0.870         4.679  3       
controller1/counter_203_add_4_9/C1->controller1/counter_203_add_4_9/S1
                                          SLICE_R13C4A    C1_TO_F1_DELAY   0.249         4.928  1       
controller1/n89[8] ( DI1 )                                NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i10/Q  (SLICE_R13C4B)
Path End         : controller1/counter_203__i10/D  (SLICE_R13C4B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      



controller1/counter_203__i10/CK->controller1/counter_203__i10/Q
                                          SLICE_R13C4B    CLK_TO_Q0_DELAY  0.768         3.809  2       
controller1/counter[9]                                    NET DELAY        0.870         4.679  2       
controller1/counter_203_add_4_11/C0->controller1/counter_203_add_4_11/S0
                                          SLICE_R13C4B    C0_TO_F0_DELAY   0.249         4.928  1       
controller1/n89[9] ( DI0 )                                NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i11/Q  (SLICE_R13C4B)
Path End         : controller1/counter_203__i11/D  (SLICE_R13C4B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      



controller1/counter_203__i11/CK->controller1/counter_203__i11/Q
                                          SLICE_R13C4B    CLK_TO_Q1_DELAY  0.768         3.809  2       
controller1/counter[10]                                   NET DELAY        0.870         4.679  2       
controller1/counter_203_add_4_11/C1->controller1/counter_203_add_4_11/S1
                                          SLICE_R13C4B    C1_TO_F1_DELAY   0.249         4.928  1       
controller1/n89[10] ( DI1 )                               NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i12/Q  (SLICE_R13C4C)
Path End         : controller1/counter_203__i12/D  (SLICE_R13C4C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      



controller1/counter_203__i12/CK->controller1/counter_203__i12/Q
                                          SLICE_R13C4C    CLK_TO_Q0_DELAY  0.768         3.809  3       
controller1/counter[11]                                   NET DELAY        0.870         4.679  3       
controller1/counter_203_add_4_13/C0->controller1/counter_203_add_4_13/S0
                                          SLICE_R13C4C    C0_TO_F0_DELAY   0.249         4.928  1       
controller1/n89[11] ( DI0 )                               NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_203__i13/Q  (SLICE_R13C4C)
Path End         : controller1/counter_203__i13/D  (SLICE_R13C4C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      



controller1/counter_203__i13/CK->controller1/counter_203__i13/Q
                                          SLICE_R13C4C    CLK_TO_Q1_DELAY  0.768         3.809  4       
controller1/counter[12]                                   NET DELAY        0.870         4.679  4       
controller1/counter_203_add_4_13/C1->controller1/counter_203_add_4_13/S1
                                          SLICE_R13C4C    C1_TO_F1_DELAY   0.249         4.928  1       
controller1/n89[12] ( DI1 )                               NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
controller1/clk ( CLK )                                      NET DELAY      3.041         3.041  13      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

