//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_12,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_13
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<129>;
	.reg .b32 	%r<294>;
	.reg .f32 	%f<89>;
	.reg .b64 	%rd<89>;
	.loc	1 19 0                          // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd51, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_0];
	ld.param.u64 	%rd52, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_1];
$L__tmp0:
	.loc	1 21 28                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:21:33
	shl.b32 	%r186, %r1, 10;
	ld.param.u64 	%rd53, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_2];
	ld.param.u64 	%rd54, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_3];
	.loc	1 22 36                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:22:36
	mov.u32 	%r187, %tid.x;
	shl.b32 	%r188, %r187, 2;
	ld.param.u64 	%rd55, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_4];
	and.b32  	%r189, %r188, 508;
	ld.param.u64 	%rd56, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_5];
	.loc	1 22 23                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:22:23
	or.b32  	%r190, %r186, %r189;
	ld.param.u64 	%rd57, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_6];
	or.b32  	%r191, %r190, 512;
	ld.param.u64 	%rd58, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_7];
	.loc	1 23 21                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:23:21
	setp.lt.s32 	%p1, %r190, 227328;
	ld.param.u64 	%rd59, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_8];
	setp.lt.s32 	%p5, %r191, 227328;
	ld.param.u64 	%rd60, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_9];
	.loc	1 25 19                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:25:19
	bfe.s32 	%r192, %r1, 21, 1;
	shr.u32 	%r193, %r192, 24;
	add.s32 	%r194, %r190, %r193;
	and.b32  	%r195, %r194, -256;
	sub.s32 	%r196, %r190, %r195;
	ld.param.u64 	%rd61, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_10];
	ld.param.u64 	%rd62, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_11];
	.loc	1 26 19                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:26:19
	mul.hi.s32 	%r198, %r190, -1818589755;
	mad.lo.s32 	%r199, %r190, 1, %r198;
	shr.u32 	%r200, %r199, 31;
	shr.s32 	%r201, %r199, 15;
	add.s32 	%r202, %r201, %r200;
	ld.param.u64 	%rd63, [triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_63_param_12];
	mul.hi.s32 	%r204, %r191, -1818589755;
	mad.lo.s32 	%r205, %r191, 1, %r204;
	shr.u32 	%r206, %r205, 31;
	shr.s32 	%r207, %r205, 15;
	add.s32 	%r208, %r207, %r206;
	.loc	1 37 35                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:37:35
	mul.lo.s32 	%r209, %r202, 56832;
	sub.s32 	%r210, %r190, %r209;
	mul.lo.s32 	%r211, %r208, 56832;
	sub.s32 	%r212, %r191, %r211;
	.loc	1 37 46                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:37:46
	mad.lo.s32 	%r213, %r202, 38400, %r210;
	mad.lo.s32 	%r214, %r208, 38400, %r212;
	.loc	1 37 30                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:37:30
	mul.wide.s32 	%rd64, %r213, 4;
	add.s64 	%rd33, %rd51, %rd64;
	mul.wide.s32 	%rd65, %r214, 4;
	add.s64 	%rd34, %rd51, %rd65;
	.loc	1 42 41                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:42:41
	mad.lo.s32 	%r215, %r202, 3072, %r196;
	mad.lo.s32 	%r216, %r208, 3072, %r196;
	.loc	1 24 21                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:24:21
	shr.s32 	%r217, %r194, 8;
	add.s32 	%r218, %r191, %r193;
	shr.s32 	%r219, %r218, 8;
	.loc	1 24 28                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:24:28
	mul.hi.s32 	%r220, %r219, -1818589755;
	mad.lo.s32 	%r221, %r219, 1, %r220;
	shr.u32 	%r222, %r221, 31;
	shr.s32 	%r223, %r221, 7;
	add.s32 	%r224, %r223, %r222;
	mul.lo.s32 	%r225, %r224, 222;
	sub.s32 	%r226, %r219, %r225;
	mul.hi.s32 	%r227, %r217, -1818589755;
	mad.lo.s32 	%r228, %r217, 1, %r227;
	shr.u32 	%r229, %r228, 31;
	shr.s32 	%r230, %r228, 7;
	add.s32 	%r231, %r230, %r229;
	mul.lo.s32 	%r232, %r231, 222;
	sub.s32 	%r233, %r217, %r232;
	.loc	1 28 31                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:28:31
	mul.wide.s32 	%rd66, %r233, 4;
	add.s64 	%rd1, %rd58, %rd66;
	mul.wide.s32 	%rd67, %r226, 4;
	add.s64 	%rd5, %rd58, %rd67;
	.loc	1 28 36                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:28:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r8 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r9 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 29 31                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:29:31
	add.s64 	%rd9, %rd59, %rd66;
	add.s64 	%rd13, %rd59, %rd67;
	.loc	1 29 36                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:29:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r11;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r13;
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r14 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r14;
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r15 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r15;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r16 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f7, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r17 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f8, %r17;
	.loc	1 30 31                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:30:31
	add.s64 	%rd17, %rd60, %rd66;
	add.s64 	%rd21, %rd60, %rd67;
	.loc	1 30 36                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:30:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r22 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r23 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r24 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r25 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 31 32                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:31:32
	add.s64 	%rd25, %rd61, %rd66;
	add.s64 	%rd29, %rd61, %rd67;
	.loc	1 31 37                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:31:37
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r26 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r27 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r28 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r29, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r29 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r30 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r31 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r32 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r33 }, [ %rd29 + 0 ];
	// end inline asm
	.loc	1 36 18                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:36:18
	setp.lt.s32 	%p107, %r226, 150;
	setp.lt.s32 	%p108, %r233, 150;
	.loc	1 37 64                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:37:64
	and.pred  	%p33, %p1, %p108;
	and.pred  	%p38, %p5, %p107;
	mov.b32 	%r38, 0;
	.loc	1 37 57                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:37:57
	// begin inline asm
	mov.u32 %r34, 0x0;
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	@%p33 ld.global.v4.b32 { %r34, %r35, %r36, %r37 }, [ %rd33 + 0 ];
	@!%p33 mov.u32 %r34, %r38;
	@!%p33 mov.u32 %r35, %r38;
	@!%p33 mov.u32 %r36, %r38;
	@!%p33 mov.u32 %r37, %r38;
	// end inline asm
	// begin inline asm
	mov.u32 %r42, 0x0;
	mov.u32 %r43, 0x0;
	mov.u32 %r44, 0x0;
	mov.u32 %r45, 0x0;
	@%p38 ld.global.v4.b32 { %r42, %r43, %r44, %r45 }, [ %rd34 + 0 ];
	@!%p38 mov.u32 %r42, %r38;
	@!%p38 mov.u32 %r43, %r38;
	@!%p38 mov.u32 %r44, %r38;
	@!%p38 mov.u32 %r45, %r38;
	// end inline asm
	.loc	1 41 18                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:41:18
	add.s32 	%r234, %r233, -150;
	add.s32 	%r235, %r226, -150;
	setp.lt.u32 	%p109, %r235, 12;
	setp.lt.u32 	%p110, %r234, 12;
	.loc	1 42 41                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:42:41
	shl.b32 	%r236, %r233, 8;
	shl.b32 	%r237, %r226, 8;
	.loc	1 42 31                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:42:31
	cvt.s64.s32 	%rd68, %r236;
	cvt.s64.s32 	%rd69, %r215;
	add.s64 	%rd70, %rd69, %rd68;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd52, %rd71;
	add.s64 	%rd35, %rd72, -153600;
	cvt.s64.s32 	%rd73, %r237;
	cvt.s64.s32 	%rd74, %r216;
	add.s64 	%rd75, %rd74, %rd73;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd52, %rd76;
	add.s64 	%rd36, %rd77, -153600;
	.loc	1 42 73                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:42:73
	and.pred  	%p43, %p1, %p110;
	and.pred  	%p48, %p5, %p109;
	.loc	1 42 66                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:42:66
	// begin inline asm
	mov.u32 %r50, 0x0;
	mov.u32 %r51, 0x0;
	mov.u32 %r52, 0x0;
	mov.u32 %r53, 0x0;
	@%p43 ld.global.v4.b32 { %r50, %r51, %r52, %r53 }, [ %rd35 + 0 ];
	@!%p43 mov.u32 %r50, %r38;
	@!%p43 mov.u32 %r51, %r38;
	@!%p43 mov.u32 %r52, %r38;
	@!%p43 mov.u32 %r53, %r38;
	// end inline asm
	// begin inline asm
	mov.u32 %r58, 0x0;
	mov.u32 %r59, 0x0;
	mov.u32 %r60, 0x0;
	mov.u32 %r61, 0x0;
	@%p48 ld.global.v4.b32 { %r58, %r59, %r60, %r61 }, [ %rd36 + 0 ];
	@!%p48 mov.u32 %r58, %r38;
	@!%p48 mov.u32 %r59, %r38;
	@!%p48 mov.u32 %r60, %r38;
	@!%p48 mov.u32 %r61, %r38;
	// end inline asm
	.loc	1 46 20                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:46:20
	add.s32 	%r238, %r233, -162;
	add.s32 	%r239, %r226, -162;
	setp.lt.u32 	%p111, %r239, 12;
	setp.lt.u32 	%p112, %r238, 12;
	.loc	1 47 31                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:47:31
	add.s64 	%rd78, %rd53, %rd71;
	add.s64 	%rd37, %rd78, -165888;
	add.s64 	%rd79, %rd53, %rd76;
	add.s64 	%rd38, %rd79, -165888;
	.loc	1 47 74                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:47:74
	and.pred  	%p53, %p1, %p112;
	and.pred  	%p58, %p5, %p111;
	.loc	1 47 66                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:47:66
	// begin inline asm
	mov.u32 %r66, 0x0;
	mov.u32 %r67, 0x0;
	mov.u32 %r68, 0x0;
	mov.u32 %r69, 0x0;
	@%p53 ld.global.v4.b32 { %r66, %r67, %r68, %r69 }, [ %rd37 + 0 ];
	@!%p53 mov.u32 %r66, %r38;
	@!%p53 mov.u32 %r67, %r38;
	@!%p53 mov.u32 %r68, %r38;
	@!%p53 mov.u32 %r69, %r38;
	// end inline asm
	// begin inline asm
	mov.u32 %r74, 0x0;
	mov.u32 %r75, 0x0;
	mov.u32 %r76, 0x0;
	mov.u32 %r77, 0x0;
	@%p58 ld.global.v4.b32 { %r74, %r75, %r76, %r77 }, [ %rd38 + 0 ];
	@!%p58 mov.u32 %r74, %r38;
	@!%p58 mov.u32 %r75, %r38;
	@!%p58 mov.u32 %r76, %r38;
	@!%p58 mov.u32 %r77, %r38;
	// end inline asm
	.loc	1 51 20                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:51:20
	add.s32 	%r240, %r233, -174;
	add.s32 	%r241, %r226, -174;
	setp.lt.u32 	%p113, %r241, 12;
	setp.lt.u32 	%p114, %r240, 12;
	.loc	1 52 31                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:52:31
	add.s64 	%rd80, %rd54, %rd71;
	add.s64 	%rd39, %rd80, -178176;
	add.s64 	%rd81, %rd54, %rd76;
	add.s64 	%rd40, %rd81, -178176;
	.loc	1 52 74                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:52:74
	and.pred  	%p63, %p1, %p114;
	and.pred  	%p68, %p5, %p113;
	.loc	1 52 66                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:52:66
	// begin inline asm
	mov.u32 %r82, 0x0;
	mov.u32 %r83, 0x0;
	mov.u32 %r84, 0x0;
	mov.u32 %r85, 0x0;
	@%p63 ld.global.v4.b32 { %r82, %r83, %r84, %r85 }, [ %rd39 + 0 ];
	@!%p63 mov.u32 %r82, %r38;
	@!%p63 mov.u32 %r83, %r38;
	@!%p63 mov.u32 %r84, %r38;
	@!%p63 mov.u32 %r85, %r38;
	// end inline asm
	// begin inline asm
	mov.u32 %r90, 0x0;
	mov.u32 %r91, 0x0;
	mov.u32 %r92, 0x0;
	mov.u32 %r93, 0x0;
	@%p68 ld.global.v4.b32 { %r90, %r91, %r92, %r93 }, [ %rd40 + 0 ];
	@!%p68 mov.u32 %r90, %r38;
	@!%p68 mov.u32 %r91, %r38;
	@!%p68 mov.u32 %r92, %r38;
	@!%p68 mov.u32 %r93, %r38;
	// end inline asm
	.loc	1 56 20                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:56:20
	add.s32 	%r242, %r233, -186;
	add.s32 	%r243, %r226, -186;
	setp.lt.u32 	%p115, %r243, 12;
	setp.lt.u32 	%p116, %r242, 12;
	.loc	1 57 31                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:57:31
	add.s64 	%rd82, %rd55, %rd71;
	add.s64 	%rd41, %rd82, -190464;
	add.s64 	%rd83, %rd55, %rd76;
	add.s64 	%rd42, %rd83, -190464;
	.loc	1 57 74                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:57:74
	and.pred  	%p73, %p1, %p116;
	and.pred  	%p78, %p5, %p115;
	.loc	1 57 66                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:57:66
	// begin inline asm
	mov.u32 %r98, 0x0;
	mov.u32 %r99, 0x0;
	mov.u32 %r100, 0x0;
	mov.u32 %r101, 0x0;
	@%p73 ld.global.v4.b32 { %r98, %r99, %r100, %r101 }, [ %rd41 + 0 ];
	@!%p73 mov.u32 %r98, %r38;
	@!%p73 mov.u32 %r99, %r38;
	@!%p73 mov.u32 %r100, %r38;
	@!%p73 mov.u32 %r101, %r38;
	// end inline asm
	// begin inline asm
	mov.u32 %r106, 0x0;
	mov.u32 %r107, 0x0;
	mov.u32 %r108, 0x0;
	mov.u32 %r109, 0x0;
	@%p78 ld.global.v4.b32 { %r106, %r107, %r108, %r109 }, [ %rd42 + 0 ];
	@!%p78 mov.u32 %r106, %r38;
	@!%p78 mov.u32 %r107, %r38;
	@!%p78 mov.u32 %r108, %r38;
	@!%p78 mov.u32 %r109, %r38;
	// end inline asm
	.loc	1 61 20                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:61:20
	add.s32 	%r244, %r233, -198;
	setp.lt.u32 	%p117, %r244, 12;
	add.s32 	%r245, %r226, -198;
	setp.lt.u32 	%p118, %r245, 12;
	.loc	1 62 31                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:62:31
	add.s64 	%rd84, %rd56, %rd71;
	add.s64 	%rd43, %rd84, -202752;
	add.s64 	%rd85, %rd56, %rd76;
	add.s64 	%rd44, %rd85, -202752;
	.loc	1 62 74                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:62:74
	and.pred  	%p83, %p1, %p117;
	and.pred  	%p88, %p5, %p118;
	.loc	1 62 66                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:62:66
	// begin inline asm
	mov.u32 %r114, 0x0;
	mov.u32 %r115, 0x0;
	mov.u32 %r116, 0x0;
	mov.u32 %r117, 0x0;
	@%p83 ld.global.v4.b32 { %r114, %r115, %r116, %r117 }, [ %rd43 + 0 ];
	@!%p83 mov.u32 %r114, %r38;
	@!%p83 mov.u32 %r115, %r38;
	@!%p83 mov.u32 %r116, %r38;
	@!%p83 mov.u32 %r117, %r38;
	// end inline asm
	// begin inline asm
	mov.u32 %r122, 0x0;
	mov.u32 %r123, 0x0;
	mov.u32 %r124, 0x0;
	mov.u32 %r125, 0x0;
	@%p88 ld.global.v4.b32 { %r122, %r123, %r124, %r125 }, [ %rd44 + 0 ];
	@!%p88 mov.u32 %r122, %r38;
	@!%p88 mov.u32 %r123, %r38;
	@!%p88 mov.u32 %r124, %r38;
	@!%p88 mov.u32 %r125, %r38;
	// end inline asm
	.loc	1 63 20                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:63:20
	setp.gt.s32 	%p119, %r233, 209;
	setp.gt.s32 	%p120, %r226, 209;
	.loc	1 66 31                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:66:31
	add.s64 	%rd86, %rd57, %rd71;
	add.s64 	%rd45, %rd86, -215040;
	add.s64 	%rd87, %rd57, %rd76;
	add.s64 	%rd46, %rd87, -215040;
	.loc	1 66 74                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:66:74
	and.pred  	%p93, %p1, %p119;
	and.pred  	%p98, %p5, %p120;
	.loc	1 66 66                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:66:66
	// begin inline asm
	mov.u32 %r130, 0x0;
	mov.u32 %r131, 0x0;
	mov.u32 %r132, 0x0;
	mov.u32 %r133, 0x0;
	@%p93 ld.global.v4.b32 { %r130, %r131, %r132, %r133 }, [ %rd45 + 0 ];
	@!%p93 mov.u32 %r130, %r38;
	@!%p93 mov.u32 %r131, %r38;
	@!%p93 mov.u32 %r132, %r38;
	@!%p93 mov.u32 %r133, %r38;
	// end inline asm
	// begin inline asm
	mov.u32 %r138, 0x0;
	mov.u32 %r139, 0x0;
	mov.u32 %r140, 0x0;
	mov.u32 %r141, 0x0;
	@%p98 ld.global.v4.b32 { %r138, %r139, %r140, %r141 }, [ %rd46 + 0 ];
	@!%p98 mov.u32 %r138, %r38;
	@!%p98 mov.u32 %r139, %r38;
	@!%p98 mov.u32 %r140, %r38;
	@!%p98 mov.u32 %r141, %r38;
	// end inline asm
	.loc	1 75 20                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:75:20
	add.f32 	%f9, %f1, 0f3727C5AC;
	add.f32 	%f10, %f2, 0f3727C5AC;
	add.f32 	%f11, %f3, 0f3727C5AC;
	add.f32 	%f12, %f4, 0f3727C5AC;
	add.f32 	%f13, %f5, 0f3727C5AC;
	add.f32 	%f14, %f6, 0f3727C5AC;
	add.f32 	%f15, %f7, 0f3727C5AC;
	add.f32 	%f16, %f8, 0f3727C5AC;
	.loc	1 76 27                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:76:27
	sqrt.approx.ftz.f32 	%f17, %f9;
	sqrt.approx.ftz.f32 	%f18, %f10;
	sqrt.approx.ftz.f32 	%f19, %f11;
	sqrt.approx.ftz.f32 	%f20, %f12;
	sqrt.approx.ftz.f32 	%f21, %f13;
	sqrt.approx.ftz.f32 	%f22, %f14;
	sqrt.approx.ftz.f32 	%f23, %f15;
	sqrt.approx.ftz.f32 	%f24, %f16;
	.loc	1 28 36                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:28:36
	mov.b32 	%f25, %r9;
	mov.b32 	%f26, %r8;
	mov.b32 	%f27, %r7;
	mov.b32 	%f28, %r6;
	mov.b32 	%f29, %r5;
	mov.b32 	%f30, %r4;
	mov.b32 	%f31, %r3;
	mov.b32 	%f32, %r2;
	.loc	1 31 37                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:31:37
	mov.b32 	%f33, %r33;
	mov.b32 	%f34, %r32;
	mov.b32 	%f35, %r31;
	mov.b32 	%f36, %r30;
	mov.b32 	%f37, %r29;
	mov.b32 	%f38, %r28;
	mov.b32 	%f39, %r27;
	mov.b32 	%f40, %r26;
	.loc	1 30 36                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:30:36
	mov.b32 	%f41, %r25;
	mov.b32 	%f42, %r24;
	mov.b32 	%f43, %r23;
	mov.b32 	%f44, %r22;
	mov.b32 	%f45, %r21;
	mov.b32 	%f46, %r20;
	mov.b32 	%f47, %r19;
	mov.b32 	%f48, %r18;
	.loc	1 78 20                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:78:20
	mov.b32 	%r148, %f17;
	mov.b32 	%r147, 1065353216;
	// begin inline asm
	div.full.f32 %r146, %r147, %r148;
	// end inline asm
	mov.b32 	%f49, %r146;
	mov.b32 	%r151, %f18;
	// begin inline asm
	div.full.f32 %r149, %r147, %r151;
	// end inline asm
	mov.b32 	%f50, %r149;
	mov.b32 	%r154, %f19;
	// begin inline asm
	div.full.f32 %r152, %r147, %r154;
	// end inline asm
	mov.b32 	%f51, %r152;
	mov.b32 	%r157, %f20;
	// begin inline asm
	div.full.f32 %r155, %r147, %r157;
	// end inline asm
	mov.b32 	%f52, %r155;
	mov.b32 	%r160, %f21;
	// begin inline asm
	div.full.f32 %r158, %r147, %r160;
	// end inline asm
	mov.b32 	%f53, %r158;
	mov.b32 	%r163, %f22;
	// begin inline asm
	div.full.f32 %r161, %r147, %r163;
	// end inline asm
	mov.b32 	%f54, %r161;
	mov.b32 	%r166, %f23;
	// begin inline asm
	div.full.f32 %r164, %r147, %r166;
	// end inline asm
	mov.b32 	%f55, %r164;
	mov.b32 	%r169, %f24;
	// begin inline asm
	div.full.f32 %r167, %r147, %r169;
	// end inline asm
	mov.b32 	%f56, %r167;
	.loc	1 67 35                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:67:35
	selp.b32 	%r246, %r125, %r141, %p118;
	selp.b32 	%r247, %r124, %r140, %p118;
	selp.b32 	%r248, %r123, %r139, %p118;
	selp.b32 	%r249, %r122, %r138, %p118;
	selp.b32 	%r250, %r117, %r133, %p117;
	selp.b32 	%r251, %r116, %r132, %p117;
	selp.b32 	%r252, %r115, %r131, %p117;
	selp.b32 	%r253, %r114, %r130, %p117;
	.loc	1 68 35                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:68:35
	selp.b32 	%r254, %r98, %r253, %p116;
	selp.b32 	%r255, %r99, %r252, %p116;
	selp.b32 	%r256, %r100, %r251, %p116;
	selp.b32 	%r257, %r101, %r250, %p116;
	selp.b32 	%r258, %r106, %r249, %p115;
	selp.b32 	%r259, %r107, %r248, %p115;
	selp.b32 	%r260, %r108, %r247, %p115;
	selp.b32 	%r261, %r109, %r246, %p115;
	.loc	1 69 35                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:69:35
	selp.b32 	%r262, %r93, %r261, %p113;
	selp.b32 	%r263, %r92, %r260, %p113;
	selp.b32 	%r264, %r91, %r259, %p113;
	selp.b32 	%r265, %r90, %r258, %p113;
	selp.b32 	%r266, %r85, %r257, %p114;
	selp.b32 	%r267, %r84, %r256, %p114;
	selp.b32 	%r268, %r83, %r255, %p114;
	selp.b32 	%r269, %r82, %r254, %p114;
	.loc	1 70 35                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:70:35
	selp.b32 	%r270, %r66, %r269, %p112;
	selp.b32 	%r271, %r67, %r268, %p112;
	selp.b32 	%r272, %r68, %r267, %p112;
	selp.b32 	%r273, %r69, %r266, %p112;
	selp.b32 	%r274, %r74, %r265, %p111;
	selp.b32 	%r275, %r75, %r264, %p111;
	selp.b32 	%r276, %r76, %r263, %p111;
	selp.b32 	%r277, %r77, %r262, %p111;
	.loc	1 71 34                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:71:34
	selp.b32 	%r278, %r61, %r277, %p109;
	selp.b32 	%r279, %r60, %r276, %p109;
	selp.b32 	%r280, %r59, %r275, %p109;
	selp.b32 	%r281, %r58, %r274, %p109;
	selp.b32 	%r282, %r53, %r273, %p110;
	selp.b32 	%r283, %r52, %r272, %p110;
	selp.b32 	%r284, %r51, %r271, %p110;
	selp.b32 	%r285, %r50, %r270, %p110;
	.loc	1 72 33                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:72:33
	selp.b32 	%r170, %r34, %r285, %p108;
	selp.b32 	%r171, %r35, %r284, %p108;
	selp.b32 	%r172, %r36, %r283, %p108;
	selp.b32 	%r173, %r37, %r282, %p108;
	selp.b32 	%r174, %r42, %r281, %p107;
	selp.b32 	%r175, %r43, %r280, %p107;
	selp.b32 	%r176, %r44, %r279, %p107;
	selp.b32 	%r177, %r45, %r278, %p107;
	mov.b32 	%f57, %r177;
	mov.b32 	%f58, %r176;
	mov.b32 	%f59, %r175;
	mov.b32 	%f60, %r174;
	mov.b32 	%f61, %r173;
	mov.b32 	%f62, %r172;
	mov.b32 	%f63, %r171;
	mov.b32 	%f64, %r170;
	.loc	1 73 20                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:73:20
	sub.f32 	%f65, %f64, %f32;
	sub.f32 	%f66, %f63, %f31;
	sub.f32 	%f67, %f62, %f30;
	sub.f32 	%f68, %f61, %f29;
	sub.f32 	%f69, %f60, %f28;
	sub.f32 	%f70, %f59, %f27;
	sub.f32 	%f71, %f58, %f26;
	sub.f32 	%f72, %f57, %f25;
	.loc	1 81 20                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:81:20
	mul.f32 	%f73, %f72, %f56;
	mul.f32 	%f74, %f71, %f55;
	mul.f32 	%f75, %f70, %f54;
	mul.f32 	%f76, %f69, %f53;
	mul.f32 	%f77, %f68, %f52;
	mul.f32 	%f78, %f67, %f51;
	mul.f32 	%f79, %f66, %f50;
	mul.f32 	%f80, %f65, %f49;
	.loc	1 83 20                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:83:20
	fma.rn.f32 	%f81, %f80, %f48, %f40;
	fma.rn.f32 	%f82, %f79, %f47, %f39;
	fma.rn.f32 	%f83, %f78, %f46, %f38;
	fma.rn.f32 	%f84, %f77, %f45, %f37;
	fma.rn.f32 	%f85, %f76, %f44, %f36;
	fma.rn.f32 	%f86, %f75, %f43, %f35;
	fma.rn.f32 	%f87, %f74, %f42, %f34;
	fma.rn.f32 	%f88, %f73, %f41, %f33;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p121, %f88, 0f00000000;
	setp.lt.f32 	%p122, %f87, 0f00000000;
	setp.lt.f32 	%p123, %f86, 0f00000000;
	setp.lt.f32 	%p124, %f85, 0f00000000;
	setp.lt.f32 	%p125, %f84, 0f00000000;
	setp.lt.f32 	%p126, %f83, 0f00000000;
	setp.lt.f32 	%p127, %f82, 0f00000000;
	setp.lt.f32 	%p128, %f81, 0f00000000;
$L__tmp2:
	.loc	1 86 25                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:86:25
	mul.wide.s32 	%rd88, %r190, 4;
	add.s64 	%rd47, %rd62, %rd88;
	add.s64 	%rd48, %rd47, 2048;
	.loc	1 86 37                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:86:37
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd47 + 0 ], { %r170, %r171, %r172, %r173 };
	// end inline asm
	// begin inline asm
	@%p5 st.global.v4.b32 [ %rd48 + 0 ], { %r174, %r175, %r176, %r177 };
	// end inline asm
	.loc	1 87 25                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:87:25
	add.s64 	%rd49, %rd63, %rd88;
	add.s64 	%rd50, %rd49, 2048;
	.loc	1 87 37                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:87:37
	mov.b32 	%r286, %f88;
	mov.b32 	%r287, %f87;
	mov.b32 	%r288, %f86;
	mov.b32 	%r289, %f85;
	mov.b32 	%r290, %f84;
	mov.b32 	%r291, %f83;
	mov.b32 	%r292, %f82;
	mov.b32 	%r293, %f81;
$L__tmp3:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r178, 0, %r293, %p128;
	selp.b32 	%r179, 0, %r292, %p127;
	selp.b32 	%r180, 0, %r291, %p126;
	selp.b32 	%r181, 0, %r290, %p125;
$L__tmp4:
	.loc	1 87 37                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:87:37
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd49 + 0 ], { %r178, %r179, %r180, %r181 };
	// end inline asm
$L__tmp5:
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r182, 0, %r289, %p124;
	selp.b32 	%r183, 0, %r288, %p123;
	selp.b32 	%r184, 0, %r287, %p122;
	selp.b32 	%r185, 0, %r286, %p121;
$L__tmp6:
	.loc	1 87 37                         // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:87:37
	// begin inline asm
	@%p5 st.global.v4.b32 [ %rd50 + 0 ], { %r182, %r183, %r184, %r185 };
	// end inline asm
	.loc	1 87 4                          // celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py:87:4
	ret;
$L__tmp7:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/el/celpptthg6ez27wc3oycnreqokr5h7eoknnr2k6bh6odpromn3nq.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 210                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xcb DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 101
.b8 108
.b8 112
.b8 112
.b8 116
.b8 116
.b8 104
.b8 103
.b8 54
.b8 101
.b8 122
.b8 50
.b8 55
.b8 119
.b8 99
.b8 51
.b8 111
.b8 121
.b8 99
.b8 110
.b8 114
.b8 101
.b8 113
.b8 111
.b8 107
.b8 114
.b8 53
.b8 104
.b8 55
.b8 101
.b8 111
.b8 107
.b8 110
.b8 110
.b8 114
.b8 50
.b8 107
.b8 54
.b8 98
.b8 104
.b8 54
.b8 111
.b8 100
.b8 112
.b8 114
.b8 111
.b8 109
.b8 110
.b8 51
.b8 110
.b8 113
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 101
.b8 108
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x44 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 99
.b8 97
.b8 116
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 54
.b8 51
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xa7:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xbc:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp6                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 85                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
