#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec  3 18:10:16 2023
# Process ID: 17816
# Current directory: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.runs/synth_1_copy_1
# Command line: vivado.exe -log wrap.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrap.tcl
# Log file: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.runs/synth_1_copy_1/wrap.vds
# Journal file: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.runs/synth_1_copy_1\vivado.jou
# Running On: DESKTOP-21L0LE9, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 8468 MB
#-----------------------------------------------------------
source wrap.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 393.656 ; gain = 63.973
Command: read_checkpoint -auto_incremental -incremental {D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/utils_1/imports/synth_1/wrap.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/utils_1/imports/synth_1/wrap.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top wrap -part xcau25p-sfvb784-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau25p'
INFO: [Device 21-403] Loading part xcau25p-sfvb784-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20532
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1865.754 ; gain = 371.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrap' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/wrap.v:22]
INFO: [Synth 8-6157] synthesizing module 'INOUT_GEN1' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/new/INOUT_GEN1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INOUT_GEN1' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/new/INOUT_GEN1.v:23]
INFO: [Synth 8-6157] synthesizing module 'INTT_GEN1' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/new/INTT_GEN1.v:45]
INFO: [Synth 8-6155] done synthesizing module 'INTT_GEN1' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/new/INTT_GEN1.v:45]
INFO: [Synth 8-6157] synthesizing module 'NTT_GEN1' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/code/Address_GenNTTBU1/Address_Gen.srcs/sources_1/new/NTT_GEN1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NTT_GEN1' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/code/Address_GenNTTBU1/Address_Gen.srcs/sources_1/new/NTT_GEN1.v:24]
INFO: [Synth 8-6157] synthesizing module 'ROMIN1' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/ROMIN1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ROMIN1' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/ROMIN1.v:22]
INFO: [Synth 8-6157] synthesizing module 'mode' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/new/mode.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mode' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/new/mode.v:22]
INFO: [Synth 8-6157] synthesizing module 'Address_Gen' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/Address_Gen.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/Address_Gen.v:81]
INFO: [Synth 8-6155] done synthesizing module 'Address_Gen' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/Address_Gen.v:22]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/RAM.v:79]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/RAM.v:79]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/ROM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/ROM.v:22]
INFO: [Synth 8-6157] synthesizing module 'butterfly' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/butterfly.v:97]
INFO: [Synth 8-6157] synthesizing module 'MULT3' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.runs/synth_1_copy_1/.Xil/Vivado-17816-DESKTOP-21L0LE9/realtime/MULT3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MULT3' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.runs/synth_1_copy_1/.Xil/Vivado-17816-DESKTOP-21L0LE9/realtime/MULT3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'barrett' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/barrett.v:57]
INFO: [Synth 8-6157] synthesizing module 'MULT6' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.runs/synth_1_copy_1/.Xil/Vivado-17816-DESKTOP-21L0LE9/realtime/MULT6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MULT6' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.runs/synth_1_copy_1/.Xil/Vivado-17816-DESKTOP-21L0LE9/realtime/MULT6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'barrett' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/barrett.v:57]
INFO: [Synth 8-6157] synthesizing module 'BKmodADD' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodADD.v:21]
INFO: [Synth 8-6157] synthesizing module 'pg16SUM' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodADD.v:126]
INFO: [Synth 8-6155] done synthesizing module 'pg16SUM' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodADD.v:126]
INFO: [Synth 8-6157] synthesizing module 'GrayCell' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/GrayCell.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GrayCell' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/GrayCell.v:1]
INFO: [Synth 8-6157] synthesizing module 'BlackCell' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BlackCell.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BlackCell' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BlackCell.v:1]
INFO: [Synth 8-6157] synthesizing module 'xor16SUM' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodADD.v:105]
INFO: [Synth 8-6155] done synthesizing module 'xor16SUM' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodADD.v:105]
INFO: [Synth 8-6155] done synthesizing module 'BKmodADD' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodADD.v:21]
INFO: [Synth 8-6157] synthesizing module 'BKmodSUB' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodSUB.v:22]
INFO: [Synth 8-6157] synthesizing module 'pg16SUB' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodSUB.v:126]
INFO: [Synth 8-6155] done synthesizing module 'pg16SUB' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodSUB.v:126]
INFO: [Synth 8-6157] synthesizing module 'xor16SUB' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodSUB.v:106]
INFO: [Synth 8-6155] done synthesizing module 'xor16SUB' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodSUB.v:106]
INFO: [Synth 8-6155] done synthesizing module 'BKmodSUB' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/BKmodSUB.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux_xx2' [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/mux_xx2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux_xx2' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/mux_xx2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'butterfly' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/butterfly.v:97]
INFO: [Synth 8-6155] done synthesizing module 'wrap' (0#1) [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/sources_1/imports/WrapKyber/wrap.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1964.539 ; gain = 470.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1979.215 ; gain = 485.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1979.215 ; gain = 485.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1979.215 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.gen/sources_1/ip/MULT6/MULT6/MULT6_in_context.xdc] for cell 'ibutterfly1/ibarrett/iMULT62'
Finished Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.gen/sources_1/ip/MULT6/MULT6/MULT6_in_context.xdc] for cell 'ibutterfly1/ibarrett/iMULT62'
Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.gen/sources_1/ip/MULT6/MULT6/MULT6_in_context.xdc] for cell 'ibutterfly1/ibarrett/iMULT63'
Finished Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.gen/sources_1/ip/MULT6/MULT6/MULT6_in_context.xdc] for cell 'ibutterfly1/ibarrett/iMULT63'
Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.gen/sources_1/ip/MULT3/MULT3/MULT3_in_context.xdc] for cell 'ibutterfly1/iMULT31'
Finished Parsing XDC File [d:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.gen/sources_1/ip/MULT3/MULT3/MULT3_in_context.xdc] for cell 'ibutterfly1/iMULT31'
Parsing XDC File [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/constrs_1/new/302.xdc]
create_clock: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2101.305 ; gain = 17.906
Finished Parsing XDC File [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.srcs/constrs_1/new/302.xdc]
Parsing XDC File [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.runs/synth_1_copy_1/dont_touch.xdc]
Finished Parsing XDC File [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.runs/synth_1_copy_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2101.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2101.305 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'ibutterfly1/iMULT31' at clock pin 'CLK' is different from the actual clock period '3.311', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'ibutterfly1/ibarrett/iMULT62' at clock pin 'CLK' is different from the actual clock period '3.311', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'ibutterfly1/ibarrett/iMULT63' at clock pin 'CLK' is different from the actual clock period '3.311', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2101.305 ; gain = 607.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau25p-sfvb784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2101.305 ; gain = 607.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ibutterfly1/ibarrett/iMULT62. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ibutterfly1/ibarrett/iMULT63. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ibutterfly1/iMULT31. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2101.305 ; gain = 607.438
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "RAM:/mem_reg"
INFO: [Synth 8-3971] The signal "RAM:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 2101.305 ; gain = 607.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	               4K Bit	(256 X 16 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1200 (col length:96)
BRAMs: 600 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "wrap/iRAM1/mem_reg"
INFO: [Synth 8-3971] The signal "wrap/iRAM1/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 2101.305 ; gain = 607.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|wrap        | iINTT_GEN1/a_reg  | 1024x23       | Block RAM      | 
|wrap        | iNTT_GEN1/a_reg   | 1024x23       | Block RAM      | 
|wrap        | iINOUT_GEN1/a_reg | 128x9         | Block RAM      | 
|wrap        | iROM/tw1_reg      | 128x12        | Block RAM      | 
|wrap        | iROMIN11/a_reg    | 256x9         | Block RAM      | 
|wrap        | iROMIN11/b_reg    | 256x9         | Block RAM      | 
|wrap        | iINTT_GEN1/a_reg  | 1024x23       | Block RAM      | 
|wrap        | iNTT_GEN1/a_reg   | 1024x23       | Block RAM      | 
|wrap        | iINOUT_GEN1/a_reg | 128x9         | Block RAM      | 
|wrap        | iROM/tw1_reg      | 128x12        | Block RAM      | 
|wrap        | iROMIN11/a_reg    | 256x9         | Block RAM      | 
|wrap        | iROMIN11/b_reg    | 256x9         | Block RAM      | 
+------------+-------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|wrap        | iRAM1/mem_reg | 256 x 16(NO_CHANGE)    | W | R | 256 x 16(NO_CHANGE)    | W | R | Port A and B     | 1      | 0      | 1               | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 2439.520 ; gain = 945.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:59 . Memory (MB): peak = 2528.820 ; gain = 1034.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|wrap        | iRAM1/mem_reg | 256 x 16(NO_CHANGE)    | W | R | 256 x 16(NO_CHANGE)    | W | R | Port A and B     | 1      | 0      | 1               | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance iRAM1/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance iRAM1/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance iINTT_GEN1/a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance iNTT_GEN1/a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance iINOUT_GEN1/a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance iROM/tw1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance iROMIN11/a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance iROMIN11/a_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:01:59 . Memory (MB): peak = 2528.820 ; gain = 1034.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 2528.820 ; gain = 1034.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 2528.820 ; gain = 1034.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 2528.820 ; gain = 1034.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 2528.820 ; gain = 1034.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 2528.820 ; gain = 1034.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 2528.820 ; gain = 1034.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MULT3         |         1|
|2     |MULT6         |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |MULT3    |     1|
|2     |MULT6    |     2|
|4     |BUFG     |     1|
|5     |CARRY8   |    17|
|6     |LUT1     |     5|
|7     |LUT2     |   142|
|8     |LUT3     |    37|
|9     |LUT4     |    62|
|10    |LUT5     |   102|
|11    |LUT6     |   130|
|12    |RAMB18E2 |     4|
|16    |RAMB36E2 |     2|
|18    |FDCE     |    30|
|19    |FDRE     |   113|
|20    |IBUF     |     4|
|21    |OBUF     |    35|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 2528.820 ; gain = 1034.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:49 . Memory (MB): peak = 2528.820 ; gain = 912.863
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:14 . Memory (MB): peak = 2528.820 ; gain = 1034.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2528.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iROMIN11/a_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2534.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances

Synth Design complete, checksum: b49cf9c6
INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:34 . Memory (MB): peak = 2534.391 ; gain = 2070.992
INFO: [Common 17-1381] The checkpoint 'D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Code/Thesis/THESIS FINAL/Hybrid/Kyber_Vivado/wrapKyber.runs/synth_1_copy_1/wrap.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrap_utilization_synth.rpt -pb wrap_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 18:13:11 2023...
