#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028cfaa0 .scope module, "Nand" "Nand" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Q"
o00000000028e0eb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028de6b0_0 .net "A", 0 0, o00000000028e0eb8;  0 drivers
o00000000028e0ee8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028dd5d0_0 .net "B", 0 0, o00000000028e0ee8;  0 drivers
v00000000028de1b0_0 .var/real "Capacitance", 0 0;
v00000000028de610_0 .var/i "Counter", 31 0;
v00000000028dd2b0_0 .var/real "Power", 0 0;
v00000000028dd990_0 .var "Q", 0 0;
v00000000028dcf90_0 .var/i "Voltage", 31 0;
E_00000000028d56f0 .event edge, v00000000028dcf90_0, v00000000028de1b0_0, v00000000028de610_0;
E_00000000028d5a30 .event edge, v00000000028dd990_0;
E_00000000028d7230 .event edge, v00000000028de6b0_0, v00000000028dd5d0_0;
S_00000000028e0d30 .scope module, "Not" "Not" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Q"
o00000000028e1098 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028dd350_0 .net "A", 0 0, o00000000028e1098;  0 drivers
v00000000028dddf0_0 .var/real "Capacitance", 0 0;
v00000000028dd3f0_0 .var/i "Counter", 31 0;
v00000000028dd670_0 .var/real "Power", 0 0;
v00000000028dd490_0 .var "Q", 0 0;
v00000000028dea70_0 .var/i "Voltage", 31 0;
E_00000000028d6a70 .event edge, v00000000028dea70_0, v00000000028dddf0_0, v00000000028dd3f0_0;
E_00000000028d6d30 .event edge, v00000000028dd490_0;
E_00000000028d6f30 .event edge, v00000000028dd350_0;
S_0000000002882830 .scope module, "TB" "TB" 4 2;
 .timescale -9 -12;
v0000000004256050_0 .net "CLK", 0 0, v0000000004255dd0_0;  1 drivers
v00000000042560f0_0 .net "D", 3 0, v0000000004255970_0;  1 drivers
v0000000004256190_0 .net "DIR", 0 0, v0000000004255f10_0;  1 drivers
v0000000004255290_0 .net "ENB", 0 0, v0000000004255a10_0;  1 drivers
v00000000042550b0_0 .net "MODE", 1 0, v0000000004255ab0_0;  1 drivers
v0000000004256b90_0 .net "Q", 3 0, L_0000000004257340;  1 drivers
v00000000042556f0_0 .net "S_IN", 0 0, v0000000004256550_0;  1 drivers
v0000000004256cd0_0 .net "S_OUT", 0 0, v00000000028de2f0_0;  1 drivers
S_00000000028829b0 .scope module, "R4B_1" "R4B" 4 10, 5 9 0, S_0000000002882830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "S_OUT"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "ENB"
    .port_info 3 /INPUT 1 "DIR"
    .port_info 4 /INPUT 1 "S_IN"
    .port_info 5 /INPUT 2 "MODE"
    .port_info 6 /INPUT 4 "D"
    .port_info 7 /OUTPUT 4 "Q"
v000000000424ea80_0 .net "CLK", 0 0, v0000000004255dd0_0;  alias, 1 drivers
v000000000424fb60_0 .net "D", 3 0, v0000000004255970_0;  alias, 1 drivers
v000000000424fc00_0 .net "DIR", 0 0, v0000000004255f10_0;  alias, 1 drivers
v000000000424eb20_0 .net "ENB", 0 0, v0000000004255a10_0;  alias, 1 drivers
v000000000424ff20_0 .net "FD0", 0 0, v000000000424f2a0_0;  1 drivers
v000000000424fca0_0 .net "FD1", 0 0, v000000000291e0a0_0;  1 drivers
v000000000424eee0_0 .net "FD2", 0 0, v000000000291e280_0;  1 drivers
v0000000004255b50_0 .net "FD3", 0 0, v000000000291c980_0;  1 drivers
v0000000004256690_0 .net "FDS", 0 0, v000000000424f700_0;  1 drivers
v00000000042567d0_0 .net "M0", 0 0, L_00000000042569b0;  1 drivers
v0000000004255fb0_0 .net "MODE", 1 0, v0000000004255ab0_0;  alias, 1 drivers
v0000000004256410_0 .net "Q", 3 0, L_0000000004257340;  alias, 1 drivers
v0000000004255bf0_0 .net "Q0", 0 0, L_0000000004256230;  1 drivers
v00000000042565f0_0 .net "S0", 0 0, v00000000028c0200_0;  1 drivers
v0000000004256870_0 .net "S1", 0 0, v000000000291db00_0;  1 drivers
v0000000004256af0_0 .net "S2", 0 0, v000000000291e640_0;  1 drivers
v0000000004255e70_0 .net "S3", 0 0, v000000000291cac0_0;  1 drivers
v0000000004255c90_0 .net "S6", 0 0, v000000000424e6c0_0;  1 drivers
v0000000004255d30_0 .net "S7", 0 0, v000000000424f020_0;  1 drivers
v0000000004256730_0 .net "S9", 0 0, v000000000424f5c0_0;  1 drivers
v0000000004256910_0 .net "SN", 0 0, v000000000424f980_0;  1 drivers
v00000000042551f0_0 .net "S_IN", 0 0, v0000000004256550_0;  alias, 1 drivers
v0000000004256a50_0 .net "S_OUT", 0 0, v00000000028de2f0_0;  alias, 1 drivers
L_0000000004259088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000042564b0_0 .net/2s *"_s48", 31 0, L_0000000004259088;  1 drivers
L_00000000042569b0 .part v0000000004255ab0_0, 0, 1;
L_0000000004256230 .part L_0000000004257340, 0, 1;
L_00000000042562d0 .part v0000000004255ab0_0, 0, 1;
L_0000000004256c30 .part L_0000000004257340, 0, 1;
L_0000000004256370 .part L_0000000004257340, 2, 1;
L_0000000004256d70 .part v0000000004255ab0_0, 1, 1;
L_0000000004256e10 .part v0000000004255970_0, 3, 1;
L_0000000004256eb0 .part L_0000000004257340, 1, 1;
L_0000000004256f50 .part L_0000000004257340, 3, 1;
L_0000000004255150 .part v0000000004255ab0_0, 1, 1;
L_0000000004255330 .part v0000000004255970_0, 2, 1;
L_00000000042553d0 .part L_0000000004257340, 0, 1;
L_0000000004255470 .part L_0000000004257340, 2, 1;
L_0000000004255510 .part v0000000004255ab0_0, 1, 1;
L_00000000042555b0 .part v0000000004255970_0, 1, 1;
L_0000000004255650 .part v0000000004255ab0_0, 0, 1;
L_0000000004255790 .part L_0000000004257340, 3, 1;
L_0000000004255830 .part L_0000000004257340, 1, 1;
L_0000000004257d40 .part v0000000004255ab0_0, 1, 1;
L_00000000042589c0 .part v0000000004255970_0, 0, 1;
L_00000000042572a0 .part L_0000000004257340, 3, 1;
L_0000000004258ba0 .part L_0000000004257340, 0, 1;
L_0000000004257200 .part v0000000004255ab0_0, 0, 1;
L_0000000004258c40 .part v0000000004255ab0_0, 1, 1;
L_0000000004258e20 .part L_0000000004259088, 0, 1;
L_0000000004257340 .concat8 [ 1 1 1 1], v00000000028de890_0, v00000000028ddad0_0, v00000000028de7f0_0, v00000000028de930_0;
S_0000000002877770 .scope module, "F1" "FlipFlop" 5 42, 6 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v00000000028de570_0 .net "CLK", 0 0, v0000000004255dd0_0;  alias, 1 drivers
v00000000028dd8f0_0 .var/real "Capacitance", 0 0;
v00000000028debb0_0 .var/i "Counter", 31 0;
v00000000028ddfd0_0 .net "D", 0 0, v000000000291c980_0;  alias, 1 drivers
v00000000028deb10_0 .var/real "Power", 0 0;
v00000000028de930_0 .var "Q", 0 0;
v00000000028de750_0 .var/i "Voltage", 31 0;
E_00000000028d6ab0 .event edge, v00000000028de750_0, v00000000028dd8f0_0, v00000000028debb0_0;
E_00000000028d6330 .event edge, v00000000028de930_0;
E_00000000028d7170 .event posedge, v00000000028de570_0;
S_00000000028778f0 .scope module, "F2" "FlipFlop" 5 43, 6 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v00000000028dde90_0 .net "CLK", 0 0, v0000000004255dd0_0;  alias, 1 drivers
v00000000028dd0d0_0 .var/real "Capacitance", 0 0;
v00000000028dd530_0 .var/i "Counter", 31 0;
v00000000028dec50_0 .net "D", 0 0, v000000000291e280_0;  alias, 1 drivers
v00000000028de110_0 .var/real "Power", 0 0;
v00000000028de7f0_0 .var "Q", 0 0;
v00000000028de4d0_0 .var/i "Voltage", 31 0;
E_00000000028d6ef0 .event edge, v00000000028de4d0_0, v00000000028dd0d0_0, v00000000028dd530_0;
E_00000000028d6370 .event edge, v00000000028de7f0_0;
S_0000000002874b40 .scope module, "F3" "FlipFlop" 5 44, 6 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v00000000028ddf30_0 .net "CLK", 0 0, v0000000004255dd0_0;  alias, 1 drivers
v00000000028dda30_0 .var/real "Capacitance", 0 0;
v00000000028dcdb0_0 .var/i "Counter", 31 0;
v00000000028dd030_0 .net "D", 0 0, v000000000291e0a0_0;  alias, 1 drivers
v00000000028dce50_0 .var/real "Power", 0 0;
v00000000028ddad0_0 .var "Q", 0 0;
v00000000028dd170_0 .var/i "Voltage", 31 0;
E_00000000028d6db0 .event edge, v00000000028dd170_0, v00000000028dda30_0, v00000000028dcdb0_0;
E_00000000028d71f0 .event edge, v00000000028ddad0_0;
S_0000000002874cc0 .scope module, "F4" "FlipFlop" 5 45, 6 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v00000000028ddb70_0 .net "CLK", 0 0, v0000000004255dd0_0;  alias, 1 drivers
v00000000028de430_0 .var/real "Capacitance", 0 0;
v00000000028ddc10_0 .var/i "Counter", 31 0;
v00000000028dd710_0 .net "D", 0 0, v000000000424f2a0_0;  alias, 1 drivers
v00000000028de070_0 .var/real "Power", 0 0;
v00000000028de890_0 .var "Q", 0 0;
v00000000028de9d0_0 .var/i "Voltage", 31 0;
E_00000000028d6fb0 .event edge, v00000000028de9d0_0, v00000000028de430_0, v00000000028ddc10_0;
E_00000000028d6970 .event edge, v00000000028de890_0;
S_000000000286ec20 .scope module, "FS" "FlipFlop" 5 46, 6 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v00000000028de390_0 .net "CLK", 0 0, v0000000004255dd0_0;  alias, 1 drivers
v00000000028dd210_0 .var/real "Capacitance", 0 0;
v00000000028dd7b0_0 .var/i "Counter", 31 0;
v00000000028de250_0 .net "D", 0 0, v000000000424f700_0;  alias, 1 drivers
v00000000028ddcb0_0 .var/real "Power", 0 0;
v00000000028de2f0_0 .var "Q", 0 0;
v00000000028dcef0_0 .var/i "Voltage", 31 0;
E_00000000028d69f0 .event edge, v00000000028dcef0_0, v00000000028dd210_0, v00000000028dd7b0_0;
E_00000000028d63f0 .event edge, v00000000028de2f0_0;
S_000000000286eda0 .scope module, "m0" "Mux" 5 28, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000028ddd50_0 .var/real "CL", 0 0;
v00000000028c0f20_0 .var/i "VDD", 31 0;
v00000000028bfa80_0 .var/i "counter", 31 0;
v00000000028c00c0_0 .net "din_0", 0 0, v0000000004256550_0;  alias, 1 drivers
v00000000028bfee0_0 .net "din_1", 0 0, L_0000000004256c30;  1 drivers
v00000000028c0200_0 .var "muxOut", 0 0;
v00000000028c1060_0 .var/real "power", 0 0;
v00000000028c0520_0 .net "sel", 0 0, L_00000000042562d0;  1 drivers
E_00000000028d6430 .event edge, v00000000028c0f20_0, v00000000028ddd50_0, v00000000028bfa80_0;
E_00000000028d6a30 .event edge, v00000000028c0200_0;
E_00000000028d6e70 .event edge, v00000000028c0520_0, v00000000028c00c0_0, v00000000028bfee0_0;
S_000000000286a050 .scope module, "m1" "Mux" 5 29, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v00000000028c0700_0 .var/real "CL", 0 0;
v00000000028c0a20_0 .var/i "VDD", 31 0;
v000000000291d420_0 .var/i "counter", 31 0;
v000000000291e460_0 .net "din_0", 0 0, L_0000000004256370;  1 drivers
v000000000291de20_0 .net "din_1", 0 0, v00000000028c0200_0;  alias, 1 drivers
v000000000291db00_0 .var "muxOut", 0 0;
v000000000291d740_0 .var/real "power", 0 0;
v000000000291cc00_0 .net "sel", 0 0, v0000000004255f10_0;  alias, 1 drivers
E_00000000028d6870 .event edge, v00000000028c0a20_0, v00000000028c0700_0, v000000000291d420_0;
E_00000000028d6930 .event edge, v000000000291db00_0;
E_00000000028d6b70 .event edge, v000000000291cc00_0, v000000000291e460_0, v00000000028c0200_0;
S_000000000286a1d0 .scope module, "m2" "Mux" 5 30, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v000000000291d240_0 .var/real "CL", 0 0;
v000000000291d380_0 .var/i "VDD", 31 0;
v000000000291d4c0_0 .var/i "counter", 31 0;
v000000000291c7a0_0 .net "din_0", 0 0, v000000000291db00_0;  alias, 1 drivers
v000000000291c8e0_0 .net "din_1", 0 0, L_0000000004256e10;  1 drivers
v000000000291c980_0 .var "muxOut", 0 0;
v000000000291cde0_0 .var/real "power", 0 0;
v000000000291e3c0_0 .net "sel", 0 0, L_0000000004256d70;  1 drivers
E_00000000028d6470 .event edge, v000000000291d380_0, v000000000291d240_0, v000000000291d4c0_0;
E_00000000028d6ff0 .event edge, v00000000028ddfd0_0;
E_00000000028d64b0 .event edge, v000000000291e3c0_0, v000000000291db00_0, v000000000291c8e0_0;
S_00000000028664c0 .scope module, "m3" "Mux" 5 31, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v000000000291cf20_0 .var/real "CL", 0 0;
v000000000291ce80_0 .var/i "VDD", 31 0;
v000000000291d2e0_0 .var/i "counter", 31 0;
v000000000291e500_0 .net "din_0", 0 0, L_0000000004256eb0;  1 drivers
v000000000291dce0_0 .net "din_1", 0 0, L_0000000004256f50;  1 drivers
v000000000291e640_0 .var "muxOut", 0 0;
v000000000291dec0_0 .var/real "power", 0 0;
v000000000291da60_0 .net "sel", 0 0, v0000000004255f10_0;  alias, 1 drivers
E_00000000028d67b0 .event edge, v000000000291ce80_0, v000000000291cf20_0, v000000000291d2e0_0;
E_00000000028d6e30 .event edge, v000000000291e640_0;
E_00000000028d67f0 .event edge, v000000000291cc00_0, v000000000291e500_0, v000000000291dce0_0;
S_0000000002866640 .scope module, "m3A" "Mux" 5 32, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v000000000291d880_0 .var/real "CL", 0 0;
v000000000291e320_0 .var/i "VDD", 31 0;
v000000000291e5a0_0 .var/i "counter", 31 0;
v000000000291ca20_0 .net "din_0", 0 0, v000000000291e640_0;  alias, 1 drivers
v000000000291d920_0 .net "din_1", 0 0, L_0000000004255330;  1 drivers
v000000000291e280_0 .var "muxOut", 0 0;
v000000000291d600_0 .var/real "power", 0 0;
v000000000291d9c0_0 .net "sel", 0 0, L_0000000004255150;  1 drivers
E_00000000028d6c30 .event edge, v000000000291e320_0, v000000000291d880_0, v000000000291e5a0_0;
E_00000000028d6830 .event edge, v00000000028dec50_0;
E_00000000028d64f0 .event edge, v000000000291d9c0_0, v000000000291e640_0, v000000000291d920_0;
S_0000000002832760 .scope module, "m4" "Mux" 5 33, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v000000000291c840_0 .var/real "CL", 0 0;
v000000000291cfc0_0 .var/i "VDD", 31 0;
v000000000291e1e0_0 .var/i "counter", 31 0;
v000000000291dba0_0 .net "din_0", 0 0, L_00000000042553d0;  1 drivers
v000000000291d060_0 .net "din_1", 0 0, L_0000000004255470;  1 drivers
v000000000291cac0_0 .var "muxOut", 0 0;
v000000000291e000_0 .var/real "power", 0 0;
v000000000291cb60_0 .net "sel", 0 0, v0000000004255f10_0;  alias, 1 drivers
E_00000000028d6530 .event edge, v000000000291cfc0_0, v000000000291c840_0, v000000000291e1e0_0;
E_00000000028d6cb0 .event edge, v000000000291cac0_0;
E_00000000028d65b0 .event edge, v000000000291cc00_0, v000000000291dba0_0, v000000000291d060_0;
S_00000000028328e0 .scope module, "m4A" "Mux" 5 34, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v000000000291d6a0_0 .var/real "CL", 0 0;
v000000000291d560_0 .var/i "VDD", 31 0;
v000000000291d7e0_0 .var/i "counter", 31 0;
v000000000291dc40_0 .net "din_0", 0 0, v000000000291cac0_0;  alias, 1 drivers
v000000000291d100_0 .net "din_1", 0 0, L_00000000042555b0;  1 drivers
v000000000291e0a0_0 .var "muxOut", 0 0;
v000000000291dd80_0 .var/real "power", 0 0;
v000000000291cca0_0 .net "sel", 0 0, L_0000000004255510;  1 drivers
E_00000000028d65f0 .event edge, v000000000291d560_0, v000000000291d6a0_0, v000000000291d7e0_0;
E_00000000028d6630 .event edge, v00000000028dd030_0;
E_00000000028d6670 .event edge, v000000000291cca0_0, v000000000291cac0_0, v000000000291d100_0;
S_00000000028df130 .scope module, "m5" "Mux" 5 35, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v000000000291df60_0 .var/real "CL", 0 0;
v000000000291e140_0 .var/i "VDD", 31 0;
v000000000291cd40_0 .var/i "counter", 31 0;
v000000000291d1a0_0 .net "din_0", 0 0, v0000000004256550_0;  alias, 1 drivers
v000000000424fe80_0 .net "din_1", 0 0, L_0000000004255790;  1 drivers
v000000000424e6c0_0 .var "muxOut", 0 0;
v000000000424fd40_0 .var/real "power", 0 0;
v000000000424f160_0 .net "sel", 0 0, L_0000000004255650;  1 drivers
E_00000000028d66b0 .event edge, v000000000291e140_0, v000000000291df60_0, v000000000291cd40_0;
E_00000000028d6af0 .event edge, v000000000424e6c0_0;
E_00000000028d66f0 .event edge, v000000000424f160_0, v00000000028c00c0_0, v000000000424fe80_0;
S_0000000004250210 .scope module, "m6" "Mux" 5 36, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v000000000424f0c0_0 .var/real "CL", 0 0;
v000000000424f200_0 .var/i "VDD", 31 0;
v000000000424e260_0 .var/i "counter", 31 0;
v000000000424e300_0 .net "din_0", 0 0, v000000000424e6c0_0;  alias, 1 drivers
v000000000424f480_0 .net "din_1", 0 0, L_0000000004255830;  1 drivers
v000000000424f020_0 .var "muxOut", 0 0;
v000000000424ef80_0 .var/real "power", 0 0;
v000000000424eda0_0 .net "sel", 0 0, v0000000004255f10_0;  alias, 1 drivers
E_00000000028d6730 .event edge, v000000000424f200_0, v000000000424f0c0_0, v000000000424e260_0;
E_00000000028d6770 .event edge, v000000000424f020_0;
E_00000000028d68f0 .event edge, v000000000291cc00_0, v000000000424e6c0_0, v000000000424f480_0;
S_0000000004250c90 .scope module, "m7" "Mux" 5 37, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v000000000424ebc0_0 .var/real "CL", 0 0;
v000000000424fa20_0 .var/i "VDD", 31 0;
v000000000424f520_0 .var/i "counter", 31 0;
v000000000424e3a0_0 .net "din_0", 0 0, v000000000424f020_0;  alias, 1 drivers
v000000000424e620_0 .net "din_1", 0 0, L_00000000042589c0;  1 drivers
v000000000424f2a0_0 .var "muxOut", 0 0;
v000000000424f340_0 .var/real "power", 0 0;
v000000000424e760_0 .net "sel", 0 0, L_0000000004257d40;  1 drivers
E_00000000028d6b30 .event edge, v000000000424fa20_0, v000000000424ebc0_0, v000000000424f520_0;
E_00000000028d6bb0 .event edge, v00000000028dd710_0;
E_00000000028d6bf0 .event edge, v000000000424e760_0, v000000000424f020_0, v000000000424e620_0;
S_0000000004250b10 .scope module, "m8" "Mux" 5 38, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v000000000424e800_0 .var/real "CL", 0 0;
v000000000424e440_0 .var/i "VDD", 31 0;
v000000000424f3e0_0 .var/i "counter", 31 0;
v000000000424f840_0 .net "din_0", 0 0, L_00000000042572a0;  1 drivers
v000000000424e4e0_0 .net "din_1", 0 0, L_0000000004258ba0;  1 drivers
v000000000424f5c0_0 .var "muxOut", 0 0;
v000000000424e8a0_0 .var/real "power", 0 0;
v000000000424e940_0 .net "sel", 0 0, v0000000004255f10_0;  alias, 1 drivers
E_00000000028d6c70 .event edge, v000000000424e440_0, v000000000424e800_0, v000000000424f3e0_0;
E_00000000028d6d70 .event edge, v000000000424f5c0_0;
E_00000000028d7bf0 .event edge, v000000000291cc00_0, v000000000424f840_0, v000000000424e4e0_0;
S_0000000004250090 .scope module, "m9" "Mux" 5 40, 7 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "din_0"
    .port_info 2 /INPUT 1 "din_1"
    .port_info 3 /OUTPUT 1 "muxOut"
v000000000424e580_0 .var/real "CL", 0 0;
v000000000424e120_0 .var/i "VDD", 31 0;
v000000000424f660_0 .var/i "counter", 31 0;
v000000000424e1c0_0 .net "din_0", 0 0, L_0000000004258e20;  1 drivers
v000000000424ec60_0 .net "din_1", 0 0, v000000000424f5c0_0;  alias, 1 drivers
v000000000424f700_0 .var "muxOut", 0 0;
v000000000424ee40_0 .var/real "power", 0 0;
v000000000424f7a0_0 .net "sel", 0 0, v000000000424f980_0;  alias, 1 drivers
E_00000000028d7b70 .event edge, v000000000424e120_0, v000000000424e580_0, v000000000424f660_0;
E_00000000028d79b0 .event edge, v00000000028de250_0;
E_00000000028d7f30 .event edge, v000000000424f7a0_0, v000000000424e1c0_0, v000000000424f5c0_0;
S_0000000004250690 .scope module, "n1" "Nor" 5 39, 8 2 0, S_00000000028829b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Q"
v000000000424ed00_0 .net "A", 0 0, L_0000000004257200;  1 drivers
v000000000424fde0_0 .net "B", 0 0, L_0000000004258c40;  1 drivers
v000000000424e9e0_0 .var/real "Capacitance", 0 0;
v000000000424e080_0 .var/i "Counter", 31 0;
v000000000424f8e0_0 .var/real "Power", 0 0;
v000000000424f980_0 .var "Q", 0 0;
v000000000424fac0_0 .var/i "Voltage", 31 0;
E_00000000028d7d30 .event edge, v000000000424fac0_0, v000000000424e9e0_0, v000000000424e080_0;
E_00000000028d8030 .event edge, v000000000424f7a0_0;
E_00000000028d7b30 .event edge, v000000000424ed00_0, v000000000424fde0_0;
S_0000000004250e10 .scope module, "T_1" "Tester" 4 9, 9 2 0, S_0000000002882830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "ENB"
    .port_info 2 /OUTPUT 1 "DIR"
    .port_info 3 /OUTPUT 1 "S_IN"
    .port_info 4 /OUTPUT 2 "MODE"
    .port_info 5 /OUTPUT 4 "D"
v0000000004255dd0_0 .var "CLK", 0 0;
v0000000004255970_0 .var "D", 3 0;
v0000000004255f10_0 .var "DIR", 0 0;
v0000000004255a10_0 .var "ENB", 0 0;
v0000000004255ab0_0 .var "MODE", 1 0;
v0000000004256550_0 .var "S_IN", 0 0;
    .scope S_00000000028cfaa0;
T_0 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000028dcf90_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000000028cfaa0;
T_1 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v00000000028de1b0_0;
    %end;
    .thread T_1;
    .scope S_00000000028cfaa0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028de610_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000000028cfaa0;
T_3 ;
    %wait E_00000000028d7230;
    %load/vec4 v00000000028de6b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028dd5d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028dd990_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028dd990_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000028cfaa0;
T_4 ;
    %wait E_00000000028d5a30;
    %load/vec4 v00000000028de610_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000028de610_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000028cfaa0;
T_5 ;
    %wait E_00000000028d56f0;
    %load/vec4 v00000000028dcf90_0;
    %load/vec4 v00000000028dcf90_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000028de1b0_0;
    %mul/wr;
    %load/vec4 v00000000028de610_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000028dd2b0_0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000028e0d30;
T_6 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000028dea70_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_00000000028e0d30;
T_7 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v00000000028dddf0_0;
    %end;
    .thread T_7;
    .scope S_00000000028e0d30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028dd3f0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_00000000028e0d30;
T_9 ;
    %wait E_00000000028d6f30;
    %load/vec4 v00000000028dd350_0;
    %inv;
    %store/vec4 v00000000028dd490_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000028e0d30;
T_10 ;
    %wait E_00000000028d6d30;
    %load/vec4 v00000000028dd3f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000028dd3f0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000028e0d30;
T_11 ;
    %wait E_00000000028d6a70;
    %load/vec4 v00000000028dea70_0;
    %load/vec4 v00000000028dea70_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000028dddf0_0;
    %mul/wr;
    %load/vec4 v00000000028dd3f0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000028dd670_0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000004250e10;
T_12 ;
    %delay 4000, 0;
    %load/vec4 v0000000004255dd0_0;
    %inv;
    %assign/vec4 v0000000004255dd0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000004250e10;
T_13 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000004255970_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004255dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004255f10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000004255ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004255a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004256550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004255a10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000004255ab0_0, 0;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004255f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004256550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000004255ab0_0, 0;
    %delay 32000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004255a10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000004255ab0_0, 0;
    %delay 8000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004255f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000004255ab0_0, 0;
    %delay 32000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004255f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004256550_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000004255ab0_0, 0;
    %delay 32000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004255a10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000004255ab0_0, 0;
    %delay 8000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004255f10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000004255ab0_0, 0;
    %delay 32000, 0;
    %vpi_call 9 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000000000286eda0;
T_14 ;
    %wait E_00000000028d6e70;
    %load/vec4 v00000000028c0520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000000028c00c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v00000000028c00c0_0;
    %assign/vec4 v00000000028c0200_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000000028c00c0_0;
    %assign/vec4 v00000000028c0200_0, 0;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000028c0520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v00000000028bfee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v00000000028bfee0_0;
    %assign/vec4 v00000000028c0200_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v00000000028bfee0_0;
    %assign/vec4 v00000000028c0200_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000286eda0;
T_15 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000028c0f20_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_000000000286eda0;
T_16 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000028ddd50_0;
    %end;
    .thread T_16;
    .scope S_000000000286eda0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028bfa80_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_000000000286eda0;
T_18 ;
    %wait E_00000000028d6a30;
    %load/vec4 v00000000028bfa80_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000028bfa80_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000000000286eda0;
T_19 ;
    %wait E_00000000028d6430;
    %load/vec4 v00000000028c0f20_0;
    %load/vec4 v00000000028c0f20_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000028ddd50_0;
    %mul/wr;
    %load/vec4 v00000000028bfa80_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000028c1060_0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000000000286a050;
T_20 ;
    %wait E_00000000028d6b70;
    %load/vec4 v000000000291cc00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v000000000291e460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v000000000291e460_0;
    %assign/vec4 v000000000291db00_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000000000291e460_0;
    %assign/vec4 v000000000291db00_0, 0;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000000000291cc00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v000000000291de20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.6, 4;
    %load/vec4 v000000000291de20_0;
    %assign/vec4 v000000000291db00_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v000000000291de20_0;
    %assign/vec4 v000000000291db00_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000000000286a050;
T_21 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000028c0a20_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_000000000286a050;
T_22 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v00000000028c0700_0;
    %end;
    .thread T_22;
    .scope S_000000000286a050;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000291d420_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_000000000286a050;
T_24 ;
    %wait E_00000000028d6930;
    %load/vec4 v000000000291d420_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000291d420_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000000000286a050;
T_25 ;
    %wait E_00000000028d6870;
    %load/vec4 v00000000028c0a20_0;
    %load/vec4 v00000000028c0a20_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000028c0700_0;
    %mul/wr;
    %load/vec4 v000000000291d420_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000291d740_0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000000000286a1d0;
T_26 ;
    %wait E_00000000028d64b0;
    %load/vec4 v000000000291e3c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v000000000291c7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v000000000291c7a0_0;
    %assign/vec4 v000000000291c980_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v000000000291c7a0_0;
    %assign/vec4 v000000000291c980_0, 0;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000000000291e3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v000000000291c8e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v000000000291c8e0_0;
    %assign/vec4 v000000000291c980_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v000000000291c8e0_0;
    %assign/vec4 v000000000291c980_0, 0;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000000000286a1d0;
T_27 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000000000291d380_0, 0, 32;
    %end;
    .thread T_27;
    .scope S_000000000286a1d0;
T_28 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v000000000291d240_0;
    %end;
    .thread T_28;
    .scope S_000000000286a1d0;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000291d4c0_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_000000000286a1d0;
T_30 ;
    %wait E_00000000028d6ff0;
    %load/vec4 v000000000291d4c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000291d4c0_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000286a1d0;
T_31 ;
    %wait E_00000000028d6470;
    %load/vec4 v000000000291d380_0;
    %load/vec4 v000000000291d380_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000291d240_0;
    %mul/wr;
    %load/vec4 v000000000291d4c0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000291cde0_0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000000028664c0;
T_32 ;
    %wait E_00000000028d67f0;
    %load/vec4 v000000000291da60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v000000000291e500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v000000000291e500_0;
    %assign/vec4 v000000000291e640_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v000000000291e500_0;
    %assign/vec4 v000000000291e640_0, 0;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000000000291da60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v000000000291dce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.6, 4;
    %load/vec4 v000000000291dce0_0;
    %assign/vec4 v000000000291e640_0, 0;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v000000000291dce0_0;
    %assign/vec4 v000000000291e640_0, 0;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_00000000028664c0;
T_33 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000000000291ce80_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_00000000028664c0;
T_34 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v000000000291cf20_0;
    %end;
    .thread T_34;
    .scope S_00000000028664c0;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000291d2e0_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_00000000028664c0;
T_36 ;
    %wait E_00000000028d6e30;
    %load/vec4 v000000000291d2e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000291d2e0_0, 0;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00000000028664c0;
T_37 ;
    %wait E_00000000028d67b0;
    %load/vec4 v000000000291ce80_0;
    %load/vec4 v000000000291ce80_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000291cf20_0;
    %mul/wr;
    %load/vec4 v000000000291d2e0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000291dec0_0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000002866640;
T_38 ;
    %wait E_00000000028d64f0;
    %load/vec4 v000000000291d9c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v000000000291ca20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.2, 4;
    %load/vec4 v000000000291ca20_0;
    %assign/vec4 v000000000291e280_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v000000000291ca20_0;
    %assign/vec4 v000000000291e280_0, 0;
T_38.3 ;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000000000291d9c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v000000000291d920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.6, 4;
    %load/vec4 v000000000291d920_0;
    %assign/vec4 v000000000291e280_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v000000000291d920_0;
    %assign/vec4 v000000000291e280_0, 0;
T_38.7 ;
T_38.4 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000002866640;
T_39 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000000000291e320_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0000000002866640;
T_40 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v000000000291d880_0;
    %end;
    .thread T_40;
    .scope S_0000000002866640;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000291e5a0_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0000000002866640;
T_42 ;
    %wait E_00000000028d6830;
    %load/vec4 v000000000291e5a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000291e5a0_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000002866640;
T_43 ;
    %wait E_00000000028d6c30;
    %load/vec4 v000000000291e320_0;
    %load/vec4 v000000000291e320_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000291d880_0;
    %mul/wr;
    %load/vec4 v000000000291e5a0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000291d600_0;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000002832760;
T_44 ;
    %wait E_00000000028d65b0;
    %load/vec4 v000000000291cb60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.0, 4;
    %load/vec4 v000000000291dba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v000000000291dba0_0;
    %assign/vec4 v000000000291cac0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v000000000291dba0_0;
    %assign/vec4 v000000000291cac0_0, 0;
T_44.3 ;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000000000291cb60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.4, 4;
    %load/vec4 v000000000291d060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.6, 4;
    %load/vec4 v000000000291d060_0;
    %assign/vec4 v000000000291cac0_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v000000000291d060_0;
    %assign/vec4 v000000000291cac0_0, 0;
T_44.7 ;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000002832760;
T_45 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000000000291cfc0_0, 0, 32;
    %end;
    .thread T_45;
    .scope S_0000000002832760;
T_46 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v000000000291c840_0;
    %end;
    .thread T_46;
    .scope S_0000000002832760;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000291e1e0_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0000000002832760;
T_48 ;
    %wait E_00000000028d6cb0;
    %load/vec4 v000000000291e1e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000291e1e0_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000002832760;
T_49 ;
    %wait E_00000000028d6530;
    %load/vec4 v000000000291cfc0_0;
    %load/vec4 v000000000291cfc0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000291c840_0;
    %mul/wr;
    %load/vec4 v000000000291e1e0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000291e000_0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000028328e0;
T_50 ;
    %wait E_00000000028d6670;
    %load/vec4 v000000000291cca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v000000000291dc40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.2, 4;
    %load/vec4 v000000000291dc40_0;
    %assign/vec4 v000000000291e0a0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v000000000291dc40_0;
    %assign/vec4 v000000000291e0a0_0, 0;
T_50.3 ;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000000000291cca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.4, 4;
    %load/vec4 v000000000291d100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.6, 4;
    %load/vec4 v000000000291d100_0;
    %assign/vec4 v000000000291e0a0_0, 0;
    %jmp T_50.7;
T_50.6 ;
    %load/vec4 v000000000291d100_0;
    %assign/vec4 v000000000291e0a0_0, 0;
T_50.7 ;
T_50.4 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_00000000028328e0;
T_51 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000000000291d560_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_00000000028328e0;
T_52 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v000000000291d6a0_0;
    %end;
    .thread T_52;
    .scope S_00000000028328e0;
T_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000291d7e0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_00000000028328e0;
T_54 ;
    %wait E_00000000028d6630;
    %load/vec4 v000000000291d7e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000291d7e0_0, 0;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_00000000028328e0;
T_55 ;
    %wait E_00000000028d65f0;
    %load/vec4 v000000000291d560_0;
    %load/vec4 v000000000291d560_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000291d6a0_0;
    %mul/wr;
    %load/vec4 v000000000291d7e0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000291dd80_0;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_00000000028df130;
T_56 ;
    %wait E_00000000028d66f0;
    %load/vec4 v000000000424f160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v000000000291d1a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v000000000291d1a0_0;
    %assign/vec4 v000000000424e6c0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v000000000291d1a0_0;
    %assign/vec4 v000000000424e6c0_0, 0;
T_56.3 ;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v000000000424f160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v000000000424fe80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_56.6, 4;
    %load/vec4 v000000000424fe80_0;
    %assign/vec4 v000000000424e6c0_0, 0;
    %jmp T_56.7;
T_56.6 ;
    %load/vec4 v000000000424fe80_0;
    %assign/vec4 v000000000424e6c0_0, 0;
T_56.7 ;
T_56.4 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_00000000028df130;
T_57 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000000000291e140_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_00000000028df130;
T_58 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v000000000291df60_0;
    %end;
    .thread T_58;
    .scope S_00000000028df130;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000291cd40_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_00000000028df130;
T_60 ;
    %wait E_00000000028d6af0;
    %load/vec4 v000000000291cd40_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000291cd40_0, 0;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_00000000028df130;
T_61 ;
    %wait E_00000000028d66b0;
    %load/vec4 v000000000291e140_0;
    %load/vec4 v000000000291e140_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000291df60_0;
    %mul/wr;
    %load/vec4 v000000000291cd40_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000424fd40_0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0000000004250210;
T_62 ;
    %wait E_00000000028d68f0;
    %load/vec4 v000000000424eda0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.0, 4;
    %load/vec4 v000000000424e300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.2, 4;
    %load/vec4 v000000000424e300_0;
    %assign/vec4 v000000000424f020_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v000000000424e300_0;
    %assign/vec4 v000000000424f020_0, 0;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000000000424eda0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_62.4, 4;
    %load/vec4 v000000000424f480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_62.6, 4;
    %load/vec4 v000000000424f480_0;
    %assign/vec4 v000000000424f020_0, 0;
    %jmp T_62.7;
T_62.6 ;
    %load/vec4 v000000000424f480_0;
    %assign/vec4 v000000000424f020_0, 0;
T_62.7 ;
T_62.4 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0000000004250210;
T_63 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000000000424f200_0, 0, 32;
    %end;
    .thread T_63;
    .scope S_0000000004250210;
T_64 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v000000000424f0c0_0;
    %end;
    .thread T_64;
    .scope S_0000000004250210;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000424e260_0, 0, 32;
    %end;
    .thread T_65;
    .scope S_0000000004250210;
T_66 ;
    %wait E_00000000028d6770;
    %load/vec4 v000000000424e260_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000424e260_0, 0;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0000000004250210;
T_67 ;
    %wait E_00000000028d6730;
    %load/vec4 v000000000424f200_0;
    %load/vec4 v000000000424f200_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000424f0c0_0;
    %mul/wr;
    %load/vec4 v000000000424e260_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000424ef80_0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0000000004250c90;
T_68 ;
    %wait E_00000000028d6bf0;
    %load/vec4 v000000000424e760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.0, 4;
    %load/vec4 v000000000424e3a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.2, 4;
    %load/vec4 v000000000424e3a0_0;
    %assign/vec4 v000000000424f2a0_0, 0;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v000000000424e3a0_0;
    %assign/vec4 v000000000424f2a0_0, 0;
T_68.3 ;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v000000000424e760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_68.4, 4;
    %load/vec4 v000000000424e620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_68.6, 4;
    %load/vec4 v000000000424e620_0;
    %assign/vec4 v000000000424f2a0_0, 0;
    %jmp T_68.7;
T_68.6 ;
    %load/vec4 v000000000424e620_0;
    %assign/vec4 v000000000424f2a0_0, 0;
T_68.7 ;
T_68.4 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0000000004250c90;
T_69 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000000000424fa20_0, 0, 32;
    %end;
    .thread T_69;
    .scope S_0000000004250c90;
T_70 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v000000000424ebc0_0;
    %end;
    .thread T_70;
    .scope S_0000000004250c90;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000424f520_0, 0, 32;
    %end;
    .thread T_71;
    .scope S_0000000004250c90;
T_72 ;
    %wait E_00000000028d6bb0;
    %load/vec4 v000000000424f520_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000424f520_0, 0;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0000000004250c90;
T_73 ;
    %wait E_00000000028d6b30;
    %load/vec4 v000000000424fa20_0;
    %load/vec4 v000000000424fa20_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000424ebc0_0;
    %mul/wr;
    %load/vec4 v000000000424f520_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000424f340_0;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0000000004250b10;
T_74 ;
    %wait E_00000000028d7bf0;
    %load/vec4 v000000000424e940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_74.0, 4;
    %load/vec4 v000000000424f840_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_74.2, 4;
    %load/vec4 v000000000424f840_0;
    %assign/vec4 v000000000424f5c0_0, 0;
    %jmp T_74.3;
T_74.2 ;
    %load/vec4 v000000000424f840_0;
    %assign/vec4 v000000000424f5c0_0, 0;
T_74.3 ;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v000000000424e940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_74.4, 4;
    %load/vec4 v000000000424e4e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_74.6, 4;
    %load/vec4 v000000000424e4e0_0;
    %assign/vec4 v000000000424f5c0_0, 0;
    %jmp T_74.7;
T_74.6 ;
    %load/vec4 v000000000424e4e0_0;
    %assign/vec4 v000000000424f5c0_0, 0;
T_74.7 ;
T_74.4 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0000000004250b10;
T_75 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000000000424e440_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_0000000004250b10;
T_76 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v000000000424e800_0;
    %end;
    .thread T_76;
    .scope S_0000000004250b10;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000424f3e0_0, 0, 32;
    %end;
    .thread T_77;
    .scope S_0000000004250b10;
T_78 ;
    %wait E_00000000028d6d70;
    %load/vec4 v000000000424f3e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000424f3e0_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0000000004250b10;
T_79 ;
    %wait E_00000000028d6c70;
    %load/vec4 v000000000424e440_0;
    %load/vec4 v000000000424e440_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000424e800_0;
    %mul/wr;
    %load/vec4 v000000000424f3e0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000424e8a0_0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0000000004250690;
T_80 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000000000424fac0_0, 0, 32;
    %end;
    .thread T_80;
    .scope S_0000000004250690;
T_81 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v000000000424e9e0_0;
    %end;
    .thread T_81;
    .scope S_0000000004250690;
T_82 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000424e080_0, 0, 32;
    %end;
    .thread T_82;
    .scope S_0000000004250690;
T_83 ;
    %wait E_00000000028d7b30;
    %load/vec4 v000000000424ed00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000424fde0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000424f980_0, 0, 1;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000424f980_0, 0, 1;
T_83.1 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0000000004250690;
T_84 ;
    %wait E_00000000028d8030;
    %load/vec4 v000000000424e080_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000424e080_0, 0;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0000000004250690;
T_85 ;
    %wait E_00000000028d7d30;
    %load/vec4 v000000000424fac0_0;
    %load/vec4 v000000000424fac0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000424e9e0_0;
    %mul/wr;
    %load/vec4 v000000000424e080_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000424f8e0_0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0000000004250090;
T_86 ;
    %wait E_00000000028d7f30;
    %load/vec4 v000000000424f7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.0, 4;
    %load/vec4 v000000000424e1c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.2, 4;
    %load/vec4 v000000000424e1c0_0;
    %assign/vec4 v000000000424f700_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %load/vec4 v000000000424e1c0_0;
    %assign/vec4 v000000000424f700_0, 0;
T_86.3 ;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v000000000424f7a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_86.4, 4;
    %load/vec4 v000000000424ec60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_86.6, 4;
    %load/vec4 v000000000424ec60_0;
    %assign/vec4 v000000000424f700_0, 0;
    %jmp T_86.7;
T_86.6 ;
    %load/vec4 v000000000424ec60_0;
    %assign/vec4 v000000000424f700_0, 0;
T_86.7 ;
T_86.4 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0000000004250090;
T_87 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000000000424e120_0, 0, 32;
    %end;
    .thread T_87;
    .scope S_0000000004250090;
T_88 ;
    %pushi/real 1291272085, 4031; load=3.50000e-011
    %pushi/real 669699, 4009; load=3.50000e-011
    %add/wr;
    %store/real v000000000424e580_0;
    %end;
    .thread T_88;
    .scope S_0000000004250090;
T_89 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000424f660_0, 0, 32;
    %end;
    .thread T_89;
    .scope S_0000000004250090;
T_90 ;
    %wait E_00000000028d79b0;
    %load/vec4 v000000000424f660_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000424f660_0, 0;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0000000004250090;
T_91 ;
    %wait E_00000000028d7b70;
    %load/vec4 v000000000424e120_0;
    %load/vec4 v000000000424e120_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000424e580_0;
    %mul/wr;
    %load/vec4 v000000000424f660_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000424ee40_0;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0000000002877770;
T_92 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000028de750_0, 0, 32;
    %end;
    .thread T_92;
    .scope S_0000000002877770;
T_93 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v00000000028dd8f0_0;
    %end;
    .thread T_93;
    .scope S_0000000002877770;
T_94 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028debb0_0, 0, 32;
    %end;
    .thread T_94;
    .scope S_0000000002877770;
T_95 ;
    %wait E_00000000028d7170;
    %load/vec4 v00000000028ddfd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_95.0, 4;
    %load/vec4 v00000000028ddfd0_0;
    %assign/vec4 v00000000028de930_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v00000000028ddfd0_0;
    %assign/vec4 v00000000028de930_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0000000002877770;
T_96 ;
    %wait E_00000000028d7170;
    %delay 1, 0;
    %load/vec4 v00000000028ddfd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %delay 3500, 0;
    %load/vec4 v00000000028ddfd0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_96.2, 4;
    %vpi_call 6 30 "$monitor", "Error SetupTime" {0 0 0};
T_96.2 ;
T_96.0 ;
    %load/vec4 v00000000028ddfd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.4, 4;
    %delay 3000, 0;
    %load/vec4 v00000000028ddfd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_96.6, 4;
    %vpi_call 6 35 "$monitor", "Error SetupTime" {0 0 0};
T_96.6 ;
T_96.4 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0000000002877770;
T_97 ;
    %wait E_00000000028d6330;
    %load/vec4 v00000000028debb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000028debb0_0, 0;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0000000002877770;
T_98 ;
    %wait E_00000000028d6ab0;
    %load/vec4 v00000000028de750_0;
    %load/vec4 v00000000028de750_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000028dd8f0_0;
    %mul/wr;
    %load/vec4 v00000000028debb0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000028deb10_0;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_00000000028778f0;
T_99 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000028de4d0_0, 0, 32;
    %end;
    .thread T_99;
    .scope S_00000000028778f0;
T_100 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v00000000028dd0d0_0;
    %end;
    .thread T_100;
    .scope S_00000000028778f0;
T_101 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028dd530_0, 0, 32;
    %end;
    .thread T_101;
    .scope S_00000000028778f0;
T_102 ;
    %wait E_00000000028d7170;
    %load/vec4 v00000000028dec50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.0, 4;
    %load/vec4 v00000000028dec50_0;
    %assign/vec4 v00000000028de7f0_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v00000000028dec50_0;
    %assign/vec4 v00000000028de7f0_0, 0;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_00000000028778f0;
T_103 ;
    %wait E_00000000028d7170;
    %delay 1, 0;
    %load/vec4 v00000000028dec50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_103.0, 4;
    %delay 3500, 0;
    %load/vec4 v00000000028dec50_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %vpi_call 6 30 "$monitor", "Error SetupTime" {0 0 0};
T_103.2 ;
T_103.0 ;
    %load/vec4 v00000000028dec50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %delay 3000, 0;
    %load/vec4 v00000000028dec50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_103.6, 4;
    %vpi_call 6 35 "$monitor", "Error SetupTime" {0 0 0};
T_103.6 ;
T_103.4 ;
    %jmp T_103;
    .thread T_103;
    .scope S_00000000028778f0;
T_104 ;
    %wait E_00000000028d6370;
    %load/vec4 v00000000028dd530_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000028dd530_0, 0;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_00000000028778f0;
T_105 ;
    %wait E_00000000028d6ef0;
    %load/vec4 v00000000028de4d0_0;
    %load/vec4 v00000000028de4d0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000028dd0d0_0;
    %mul/wr;
    %load/vec4 v00000000028dd530_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000028de110_0;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0000000002874b40;
T_106 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000028dd170_0, 0, 32;
    %end;
    .thread T_106;
    .scope S_0000000002874b40;
T_107 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v00000000028dda30_0;
    %end;
    .thread T_107;
    .scope S_0000000002874b40;
T_108 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028dcdb0_0, 0, 32;
    %end;
    .thread T_108;
    .scope S_0000000002874b40;
T_109 ;
    %wait E_00000000028d7170;
    %load/vec4 v00000000028dd030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_109.0, 4;
    %load/vec4 v00000000028dd030_0;
    %assign/vec4 v00000000028ddad0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v00000000028dd030_0;
    %assign/vec4 v00000000028ddad0_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0000000002874b40;
T_110 ;
    %wait E_00000000028d7170;
    %delay 1, 0;
    %load/vec4 v00000000028dd030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_110.0, 4;
    %delay 3500, 0;
    %load/vec4 v00000000028dd030_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_110.2, 4;
    %vpi_call 6 30 "$monitor", "Error SetupTime" {0 0 0};
T_110.2 ;
T_110.0 ;
    %load/vec4 v00000000028dd030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_110.4, 4;
    %delay 3000, 0;
    %load/vec4 v00000000028dd030_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_110.6, 4;
    %vpi_call 6 35 "$monitor", "Error SetupTime" {0 0 0};
T_110.6 ;
T_110.4 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0000000002874b40;
T_111 ;
    %wait E_00000000028d71f0;
    %load/vec4 v00000000028dcdb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000028dcdb0_0, 0;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0000000002874b40;
T_112 ;
    %wait E_00000000028d6db0;
    %load/vec4 v00000000028dd170_0;
    %load/vec4 v00000000028dd170_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000028dda30_0;
    %mul/wr;
    %load/vec4 v00000000028dcdb0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000028dce50_0;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0000000002874cc0;
T_113 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000028de9d0_0, 0, 32;
    %end;
    .thread T_113;
    .scope S_0000000002874cc0;
T_114 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v00000000028de430_0;
    %end;
    .thread T_114;
    .scope S_0000000002874cc0;
T_115 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028ddc10_0, 0, 32;
    %end;
    .thread T_115;
    .scope S_0000000002874cc0;
T_116 ;
    %wait E_00000000028d7170;
    %load/vec4 v00000000028dd710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_116.0, 4;
    %load/vec4 v00000000028dd710_0;
    %assign/vec4 v00000000028de890_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v00000000028dd710_0;
    %assign/vec4 v00000000028de890_0, 0;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0000000002874cc0;
T_117 ;
    %wait E_00000000028d7170;
    %delay 1, 0;
    %load/vec4 v00000000028dd710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_117.0, 4;
    %delay 3500, 0;
    %load/vec4 v00000000028dd710_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_117.2, 4;
    %vpi_call 6 30 "$monitor", "Error SetupTime" {0 0 0};
T_117.2 ;
T_117.0 ;
    %load/vec4 v00000000028dd710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_117.4, 4;
    %delay 3000, 0;
    %load/vec4 v00000000028dd710_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_117.6, 4;
    %vpi_call 6 35 "$monitor", "Error SetupTime" {0 0 0};
T_117.6 ;
T_117.4 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0000000002874cc0;
T_118 ;
    %wait E_00000000028d6970;
    %load/vec4 v00000000028ddc10_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000028ddc10_0, 0;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0000000002874cc0;
T_119 ;
    %wait E_00000000028d6fb0;
    %load/vec4 v00000000028de9d0_0;
    %load/vec4 v00000000028de9d0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000028de430_0;
    %mul/wr;
    %load/vec4 v00000000028ddc10_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000028de070_0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_000000000286ec20;
T_120 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000028dcef0_0, 0, 32;
    %end;
    .thread T_120;
    .scope S_000000000286ec20;
T_121 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v00000000028dd210_0;
    %end;
    .thread T_121;
    .scope S_000000000286ec20;
T_122 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028dd7b0_0, 0, 32;
    %end;
    .thread T_122;
    .scope S_000000000286ec20;
T_123 ;
    %wait E_00000000028d7170;
    %load/vec4 v00000000028de250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_123.0, 4;
    %load/vec4 v00000000028de250_0;
    %assign/vec4 v00000000028de2f0_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v00000000028de250_0;
    %assign/vec4 v00000000028de2f0_0, 0;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_000000000286ec20;
T_124 ;
    %wait E_00000000028d7170;
    %delay 1, 0;
    %load/vec4 v00000000028de250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_124.0, 4;
    %delay 3500, 0;
    %load/vec4 v00000000028de250_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_124.2, 4;
    %vpi_call 6 30 "$monitor", "Error SetupTime" {0 0 0};
T_124.2 ;
T_124.0 ;
    %load/vec4 v00000000028de250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_124.4, 4;
    %delay 3000, 0;
    %load/vec4 v00000000028de250_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_124.6, 4;
    %vpi_call 6 35 "$monitor", "Error SetupTime" {0 0 0};
T_124.6 ;
T_124.4 ;
    %jmp T_124;
    .thread T_124;
    .scope S_000000000286ec20;
T_125 ;
    %wait E_00000000028d63f0;
    %load/vec4 v00000000028dd7b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000028dd7b0_0, 0;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_000000000286ec20;
T_126 ;
    %wait E_00000000028d69f0;
    %load/vec4 v00000000028dcef0_0;
    %load/vec4 v00000000028dcef0_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v00000000028dd210_0;
    %mul/wr;
    %load/vec4 v00000000028dd7b0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v00000000028ddcb0_0;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0000000002882830;
T_127 ;
    %vpi_call 4 16 "$dumpfile", "Registro4B.vcd" {0 0 0};
    %vpi_call 4 17 "$dumpvars" {0 0 0};
    %vpi_call 4 18 "$display", "time\011 CLK   ENB  DIR   MODE    D     S_IN    S_OUT    Q" {0 0 0};
    %vpi_call 4 19 "$monitor", "%g\011    %b   %b    %b   %b      %b     %b      %b      %b", $time, v0000000004256050_0, v0000000004255290_0, v0000000004256190_0, v00000000042550b0_0, v00000000042560f0_0, v00000000042556f0_0, v0000000004256cd0_0, v0000000004256b90_0 {0 0 0};
    %end;
    .thread T_127;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./Nand.v";
    "./Not.v";
    "TB.v";
    "R4B.v";
    "./FlipFlop.v";
    "./Mux.v";
    "./Nor.v";
    "Tester.v";
