<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 264</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:14px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page264-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce264.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">8-8&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MULTIPLE-PROCESSOR&#160;MANAGEMENT</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft06">These&#160;examples are&#160;limited to accesses to memory regions&#160;defined&#160;as write-back cacheable (WB).<a href="o_fe12b1e2a880e0ce-264.html">&#160;(Section 8.2.3.1</a>&#160;<br/>describes other&#160;limitations&#160;on the&#160;generality of the&#160;examples.) The reader should&#160;understand&#160;that they describe&#160;<br/>only software-visible&#160;behavior. A&#160;logical processor may reorder&#160;two accesses&#160;even if&#160;one of examples indicates that&#160;<br/>they may&#160;not be&#160;reordered. Such an example&#160;states&#160;only&#160;that software&#160;cannot&#160;detect that&#160;such&#160;a reordering&#160;<br/>occurred.&#160;Similarly,&#160;a logical processor may&#160;execute&#160;a memory access more&#160;than&#160;once as&#160;long as&#160;the behavior&#160;<br/>visible to&#160;software is&#160;consistent with a&#160;single&#160;execution of the&#160;memory&#160;access.</p>
<p style="position:absolute;top:227px;left:68px;white-space:nowrap" class="ft03">8.2.3.1&#160;&#160;</p>
<p style="position:absolute;top:227px;left:152px;white-space:nowrap" class="ft03">Assumptions, Terminology,&#160;and Notation</p>
<p style="position:absolute;top:256px;left:68px;white-space:nowrap" class="ft06">As&#160;noted&#160;above, the&#160;examples&#160;in this&#160;section are&#160;limited&#160;to&#160;accesses to&#160;memory regions defined as&#160;write-back&#160;<br/>cacheable&#160;(WB). They&#160;apply&#160;only to&#160;ordinary loads stores&#160;and&#160;to locked&#160;read-modify-write instructions. They&#160;do&#160;not&#160;<br/>necessarily&#160;apply to&#160;any of the following:&#160;out-of-order&#160;stores for string instructions (see<a href="o_fe12b1e2a880e0ce-268.html">&#160;Section 8.2.4);&#160;</a>accesses&#160;<br/>with&#160;a non-temporal&#160;hint; reads from memory&#160;by&#160;the processor as&#160;part&#160;of&#160;address translation&#160;(e.g.,&#160;page walks);&#160;<br/>and updates&#160;to segmentation and&#160;paging&#160;structures&#160;by&#160;the&#160;processor (e.g.,&#160;to&#160;update&#160;“accessed” bits).<br/>The&#160;principles&#160;underlying&#160;the&#160;examples&#160;in this&#160;section apply to&#160;individual memory accesses and to locked&#160;read-<br/>modify-write&#160;instructions. The Intel-64&#160;memory-ordering model guarantees&#160;that, for&#160;each of the&#160;following&#160;<br/>memory-access instructions,&#160;the constituent&#160;memory operation&#160;appears&#160;to execute as&#160;a single memory access:</p>
<p style="position:absolute;top:400px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:401px;left:93px;white-space:nowrap" class="ft02">Instructions&#160;that read or&#160;write&#160;a single byte.</p>
<p style="position:absolute;top:423px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:424px;left:93px;white-space:nowrap" class="ft02">Instructions that&#160;read&#160;or write a&#160;word (2&#160;bytes)&#160;whose address&#160;is aligned&#160;on&#160;a 2&#160;byte boundary.</p>
<p style="position:absolute;top:445px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:446px;left:93px;white-space:nowrap" class="ft02">Instructions&#160;that read or&#160;write&#160;a doubleword (4&#160;bytes)&#160;whose address is&#160;aligned on&#160;a 4&#160;byte boundary.</p>
<p style="position:absolute;top:468px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:469px;left:93px;white-space:nowrap" class="ft02">Instructions that&#160;read&#160;or write a&#160;quadword (8 bytes) whose address&#160;is aligned&#160;on&#160;an 8&#160;byte boundary.</p>
<p style="position:absolute;top:493px;left:68px;white-space:nowrap" class="ft06">Any&#160;locked instruction (either&#160;the XCHG&#160;instruction or another read-modify-write instruction with a&#160;LOCK&#160;prefix)&#160;<br/>appears&#160;to execute as&#160;an indivisible and&#160;uninterruptible&#160;sequence of load(s) followed by&#160;store(s) regardless of&#160;<br/>alignment.<br/>Other instructions may be&#160;implemented with multiple&#160;memory accesses. From&#160;a&#160;memory-ordering point&#160;of view,&#160;<br/>there are no guarantees regarding the relative&#160;order in&#160;which the constituent&#160;memory accesses&#160;are made. There is&#160;<br/>also&#160;no guarantee that&#160;the constituent&#160;operations&#160;of&#160;a store are&#160;executed in&#160;the same&#160;order&#160;as the&#160;constituent&#160;<br/>operations&#160;of a&#160;load.<br/><a href="o_fe12b1e2a880e0ce-265.html">Section&#160;8.2.3.2</a><a href="o_fe12b1e2a880e0ce-267.html">&#160;through Section 8.2.3.7 g</a>ive&#160;examples&#160;using&#160;the MOV instruction.&#160;The&#160;principles&#160;that underlie&#160;<br/>these examples apply&#160;to load and&#160;store&#160;accesses&#160;in general&#160;and to&#160;other instructions that load from or&#160;store to&#160;<br/>memory.<a href="o_fe12b1e2a880e0ce-267.html">&#160;Section 8.2.3.8 and</a><a href="o_fe12b1e2a880e0ce-268.html">&#160;Section 8.2.3.9</a>&#160;give&#160;examples using&#160;the XCHG&#160;instruction. The&#160;principles that&#160;<br/>underlie these examples apply to other&#160;locked read-modify-write instructions.<br/>This section uses&#160;the term&#160;“processor”&#160;is to refer to&#160;a logical&#160;processor.&#160;The&#160;examples&#160;are&#160;written&#160;using Intel-64&#160;<br/>assembly-language&#160;syntax and use&#160;the following notational conventions:</p>
<p style="position:absolute;top:735px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:736px;left:93px;white-space:nowrap" class="ft06">Arguments beginning with an&#160;“r”,&#160;such as&#160;r1 or&#160;r2 refer&#160;to registers&#160;(e.g.,&#160;EAX) visible&#160;only to the&#160;processor&#160;<br/>being considered.</p>
<p style="position:absolute;top:774px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:775px;left:93px;white-space:nowrap" class="ft02">Memory locations are denoted&#160;with&#160;x, y,&#160;z.</p>
<p style="position:absolute;top:796px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:797px;left:93px;white-space:nowrap" class="ft02">Stores are written as&#160;<i>mov&#160;[ _x], val</i>, which implies that&#160;<i>val</i>&#160;is&#160;being stored into&#160;the&#160;memory&#160;location&#160;<i>x</i>.</p>
<p style="position:absolute;top:819px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:820px;left:93px;white-space:nowrap" class="ft06">Loads are written as&#160;<i>mov r, [&#160;_x]</i>, which implies that the&#160;contents of&#160;the memory&#160;location&#160;<i>x</i>&#160;are being loaded&#160;<br/>into the register&#160;<i>r</i>.</p>
<p style="position:absolute;top:860px;left:68px;white-space:nowrap" class="ft06">As noted earlier,&#160;the examples&#160;refer&#160;only&#160;to&#160;software&#160;visible behavior.&#160;When&#160;the&#160;succeeding sections make&#160;state-<br/>ment such as&#160;“the&#160;two stores&#160;are&#160;reordered,” the&#160;implication is&#160;only&#160;that “the two stores appear&#160;to&#160;be reordered&#160;<br/>from&#160;the&#160;point of view of&#160;software.”</p>
</div>
</body>
</html>
