Analysis & Synthesis report for VGA
Fri Aug  5 11:54:25 2016
Quartus Prime Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |symbol_top_inst|symbol_top2:u0|FIFO_reader:b2v_controller|counter1
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: symbol_top2:u0|pll:b2v_pelele|altpll:altpll_component
 14. altpll Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "symbol_top2:u0|pll:b2v_pelele"
 16. Port Connectivity Checks: "symbol_top2:u0|sdram_simulator:b2v_inst1"
 17. Port Connectivity Checks: "symbol_top2:u0|FIFO:b2v_buffer"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug  5 11:54:25 2016       ;
; Quartus Prime Version              ; 16.0.1 Build 218 06/01/2016 SJ Lite Edition ;
; Revision Name                      ; VGA                                         ;
; Top-level Entity Name              ; symbol_top_inst                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 203                                         ;
;     Total combinational functions  ; 181                                         ;
;     Dedicated logic registers      ; 114                                         ;
; Total registers                    ; 114                                         ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; symbol_top_inst    ; VGA                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; symbol_top_inst.v                ; yes             ; User Verilog HDL File        ; /home/aluno/rafael/VGA_2/symbol_top_inst.v                                     ;         ;
; symbol_top.v                     ; yes             ; User Verilog HDL File        ; /home/aluno/rafael/VGA_2/symbol_top.v                                          ;         ;
; VGA_pixelLogic.v                 ; yes             ; User Verilog HDL File        ; /home/aluno/rafael/VGA_2/VGA_pixelLogic.v                                      ;         ;
; VGA_fifo.v                       ; yes             ; User Verilog HDL File        ; /home/aluno/rafael/VGA_2/VGA_fifo.v                                            ;         ;
; VGA_controller.v                 ; yes             ; User Verilog HDL File        ; /home/aluno/rafael/VGA_2/VGA_controller.v                                      ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; /home/aluno/rafael/VGA_2/pll.v                                                 ;         ;
; sdram_sim.v                      ; yes             ; User Verilog HDL File        ; /home/aluno/rafael/VGA_2/sdram_sim.v                                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; /home/aluno/rafael/VGA_2/db/pll_altpll.v                                       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 203                                                                                              ;
;                                             ;                                                                                                  ;
; Total combinational functions               ; 181                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                  ;
;     -- 4 input functions                    ; 89                                                                                               ;
;     -- 3 input functions                    ; 41                                                                                               ;
;     -- <=2 input functions                  ; 51                                                                                               ;
;                                             ;                                                                                                  ;
; Logic elements by mode                      ;                                                                                                  ;
;     -- normal mode                          ; 140                                                                                              ;
;     -- arithmetic mode                      ; 41                                                                                               ;
;                                             ;                                                                                                  ;
; Total registers                             ; 114                                                                                              ;
;     -- Dedicated logic registers            ; 114                                                                                              ;
;     -- I/O registers                        ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; I/O pins                                    ; 71                                                                                               ;
;                                             ;                                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; Total PLLs                                  ; 1                                                                                                ;
;     -- PLLs                                 ; 1                                                                                                ;
;                                             ;                                                                                                  ;
; Maximum fan-out node                        ; symbol_top2:u0|pll:b2v_pelele|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 116                                                                                              ;
; Total fan-out                               ; 1050                                                                                             ;
; Average fan-out                             ; 2.40                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Entity Name     ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------+--------------+
; |symbol_top_inst                        ; 181 (0)           ; 114 (0)      ; 0           ; 0            ; 0       ; 0         ; 71   ; 0            ; |symbol_top_inst                                                                                 ; symbol_top_inst ; work         ;
;    |symbol_top2:u0|                     ; 181 (0)           ; 114 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |symbol_top_inst|symbol_top2:u0                                                                  ; symbol_top2     ; work         ;
;       |FIFO:b2v_buffer|                 ; 83 (83)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer                                                  ; FIFO            ; work         ;
;       |FIFO_reader:b2v_controller|      ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |symbol_top_inst|symbol_top2:u0|FIFO_reader:b2v_controller                                       ; FIFO_reader     ; work         ;
;       |PixelLogic:b2v_dac_interface|    ; 61 (61)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |symbol_top_inst|symbol_top2:u0|PixelLogic:b2v_dac_interface                                     ; PixelLogic      ; work         ;
;       |pll:b2v_pelele|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |symbol_top_inst|symbol_top2:u0|pll:b2v_pelele                                                   ; pll             ; work         ;
;          |altpll:altpll_component|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |symbol_top_inst|symbol_top2:u0|pll:b2v_pelele|altpll:altpll_component                           ; altpll          ; work         ;
;             |pll_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |symbol_top_inst|symbol_top2:u0|pll:b2v_pelele|altpll:altpll_component|pll_altpll:auto_generated ; pll_altpll      ; work         ;
;       |sdram_simulator:b2v_inst1|       ; 32 (32)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |symbol_top_inst|symbol_top2:u0|sdram_simulator:b2v_inst1                                        ; sdram_simulator ; work         ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |symbol_top_inst|symbol_top2:u0|pll:b2v_pelele ; pll.v           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |symbol_top_inst|symbol_top2:u0|FIFO_reader:b2v_controller|counter1 ;
+---------------+---------------------------------------------------------------------+
; Name          ; counter1.0001                                                       ;
+---------------+---------------------------------------------------------------------+
; counter1.0000 ; 0                                                                   ;
; counter1.0001 ; 1                                                                   ;
+---------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                ;
+---------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                ;
+---------------------------------------------------------------+-------------------------------------------------------------------+
; symbol_top2:u0|sdram_simulator:b2v_inst1|data_out[16..23]     ; Stuck at GND due to stuck port data_in                            ;
; symbol_top2:u0|FIFO:b2v_buffer|data_pixel[1..7]               ; Merged with symbol_top2:u0|FIFO:b2v_buffer|data_pixel[0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|data_pixel[8,9,11..15]         ; Merged with symbol_top2:u0|FIFO:b2v_buffer|data_pixel[10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|data_pixel[17..23]             ; Merged with symbol_top2:u0|FIFO:b2v_buffer|data_pixel[16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][1]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][2]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][3]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][4]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][5]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][6]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][7]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][1]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][2]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][3]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][4]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][5]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][6]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][7]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][1]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][2]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][3]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][4]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][5]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][6]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][7]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][1]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][2]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][3]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][4]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][5]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][6]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][7]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][1]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][2]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][3]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][4]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][5]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][6]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][7]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][1]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][2]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][3]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][4]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][5]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][6]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][7]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][1]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][2]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][3]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][4]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][5]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][6]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][7]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][1]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][2]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][3]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][4]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][5]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][6]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][7]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][0]          ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][11]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][12]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][13]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][14]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][15]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][8]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][9]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][11]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][12]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][13]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][14]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][15]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][8]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][9]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][11]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][12]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][13]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][14]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][15]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][8]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][9]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][11]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][12]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][13]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][14]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][15]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][8]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][9]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][11]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][12]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][13]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][14]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][15]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][8]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][9]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][11]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][12]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][13]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][14]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][15]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][8]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][9]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][11]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][12]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][13]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][14]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][15]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][8]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][9]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][11]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][12]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][13]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][14]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][15]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][8]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][9]                  ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][10]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][17]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][18]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][19]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][20]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][21]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][22]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][23]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][17]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][18]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][19]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][20]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][21]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][22]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][23]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][17]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][18]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][19]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][20]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][21]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][22]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][23]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][17]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][18]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][19]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][20]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][21]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][22]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][23]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][17]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][18]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][19]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][20]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][21]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][22]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][23]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][17]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][18]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][19]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][20]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][21]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][22]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][23]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][17]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][18]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][19]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][20]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][21]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][22]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][23]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][17]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][18]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][19]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][20]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][21]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][22]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][16]         ;
; symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][23]                 ; Merged with symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][16]         ;
; symbol_top2:u0|sdram_simulator:b2v_inst1|data_out[8,9,11..15] ; Merged with symbol_top2:u0|sdram_simulator:b2v_inst1|data_out[10] ;
; symbol_top2:u0|sdram_simulator:b2v_inst1|data_out[25..31]     ; Merged with symbol_top2:u0|sdram_simulator:b2v_inst1|data_out[24] ;
; symbol_top2:u0|FIFO_reader:b2v_controller|counter1~5          ; Lost fanout                                                       ;
; symbol_top2:u0|FIFO_reader:b2v_controller|counter1~6          ; Lost fanout                                                       ;
; symbol_top2:u0|FIFO_reader:b2v_controller|counter1~7          ; Lost fanout                                                       ;
; Total Number of Removed Registers = 214                       ;                                                                   ;
+---------------------------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 114   ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|buf_mem[7][10]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|buf_mem[6][16]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|buf_mem[5][16]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|buf_mem[4][16]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|buf_mem[3][10]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|buf_mem[2][10]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|buf_mem[1][0]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|buf_mem[0][16]         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |symbol_top_inst|symbol_top2:u0|PixelLogic:b2v_dac_interface|hcount[8] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|rd_ptr[0]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|wr_ptr[2]              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |symbol_top_inst|symbol_top2:u0|PixelLogic:b2v_dac_interface|vcount[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|fifo_counter[0]        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |symbol_top_inst|symbol_top2:u0|sdram_simulator:b2v_inst1|counter[4]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|sdram_simulator:b2v_inst1|wr_en        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|data_pixel[0]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |symbol_top_inst|symbol_top2:u0|PixelLogic:b2v_dac_interface|g         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |symbol_top_inst|symbol_top2:u0|FIFO:b2v_buffer|buf_mem                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: symbol_top2:u0|pll:b2v_pelele|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------------------------+
; Parameter Name                ; Value                 ; Type                                       ;
+-------------------------------+-----------------------+--------------------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS    ; Untyped                                    ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                    ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                    ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                    ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                    ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                    ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                    ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                    ;
; LOCK_HIGH                     ; 1                     ; Untyped                                    ;
; LOCK_LOW                      ; 1                     ; Untyped                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                    ;
; SKIP_VCO                      ; OFF                   ; Untyped                                    ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                    ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                    ;
; BANDWIDTH                     ; 0                     ; Untyped                                    ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                    ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                    ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                    ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer                             ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                             ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK1_DIVIDE_BY                ; 2                     ; Signed Integer                             ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                             ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                             ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                    ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                    ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                    ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                    ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                    ;
; VCO_MIN                       ; 0                     ; Untyped                                    ;
; VCO_MAX                       ; 0                     ; Untyped                                    ;
; VCO_CENTER                    ; 0                     ; Untyped                                    ;
; PFD_MIN                       ; 0                     ; Untyped                                    ;
; PFD_MAX                       ; 0                     ; Untyped                                    ;
; M_INITIAL                     ; 0                     ; Untyped                                    ;
; M                             ; 0                     ; Untyped                                    ;
; N                             ; 1                     ; Untyped                                    ;
; M2                            ; 1                     ; Untyped                                    ;
; N2                            ; 1                     ; Untyped                                    ;
; SS                            ; 1                     ; Untyped                                    ;
; C0_HIGH                       ; 0                     ; Untyped                                    ;
; C1_HIGH                       ; 0                     ; Untyped                                    ;
; C2_HIGH                       ; 0                     ; Untyped                                    ;
; C3_HIGH                       ; 0                     ; Untyped                                    ;
; C4_HIGH                       ; 0                     ; Untyped                                    ;
; C5_HIGH                       ; 0                     ; Untyped                                    ;
; C6_HIGH                       ; 0                     ; Untyped                                    ;
; C7_HIGH                       ; 0                     ; Untyped                                    ;
; C8_HIGH                       ; 0                     ; Untyped                                    ;
; C9_HIGH                       ; 0                     ; Untyped                                    ;
; C0_LOW                        ; 0                     ; Untyped                                    ;
; C1_LOW                        ; 0                     ; Untyped                                    ;
; C2_LOW                        ; 0                     ; Untyped                                    ;
; C3_LOW                        ; 0                     ; Untyped                                    ;
; C4_LOW                        ; 0                     ; Untyped                                    ;
; C5_LOW                        ; 0                     ; Untyped                                    ;
; C6_LOW                        ; 0                     ; Untyped                                    ;
; C7_LOW                        ; 0                     ; Untyped                                    ;
; C8_LOW                        ; 0                     ; Untyped                                    ;
; C9_LOW                        ; 0                     ; Untyped                                    ;
; C0_INITIAL                    ; 0                     ; Untyped                                    ;
; C1_INITIAL                    ; 0                     ; Untyped                                    ;
; C2_INITIAL                    ; 0                     ; Untyped                                    ;
; C3_INITIAL                    ; 0                     ; Untyped                                    ;
; C4_INITIAL                    ; 0                     ; Untyped                                    ;
; C5_INITIAL                    ; 0                     ; Untyped                                    ;
; C6_INITIAL                    ; 0                     ; Untyped                                    ;
; C7_INITIAL                    ; 0                     ; Untyped                                    ;
; C8_INITIAL                    ; 0                     ; Untyped                                    ;
; C9_INITIAL                    ; 0                     ; Untyped                                    ;
; C0_MODE                       ; BYPASS                ; Untyped                                    ;
; C1_MODE                       ; BYPASS                ; Untyped                                    ;
; C2_MODE                       ; BYPASS                ; Untyped                                    ;
; C3_MODE                       ; BYPASS                ; Untyped                                    ;
; C4_MODE                       ; BYPASS                ; Untyped                                    ;
; C5_MODE                       ; BYPASS                ; Untyped                                    ;
; C6_MODE                       ; BYPASS                ; Untyped                                    ;
; C7_MODE                       ; BYPASS                ; Untyped                                    ;
; C8_MODE                       ; BYPASS                ; Untyped                                    ;
; C9_MODE                       ; BYPASS                ; Untyped                                    ;
; C0_PH                         ; 0                     ; Untyped                                    ;
; C1_PH                         ; 0                     ; Untyped                                    ;
; C2_PH                         ; 0                     ; Untyped                                    ;
; C3_PH                         ; 0                     ; Untyped                                    ;
; C4_PH                         ; 0                     ; Untyped                                    ;
; C5_PH                         ; 0                     ; Untyped                                    ;
; C6_PH                         ; 0                     ; Untyped                                    ;
; C7_PH                         ; 0                     ; Untyped                                    ;
; C8_PH                         ; 0                     ; Untyped                                    ;
; C9_PH                         ; 0                     ; Untyped                                    ;
; L0_HIGH                       ; 1                     ; Untyped                                    ;
; L1_HIGH                       ; 1                     ; Untyped                                    ;
; G0_HIGH                       ; 1                     ; Untyped                                    ;
; G1_HIGH                       ; 1                     ; Untyped                                    ;
; G2_HIGH                       ; 1                     ; Untyped                                    ;
; G3_HIGH                       ; 1                     ; Untyped                                    ;
; E0_HIGH                       ; 1                     ; Untyped                                    ;
; E1_HIGH                       ; 1                     ; Untyped                                    ;
; E2_HIGH                       ; 1                     ; Untyped                                    ;
; E3_HIGH                       ; 1                     ; Untyped                                    ;
; L0_LOW                        ; 1                     ; Untyped                                    ;
; L1_LOW                        ; 1                     ; Untyped                                    ;
; G0_LOW                        ; 1                     ; Untyped                                    ;
; G1_LOW                        ; 1                     ; Untyped                                    ;
; G2_LOW                        ; 1                     ; Untyped                                    ;
; G3_LOW                        ; 1                     ; Untyped                                    ;
; E0_LOW                        ; 1                     ; Untyped                                    ;
; E1_LOW                        ; 1                     ; Untyped                                    ;
; E2_LOW                        ; 1                     ; Untyped                                    ;
; E3_LOW                        ; 1                     ; Untyped                                    ;
; L0_INITIAL                    ; 1                     ; Untyped                                    ;
; L1_INITIAL                    ; 1                     ; Untyped                                    ;
; G0_INITIAL                    ; 1                     ; Untyped                                    ;
; G1_INITIAL                    ; 1                     ; Untyped                                    ;
; G2_INITIAL                    ; 1                     ; Untyped                                    ;
; G3_INITIAL                    ; 1                     ; Untyped                                    ;
; E0_INITIAL                    ; 1                     ; Untyped                                    ;
; E1_INITIAL                    ; 1                     ; Untyped                                    ;
; E2_INITIAL                    ; 1                     ; Untyped                                    ;
; E3_INITIAL                    ; 1                     ; Untyped                                    ;
; L0_MODE                       ; BYPASS                ; Untyped                                    ;
; L1_MODE                       ; BYPASS                ; Untyped                                    ;
; G0_MODE                       ; BYPASS                ; Untyped                                    ;
; G1_MODE                       ; BYPASS                ; Untyped                                    ;
; G2_MODE                       ; BYPASS                ; Untyped                                    ;
; G3_MODE                       ; BYPASS                ; Untyped                                    ;
; E0_MODE                       ; BYPASS                ; Untyped                                    ;
; E1_MODE                       ; BYPASS                ; Untyped                                    ;
; E2_MODE                       ; BYPASS                ; Untyped                                    ;
; E3_MODE                       ; BYPASS                ; Untyped                                    ;
; L0_PH                         ; 0                     ; Untyped                                    ;
; L1_PH                         ; 0                     ; Untyped                                    ;
; G0_PH                         ; 0                     ; Untyped                                    ;
; G1_PH                         ; 0                     ; Untyped                                    ;
; G2_PH                         ; 0                     ; Untyped                                    ;
; G3_PH                         ; 0                     ; Untyped                                    ;
; E0_PH                         ; 0                     ; Untyped                                    ;
; E1_PH                         ; 0                     ; Untyped                                    ;
; E2_PH                         ; 0                     ; Untyped                                    ;
; E3_PH                         ; 0                     ; Untyped                                    ;
; M_PH                          ; 0                     ; Untyped                                    ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                    ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                    ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                    ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                    ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                    ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                    ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                    ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                    ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                    ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                    ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                    ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                    ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                    ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                    ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                    ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                    ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                    ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                    ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                    ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                    ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                    ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                    ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                    ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                    ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                    ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                    ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                    ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                             ;
+-------------------------------+-----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; symbol_top2:u0|pll:b2v_pelele|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                                    ;
;     -- PLL_TYPE               ; AUTO                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "symbol_top2:u0|pll:b2v_pelele"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "symbol_top2:u0|sdram_simulator:b2v_inst1"                                                                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; freeslots ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "freeslots[4..4]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "symbol_top2:u0|FIFO:b2v_buffer"                                                                                                   ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; freeslots ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "freeslots[4..4]" have no fanouts ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 114                         ;
;     ENA               ; 24                          ;
;     ENA SCLR          ; 42                          ;
;     SCLR              ; 15                          ;
;     plain             ; 33                          ;
; cycloneiii_lcell_comb ; 183                         ;
;     arith             ; 41                          ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 3                           ;
;     normal            ; 142                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 89                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.48                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition
    Info: Processing started: Fri Aug  5 11:54:16 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file symbol_top_inst.v
    Info (12023): Found entity 1: symbol_top_inst File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file symbol_top.bdf
    Info (12023): Found entity 1: symbol_top
Info (12021): Found 1 design units, including 1 entities, in source file symbol_top.v
    Info (12023): Found entity 1: symbol_top2 File: /home/aluno/rafael/VGA_2/symbol_top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file VGA_pixelLogic.v
    Info (12023): Found entity 1: PixelLogic File: /home/aluno/rafael/VGA_2/VGA_pixelLogic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA_fifo.v
    Info (12023): Found entity 1: FIFO File: /home/aluno/rafael/VGA_2/VGA_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA_controller.v
    Info (12023): Found entity 1: FIFO_reader File: /home/aluno/rafael/VGA_2/VGA_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/aluno/rafael/VGA_2/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file resetLogic.v
    Info (12023): Found entity 1: resetLogic File: /home/aluno/rafael/VGA_2/resetLogic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_sim.v
    Info (12023): Found entity 1: sdram_simulator File: /home/aluno/rafael/VGA_2/sdram_sim.v Line: 1
Info (12127): Elaborating entity "symbol_top_inst" for the top level hierarchy
Info (12128): Elaborating entity "symbol_top2" for hierarchy "symbol_top2:u0" File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 74
Info (12128): Elaborating entity "FIFO" for hierarchy "symbol_top2:u0|FIFO:b2v_buffer" File: /home/aluno/rafael/VGA_2/symbol_top.v Line: 77
Info (12128): Elaborating entity "FIFO_reader" for hierarchy "symbol_top2:u0|FIFO_reader:b2v_controller" File: /home/aluno/rafael/VGA_2/symbol_top.v Line: 91
Info (12128): Elaborating entity "PixelLogic" for hierarchy "symbol_top2:u0|PixelLogic:b2v_dac_interface" File: /home/aluno/rafael/VGA_2/symbol_top.v Line: 107
Info (12128): Elaborating entity "sdram_simulator" for hierarchy "symbol_top2:u0|sdram_simulator:b2v_inst1" File: /home/aluno/rafael/VGA_2/symbol_top.v Line: 122
Warning (10034): Output port "LEDR[17..1]" at sdram_sim.v(8) has no driver File: /home/aluno/rafael/VGA_2/sdram_sim.v Line: 8
Info (12128): Elaborating entity "pll" for hierarchy "symbol_top2:u0|pll:b2v_pelele" File: /home/aluno/rafael/VGA_2/symbol_top.v Line: 130
Info (12128): Elaborating entity "altpll" for hierarchy "symbol_top2:u0|pll:b2v_pelele|altpll:altpll_component" File: /home/aluno/rafael/VGA_2/pll.v Line: 108
Info (12130): Elaborated megafunction instantiation "symbol_top2:u0|pll:b2v_pelele|altpll:altpll_component" File: /home/aluno/rafael/VGA_2/pll.v Line: 108
Info (12133): Instantiated megafunction "symbol_top2:u0|pll:b2v_pelele|altpll:altpll_component" with the following parameter: File: /home/aluno/rafael/VGA_2/pll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/aluno/rafael/VGA_2/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "symbol_top2:u0|pll:b2v_pelele|altpll:altpll_component|pll_altpll:auto_generated" File: /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 54
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 54
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 52
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "VGA_ftw" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGA_ftw -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGA_ftw -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 43
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/aluno/rafael/VGA_2/symbol_top_inst.v Line: 43
Info (21057): Implemented 280 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 208 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 1267 megabytes
    Info: Processing ended: Fri Aug  5 11:54:25 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:21


