Flow report for 4004_2
Fri Dec 08 11:24:14 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Successful - Fri Dec 08 11:24:14 2017      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; 4004_2                                     ;
; Top-level Entity Name              ; processor_4004                             ;
; Family                             ; Cyclone II                                 ;
; Device                             ; EP2C35F672C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 857 / 33,216 ( 3 % )                       ;
;     Total combinational functions  ; 634 / 33,216 ( 2 % )                       ;
;     Dedicated logic registers      ; 532 / 33,216 ( 2 % )                       ;
; Total registers                    ; 532                                        ;
; Total pins                         ; 12 / 475 ( 3 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 512 / 483,840 ( < 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/08/2017 11:23:37 ;
; Main task         ; Compilation         ;
; Revision Name     ; 4004_2              ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                      ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+--------------------------------------------+
; Assignment Name                      ; Value                                                                                                                                                            ; Default Value ; Entity Name    ; Section Id                                 ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+--------------------------------------------+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; On                                                                                                                                                               ; Off           ; --             ; --                                         ;
; AUTO_EXPORT_VER_COMPATIBLE_DB        ; On                                                                                                                                                               ; Off           ; --             ; --                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION      ; Always                                                                                                                                                           ; Auto          ; --             ; --                                         ;
; COMPILER_SIGNATURE_ID                ; 260535862553918.151272501603312                                                                                                                                  ; --            ; --             ; --                                         ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE     ; Area                                                                                                                                                             ; Balanced      ; --             ; --                                         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                                                               ; --            ; --             ; Instruction_Register_and_Decoder_TESTBENCH ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; On                                                                                                                                                               ; --            ; --             ; eda_simulation                             ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; Instruction_Register_and_Decoder_TESTBENCH                                                                                                                       ; --            ; --             ; eda_simulation                             ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                                                                                                                                      ; --            ; --             ; eda_simulation                             ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)                                                                                                                                        ; <None>        ; --             ; --                                         ;
; EDA_TEST_BENCH_FILE                  ; Instruction_Register_and_Decoder_TESTBENCH.v                                                                                                                     ; --            ; --             ; Instruction_Register_and_Decoder_TESTBENCH ;
; EDA_TEST_BENCH_MODULE_NAME           ; Instruction_Register_and_Decoder_TESTBENCH                                                                                                                       ; --            ; --             ; Instruction_Register_and_Decoder_TESTBENCH ;
; EDA_TEST_BENCH_NAME                  ; Instruction_Register_and_Decoder_TESTBENCH                                                                                                                       ; --            ; --             ; eda_simulation                             ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1000 ns                                                                                                                                                          ; --            ; --             ; Instruction_Register_and_Decoder_TESTBENCH ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                                                             ; --            ; --             ; eda_simulation                             ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                               ; --            ; --             ; --                                         ;
; FITTER_EFFORT                        ; Standard Fit                                                                                                                                                     ; Auto Fit      ; --             ; --                                         ;
; FLOW_DISABLE_ASSEMBLER               ; On                                                                                                                                                               ; Off           ; --             ; --                                         ;
; FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS   ; On                                                                                                                                                               ; Off           ; --             ; --                                         ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                               ; --            ; --             ; --                                         ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                                ; --            ; --             ; --                                         ;
; PARTITION_COLOR                      ; 16764057                                                                                                                                                         ; --            ; processor_4004 ; Top                                        ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING                                                                                                                                            ; --            ; processor_4004 ; Top                                        ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                                                                                                                                           ; --            ; processor_4004 ; Top                                        ;
; PHYSICAL_SYNTHESIS_EFFORT            ; Extra                                                                                                                                                            ; Normal        ; --             ; --                                         ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                                              ; --            ; --             ; --                                         ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                            ; --            ; --             ; --                                         ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                                                                     ; --            ; --             ; --                                         ;
; SLD_FILE                             ; D:/Quartus_Labs/4004/stp2_auto_stripped.stp                                                                                                                      ; --            ; --             ; --                                         ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                              ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                                    ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=4                                                                                                                                                  ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=4                                                                                                                                               ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                                          ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                                           ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=141                                                                                                                                    ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                    ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=128                                                                                                                                             ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                       ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                   ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                                ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                                           ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                     ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_LOWORD=54052                                                                                                                                        ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_HIWORD=33959                                                                                                                                        ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=10                                                                                                                                             ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=128                                                                                                                                             ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                         ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,basic,1,basic,1,basic,1,basic,1,basic,1,basic,1,basic,1,basic,1,basic,1,                                                     ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                     ; --            ; --             ; auto_signaltap_0                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                    ; --            ; --             ; auto_signaltap_0                           ;
; SMART_RECOMPILE                      ; On                                                                                                                                                               ; Off           ; --             ; --                                         ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS        ; On                                                                                                                                                               ; Off           ; --             ; --                                         ;
; TOP_LEVEL_ENTITY                     ; processor_4004                                                                                                                                                   ; 4004_2        ; --             ; --                                         ;
; USE_SIGNALTAP_FILE                   ; stp2.stp                                                                                                                                                         ; --            ; --             ; --                                         ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:06     ; 1.0                     ; 598 MB              ; 00:00:06                           ;
; I/O Assignment Analysis   ; 00:00:03     ; 1.0                     ; 810 MB              ; 00:00:03                           ;
; Fitter                    ; 00:00:12     ; 1.1                     ; 974 MB              ; 00:00:14                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 525 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 470 MB              ; 00:00:01                           ;
; Database Export           ; 00:00:06     ; 1.0                     ; 611 MB              ; 00:00:06                           ;
; Total                     ; 00:00:30     ; --                      ; --                  ; 00:00:32                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-E6P2RV7  ; Windows 7 ; 6.2        ; x86_64         ;
; I/O Assignment Analysis   ; DESKTOP-E6P2RV7  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-E6P2RV7  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-E6P2RV7  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-E6P2RV7  ; Windows 7 ; 6.2        ; x86_64         ;
; Database Export           ; DESKTOP-E6P2RV7  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off processor_4004 -c 4004_2
quartus_fit --read_settings_files=off --write_settings_files=off processor_4004 -c 4004_2 --check_ios
quartus_fit --read_settings_files=off --write_settings_files=off processor_4004 -c 4004_2
quartus_sta processor_4004 -c 4004_2
quartus_eda --read_settings_files=off --write_settings_files=off processor_4004 -c 4004_2
quartus_cdb processor_4004 -c 4004_2 --export_database=D:/Quartus_Labs/4004/export_db



