

================================================================
== Vitis HLS Report for 'pooling_func_1'
================================================================
* Date:           Fri Jul 18 13:03:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.115 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     8194|     8194|  81.940 us|  81.940 us|  8193|  8193|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3  |     8192|     8192|         5|          4|          4|  2048|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [cnn_layer.cpp:158]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:157]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_layer.cpp:155]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool1_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten12"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln155 = store i4 0, i4 %i" [cnn_layer.cpp:155]   --->   Operation 15 'store' 'store_ln155' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln157 = store i4 0, i4 %j" [cnn_layer.cpp:157]   --->   Operation 17 'store' 'store_ln157' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln158 = store i6 0, i6 %c" [cnn_layer.cpp:158]   --->   Operation 18 'store' 'store_ln158' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln155 = br void %VITIS_LOOP_161_4" [cnn_layer.cpp:155]   --->   Operation 19 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i12 %indvar_flatten12" [cnn_layer.cpp:155]   --->   Operation 20 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.54ns)   --->   "%icmp_ln155 = icmp_eq  i12 %indvar_flatten12_load, i12 2048" [cnn_layer.cpp:155]   --->   Operation 21 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%add_ln155_1 = add i12 %indvar_flatten12_load, i12 1" [cnn_layer.cpp:155]   --->   Operation 22 'add' 'add_ln155_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %for.inc47, void %for.end49" [cnn_layer.cpp:155]   --->   Operation 23 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln155 = store i12 %add_ln155_1, i12 %indvar_flatten12" [cnn_layer.cpp:155]   --->   Operation 24 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 1.29>
ST_1 : Operation 81 [1/1] (1.29ns)   --->   "%ret_ln171 = ret" [cnn_layer.cpp:171]   --->   Operation 81 'ret' 'ret_ln171' <Predicate = (icmp_ln155)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 6.85>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_load = load i6 %c" [cnn_layer.cpp:158]   --->   Operation 25 'load' 'c_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [cnn_layer.cpp:155]   --->   Operation 26 'load' 'j_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [cnn_layer.cpp:157]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [cnn_layer.cpp:155]   --->   Operation 28 'load' 'i_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.99ns)   --->   "%add_ln155 = add i4 %i_load, i4 1" [cnn_layer.cpp:155]   --->   Operation 29 'add' 'add_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.41ns)   --->   "%icmp_ln157 = icmp_eq  i10 %indvar_flatten_load, i10 256" [cnn_layer.cpp:157]   --->   Operation 30 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln155)> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.83ns)   --->   "%select_ln155 = select i1 %icmp_ln157, i4 0, i4 %j_load" [cnn_layer.cpp:155]   --->   Operation 31 'select' 'select_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln155)   --->   "%xor_ln155 = xor i1 %icmp_ln157, i1 1" [cnn_layer.cpp:155]   --->   Operation 32 'xor' 'xor_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.28ns)   --->   "%icmp_ln158 = icmp_eq  i6 %c_load, i6 32" [cnn_layer.cpp:158]   --->   Operation 33 'icmp' 'icmp_ln158' <Predicate = (!icmp_ln155)> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln155 = and i1 %icmp_ln158, i1 %xor_ln155" [cnn_layer.cpp:155]   --->   Operation 34 'and' 'and_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.83ns)   --->   "%select_ln155_1 = select i1 %icmp_ln157, i4 %add_ln155, i4 %i_load" [cnn_layer.cpp:155]   --->   Operation 35 'select' 'select_ln155_1' <Predicate = (!icmp_ln155)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.99ns)   --->   "%add_ln157 = add i4 %select_ln155, i4 1" [cnn_layer.cpp:157]   --->   Operation 36 'add' 'add_ln157' <Predicate = (!icmp_ln155)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node c_mid2)   --->   "%empty = or i1 %and_ln155, i1 %icmp_ln157" [cnn_layer.cpp:155]   --->   Operation 37 'or' 'empty' <Predicate = (!icmp_ln155)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%c_mid2 = select i1 %empty, i6 0, i6 %c_load" [cnn_layer.cpp:155]   --->   Operation 38 'select' 'c_mid2' <Predicate = (!icmp_ln155)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.83ns)   --->   "%select_ln157 = select i1 %and_ln155, i4 %add_ln157, i4 %select_ln155" [cnn_layer.cpp:157]   --->   Operation 39 'select' 'select_ln157' <Predicate = (!icmp_ln155)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_47 = trunc i4 %select_ln155_1" [cnn_layer.cpp:155]   --->   Operation 40 'trunc' 'empty_47' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_48 = trunc i4 %select_ln157" [cnn_layer.cpp:157]   --->   Operation 41 'trunc' 'empty_48' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i6 %c_mid2" [cnn_layer.cpp:160]   --->   Operation 42 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i3.i1.i3.i1, i5 %trunc_ln160, i3 %empty_47, i1 0, i3 %empty_48, i1 0" [cnn_layer.cpp:160]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i13 %tmp_s" [cnn_layer.cpp:160]   --->   Operation 44 'zext' 'zext_ln160' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%input_buf_addr = getelementptr i16 %input_buf, i32 0, i32 %zext_ln160" [cnn_layer.cpp:160]   --->   Operation 45 'getelementptr' 'input_buf_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i3.i1.i3.i1, i5 %trunc_ln160, i3 %empty_47, i1 0, i3 %empty_48, i1 1" [cnn_layer.cpp:163]   --->   Operation 46 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i13 %tmp_1" [cnn_layer.cpp:163]   --->   Operation 47 'zext' 'zext_ln163' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_buf_addr_1 = getelementptr i16 %input_buf, i32 0, i32 %zext_ln163" [cnn_layer.cpp:163]   --->   Operation 48 'getelementptr' 'input_buf_addr_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.77ns)   --->   "%max_val_5 = load i13 %input_buf_addr" [cnn_layer.cpp:160]   --->   Operation 49 'load' 'max_val_5' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 50 [2/2] (2.77ns)   --->   "%val = load i13 %input_buf_addr_1" [cnn_layer.cpp:163]   --->   Operation 50 'load' 'val' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 51 [1/1] (1.28ns)   --->   "%add_ln158 = add i6 %c_mid2, i6 1" [cnn_layer.cpp:158]   --->   Operation 51 'add' 'add_ln158' <Predicate = (!icmp_ln155)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.41ns)   --->   "%add_ln157_1 = add i10 %indvar_flatten_load, i10 1" [cnn_layer.cpp:157]   --->   Operation 52 'add' 'add_ln157_1' <Predicate = (!icmp_ln155)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.99ns)   --->   "%select_ln157_1 = select i1 %icmp_ln157, i10 1, i10 %add_ln157_1" [cnn_layer.cpp:157]   --->   Operation 53 'select' 'select_ln157_1' <Predicate = (!icmp_ln155)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln155 = store i4 %select_ln155_1, i4 %i" [cnn_layer.cpp:155]   --->   Operation 54 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 1.29>
ST_2 : Operation 55 [1/1] (1.29ns)   --->   "%store_ln157 = store i10 %select_ln157_1, i10 %indvar_flatten" [cnn_layer.cpp:157]   --->   Operation 55 'store' 'store_ln157' <Predicate = (!icmp_ln155)> <Delay = 1.29>
ST_2 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln157 = store i4 %select_ln157, i4 %j" [cnn_layer.cpp:157]   --->   Operation 56 'store' 'store_ln157' <Predicate = (!icmp_ln155)> <Delay = 1.29>
ST_2 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln158 = store i6 %add_ln158, i6 %c" [cnn_layer.cpp:158]   --->   Operation 57 'store' 'store_ln158' <Predicate = (!icmp_ln155)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i3.i1.i3.i1, i5 %trunc_ln160, i3 %empty_47, i1 1, i3 %empty_48, i1 0" [cnn_layer.cpp:163]   --->   Operation 58 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i13 %tmp_2" [cnn_layer.cpp:163]   --->   Operation 59 'zext' 'zext_ln163_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%input_buf_addr_2 = getelementptr i16 %input_buf, i32 0, i32 %zext_ln163_1" [cnn_layer.cpp:163]   --->   Operation 60 'getelementptr' 'input_buf_addr_2' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i3.i1.i3.i1, i5 %trunc_ln160, i3 %empty_47, i1 1, i3 %empty_48, i1 1" [cnn_layer.cpp:163]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln163_2 = zext i13 %tmp_3" [cnn_layer.cpp:163]   --->   Operation 62 'zext' 'zext_ln163_2' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%input_buf_addr_3 = getelementptr i16 %input_buf, i32 0, i32 %zext_ln163_2" [cnn_layer.cpp:163]   --->   Operation 63 'getelementptr' 'input_buf_addr_3' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 64 [1/2] ( I:2.77ns O:2.77ns )   --->   "%max_val_5 = load i13 %input_buf_addr" [cnn_layer.cpp:160]   --->   Operation 64 'load' 'max_val_5' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 65 [1/2] ( I:2.77ns O:2.77ns )   --->   "%val = load i13 %input_buf_addr_1" [cnn_layer.cpp:163]   --->   Operation 65 'load' 'val' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 66 [1/1] (1.54ns)   --->   "%icmp_ln164 = icmp_sgt  i16 %val, i16 %max_val_5" [cnn_layer.cpp:164]   --->   Operation 66 'icmp' 'icmp_ln164' <Predicate = (!icmp_ln155)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.62ns)   --->   "%max_val = select i1 %icmp_ln164, i16 %val, i16 %max_val_5" [cnn_layer.cpp:164]   --->   Operation 67 'select' 'max_val' <Predicate = (!icmp_ln155)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [2/2] (2.77ns)   --->   "%val_4 = load i13 %input_buf_addr_2" [cnn_layer.cpp:163]   --->   Operation 68 'load' 'val_4' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 69 [2/2] (2.77ns)   --->   "%val_3 = load i13 %input_buf_addr_3" [cnn_layer.cpp:163]   --->   Operation 69 'load' 'val_3' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>

State 4 <SV = 3> <Delay = 7.11>
ST_4 : Operation 70 [1/2] ( I:2.77ns O:2.77ns )   --->   "%val_4 = load i13 %input_buf_addr_2" [cnn_layer.cpp:163]   --->   Operation 70 'load' 'val_4' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_4 : Operation 71 [1/1] (1.54ns)   --->   "%icmp_ln164_1 = icmp_sgt  i16 %val_4, i16 %max_val" [cnn_layer.cpp:164]   --->   Operation 71 'icmp' 'icmp_ln164_1' <Predicate = (!icmp_ln155)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.62ns)   --->   "%max_val_3 = select i1 %icmp_ln164_1, i16 %val_4, i16 %max_val" [cnn_layer.cpp:164]   --->   Operation 72 'select' 'max_val_3' <Predicate = (!icmp_ln155)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/2] ( I:2.77ns O:2.77ns )   --->   "%val_3 = load i13 %input_buf_addr_3" [cnn_layer.cpp:163]   --->   Operation 73 'load' 'val_3' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_4 : Operation 74 [1/1] (1.54ns)   --->   "%icmp_ln164_2 = icmp_sgt  i16 %val_3, i16 %max_val_3" [cnn_layer.cpp:164]   --->   Operation 74 'icmp' 'icmp_ln164_2' <Predicate = (!icmp_ln155)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.62ns)   --->   "%max_val_4 = select i1 %icmp_ln164_2, i16 %val_3, i16 %max_val_3" [cnn_layer.cpp:164]   --->   Operation 75 'select' 'max_val_4' <Predicate = (!icmp_ln155)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:159]   --->   Operation 78 'specpipeline' 'specpipeline_ln159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] ( I:3.41ns O:3.41ns )   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %pool1_out, i16 %max_val_4" [cnn_layer.cpp:167]   --->   Operation 79 'write' 'write_ln167' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2048> <FIFO>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln158 = br void %VITIS_LOOP_161_4" [cnn_layer.cpp:158]   --->   Operation 80 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.142ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten12' [9]  (1.298 ns)
	'load' operation 12 bit ('indvar_flatten12_load', cnn_layer.cpp:155) on local variable 'indvar_flatten12' [16]  (0.000 ns)
	'add' operation 12 bit ('add_ln155_1', cnn_layer.cpp:155) [18]  (1.546 ns)
	'store' operation 0 bit ('store_ln155', cnn_layer.cpp:155) of variable 'add_ln155_1', cnn_layer.cpp:155 on local variable 'indvar_flatten12' [68]  (1.298 ns)

 <State 2>: 6.857ns
The critical path consists of the following:
	'load' operation 10 bit ('indvar_flatten_load', cnn_layer.cpp:157) on local variable 'indvar_flatten' [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln157', cnn_layer.cpp:157) [28]  (1.417 ns)
	'select' operation 4 bit ('select_ln155', cnn_layer.cpp:155) [29]  (0.836 ns)
	'add' operation 4 bit ('add_ln157', cnn_layer.cpp:157) [34]  (0.997 ns)
	'select' operation 4 bit ('select_ln157', cnn_layer.cpp:157) [37]  (0.836 ns)
	'getelementptr' operation 13 bit ('input_buf_addr', cnn_layer.cpp:160) [44]  (0.000 ns)
	'load' operation 16 bit ('max_val', cnn_layer.cpp:160) on array 'input_buf' [54]  (2.771 ns)

 <State 3>: 4.943ns
The critical path consists of the following:
	'load' operation 16 bit ('max_val', cnn_layer.cpp:160) on array 'input_buf' [54]  (2.771 ns)
	'icmp' operation 1 bit ('icmp_ln164', cnn_layer.cpp:164) [56]  (1.545 ns)
	'select' operation 16 bit ('max_val', cnn_layer.cpp:164) [57]  (0.627 ns)

 <State 4>: 7.115ns
The critical path consists of the following:
	'load' operation 16 bit ('val', cnn_layer.cpp:163) on array 'input_buf' [58]  (2.771 ns)
	'icmp' operation 1 bit ('icmp_ln164_1', cnn_layer.cpp:164) [59]  (1.545 ns)
	'select' operation 16 bit ('max_val', cnn_layer.cpp:164) [60]  (0.627 ns)
	'icmp' operation 1 bit ('icmp_ln164_2', cnn_layer.cpp:164) [62]  (1.545 ns)
	'select' operation 16 bit ('max_val', cnn_layer.cpp:164) [63]  (0.627 ns)

 <State 5>: 3.418ns
The critical path consists of the following:
	fifo write operation ('write_ln167', cnn_layer.cpp:167) on port 'pool1_out' (cnn_layer.cpp:167) [64]  (3.418 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
