Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 15:04:24 2024
| Host         : eecs-digital-34 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 camera_data_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.154ns period=12.308ns})
  Destination:            camera_data_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_100_cw_fast rise@50.000ns - clk_pll_i rise@49.231ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.595%)  route 0.411ns (47.405%))
  Logic Levels:           0  
  Clock Path Skew:        -2.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 47.206 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.293ns = ( 47.938 - 49.231 ) 
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.231    49.231 r  
    N15                                               0.000    49.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    49.231    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    50.671 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    51.255    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.612    44.643 r  wizard_migcam/plle2_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    45.443    wizard_migcam/clk_mig_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    45.539 r  wizard_migcam/clkout2_buf/O
                         net (fo=63, unplaced)        0.800    46.339    ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    46.427 r  ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.584    47.011    ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.127    47.138 r  ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.800    47.938    ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.695    46.242 r  ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.800    47.042    ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.096    47.138 r  ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5189, unplaced)      0.800    47.938    camera_data_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
                         FDRE                                         r  camera_data_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    48.394 r  camera_data_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, unplaced)        0.411    48.805    camera_data_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
                         FDRE                                         r  camera_data_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    50.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    51.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    51.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893    45.916 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    46.676    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091    46.767 r  wizard_migcam/clkout1_buf/O
                         net (fo=414, unplaced)       0.439    47.206    camera_data_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
                         FDRE                                         r  camera_data_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                         clock pessimism             -0.504    46.702    
                         clock uncertainty           -0.240    46.462    
                         FDRE (Setup_fdre_C_D)       -0.235    46.227    camera_data_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         46.227    
                         arrival time                         -48.805    
  -------------------------------------------------------------------
                         slack                                 -2.577    




