#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec  7 19:43:16 2024
# Process ID: 27956
# Current directory: C:/Chess/ChessSpartan7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent121964 C:\Chess\ChessSpartan7\ChessSpartan7.xpr
# Log file: C:/Chess/ChessSpartan7/vivado.log
# Journal file: C:/Chess/ChessSpartan7\vivado.jou
# Running On: nikhil, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34053 MB
#-----------------------------------------------------------
start_gui
open_project C:/Chess/ChessSpartan7/ChessSpartan7.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/hdmi_tx_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Chess/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1879.992 ; gain = 429.426
update_compile_order -fileset sources_1
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
Reading block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio_usb_int
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'C_S_AXI4_ID_WIDTH' of cell '/spi_usb' is ignored
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - frame_buffer
Adding component instance block -- xilinx.com:user:hdmi_text_controller:1.0 - hdmi_text_controller_0
Successfully read diagram <mbblock_i> from block design file <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4003_0000 [ 64K ]>.
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
open_bd_design {C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/mbblock_i.bd}
set_property name click [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells click]
endgroup
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
set_property name click [get_bd_intf_ports GPIO_0]
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Chess/ChessSpartan7/ChessSpartan7.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp with file C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/mb_usb_hdmi_top.dcp
reset_run mbblock_i_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block click .
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_axi_gpio_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP mbblock_i_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_gpio_0_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_xbar_0
[Sat Dec  7 21:32:22 2024] Launched mbblock_i_xbar_0_synth_1, mbblock_i_axi_gpio_0_3_synth_1, synth_1...
Run output will be captured here:
mbblock_i_xbar_0_synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/mbblock_i_xbar_0_synth_1/runme.log
mbblock_i_axi_gpio_0_3_synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/mbblock_i_axi_gpio_0_3_synth_1/runme.log
synth_1: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Sat Dec  7 21:32:22 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2630.152 ; gain = 287.219
INFO: [Coretcl 2-12] '/click/S_AXI' selected.
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_intf_ports click]
startgroup
set_property CONFIG.C_ALL_OUTPUTS {1} [get_bd_cells click]
endgroup
create_bd_port -dir O click
connect_bd_net [get_bd_ports click] [get_bd_pins click/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </click/gpio_io_o> is being overridden by the user with net <click_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
save_bd_design
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
reset_run synth_1
reset_run mbblock_i_axi_gpio_0_3_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Chess\ChessSpartan7\ChessSpartan7.srcs\sources_1\bd\mbblock_i\mbblock_i.bd> 
Wrote  : <C:/Chess/ChessSpartan7/ChessSpartan7.srcs/sources_1/bd/mbblock_i/ui/bd_79152e42.ui> 
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/sim/mbblock_i.v
Verilog Output written to : c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hdl/mbblock_i_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block click .
Exporting to file c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/hw_handoff/mbblock_i.hwh
Generated Hardware Definition File c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/synth/mbblock_i.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mbblock_i_axi_gpio_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0d35a43ee54ce79e to dir: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0.dcp to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_sim_netlist.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_sim_netlist.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_stub.v to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Chess/ChessSpartan7/ChessSpartan7.cache/ip/2022.2/0/d/0d35a43ee54ce79e/mbblock_i_axi_gpio_0_0_stub.vhdl to c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Chess/ChessSpartan7/ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_axi_gpio_0_3/mbblock_i_axi_gpio_0_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mbblock_i_axi_gpio_0_3, cache-ID = 0d35a43ee54ce79e; cache size = 28.283 MB.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2643.973 ; gain = 7.809
INFO: [Common 17-344] 'launch_runs' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec  7 21:36:37 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Sat Dec  7 21:36:37 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec  7 21:39:33 2024] Launched synth_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/synth_1/runme.log
[Sat Dec  7 21:39:33 2024] Launched impl_1...
Run output will be captured here: C:/Chess/ChessSpartan7/ChessSpartan7.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Chess/ChessSpartan7/mb_usb_hdmi_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Chess/ChessSpartan7/mb_usb_hdmi_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Chess/ChessSpartan7/mb_usb_hdmi_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.2/data/embeddedsw) loading 0 seconds
write_hw_platform -fixed -include_bit -force -file C:/Chess/ChessSpartan7/ChessHardware.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Chess/ChessSpartan7/ChessHardware.xsa
