%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%% CV Jakša Tomović 06/2019 %%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\PassOptionsToPackage{dvipsnames}{xcolor}
\documentclass[10pt,a4paper,fancychapters]{altacv}

%Layout
\geometry{left=1cm,right=8cm,marginparwidth=6cm,marginparsep=1cm,top=1.25cm,bottom=1.25cm,footskip=2\baselineskip}

%Packages
\usepackage[utf8]{inputenc}
\usepackage[T1]{fontenc}
\usepackage[default]{lato}
\usepackage[hidelinks]{hyperref}
\usepackage{textcomp}
\usepackage{enumitem}
\usepackage{ragged2e}
\usepackage{csquotes}
%Colors

\definecolor{accent}{HTML}{000e17}
\definecolor{heading}{HTML}{000e17}
\definecolor{emphasis}{HTML}{696969}
\definecolor{body}{HTML}{01415f}

\colorlet{heading}{heading}
\colorlet{accent}{accent}
\colorlet{emphasis}{emphasis}
\colorlet{body}{body}

\renewcommand{\itemmarker}{{\small\textbullet}}
\renewcommand{\ratingmarker}{\faCircle}

%

\begin{document}
\name{Giuliano Sisto}
\tagline{
    \href{https://www.linkedin.com/in/giuliano-sisto-8576316a/}\linkedin
    \href{https://github.com/Giuls-droid/Curriculum/blob/master/main.pdf}\github
    \href{https://orcid.org/0000-0001-8706-4311}\orcid
    \href{https://ieee-collabratec.ieee.org/app/myprofile/about}\ieee
    \href{https://scholar.google.com/citations?user=LMlRN0AAAAAJ&hl=it}\scholar
}
%\photo{2cm}{DSC_0044.jpg}
\personalinfo{
    \href{mailto:giuliano.sisto1@gmail.com}\email giuliano.sisto1@gmail.com 
    \phone{+32 470 13 63 06}
    \phone{+39 340 41 09 479}
    \location{Brusselsestraat 278, 3000, Leuven, Belgium}
}
%

\begin{fullwidth}
\makecvheader
\cvsection{About Me}
\justify 
\small{I am an enthusiastic SoC Researcher, with Physical Design expertise and a keen eye for design methodologies. I thrive in contexts where "what?" is always followed by "how?". Currently, I am looking for a chance to boost my knowledge on Computer Architectures while leveraging my expertise in SoC design. My ambition is to steer the semiconductor industry towards the path of  Architecture-Design Co-Optimization, as I strongly believe that it will be a key enabler for next generation digital ICs.}
\end{fullwidth}

%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Experience Professionnelles
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\cvsection[page1sidebar]{Experience}

\cvevent{Chiplet Solution Architect}{IMEC}{Sep 2023 -- Present}{Leuven, BE}
\setlength{\itemindent}{0.5em}
\begin{itemize}
    \item[--] \small{Drive system architecture development with 2.5D and 3D technologies}
    \item[--] \small{Next generation HPC systems for AI and FPGA prototyping}
\end{itemize}

%%%%%%%%%%%%%
%Experience 1
%%%%%%%%%%%%%

\cvevent{Researcher}{IMEC}{Nov 2021 -- August 2023}{Leuven, BE}
\begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--] \small{Backside PDN and functional Backside pathfinding}
    \item[--] \small{HW-SW co-design methodologies for STCO}
\end{itemize}

%\begin{itemize}
%    \setlength{\itemindent}{0.5em}
%    \item[--] \small{Proposal and implementation of new methods to enable advanced technologies for front-end and back-end digital IC design}
%    \item[--] \small{Advanced CMOS technology nodes (sub-5$nm$): FinFET \textbullet\hspace{0.1em} GAAFET \textbullet\hspace{0.1em} CFET}
%    \item[--] \small{3D-IC: Face-to-Face Hybrid Bonding stacking}
%    \item[--] \small{Industrial design benchmarking: ARM \textbullet\hspace{0.1em} RISC-V \textbullet\hspace{0.1em} NVDLA}
%    \item[--] \small{European project technical lead for 2nm technology node research}
%\end{itemize}

%%%%%%%%%%%%%
%Experience 1
%%%%%%%%%%%%%

\cvevent{Doctoral Researcher}{Cadence Design Systems - IMEC}{Oct 2018 -- 2021}{Leuven, BE}
\begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--] \small{Proposal and implementation of new methods to enable DTCO and 3D IC design}
%    \item[--] \small{Advanced CMOS technology nodes (sub-5$nm$ FinFET \textbullet\hspace{0.1em} GAAFET
%    \textbullet\hspace{0.1em} CFET) and 3D-IC}
%   \item[--] \small{Industrial design benchmarking: ARM \textbullet\hspace{0.1em} RISC-V \textbullet\hspace{0.1em} NVDLA}
    \item[--] \small{European project technical lead for 2nm technology node research}
\end{itemize}


%%%%%%%%%%%%%
%Project 1
%%%%%%%%%%%%%

\cvevent{Engineering Internship}{Huawei Technologies}{Feb 2018 -- Jul 2018}{Sophia-Antipolis, FR}

\begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--]  \small {Architecture design and physical implementation of digital filters for All Digital PLLs}
    
\end{itemize}

%%%%%%%%%%%%%
%Project 2
%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Formation
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\cvsection{Education}

%%%%%%%%%%%%%
%Formation 1
%%%%%%%%%%%%%

\cvevent{Doctor of Philosophy (PhD), Electrical Engineering}{Ecole polytechnique de Bruxelles -- Université Libre de Bruxelles - IMEC}{Oct 2018 -- June 2022}{Leuven, BE}
\begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--] \small{Thesis:"Design Enablement of integrated circuts using sub-5nm technology process and 3D integration"}
    \item[--] \small{Guest lecturer - ETH Zurich, Politecnico di Bari} 
%    \item[--] \small{European project technical lead for 2nm technology node research}
\end{itemize}
\medskip

%%%%%%%%%%%%%
%Formation 21
%%%%%%%%%%%%%

%\cvevent{Exchange Student, Electronic Systems}{Department of Electrical Engineering
% -- Technology University of Eindhoven }{Feb 2017 -- July 2017}{Eindhoven, NL}


\medskip
%%%%%%%%%%%%%
%Formation 3
%%%%%%%%%%%%%

\cvevent{MSc, Electrical Engineering, Micro Electronics Systems}{Dipartimento di Ingegneria Elettrica e dell'informazione -- Politecnico di Bari }{Jan 2016 -- Jul 2018}{Bari, IT}
\begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--] \small{Feb-July 2017 - Exchange semester at Technology University of Eindhoven (TUe) in the
    \href{https://research.tue.nl/en/organisations/electronic-systems}{Electronic Systems group (ES)}}
\end{itemize}

\medskip

%\cvevent{Event organizing team}{Devlounge}{Sep 2016 -- Nov 2016}{Bari, IT}
\newpage
\begin{fullwidth}
\cvsection{List of publications}
\begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--] \small{\textbf{G.Sisto},  et al., ``Block-level Evaluation and Optimization of Backside PDN for
    High-Performance Computing at the A14 node'', 2023 IEEE Symposium on VLSI Technology and Circuits, Kyoto, Japan} 
    \item[--] \small{\textbf{G.Sisto},  et al., ``System-level evaluation of 3D power delivery network at 2nm node", 2023 SPIE Advanced Lithography + Patterning, DTCO and Computational Patterning, San Jose, USA} 
    \item[--] \small{\textbf{G.Sisto},  et al., ``Physical design level PPA evaluation of buried power rail at 2nm
    node'', 2023 SPIE Advanced Lithography + Patterning, DTCO and Computational Patterning, San Jose, USA} 
    \item[--] \small{\textbf{G.Sisto},  et al., ``Evaluation of Nanosheet and Forksheet Width Modulation for Digital IC
    Design in the Sub-3nm Era'', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 10, pp.
    1497-1506, Oct. 2022} 
    \item[--] \small{R.Chen, \textbf{G.Sisto}*,  et al., ``Design and Optimization of SRAM Macro and Logic Using Backside
    Interconnects at 2nm Node'', IEDM 2021, San Francisco, USA (*authors contributed equally to the work)} 
    \item[--] \small{\textbf{G.Sisto}  et al., ``Design And Sign-off Methodologies For
    Wafer-To-Wafer Bonded 3D-ICs At Advanced Nodes (invited)'', SLIP 2021 (co-hosted with ICCAD 2021), Virtual Event}
    \item[--] \small{\textbf{G.Sisto} et al., ``IR-Drop Analysis of Hybrid Bonded 3D-ICs with Backside Power Delivery
    and $\mu$- \& $n$- TSVs'', IITC 2021, Virtual Event} 
    \item[--] \small{\textbf{G.Sisto} et al., ``Design enablement of fine pitch face-to-face 3D system integration using die-by-die place \& route'', 3DIC 2019, Sendai, Japan}
\end{itemize}
\end{fullwidth}

\end{document}

