<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'moveCounter_V' is power-on initialization." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:13:14.981+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1400.270 ; gain = 9.555&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2018.2&#xD;&#xA;Project:             Rubik_Cube_Layer_All&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z020clg400-1&#xD;&#xA;Report date:         Fri Jan 04 20:40:29 +0000 2019&#xD;&#xA;&#xD;&#xA;#=== Post-Implementation Resource usage ===&#xD;&#xA;SLICE:         1738&#xD;&#xA;LUT:           5779&#xD;&#xA;FF:            2416&#xD;&#xA;DSP:              0&#xD;&#xA;BRAM:             5&#xD;&#xA;SRL:              0&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    12.000&#xD;&#xA;CP achieved post-synthesis:    12.013&#xD;&#xA;CP achieved post-implementation:    11.623&#xD;&#xA;Timing met" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:40:30.128+0000" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:39:59.848+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 1e354cd69&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 1435.707 ; gain = 0.000&#xD;&#xA;Post Restoration Checksum: NetGraph: e5878166 NumContArr: fdcd4c03 Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 1e354cd69&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 1435.707 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 1e354cd69&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1435.707 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 1e354cd69&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1435.707 ; gain = 0.000&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 179a1532c&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1435.707 ; gain = 0.000" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:54.004+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:21.342+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:21.217+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:20.983+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:20.608+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:20.451+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:20.139+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_AWADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_AWADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:20.108+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_ARADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_ARADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:20.045+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:19.998+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_ARADDR[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_ARADDR[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:19.905+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_ARADDR[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_ARADDR[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:19.842+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_ARADDR[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_ARADDR[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:19.608+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_AWADDR[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_AWADDR[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:19.561+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_AWADDR[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_AWADDR[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:19.467+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_AWADDR[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_AWADDR[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:19.233+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_AWADDR[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_AWADDR[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:19.186+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:19.076+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:18.936+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_ARADDR[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_ARADDR[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:18.873+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:18.748+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:18.608+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:18.201+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:18.014+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:17.858+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:17.514+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:17.498+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:17.420+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:16.889+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:16.780+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:16.655+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:16.373+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:16.202+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:16.061+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:15.858+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:15.655+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:15.608+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:15.545+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:15.233+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:15.045+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:14.748+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:14.498+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:14.436+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:14.342+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:14.311+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:14.248+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:14.108+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:13.936+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:13.827+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:13.280+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:12.983+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:12.749+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:12.592+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:12.389+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:12.170+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:12.108+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:12.045+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:12.014+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:11.858+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:11.811+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:11.514+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_add_io_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_add_io_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:11.311+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:38:10.749+0000" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:36:09.235+0000" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:32:02.024+0000" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:26:42.531+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_edgeCorrect_fu_75/tmp35_reg_407_reg[0]) is unused and will be removed from module solveStage5b.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:07 ; elapsed = 00:06:38 . Memory (MB): peak = 1380.328 ; gain = 1139.441&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name                                 | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|solveCube_cubieCoeOg_ram:                   | ram_reg              | 64 x 3(WRITE_FIRST)    | W | R | 64 x 3(WRITE_FIRST)    | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|solveCube_add_io_s_axi_ram:                 | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | &#xD;&#xA;|solveCube_add_io_s_axi_ram__parameterized0: | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | &#xD;&#xA;+--------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. &#xD;&#xA;&#xD;&#xA;Distributed RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+---------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------+&#xD;&#xA;|Module Name                                        | RTL Object                                                                      | Inference      | Size (Depth x Width) | Primitives                                  | &#xD;&#xA;+---------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------+&#xD;&#xA;|i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32 | grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32 | grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_solveStage3_fu_242/grp_solveStage3a_fu_44  | grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_solveStage2_fu_262                         | grp_turnCube_fu_75/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_solveStage2_fu_262                         | grp_rotateCubeHorizontal_fu_90/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_solveStage4a_fu_300                        | grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_solveStage4a_fu_300                        | grp_rotateCubeHorizontal_fu_78/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_solveStage4b_fu_310                        | grp_turnCube_fu_71/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_solveStage4b_fu_310                        | grp_rotateCubeHorizontal_fu_85/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_turnCube_fu_320                            | cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg                                | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_solveStage1_fu_332                         | grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_rotateCubeHorizontal_fu_343                | cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg                                | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_0/grp_rotateCubeVertical_fu_353                  | cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg                                | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|solveCube                                          | moves_V_U/solveCube_moves_V_ram_U/ram_reg                                       | User Attribute | 256 x 4              | RAM16X1S x 4  RAM64X1S x 4  RAM128X1S x 4   | &#xD;&#xA;|i_1/grp_solveStage5a_fu_290                        | grp_turnCube_fu_32/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_1/grp_solveStage5a_fu_290                        | grp_rotateCubeHorizontal_fu_49/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_1/grp_solveStage5b_fu_280                        | grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg             | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;|i_1/grp_solveStage5b_fu_280                        | grp_rotateCubeHorizontal_fu_65/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                  | &#xD;&#xA;+---------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+---------------------------------------------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:25:21.339+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_edgeCorrect_fu_75/tmp_205_reg_349_reg[0]) is unused and will be removed from module solveStage5b." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:24:32.855+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_edgeCorrect_fu_75/tmp_204_reg_339_reg[0]) is unused and will be removed from module solveStage5b." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:24:32.590+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:24:31.715+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:34.844+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:34.656+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:34.516+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:34.203+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:34.156+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:33.953+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:33.797+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:33.563+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:33.375+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:32.578+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:32.141+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:31.016+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:30.953+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:30.688+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:30.609+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:30.531+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:30.422+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:30.375+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:30.281+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:30.235+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:30.016+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:29.985+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:29.781+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:29.672+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:29.594+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:29.391+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:29.297+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:29.000+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.953+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.891+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.656+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.625+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.578+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.531+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.438+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.375+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.281+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.250+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.235+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:28.172+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:27.938+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:27.875+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:27.735+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:27.656+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:27.610+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:27.500+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:27.453+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:27.156+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:27.016+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:26.047+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:25.438+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module solveCube_add_io_s_axi." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:25.391+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_edgeCorrect_fu_75/tmp_207_reg_364_reg[0]) is unused and will be removed from module solveStage5b." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:25.188+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_edgeCorrect_fu_75/sel_tmp22_reg_402_reg[0]) is unused and will be removed from module solveStage5b." projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:25.125+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_rMoves_V/q0_reg was removed.  [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:588]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:20.235+0000" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:21:20.125+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_7_reg_567_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube.v:1437]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:20:44.986+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_cast_reg_580_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube.v:1443]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:20:44.970+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element order_V_1_fu_32_reg was removed.  [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/optimizeCube.v:151]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:20:44.892+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_1175_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeVertical.v:232]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:20:44.845+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_cast_reg_1188_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeVertical.v:226]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:20:44.798+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_12_reg_1183_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeHorizontal.v:226]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:20:40.127+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_cast_reg_1196_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/rotateCubeHorizontal.v:232]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:20:39.799+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_1301_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube.v:197]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:20:39.455+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_cast_reg_1314_reg' and it is trimmed from '7' to '6' bits. [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/turnCube.v:203]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:20:39.361+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_cubieColor_tb_V_shift_reg was removed.  [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:461]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:20:39.174+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design solveCube_cubieCoeOg has unconnected port reset&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 510.508 ; gain = 269.621&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 510.508 ; gain = 269.621&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 510.508 ; gain = 269.621&#xD;&#xA;---------------------------------------------------------------------------------" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:38.863+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design solveCube_moves_V has unconnected port reset" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:13.457+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design turnCube_cubieTembkb has unconnected port reset" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:13.301+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:565]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:13.036+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:563]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:13.004+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:561]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:12.895+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:559]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:12.754+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:557]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:11.786+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:555]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:11.489+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:553]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:11.223+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:455]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:11.176+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:451]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:11.145+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:449]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:11.098+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:447]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:11.067+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:445]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:11.004+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:441]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:10.770+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findCorner.v:439]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:10.629+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:506]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:10.301+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:504]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:10.239+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:502]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:10.208+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:500]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:09.958+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:498]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:09.708+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:496]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:09.629+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:494]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:09.473+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:492]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:09.458+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:486]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:09.317+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:484]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:09.114+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/findEdge.v:482]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:09.098+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_rMoves_V_shift_reg was removed.  [C:/Users/jinyee/RubikCube/Rubik_Cube_Layer_All/solution1/impl/verilog/solveCube_add_io_s_axi.v:538]" projectName="Rubik_Cube_Layer_All" solutionName="solution1" date="2019-01-04T20:19:08.176+0000" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
