<?xml version="1.0" encoding="UTF-8"?>
<module id="UART" HW_revision="" XML_version="1" description="UART/IrDA/CIR">
     <register id="RHR" acronym="RHR" offset="0x00" width="32" description="Receive Holding Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RHR" width="8" begin="7" end="0" resetval="0" description="Receive Holding Register" range="" rwaccess="R"></bitfield>
</register>
     <register id="THR" acronym="THR" offset="0x00" width="32" description="Transmit Holding Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="THR" width="8" begin="7" end="0" resetval="0" description="Transmit Holding Register" range="" rwaccess="W"></bitfield>
</register>
     <register id="DLL" acronym="DLL" offset="0x00" width="32" description="Divisor Latches Low">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CLOCK_LSB" width="8" begin="7" end="0" resetval="0" description="LSB divisor value" range="" rwaccess="RW"></bitfield>
</register>
     <register id="IER" acronym="IER" offset="0x04" width="32" description="Interrupt Enable Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CTS_IT" width="1" begin="7" end="7" resetval="0" description="UART MODE ONLY,  0 disables CTS interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="EOF_IT" width="1" begin="7" end="7" resetval="0" description="IRDA MODE ONLY,  0 disables received EOF interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="LINE_STS_IT_IRDA" width="1" begin="6" end="6" resetval="0" description="IRDA MODE ONLY,  0 disables receiver line status interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="RTS_IT" width="1" begin="6" end="6" resetval="0" description="UART MODE ONLY,  0 disables RTS interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="XOFF_IT" width="1" begin="5" end="5" resetval="0" description="UART MODE ONLY,  0 disables XOFF interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="TX_STATUS_IT" width="1" begin="5" end="5" resetval="0" description="IRDA and CIR MODE ONLY,  0 disables TX status interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="STS_FIFO_TRIG_IT" width="1" begin="4" end="4" resetval="0" description="IRDA MODE ONLY,  0 disables  FIFO trigger level interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="SLEEP_MODE" width="1" begin="4" end="4" resetval="0" description="UART MODE ONLY,  0 disables sleep mode" range="" rwaccess="RW"></bitfield>
<bitfield id="MODEM_STS_IT" width="1" begin="3" end="3" resetval="0" description="UART MODE ONLY,  0 disables modem status interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="RX_OVERRUN_IT" width="1" begin="3" end="3" resetval="0" description="IRDA and CIR MODE ONLY,  0 disables RX overrun interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="LAST_RX_BYTE_IT" width="1" begin="2" end="2" resetval="0" description="IRDA MODE ONLY,  0 disables last byte of frame in RX FIFO interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="LINE_STS_IT_UART" width="1" begin="2" end="2" resetval="0" description="UART MODE ONLY,  0 disables receiver line status interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="RX_STOP_IT" width="1" begin="2" end="2" resetval="0" description="CIR MODE ONLY,  0 disables receive stop interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="THR_IT" width="1" begin="1" end="1" resetval="0" description="0 disables THR interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="RHR_IT" width="1" begin="0" end="0" resetval="0" description="0 disables RHR interrupt" range="" rwaccess="RW"></bitfield>
</register>
     <register id="DLH" acronym="DLH" offset="0x04" width="32" description="Divisor Latches High">
<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CLOCK_MSB" width="6" begin="5" end="0" resetval="0" description="MSB divisor value" range="" rwaccess="RW"></bitfield>
</register>
     <register id="IIR" acronym="IIR" offset="0x08" width="32" description="Interrupt Identification Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="FCR_MIRROR" width="2" begin="7" end="6" resetval="0" description="UART MODE ONLY, Mirror the contents of FCR[0] on both bits" range="" rwaccess="R"></bitfield>
<bitfield id="EOF_IT" width="1" begin="7" end="7" resetval="0" description="IRDA MODE ONLY, 1 means received EOF interrupt active" range="" rwaccess="R"></bitfield>
<bitfield id="LINE_STS_IT" width="1" begin="6" end="6" resetval="0" description="IRDA MODE ONLY,  1 means receiver line status interrupt active" range="" rwaccess="R"></bitfield>
<bitfield id="IT_TYPE" width="5" begin="5" end="1" resetval="0" description="UART MODE ONLY, Interrupt type identification" range="" rwaccess="R"></bitfield>
<bitfield id="TX_STATUS_IT" width="1" begin="5" end="5" resetval="0" description="IRDA and CIR MODE ONLY, 1 means TX status interrupt active" range="" rwaccess="R"></bitfield>
<bitfield id="STS_FIFO_IT" width="1" begin="4" end="4" resetval="0" description="IRDA MODE ONLY, 1 means status FIFO trigger level interrupt active" range="" rwaccess="R"></bitfield>
<bitfield id="RX_OE_IT" width="1" begin="3" end="3" resetval="0" description="IRDA and CIR MODE ONLY, 1 means RX overrun interrupt active" range="" rwaccess="R"></bitfield>
<bitfield id="RX_FIFO_LAST_BYTE_IT" width="1" begin="2" end="2" resetval="0" description="IRDA MODE ONLY, 1 means last byte of frame in RX FIFO interrupt active" range="" rwaccess="R"></bitfield>
<bitfield id="RX_STOP_IT" width="1" begin="2" end="2" resetval="0" description="CIR MODE ONLY, 1 means receive stop interrupt active" range="" rwaccess="R"></bitfield>
<bitfield id="THR_IT" width="1" begin="1" end="1" resetval="0" description="IRDA and CIR MODE ONLY, 1 means active THR interrupt" range="" rwaccess="R"></bitfield>
<bitfield id="IT_PENDING" width="1" begin="0" end="0" resetval="1" description="UART MODE ONLY, 1 means no pending interrupt" range="" rwaccess="R"></bitfield>
<bitfield id="RHR_IT" width="1" begin="0" end="0" resetval="0" description="IRDA and CIR MODE ONLY, 1 means active RHR interrupt" range="" rwaccess="R"></bitfield>
</register>
     <register id="FCR" acronym="FCR" offset="0x08" width="32" description="FIFO Control Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RX_FIFO_TRIG" width="2" begin="7" end="6" resetval="0" description="Set trigger elvel for RX FIFO" range="" rwaccess="W"></bitfield>
<bitfield id="TX_FIFO_TRIG" width="2" begin="5" end="4" resetval="0" description="Set trigger level for TX FIFO" range="" rwaccess="W"></bitfield>
<bitfield id="DMA_MODE" width="1" begin="3" end="3" resetval="0" description="1 means DMA mode 1, 0 means no DMA" range="" rwaccess="W"></bitfield>
<bitfield id="TX_FIFO_CLEAR" width="1" begin="2" end="2" resetval="0" description="1 clears transmit FIFO" range="" rwaccess="W"></bitfield>
<bitfield id="RX_FIFO_CLEAR" width="1" begin="1" end="1" resetval="0" description="1 clears receive FIFO" range="" rwaccess="W"></bitfield>
<bitfield id="FIFO_EN" width="1" begin="0" end="0" resetval="0" description="1 enables FIFO" range="" rwaccess="W"></bitfield>
</register>
     <register id="EFR" acronym="EFR" offset="0x08" width="32" description="Enhanced Feature Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="AUTO_CTS_EN" width="1" begin="7" end="7" resetval="0" description="Auto-CTS enable" range="" rwaccess="RW"></bitfield>
<bitfield id="AUTO_RTS_EN" width="1" begin="6" end="6" resetval="0" description="Auto-RTS enable" range="" rwaccess="RW"></bitfield>
<bitfield id="SPECIAL_CHAR_DETECT" width="1" begin="5" end="5" resetval="0" description="Special character detect enable" range="" rwaccess="RW"></bitfield>
<bitfield id="ENHANCED_EN" width="1" begin="4" end="4" resetval="0" description="Enhanced functions write enable bit" range="" rwaccess="RW"></bitfield>
<bitfield id="SW_FLOW_CONTROL" width="4" begin="3" end="0" resetval="0" description="Defines software flow control" range="" rwaccess="RW"></bitfield>
</register>
     <register id="LCR" acronym="LCR" offset="0x0C" width="32" description="Line Control Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="DIV_EN" width="1" begin="7" end="7" resetval="0" description="1 enables divisor latch" range="" rwaccess="RW"></bitfield>
<bitfield id="BREAK_EN" width="1" begin="6" end="6" resetval="0" description="Break control bit" range="" rwaccess="RW"></bitfield>
<bitfield id="PARITY_TYPE2" width="1" begin="5" end="5" resetval="0" description="Select forced parity format" range="" rwaccess="RW"></bitfield>
<bitfield id="PARITY_TYPE1" width="1" begin="4" end="4" resetval="0" description="0-&gt;odd parity; 1-&gt;even parity" range="" rwaccess="RW"></bitfield>
<bitfield id="PARITY_EN" width="1" begin="3" end="3" resetval="0" description="Enable parity bit generation" range="" rwaccess="RW"></bitfield>
<bitfield id="NB_STOP" width="1" begin="2" end="2" resetval="0" description="Specifies number of stop bits" range="" rwaccess="RW"></bitfield>
<bitfield id="CHAR_LENGTH" width="2" begin="1" end="0" resetval="0" description="Specifies word length" range="" rwaccess="RW"></bitfield>
</register>
     <register id="MCR" acronym="MCR" offset="0x10" width="32" description="Modem Control Register">
<bitfield id="_RSVD" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TCR_TLR" width="1" begin="6" end="6" resetval="0" description="1 enables access to TCR and TLR" range="" rwaccess="RW"></bitfield>
<bitfield id="XON_EN" width="1" begin="5" end="5" resetval="0" description="1 enables 'XON any'function" range="" rwaccess="RW"></bitfield>
<bitfield id="LOOPBACK_EN" width="1" begin="4" end="4" resetval="0" description="1 enables internal local loopback mode" range="" rwaccess="RW"></bitfield>
<bitfield id="CD_STS_CH" width="1" begin="3" end="3" resetval="0" description="1 in loopback forces DCD input low and IRQ output inactive" range="" rwaccess="RW"></bitfield>
<bitfield id="RI_STS_CH" width="1" begin="2" end="2" resetval="0" description="1 in loopback forces RI input low" range="" rwaccess="RW"></bitfield>
<bitfield id="RTS" width="1" begin="1" end="1" resetval="0" description="1 forces RTS output to active" range="" rwaccess="RW"></bitfield>
<bitfield id="DTR" width="1" begin="0" end="0" resetval="0" description="1 forces DTR output to active" range="" rwaccess="RW"></bitfield>
</register>
     <register id="XON1_ADDR1" acronym="XON1_ADDR1" offset="0x10" width="32" description="XON1_ADDR1">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="XON_WORD1" width="8" begin="7" end="0" resetval="0" description="Store the 8-bit XON1 character in UART mode and ADDR1 address 1 for IRDA mode" range="" rwaccess="RW"></bitfield>
</register>
     <register id="LSR" acronym="LSR" offset="0x14" width="32" description="Line Status Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RX_FIFO_STS" width="1" begin="7" end="7" resetval="0" description="UART MODE ONLY, 1 means there is at least one remaining error" range="" rwaccess="R"></bitfield>
<bitfield id="THR_EMPTY" width="1" begin="7" end="7" resetval="1" description="IRDA and CIR MODE ONLY, I means TX FIFO is empty" range="" rwaccess="R"></bitfield>
<bitfield id="STS_FIFO_FULL" width="1" begin="6" end="6" resetval="0" description="IRDA MODE ONLY, 1 means status FIFO full" range="" rwaccess="R"></bitfield>
<bitfield id="TX_SR_E" width="1" begin="6" end="6" resetval="1" description="UART MODE ONLY, 1 means TX FIFO and shift registers are empty" range="" rwaccess="R"></bitfield>
<bitfield id="TX_FIFO_E" width="1" begin="5" end="5" resetval="1" description="UART MODE ONLY, 1 means TX FIFO is empty" range="" rwaccess="R"></bitfield>
<bitfield id="RX_LAST_BYTE" width="1" begin="5" end="5" resetval="0" description="IRDA MODE ONLY, I means last byte in the frame" range="" rwaccess="R"></bitfield>
<bitfield id="RX_STOP" width="1" begin="5" end="5" resetval="0" description="CIR MODE ONLY, 1 means reception is completed" range="" rwaccess="R"></bitfield>
<bitfield id="RX_BI" width="1" begin="4" end="4" resetval="0" description="UART MODE ONLY, 1 means break" range="" rwaccess="R"></bitfield>
<bitfield id="FRAME_TOO_LONG" width="1" begin="4" end="4" resetval="0" description="IRDA MODE ONLY, 1 means frame is too long" range="" rwaccess="R"></bitfield>
<bitfield id="ABORT" width="1" begin="3" end="3" resetval="0" description="IRDA MODE ONLY, I means abort pattern is received" range="" rwaccess="R"></bitfield>
<bitfield id="RX_FE" width="1" begin="3" end="3" resetval="0" description="UART MODE ONLY, 1 means framing error in data being read from RX FIFO" range="" rwaccess="R"></bitfield>
<bitfield id="RX_PE" width="1" begin="2" end="2" resetval="0" description="UART MODE ONLY, 1 means parity error in data being read from RX FIFO" range="" rwaccess="R"></bitfield>
<bitfield id="CRC" width="1" begin="2" end="2" resetval="0" description="IRDA MODE ONLY, 1 means CRC error" range="" rwaccess="R"></bitfield>
<bitfield id="STS_FIFO_E" width="1" begin="1" end="1" resetval="1" description="IRDA MODE ONLY, 1 means status FIFO empty" range="" rwaccess="R"></bitfield>
<bitfield id="RX_OE" width="1" begin="1" end="1" resetval="0" description="UART MODE ONLY, 1 means overrun error" range="" rwaccess="R"></bitfield>
<bitfield id="RX_FIFO_E" width="1" begin="0" end="0" resetval="0" description="1 means at least on data in RX FIFO in UART MODE; 0 means so in IRDA and CIR MODE" range="" rwaccess="R"></bitfield>
</register>
     <register id="XON2_ADDR2" acronym="XON2_ADDR2" offset="0x14" width="32" description="XON2_ADDR2">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="XON_WORD2" width="8" begin="7" end="0" resetval="0" description="Store the 8-bit XON2 character in UART mode and ADDR2 address 1 for IRDA mode" range="" rwaccess="RW"></bitfield>
</register>
     <register id="MSR" acronym="MSR" offset="0x18" width="32" description="Modem Status Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="NCD_STS" width="1" begin="7" end="7" resetval="0" description="complement of DCD_STS" range="" rwaccess="R">
<bitenum id="DCTS" value="1" token="DCTS" description="" />
</bitfield>
<bitfield id="NRI_STS" width="1" begin="6" end="6" resetval="0" description="complement of RI_STS" range="" rwaccess="R">
<bitenum id="DDSR" value="1" token="DDSR" description="" />
<bitenum id="NODDSR" value="0" token="NODDSR" description="" />
</bitfield>
<bitfield id="NDSR_STS" width="1" begin="5" end="5" resetval="0" description="complement of DSR_STS" range="" rwaccess="R">
<bitenum id="TERI" value="1" token="TERI" description="" />
<bitenum id="NOTERI" value="0" token="NOTERI" description="" />
</bitfield>
<bitfield id="NCTS_STS" width="1" begin="4" end="4" resetval="0" description="complement of CTS_STS" range="" rwaccess="R">
<bitenum id="DCD" value="1" token="DCD" description="" />
<bitenum id="NODCD" value="0" token="NODCD" description="" />
</bitfield>
<bitfield id="DCD_STS" width="1" begin="3" end="3" resetval="0" description="1 indicates DCD input has changed state" range="" rwaccess="R">
<bitenum id="CTS" value="1" token="CTS" description="" />
<bitenum id="NOCTS" value="0" token="NOCTS" description="" />
</bitfield>
<bitfield id="RI_STS" width="1" begin="2" end="2" resetval="0" description="1 indicates RI input has changed state" range="" rwaccess="R">
<bitenum id="DSR" value="1" token="DSR" description="" />
<bitenum id="NODSR" value="0" token="NODSR" description="" />
</bitfield>
<bitfield id="DSR_STS" width="1" begin="1" end="1" resetval="0" description="1 indicates DSR input has changed state" range="" rwaccess="R">
<bitenum id="RI" value="1" token="RI" description="" />
<bitenum id="NORI" value="0" token="NORI" description="" />
</bitfield>
<bitfield id="CTS_STS" width="1" begin="0" end="0" resetval="0" description="1 indicates CTS input has changed state" range="" rwaccess="R">
<bitenum id="CD" value="1" token="CD" description="" />
<bitenum id="NOCD" value="0" token="NOCD" description="" />
</bitfield>
</register>
     <register id="TCR" acronym="TCR" offset="0x18" width="32" description="Transmission Control Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RX_FIFO_TRIG_START" width="4" begin="7" end="4" resetval="0" description="RX FIFO trigger to restore transmission" range="" rwaccess="RW"></bitfield>
<bitfield id="RX_FIFO_TRIG_HALT" width="4" begin="3" end="0" resetval="15" description="RX FIFO trigger to halt transmission" range="" rwaccess="RW"></bitfield>
</register>
     <register id="XOFF1" acronym="XOFF1" offset="0x18" width="32" description="XOFF1">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="XOFF_WORD1" width="8" begin="7" end="0" resetval="0" description="Store 8 bit XOFF1 character" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SPR" acronym="SPR" offset="0x1C" width="32" description="Scratchpad Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SPR_WORD" width="8" begin="7" end="0" resetval="0" description="Scratchpad register" range="" rwaccess="RW"></bitfield>
</register>
     <register id="TLR" acronym="TLR" offset="0x1C" width="32" description="Trigger Level Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RX_FIFO_TRIG_DMA" width="4" begin="7" end="4" resetval="0" description="Receive FIFO trigger level" range="" rwaccess="RW"></bitfield>
<bitfield id="TX_FIFO_TRIG_DMA" width="4" begin="3" end="0" resetval="0" description="Transmit FIFO trigger level" range="" rwaccess="RW"></bitfield>
</register>
     <register id="XOFF2" acronym="XOFF2" offset="0x1C" width="32" description="XOFF2">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="XOFF_WORD2" width="8" begin="7" end="0" resetval="0" description="Store 8 bit XOFF2 character" range="" rwaccess="RW"></bitfield>
</register>
     <register id="MDR1" acronym="MDR1" offset="0x20" width="32" description="Mode Definition Register 1">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="FRAME_END_MODE" width="1" begin="7" end="7" resetval="0" description="IRDA MODE ONLY, chooses frame end mode" range="" rwaccess="RW"></bitfield>
<bitfield id="SIP_MODE" width="1" begin="6" end="6" resetval="0" description="1 for automatic SIP mode for MIR/FIR mode" range="" rwaccess="RW"></bitfield>
<bitfield id="SCT" width="1" begin="5" end="5" resetval="0" description="Store and control the transmission" range="" rwaccess="RW"></bitfield>
<bitfield id="SET_TXIR" width="1" begin="4" end="4" resetval="0" description="1 forces IRTX pin output high" range="" rwaccess="RW"></bitfield>
<bitfield id="IR_SLEEP" width="1" begin="3" end="3" resetval="0" description="1 enalbes IRDA/CIR sleep mode" range="" rwaccess="RW"></bitfield>
<bitfield id="MODE_SELECT" width="3" begin="2" end="0" resetval="7" description="Mode select" range="" rwaccess="RW"></bitfield>
</register>
     <register id="MDR2" acronym="MDR2" offset="0x24" width="32" description="Mode Definition Register 2">
<bitfield id="_RSVD" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IRRXINVERT" width="1" begin="6" end="6" resetval="0" description="IRDA and CIR MODE Only, invert RX pin inside the module" range="" rwaccess="RW"></bitfield>
<bitfield id="CIR_PULSE_MODE" width="2" begin="5" end="4" resetval="0" description="CIR pulse modulatino definition" range="" rwaccess="RW"></bitfield>
<bitfield id="UART_PULSE" width="1" begin="3" end="3" resetval="0" description="UART MODE ONLY, 1 allow pulse shaping in UART mode" range="" rwaccess="RW"></bitfield>
<bitfield id="STS_FIFO_TRIG" width="2" begin="2" end="1" resetval="0" description="IRDA MODE ONLY, for framd ststus FIFO threshold" range="" rwaccess="RW"></bitfield>
<bitfield id="IRTX_UNDERRUN" width="1" begin="0" end="0" resetval="0" description="IRDA transmission status interrupt" range="" rwaccess="R"></bitfield>
</register>
     <register id="SFLSR" acronym="SFLSR" offset="0x28" width="32" description="Status FIFO Line Status Register">
<bitfield id="_RSVD" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="OE_ERROR" width="1" begin="4" end="4" resetval="0" description="1: Overrun error" range="" rwaccess="R"></bitfield>
<bitfield id="FRAME_TOO_LONG_ERROR" width="1" begin="3" end="3" resetval="0" description="1: Frame-length too long error" range="" rwaccess="R"></bitfield>
<bitfield id="ABORT_DETECT" width="1" begin="2" end="2" resetval="0" description="1: Abort pattern" range="" rwaccess="R"></bitfield>
<bitfield id="CRC_ERROR" width="1" begin="1" end="1" resetval="0" description="1: CRC error" range="" rwaccess="R"></bitfield>
<bitfield id="_RSVD2" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="TXFLL" acronym="TXFLL" offset="0x28" width="32" description="Transmit Frame Length Low">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TXFLL" width="8" begin="7" end="0" resetval="0" description="LSB register to specify the frame length" range="" rwaccess="W"></bitfield>
</register>
     <register id="RESUME" acronym="RESUME" offset="0x2C" width="32" description="RESUME register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RESUME" width="8" begin="7" end="0" resetval="0" description="Dummy read to start TX or RX" range="" rwaccess="R"></bitfield>
</register>
     <register id="TXFLH" acronym="TXFLH" offset="0x2C" width="32" description="Transmit Frame Length High">
<bitfield id="_RSVD" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TXFLL" width="5" begin="4" end="0" resetval="0" description="MSB register to specify the frame length" range="" rwaccess="W"></bitfield>
</register>
     <register id="SFREGL" acronym="SFREGL" offset="0x30" width="32" description="Status FIFO Low">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SFREGL" width="8" begin="7" end="0" resetval="0" description="LSB part of the frame length" range="" rwaccess="R"></bitfield>
</register>
     <register id="RXFLL" acronym="RXFLL" offset="0x30" width="32" description="Receive Frame Length Low">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RXFLL" width="8" begin="7" end="0" resetval="0" description="LSB part of the frame length" range="" rwaccess="W"></bitfield>
</register>
     <register id="SFREGH" acronym="SFREGH" offset="0x34" width="32" description="Status FIFO High">
<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SFREGH" width="4" begin="3" end="0" resetval="0" description="MSB part of the frame length" range="" rwaccess="R"></bitfield>
</register>
     <register id="RXFLH" acronym="RXFLH" offset="0x34" width="32" description="Receive Frame Length High">
<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RXFLH" width="4" begin="3" end="0" resetval="0" description="MSB part of the frame length" range="" rwaccess="W"></bitfield>
</register>
     <register id="BLR" acronym="BLR" offset="0x38" width="32" description="BOF Control Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="STS_FIFO_RESET" width="1" begin="7" end="7" resetval="0" description="Status FIFO reset (self clearing bit)" range="" rwaccess="RW"></bitfield>
<bitfield id="XBOF_TYPE" width="1" begin="6" end="6" resetval="1" description="SIR xBOF select" range="" rwaccess="RW"></bitfield>
<bitfield id="_RSVD2" width="6" begin="5" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="UASR" acronym="UASR" offset="0x38" width="32" description="Autobauding Status Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PARITY_TYPE" width="2" begin="7" end="6" resetval="0" description="Used to report partiy type identified" range="" rwaccess="R"></bitfield>
<bitfield id="BIT_BY_CHAR" width="1" begin="5" end="5" resetval="0" description="Used to report 7-bit character or 8-bit character identified" range="" rwaccess="R"></bitfield>
<bitfield id="SPEED" width="5" begin="4" end="0" resetval="0" description="Used to report identified speed" range="" rwaccess="R"></bitfield>
</register>
     <register id="ACREG" acronym="ACREG" offset="0x3C" width="32" description="Auxiliary Control Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PULSE_TYPE" width="1" begin="7" end="7" resetval="0" description="SIR pulse width select" range="" rwaccess="RW"></bitfield>
<bitfield id="SD_MOD" width="1" begin="6" end="6" resetval="0" description="Primary output used to configure transceivers" range="" rwaccess="RW"></bitfield>
<bitfield id="DIS_IR_RX" width="1" begin="5" end="5" resetval="0" description="1 disables RX input permanently " range="" rwaccess="RW"></bitfield>
<bitfield id="DIS_TX_UNDERRUN" width="1" begin="4" end="4" resetval="0" description="1 to transmit long stop bits" range="" rwaccess="RW"></bitfield>
<bitfield id="SEND_SIP" width="1" begin="3" end="3" resetval="0" description="1 send serial infrared interaction pulse in FIR/MIR mode" range="" rwaccess="RW"></bitfield>
<bitfield id="SCTX_EN" width="1" begin="2" end="2" resetval="0" description="Store and controlled TX start" range="" rwaccess="RW"></bitfield>
<bitfield id="ABORT_EN" width="1" begin="1" end="1" resetval="0" description="Frame abort" range="" rwaccess="RW"></bitfield>
<bitfield id="EOT_EN" width="1" begin="0" end="0" resetval="0" description="End of transmission" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SCR" acronym="SCR" offset="0x40" width="32" description="Supplementary Control Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RX_TRIG_GRANU1" width="1" begin="7" end="7" resetval="0" description="1 enables the granularity of 1 for trigger RX level" range="" rwaccess="RW"></bitfield>
<bitfield id="TX_TRIG_GRANU1" width="1" begin="6" end="6" resetval="0" description="1 enables the granularity of 1 for trigger TX level" range="" rwaccess="RW"></bitfield>
<bitfield id="DSR_IT" width="1" begin="5" end="5" resetval="0" description="1 enables DSR interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="TX_CTS_DSR_WAKE_UP_ENABLE" width="1" begin="4" end="4" resetval="0" description="1: wait for a faling edge of pins RX, CTS, or DSR, to generate an interrupt" range="" rwaccess="RW"></bitfield>
<bitfield id="TX_EMPTY_CTL_IT" width="1" begin="3" end="3" resetval="0" description="THR interrupt setup" range="" rwaccess="RW"></bitfield>
<bitfield id="DMA_MODE_2" width="2" begin="2" end="1" resetval="0" description="Specify DMA mode" range="" rwaccess="RW"></bitfield>
<bitfield id="DMA_MODE_CTL" width="1" begin="0" end="0" resetval="0" description="Set DMA mode" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SSR" acronym="SSR" offset="0x44" width="32" description="Supplementary Status Register">
<bitfield id="_RSVD" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RX_CTS_DSR_WAKE_UP_STS" width="1" begin="1" end="1" resetval="0" description="1: a falling edge occurred on RX, CTS, or DSR" range="" rwaccess="R"></bitfield>
<bitfield id="TX_FIFO_FULL" width="1" begin="0" end="0" resetval="0" description="1: TX FIFO is full" range="" rwaccess="R"></bitfield>
</register>
     <register id="EBLR" acronym="EBLR" offset="0x48" width="32" description="BOF Length Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="EBLR" width="8" begin="7" end="0" resetval="0" description="BOF length register" range="" rwaccess="RW"></bitfield>
</register>
     <register id="MVR" acronym="MVR" offset="0x50" width="32" description="Module Version Register">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MAJOR_REV" width="4" begin="7" end="4" resetval="0" description="Major revision number of the module" range="" rwaccess="R"></bitfield>
<bitfield id="MINOR_REV" width="4" begin="3" end="0" resetval="0" description="Minor revision number of the module" range="" rwaccess="R"></bitfield>
</register>
     <register id="SYSC" acronym="SYSC" offset="0x54" width="32" description="System Configuration Register">
<bitfield id="_RSVD" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0" description="Power management REQ/ACK control" range="" rwaccess="RW"></bitfield>
<bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0" description="Wake up feature control" range="" rwaccess="RW"></bitfield>
<bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Software reset" range="" rwaccess="RW"></bitfield>
<bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0" description="Internal OCP clock gating strategy" range="" rwaccess="RW"></bitfield>
</register>
     <register id="SYSS" acronym="SYSS" offset="0x58" width="32" description="System Status Register">
<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0" description="Internal Reset Monitoring" range="" rwaccess="R"></bitfield>
</register>
     <register id="WER" acronym="WER" offset="0x5C" width="32" description="Wake-Up Enable Register">
<bitfield id="_RSVD" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="RLS" width="1" begin="6" end="6" resetval="1" description="Receiver line status interrupt can wake up the system" range="" rwaccess="RW"></bitfield>
<bitfield id="RHR" width="1" begin="5" end="5" resetval="1" description="RHR interrupt can wake up the system" range="" rwaccess="RW"></bitfield>
<bitfield id="RX" width="1" begin="4" end="4" resetval="1" description="RX event can wake up the system" range="" rwaccess="RW"></bitfield>
<bitfield id="DCD" width="1" begin="3" end="3" resetval="1" description="DCD event can wake up the system" range="" rwaccess="RW"></bitfield>
<bitfield id="RI" width="1" begin="2" end="2" resetval="1" description="RI event can wake up the system" range="" rwaccess="RW"></bitfield>
<bitfield id="DSR" width="1" begin="1" end="1" resetval="1" description="DSR event can wake up the system" range="" rwaccess="RW"></bitfield>
<bitfield id="CTS" width="1" begin="0" end="0" resetval="1" description="CTS event can wake up the system" range="" rwaccess="RW"></bitfield>
</register>
     <register id="CFPS" acronym="CFPS" offset="0x60" width="32" description="Carrier Frequency Prescaler">
<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CFPS" width="8" begin="7" end="0" resetval="105" description="System clock frequency prescaler" range="" rwaccess="RW"></bitfield>
</register>
</module>
