INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/imports/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/imports/new/hexto7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol rest, assumed default net type wire [C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/main.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/imports/new/time_mux_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_mux_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_6/Lab_6.srcs/sim_1/new/TB_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_main
