#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec 23 17:07:41 2019
# Process ID: 7020
# Current directory: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23224 C:\Users\ASUS\Desktop\course\FPGA chal\FPGA\TF - dev\TF.xpr
# Log file: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/vivado.log
# Journal file: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BaiduNetdiskDownload/vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 840.316 ; gain = 131.285
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
sset_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
INFO: [Device 21-403] Loading part xc7a35tftg256-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/CrazyBird.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../../CrazyBird.coe'
generate_target all [get_files  {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1826.867 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Mon Dec 23 17:56:35 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.ip_user_files} -ipstatic_source_dir {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Dec 23 17:56:54 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/blk_mem_gen_0_synth_1/runme.log
[Mon Dec 23 17:56:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Dec 23 18:02:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 23 18:04:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/C1234567A
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 19:11:24 2019...
Synth 8-256] done synthesizing module 'top_sd_rw' (11#1) [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/new/top_sd_rw.v:1]
WARNING: [Synth 8-3331] design data_gen has unconnected port led[11]
WARNING: [Synth 8-3331] design data_gen has unconnected port led[10]
WARNING: [Synth 8-3331] design data_gen has unconnected port led[9]
WARNING: [Synth 8-3331] design data_gen has unconnected port clk_ref
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[11]
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[6]
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[5]
WARNING: [Synth 8-3331] design data_gen has unconnected port rd_val_data[0]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_sd_rw has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1632.520 ; gain = 164.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1632.520 ; gain = 164.828
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_data_gen/clk_wiz01'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'u_data_gen/uut_ram0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'u_data_gen/uut_ram1'
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, u_data_gen/clk_wiz01/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/.Xil/Vivado-7020-DESKTOP-FKSGOEO/dcp6/clk_wiz_1.edf:317]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_data_gen/clk_wiz01/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/.Xil/Vivado-7020-DESKTOP-FKSGOEO/dcp7/clk_wiz_0.edf:276]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_sd_rw_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_sd_rw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_data_gen/clk_wiz01/inst'
Finished Parsing XDC File [c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_data_gen/clk_wiz01/inst'
Parsing XDC File [c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_data_gen/clk_wiz01/inst'
Finished Parsing XDC File [c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_data_gen/clk_wiz01/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_sd_rw_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_sd_rw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'txd'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'txd'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'rxd'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'rxd'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'row[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'row[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'row[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'row[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'row[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'row[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'row[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'row[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'bit_code[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'bit_code[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'bit_code[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'bit_code[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'bit_code[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'bit_code[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'bit_code[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'bit_code[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'bit_code[4]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'bit_code[4]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'bit_code[5]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'bit_code[5]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc:145]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_sd_rw_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1983.180 ; gain = 515.488
40 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1983.180 ; gain = 515.488
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 18:07:31 2019...
