$date
	Mon Jun 30 13:17:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clkdiv4_tb $end
$var wire 1 ! clk2 $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ! clk2 $end
$var reg 2 $ cnt [1:0] $end
$scope begin clock_divider $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
b1 $
1"
#20
0"
#25
b10 $
1"
#30
0"
#35
b11 $
1"
#40
0"
#45
1!
b0 $
1"
#50
0"
#55
b1 $
1"
#60
0"
#65
b10 $
1"
#70
0"
#75
b11 $
1"
#80
0"
#85
0!
b0 $
1"
#90
0"
#95
b1 $
1"
#100
0"
#105
b10 $
1"
#110
0"
#115
b11 $
1"
#120
0"
#125
1!
b0 $
1"
#130
0"
#135
b1 $
1"
#140
0"
#145
b10 $
1"
#150
0"
#155
b11 $
1"
#160
0"
#165
0!
b0 $
1"
#170
0"
#175
b1 $
1"
#180
0"
#185
b10 $
1"
