Timing Analyzer report for y38
Mon Nov 18 19:07:42 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.349 ns   ; s3   ; y[7] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 13.349 ns       ; s3   ; y[7] ;
; N/A   ; None              ; 13.343 ns       ; s3   ; y[6] ;
; N/A   ; None              ; 13.064 ns       ; s2   ; y[7] ;
; N/A   ; None              ; 13.058 ns       ; s2   ; y[6] ;
; N/A   ; None              ; 12.876 ns       ; s1   ; y[7] ;
; N/A   ; None              ; 12.870 ns       ; s1   ; y[6] ;
; N/A   ; None              ; 12.824 ns       ; a1   ; y[7] ;
; N/A   ; None              ; 12.821 ns       ; a1   ; y[6] ;
; N/A   ; None              ; 12.655 ns       ; s3   ; y[2] ;
; N/A   ; None              ; 12.647 ns       ; s3   ; y[0] ;
; N/A   ; None              ; 12.636 ns       ; s3   ; y[3] ;
; N/A   ; None              ; 12.635 ns       ; s3   ; y[1] ;
; N/A   ; None              ; 12.554 ns       ; a0   ; y[6] ;
; N/A   ; None              ; 12.553 ns       ; a0   ; y[7] ;
; N/A   ; None              ; 12.370 ns       ; s2   ; y[2] ;
; N/A   ; None              ; 12.362 ns       ; s2   ; y[0] ;
; N/A   ; None              ; 12.351 ns       ; s2   ; y[3] ;
; N/A   ; None              ; 12.350 ns       ; s2   ; y[1] ;
; N/A   ; None              ; 12.307 ns       ; s3   ; y[4] ;
; N/A   ; None              ; 12.300 ns       ; s3   ; y[5] ;
; N/A   ; None              ; 12.182 ns       ; s1   ; y[2] ;
; N/A   ; None              ; 12.174 ns       ; s1   ; y[0] ;
; N/A   ; None              ; 12.163 ns       ; s1   ; y[3] ;
; N/A   ; None              ; 12.162 ns       ; s1   ; y[1] ;
; N/A   ; None              ; 12.151 ns       ; a0   ; y[1] ;
; N/A   ; None              ; 12.148 ns       ; a0   ; y[2] ;
; N/A   ; None              ; 12.147 ns       ; a0   ; y[3] ;
; N/A   ; None              ; 12.140 ns       ; a0   ; y[0] ;
; N/A   ; None              ; 12.125 ns       ; a1   ; y[2] ;
; N/A   ; None              ; 12.117 ns       ; a1   ; y[0] ;
; N/A   ; None              ; 12.115 ns       ; a1   ; y[1] ;
; N/A   ; None              ; 12.111 ns       ; a1   ; y[3] ;
; N/A   ; None              ; 12.022 ns       ; s2   ; y[4] ;
; N/A   ; None              ; 12.015 ns       ; s2   ; y[5] ;
; N/A   ; None              ; 11.834 ns       ; s1   ; y[4] ;
; N/A   ; None              ; 11.827 ns       ; s1   ; y[5] ;
; N/A   ; None              ; 11.819 ns       ; a2   ; y[2] ;
; N/A   ; None              ; 11.812 ns       ; a2   ; y[0] ;
; N/A   ; None              ; 11.804 ns       ; a0   ; y[5] ;
; N/A   ; None              ; 11.800 ns       ; a0   ; y[4] ;
; N/A   ; None              ; 11.799 ns       ; a2   ; y[3] ;
; N/A   ; None              ; 11.798 ns       ; a2   ; y[1] ;
; N/A   ; None              ; 11.777 ns       ; a1   ; y[4] ;
; N/A   ; None              ; 11.769 ns       ; a1   ; y[5] ;
; N/A   ; None              ; 11.532 ns       ; a2   ; y[7] ;
; N/A   ; None              ; 11.530 ns       ; a2   ; y[6] ;
; N/A   ; None              ; 11.518 ns       ; a2   ; y[4] ;
; N/A   ; None              ; 11.510 ns       ; a2   ; y[5] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Mon Nov 18 19:07:42 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off y38 -c y38 --timing_analysis_only
Info: Longest tpd from source pin "s3" to destination pin "y[7]" is 13.349 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 's3'
    Info: 2: + IC(6.033 ns) + CELL(0.624 ns) = 7.592 ns; Loc. = LCCOMB_X2_Y1_N0; Fanout = 10; COMB Node = 'y~263'
    Info: 3: + IC(0.434 ns) + CELL(0.202 ns) = 8.228 ns; Loc. = LCCOMB_X2_Y1_N12; Fanout = 1; COMB Node = 'y~272'
    Info: 4: + IC(0.393 ns) + CELL(0.651 ns) = 9.272 ns; Loc. = LCCOMB_X2_Y1_N20; Fanout = 1; COMB Node = 'y~273'
    Info: 5: + IC(0.841 ns) + CELL(3.236 ns) = 13.349 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'y[7]'
    Info: Total cell delay = 5.648 ns ( 42.31 % )
    Info: Total interconnect delay = 7.701 ns ( 57.69 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Mon Nov 18 19:07:42 2019
    Info: Elapsed time: 00:00:01


