2_DEVICE_CAP2__MAX_END_END_TLP_PREFIXES_MASK 0xc00000
#define D3F2_DEVICE_CAP2__MAX_END_END_TLP_PREFIXES__SHIFT 0x16
#define D3F2_DEVICE_CNTL2__CPL_TIMEOUT_VALUE_MASK 0xf
#define D3F2_DEVICE_CNTL2__CPL_TIMEOUT_VALUE__SHIFT 0x0
#define D3F2_DEVICE_CNTL2__CPL_TIMEOUT_DIS_MASK 0x10
#define D3F2_DEVICE_CNTL2__CPL_TIMEOUT_DIS__SHIFT 0x4
#define D3F2_DEVICE_CNTL2__ARI_FORWARDING_EN_MASK 0x20
#define D3F2_DEVICE_CNTL2__ARI_FORWARDING_EN__SHIFT 0x5
#define D3F2_DEVICE_CNTL2__ATOMICOP_REQUEST_EN_MASK 0x40
#define D3F2_DEVICE_CNTL2__ATOMICOP_REQUEST_EN__SHIFT 0x6
#define D3F2_DEVICE_CNTL2__ATOMICOP_EGRESS_BLOCKING_MASK 0x80
#define D3F2_DEVICE_CNTL2__ATOMICOP_EGRESS_BLOCKING__SHIFT 0x7
#define D3F2_DEVICE_CNTL2__IDO_REQUEST_ENABLE_MASK 0x100
#define D3F2_DEVICE_CNTL2__IDO_REQUEST_ENABLE__SHIFT 0x8
#define D3F2_DEVICE_CNTL2__IDO_COMPLETION_ENABLE_MASK 0x200
#define D3F2_DEVICE_CNTL2__IDO_COMPLETION_ENABLE__SHIFT 0x9
#define D3F2_DEVICE_CNTL2__LTR_EN_MASK 0x400
#define D3F2_DEVICE_CNTL2__LTR_EN__SHIFT 0xa
#define D3F2_DEVICE_CNTL2__OBFF_EN_MASK 0x6000
#define D3F2_DEVICE_CNTL2__OBFF_EN__SHIFT 0xd
#define D3F2_DEVICE_CNTL2__END_END_TLP_PREFIX_BLOCKING_MASK 0x8000
#define D3F2_DEVICE_CNTL2__END_END_TLP_PREFIX_BLOCKING__SHIFT 0xf
#define D3F2_DEVICE_STATUS2__RESERVED_MASK 0xffff0000
#define D3F2_DEVICE_STATUS2__RESERVED__SHIFT 0x10
#define D3F2_LINK_CAP2__SUPPORTED_LINK_SPEED_MASK 0xfe
#define D3F2_LINK_CAP2__SUPPORTED_LINK_SPEED__SHIFT 0x1
#define D3F2_LINK_CAP2__CROSSLINK_SUPPORTED_MASK 0x100
#define D3F2_LINK_CAP2__CROSSLINK_SUPPORTED__SHIFT 0x8
#define D3F2_LINK_CAP2__RESERVED_MASK 0xfffffe00
#define D3F2_LINK_CAP2__RESERVED__SHIFT 0x9
#define D3F2_LINK_CNTL2__TARGET_LINK_SPEED_MASK 0xf
#define D3F2_LINK_CNTL2__TARGET_LINK_SPEED__SHIFT 0x0
#define D3F2_LINK_CNTL2__ENTER_COMPLIANCE_MASK 0x10
#define D3F2_LINK_CNTL2__ENTER_COMPLIANCE__SHIFT 0x4
#define D3F2_LINK_CNTL2__HW_AUTONOMOUS_SPEED_DISABLE_MASK 0x20
#define D3F2_LINK_CNTL2__HW_AUTONOMOUS_SPEED_DISABLE__SHIFT 0x5
#define D3F2_LINK_CNTL2__SELECTABLE_DEEMPHASIS_MASK 0x40
#define D3F2_LINK_CNTL2__SELECTABLE_DEEMPHASIS__SHIFT 0x6
#define D3F2_LINK_CNTL2__XMIT_MARGIN_MASK 0x380
#define D3F2_LINK_CNTL2__XMIT_MARGIN__SHIFT 0x7
#define D3F2_LINK_CNTL2__ENTER_MOD_COMPLIANCE_MASK 0x400
#define D3F2_LINK_CNTL2__ENTER_MOD_COMPLIANCE__SHIFT 0xa
#define D3F2_LINK_CNTL2__COMPLIANCE_SOS_MASK 0x800
#define D3F2_LINK_CNTL2__COMPLIANCE_SOS__SHIFT 0xb
#define D3F2_LINK_CNTL2__COMPLIANCE_DEEMPHASIS_MASK 0xf000
#define D3F2_LINK_CNTL2__COMPLIANCE_DEEMPHASIS__SHIFT 0xc
#define D3F2_LINK_STATUS2__CUR_DEEMPHASIS_LEVEL_MASK 0x10000
#define D3F2_LINK_STATUS2__CUR_DEEMPHASIS_LEVEL__SHIFT 0x10
#define D3F2_LINK_STATUS2__EQUALIZATION_COMPLETE_MASK 0x20000
#define D3F2_LINK_STATUS2__EQUALIZATION_COMPLETE__SHIFT 0x11
#define D3F2_LINK_STATUS2__EQUALIZATION_PHASE1_SUCCESS_MASK 0x40000
#define D3F2_LINK_STATUS2__EQUALIZATION_PHASE1_SUCCESS__SHIFT 0x12
#define D3F2_LINK_STATUS2__EQUALIZATION_PHASE2_SUCCESS_MASK 0x80000
#define D3F2_LINK_STATUS2__EQUALIZATION_PHASE2_SUCCESS__SHIFT 0x13
#define D3F2_LINK_STATUS2__EQUALIZATION_PHASE3_SUCCESS_MASK 0x100000
#define D3F2_LINK_STATUS2__EQUALIZATION_PHASE3_SUCCESS__SHIFT 0x14
#define D3F2_LINK_STATUS2__LINK_EQUALIZATION_REQUEST_MASK 0x200000
#define D3F2_LINK_STATUS2__LINK_EQUALIZATION_REQUEST__SHIFT 0x15
#define D3F2_SLOT_CAP2__RESERVED_MASK 0xffffffff
#define D3F2_SLOT_CAP2__RESERVED__SHIFT 0x0
#define D3F2_SLOT_CNTL2__RESERVED_MASK 0xffff
#define D3F2_SLOT_CNTL2__RESERVED__SHIFT 0x0
#define D3F2_SLOT_STATUS2__RESERVED_MASK 0xffff0000
#define D3F2_SLOT_STATUS2__RESERVED__SHIFT 0x10
#define D3F2_MSI_CAP_LIST__CAP_ID_MASK 0xff
#define D3F2_MSI_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F2_MSI_CAP_LIST__NEXT_PTR_MASK 0xff00
#define D3F2_MSI_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define D3F2_MSI_MSG_CNTL__MSI_EN_MASK 0x10000
#define D3F2_MSI_MSG_CNTL__MSI_EN__SHIFT 0x10
#define D3F2_MSI_MSG_CNTL__MSI_MULTI_CAP_MASK 0xe0000
#define D3F2_MSI_MSG_CNTL__MSI_MULTI_CAP__SHIFT 0x11
#define D3F2_MSI_MSG_CNTL__MSI_MULTI_EN_MASK 0x700000
#define D3F2_MSI_MSG_CNTL__MSI_MULTI_EN__SHIFT 0x14
#define D3F2_MSI_MSG_CNTL__MSI_64BIT_MASK 0x800000
#define D3F2_MSI_MSG_CNTL__MSI_64BIT__SHIFT 0x17
#define D3F2_MSI_MSG_CNTL__MSI_PERVECTOR_MASKING_CAP_MASK 0x1000000
#define D3F2_MSI_MSG_CNTL__MSI_PERVECTOR_MASKING_CAP__SHIFT 0x18
#define D3F2_MSI_MSG_ADDR_LO__MSI_MSG_ADDR_LO_MASK 0xfffffffc
#define D3F2_MSI_MSG_ADDR_LO__MSI_MSG_ADDR_LO__SHIFT 0x2
#define D3F2_MSI_MSG_ADDR_HI__MSI_MSG_ADDR_HI_MASK 0xffffffff
#define D3F2_MSI_MSG_ADDR_HI__MSI_MSG_ADDR_HI__SHIFT 0x0
#define D3F2_MSI_MSG_DATA_64__MSI_DATA_64_MASK 0xffff
#define D3F2_MSI_MSG_DATA_64__MSI_DATA_64__SHIFT 0x0
#define D3F2_MSI_MSG_DATA__MSI_DATA_MASK 0xffff
#define D3F2_MSI_MSG_DATA__MSI_DATA__SHIFT 0x0
#define D3F2_SSID_CAP_LIST__CAP_ID_MASK 0xff
#define D3F2_SSID_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F2_SSID_CAP_LIST__NEXT_PTR_MASK 0xff00
#define D3F2_SSID_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define D3F2_SSID_CAP__SUBSYSTEM_VENDOR_ID_MASK 0xffff
#define D3F2_SSID_CAP__SUBSYSTEM_VENDOR_ID__SHIFT 0x0
#define D3F2_SSID_CAP__SUBSYSTEM_ID_MASK 0xffff0000
#define D3F2_SSID_CAP__SUBSYSTEM_ID__SHIFT 0x10
#define D3F2_MSI_MAP_CAP_LIST__CAP_ID_MASK 0xff
#define D3F2_MSI_MAP_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F2_MSI_MAP_CAP_LIST__NEXT_PTR_MASK 0xff00
#define D3F2_MSI_MAP_CAP_LIST__NEXT_PTR__SHIFT 0x8
#define D3F2_MSI_MAP_CAP__EN_MASK 0x10000
#define D3F2_MSI_MAP_CAP__EN__SHIFT 0x10
#define D3F2_MSI_MAP_CAP__FIXD_MASK 0x20000
#define D3F2_MSI_MAP_CAP__FIXD__SHIFT 0x11
#define D3F2_MSI_MAP_CAP__CAP_TYPE_MASK 0xf8000000
#define D3F2_MSI_MAP_CAP__CAP_TYPE__SHIFT 0x1b
#define D3F2_MSI_MAP_ADDR_LO__MSI_MAP_ADDR_LO_MASK 0xfff00000
#define D3F2_MSI_MAP_ADDR_LO__MSI_MAP_ADDR_LO__SHIFT 0x14
#define D3F2_MSI_MAP_ADDR_HI__MSI_MAP_ADDR_HI_MASK 0xffffffff
#define D3F2_MSI_MAP_ADDR_HI__MSI_MAP_ADDR_HI__SHIFT 0x0
#define D3F2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define D3F2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define D3F2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define D3F2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define D3F2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define D3F2_PCIE_VENDOR_SPECIFIC_HDR__VSEC_ID_MASK 0xffff
#define D3F2_PCIE_VENDOR_SPECIFIC_HDR__VSEC_ID__SHIFT 0x0
#define D3F2_PCIE_VENDOR_SPECIFIC_HDR__VSEC_REV_MASK 0xf0000
#define D3F2_PCIE_VENDOR_SPECIFIC_HDR__VSEC_REV__SHIFT 0x10
#define D3F2_PCIE_VENDOR_SPECIFIC_HDR__VSEC_LENGTH_MASK 0xfff00000
#define D3F2_PCIE_VENDOR_SPECIFIC_HDR__VSEC_LENGTH__SHIFT 0x14
#define D3F2_PCIE_VENDOR_SPECIFIC1__SCRATCH_MASK 0xffffffff
#define D3F2_PCIE_VENDOR_SPECIFIC1__SCRATCH__SHIFT 0x0
#define D3F2_PCIE_VENDOR_SPECIFIC2__SCRATCH_MASK 0xffffffff
#define D3F2_PCIE_VENDOR_SPECIFIC2__SCRATCH__SHIFT 0x0
#define D3F2_PCIE_VC_ENH_CAP_LIST__CAP_ID_MASK 0xffff
#define D3F2_PCIE_VC_ENH_CAP_LIST__CAP_ID__SHIFT 0x0
#define D3F2_PCIE_VC_ENH_CAP_LIST__CAP_VER_MASK 0xf0000
#define D3F2_PCIE_VC_ENH_CAP_LIST__CAP_VER__SHIFT 0x10
#define D3F2_PCIE_VC_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000
#define D3F2_PCIE_VC_ENH_CAP_LIST__NEXT_PTR__SHIFT 0x14
#define D3F2_PCIE_PORT_VC_CAP_REG1__EXT_VC_COUNT_MASK 0x7
#define D3F2_PCIE_PORT_VC_CAP_REG1__EXT_VC_COUNT__SHIFT 0x0
#define D3F2_