-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../project_1.gen/sources_1/bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_reg_fd_v12_0_6 \
  "../../../../project_1.gen/sources_1/bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../project_1.gen/sources_1/bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../project_1.gen/sources_1/bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../project_1.gen/sources_1/bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_addsub_v3_0_6 \
  "../../../../project_1.gen/sources_1/bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_addsub_v12_0_14 \
  "../../../../project_1.gen/sources_1/bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_bram18k_v3_0_6 \
  "../../../../project_1.gen/sources_1/bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/mult_gen_v12_0_18 \
  "../../../../project_1.gen/sources_1/bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_utils_v2_0_6 \
  "../../../../project_1.gen/sources_1/bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/cordic_v6_0_18 \
  "../../../../project_1.gen/sources_1/bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/hdl/cordic_v6_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_5/ip/design_5_zadoff_chu_0_1/project_1.srcs/sources_1/bd/design_3/ip/design_3_cordic_0_0/sim/design_3_cordic_0_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_5/ipshared/edda/project_1.srcs/sources_1/new/zff_chu.v" \
  "../../../bd/design_5/ip/design_5_zadoff_chu_0_1/sim/design_5_zadoff_chu_0_1.v" \
  "../../../bd/design_5/sim/design_5.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

