Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed May 12 12:07:34 2021
| Host         : remus.ece.uvic.ca running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file A_S_TOP_LEVEL_timing_summary_routed.rpt -pb A_S_TOP_LEVEL_timing_summary_routed.pb -rpx A_S_TOP_LEVEL_timing_summary_routed.rpx -warn_on_violation
| Design       : A_S_TOP_LEVEL
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.276        0.000                      0                   16        0.131        0.000                      0                   16        4.600        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 8.276        0.000                      0                   16        0.131        0.000                      0                   16        4.600        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        8.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.276ns  (required time - arrival time)
  Source:                 U1/A_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.687ns (39.354%)  route 1.059ns (60.646%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.357     4.374    U1/CLK
    SLICE_X47Y174        FDRE                                         r  U1/A_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_fdre_C_Q)         0.223     4.597 r  U1/A_r_reg[9]/Q
                         net (fo=2, routed)           1.059     5.656    U1/A[9]
    SLICE_X46Y171        LUT3 (Prop_lut3_I2_O)        0.043     5.699 r  U1/S_OUT[11]_i_4/O
                         net (fo=1, routed)           0.000     5.699    U1/S_OUT[11]_i_4_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.955 r  U1/S_OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    U1/S_OUT_reg[11]_i_1_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.120 r  U1/S_OUT_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.120    U1/S_OUT_reg[15]_i_1_n_6
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AK34                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    10.513 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.179    12.692    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.228    14.003    U1/CLK
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[13]/C
                         clock pessimism              0.352    14.355    
                         clock uncertainty           -0.035    14.320    
    SLICE_X46Y172        FDRE (Setup_fdre_C_D)        0.076    14.396    U1/S_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  8.276    

Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 U1/A_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.673ns (38.864%)  route 1.059ns (61.136%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.357     4.374    U1/CLK
    SLICE_X47Y174        FDRE                                         r  U1/A_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_fdre_C_Q)         0.223     4.597 r  U1/A_r_reg[9]/Q
                         net (fo=2, routed)           1.059     5.656    U1/A[9]
    SLICE_X46Y171        LUT3 (Prop_lut3_I2_O)        0.043     5.699 r  U1/S_OUT[11]_i_4/O
                         net (fo=1, routed)           0.000     5.699    U1/S_OUT[11]_i_4_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.955 r  U1/S_OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    U1/S_OUT_reg[11]_i_1_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.106 r  U1/S_OUT_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.106    U1/S_OUT_reg[15]_i_1_n_4
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AK34                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    10.513 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.179    12.692    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.228    14.003    U1/CLK
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[15]/C
                         clock pessimism              0.352    14.355    
                         clock uncertainty           -0.035    14.320    
    SLICE_X46Y172        FDRE (Setup_fdre_C_D)        0.076    14.396    U1/S_OUT_reg[15]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  8.290    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 U1/A_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.634ns (37.455%)  route 1.059ns (62.545%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.357     4.374    U1/CLK
    SLICE_X47Y174        FDRE                                         r  U1/A_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_fdre_C_Q)         0.223     4.597 r  U1/A_r_reg[9]/Q
                         net (fo=2, routed)           1.059     5.656    U1/A[9]
    SLICE_X46Y171        LUT3 (Prop_lut3_I2_O)        0.043     5.699 r  U1/S_OUT[11]_i_4/O
                         net (fo=1, routed)           0.000     5.699    U1/S_OUT[11]_i_4_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.955 r  U1/S_OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    U1/S_OUT_reg[11]_i_1_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.067 r  U1/S_OUT_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.067    U1/S_OUT_reg[15]_i_1_n_5
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AK34                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    10.513 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.179    12.692    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.228    14.003    U1/CLK
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[14]/C
                         clock pessimism              0.352    14.355    
                         clock uncertainty           -0.035    14.320    
    SLICE_X46Y172        FDRE (Setup_fdre_C_D)        0.076    14.396    U1/S_OUT_reg[14]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 U1/A_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.630ns (37.307%)  route 1.059ns (62.693%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.357     4.374    U1/CLK
    SLICE_X47Y174        FDRE                                         r  U1/A_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_fdre_C_Q)         0.223     4.597 r  U1/A_r_reg[9]/Q
                         net (fo=2, routed)           1.059     5.656    U1/A[9]
    SLICE_X46Y171        LUT3 (Prop_lut3_I2_O)        0.043     5.699 r  U1/S_OUT[11]_i_4/O
                         net (fo=1, routed)           0.000     5.699    U1/S_OUT[11]_i_4_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.955 r  U1/S_OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    U1/S_OUT_reg[11]_i_1_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.063 r  U1/S_OUT_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.063    U1/S_OUT_reg[15]_i_1_n_7
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AK34                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    10.513 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.179    12.692    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.228    14.003    U1/CLK
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[12]/C
                         clock pessimism              0.352    14.355    
                         clock uncertainty           -0.035    14.320    
    SLICE_X46Y172        FDRE (Setup_fdre_C_D)        0.076    14.396    U1/S_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 U1/A_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.574ns (35.157%)  route 1.059ns (64.843%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 14.004 - 10.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.357     4.374    U1/CLK
    SLICE_X47Y174        FDRE                                         r  U1/A_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_fdre_C_Q)         0.223     4.597 r  U1/A_r_reg[9]/Q
                         net (fo=2, routed)           1.059     5.656    U1/A[9]
    SLICE_X46Y171        LUT3 (Prop_lut3_I2_O)        0.043     5.699 r  U1/S_OUT[11]_i_4/O
                         net (fo=1, routed)           0.000     5.699    U1/S_OUT[11]_i_4_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     6.007 r  U1/S_OUT_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.007    U1/S_OUT_reg[11]_i_1_n_4
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AK34                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    10.513 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.179    12.692    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.229    14.004    U1/CLK
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[11]/C
                         clock pessimism              0.352    14.356    
                         clock uncertainty           -0.035    14.321    
    SLICE_X46Y171        FDRE (Setup_fdre_C_D)        0.076    14.397    U1/S_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 U1/A_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.544ns (33.943%)  route 1.059ns (66.057%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 14.004 - 10.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.357     4.374    U1/CLK
    SLICE_X47Y174        FDRE                                         r  U1/A_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_fdre_C_Q)         0.223     4.597 r  U1/A_r_reg[9]/Q
                         net (fo=2, routed)           1.059     5.656    U1/A[9]
    SLICE_X46Y171        LUT3 (Prop_lut3_I2_O)        0.043     5.699 r  U1/S_OUT[11]_i_4/O
                         net (fo=1, routed)           0.000     5.699    U1/S_OUT[11]_i_4_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     5.977 r  U1/S_OUT_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.977    U1/S_OUT_reg[11]_i_1_n_5
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AK34                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    10.513 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.179    12.692    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.229    14.004    U1/CLK
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[10]/C
                         clock pessimism              0.352    14.356    
                         clock uncertainty           -0.035    14.321    
    SLICE_X46Y171        FDRE (Setup_fdre_C_D)        0.076    14.397    U1/S_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  8.420    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 U1/A_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.376ns (26.208%)  route 1.059ns (73.792%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 14.004 - 10.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.357     4.374    U1/CLK
    SLICE_X47Y174        FDRE                                         r  U1/A_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_fdre_C_Q)         0.223     4.597 r  U1/A_r_reg[9]/Q
                         net (fo=2, routed)           1.059     5.656    U1/A[9]
    SLICE_X46Y171        LUT3 (Prop_lut3_I2_O)        0.043     5.699 r  U1/S_OUT[11]_i_4/O
                         net (fo=1, routed)           0.000     5.699    U1/S_OUT[11]_i_4_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     5.809 r  U1/S_OUT_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.809    U1/S_OUT_reg[11]_i_1_n_6
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AK34                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    10.513 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.179    12.692    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.229    14.004    U1/CLK
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[9]/C
                         clock pessimism              0.352    14.356    
                         clock uncertainty           -0.035    14.321    
    SLICE_X46Y171        FDRE (Setup_fdre_C_D)        0.076    14.397    U1/S_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 U1/A_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.716ns (54.814%)  route 0.590ns (45.186%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 14.004 - 10.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.364     4.381    U1/CLK
    SLICE_X46Y169        FDRE                                         r  U1/A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE (Prop_fdre_C_Q)         0.236     4.617 r  U1/A_r_reg[4]/Q
                         net (fo=2, routed)           0.590     5.208    U1/A[4]
    SLICE_X46Y170        LUT3 (Prop_lut3_I2_O)        0.126     5.334 r  U1/S_OUT[7]_i_5/O
                         net (fo=1, routed)           0.000     5.334    U1/S_OUT[7]_i_5_n_0
    SLICE_X46Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.580 r  U1/S_OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    U1/S_OUT_reg[7]_i_1_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.688 r  U1/S_OUT_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.688    U1/S_OUT_reg[11]_i_1_n_7
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AK34                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    10.513 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.179    12.692    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.229    14.004    U1/CLK
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[8]/C
                         clock pessimism              0.352    14.356    
                         clock uncertainty           -0.035    14.321    
    SLICE_X46Y171        FDRE (Setup_fdre_C_D)        0.076    14.397    U1/S_OUT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 U1/A_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.654ns (52.563%)  route 0.590ns (47.437%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 14.006 - 10.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.364     4.381    U1/CLK
    SLICE_X46Y169        FDRE                                         r  U1/A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE (Prop_fdre_C_Q)         0.236     4.617 r  U1/A_r_reg[4]/Q
                         net (fo=2, routed)           0.590     5.208    U1/A[4]
    SLICE_X46Y170        LUT3 (Prop_lut3_I2_O)        0.126     5.334 r  U1/S_OUT[7]_i_5/O
                         net (fo=1, routed)           0.000     5.334    U1/S_OUT[7]_i_5_n_0
    SLICE_X46Y170        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292     5.626 r  U1/S_OUT_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.626    U1/S_OUT_reg[7]_i_1_n_4
    SLICE_X46Y170        FDRE                                         r  U1/S_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AK34                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    10.513 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.179    12.692    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.231    14.006    U1/CLK
    SLICE_X46Y170        FDRE                                         r  U1/S_OUT_reg[7]/C
                         clock pessimism              0.352    14.358    
                         clock uncertainty           -0.035    14.323    
    SLICE_X46Y170        FDRE (Setup_fdre_C_D)        0.076    14.399    U1/S_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 U1/A_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.623ns (51.351%)  route 0.590ns (48.649%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 14.006 - 10.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.364     4.381    U1/CLK
    SLICE_X46Y169        FDRE                                         r  U1/A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE (Prop_fdre_C_Q)         0.236     4.617 r  U1/A_r_reg[4]/Q
                         net (fo=2, routed)           0.590     5.208    U1/A[4]
    SLICE_X46Y170        LUT3 (Prop_lut3_I2_O)        0.126     5.334 r  U1/S_OUT[7]_i_5/O
                         net (fo=1, routed)           0.000     5.334    U1/S_OUT[7]_i_5_n_0
    SLICE_X46Y170        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.261     5.595 r  U1/S_OUT_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.595    U1/S_OUT_reg[7]_i_1_n_5
    SLICE_X46Y170        FDRE                                         r  U1/S_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AK34                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    10.513 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.179    12.692    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.231    14.006    U1/CLK
    SLICE_X46Y170        FDRE                                         r  U1/S_OUT_reg[6]/C
                         clock pessimism              0.352    14.358    
                         clock uncertainty           -0.035    14.323    
    SLICE_X46Y170        FDRE (Setup_fdre_C_D)        0.076    14.399    U1/S_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                          -5.595    
  -------------------------------------------------------------------
                         slack                                  8.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U1/B_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.178ns (76.221%)  route 0.056ns (23.779%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.627     1.866    U1/CLK
    SLICE_X47Y171        FDRE                                         r  U1/B_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDRE (Prop_fdre_C_Q)         0.100     1.966 r  U1/B_r_reg[8]/Q
                         net (fo=1, routed)           0.056     2.022    U1/B[8]
    SLICE_X46Y171        LUT3 (Prop_lut3_I0_O)        0.028     2.050 r  U1/S_OUT[11]_i_5/O
                         net (fo=1, routed)           0.000     2.050    U1/S_OUT[11]_i_5_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.100 r  U1/S_OUT_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.100    U1/S_OUT_reg[11]_i_1_n_7
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     2.306    U1/CLK
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[8]/C
                         clock pessimism             -0.429     1.877    
    SLICE_X46Y171        FDRE (Hold_fdre_C_D)         0.092     1.969    U1/S_OUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U1/A_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.174ns (74.097%)  route 0.061ns (25.903%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.628     1.867    U1/CLK
    SLICE_X47Y170        FDRE                                         r  U1/A_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y170        FDRE (Prop_fdre_C_Q)         0.100     1.967 r  U1/A_r_reg[7]/Q
                         net (fo=2, routed)           0.061     2.028    U1/A[7]
    SLICE_X46Y170        LUT3 (Prop_lut3_I2_O)        0.028     2.056 r  U1/S_OUT[7]_i_2/O
                         net (fo=1, routed)           0.000     2.056    U1/S_OUT[7]_i_2_n_0
    SLICE_X46Y170        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.102 r  U1/S_OUT_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.102    U1/S_OUT_reg[7]_i_1_n_4
    SLICE_X46Y170        FDRE                                         r  U1/S_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     2.307    U1/CLK
    SLICE_X46Y170        FDRE                                         r  U1/S_OUT_reg[7]/C
                         clock pessimism             -0.429     1.878    
    SLICE_X46Y170        FDRE (Hold_fdre_C_D)         0.092     1.970    U1/S_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U1/B_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.205ns (78.686%)  route 0.056ns (21.314%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.627     1.866    U1/CLK
    SLICE_X47Y171        FDRE                                         r  U1/B_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDRE (Prop_fdre_C_Q)         0.100     1.966 r  U1/B_r_reg[8]/Q
                         net (fo=1, routed)           0.056     2.022    U1/B[8]
    SLICE_X46Y171        LUT3 (Prop_lut3_I0_O)        0.028     2.050 r  U1/S_OUT[11]_i_5/O
                         net (fo=1, routed)           0.000     2.050    U1/S_OUT[11]_i_5_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.077     2.127 r  U1/S_OUT_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.127    U1/S_OUT_reg[11]_i_1_n_6
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     2.306    U1/CLK
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[9]/C
                         clock pessimism             -0.429     1.877    
    SLICE_X46Y171        FDRE (Hold_fdre_C_D)         0.092     1.969    U1/S_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U1/A_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.174ns (63.207%)  route 0.101ns (36.793%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.626     1.865    U1/CLK
    SLICE_X47Y172        FDRE                                         r  U1/A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y172        FDRE (Prop_fdre_C_Q)         0.100     1.965 r  U1/A_r_reg[11]/Q
                         net (fo=2, routed)           0.101     2.066    U1/A[11]
    SLICE_X46Y171        LUT3 (Prop_lut3_I2_O)        0.028     2.094 r  U1/S_OUT[11]_i_2/O
                         net (fo=1, routed)           0.000     2.094    U1/S_OUT[11]_i_2_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.140 r  U1/S_OUT_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.140    U1/S_OUT_reg[11]_i_1_n_4
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     2.306    U1/CLK
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[11]/C
                         clock pessimism             -0.428     1.878    
    SLICE_X46Y171        FDRE (Hold_fdre_C_D)         0.092     1.970    U1/S_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U1/A_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.193ns (64.446%)  route 0.106ns (35.554%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.624     1.863    U1/CLK
    SLICE_X46Y174        FDRE                                         r  U1/A_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y174        FDRE (Prop_fdre_C_Q)         0.118     1.981 r  U1/A_r_reg[13]/Q
                         net (fo=2, routed)           0.106     2.088    U1/A[13]
    SLICE_X46Y172        LUT3 (Prop_lut3_I2_O)        0.028     2.116 r  U1/S_OUT[15]_i_4/O
                         net (fo=1, routed)           0.000     2.116    U1/S_OUT[15]_i_4_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.163 r  U1/S_OUT_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.163    U1/S_OUT_reg[15]_i_1_n_6
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.826     2.305    U1/CLK
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[13]/C
                         clock pessimism             -0.428     1.877    
    SLICE_X46Y172        FDRE (Hold_fdre_C_D)         0.092     1.969    U1/S_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U1/B_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.241ns (81.273%)  route 0.056ns (18.727%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.627     1.866    U1/CLK
    SLICE_X47Y171        FDRE                                         r  U1/B_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDRE (Prop_fdre_C_Q)         0.100     1.966 r  U1/B_r_reg[8]/Q
                         net (fo=1, routed)           0.056     2.022    U1/B[8]
    SLICE_X46Y171        LUT3 (Prop_lut3_I0_O)        0.028     2.050 r  U1/S_OUT[11]_i_5/O
                         net (fo=1, routed)           0.000     2.050    U1/S_OUT[11]_i_5_n_0
    SLICE_X46Y171        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.113     2.163 r  U1/S_OUT_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.163    U1/S_OUT_reg[11]_i_1_n_5
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.827     2.306    U1/CLK
    SLICE_X46Y171        FDRE                                         r  U1/S_OUT_reg[10]/C
                         clock pessimism             -0.429     1.877    
    SLICE_X46Y171        FDRE (Hold_fdre_C_D)         0.092     1.969    U1/S_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U1/A_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.175ns (59.016%)  route 0.122ns (40.984%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.629     1.868    U1/CLK
    SLICE_X47Y169        FDRE                                         r  U1/A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y169        FDRE (Prop_fdre_C_Q)         0.100     1.968 r  U1/A_r_reg[1]/Q
                         net (fo=2, routed)           0.122     2.090    U1/A[1]
    SLICE_X46Y169        LUT3 (Prop_lut3_I2_O)        0.028     2.118 r  U1/S_OUT[3]_i_4/O
                         net (fo=1, routed)           0.000     2.118    U1/S_OUT[3]_i_4_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.165 r  U1/S_OUT_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.165    U1/S_OUT_reg[3]_i_1_n_6
    SLICE_X46Y169        FDRE                                         r  U1/S_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     2.308    U1/CLK
    SLICE_X46Y169        FDRE                                         r  U1/S_OUT_reg[1]/C
                         clock pessimism             -0.429     1.879    
    SLICE_X46Y169        FDRE (Hold_fdre_C_D)         0.092     1.971    U1/S_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U1/B_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.175ns (58.818%)  route 0.123ns (41.182%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.626     1.865    U1/CLK
    SLICE_X47Y172        FDRE                                         r  U1/B_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y172        FDRE (Prop_fdre_C_Q)         0.100     1.965 r  U1/B_r_reg[14]/Q
                         net (fo=1, routed)           0.123     2.088    U1/B[14]
    SLICE_X46Y172        LUT3 (Prop_lut3_I0_O)        0.028     2.116 r  U1/S_OUT[15]_i_3/O
                         net (fo=1, routed)           0.000     2.116    U1/S_OUT[15]_i_3_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.163 r  U1/S_OUT_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.163    U1/S_OUT_reg[15]_i_1_n_5
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.826     2.305    U1/CLK
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[14]/C
                         clock pessimism             -0.429     1.876    
    SLICE_X46Y172        FDRE (Hold_fdre_C_D)         0.092     1.968    U1/S_OUT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U1/A_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.175ns (58.818%)  route 0.123ns (41.182%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.629     1.868    U1/CLK
    SLICE_X47Y169        FDRE                                         r  U1/A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y169        FDRE (Prop_fdre_C_Q)         0.100     1.968 r  U1/A_r_reg[2]/Q
                         net (fo=2, routed)           0.123     2.091    U1/A[2]
    SLICE_X46Y169        LUT3 (Prop_lut3_I2_O)        0.028     2.119 r  U1/S_OUT[3]_i_3/O
                         net (fo=1, routed)           0.000     2.119    U1/S_OUT[3]_i_3_n_0
    SLICE_X46Y169        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.166 r  U1/S_OUT_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.166    U1/S_OUT_reg[3]_i_1_n_5
    SLICE_X46Y169        FDRE                                         r  U1/S_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     2.308    U1/CLK
    SLICE_X46Y169        FDRE                                         r  U1/S_OUT_reg[2]/C
                         clock pessimism             -0.429     1.879    
    SLICE_X46Y169        FDRE (Hold_fdre_C_D)         0.092     1.971    U1/S_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U1/B_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/S_OUT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.178ns (59.396%)  route 0.122ns (40.604%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.627     1.866    U1/CLK
    SLICE_X47Y171        FDRE                                         r  U1/B_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDRE (Prop_fdre_C_Q)         0.100     1.966 r  U1/B_r_reg[12]/Q
                         net (fo=1, routed)           0.122     2.088    U1/B[12]
    SLICE_X46Y172        LUT3 (Prop_lut3_I0_O)        0.028     2.116 r  U1/S_OUT[15]_i_5/O
                         net (fo=1, routed)           0.000     2.116    U1/S_OUT[15]_i_5_n_0
    SLICE_X46Y172        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.166 r  U1/S_OUT_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.166    U1/S_OUT_reg[15]_i_1_n_7
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  CLK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.826     2.305    U1/CLK
    SLICE_X46Y172        FDRE                                         r  U1/S_OUT_reg[12]/C
                         clock pessimism             -0.428     1.877    
    SLICE_X46Y172        FDRE (Hold_fdre_C_D)         0.092     1.969    U1/S_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X46Y169  U1/A_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X46Y169  U1/A_r_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X47Y169  U1/B_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X47Y169  U1/B_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X47Y169  U1/B_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X47Y169  U1/F_r_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X47Y169  U1/A_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X47Y172  U1/A_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X47Y172  U1/A_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X46Y169  U1/A_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X46Y169  U1/A_r_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X47Y169  U1/B_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X47Y169  U1/B_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X47Y169  U1/B_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X47Y169  U1/F_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X46Y169  U1/A_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X46Y169  U1/A_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X47Y169  U1/B_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X47Y169  U1/B_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y169  U1/A_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y174  U1/A_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y174  U1/A_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y174  U1/A_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y174  U1/A_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y174  U1/A_r_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y174  U1/A_r_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y174  U1/A_r_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y174  U1/A_r_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y169  U1/A_r_reg[1]/C



