--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Navigation.twx Navigation.ncd -o Navigation.twr
Navigation.pcf -ucf System_Connection.ucf

Design file:              Navigation.ncd
Physical constraint file: Navigation.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    5.765(R)|      SLOW  |   -2.313(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<1>      |    5.278(R)|      SLOW  |   -1.093(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<2>      |    2.199(R)|      SLOW  |   -1.190(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<3>      |    3.724(R)|      SLOW  |   -1.657(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<4>      |    3.311(R)|      SLOW  |   -1.667(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    1.084(R)|      FAST  |   -0.242(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    0.788(R)|      FAST  |    0.222(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    0.611(R)|      FAST  |    0.449(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    0.754(R)|      FAST  |    0.065(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<4>       |    1.171(R)|      FAST  |   -0.133(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<5>       |    3.530(R)|      SLOW  |   -1.826(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<6>       |    3.325(R)|      SLOW  |   -1.688(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<7>       |    6.371(R)|      SLOW  |   -1.099(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
PWM_MC1     |         8.086(R)|      SLOW  |         4.272(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM_MC2     |         7.501(R)|      SLOW  |         3.924(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<0>  |         6.971(R)|      SLOW  |         3.554(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |         6.896(R)|      SLOW  |         3.512(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |         6.621(R)|      SLOW  |         3.344(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |         6.707(R)|      SLOW  |         3.399(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         8.245(R)|      SLOW  |         4.388(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         8.421(R)|      SLOW  |         4.545(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |         8.161(R)|      SLOW  |         4.306(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |         8.181(R)|      SLOW  |         4.330(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |         8.396(R)|      SLOW  |         4.453(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         8.242(R)|      SLOW  |         4.372(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |         8.167(R)|      SLOW  |         4.294(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.218|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 29 17:37:21 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



