{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639063198849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639063198849 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital_filters_migr 5CSEBA6U23I7DK " "Selected device 5CSEBA6U23I7DK for design \"Digital_filters_migr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639063198886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639063198926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639063198926 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639063199477 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639063199685 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639063199745 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "105 105 " "No exact pin location assignment(s) for 105 pins of 105 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1639063199954 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1639063210859 ""}
{ "Warning" "WFPP_HEAPOP_LEGOP_WARNING" "" "Unable to find a legal periphery placement" {  } {  } 0 14631 "Unable to find a legal periphery placement" 0 0 "Fitter" 0 -1 1639063238700 ""}
{ "Error" "EFPP_PLACER_ERROR_HEADER" "" "The Fitter failed to find a legal placement for all periphery components" { { "Info" "IFPP_BACKTRACK_COUNTS" "" "The following components had the most difficulty being legally placed:" { { "Info" "IFPP_NAME" "auto-promoted clock driver SW\[0\]~inputCLKENA0 (35%) " "auto-promoted clock driver SW\[0\]~inputCLKENA0 (35%)" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "pin SW\[0\] (22%) " "pin SW\[0\] (22%)" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "pin o_data_fir\[18\] (20%) " "pin o_data_fir\[18\] (20%)" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "pin FPGA_CLK1_50 (12%) " "pin FPGA_CLK1_50 (12%)" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "auto-promoted clock driver FPGA_CLK1_50~inputCLKENA0 (11%) " "auto-promoted clock driver FPGA_CLK1_50~inputCLKENA0 (11%)" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""}  } {  } 0 14987 "The following components had the most difficulty being legally placed:" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Error" "EFPP_UNABLE_TO_PLACE" "" "After placing as many components as possible, the following errors remain:" { { "Error" "EFPP_CANNOT_PLACE" "19 pins " "The Fitter cannot place 19 pins." { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "pin ARDUINO_IO\[2\], ADC_SCK, ADC_SDI, ARDUINO_IO\[0\], ARDUINO_IO\[1\] and other 14 pins " "The pin name(s): ARDUINO_IO\[2\], ADC_SCK, ADC_SDI, ARDUINO_IO\[0\], ARDUINO_IO\[1\] and other 14 pins" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_EQC_INFO" "These pins are 19 " "These pins are in a group of 19 components with similar legality requirements" {  } {  } 0 15647 "%1!s! in a group of %2!d! components with similar legality requirements" 0 0 "Design Software" 0 -1 1639063238714 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "143 " "No legal location could be found out of 143 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "ECIO_IO_NONE" "single-ended output " "There were not enough single-ended output pin locations available (86 locations affected)" { { "Info" "IFPP_NAME" "Y9 " "Y9. Already placed at this location: pin altera_reserved_tdo" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tdo location PIN_Y9 due to: JTAG placement " "The I/O pad altera_reserved_tdo is constrained to the location PIN_Y9 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639063238714 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AC7 " "AC7. Already placed at this location: pin altera_reserved_tms" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tms location PIN_AC7 due to: JTAG placement " "The I/O pad altera_reserved_tms is constrained to the location PIN_AC7 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639063238714 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AB5 " "AB5. Already placed at this location: pin altera_reserved_tck" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tck location PIN_AB5 due to: JTAG placement " "The I/O pad altera_reserved_tck is constrained to the location PIN_AB5 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639063238714 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "W10 " "W10. Already placed at this location: pin altera_reserved_tdi" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad altera_reserved_tdi location PIN_W10 due to: JTAG placement " "The I/O pad altera_reserved_tdi is constrained to the location PIN_W10 due to: JTAG placement" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""}  } {  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1639063238714 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "Y8 " "Y8. Already placed at this location: pin o_data_fir\[6\]" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "Y4 " "Y4. Already placed at this location: pin o_data_iir\[6\]" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "W8 " "W8. Already placed at this location: pin o_data_fir\[3\]" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "Y5 " "Y5. Already placed at this location: pin o_data_iir\[3\]" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "T8 " "T8. Already placed at this location: pin o_data_iir\[9\]" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AB4 " "AB4. Already placed at this location: pin o_data_fir\[0\]" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "U9 " "U9. Already placed at this location: pin o_data_iir\[7\]" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AA4 " "AA4. Already placed at this location: pin o_data_fir\[2\]" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "and 74 more locations not displayed " "and 74 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""}  } { { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 1 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} { { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22207 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22209 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22223 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22225 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22164 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22166 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22163 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22165 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22172 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22174 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22171 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22173 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22180 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22182 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22179 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22181 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22188 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22190 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22187 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22189 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22282 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22280 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22281 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22279 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22288 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22290 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22287 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22289 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22298 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22296 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22297 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22295 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22304 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22306 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22303 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22305 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22314 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22312 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22313 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22311 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22320 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22322 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22319 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22321 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22330 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22328 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22329 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22327 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22336 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22338 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22335 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22337 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22392 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22408 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22416 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22424 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22436 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22456 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22455 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22468 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22491 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22495 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22507 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22511 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22509 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22512 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22510 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22515 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22513 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22516 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22514 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22519 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22517 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22520 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22518 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22523 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22521 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22524 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22522 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22549 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22551 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22550 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22552 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22553 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22554 } { 11 { 0 "There were not enough single-ended output pin locations available (86 locations affected)"} 22556 }  }  }  }  } }  } 0 184016 "There were not enough %1!s! pin locations available" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Error" "ECIO_INCOMPATIBLE_IO_VOLTAGE" "VCCIO 3.3V " "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)" { { "Info" "IFPP_NAME" "AH7 " "AH7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AF13 " "AF13" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AG8 " "AG8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AG13 " "AG13" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "U13 " "U13" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AH8 " "AH8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "U14 " "U14" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AG9 " "AG9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AH9 " "AH9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AE15 " "AE15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AG10 " "AG10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "AF15 " "AF15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""} { "Info" "IFPP_NAME" "and 45 more locations not displayed " "and 45 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1639063238714 ""}  } { { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 1 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} { { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22364 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22362 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22363 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22361 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22366 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22368 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22365 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22367 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22380 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22378 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22379 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22377 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22390 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22389 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22391 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22398 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22399 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22397 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22406 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22405 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22407 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22414 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22415 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22413 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22422 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22421 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22423 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22426 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22427 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22425 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22434 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22433 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22435 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22448 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22446 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22447 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22445 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22458 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22459 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22457 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22466 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22465 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22480 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22478 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22479 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22477 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22492 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22494 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22493 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22498 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22500 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22497 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22504 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22502 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22503 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22501 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 3.3V (57 locations affected)"} 22508 }  }  }  }  } }  } 0 179008 "Could not find enough available I/O pin locations that can be configured to use a %1!s! voltage of %2!s!" 0 0 "Design Software" 0 -1 1639063238714 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1639063238714 ""}  } {  } 0 175001 "The Fitter cannot place %1!s!." 0 0 "Design Software" 0 -1 1639063238714 ""}  } {  } 0 14986 "After placing as many components as possible, the following errors remain:" 0 0 "Design Software" 0 -1 1639063238714 ""}  } {  } 0 14996 "The Fitter failed to find a legal placement for all periphery components" 0 0 "Fitter" 0 -1 1639063238714 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:27 " "Fitter periphery placement operations ending: elapsed time is 00:00:27" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639063238719 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:39 " "Fitter preparation operations ending: elapsed time is 00:00:39" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639063238721 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639063242318 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "19 " "Following 19 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CONVST GND " "Pin ADC_CONVST has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ADC_CONVST } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCK GND " "Pin ADC_SCK has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ADC_SCK } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SDI GND " "Pin ADC_SDI has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ADC_SDI } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[0\] GND " "Pin ARDUINO_IO\[0\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[1\] GND " "Pin ARDUINO_IO\[1\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[2\] GND " "Pin ARDUINO_IO\[2\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[3\] GND " "Pin ARDUINO_IO\[3\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[4\] GND " "Pin ARDUINO_IO\[4\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[5\] GND " "Pin ARDUINO_IO\[5\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[6\] GND " "Pin ARDUINO_IO\[6\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[7\] GND " "Pin ARDUINO_IO\[7\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[8\] GND " "Pin ARDUINO_IO\[8\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[9\] GND " "Pin ARDUINO_IO\[9\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[10\] GND " "Pin ARDUINO_IO\[10\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[11\] GND " "Pin ARDUINO_IO\[11\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[12\] GND " "Pin ARDUINO_IO\[12\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[13\] GND " "Pin ARDUINO_IO\[13\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[14\] GND " "Pin ARDUINO_IO\[14\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[15\] GND " "Pin ARDUINO_IO\[15\] has GND driving its datain port" {  } { { "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/yehor/quartus17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/yehor/quartus17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "src/models/top.sv" "" { Text "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639063242370 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639063242370 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1639063242423 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5534 " "Peak virtual memory: 5534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639063242883 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 09 17:20:42 2021 " "Processing ended: Thu Dec 09 17:20:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639063242883 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639063242883 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639063242883 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639063242883 ""}
