

================================================================
== Vivado HLS Report for 'dense_large_rf_gt_ni_3'
================================================================
* Date:           Mon Mar  1 22:17:17 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.021|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  91059|  393459|  91059|  393459|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_product_fu_267  |product  |    4|    4|    4|    4|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-------+--------+----------+-----------+-----------+-------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-------+--------+----------+-----------+-----------+-------+----------+
        |- InitAccum  |     84|      84|         1|          -|          -|     84|    no    |
        |- ReuseLoop  |  90720|  393120| 36 ~ 156 |          -|          -|   2520|    no    |
        | + MultLoop  |     31|     150|        31|          -|          -| 1 ~ 4 |    no    |
        |- Result     |    252|     252|         3|          -|          -|     84|    no    |
        +-------------+-------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    290|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      1|    423|    465|
|Memory           |       15|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    282|
|Register         |        -|      -|    374|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       15|      2|    797|   1037|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       15|      3|      2|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |myproject_lshr_56s_6ns_56_2_1_U56         |myproject_lshr_56s_6ns_56_2_1         |        0|      0|  190|  192|
    |myproject_urem_14ns_13ns_14_18_seq_1_U55  |myproject_urem_14ns_13ns_14_18_seq_1  |        0|      0|  178|  105|
    |grp_product_fu_267                        |product                               |        0|      1|   55|  168|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                      |        0|      1|  423|  465|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------------+------------------------------------+-----------+
    |                Instance                |               Module               | Expression|
    +----------------------------------------+------------------------------------+-----------+
    |myproject_mul_mul_14ns_16ns_30_3_1_U57  |myproject_mul_mul_14ns_16ns_30_3_1  |  i0 * i1  |
    +----------------------------------------+------------------------------------+-----------+

    * Memory: 
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |             Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |acc_V_U    |dense_large_rf_gt_ni_3_acc_V    |        1|  0|   0|    84|   14|     1|         1176|
    |outidx4_U  |dense_large_rf_gt_ni_3_outidx4  |        2|  0|   0|  2520|    5|     1|        12600|
    |w14_V_U    |dense_large_rf_gt_ni_3_w14_V    |       12|  0|   0|  2520|   46|     1|       115920|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                                |       15|  0|   0|  5124|   65|     3|       129696|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |iacc_2_fu_284_p2       |     +    |      0|  0|  15|           7|           1|
    |im_2_fu_336_p2         |     +    |      0|  0|  12|           3|           1|
    |in_index_2_fu_497_p2   |     +    |      0|  0|  39|          32|           1|
    |ir_fu_305_p2           |     +    |      0|  0|  12|          12|           1|
    |ires_2_fu_521_p2       |     +    |      0|  0|  15|           7|           1|
    |out_index_2_fu_491_p2  |     +    |      0|  0|  15|           7|           5|
    |p_Val2_16_fu_442_p2    |     +    |      0|  0|  19|          14|          14|
    |ret_V_fu_428_p2        |     +    |      0|  0|  21|          15|          15|
    |w_index_2_fu_479_p2    |     +    |      0|  0|  19|          14|          12|
    |tmp_50_fu_394_p2       |     -    |      0|  0|  15|           6|           6|
    |overflow_fu_460_p2     |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_470_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond7_fu_278_p2    |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_299_p2     |   icmp   |      0|  0|  13|          12|          12|
    |tmp_56_fu_515_p2       |   icmp   |      0|  0|  11|           7|           7|
    |tmp_60_fu_485_p2       |   icmp   |      0|  0|  13|          14|          14|
    |tmp_61_fu_503_p2       |   icmp   |      0|  0|  18|          32|           7|
    |p_s_fu_508_p3          |  select  |      0|  0|  32|           1|           1|
    |brmerge9_fu_475_p2     |    xor   |      0|  0|   2|           1|           1|
    |tmp_21_fu_455_p2       |    xor   |      0|  0|   2|           1|           2|
    |tmp_59_fu_465_p2       |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 290|         195|         112|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |acc_V_address0      |   27|          5|    7|         35|
    |acc_V_d0            |   27|          5|   14|         70|
    |ap_NS_fsm           |  165|         37|    1|         37|
    |iacc_reg_191        |    9|          2|    7|         14|
    |im_reg_225          |    9|          2|    3|          6|
    |in_index_reg_213    |    9|          2|   32|         64|
    |ires_reg_256        |    9|          2|    7|         14|
    |out_index7_reg_236  |    9|          2|    7|         14|
    |w_index7_reg_246    |    9|          2|   14|         28|
    |w_index_reg_202     |    9|          2|   12|         24|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  282|         61|  104|        306|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |acc_V_addr_4_reg_639             |   7|   0|    7|          0|
    |ap_CS_fsm                        |  36|   0|   36|          0|
    |brmerge9_reg_677                 |   1|   0|    1|          0|
    |extLd_reg_579                    |  13|   0|   14|          1|
    |grp_product_fu_267_ap_start_reg  |   1|   0|    1|          0|
    |iacc_reg_191                     |   7|   0|    7|          0|
    |im_2_reg_588                     |   3|   0|    3|          0|
    |im_reg_225                       |   3|   0|    3|          0|
    |in_index_2_reg_694               |  32|   0|   32|          0|
    |in_index_reg_213                 |  32|   0|   32|          0|
    |ir_reg_554                       |  12|   0|   12|          0|
    |ires_2_reg_708                   |   7|   0|    7|          0|
    |ires_reg_256                     |   7|   0|    7|          0|
    |mul_reg_603                      |  30|   0|   30|          0|
    |out_index7_reg_236               |   7|   0|    7|          0|
    |out_index_reg_564                |   5|   0|    5|          0|
    |overflow_reg_669                 |   1|   0|    1|          0|
    |p_Result_10_reg_662              |   1|   0|    1|          0|
    |p_Result_s_reg_650               |   1|   0|    1|          0|
    |p_Val2_14_reg_644                |  14|   0|   14|          0|
    |p_Val2_16_reg_657                |  14|   0|   14|          0|
    |reg_273                          |  14|   0|   14|          0|
    |tmp_30_reg_598                   |  14|   0|   14|          0|
    |tmp_46_reg_584                   |   1|   0|    1|          0|
    |tmp_50_reg_619                   |   5|   0|    6|          1|
    |tmp_53_reg_634                   |  14|   0|   14|          0|
    |tmp_57_reg_713                   |   7|   0|   64|         57|
    |underflow_reg_673                |   1|   0|    1|          0|
    |w14_V_load_reg_614               |  46|   0|   46|          0|
    |w_index7_reg_246                 |  14|   0|   14|          0|
    |w_index_cast_reg_546             |  12|   0|   14|          2|
    |w_index_reg_202                  |  12|   0|   12|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 374|   0|  435|         61|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|data_V_address0  | out |    7|  ap_memory |         data_V         |     array    |
|data_V_ce0       | out |    1|  ap_memory |         data_V         |     array    |
|data_V_q0        |  in |   13|  ap_memory |         data_V         |     array    |
|res_V_address0   | out |    7|  ap_memory |          res_V         |     array    |
|res_V_ce0        | out |    1|  ap_memory |          res_V         |     array    |
|res_V_we0        | out |    1|  ap_memory |          res_V         |     array    |
|res_V_d0         | out |   14|  ap_memory |          res_V         |     array    |
+-----------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond7)
	3  / (exitcond7)
3 --> 
	4  / (!exitcond)
	34  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_46)
	32  / (tmp_46)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / (tmp_60) | (tmp_46)
	6  / (!tmp_46 & !tmp_60)
33 --> 
	3  / true
34 --> 
	35  / (!tmp_56)
35 --> 
	36  / true
36 --> 
	34  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%acc_V = alloca [84 x i14], align 2" [firmware/nnet_utils/nnet_dense_large.h:126]   --->   Operation 37 'alloca' 'acc_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%iacc = phi i7 [ %iacc_2, %0 ], [ 0, %.preheader76.preheader ]"   --->   Operation 39 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.48ns)   --->   "%exitcond7 = icmp eq i7 %iacc, -44" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 40 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.87ns)   --->   "%iacc_2 = add i7 %iacc, 1" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 42 'add' 'iacc_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader74.preheader, label %0" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 44 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = zext i7 %iacc to i64" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 45 'zext' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [84 x i14]* %acc_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 46 'getelementptr' 'acc_V_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.25ns)   --->   "store i14 0, i14* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 47 'store' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 48 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 49 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%w_index = phi i12 [ %ir, %.loopexit ], [ 0, %.preheader74.preheader ]"   --->   Operation 50 'phi' 'w_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%in_index = phi i32 [ %p_s, %.loopexit ], [ 0, %.preheader74.preheader ]" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 51 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%w_index_cast = zext i12 %w_index to i14" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 52 'zext' 'w_index_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.99ns)   --->   "%exitcond = icmp eq i12 %w_index, -1576" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 53 'icmp' 'exitcond' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2520, i64 2520, i64 2520)"   --->   Operation 54 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.54ns)   --->   "%ir = add i12 %w_index, 1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 55 'add' 'ir' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = zext i12 %w_index to i64" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 57 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%outidx4_addr = getelementptr [2520 x i5]* @outidx4, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 58 'getelementptr' 'outidx4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%out_index = load i5* %outidx4_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 59 'load' 'out_index' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 2520> <ROM>
ST_3 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 60 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%out_index = load i5* %outidx4_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 61 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 2520> <ROM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_55 = sext i32 %in_index to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 62 'sext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [120 x i13]* %data_V, i64 0, i64 %tmp_55" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 63 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%data_V_load = load i13* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 64 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 65 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 66 'specregionbegin' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%out_index_cast = zext i5 %out_index to i7" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 67 'zext' 'out_index_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%data_V_load = load i13* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 68 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%extLd = zext i13 %data_V_load to i14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 69 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 70 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.58>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%im = phi i3 [ 0, %1 ], [ %im_2, %7 ]"   --->   Operation 71 'phi' 'im' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%out_index7 = phi i7 [ %out_index_cast, %1 ], [ %out_index_2, %7 ]"   --->   Operation 72 'phi' 'out_index7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%w_index7 = phi i14 [ %w_index_cast, %1 ], [ %w_index_2, %7 ]"   --->   Operation 73 'phi' 'w_index7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %im, i32 2)" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 74 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)"   --->   Operation 75 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.65ns)   --->   "%im_2 = add i3 %im, 1" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 76 'add' 'im_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %tmp_46, label %.loopexit, label %_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [18/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 78 'urem' 'tmp_30' <Predicate = (!tmp_46)> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.58>
ST_7 : Operation 79 [17/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 79 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.58>
ST_8 : Operation 80 [16/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 80 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.58>
ST_9 : Operation 81 [15/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 81 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.58>
ST_10 : Operation 82 [14/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 82 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.58>
ST_11 : Operation 83 [13/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 83 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.58>
ST_12 : Operation 84 [12/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 84 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.58>
ST_13 : Operation 85 [11/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 85 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.58>
ST_14 : Operation 86 [10/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 86 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.58>
ST_15 : Operation 87 [9/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 87 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.58>
ST_16 : Operation 88 [8/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 88 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.58>
ST_17 : Operation 89 [7/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 89 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.58>
ST_18 : Operation 90 [6/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 90 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.58>
ST_19 : Operation 91 [5/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 91 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.58>
ST_20 : Operation 92 [4/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 92 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.58>
ST_21 : Operation 93 [3/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 93 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.89>
ST_22 : Operation 94 [2/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 94 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%zext_cast = zext i14 %w_index7 to i30" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 95 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul = mul i30 %zext_cast, 26631" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 96 'mul' 'mul' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 3.89>
ST_23 : Operation 97 [1/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 97 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 11> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 98 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul = mul i30 %zext_cast, 26631" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 98 'mul' 'mul' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 99 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul = mul i30 %zext_cast, 26631" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 99 'mul' 'mul' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_32 = zext i14 %tmp_30 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 100 'zext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%w14_V_addr = getelementptr [2520 x i46]* @w14_V, i64 0, i64 %tmp_32" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 101 'getelementptr' 'w14_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 102 [2/2] (3.25ns)   --->   "%w14_V_load = load i46* %w14_V_addr, align 8" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 102 'load' 'w14_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 2520> <ROM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 103 [1/2] (3.25ns)   --->   "%w14_V_load = load i46* %w14_V_addr, align 8" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 103 'load' 'w14_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 2520> <ROM>
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i30.i32.i32(i30 %mul, i32 26, i32 28)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 104 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_47 = call i2 @_ssdm_op_PartSelect.i2.i30.i32.i32(i30 %mul, i32 26, i32 27)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 105 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl8 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_6, i1 false)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 106 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_48 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_47, i4 0)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 107 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_49 = zext i4 %p_shl8 to i6" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 108 'zext' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 109 [1/1] (1.82ns)   --->   "%tmp_50 = sub i6 %tmp_48, %tmp_49" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 109 'sub' 'tmp_50' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.87>
ST_26 : Operation 110 [1/1] (0.00ns)   --->   "%w14_V_load_cast = sext i46 %w14_V_load to i56" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 110 'sext' 'w14_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_51 = zext i6 %tmp_50 to i56" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 111 'zext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 112 [2/2] (3.87ns)   --->   "%tmp_52 = lshr i56 %w14_V_load_cast, %tmp_51" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 112 'lshr' 'tmp_52' <Predicate = true> <Delay = 3.87> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.87>
ST_27 : Operation 113 [1/2] (3.87ns)   --->   "%tmp_52 = lshr i56 %w14_V_load_cast, %tmp_51" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 113 'lshr' 'tmp_52' <Predicate = true> <Delay = 3.87> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i56 %tmp_52 to i14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 114 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 3.89>
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_58 = zext i7 %out_index7 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 115 'zext' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 116 [2/2] (3.89ns)   --->   "%p_Val2_14 = call fastcc i14 @product(i14 %extLd, i14 %tmp_53)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 116 'call' 'p_Val2_14' <Predicate = true> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 117 [1/1] (0.00ns)   --->   "%acc_V_addr_4 = getelementptr [84 x i14]* %acc_V, i64 0, i64 %tmp_58" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 117 'getelementptr' 'acc_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 118 [2/2] (3.25ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 118 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>

State 29 <SV = 28> <Delay = 3.65>
ST_29 : Operation 119 [1/2] (3.65ns)   --->   "%p_Val2_14 = call fastcc i14 @product(i14 %extLd, i14 %tmp_53)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 119 'call' 'p_Val2_14' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 120 [1/2] (3.25ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 120 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>

State 30 <SV = 29> <Delay = 1.81>
ST_30 : Operation 121 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 121 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 122 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_14 to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 122 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 123 [1/1] (1.81ns)   --->   "%ret_V = add nsw i15 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 123 'add' 'ret_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 124 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 125 [1/1] (1.81ns)   --->   "%p_Val2_16 = add i14 %p_Val2_s, %p_Val2_14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 125 'add' 'p_Val2_16' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_16, i32 13)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 126 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 127 'specloopname' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 128 [1/1] (3.25ns)   --->   "store i14 %p_Val2_16, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_31 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_21 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 129 'xor' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %p_Result_10, %tmp_21" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 130 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_59 = xor i1 %p_Result_10, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 131 'xor' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp_59" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 132 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 133 [1/1] (0.97ns)   --->   "%brmerge9 = xor i1 %p_Result_s, %p_Result_10" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 133 'xor' 'brmerge9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %brmerge9, label %3, label %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %overflow, label %4, label %5" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 135 'br' <Predicate = (brmerge9)> <Delay = 0.00>
ST_31 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %underflow, label %6, label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 136 'br' <Predicate = (brmerge9 & !overflow)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 4.02>
ST_32 : Operation 137 [1/1] (3.25ns)   --->   "store i14 -8192, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 137 'store' <Predicate = (!tmp_46 & brmerge9 & !overflow & underflow)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_32 : Operation 138 [1/1] (0.00ns)   --->   "br label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 138 'br' <Predicate = (!tmp_46 & brmerge9 & !overflow & underflow)> <Delay = 0.00>
ST_32 : Operation 139 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 139 'br' <Predicate = (!tmp_46 & brmerge9 & !overflow)> <Delay = 0.00>
ST_32 : Operation 140 [1/1] (3.25ns)   --->   "store i14 8191, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 140 'store' <Predicate = (!tmp_46 & brmerge9 & overflow)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 141 'br' <Predicate = (!tmp_46 & brmerge9 & overflow)> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (1.81ns)   --->   "%w_index_2 = add i14 %w_index7, 2520" [firmware/nnet_utils/nnet_dense_large.h:162]   --->   Operation 142 'add' 'w_index_2' <Predicate = (!tmp_46)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 143 [1/1] (2.20ns)   --->   "%tmp_60 = icmp ugt i14 %w_index_2, -6305" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 143 'icmp' 'tmp_60' <Predicate = (!tmp_46)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %tmp_60, label %.loopexit, label %7" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 144 'br' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_32 : Operation 145 [1/1] (1.87ns)   --->   "%out_index_2 = add i7 %out_index7, 21" [firmware/nnet_utils/nnet_dense_large.h:164]   --->   Operation 145 'add' 'out_index_2' <Predicate = (!tmp_46 & !tmp_60)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 146 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 146 'br' <Predicate = (!tmp_46 & !tmp_60)> <Delay = 0.00>
ST_32 : Operation 147 [1/1] (2.55ns)   --->   "%in_index_2 = add nsw i32 %in_index, 1" [firmware/nnet_utils/nnet_dense_large.h:167]   --->   Operation 147 'add' 'in_index_2' <Predicate = (tmp_60) | (tmp_46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.17>
ST_33 : Operation 148 [1/1] (2.47ns)   --->   "%tmp_61 = icmp sgt i32 %in_index_2, 119" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 148 'icmp' 'tmp_61' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 149 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_61, i32 0, i32 %in_index_2" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 149 'select' 'p_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 150 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp_28)" [firmware/nnet_utils/nnet_dense_large.h:172]   --->   Operation 150 'specregionend' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 3> <Delay = 3.25>
ST_34 : Operation 152 [1/1] (0.00ns)   --->   "%ires = phi i7 [ %ires_2, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 152 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 153 [1/1] (1.48ns)   --->   "%tmp_56 = icmp eq i7 %ires, -44" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 153 'icmp' 'tmp_56' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 154 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 154 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 155 [1/1] (1.87ns)   --->   "%ires_2 = add i7 %ires, 1" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 155 'add' 'ires_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_56, label %9, label %8" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_57 = zext i7 %ires to i64" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 157 'zext' 'tmp_57' <Predicate = (!tmp_56)> <Delay = 0.00>
ST_34 : Operation 158 [1/1] (0.00ns)   --->   "%acc_V_addr_3 = getelementptr [84 x i14]* %acc_V, i64 0, i64 %tmp_57" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 158 'getelementptr' 'acc_V_addr_3' <Predicate = (!tmp_56)> <Delay = 0.00>
ST_34 : Operation 159 [2/2] (3.25ns)   --->   "%acc_V_load = load i14* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 159 'load' 'acc_V_load' <Predicate = (!tmp_56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_34 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_large.h:180]   --->   Operation 160 'ret' <Predicate = (tmp_56)> <Delay = 0.00>

State 35 <SV = 4> <Delay = 3.25>
ST_35 : Operation 161 [1/2] (3.25ns)   --->   "%acc_V_load = load i14* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 161 'load' 'acc_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>

State 36 <SV = 5> <Delay = 3.25>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [84 x i14]* %res_V, i64 0, i64 %tmp_57" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 163 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 164 [1/1] (3.25ns)   --->   "store i14 %acc_V_load, i14* %res_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 164 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outidx4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w14_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V           (alloca           ) [ 0011111111111111111111111111111111111]
StgValue_38     (br               ) [ 0110000000000000000000000000000000000]
iacc            (phi              ) [ 0010000000000000000000000000000000000]
exitcond7       (icmp             ) [ 0010000000000000000000000000000000000]
empty           (speclooptripcount) [ 0000000000000000000000000000000000000]
iacc_2          (add              ) [ 0110000000000000000000000000000000000]
StgValue_43     (br               ) [ 0000000000000000000000000000000000000]
StgValue_44     (specloopname     ) [ 0000000000000000000000000000000000000]
tmp             (zext             ) [ 0000000000000000000000000000000000000]
acc_V_addr      (getelementptr    ) [ 0000000000000000000000000000000000000]
StgValue_47     (store            ) [ 0000000000000000000000000000000000000]
StgValue_48     (br               ) [ 0110000000000000000000000000000000000]
StgValue_49     (br               ) [ 0011111111111111111111111111111111000]
w_index         (phi              ) [ 0001000000000000000000000000000000000]
in_index        (phi              ) [ 0001111111111111111111111111111110000]
w_index_cast    (zext             ) [ 0000111111111111111111111111111110000]
exitcond        (icmp             ) [ 0001111111111111111111111111111111000]
empty_49        (speclooptripcount) [ 0000000000000000000000000000000000000]
ir              (add              ) [ 0011111111111111111111111111111111000]
StgValue_56     (br               ) [ 0000000000000000000000000000000000000]
tmp_s           (zext             ) [ 0000000000000000000000000000000000000]
outidx4_addr    (getelementptr    ) [ 0000100000000000000000000000000000000]
StgValue_60     (br               ) [ 0001111111111111111111111111111111111]
out_index       (load             ) [ 0000010000000000000000000000000000000]
tmp_55          (sext             ) [ 0000000000000000000000000000000000000]
data_V_addr     (getelementptr    ) [ 0000010000000000000000000000000000000]
StgValue_65     (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_28          (specregionbegin  ) [ 0000001111111111111111111111111111000]
out_index_cast  (zext             ) [ 0001111111111111111111111111111111000]
data_V_load     (load             ) [ 0000000000000000000000000000000000000]
extLd           (zext             ) [ 0000001111111111111111111111111110000]
StgValue_70     (br               ) [ 0001111111111111111111111111111111000]
im              (phi              ) [ 0000001000000000000000000000000000000]
out_index7      (phi              ) [ 0000001111111111111111111111111110000]
w_index7        (phi              ) [ 0000001111111111111111111111111110000]
tmp_46          (bitselect        ) [ 0001111111111111111111111111111111000]
empty_50        (speclooptripcount) [ 0000000000000000000000000000000000000]
im_2            (add              ) [ 0001111111111111111111111111111111000]
StgValue_77     (br               ) [ 0000000000000000000000000000000000000]
zext_cast       (zext             ) [ 0000000000000000000000011000000000000]
tmp_30          (urem             ) [ 0000000000000000000000001000000000000]
mul             (mul              ) [ 0000000000000000000000000100000000000]
tmp_32          (zext             ) [ 0000000000000000000000000000000000000]
w14_V_addr      (getelementptr    ) [ 0000000000000000000000000100000000000]
w14_V_load      (load             ) [ 0000000000000000000000000010000000000]
tmp_6           (partselect       ) [ 0000000000000000000000000000000000000]
tmp_47          (partselect       ) [ 0000000000000000000000000000000000000]
p_shl8          (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_48          (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_49          (zext             ) [ 0000000000000000000000000000000000000]
tmp_50          (sub              ) [ 0000000000000000000000000010000000000]
w14_V_load_cast (sext             ) [ 0000000000000000000000000001000000000]
tmp_51          (zext             ) [ 0000000000000000000000000001000000000]
tmp_52          (lshr             ) [ 0000000000000000000000000000000000000]
tmp_53          (trunc            ) [ 0000000000000000000000000000110000000]
tmp_58          (zext             ) [ 0000000000000000000000000000000000000]
acc_V_addr_4    (getelementptr    ) [ 0001111000000000000000000000011111000]
p_Val2_14       (call             ) [ 0000000000000000000000000000001000000]
p_Val2_s        (load             ) [ 0000000000000000000000000000001000000]
lhs_V           (sext             ) [ 0000000000000000000000000000000000000]
rhs_V           (sext             ) [ 0000000000000000000000000000000000000]
ret_V           (add              ) [ 0000000000000000000000000000000000000]
p_Result_s      (bitselect        ) [ 0000000000000000000000000000000100000]
p_Val2_16       (add              ) [ 0000000000000000000000000000000100000]
p_Result_10     (bitselect        ) [ 0000000000000000000000000000000100000]
StgValue_127    (specloopname     ) [ 0000000000000000000000000000000000000]
StgValue_128    (store            ) [ 0000000000000000000000000000000000000]
tmp_21          (xor              ) [ 0000000000000000000000000000000000000]
overflow        (and              ) [ 0001111111111111111111111111111111000]
tmp_59          (xor              ) [ 0000000000000000000000000000000000000]
underflow       (and              ) [ 0001111000000000000000000000000011000]
brmerge9        (xor              ) [ 0001111111111111111111111111111111000]
StgValue_134    (br               ) [ 0000000000000000000000000000000000000]
StgValue_135    (br               ) [ 0000000000000000000000000000000000000]
StgValue_136    (br               ) [ 0000000000000000000000000000000000000]
StgValue_137    (store            ) [ 0000000000000000000000000000000000000]
StgValue_138    (br               ) [ 0000000000000000000000000000000000000]
StgValue_139    (br               ) [ 0000000000000000000000000000000000000]
StgValue_140    (store            ) [ 0000000000000000000000000000000000000]
StgValue_141    (br               ) [ 0000000000000000000000000000000000000]
w_index_2       (add              ) [ 0001111111111111111111111111111111000]
tmp_60          (icmp             ) [ 0001111111111111111111111111111111000]
StgValue_144    (br               ) [ 0000000000000000000000000000000000000]
out_index_2     (add              ) [ 0001111111111111111111111111111111000]
StgValue_146    (br               ) [ 0001111111111111111111111111111111000]
in_index_2      (add              ) [ 0000000000000000000000000000000001000]
tmp_61          (icmp             ) [ 0000000000000000000000000000000000000]
p_s             (select           ) [ 0011111111111111111111111111111111000]
empty_51        (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_151    (br               ) [ 0011111111111111111111111111111111000]
ires            (phi              ) [ 0000000000000000000000000000000000100]
tmp_56          (icmp             ) [ 0000000000000000000000000000000000111]
empty_52        (speclooptripcount) [ 0000000000000000000000000000000000000]
ires_2          (add              ) [ 0001000000000000000000000000000000111]
StgValue_156    (br               ) [ 0000000000000000000000000000000000000]
tmp_57          (zext             ) [ 0000000000000000000000000000000000011]
acc_V_addr_3    (getelementptr    ) [ 0000000000000000000000000000000000010]
StgValue_160    (ret              ) [ 0000000000000000000000000000000000000]
acc_V_load      (load             ) [ 0000000000000000000000000000000000001]
StgValue_162    (specloopname     ) [ 0000000000000000000000000000000000000]
res_V_addr      (getelementptr    ) [ 0000000000000000000000000000000000000]
StgValue_164    (store            ) [ 0000000000000000000000000000000000000]
StgValue_165    (br               ) [ 0001000000000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outidx4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w14_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w14_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="acc_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="acc_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="14" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_47/2 p_Val2_s/28 StgValue_128/31 StgValue_137/32 StgValue_140/32 acc_V_load/34 "/>
</bind>
</comp>

<comp id="123" class="1004" name="outidx4_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx4_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_load/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="w14_V_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="46" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="13" slack="0"/>
<pin id="153" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w14_V_addr/24 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="46" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w14_V_load/24 "/>
</bind>
</comp>

<comp id="162" class="1004" name="acc_V_addr_4_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_4/28 "/>
</bind>
</comp>

<comp id="171" class="1004" name="acc_V_addr_3_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_3/34 "/>
</bind>
</comp>

<comp id="178" class="1004" name="res_V_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="2"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_V_addr/36 "/>
</bind>
</comp>

<comp id="185" class="1004" name="StgValue_164_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="14" slack="1"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/36 "/>
</bind>
</comp>

<comp id="191" class="1005" name="iacc_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="1"/>
<pin id="193" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="iacc (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="iacc_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iacc/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="w_index_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="1"/>
<pin id="204" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="w_index (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="w_index_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="in_index_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="in_index_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="im_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="1"/>
<pin id="227" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="im (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="im_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="im/6 "/>
</bind>
</comp>

<comp id="236" class="1005" name="out_index7_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="22"/>
<pin id="238" dir="1" index="1" bw="7" slack="22"/>
</pin_list>
<bind>
<opset="out_index7 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="out_index7_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="7" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="7" slack="22"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_index7/6 "/>
</bind>
</comp>

<comp id="246" class="1005" name="w_index7_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="14" slack="1"/>
<pin id="248" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="w_index7 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="w_index7_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="3"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="14" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index7/6 "/>
</bind>
</comp>

<comp id="256" class="1005" name="ires_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="1"/>
<pin id="258" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ires (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="ires_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ires/34 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_product_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="0" index="1" bw="13" slack="23"/>
<pin id="270" dir="0" index="2" bw="14" slack="1"/>
<pin id="271" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_14/28 "/>
</bind>
</comp>

<comp id="273" class="1005" name="reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="14" slack="1"/>
<pin id="275" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s acc_V_load "/>
</bind>
</comp>

<comp id="278" class="1004" name="exitcond7_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="iacc_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iacc_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="w_index_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_index_cast/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="exitcond_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="0" index="1" bw="12" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="ir_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_55_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="out_index_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="1"/>
<pin id="323" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_index_cast/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="extLd_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="0"/>
<pin id="326" dir="1" index="1" bw="14" slack="23"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_46_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="im_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="im_2/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="14" slack="0"/>
<pin id="344" dir="0" index="1" bw="13" slack="0"/>
<pin id="345" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="14" slack="16"/>
<pin id="350" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/22 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_32_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="13" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/24 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_6_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="30" slack="1"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/25 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_47_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="0" index="1" bw="30" slack="1"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/25 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_shl8_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="3" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/25 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_48_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="2" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/25 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_49_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/25 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_50_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_50/25 "/>
</bind>
</comp>

<comp id="400" class="1004" name="w14_V_load_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="46" slack="1"/>
<pin id="402" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="w14_V_load_cast/26 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_51_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="1"/>
<pin id="405" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51/26 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="46" slack="0"/>
<pin id="408" dir="0" index="1" bw="6" slack="0"/>
<pin id="409" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_52/26 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_53_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="56" slack="0"/>
<pin id="414" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/27 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_58_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="22"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58/28 "/>
</bind>
</comp>

<comp id="421" class="1004" name="lhs_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="14" slack="1"/>
<pin id="423" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/30 "/>
</bind>
</comp>

<comp id="425" class="1004" name="rhs_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="1"/>
<pin id="427" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/30 "/>
</bind>
</comp>

<comp id="428" class="1004" name="ret_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="14" slack="0"/>
<pin id="430" dir="0" index="1" bw="14" slack="0"/>
<pin id="431" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/30 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Result_s_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="15" slack="0"/>
<pin id="437" dir="0" index="2" bw="5" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/30 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Val2_16_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="14" slack="1"/>
<pin id="444" dir="0" index="1" bw="14" slack="1"/>
<pin id="445" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_16/30 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_Result_10_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="14" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/30 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_21_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_21/31 "/>
</bind>
</comp>

<comp id="460" class="1004" name="overflow_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/31 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_59_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_59/31 "/>
</bind>
</comp>

<comp id="470" class="1004" name="underflow_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/31 "/>
</bind>
</comp>

<comp id="475" class="1004" name="brmerge9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="1" slack="1"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge9/31 "/>
</bind>
</comp>

<comp id="479" class="1004" name="w_index_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="26"/>
<pin id="481" dir="0" index="1" bw="13" slack="0"/>
<pin id="482" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index_2/32 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_60_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="14" slack="0"/>
<pin id="487" dir="0" index="1" bw="14" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_60/32 "/>
</bind>
</comp>

<comp id="491" class="1004" name="out_index_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="26"/>
<pin id="493" dir="0" index="1" bw="6" slack="0"/>
<pin id="494" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_index_2/32 "/>
</bind>
</comp>

<comp id="497" class="1004" name="in_index_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="29"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index_2/32 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_61_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_61/33 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_s_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="32" slack="1"/>
<pin id="512" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/33 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_56_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="0" index="1" bw="7" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_56/34 "/>
</bind>
</comp>

<comp id="521" class="1004" name="ires_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ires_2/34 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_57_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/34 "/>
</bind>
</comp>

<comp id="532" class="1007" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="14" slack="0"/>
<pin id="534" dir="0" index="1" bw="30" slack="0"/>
<pin id="535" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/22 "/>
</bind>
</comp>

<comp id="541" class="1005" name="iacc_2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="0"/>
<pin id="543" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="iacc_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="w_index_cast_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="14" slack="3"/>
<pin id="548" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="w_index_cast "/>
</bind>
</comp>

<comp id="554" class="1005" name="ir_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="0"/>
<pin id="556" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="559" class="1005" name="outidx4_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="12" slack="1"/>
<pin id="561" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outidx4_addr "/>
</bind>
</comp>

<comp id="564" class="1005" name="out_index_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="1"/>
<pin id="566" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="569" class="1005" name="data_V_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="1"/>
<pin id="571" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="out_index_cast_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="1"/>
<pin id="576" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_index_cast "/>
</bind>
</comp>

<comp id="579" class="1005" name="extLd_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="14" slack="23"/>
<pin id="581" dir="1" index="1" bw="14" slack="23"/>
</pin_list>
<bind>
<opset="extLd "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_46_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="26"/>
<pin id="586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="588" class="1005" name="im_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="im_2 "/>
</bind>
</comp>

<comp id="593" class="1005" name="zext_cast_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="30" slack="1"/>
<pin id="595" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_30_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="1"/>
<pin id="600" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="603" class="1005" name="mul_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="30" slack="1"/>
<pin id="605" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="609" class="1005" name="w14_V_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="12" slack="1"/>
<pin id="611" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="w14_V_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="w14_V_load_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="46" slack="1"/>
<pin id="616" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="w14_V_load "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_50_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="1"/>
<pin id="621" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="624" class="1005" name="w14_V_load_cast_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="56" slack="1"/>
<pin id="626" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="w14_V_load_cast "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_51_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="56" slack="1"/>
<pin id="631" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_53_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="14" slack="1"/>
<pin id="636" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="639" class="1005" name="acc_V_addr_4_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="1"/>
<pin id="641" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_4 "/>
</bind>
</comp>

<comp id="644" class="1005" name="p_Val2_14_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="14" slack="1"/>
<pin id="646" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 "/>
</bind>
</comp>

<comp id="650" class="1005" name="p_Result_s_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="657" class="1005" name="p_Val2_16_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="14" slack="1"/>
<pin id="659" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="662" class="1005" name="p_Result_10_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="669" class="1005" name="overflow_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="overflow "/>
</bind>
</comp>

<comp id="673" class="1005" name="underflow_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="677" class="1005" name="brmerge9_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge9 "/>
</bind>
</comp>

<comp id="681" class="1005" name="w_index_2_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="14" slack="1"/>
<pin id="683" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_index_2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="out_index_2_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="7" slack="1"/>
<pin id="691" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_index_2 "/>
</bind>
</comp>

<comp id="694" class="1005" name="in_index_2_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_2 "/>
</bind>
</comp>

<comp id="700" class="1005" name="p_s_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="708" class="1005" name="ires_2_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="0"/>
<pin id="710" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ires_2 "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_57_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="2"/>
<pin id="715" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="718" class="1005" name="acc_V_addr_3_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="7" slack="1"/>
<pin id="720" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="162" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="169"><net_src comp="90" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="170"><net_src comp="92" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="171" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="245"><net_src comp="239" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="255"><net_src comp="249" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="76" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="116" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="282"><net_src comp="195" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="195" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="195" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="298"><net_src comp="206" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="206" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="206" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="206" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="319"><net_src comp="213" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="327"><net_src comp="143" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="229" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="229" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="249" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="246" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="362"><net_src comp="58" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="60" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="373"><net_src comp="66" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="379"><net_src comp="68" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="356" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="72" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="365" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="74" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="374" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="382" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="236" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="424"><net_src comp="273" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="421" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="78" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="80" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="273" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="82" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="84" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="88" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="88" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="483"><net_src comp="246" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="54" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="94" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="236" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="96" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="213" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="98" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="100" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="30" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="260" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="12" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="260" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="18" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="260" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="536"><net_src comp="348" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="56" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="284" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="549"><net_src comp="295" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="557"><net_src comp="305" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="562"><net_src comp="123" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="567"><net_src comp="130" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="572"><net_src comp="136" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="577"><net_src comp="321" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="582"><net_src comp="324" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="587"><net_src comp="328" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="336" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="596"><net_src comp="348" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="601"><net_src comp="342" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="606"><net_src comp="532" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="612"><net_src comp="149" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="617"><net_src comp="156" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="622"><net_src comp="394" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="627"><net_src comp="400" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="632"><net_src comp="403" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="637"><net_src comp="412" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="642"><net_src comp="162" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="647"><net_src comp="267" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="653"><net_src comp="434" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="660"><net_src comp="442" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="665"><net_src comp="447" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="672"><net_src comp="460" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="470" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="475" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="479" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="692"><net_src comp="491" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="697"><net_src comp="497" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="703"><net_src comp="508" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="711"><net_src comp="521" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="716"><net_src comp="527" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="721"><net_src comp="171" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V | {}
	Port: res_V | {36 }
	Port: outidx4 | {}
	Port: w14_V | {}
 - Input state : 
	Port: dense_large_rf_gt_ni.3 : data_V | {4 5 }
	Port: dense_large_rf_gt_ni.3 : res_V | {}
	Port: dense_large_rf_gt_ni.3 : outidx4 | {3 4 }
	Port: dense_large_rf_gt_ni.3 : w14_V | {24 25 }
  - Chain level:
	State 1
	State 2
		exitcond7 : 1
		iacc_2 : 1
		StgValue_43 : 2
		tmp : 1
		acc_V_addr : 2
		StgValue_47 : 3
	State 3
		w_index_cast : 1
		exitcond : 1
		ir : 1
		StgValue_56 : 2
		tmp_s : 1
		outidx4_addr : 2
		out_index : 3
	State 4
		data_V_addr : 1
		data_V_load : 2
	State 5
		extLd : 1
	State 6
		tmp_46 : 1
		im_2 : 1
		StgValue_77 : 2
		tmp_30 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		mul : 1
	State 23
	State 24
		w14_V_addr : 1
		w14_V_load : 2
	State 25
		p_shl8 : 1
		tmp_48 : 1
		tmp_49 : 2
		tmp_50 : 3
	State 26
		tmp_52 : 1
	State 27
		tmp_53 : 1
	State 28
		acc_V_addr_4 : 1
		p_Val2_s : 2
	State 29
	State 30
		ret_V : 1
		p_Result_s : 2
		p_Result_10 : 1
	State 31
	State 32
		tmp_60 : 1
		StgValue_144 : 2
	State 33
		p_s : 1
	State 34
		tmp_56 : 1
		ires_2 : 1
		StgValue_156 : 2
		tmp_57 : 1
		acc_V_addr_3 : 2
		acc_V_load : 3
	State 35
	State 36
		StgValue_164 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   lshr   |       grp_fu_406       |    0    |    0    |   190   |   192   |
|----------|------------------------|---------|---------|---------|---------|
|   urem   |       grp_fu_342       |    0    |    0    |   178   |   105   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |   grp_product_fu_267   |    1    |  3.538  |   106   |   152   |
|----------|------------------------|---------|---------|---------|---------|
|          |      iacc_2_fu_284     |    0    |    0    |    0    |    15   |
|          |        ir_fu_305       |    0    |    0    |    0    |    12   |
|          |       im_2_fu_336      |    0    |    0    |    0    |    12   |
|          |      ret_V_fu_428      |    0    |    0    |    0    |    19   |
|    add   |    p_Val2_16_fu_442    |    0    |    0    |    0    |    19   |
|          |    w_index_2_fu_479    |    0    |    0    |    0    |    19   |
|          |   out_index_2_fu_491   |    0    |    0    |    0    |    15   |
|          |    in_index_2_fu_497   |    0    |    0    |    0    |    39   |
|          |      ires_2_fu_521     |    0    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|---------|
|          |    exitcond7_fu_278    |    0    |    0    |    0    |    11   |
|          |     exitcond_fu_299    |    0    |    0    |    0    |    13   |
|   icmp   |      tmp_60_fu_485     |    0    |    0    |    0    |    13   |
|          |      tmp_61_fu_503     |    0    |    0    |    0    |    18   |
|          |      tmp_56_fu_515     |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|  select  |       p_s_fu_508       |    0    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|---------|
|    sub   |      tmp_50_fu_394     |    0    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_21_fu_455     |    0    |    0    |    0    |    2    |
|    xor   |      tmp_59_fu_465     |    0    |    0    |    0    |    2    |
|          |     brmerge9_fu_475    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|    and   |     overflow_fu_460    |    0    |    0    |    0    |    2    |
|          |    underflow_fu_470    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|    mul   |       grp_fu_532       |    1    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |       tmp_fu_290       |    0    |    0    |    0    |    0    |
|          |   w_index_cast_fu_295  |    0    |    0    |    0    |    0    |
|          |      tmp_s_fu_311      |    0    |    0    |    0    |    0    |
|          |  out_index_cast_fu_321 |    0    |    0    |    0    |    0    |
|          |      extLd_fu_324      |    0    |    0    |    0    |    0    |
|   zext   |    zext_cast_fu_348    |    0    |    0    |    0    |    0    |
|          |      tmp_32_fu_352     |    0    |    0    |    0    |    0    |
|          |      tmp_49_fu_390     |    0    |    0    |    0    |    0    |
|          |      tmp_51_fu_403     |    0    |    0    |    0    |    0    |
|          |      tmp_58_fu_416     |    0    |    0    |    0    |    0    |
|          |      tmp_57_fu_527     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_55_fu_316     |    0    |    0    |    0    |    0    |
|   sext   | w14_V_load_cast_fu_400 |    0    |    0    |    0    |    0    |
|          |      lhs_V_fu_421      |    0    |    0    |    0    |    0    |
|          |      rhs_V_fu_425      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_46_fu_328     |    0    |    0    |    0    |    0    |
| bitselect|    p_Result_s_fu_434   |    0    |    0    |    0    |    0    |
|          |   p_Result_10_fu_447   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|partselect|      tmp_6_fu_356      |    0    |    0    |    0    |    0    |
|          |      tmp_47_fu_365     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|bitconcatenate|      p_shl8_fu_374     |    0    |    0    |    0    |    0    |
|          |      tmp_48_fu_382     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   trunc  |      tmp_53_fu_412     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    2    |  3.538  |   474   |   737   |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|acc_V|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  acc_V_addr_3_reg_718 |    7   |
|  acc_V_addr_4_reg_639 |    7   |
|    brmerge9_reg_677   |    1   |
|  data_V_addr_reg_569  |    7   |
|     extLd_reg_579     |   14   |
|     iacc_2_reg_541    |    7   |
|      iacc_reg_191     |    7   |
|      im_2_reg_588     |    3   |
|       im_reg_225      |    3   |
|   in_index_2_reg_694  |   32   |
|    in_index_reg_213   |   32   |
|       ir_reg_554      |   12   |
|     ires_2_reg_708    |    7   |
|      ires_reg_256     |    7   |
|      mul_reg_603      |   30   |
|   out_index7_reg_236  |    7   |
|  out_index_2_reg_689  |    7   |
| out_index_cast_reg_574|    7   |
|   out_index_reg_564   |    5   |
|  outidx4_addr_reg_559 |   12   |
|    overflow_reg_669   |    1   |
|  p_Result_10_reg_662  |    1   |
|   p_Result_s_reg_650  |    1   |
|   p_Val2_14_reg_644   |   14   |
|   p_Val2_16_reg_657   |   14   |
|      p_s_reg_700      |   32   |
|        reg_273        |   14   |
|     tmp_30_reg_598    |   14   |
|     tmp_46_reg_584    |    1   |
|     tmp_50_reg_619    |    6   |
|     tmp_51_reg_629    |   56   |
|     tmp_53_reg_634    |   14   |
|     tmp_57_reg_713    |   64   |
|   underflow_reg_673   |    1   |
|   w14_V_addr_reg_609  |   12   |
|w14_V_load_cast_reg_624|   56   |
|   w14_V_load_reg_614  |   46   |
|    w_index7_reg_246   |   14   |
|   w_index_2_reg_681   |   14   |
|  w_index_cast_reg_546 |   14   |
|    w_index_reg_202    |   12   |
|   zext_cast_reg_593   |   30   |
+-----------------------+--------+
|         Total         |   645  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   5  |   7  |   35   ||    27   |
| grp_access_fu_116 |  p1  |   4  |  14  |   56   ||    9    |
| grp_access_fu_130 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_156 |  p0  |   2  |  12  |   24   ||    9    |
|  in_index_reg_213 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_406    |  p0  |   2  |  46  |   92   ||    9    |
|     grp_fu_406    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_532    |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   349  || 16.1498 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    3   |   474  |   737  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   99   |
|  Register |    -   |    -   |    -   |   645  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   19   |  1119  |   836  |
+-----------+--------+--------+--------+--------+--------+
