{
  "main": {
    "id": "2a993eb96d1c2e5e",
    "type": "split",
    "children": [
      {
        "id": "4523d2190f68fc90",
        "type": "leaf",
        "state": {
          "type": "markdown",
          "state": {
            "file": "cs151/verilog/Syntax.md",
            "mode": "source",
            "source": false
          }
        }
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "06eb458f34ff37e6",
    "type": "split",
    "children": [
      {
        "id": "b1c7543a454a8db3",
        "type": "tabs",
        "children": [
          {
            "id": "6a6c573de44e8b21",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {}
            }
          },
          {
            "id": "adc8f8747ed05bef",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "efficent",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "afa50afb155a9e3b",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 308
  },
  "right": {
    "id": "5bd98033d7e22183",
    "type": "split",
    "children": [
      {
        "id": "429e186fdf7d6825",
        "type": "tabs",
        "children": [
          {
            "id": "df13022bcd4eed19",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "cs151/verilog/Syntax.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "2b7611de1b4ef84f",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "cs151/verilog/Syntax.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "935a1df4d344a620",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "aa84206db102c031",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "cs151/verilog/Syntax.md"
              }
            }
          },
          {
            "id": "e22a8dabc0acede8",
            "type": "leaf",
            "state": {
              "type": "git-view",
              "state": {}
            }
          }
        ],
        "currentTab": 4
      }
    ],
    "direction": "horizontal",
    "width": 200.5,
    "collapsed": true
  },
  "active": "4523d2190f68fc90",
  "lastOpenFiles": [
    "cs151/CL/LEC05.md",
    "Source Code.md",
    "cs151/verilog/Syntax.md",
    "cs61c/Pointers,Arrays,Memory/image/Pasted image 20220929174327.png",
    "cs61c/Pointers,Arrays,Memory/image/Pasted image 20220929175156.png",
    "cs61c/Intro to Digital Systems/SDS.md",
    "cs61c/Intro to Digital Systems/Lec10 (combinational).md",
    "cs61c/Intro to Digital Systems/SDS.pdf",
    "cs61c/Intro to Digital Systems/Lec10 (combinational).pdf",
    "cs61c/Pointers,Arrays,Memory/lec03.md"
  ]
}