Search bar -- enable partial reconfiguration
Add verilog file directly to hierachy 
Right click to Add module to clock design
Integrate
Regenerate top level wrapper -- this will add it to hierachy properly


open post synth design -- this is the static region

enable PR specific processing set_property HD.RECONFIGURABLE true [get_cells system_i/FILTER_ENGINE

