{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 15:47:59 2010 " "Info: Processing started: Tue Jul 20 15:47:59 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rabbit_2_FPGA_2_DDS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rabbit_2_FPGA_2_DDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rabbit_2_FPGA_2_DDS " "Info: Found entity 1: Rabbit_2_FPGA_2_DDS" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_2_DDS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file out_2_DDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_2_DDS " "Info: Found entity 1: out_2_DDS" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reader.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 reader " "Info: Found entity 1: reader" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rabbit_2_FPGA_2_DDS " "Info: Elaborating entity \"Rabbit_2_FPGA_2_DDS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_2_DDS out_2_DDS:outing_2_DDS " "Info: Elaborating entity \"out_2_DDS\" for hierarchy \"out_2_DDS:outing_2_DDS\"" {  } { { "Rabbit_2_FPGA_2_DDS.v" "outing_2_DDS" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reader reader:reading " "Info: Elaborating entity \"reader\" for hierarchy \"reader:reading\"" {  } { { "Rabbit_2_FPGA_2_DDS.v" "reading" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_2_DDS\|DR_HOLD_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_2_DDS\|DR_HOLD_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 18 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_2_DDS\|OSK_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_2_DDS\|OSK_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 19 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_2_DDS\|CSB_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_2_DDS\|CSB_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 16 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "out_2_DDS:outing_2_DDS\|sweep_end_flag out_2_DDS:outing_2_DDS\|init_end_flag " "Info: Duplicate register \"out_2_DDS:outing_2_DDS\|sweep_end_flag\" merged to single register \"out_2_DDS:outing_2_DDS\|init_end_flag\"" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 30 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[0\] reader:reading\|M\[0\] " "Info: Duplicate register \"reader:reading\|N\[0\]\" merged to single register \"reader:reading\|M\[0\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[1\] reader:reading\|M\[1\] " "Info: Duplicate register \"reader:reading\|N\[1\]\" merged to single register \"reader:reading\|M\[1\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[2\] reader:reading\|M\[2\] " "Info: Duplicate register \"reader:reading\|N\[2\]\" merged to single register \"reader:reading\|M\[2\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[3\] reader:reading\|M\[3\] " "Info: Duplicate register \"reader:reading\|N\[3\]\" merged to single register \"reader:reading\|M\[3\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[4\] reader:reading\|M\[4\] " "Info: Duplicate register \"reader:reading\|N\[4\]\" merged to single register \"reader:reading\|M\[4\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[5\] reader:reading\|M\[5\] " "Info: Duplicate register \"reader:reading\|N\[5\]\" merged to single register \"reader:reading\|M\[5\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[6\] reader:reading\|M\[6\] " "Info: Duplicate register \"reader:reading\|N\[6\]\" merged to single register \"reader:reading\|M\[6\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[7\] reader:reading\|M\[7\] " "Info: Duplicate register \"reader:reading\|N\[7\]\" merged to single register \"reader:reading\|M\[7\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[8\] reader:reading\|M\[8\] " "Info: Duplicate register \"reader:reading\|N\[8\]\" merged to single register \"reader:reading\|M\[8\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[9\] reader:reading\|M\[9\] " "Info: Duplicate register \"reader:reading\|N\[9\]\" merged to single register \"reader:reading\|M\[9\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[10\] reader:reading\|M\[10\] " "Info: Duplicate register \"reader:reading\|N\[10\]\" merged to single register \"reader:reading\|M\[10\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[11\] reader:reading\|M\[11\] " "Info: Duplicate register \"reader:reading\|N\[11\]\" merged to single register \"reader:reading\|M\[11\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[12\] reader:reading\|M\[12\] " "Info: Duplicate register \"reader:reading\|N\[12\]\" merged to single register \"reader:reading\|M\[12\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[13\] reader:reading\|M\[13\] " "Info: Duplicate register \"reader:reading\|N\[13\]\" merged to single register \"reader:reading\|M\[13\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[14\] reader:reading\|M\[14\] " "Info: Duplicate register \"reader:reading\|N\[14\]\" merged to single register \"reader:reading\|M\[14\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[15\] reader:reading\|M\[15\] " "Info: Duplicate register \"reader:reading\|N\[15\]\" merged to single register \"reader:reading\|M\[15\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[16\] reader:reading\|M\[16\] " "Info: Duplicate register \"reader:reading\|N\[16\]\" merged to single register \"reader:reading\|M\[16\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[17\] reader:reading\|M\[17\] " "Info: Duplicate register \"reader:reading\|N\[17\]\" merged to single register \"reader:reading\|M\[17\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[18\] reader:reading\|M\[18\] " "Info: Duplicate register \"reader:reading\|N\[18\]\" merged to single register \"reader:reading\|M\[18\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[19\] reader:reading\|M\[19\] " "Info: Duplicate register \"reader:reading\|N\[19\]\" merged to single register \"reader:reading\|M\[19\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[20\] reader:reading\|M\[20\] " "Info: Duplicate register \"reader:reading\|N\[20\]\" merged to single register \"reader:reading\|M\[20\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[21\] reader:reading\|M\[21\] " "Info: Duplicate register \"reader:reading\|N\[21\]\" merged to single register \"reader:reading\|M\[21\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[22\] reader:reading\|M\[22\] " "Info: Duplicate register \"reader:reading\|N\[22\]\" merged to single register \"reader:reading\|M\[22\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[23\] reader:reading\|M\[23\] " "Info: Duplicate register \"reader:reading\|N\[23\]\" merged to single register \"reader:reading\|M\[23\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[24\] reader:reading\|M\[24\] " "Info: Duplicate register \"reader:reading\|N\[24\]\" merged to single register \"reader:reading\|M\[24\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[25\] reader:reading\|M\[25\] " "Info: Duplicate register \"reader:reading\|N\[25\]\" merged to single register \"reader:reading\|M\[25\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[26\] reader:reading\|M\[26\] " "Info: Duplicate register \"reader:reading\|N\[26\]\" merged to single register \"reader:reading\|M\[26\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[27\] reader:reading\|M\[27\] " "Info: Duplicate register \"reader:reading\|N\[27\]\" merged to single register \"reader:reading\|M\[27\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[28\] reader:reading\|M\[28\] " "Info: Duplicate register \"reader:reading\|N\[28\]\" merged to single register \"reader:reading\|M\[28\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[29\] reader:reading\|M\[29\] " "Info: Duplicate register \"reader:reading\|N\[29\]\" merged to single register \"reader:reading\|M\[29\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[30\] reader:reading\|M\[30\] " "Info: Duplicate register \"reader:reading\|N\[30\]\" merged to single register \"reader:reading\|M\[30\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[31\] reader:reading\|M\[31\] " "Info: Duplicate register \"reader:reading\|N\[31\]\" merged to single register \"reader:reading\|M\[31\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CSB GND " "Warning: Pin \"CSB\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 15 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DR_HOLD GND " "Warning: Pin \"DR_HOLD\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 17 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OSK GND " "Warning: Pin \"OSK\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 18 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 23 " "Info: 23 registers lost all their fanouts during netlist optimizations. The first 23 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[9\] " "Info: Register \"outing_2_DDS/N\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[10\] " "Info: Register \"outing_2_DDS/N\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[11\] " "Info: Register \"outing_2_DDS/N\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[12\] " "Info: Register \"outing_2_DDS/N\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[13\] " "Info: Register \"outing_2_DDS/N\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[14\] " "Info: Register \"outing_2_DDS/N\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[15\] " "Info: Register \"outing_2_DDS/N\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[16\] " "Info: Register \"outing_2_DDS/N\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[17\] " "Info: Register \"outing_2_DDS/N\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[18\] " "Info: Register \"outing_2_DDS/N\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[19\] " "Info: Register \"outing_2_DDS/N\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[20\] " "Info: Register \"outing_2_DDS/N\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[21\] " "Info: Register \"outing_2_DDS/N\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[22\] " "Info: Register \"outing_2_DDS/N\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[23\] " "Info: Register \"outing_2_DDS/N\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[24\] " "Info: Register \"outing_2_DDS/N\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[25\] " "Info: Register \"outing_2_DDS/N\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[26\] " "Info: Register \"outing_2_DDS/N\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[27\] " "Info: Register \"outing_2_DDS/N\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[28\] " "Info: Register \"outing_2_DDS/N\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[29\] " "Info: Register \"outing_2_DDS/N\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[30\] " "Info: Register \"outing_2_DDS/N\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[31\] " "Info: Register \"outing_2_DDS/N\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "901 " "Info: Implemented 901 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "886 " "Info: Implemented 886 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Allocated 146 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 15:48:11 2010 " "Info: Processing ended: Tue Jul 20 15:48:11 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 15:48:11 2010 " "Info: Processing started: Tue Jul 20 15:48:11 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Rabbit_2_FPGA_2_DDS EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Rabbit_2_FPGA_2_DDS\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "1228 Top " "Info: Previous placement does not exist for 1228 of 1228 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ten_MHz_ext (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node ten_MHz_ext (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.552 ns register register " "Info: Estimated most critical path is register to register delay of 8.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_2_DDS\|N\[0\] 1 REG LAB_X43_Y18 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X43_Y18; Fanout = 38; REG Node = 'out_2_DDS:outing_2_DDS\|N\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_2_DDS|N[0] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.275 ns) 0.813 ns out_2_DDS:outing_2_DDS\|Mux0~1001 2 COMB LAB_X42_Y18 1 " "Info: 2: + IC(0.538 ns) + CELL(0.275 ns) = 0.813 ns; Loc. = LAB_X42_Y18; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|Mux0~1001'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { out_2_DDS:outing_2_DDS|N[0] out_2_DDS:outing_2_DDS|Mux0~1001 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 1.374 ns out_2_DDS:outing_2_DDS\|Mux0~1002 3 COMB LAB_X42_Y18 1 " "Info: 3: + IC(0.290 ns) + CELL(0.271 ns) = 1.374 ns; Loc. = LAB_X42_Y18; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|Mux0~1002'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { out_2_DDS:outing_2_DDS|Mux0~1001 out_2_DDS:outing_2_DDS|Mux0~1002 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.419 ns) 2.424 ns out_2_DDS:outing_2_DDS\|Mux0~1005 4 COMB LAB_X42_Y20 1 " "Info: 4: + IC(0.631 ns) + CELL(0.419 ns) = 2.424 ns; Loc. = LAB_X42_Y20; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|Mux0~1005'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { out_2_DDS:outing_2_DDS|Mux0~1002 out_2_DDS:outing_2_DDS|Mux0~1005 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.271 ns) 3.461 ns out_2_DDS:outing_2_DDS\|Mux0~1008 5 COMB LAB_X43_Y19 1 " "Info: 5: + IC(0.766 ns) + CELL(0.271 ns) = 3.461 ns; Loc. = LAB_X43_Y19; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|Mux0~1008'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { out_2_DDS:outing_2_DDS|Mux0~1005 out_2_DDS:outing_2_DDS|Mux0~1008 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.419 ns) 4.755 ns out_2_DDS:outing_2_DDS\|Mux0~1019 6 COMB LAB_X37_Y19 1 " "Info: 6: + IC(0.875 ns) + CELL(0.419 ns) = 4.755 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|Mux0~1019'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { out_2_DDS:outing_2_DDS|Mux0~1008 out_2_DDS:outing_2_DDS|Mux0~1019 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 5.316 ns out_2_DDS:outing_2_DDS\|Mux0~1030 7 COMB LAB_X37_Y19 1 " "Info: 7: + IC(0.290 ns) + CELL(0.271 ns) = 5.316 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|Mux0~1030'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { out_2_DDS:outing_2_DDS|Mux0~1019 out_2_DDS:outing_2_DDS|Mux0~1030 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 5.881 ns out_2_DDS:outing_2_DDS\|SDIO_0~330 8 COMB LAB_X37_Y19 1 " "Info: 8: + IC(0.290 ns) + CELL(0.275 ns) = 5.881 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|SDIO_0~330'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { out_2_DDS:outing_2_DDS|Mux0~1030 out_2_DDS:outing_2_DDS|SDIO_0~330 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.275 ns) 7.463 ns out_2_DDS:outing_2_DDS\|SDIO_0~331 9 COMB LAB_X44_Y18 1 " "Info: 9: + IC(1.307 ns) + CELL(0.275 ns) = 7.463 ns; Loc. = LAB_X44_Y18; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|SDIO_0~331'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { out_2_DDS:outing_2_DDS|SDIO_0~330 out_2_DDS:outing_2_DDS|SDIO_0~331 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.366 ns) 8.552 ns out_2_DDS:outing_2_DDS\|SDIO_0 10 REG LAB_X44_Y17 3 " "Info: 10: + IC(0.723 ns) + CELL(0.366 ns) = 8.552 ns; Loc. = LAB_X44_Y17; Fanout = 3; REG Node = 'out_2_DDS:outing_2_DDS\|SDIO_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.842 ns ( 33.23 % ) " "Info: Total cell delay = 2.842 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.710 ns ( 66.77 % ) " "Info: Total interconnect delay = 5.710 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.552 ns" { out_2_DDS:outing_2_DDS|N[0] out_2_DDS:outing_2_DDS|Mux0~1001 out_2_DDS:outing_2_DDS|Mux0~1002 out_2_DDS:outing_2_DDS|Mux0~1005 out_2_DDS:outing_2_DDS|Mux0~1008 out_2_DDS:outing_2_DDS|Mux0~1019 out_2_DDS:outing_2_DDS|Mux0~1030 out_2_DDS:outing_2_DDS|SDIO_0~330 out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 5 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 5%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X33_Y12 X43_Y23 " "Info: The peak interconnect region extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDIO 0 " "Info: Pin \"SDIO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCLK 0 " "Info: Pin \"SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_CTL 0 " "Info: Pin \"DR_CTL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_UPDATE 0 " "Info: Pin \"IO_UPDATE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_RESET 0 " "Info: Pin \"IO_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CSB 0 " "Info: Pin \"CSB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trigger 0 " "Info: Pin \"trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_HOLD 0 " "Info: Pin \"DR_HOLD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OSK 0 " "Info: Pin \"OSK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CSB GND " "Info: Pin CSB has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CSB" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CSB } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CSB } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DR_HOLD GND " "Info: Pin DR_HOLD has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 17 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DR_HOLD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_HOLD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_HOLD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OSK GND " "Info: Pin OSK has GND driving its datain port" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.fit.smsg " "Info: Generated suppressed messages file C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Allocated 244 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 15:48:28 2010 " "Info: Processing ended: Tue Jul 20 15:48:28 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 15:48:29 2010 " "Info: Processing started: Tue Jul 20 15:48:29 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Allocated 193 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 15:48:41 2010 " "Info: Processing ended: Tue Jul 20 15:48:41 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 15:48:42 2010 " "Info: Processing started: Tue Jul 20 15:48:42 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register out_2_DDS:outing_2_DDS\|init_key_flag register out_2_DDS:outing_2_DDS\|SDIO_0 106.11 MHz 9.424 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 106.11 MHz between source register \"out_2_DDS:outing_2_DDS\|init_key_flag\" and destination register \"out_2_DDS:outing_2_DDS\|SDIO_0\" (period= 9.424 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.506 ns + Longest register register " "Info: + Longest register to register delay is 4.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_2_DDS\|init_key_flag 1 REG LCFF_X38_Y16_N17 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N17; Fanout = 42; REG Node = 'out_2_DDS:outing_2_DDS\|init_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.393 ns) 1.649 ns out_2_DDS:outing_2_DDS\|SDIO_0~86 2 COMB LCCOMB_X44_Y17_N8 2 " "Info: 2: + IC(1.256 ns) + CELL(0.393 ns) = 1.649 ns; Loc. = LCCOMB_X44_Y17_N8; Fanout = 2; COMB Node = 'out_2_DDS:outing_2_DDS\|SDIO_0~86'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|SDIO_0~86 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.419 ns) 3.276 ns out_2_DDS:outing_2_DDS\|SDIO_0~329 3 COMB LCCOMB_X44_Y18_N0 1 " "Info: 3: + IC(1.208 ns) + CELL(0.419 ns) = 3.276 ns; Loc. = LCCOMB_X44_Y18_N0; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|SDIO_0~329'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { out_2_DDS:outing_2_DDS|SDIO_0~86 out_2_DDS:outing_2_DDS|SDIO_0~329 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.690 ns out_2_DDS:outing_2_DDS\|SDIO_0~331 4 COMB LCCOMB_X44_Y18_N16 1 " "Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 3.690 ns; Loc. = LCCOMB_X44_Y18_N16; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|SDIO_0~331'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { out_2_DDS:outing_2_DDS|SDIO_0~329 out_2_DDS:outing_2_DDS|SDIO_0~331 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.366 ns) 4.506 ns out_2_DDS:outing_2_DDS\|SDIO_0 5 REG LCFF_X44_Y17_N9 3 " "Info: 5: + IC(0.450 ns) + CELL(0.366 ns) = 4.506 ns; Loc. = LCFF_X44_Y17_N9; Fanout = 3; REG Node = 'out_2_DDS:outing_2_DDS\|SDIO_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 29.47 % ) " "Info: Total cell delay = 1.328 ns ( 29.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.178 ns ( 70.53 % ) " "Info: Total interconnect delay = 3.178 ns ( 70.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.506 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|SDIO_0~86 out_2_DDS:outing_2_DDS|SDIO_0~329 out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.506 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|SDIO_0~86 out_2_DDS:outing_2_DDS|SDIO_0~329 out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } { 0.000ns 1.256ns 1.208ns 0.264ns 0.450ns } { 0.000ns 0.393ns 0.419ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.647 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.647 ns out_2_DDS:outing_2_DDS\|SDIO_0 3 REG LCFF_X44_Y17_N9 3 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X44_Y17_N9; Fanout = 3; REG Node = 'out_2_DDS:outing_2_DDS\|SDIO_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.27 % ) " "Info: Total cell delay = 1.516 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.639 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.639 ns out_2_DDS:outing_2_DDS\|init_key_flag 3 REG LCFF_X38_Y16_N17 42 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X38_Y16_N17; Fanout = 42; REG Node = 'out_2_DDS:outing_2_DDS\|init_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.45 % ) " "Info: Total cell delay = 1.516 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 28 -1 0 } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.506 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|SDIO_0~86 out_2_DDS:outing_2_DDS|SDIO_0~329 out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.506 ns" { out_2_DDS:outing_2_DDS|init_key_flag out_2_DDS:outing_2_DDS|SDIO_0~86 out_2_DDS:outing_2_DDS|SDIO_0~329 out_2_DDS:outing_2_DDS|SDIO_0~331 out_2_DDS:outing_2_DDS|SDIO_0 } { 0.000ns 1.256ns 1.208ns 0.264ns 0.450ns } { 0.000ns 0.393ns 0.419ns 0.150ns 0.366ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|init_key_flag } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register reader:reading\|M\[1\] register reader:reading\|temp_184\[127\] 167.93 MHz 5.955 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 167.93 MHz between source register \"reader:reading\|M\[1\]\" and destination register \"reader:reading\|temp_184\[127\]\" (period= 5.955 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.821 ns + Longest register register " "Info: + Longest register to register delay is 5.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader:reading\|M\[1\] 1 REG LCFF_X45_Y17_N3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y17_N3; Fanout = 25; REG Node = 'reader:reading\|M\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader:reading|M[1] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.275 ns) 1.304 ns reader:reading\|Decoder0~6525 2 COMB LCCOMB_X44_Y16_N30 9 " "Info: 2: + IC(1.029 ns) + CELL(0.275 ns) = 1.304 ns; Loc. = LCCOMB_X44_Y16_N30; Fanout = 9; COMB Node = 'reader:reading\|Decoder0~6525'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { reader:reading|M[1] reader:reading|Decoder0~6525 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.704 ns reader:reading\|LessThan0~512 3 COMB LCCOMB_X44_Y16_N22 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 1.704 ns; Loc. = LCCOMB_X44_Y16_N22; Fanout = 1; COMB Node = 'reader:reading\|LessThan0~512'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { reader:reading|Decoder0~6525 reader:reading|LessThan0~512 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.103 ns reader:reading\|LessThan0~513 4 COMB LCCOMB_X44_Y16_N8 3 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 2.103 ns; Loc. = LCCOMB_X44_Y16_N8; Fanout = 3; COMB Node = 'reader:reading\|LessThan0~513'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { reader:reading|LessThan0~512 reader:reading|LessThan0~513 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.150 ns) 2.701 ns reader:reading\|LessThan0~522 5 COMB LCCOMB_X44_Y16_N12 34 " "Info: 5: + IC(0.448 ns) + CELL(0.150 ns) = 2.701 ns; Loc. = LCCOMB_X44_Y16_N12; Fanout = 34; COMB Node = 'reader:reading\|LessThan0~522'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { reader:reading|LessThan0~513 reader:reading|LessThan0~522 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.150 ns) 3.636 ns reader:reading\|Decoder0~6581 6 COMB LCCOMB_X43_Y17_N0 14 " "Info: 6: + IC(0.785 ns) + CELL(0.150 ns) = 3.636 ns; Loc. = LCCOMB_X43_Y17_N0; Fanout = 14; COMB Node = 'reader:reading\|Decoder0~6581'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { reader:reading|LessThan0~522 reader:reading|Decoder0~6581 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.150 ns) 4.115 ns reader:reading\|Decoder0~6586 7 COMB LCCOMB_X43_Y17_N10 12 " "Info: 7: + IC(0.329 ns) + CELL(0.150 ns) = 4.115 ns; Loc. = LCCOMB_X43_Y17_N10; Fanout = 12; COMB Node = 'reader:reading\|Decoder0~6586'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { reader:reading|Decoder0~6581 reader:reading|Decoder0~6586 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.150 ns) 5.737 ns reader:reading\|temp_184\[127\]~16469 8 COMB LCCOMB_X46_Y18_N30 1 " "Info: 8: + IC(1.472 ns) + CELL(0.150 ns) = 5.737 ns; Loc. = LCCOMB_X46_Y18_N30; Fanout = 1; COMB Node = 'reader:reading\|temp_184\[127\]~16469'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { reader:reading|Decoder0~6586 reader:reading|temp_184[127]~16469 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.821 ns reader:reading\|temp_184\[127\] 9 REG LCFF_X46_Y18_N31 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 5.821 ns; Loc. = LCFF_X46_Y18_N31; Fanout = 2; REG Node = 'reader:reading\|temp_184\[127\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reader:reading|temp_184[127]~16469 reader:reading|temp_184[127] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 21.63 % ) " "Info: Total cell delay = 1.259 ns ( 21.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.562 ns ( 78.37 % ) " "Info: Total interconnect delay = 4.562 ns ( 78.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.821 ns" { reader:reading|M[1] reader:reading|Decoder0~6525 reader:reading|LessThan0~512 reader:reading|LessThan0~513 reader:reading|LessThan0~522 reader:reading|Decoder0~6581 reader:reading|Decoder0~6586 reader:reading|temp_184[127]~16469 reader:reading|temp_184[127] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.821 ns" { reader:reading|M[1] reader:reading|Decoder0~6525 reader:reading|LessThan0~512 reader:reading|LessThan0~513 reader:reading|LessThan0~522 reader:reading|Decoder0~6581 reader:reading|Decoder0~6586 reader:reading|temp_184[127]~16469 reader:reading|temp_184[127] } { 0.000ns 1.029ns 0.250ns 0.249ns 0.448ns 0.785ns 0.329ns 1.472ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.080 ns - Smallest " "Info: - Smallest clock skew is 0.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.115 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.537 ns) 3.115 ns reader:reading\|temp_184\[127\] 2 REG LCFF_X46_Y18_N31 2 " "Info: 2: + IC(1.756 ns) + CELL(0.537 ns) = 3.115 ns; Loc. = LCFF_X46_Y18_N31; Fanout = 2; REG Node = 'reader:reading\|temp_184\[127\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { SCLK_PE_3 reader:reading|temp_184[127] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 43.63 % ) " "Info: Total cell delay = 1.359 ns ( 43.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.756 ns ( 56.37 % ) " "Info: Total interconnect delay = 1.756 ns ( 56.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { SCLK_PE_3 reader:reading|temp_184[127] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.115 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[127] } { 0.000ns 0.000ns 1.756ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.035 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.537 ns) 3.035 ns reader:reading\|M\[1\] 2 REG LCFF_X45_Y17_N3 25 " "Info: 2: + IC(1.676 ns) + CELL(0.537 ns) = 3.035 ns; Loc. = LCFF_X45_Y17_N3; Fanout = 25; REG Node = 'reader:reading\|M\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { SCLK_PE_3 reader:reading|M[1] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 44.78 % ) " "Info: Total cell delay = 1.359 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.676 ns ( 55.22 % ) " "Info: Total interconnect delay = 1.676 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { SCLK_PE_3 reader:reading|M[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[1] } { 0.000ns 0.000ns 1.676ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { SCLK_PE_3 reader:reading|temp_184[127] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.115 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[127] } { 0.000ns 0.000ns 1.756ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { SCLK_PE_3 reader:reading|M[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[1] } { 0.000ns 0.000ns 1.676ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.821 ns" { reader:reading|M[1] reader:reading|Decoder0~6525 reader:reading|LessThan0~512 reader:reading|LessThan0~513 reader:reading|LessThan0~522 reader:reading|Decoder0~6581 reader:reading|Decoder0~6586 reader:reading|temp_184[127]~16469 reader:reading|temp_184[127] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.821 ns" { reader:reading|M[1] reader:reading|Decoder0~6525 reader:reading|LessThan0~512 reader:reading|LessThan0~513 reader:reading|LessThan0~522 reader:reading|Decoder0~6581 reader:reading|Decoder0~6586 reader:reading|temp_184[127]~16469 reader:reading|temp_184[127] } { 0.000ns 1.029ns 0.250ns 0.249ns 0.448ns 0.785ns 0.329ns 1.472ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { SCLK_PE_3 reader:reading|temp_184[127] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.115 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[127] } { 0.000ns 0.000ns 1.756ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { SCLK_PE_3 reader:reading|M[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[1] } { 0.000ns 0.000ns 1.676ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "out_2_DDS:outing_2_DDS\|sweep_key_flag key_3_sweep ten_MHz_ext 4.477 ns register " "Info: tsu for register \"out_2_DDS:outing_2_DDS\|sweep_key_flag\" (data pin = \"key_3_sweep\", clock pin = \"ten_MHz_ext\") is 4.477 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.152 ns + Longest pin register " "Info: + Longest pin to register delay is 7.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key_3_sweep 1 PIN PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'key_3_sweep'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_3_sweep } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.768 ns) + CELL(0.438 ns) 7.068 ns out_2_DDS:outing_2_DDS\|sweep_key_flag~50 2 COMB LCCOMB_X38_Y16_N2 1 " "Info: 2: + IC(5.768 ns) + CELL(0.438 ns) = 7.068 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 1; COMB Node = 'out_2_DDS:outing_2_DDS\|sweep_key_flag~50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.206 ns" { key_3_sweep out_2_DDS:outing_2_DDS|sweep_key_flag~50 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.152 ns out_2_DDS:outing_2_DDS\|sweep_key_flag 3 REG LCFF_X38_Y16_N3 9 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.152 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 9; REG Node = 'out_2_DDS:outing_2_DDS\|sweep_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { out_2_DDS:outing_2_DDS|sweep_key_flag~50 out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 19.35 % ) " "Info: Total cell delay = 1.384 ns ( 19.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.768 ns ( 80.65 % ) " "Info: Total interconnect delay = 5.768 ns ( 80.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.152 ns" { key_3_sweep out_2_DDS:outing_2_DDS|sweep_key_flag~50 out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.152 ns" { key_3_sweep key_3_sweep~combout out_2_DDS:outing_2_DDS|sweep_key_flag~50 out_2_DDS:outing_2_DDS|sweep_key_flag } { 0.000ns 0.000ns 5.768ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.639 ns - Shortest register " "Info: - Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.639 ns out_2_DDS:outing_2_DDS\|sweep_key_flag 3 REG LCFF_X38_Y16_N3 9 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 9; REG Node = 'out_2_DDS:outing_2_DDS\|sweep_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.45 % ) " "Info: Total cell delay = 1.516 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|sweep_key_flag } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.152 ns" { key_3_sweep out_2_DDS:outing_2_DDS|sweep_key_flag~50 out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.152 ns" { key_3_sweep key_3_sweep~combout out_2_DDS:outing_2_DDS|sweep_key_flag~50 out_2_DDS:outing_2_DDS|sweep_key_flag } { 0.000ns 0.000ns 5.768ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|sweep_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|sweep_key_flag } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext IO_UPDATE out_2_DDS:outing_2_DDS\|IO_UPDATE_0 8.831 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"IO_UPDATE\" through register \"out_2_DDS:outing_2_DDS\|IO_UPDATE_0\" is 8.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.636 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 114 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 114; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.636 ns out_2_DDS:outing_2_DDS\|IO_UPDATE_0 3 REG LCFF_X38_Y15_N17 2 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X38_Y15_N17; Fanout = 2; REG Node = 'out_2_DDS:outing_2_DDS\|IO_UPDATE_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.51 % ) " "Info: Total cell delay = 1.516 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } { 0.000ns 0.000ns 0.113ns 1.007ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.945 ns + Longest register pin " "Info: + Longest register to pin delay is 5.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_2_DDS\|IO_UPDATE_0 1 REG LCFF_X38_Y15_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y15_N17; Fanout = 2; REG Node = 'out_2_DDS:outing_2_DDS\|IO_UPDATE_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.303 ns) + CELL(2.642 ns) 5.945 ns IO_UPDATE 2 PIN PIN_N18 0 " "Info: 2: + IC(3.303 ns) + CELL(2.642 ns) = 5.945 ns; Loc. = PIN_N18; Fanout = 0; PIN Node = 'IO_UPDATE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 44.44 % ) " "Info: Total cell delay = 2.642 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.303 ns ( 55.56 % ) " "Info: Total interconnect delay = 3.303 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.945 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } { 0.000ns 3.303ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_2_DDS|IO_UPDATE_0 } { 0.000ns 0.000ns 0.113ns 1.007ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.945 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.945 ns" { out_2_DDS:outing_2_DDS|IO_UPDATE_0 IO_UPDATE } { 0.000ns 3.303ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "reader:reading\|temp_184\[89\] SDIO_PE_5 SCLK_PE_3 -3.181 ns register " "Info: th for register \"reader:reading\|temp_184\[89\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is -3.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.112 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 3.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.537 ns) 3.112 ns reader:reading\|temp_184\[89\] 2 REG LCFF_X42_Y20_N21 2 " "Info: 2: + IC(1.753 ns) + CELL(0.537 ns) = 3.112 ns; Loc. = LCFF_X42_Y20_N21; Fanout = 2; REG Node = 'reader:reading\|temp_184\[89\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { SCLK_PE_3 reader:reading|temp_184[89] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 43.67 % ) " "Info: Total cell delay = 1.359 ns ( 43.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.753 ns ( 56.33 % ) " "Info: Total interconnect delay = 1.753 ns ( 56.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { SCLK_PE_3 reader:reading|temp_184[89] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[89] } { 0.000ns 0.000ns 1.753ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.559 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 184 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 184; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.214 ns) + CELL(0.419 ns) 6.475 ns reader:reading\|temp_184\[89\]~16450 2 COMB LCCOMB_X42_Y20_N20 1 " "Info: 2: + IC(5.214 ns) + CELL(0.419 ns) = 6.475 ns; Loc. = LCCOMB_X42_Y20_N20; Fanout = 1; COMB Node = 'reader:reading\|temp_184\[89\]~16450'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { SDIO_PE_5 reader:reading|temp_184[89]~16450 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.559 ns reader:reading\|temp_184\[89\] 3 REG LCFF_X42_Y20_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.559 ns; Loc. = LCFF_X42_Y20_N21; Fanout = 2; REG Node = 'reader:reading\|temp_184\[89\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reader:reading|temp_184[89]~16450 reader:reading|temp_184[89] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 20.51 % ) " "Info: Total cell delay = 1.345 ns ( 20.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.214 ns ( 79.49 % ) " "Info: Total interconnect delay = 5.214 ns ( 79.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.559 ns" { SDIO_PE_5 reader:reading|temp_184[89]~16450 reader:reading|temp_184[89] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.559 ns" { SDIO_PE_5 SDIO_PE_5~combout reader:reading|temp_184[89]~16450 reader:reading|temp_184[89] } { 0.000ns 0.000ns 5.214ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { SCLK_PE_3 reader:reading|temp_184[89] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[89] } { 0.000ns 0.000ns 1.753ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.559 ns" { SDIO_PE_5 reader:reading|temp_184[89]~16450 reader:reading|temp_184[89] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.559 ns" { SDIO_PE_5 SDIO_PE_5~combout reader:reading|temp_184[89]~16450 reader:reading|temp_184[89] } { 0.000ns 0.000ns 5.214ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Allocated 120 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 15:48:43 2010 " "Info: Processing ended: Tue Jul 20 15:48:43 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
