// Seed: 1979019374
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wand id_11;
  output wire id_10;
  output wire id_9;
  input logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_15 = id_12;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_6,
      id_9,
      id_1,
      id_12,
      id_6,
      id_13,
      id_13,
      id_15,
      id_13,
      id_15,
      id_9
  );
  logic   id_16;
  integer id_17;
  assign id_11 = (1 ? -1 + id_17[id_4|-1] : -1) == id_8[-1'b0];
endmodule
