// Seed: 1055442040
macromodule module_0 (
    output wire id_0,
    input supply1 id_1,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    output supply0 id_5
);
  always_latch @(posedge id_4) begin : LABEL_0
    id_3 = id_1;
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri0 id_2,
    output tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    input wand id_6,
    id_8
);
  always id_4 = id_1;
  genvar id_9;
  assign id_8 = id_8;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_3,
      id_5,
      id_3
  );
endmodule
