# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"clock_divider_tb_func_synth.v" \
"../../../../../Module_8.srcs/sim_1/new/clock_divider_tb.v" \

# Do not sort compile order
nosort
