#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55cb92187b20 .scope module, "PipelinedMIPS_tb" "PipelinedMIPS_tb" 2 3;
 .timescale 0 0;
v0x55cb921d25e0_0 .var "Clk", 0 0;
v0x55cb921d2680_0 .var "Rst", 0 0;
S_0x55cb921831f0 .scope module, "P5SMIPS" "PipelinedMIPS" 2 7, 3 11 0, S_0x55cb92187b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk"
    .port_info 1 /INPUT 1 "Rst"
L_0x55cb921d2b00 .functor BUFZ 32, v0x55cb921d0600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cb921e30a0 .functor AND 1, v0x55cb921c44e0_0, L_0x55cb921e49e0, C4<1>, C4<1>;
L_0x55cb921e43e0 .functor OR 1, L_0x55cb921e30a0, v0x55cb921c46d0_0, C4<0>, C4<0>;
L_0x55cb921e4770 .functor XOR 32, L_0x55cb921e4e50, L_0x55cb921e51c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cb921e49e0 .functor NOT 1, L_0x55cb921e4880, C4<0>, C4<0>, C4<0>;
L_0x55cb921e4af0 .functor AND 1, v0x55cb921c44e0_0, L_0x55cb921e49e0, C4<1>, C4<1>;
v0x55cb921cf2f0_0 .net "ALUCnt", 3 0, v0x55cb921a3370_0;  1 drivers
v0x55cb921cf420_0 .net "ALUOp", 1 0, L_0x55cb921e5eb0;  1 drivers
v0x55cb921cf4e0_0 .net "ALUresult", 31 0, v0x55cb921ab610_0;  1 drivers
v0x55cb921cf5b0_0 .net "ALUsrc", 0 0, v0x55cb921c4420_0;  1 drivers
v0x55cb921cf680_0 .net "B", 31 0, L_0x55cb921e69c0;  1 drivers
v0x55cb921cf7c0_0 .net "Clk", 0 0, v0x55cb921d25e0_0;  1 drivers
v0x55cb921cf860_0 .net "ControlWire1", 7 0, L_0x55cb921e4450;  1 drivers
v0x55cb921cf900_0 .net "ControlWire2", 3 0, L_0x55cb921e6330;  1 drivers
v0x55cb921cf9e0_0 .net "ControlWire3", 1 0, L_0x55cb921e77a0;  1 drivers
v0x55cb921cfb50_0 .net "DO", 31 0, L_0x55cb921e8930;  1 drivers
v0x55cb921cfc10_0 .var "EX_MEM_pipereg", 72 0;
v0x55cb921cfcd0_0 .net "Extdata", 31 0, L_0x55cb921e55f0;  1 drivers
v0x55cb921cfd90_0 .var "ID_EX_pipereg", 119 0;
v0x55cb921cfe70_0 .var "IF_ID_pipereg", 63 0;
v0x55cb921cff50_0 .net "ImOffset", 31 0, L_0x55cb921e5bf0;  1 drivers
v0x55cb921d0010_0 .net "Instruction", 31 0, L_0x55cb921e3a60;  1 drivers
v0x55cb921d00d0_0 .net "JA_BA", 31 0, L_0x55cb921e5e10;  1 drivers
v0x55cb921d02d0_0 .net "JuOffset28", 27 0, L_0x55cb921e5930;  1 drivers
v0x55cb921d0390_0 .net "JuOffset32", 31 0, L_0x55cb921e41f0;  1 drivers
v0x55cb921d0430_0 .var "MEM_WB_pipereg", 70 0;
v0x55cb921d04f0_0 .net "Offset_add", 31 0, v0x55cb921c7b20_0;  1 drivers
v0x55cb921d0600_0 .var "PC_reg", 31 0;
v0x55cb921d06c0_0 .net "PCin", 31 0, L_0x55cb921d2cd0;  1 drivers
v0x55cb921d0760_0 .net "PCout", 31 0, L_0x55cb921d2b00;  1 drivers
v0x55cb921d0830_0 .net "PCsrc", 0 0, L_0x55cb921e43e0;  1 drivers
v0x55cb921d0900_0 .net "Rst", 0 0, v0x55cb921d2680_0;  1 drivers
v0x55cb921d09f0_0 .net "Zero", 0 0, L_0x55cb921e6470;  1 drivers
v0x55cb921d0a90_0 .net *"_s21", 3 0, L_0x55cb921e4150;  1 drivers
v0x55cb921d0b30_0 .net *"_s24", 0 0, L_0x55cb921e30a0;  1 drivers
v0x55cb921d0bd0_0 .net *"_s30", 31 0, L_0x55cb921e4770;  1 drivers
v0x55cb921d0cb0_0 .net *"_s33", 0 0, L_0x55cb921e4880;  1 drivers
v0x55cb921d0d70_0 .net *"_s49", 1 0, L_0x55cb921e6100;  1 drivers
v0x55cb921d0e50_0 .net *"_s51", 1 0, L_0x55cb921e61a0;  1 drivers
v0x55cb921d0f30_0 .net *"_s75", 0 0, L_0x55cb921e7510;  1 drivers
v0x55cb921d1010_0 .net *"_s77", 0 0, L_0x55cb921e76b0;  1 drivers
v0x55cb921d10f0_0 .net "branch", 0 0, v0x55cb921c44e0_0;  1 drivers
v0x55cb921d11e0_0 .net "branch_zero", 0 0, L_0x55cb921e4af0;  1 drivers
v0x55cb921d1280_0 .net "data1", 31 0, L_0x55cb921e4e50;  1 drivers
v0x55cb921d1350_0 .net "data2", 31 0, L_0x55cb921e51c0;  1 drivers
v0x55cb921d1420_0 .net "flush", 0 0, v0x55cb921ceed0_0;  1 drivers
v0x55cb921d14f0_0 .net "hazType", 1 0, L_0x55cb921d2740;  1 drivers
v0x55cb921d15e0_0 .net "inc4_PC", 31 0, v0x55cb921cb2a0_0;  1 drivers
v0x55cb921d16d0_0 .net "jump", 0 0, v0x55cb921c46d0_0;  1 drivers
o0x7f8f0cf087f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cb921d17c0_0 .net "memHAZ", 0 0, o0x7f8f0cf087f8;  0 drivers
v0x55cb921d1860_0 .net "memRead", 0 0, v0x55cb921c4790_0;  1 drivers
v0x55cb921d1900_0 .net "memWrite", 0 0, v0x55cb921c4850_0;  1 drivers
v0x55cb921d19a0_0 .net "memtoreg", 0 0, v0x55cb921c4910_0;  1 drivers
v0x55cb921d1a70_0 .net "nop", 0 0, v0x55cb921cf090_0;  1 drivers
v0x55cb921d1b60_0 .net "opCode", 5 0, L_0x55cb921e3ee0;  1 drivers
v0x55cb921d1c00_0 .net "opCode_nop", 5 0, L_0x55cb921e5fc0;  1 drivers
v0x55cb921d1cf0_0 .net "rdSel", 4 0, L_0x55cb921e3e00;  1 drivers
v0x55cb921d1d90_0 .net "regDst", 0 0, v0x55cb921c49d0_0;  1 drivers
v0x55cb921d1e30_0 .net "regWrite", 0 0, v0x55cb921c4a90_0;  1 drivers
v0x55cb921d1f00_0 .net "rsSel", 4 0, L_0x55cb921e3c40;  1 drivers
v0x55cb921d1ff0_0 .net "rtSel", 4 0, L_0x55cb921e3d10;  1 drivers
v0x55cb921d20e0_0 .net "stall", 3 0, v0x55cb921cf180_0;  1 drivers
v0x55cb921d2180_0 .net "writeData", 31 0, L_0x55cb921e8f10;  1 drivers
v0x55cb921d2270_0 .net "writeReg", 4 0, L_0x55cb921e7060;  1 drivers
v0x55cb921d2380_0 .net "writeReg2", 4 0, L_0x55cb921e7a40;  1 drivers
v0x55cb921d2440_0 .net "writeReg3", 4 0, L_0x55cb921e4060;  1 drivers
v0x55cb921d24e0_0 .net "zero_eqdet", 0 0, L_0x55cb921e49e0;  1 drivers
E_0x55cb9211b140 .event posedge, v0x55cb921c52b0_0;
L_0x55cb921d2810 .part L_0x55cb921e6330, 3, 1;
L_0x55cb921d2910 .part L_0x55cb921e6330, 0, 1;
L_0x55cb921d2a30 .part L_0x55cb921e77a0, 1, 1;
L_0x55cb921e3c40 .part v0x55cb921cfe70_0, 21, 5;
L_0x55cb921e3d10 .part v0x55cb921cfe70_0, 16, 5;
L_0x55cb921e3e00 .part v0x55cb921cfe70_0, 11, 5;
L_0x55cb921e3ee0 .part v0x55cb921cfe70_0, 26, 6;
L_0x55cb921e4060 .part v0x55cb921d0430_0, 64, 5;
L_0x55cb921e4150 .part v0x55cb921cfe70_0, 60, 4;
L_0x55cb921e41f0 .concat [ 28 4 0 0], L_0x55cb921e5930, L_0x55cb921e4150;
LS_0x55cb921e4450_0_0 .concat [ 1 1 1 2], v0x55cb921c49d0_0, v0x55cb921c4790_0, v0x55cb921c4910_0, L_0x55cb921e5eb0;
LS_0x55cb921e4450_0_4 .concat [ 1 1 1 0], v0x55cb921c4850_0, v0x55cb921c4a90_0, v0x55cb921c4420_0;
L_0x55cb921e4450 .concat [ 5 3 0 0], LS_0x55cb921e4450_0_0, LS_0x55cb921e4450_0_4;
L_0x55cb921e4880 .reduce/or L_0x55cb921e4770;
L_0x55cb921e5230 .part v0x55cb921d0430_0, 70, 1;
L_0x55cb921e5780 .part v0x55cb921cfe70_0, 0, 16;
L_0x55cb921e59d0 .part v0x55cb921cfe70_0, 0, 26;
L_0x55cb921e5ce0 .part v0x55cb921cfe70_0, 32, 32;
L_0x55cb921e6100 .part v0x55cb921cfd90_0, 111, 2;
L_0x55cb921e61a0 .part v0x55cb921cfd90_0, 107, 2;
L_0x55cb921e6330 .concat [ 2 2 0 0], L_0x55cb921e61a0, L_0x55cb921e6100;
L_0x55cb921e6600 .part v0x55cb921cfd90_0, 0, 32;
L_0x55cb921e6290 .part v0x55cb921cfd90_0, 109, 2;
L_0x55cb921e6750 .part v0x55cb921cfd90_0, 64, 6;
L_0x55cb921e68b0 .part v0x55cb921cfd90_0, 114, 6;
L_0x55cb921e6a60 .part v0x55cb921cfd90_0, 32, 32;
L_0x55cb921e6c20 .part v0x55cb921cfd90_0, 64, 32;
L_0x55cb921e6e20 .part v0x55cb921cfd90_0, 113, 1;
L_0x55cb921e7150 .part v0x55cb921cfd90_0, 101, 5;
L_0x55cb921e7240 .part v0x55cb921cfd90_0, 96, 5;
L_0x55cb921e7420 .part v0x55cb921cfd90_0, 106, 1;
L_0x55cb921e7510 .part v0x55cb921cfc10_0, 67, 1;
L_0x55cb921e76b0 .part v0x55cb921cfc10_0, 65, 1;
L_0x55cb921e77a0 .concat [ 1 1 0 0], L_0x55cb921e76b0, L_0x55cb921e7510;
L_0x55cb921e7a40 .part v0x55cb921cfc10_0, 68, 5;
L_0x55cb921e8ae0 .part v0x55cb921cfc10_0, 0, 32;
L_0x55cb921e8ca0 .part v0x55cb921cfc10_0, 32, 32;
L_0x55cb921e8d40 .part v0x55cb921cfc10_0, 66, 1;
L_0x55cb921e8b80 .part v0x55cb921cfc10_0, 64, 1;
L_0x55cb921e8fb0 .part v0x55cb921d0430_0, 0, 32;
L_0x55cb921e91e0 .part v0x55cb921d0430_0, 32, 32;
L_0x55cb921e9360 .part v0x55cb921d0430_0, 69, 1;
S_0x55cb9219ecb0 .scope module, "ALU0" "ALU" 3 137, 4 1 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Zero"
    .port_info 1 /OUTPUT 32 "ALUresult"
    .port_info 2 /INPUT 32 "A"
    .port_info 3 /INPUT 32 "B"
    .port_info 4 /INPUT 4 "AluOp"
v0x55cb921a9fa0_0 .net "A", 31 0, L_0x55cb921e6600;  1 drivers
v0x55cb921ab610_0 .var "ALUresult", 31 0;
v0x55cb921ac420_0 .net "AluOp", 3 0, v0x55cb921a3370_0;  alias, 1 drivers
v0x55cb921accf0_0 .net "B", 31 0, L_0x55cb921e69c0;  alias, 1 drivers
v0x55cb92176c10_0 .net "Zero", 0 0, L_0x55cb921e6470;  alias, 1 drivers
L_0x7f8f0cebf408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cb92186e10_0 .net/2u *"_s0", 31 0, L_0x7f8f0cebf408;  1 drivers
E_0x55cb9211af20 .event edge, v0x55cb921accf0_0, v0x55cb921a9fa0_0, v0x55cb921ac420_0;
L_0x55cb921e6470 .cmp/eq 32, v0x55cb921ab610_0, L_0x7f8f0cebf408;
S_0x55cb921c3970 .scope module, "ALU1" "ALUControl" 3 139, 5 190 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUCnt"
    .port_info 1 /INPUT 2 "AluOp"
    .port_info 2 /INPUT 6 "Funct"
    .port_info 3 /INPUT 6 "Imm"
v0x55cb921a3370_0 .var "ALUCnt", 3 0;
v0x55cb921c3bc0_0 .net "AluOp", 1 0, L_0x55cb921e6290;  1 drivers
v0x55cb921c3c80_0 .net "Funct", 5 0, L_0x55cb921e6750;  1 drivers
v0x55cb921c3d40_0 .net "Imm", 5 0, L_0x55cb921e68b0;  1 drivers
E_0x55cb9211a8f0 .event edge, v0x55cb921c3c80_0, v0x55cb921c3bc0_0;
S_0x55cb921c3ea0 .scope module, "CUnit" "Control" 3 108, 5 3 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Instruction"
    .port_info 1 /OUTPUT 1 "ALUsrc"
    .port_info 2 /OUTPUT 1 "RegWrite"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 2 "ALUOp"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "RegDst"
    .port_info 8 /OUTPUT 1 "Branch"
    .port_info 9 /OUTPUT 1 "Jump"
v0x55cb921c4190_0 .net "ALUOp", 1 0, L_0x55cb921e5eb0;  alias, 1 drivers
v0x55cb921c4290_0 .var "ALUOp0", 0 0;
v0x55cb921c4350_0 .var "ALUOp1", 0 0;
v0x55cb921c4420_0 .var "ALUsrc", 0 0;
v0x55cb921c44e0_0 .var "Branch", 0 0;
v0x55cb921c45f0_0 .net "Instruction", 5 0, L_0x55cb921e5fc0;  alias, 1 drivers
v0x55cb921c46d0_0 .var "Jump", 0 0;
v0x55cb921c4790_0 .var "MemRead", 0 0;
v0x55cb921c4850_0 .var "MemWrite", 0 0;
v0x55cb921c4910_0 .var "MemtoReg", 0 0;
v0x55cb921c49d0_0 .var "RegDst", 0 0;
v0x55cb921c4a90_0 .var "RegWrite", 0 0;
E_0x55cb921ad5f0 .event edge, v0x55cb921c45f0_0;
L_0x55cb921e5eb0 .concat [ 1 1 0 0], v0x55cb921c4290_0, v0x55cb921c4350_0;
S_0x55cb921c4c90 .scope module, "DataMemory" "DataMemoryFile" 3 164, 6 1 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "MemError"
    .port_info 1 /OUTPUT 32 "ReadData"
    .port_info 2 /INPUT 32 "Address"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "memRead"
    .port_info 6 /INPUT 1 "Clk"
    .port_info 7 /INPUT 1 "Rst"
v0x55cb921c4f70_0 .net "Address", 31 0, L_0x55cb921e8ae0;  1 drivers
v0x55cb921c5070_0 .net "Clk", 0 0, v0x55cb921d25e0_0;  alias, 1 drivers
v0x55cb921c5130_0 .net "MemError", 0 0, o0x7f8f0cf087f8;  alias, 0 drivers
v0x55cb921c51d0_0 .net "ReadData", 31 0, L_0x55cb921e8930;  alias, 1 drivers
v0x55cb921c52b0_0 .net "Rst", 0 0, v0x55cb921d2680_0;  alias, 1 drivers
v0x55cb921c53c0_0 .net "WriteData", 31 0, L_0x55cb921e8ca0;  1 drivers
v0x55cb921c54a0_0 .net *"_s0", 7 0, L_0x55cb921e7b30;  1 drivers
v0x55cb921c5580_0 .net *"_s10", 7 0, L_0x55cb921e7fd0;  1 drivers
v0x55cb921c5660_0 .net *"_s12", 32 0, L_0x55cb921e8070;  1 drivers
L_0x7f8f0cebf4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cb921c5740_0 .net *"_s15", 0 0, L_0x7f8f0cebf4e0;  1 drivers
L_0x7f8f0cebf528 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55cb921c5820_0 .net/2u *"_s16", 32 0, L_0x7f8f0cebf528;  1 drivers
v0x55cb921c5900_0 .net *"_s18", 32 0, L_0x55cb921e81b0;  1 drivers
v0x55cb921c59e0_0 .net *"_s2", 32 0, L_0x55cb921e7bd0;  1 drivers
v0x55cb921c5ac0_0 .net *"_s20", 7 0, L_0x55cb921e8380;  1 drivers
v0x55cb921c5ba0_0 .net *"_s22", 32 0, L_0x55cb921e8420;  1 drivers
L_0x7f8f0cebf570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cb921c5c80_0 .net *"_s25", 0 0, L_0x7f8f0cebf570;  1 drivers
L_0x7f8f0cebf5b8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55cb921c5d60_0 .net/2u *"_s26", 32 0, L_0x7f8f0cebf5b8;  1 drivers
v0x55cb921c5e40_0 .net *"_s28", 32 0, L_0x55cb921e8560;  1 drivers
v0x55cb921c5f20_0 .net *"_s30", 7 0, L_0x55cb921e86f0;  1 drivers
v0x55cb921c6000_0 .net *"_s32", 31 0, L_0x55cb921e87f0;  1 drivers
o0x7f8f0cf08b58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55cb921c60e0_0 name=_s34
L_0x7f8f0cebf450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cb921c61c0_0 .net *"_s5", 0 0, L_0x7f8f0cebf450;  1 drivers
L_0x7f8f0cebf498 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55cb921c62a0_0 .net/2u *"_s6", 32 0, L_0x7f8f0cebf498;  1 drivers
v0x55cb921c6380_0 .net *"_s8", 32 0, L_0x55cb921e7dd0;  1 drivers
v0x55cb921c6460 .array "dataMem", 63 0, 7 0;
v0x55cb921c6520_0 .net "memRead", 0 0, L_0x55cb921e8b80;  1 drivers
v0x55cb921c65e0_0 .net "memWrite", 0 0, L_0x55cb921e8d40;  1 drivers
E_0x55cb921ad850 .event posedge, v0x55cb921c5070_0;
L_0x55cb921e7b30 .array/port v0x55cb921c6460, L_0x55cb921e7dd0;
L_0x55cb921e7bd0 .concat [ 32 1 0 0], L_0x55cb921e8ae0, L_0x7f8f0cebf450;
L_0x55cb921e7dd0 .arith/sum 33, L_0x55cb921e7bd0, L_0x7f8f0cebf498;
L_0x55cb921e7fd0 .array/port v0x55cb921c6460, L_0x55cb921e81b0;
L_0x55cb921e8070 .concat [ 32 1 0 0], L_0x55cb921e8ae0, L_0x7f8f0cebf4e0;
L_0x55cb921e81b0 .arith/sum 33, L_0x55cb921e8070, L_0x7f8f0cebf528;
L_0x55cb921e8380 .array/port v0x55cb921c6460, L_0x55cb921e8560;
L_0x55cb921e8420 .concat [ 32 1 0 0], L_0x55cb921e8ae0, L_0x7f8f0cebf570;
L_0x55cb921e8560 .arith/sum 33, L_0x55cb921e8420, L_0x7f8f0cebf5b8;
L_0x55cb921e86f0 .array/port v0x55cb921c6460, L_0x55cb921e8ae0;
L_0x55cb921e87f0 .concat [ 8 8 8 8], L_0x55cb921e86f0, L_0x55cb921e8380, L_0x55cb921e7fd0, L_0x55cb921e7b30;
L_0x55cb921e8930 .functor MUXZ 32, o0x7f8f0cf08b58, L_0x55cb921e87f0, L_0x55cb921e8b80, C4<>;
S_0x55cb921c67a0 .scope module, "HazUnit" "HazardUnit" 3 40, 7 1 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "hazType"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "jump"
    .port_info 3 /INPUT 5 "EX_MEM_Rd"
    .port_info 4 /INPUT 5 "MEM_WB_Rd"
    .port_info 5 /INPUT 5 "ID_EX_Rt"
    .port_info 6 /INPUT 5 "ID_EX_Rs"
    .port_info 7 /INPUT 1 "EX_MEM_regWen"
    .port_info 8 /INPUT 1 "ID_EX_memRead"
    .port_info 9 /INPUT 1 "MEM_WB_regWen"
v0x55cb921c6b20_0 .net "EX_MEM_Rd", 4 0, L_0x55cb921e7060;  alias, 1 drivers
v0x55cb921c6c20_0 .net "EX_MEM_regWen", 0 0, L_0x55cb921d2810;  1 drivers
v0x55cb921c6ce0_0 .net "ID_EX_Rs", 4 0, L_0x55cb921e3c40;  alias, 1 drivers
v0x55cb921c6da0_0 .net "ID_EX_Rt", 4 0, L_0x55cb921e3d10;  alias, 1 drivers
v0x55cb921c6e80_0 .net "ID_EX_memRead", 0 0, L_0x55cb921d2910;  1 drivers
v0x55cb921c6f90_0 .net "MEM_WB_Rd", 4 0, L_0x55cb921e7a40;  alias, 1 drivers
v0x55cb921c7070_0 .net "MEM_WB_regWen", 0 0, L_0x55cb921d2a30;  1 drivers
v0x55cb921c7130_0 .net "branch", 0 0, L_0x55cb921e4af0;  alias, 1 drivers
v0x55cb921c71f0_0 .var "flush", 0 0;
v0x55cb921c72b0_0 .var "hazFlag", 0 0;
v0x55cb921c7370_0 .net "hazType", 1 0, L_0x55cb921d2740;  alias, 1 drivers
v0x55cb921c7450_0 .net "jump", 0 0, v0x55cb921c46d0_0;  alias, 1 drivers
v0x55cb921c74f0_0 .var "stall", 0 0;
E_0x55cb921c6a70/0 .event edge, v0x55cb921c7130_0, v0x55cb921c46d0_0, v0x55cb921c6c20_0, v0x55cb921c6b20_0;
E_0x55cb921c6a70/1 .event edge, v0x55cb921c6ce0_0, v0x55cb921c6da0_0, v0x55cb921c7070_0, v0x55cb921c6f90_0;
E_0x55cb921c6a70/2 .event edge, v0x55cb921c6e80_0;
E_0x55cb921c6a70 .event/or E_0x55cb921c6a70/0, E_0x55cb921c6a70/1, E_0x55cb921c6a70/2;
L_0x55cb921d2740 .concat [ 1 1 0 0], v0x55cb921c74f0_0, v0x55cb921c71f0_0;
S_0x55cb921c76d0 .scope module, "ImmAddressAdder" "Add" 3 104, 4 28 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x55cb921c7940_0 .net "A", 31 0, L_0x55cb921e5ce0;  1 drivers
v0x55cb921c7a40_0 .net "B", 31 0, L_0x55cb921e5bf0;  alias, 1 drivers
v0x55cb921c7b20_0 .var "Result", 31 0;
E_0x55cb921c78c0 .event edge, v0x55cb921c7a40_0, v0x55cb921c7940_0;
S_0x55cb921c7c60 .scope module, "InputSelectALU" "Mux" 3 141, 8 1 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55cb921e6950 .functor NOT 1, L_0x55cb921e6e20, C4<0>, C4<0>, C4<0>;
v0x55cb921c7e60_0 .net "I0", 31 0, L_0x55cb921e6a60;  1 drivers
v0x55cb921c7f40_0 .net "I1", 31 0, L_0x55cb921e6c20;  1 drivers
v0x55cb921c8020_0 .net "Out", 31 0, L_0x55cb921e69c0;  alias, 1 drivers
v0x55cb921c8120_0 .net "Sel", 0 0, L_0x55cb921e6e20;  1 drivers
v0x55cb921c81c0_0 .net *"_s0", 0 0, L_0x55cb921e6950;  1 drivers
L_0x55cb921e69c0 .functor MUXZ 32, L_0x55cb921e6c20, L_0x55cb921e6a60, L_0x55cb921e6950, C4<>;
S_0x55cb921c8370 .scope module, "InstructionMemory" "InstructionMemoryFile" 3 65, 9 1 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address"
    .port_info 1 /OUTPUT 32 "Data"
    .port_info 2 /INPUT 1 "Clk"
v0x55cb921c85b0_0 .net "Address", 31 0, v0x55cb921d0600_0;  1 drivers
v0x55cb921c86b0_0 .net "Clk", 0 0, v0x55cb921d25e0_0;  alias, 1 drivers
v0x55cb921c8770_0 .net "Data", 31 0, L_0x55cb921e3a60;  alias, 1 drivers
o0x7f8f0cf09518 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cb921c8840_0 .net "Rst", 0 0, o0x7f8f0cf09518;  0 drivers
v0x55cb921c88e0_0 .net *"_s0", 7 0, L_0x55cb921d2e10;  1 drivers
v0x55cb921c8a10_0 .net *"_s10", 7 0, L_0x55cb921e3200;  1 drivers
v0x55cb921c8af0_0 .net *"_s12", 32 0, L_0x55cb921e32d0;  1 drivers
L_0x7f8f0cebf0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cb921c8bd0_0 .net *"_s15", 0 0, L_0x7f8f0cebf0a8;  1 drivers
L_0x7f8f0cebf0f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55cb921c8cb0_0 .net/2u *"_s16", 32 0, L_0x7f8f0cebf0f0;  1 drivers
v0x55cb921c8d90_0 .net *"_s18", 32 0, L_0x55cb921e33d0;  1 drivers
v0x55cb921c8e70_0 .net *"_s2", 32 0, L_0x55cb921d2ed0;  1 drivers
v0x55cb921c8f50_0 .net *"_s20", 7 0, L_0x55cb921e35a0;  1 drivers
v0x55cb921c9030_0 .net *"_s22", 32 0, L_0x55cb921e3640;  1 drivers
L_0x7f8f0cebf138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cb921c9110_0 .net *"_s25", 0 0, L_0x7f8f0cebf138;  1 drivers
L_0x7f8f0cebf180 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55cb921c91f0_0 .net/2u *"_s26", 32 0, L_0x7f8f0cebf180;  1 drivers
v0x55cb921c92d0_0 .net *"_s28", 32 0, L_0x55cb921e37d0;  1 drivers
v0x55cb921c93b0_0 .net *"_s30", 7 0, L_0x55cb921e3960;  1 drivers
L_0x7f8f0cebf018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cb921c9490_0 .net *"_s5", 0 0, L_0x7f8f0cebf018;  1 drivers
L_0x7f8f0cebf060 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55cb921c9570_0 .net/2u *"_s6", 32 0, L_0x7f8f0cebf060;  1 drivers
v0x55cb921c9650_0 .net *"_s8", 32 0, L_0x55cb921e3000;  1 drivers
v0x55cb921c9730 .array "imembank", 63 0, 7 0;
L_0x55cb921d2e10 .array/port v0x55cb921c9730, L_0x55cb921e3000;
L_0x55cb921d2ed0 .concat [ 32 1 0 0], v0x55cb921d0600_0, L_0x7f8f0cebf018;
L_0x55cb921e3000 .arith/sum 33, L_0x55cb921d2ed0, L_0x7f8f0cebf060;
L_0x55cb921e3200 .array/port v0x55cb921c9730, L_0x55cb921e33d0;
L_0x55cb921e32d0 .concat [ 32 1 0 0], v0x55cb921d0600_0, L_0x7f8f0cebf0a8;
L_0x55cb921e33d0 .arith/sum 33, L_0x55cb921e32d0, L_0x7f8f0cebf0f0;
L_0x55cb921e35a0 .array/port v0x55cb921c9730, L_0x55cb921e37d0;
L_0x55cb921e3640 .concat [ 32 1 0 0], v0x55cb921d0600_0, L_0x7f8f0cebf138;
L_0x55cb921e37d0 .arith/sum 33, L_0x55cb921e3640, L_0x7f8f0cebf180;
L_0x55cb921e3960 .array/port v0x55cb921c9730, v0x55cb921d0600_0;
L_0x55cb921e3a60 .concat [ 8 8 8 8], L_0x55cb921e3960, L_0x55cb921e35a0, L_0x55cb921e3200, L_0x55cb921d2e10;
S_0x55cb921c9870 .scope module, "JumpAddressSel" "Mux" 3 106, 8 1 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55cb921e4970 .functor NOT 1, v0x55cb921c44e0_0, C4<0>, C4<0>, C4<0>;
v0x55cb921c9a60_0 .net "I0", 31 0, L_0x55cb921e41f0;  alias, 1 drivers
v0x55cb921c9b40_0 .net "I1", 31 0, v0x55cb921c7b20_0;  alias, 1 drivers
v0x55cb921c9c30_0 .net "Out", 31 0, L_0x55cb921e5e10;  alias, 1 drivers
v0x55cb921c9d00_0 .net "Sel", 0 0, v0x55cb921c44e0_0;  alias, 1 drivers
v0x55cb921c9dd0_0 .net *"_s0", 0 0, L_0x55cb921e4970;  1 drivers
L_0x55cb921e5e10 .functor MUXZ 32, v0x55cb921c7b20_0, L_0x55cb921e41f0, L_0x55cb921e4970, C4<>;
S_0x55cb921c9f10 .scope module, "MemorySelMux" "Mux" 3 176, 8 1 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55cb921e7e70 .functor NOT 1, L_0x55cb921e9360, C4<0>, C4<0>, C4<0>;
v0x55cb921ca150_0 .net "I0", 31 0, L_0x55cb921e8fb0;  1 drivers
v0x55cb921ca250_0 .net "I1", 31 0, L_0x55cb921e91e0;  1 drivers
v0x55cb921ca330_0 .net "Out", 31 0, L_0x55cb921e8f10;  alias, 1 drivers
v0x55cb921ca420_0 .net "Sel", 0 0, L_0x55cb921e9360;  1 drivers
v0x55cb921ca4e0_0 .net *"_s0", 0 0, L_0x55cb921e7e70;  1 drivers
L_0x55cb921e8f10 .functor MUXZ 32, L_0x55cb921e91e0, L_0x55cb921e8fb0, L_0x55cb921e7e70, C4<>;
S_0x55cb921ca690 .scope module, "NOPinsert" "Mux6" 3 110, 8 21 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Out"
    .port_info 1 /INPUT 6 "I0"
    .port_info 2 /INPUT 6 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55cb921e5f50 .functor NOT 1, v0x55cb921cf090_0, C4<0>, C4<0>, C4<0>;
v0x55cb921ca8d0_0 .net "I0", 5 0, L_0x55cb921e3ee0;  alias, 1 drivers
L_0x7f8f0cebf3c0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x55cb921ca9d0_0 .net "I1", 5 0, L_0x7f8f0cebf3c0;  1 drivers
v0x55cb921caab0_0 .net "Out", 5 0, L_0x55cb921e5fc0;  alias, 1 drivers
v0x55cb921cabb0_0 .net "Sel", 0 0, v0x55cb921cf090_0;  alias, 1 drivers
v0x55cb921cac50_0 .net *"_s0", 0 0, L_0x55cb921e5f50;  1 drivers
L_0x55cb921e5fc0 .functor MUXZ 6, L_0x7f8f0cebf3c0, L_0x55cb921e3ee0, L_0x55cb921e5f50, C4<>;
S_0x55cb921cae00 .scope module, "PCAddressIncrement" "Add" 3 66, 4 28 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x55cb921cb0c0_0 .net "A", 31 0, L_0x55cb921d2b00;  alias, 1 drivers
L_0x7f8f0cebf1c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55cb921cb1c0_0 .net "B", 31 0, L_0x7f8f0cebf1c8;  1 drivers
v0x55cb921cb2a0_0 .var "Result", 31 0;
E_0x55cb921cb040 .event edge, v0x55cb921cb1c0_0, v0x55cb921cb0c0_0;
S_0x55cb921cb3e0 .scope module, "PCSelect" "Mux" 3 64, 8 1 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55cb921d2c10 .functor NOT 1, L_0x55cb921e43e0, C4<0>, C4<0>, C4<0>;
v0x55cb921cb650_0 .net "I0", 31 0, v0x55cb921cb2a0_0;  alias, 1 drivers
v0x55cb921cb740_0 .net "I1", 31 0, L_0x55cb921e5e10;  alias, 1 drivers
v0x55cb921cb810_0 .net "Out", 31 0, L_0x55cb921d2cd0;  alias, 1 drivers
v0x55cb921cb8e0_0 .net "Sel", 0 0, L_0x55cb921e43e0;  alias, 1 drivers
v0x55cb921cb9a0_0 .net *"_s0", 0 0, L_0x55cb921d2c10;  1 drivers
L_0x55cb921d2cd0 .functor MUXZ 32, L_0x55cb921e5e10, v0x55cb921cb2a0_0, L_0x55cb921d2c10, C4<>;
S_0x55cb921cbb50 .scope module, "RdRtSelRF" "Mux5" 3 143, 8 11 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "Out"
    .port_info 1 /INPUT 5 "I0"
    .port_info 2 /INPUT 5 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55cb921e6ff0 .functor NOT 1, L_0x55cb921e7420, C4<0>, C4<0>, C4<0>;
v0x55cb921cbd90_0 .net "I0", 4 0, L_0x55cb921e7150;  1 drivers
v0x55cb921cbe90_0 .net "I1", 4 0, L_0x55cb921e7240;  1 drivers
v0x55cb921cbf70_0 .net "Out", 4 0, L_0x55cb921e7060;  alias, 1 drivers
v0x55cb921cc070_0 .net "Sel", 0 0, L_0x55cb921e7420;  1 drivers
v0x55cb921cc110_0 .net *"_s0", 0 0, L_0x55cb921e6ff0;  1 drivers
L_0x55cb921e7060 .functor MUXZ 5, L_0x55cb921e7240, L_0x55cb921e7150, L_0x55cb921e6ff0, C4<>;
S_0x55cb921cc2c0 .scope module, "Registers" "RegisterFile" 3 95, 10 1 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data1"
    .port_info 1 /OUTPUT 32 "data2"
    .port_info 2 /INPUT 5 "read1"
    .port_info 3 /INPUT 5 "read2"
    .port_info 4 /INPUT 5 "writeReg"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /INPUT 1 "Clk"
    .port_info 7 /INPUT 1 "Rst"
    .port_info 8 /INPUT 1 "regWen"
L_0x55cb921e4e50 .functor BUFZ 32, L_0x55cb921e4c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cb921e51c0 .functor BUFZ 32, L_0x55cb921e4f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cb921cc640_0 .net "Clk", 0 0, v0x55cb921d25e0_0;  alias, 1 drivers
v0x55cb921cc750_0 .net "Rst", 0 0, v0x55cb921d2680_0;  alias, 1 drivers
v0x55cb921cc810_0 .net *"_s0", 31 0, L_0x55cb921e4c80;  1 drivers
v0x55cb921cc8b0_0 .net *"_s10", 6 0, L_0x55cb921e4fb0;  1 drivers
L_0x7f8f0cebf258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cb921cc970_0 .net *"_s13", 1 0, L_0x7f8f0cebf258;  1 drivers
v0x55cb921ccaa0_0 .net *"_s2", 6 0, L_0x55cb921e4d20;  1 drivers
L_0x7f8f0cebf210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cb921ccb80_0 .net *"_s5", 1 0, L_0x7f8f0cebf210;  1 drivers
v0x55cb921ccc60_0 .net *"_s8", 31 0, L_0x55cb921e4f10;  1 drivers
v0x55cb921ccd40_0 .net "data1", 31 0, L_0x55cb921e4e50;  alias, 1 drivers
v0x55cb921cceb0_0 .net "data2", 31 0, L_0x55cb921e51c0;  alias, 1 drivers
v0x55cb921ccf90_0 .net "read1", 4 0, L_0x55cb921e3c40;  alias, 1 drivers
v0x55cb921cd050_0 .net "read2", 4 0, L_0x55cb921e3d10;  alias, 1 drivers
v0x55cb921cd120_0 .net "regWen", 0 0, L_0x55cb921e5230;  1 drivers
v0x55cb921cd1c0 .array "registerbank", 31 0, 31 0;
v0x55cb921cd280_0 .net "writeData", 31 0, L_0x55cb921e8f10;  alias, 1 drivers
v0x55cb921cd370_0 .net "writeReg", 4 0, L_0x55cb921e4060;  alias, 1 drivers
E_0x55cb921cc5c0 .event negedge, v0x55cb921c5070_0;
L_0x55cb921e4c80 .array/port v0x55cb921cd1c0, L_0x55cb921e4d20;
L_0x55cb921e4d20 .concat [ 5 2 0 0], L_0x55cb921e3c40, L_0x7f8f0cebf210;
L_0x55cb921e4f10 .array/port v0x55cb921cd1c0, L_0x55cb921e4fb0;
L_0x55cb921e4fb0 .concat [ 5 2 0 0], L_0x55cb921e3d10, L_0x7f8f0cebf258;
S_0x55cb921cd550 .scope module, "Shiftby2" "Shft2" 3 102, 11 10 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "In"
v0x55cb921cd730_0 .net "In", 31 0, L_0x55cb921e55f0;  alias, 1 drivers
v0x55cb921cd830_0 .net "Out", 31 0, L_0x55cb921e5bf0;  alias, 1 drivers
v0x55cb921cd920_0 .net *"_s1", 29 0, L_0x55cb921e5ac0;  1 drivers
L_0x7f8f0cebf378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cb921cd9f0_0 .net/2u *"_s2", 1 0, L_0x7f8f0cebf378;  1 drivers
L_0x55cb921e5ac0 .part L_0x55cb921e55f0, 0, 30;
L_0x55cb921e5bf0 .concat [ 2 30 0 0], L_0x7f8f0cebf378, L_0x55cb921e5ac0;
S_0x55cb921cdb30 .scope module, "Shiftby2Jump" "Shft2Jump" 3 99, 11 20 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "Out"
    .port_info 1 /INPUT 26 "In"
v0x55cb921cde50_0 .net "In", 25 0, L_0x55cb921e59d0;  1 drivers
v0x55cb921cdf50_0 .net "Out", 27 0, L_0x55cb921e5930;  alias, 1 drivers
L_0x7f8f0cebf330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cb921ce030_0 .net/2u *"_s0", 1 0, L_0x7f8f0cebf330;  1 drivers
L_0x55cb921e5930 .concat [ 2 26 0 0], L_0x7f8f0cebf330, L_0x55cb921e59d0;
S_0x55cb921ce180 .scope module, "SignExtend" "SignExt" 3 97, 11 1 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 16 "In"
v0x55cb921ce390_0 .net "In", 15 0, L_0x55cb921e5780;  1 drivers
v0x55cb921ce490_0 .net "Out", 31 0, L_0x55cb921e55f0;  alias, 1 drivers
v0x55cb921ce580_0 .net *"_s1", 0 0, L_0x55cb921e5320;  1 drivers
L_0x7f8f0cebf2a0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55cb921ce650_0 .net/2u *"_s2", 15 0, L_0x7f8f0cebf2a0;  1 drivers
v0x55cb921ce730_0 .net *"_s4", 31 0, L_0x55cb921e53c0;  1 drivers
L_0x7f8f0cebf2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cb921ce860_0 .net/2u *"_s6", 15 0, L_0x7f8f0cebf2e8;  1 drivers
v0x55cb921ce940_0 .net *"_s8", 31 0, L_0x55cb921e5500;  1 drivers
L_0x55cb921e5320 .part L_0x55cb921e5780, 15, 1;
L_0x55cb921e53c0 .concat [ 16 16 0 0], L_0x55cb921e5780, L_0x7f8f0cebf2a0;
L_0x55cb921e5500 .concat [ 16 16 0 0], L_0x55cb921e5780, L_0x7f8f0cebf2e8;
L_0x55cb921e55f0 .functor MUXZ 32, L_0x55cb921e5500, L_0x55cb921e53c0, L_0x55cb921e5320, C4<>;
S_0x55cb921cea80 .scope module, "pipRegCntrl" "pipeRegControl" 3 41, 12 1 0, S_0x55cb921831f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nop"
    .port_info 1 /OUTPUT 4 "stall"
    .port_info 2 /OUTPUT 1 "flush"
    .port_info 3 /INPUT 2 "hazType"
    .port_info 4 /INPUT 1 "Clk"
v0x55cb921ced30_0 .net "Clk", 0 0, v0x55cb921d25e0_0;  alias, 1 drivers
v0x55cb921cedf0_0 .var "State", 1 0;
v0x55cb921ceed0_0 .var "flush", 0 0;
v0x55cb921cefa0_0 .net "hazType", 1 0, L_0x55cb921d2740;  alias, 1 drivers
v0x55cb921cf090_0 .var "nop", 0 0;
v0x55cb921cf180_0 .var "stall", 3 0;
E_0x55cb921cecd0 .event edge, v0x55cb921cedf0_0;
    .scope S_0x55cb921c67a0;
T_0 ;
    %wait E_0x55cb921c6a70;
    %load/vec4 v0x55cb921c7130_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55cb921c7450_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c71f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c72b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c71f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c72b0_0, 0;
T_0.1 ;
    %load/vec4 v0x55cb921c6c20_0;
    %load/vec4 v0x55cb921c6b20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55cb921c6b20_0;
    %load/vec4 v0x55cb921c6ce0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55cb921c6b20_0;
    %load/vec4 v0x55cb921c6da0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c72b0_0, 0;
T_0.4 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55cb921c7070_0;
    %load/vec4 v0x55cb921c6f90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x55cb921c6f90_0;
    %load/vec4 v0x55cb921c6ce0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55cb921c6f90_0;
    %load/vec4 v0x55cb921c6da0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c72b0_0, 0;
T_0.8 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55cb921c6e80_0;
    %load/vec4 v0x55cb921c6f90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x55cb921c6b20_0;
    %load/vec4 v0x55cb921c6ce0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55cb921c6b20_0;
    %load/vec4 v0x55cb921c6da0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c72b0_0, 0;
T_0.12 ;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c74f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c71f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c72b0_0, 0;
T_0.11 ;
T_0.7 ;
T_0.3 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55cb921cea80;
T_1 ;
    %wait E_0x55cb921cc5c0;
    %load/vec4 v0x55cb921cefa0_0;
    %assign/vec4 v0x55cb921cedf0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55cb921cea80;
T_2 ;
    %wait E_0x55cb921cecd0;
    %load/vec4 v0x55cb921cedf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921cf090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921ceed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921cf090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921ceed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921cf090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921ceed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921cf090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921ceed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921cf090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921ceed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cf180_0, 4, 5;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55cb921c8370;
T_3 ;
    %vpi_call 9 8 "$readmemh", "Instruction_Memory.txt", v0x55cb921c9730 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55cb921cae00;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cb921cb2a0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x55cb921cae00;
T_5 ;
    %wait E_0x55cb921cb040;
    %load/vec4 v0x55cb921cb0c0_0;
    %load/vec4 v0x55cb921cb1c0_0;
    %add;
    %store/vec4 v0x55cb921cb2a0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55cb921cc2c0;
T_6 ;
    %wait E_0x55cb921ad850;
    %load/vec4 v0x55cb921cc750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 10 13 "$readmemh", "Register_File.txt", v0x55cb921cd1c0 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55cb921cc2c0;
T_7 ;
    %wait E_0x55cb921cc5c0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cb921cd1c0, 0, 4;
    %load/vec4 v0x55cb921cd120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55cb921cd280_0;
    %load/vec4 v0x55cb921cd370_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cb921cd1c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55cb921c76d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cb921c7b20_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x55cb921c76d0;
T_9 ;
    %wait E_0x55cb921c78c0;
    %load/vec4 v0x55cb921c7940_0;
    %load/vec4 v0x55cb921c7a40_0;
    %add;
    %store/vec4 v0x55cb921c7b20_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55cb921c3ea0;
T_10 ;
    %wait E_0x55cb921ad5f0;
    %load/vec4 v0x55cb921c45f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c49d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4420_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55cb921c4910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c46d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cb921c4350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb921c4290_0, 0;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55cb9219ecb0;
T_11 ;
    %wait E_0x55cb9211af20;
    %load/vec4 v0x55cb921ac420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cb921ab610_0, 0;
    %jmp T_11.10;
T_11.0 ;
    %load/vec4 v0x55cb921a9fa0_0;
    %load/vec4 v0x55cb921accf0_0;
    %and;
    %assign/vec4 v0x55cb921ab610_0, 0;
    %jmp T_11.10;
T_11.1 ;
    %load/vec4 v0x55cb921a9fa0_0;
    %load/vec4 v0x55cb921accf0_0;
    %or;
    %assign/vec4 v0x55cb921ab610_0, 0;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x55cb921a9fa0_0;
    %load/vec4 v0x55cb921accf0_0;
    %add;
    %assign/vec4 v0x55cb921ab610_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x55cb921a9fa0_0;
    %load/vec4 v0x55cb921accf0_0;
    %sub;
    %assign/vec4 v0x55cb921ab610_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x55cb921a9fa0_0;
    %load/vec4 v0x55cb921accf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %assign/vec4 v0x55cb921ab610_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x55cb921a9fa0_0;
    %load/vec4 v0x55cb921accf0_0;
    %or;
    %inv;
    %assign/vec4 v0x55cb921ab610_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x55cb921a9fa0_0;
    %ix/getv 4, v0x55cb921accf0_0;
    %shiftl 4;
    %assign/vec4 v0x55cb921ab610_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x55cb921a9fa0_0;
    %ix/getv 4, v0x55cb921accf0_0;
    %shiftr 4;
    %assign/vec4 v0x55cb921ab610_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x55cb921a9fa0_0;
    %ix/getv 4, v0x55cb921accf0_0;
    %shiftr 4;
    %assign/vec4 v0x55cb921ab610_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55cb921c3970;
T_12 ;
    %wait E_0x55cb9211a8f0;
    %load/vec4 v0x55cb921c3bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55cb921a3370_0, 0, 4;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55cb921a3370_0, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55cb921c3c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55cb921a3370_0, 0, 4;
    %jmp T_12.11;
T_12.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55cb921a3370_0, 0, 4;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55cb921a3370_0, 0, 4;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55cb921a3370_0, 0, 4;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55cb921a3370_0, 0, 4;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55cb921a3370_0, 0, 4;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55cb921a3370_0, 0, 4;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55cb921c4c90;
T_13 ;
    %vpi_call 6 11 "$readmemh", "Data_Memory.txt", v0x55cb921c6460 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55cb921c4c90;
T_14 ;
    %wait E_0x55cb921ad850;
    %load/vec4 v0x55cb921c65e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55cb921c53c0_0;
    %split/vec4 8;
    %ix/getv 3, v0x55cb921c4f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cb921c6460, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55cb921c4f70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cb921c6460, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55cb921c4f70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cb921c6460, 0, 4;
    %load/vec4 v0x55cb921c4f70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cb921c6460, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55cb921831f0;
T_15 ;
    %wait E_0x55cb9211b140;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cb921d0600_0, 0, 32;
    %pushi/vec4 4227858432, 0, 64;
    %assign/vec4 v0x55cb921cfe70_0, 0;
    %pushi/vec4 0, 0, 120;
    %assign/vec4 v0x55cb921cfd90_0, 0;
    %pushi/vec4 0, 0, 73;
    %assign/vec4 v0x55cb921cfc10_0, 0;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0x55cb921d0430_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55cb921831f0;
T_16 ;
    %wait E_0x55cb921ad850;
    %load/vec4 v0x55cb921d20e0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x55cb921d06c0_0;
    %assign/vec4 v0x55cb921d0600_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55cb921d0600_0;
    %assign/vec4 v0x55cb921d0600_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55cb921831f0;
T_17 ;
    %wait E_0x55cb921ad850;
    %load/vec4 v0x55cb921d20e0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x55cb921d0010_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfe70_0, 4, 5;
    %load/vec4 v0x55cb921d15e0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfe70_0, 4, 5;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55cb921cfe70_0;
    %assign/vec4 v0x55cb921cfe70_0, 0;
T_17.1 ;
    %load/vec4 v0x55cb921d1420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 4227858432, 0, 64;
    %assign/vec4 v0x55cb921cfe70_0, 0;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55cb921831f0;
T_18 ;
    %wait E_0x55cb921ad850;
    %load/vec4 v0x55cb921d20e0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x55cb921d1280_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfd90_0, 4, 5;
    %load/vec4 v0x55cb921d1350_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfd90_0, 4, 5;
    %load/vec4 v0x55cb921cfcd0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfd90_0, 4, 5;
    %load/vec4 v0x55cb921d1ff0_0;
    %load/vec4 v0x55cb921d1cf0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfd90_0, 4, 5;
    %load/vec4 v0x55cb921cf860_0;
    %ix/load 4, 106, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfd90_0, 4, 5;
    %load/vec4 v0x55cb921d1c00_0;
    %ix/load 4, 114, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfd90_0, 4, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55cb921d1a70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x55cb921d1c00_0;
    %load/vec4 v0x55cb921cf860_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %assign/vec4 v0x55cb921cfd90_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55cb921cfd90_0;
    %assign/vec4 v0x55cb921cfd90_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55cb921831f0;
T_19 ;
    %wait E_0x55cb921ad850;
    %load/vec4 v0x55cb921d20e0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x55cb921cf4e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfc10_0, 4, 5;
    %load/vec4 v0x55cb921cfd90_0;
    %parti/s 32, 32, 7;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfc10_0, 4, 5;
    %load/vec4 v0x55cb921cf900_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfc10_0, 4, 5;
    %load/vec4 v0x55cb921d2270_0;
    %ix/load 4, 68, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921cfc10_0, 4, 5;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55cb921cfc10_0;
    %assign/vec4 v0x55cb921cfc10_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55cb921831f0;
T_20 ;
    %wait E_0x55cb921ad850;
    %load/vec4 v0x55cb921cfb50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921d0430_0, 4, 5;
    %load/vec4 v0x55cb921cfc10_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921d0430_0, 4, 5;
    %load/vec4 v0x55cb921d2380_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921d0430_0, 4, 5;
    %load/vec4 v0x55cb921cf9e0_0;
    %ix/load 4, 69, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb921d0430_0, 4, 5;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55cb92187b20;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb921d25e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb921d2680_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb921d2680_0, 0, 1;
T_21.0 ;
    %delay 1, 0;
    %load/vec4 v0x55cb921d25e0_0;
    %inv;
    %store/vec4 v0x55cb921d25e0_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x55cb92187b20;
T_22 ;
    %vpi_call 2 20 "$dumpfile", "Test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55cb92187b20 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb921d2680_0, 0, 1;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "PipelinedMIPS_tb.v";
    "./PipelinedMIPS.v";
    "./ALU.v";
    "./Control.v";
    "./Data_Memory_File.v";
    "./HazardUnit.v";
    "./Mux.v";
    "./Instruction_Memory_File.v";
    "./Register_File.v";
    "./SignExtension.v";
    "./PipelineRegisterController.v";
