$date
	Fri Mar 29 06:50:32 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_divider $end
$var wire 1 ! ok $end
$var wire 1 " err $end
$var wire 8 # R [7:0] $end
$var wire 8 $ Q [7:0] $end
$var reg 8 % A [7:0] $end
$var reg 8 & B [7:0] $end
$var reg 1 ' clock $end
$var reg 1 ( reset $end
$var reg 1 ) start $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
0'
b1010 &
b1000000 %
b0 $
b0 #
0"
1!
$end
#50
1'
#100
0'
#150
1'
#200
0'
#250
1'
#300
0'
#350
1'
#400
0'
#450
1'
#500
0'
#550
1'
#600
0'
#650
1'
#700
0'
#750
1'
#800
0'
#850
1'
#900
0'
#950
1'
#1000
0'
1)
0(
#1050
0!
b1000000 $
1'
#1100
0'
#1150
b10000000 $
1'
#1200
0'
#1250
b0 $
b1 #
1'
#1300
0'
#1350
b10 #
1'
#1400
0'
#1450
b100 #
1'
#1500
0'
#1550
b1000 #
1'
#1600
0'
#1650
b1 $
b110 #
1'
#1700
0'
#1750
b11 $
b10 #
1'
#1800
0'
#1850
1!
b110 $
b100 #
1'
#1900
0'
