// Seed: 254219595
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  assign id_1 = 1;
  logic id_3;
  assign id_2 = 1;
  assign id_1 = id_3;
  type_0 id_4 (
      .id_0(1),
      .id_1(id_3)
  );
  integer id_5;
endmodule
