// This Source Code Form is subject to the terms of the Mozilla Public
// License, v. 2.0. If a copy of the MPL was not distributed with this
// file, You can obtain one at https://mozilla.org/MPL/2.0/.

#![no_std]

pub use embedded_hal::serial::{Read, Write};
use ast1060_pac as device;
use unwrap_lite::UnwrapLite;

#[derive(Clone, Copy, Eq, PartialEq, Debug)]
pub enum Error {
    Frame,
    Parity,
    Noise,
    BufFull,
}

pub struct Usart<'a> {
    usart: &'a device::uart::RegisterBlock,
}

impl<'a> From<&'a device::uart::RegisterBlock> for Usart<'a> {
    // this function assumes that all necessary configuration of the syscon,
    // flexcomm and gpio have been done
    fn from(usart: &'a device::uart::RegisterBlock) -> Self {
        unsafe {
            usart.uartfcr().write(|w| {
                w.enbl_uartfifo().set_bit();
                w.rx_fiforst().set_bit();
                w.tx_fiforst().set_bit();
                w.define_the_rxr_fifointtrigger_level().bits(0b10) // Example trigger level
            });
        }

        // Self { usart }.set_rate(Rate::MBaud1_5).set_8n1().interrupt_enable()
        Self { usart }.set_rate(Rate::MBaud1_5).set_8n1().interrupt_enable()
        // Self { usart }.interrupt_enable()
    }
}

impl Write<u8> for Usart<'_> {
    type Error = Error;

    fn flush(&mut self) -> nb::Result<(), Error> {
        if self.is_tx_idle() {
            Ok(())
        } else {
            Err(nb::Error::WouldBlock)
        }
    }

    fn write(&mut self, byte: u8) -> nb::Result<(), Error> {
        if !self.is_tx_full() {
            // This is unsafe because we can transmit 7, 8 or 9 bits but the
            // interface can't know what it's been configured for.
            self.usart.uartthr().write(|w| unsafe { w.bits(byte as u32) });
            Ok(())
        } else {
            Err(nb::Error::WouldBlock)
        }
    }
}

impl Read<u8> for Usart<'_> {
    type Error = Error;

    fn read(&mut self) -> nb::Result<u8, Self::Error> {
        if !self.is_rx_empty() {
            let byte = self.usart.uartrbr().read().bits() as u8;
            if self.is_rx_frame_err() {
                Err(nb::Error::Other(Error::Frame))
            } else if self.is_rx_parity_err() {
                Err(nb::Error::Other(Error::Parity))
            } else if self.is_rx_noise_err() {
                Err(nb::Error::Other(Error::Noise))
            } else {
                // assume 8 bit data
                Ok(byte.try_into().unwrap_lite())
            }
        } else {
            Err(nb::Error::WouldBlock)
        }
    }
}

pub enum Rate {
    Baud9600,
    Baud19200,
    MBaud1_5,
}

impl<'a> Usart<'a> {
    pub fn set_rate(self, rate: Rate) -> Self {
        // These baud rates assume that the uart clock is set to 24Mhz.
        
        // Enable DLAB to access divisor latch registers
        self.usart.uartlcr().modify(|_, w| w.dlab().set_bit());
        
        // Divisor = 24M / (13 * 16 * Baud Rate)
        match rate {
            Rate::Baud9600 => {
                self.usart.uartdlh().write(|w| unsafe { w.bits(0) });
                self.usart.uartdll().write(|w| unsafe { w.bits(12) });
            }
            Rate::Baud19200 => {
                self.usart.uartdlh().write(|w| unsafe { w.bits(0) });
                self.usart.uartdll().write(|w| unsafe { w.bits(6) });
            }
            Rate::MBaud1_5 => {
                self.usart.uartdlh().write(|w| unsafe { w.bits(0) });
                self.usart.uartdll().write(|w| unsafe { w.bits(1) });
            }
        }
        // Disable DLAB to access other registers
        self.usart.uartlcr().modify(|_, w| w.dlab().clear_bit());

        self
    }

    pub fn interrupt_enable(self) -> Self {

        self.usart.uartier().write(|w| {
            w.erbfi().set_bit(); // Enable Received Data Available Interrupt
            // w.etbei().set_bit(); // Enable Transmitter Holding Register Empty Interrupt
            // w.elsi().set_bit(); // Enable Receiver Line Status Interrupt
            // w.edssi().set_bit() // Enable Modem Status Interrupt
            w
        });

        self
    }

    pub fn set_8n1(self) -> Self {
        self
    }

    pub fn is_tx_full(&self) -> bool {
        !self.usart.uartlsr().read().thre().bit()
    }

    pub fn is_rx_empty(&self) -> bool {
        !self.usart.uartlsr().read().dr().bit()
    }

    pub fn is_rx_frame_err(&self) -> bool {
        self.usart.uartlsr().read().fe().bit_is_set()
    }

    pub fn is_rx_parity_err(&self) -> bool {
        self.usart.uartlsr().read().pe().bit_is_set()
    }

    pub fn is_rx_noise_err(&self) -> bool {
        // self.usart.uartlsr().read().rxnoise().bit()
        false
    }

    pub fn read_interrupt_status(&self) -> u8 {
        self.usart.uartiir().read().intdecoding_table().bits() & 0x07
    }

    pub fn read_line_status(&self) -> u8 {
        self.usart.uartlsr().read().bits() as u8
    }

    pub fn read_modem_status(&self) -> u8 {
        self.usart.uartmsr().read().bits() as u8
    }

    pub fn is_tx_idle(&self) -> bool {
        // self.usart.uartlsr().read().txter_empty().bit_is_set()
        // self.usart.uartlsr().read().txter_empty().bit_is_set()
        self.usart.uartiir().read().intdecoding_table() == 0x01
    }

    pub fn set_tx_idle_interrupt(&self) {
        self.usart.uartier().modify(|_, w| w.etbei().set_bit());
    }

    pub fn clear_tx_idle_interrupt(&self) {
        // self.usart.uartier().write(|w| w.etbei().clear_bit());
        self.usart.uartier().modify(|_, w| w.etbei().clear_bit());
    }
}
