#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000021c0208bd80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021c01fb6fb0 .scope module, "tb_RegisterFile" "tb_RegisterFile" 3 3;
 .timescale 0 0;
v0000021c01fb1bf0_0 .var "clk", 0 0;
v0000021c01fb2870_0 .var "ra1", 2 0;
v0000021c01fb1f10_0 .var "ra2", 2 0;
v0000021c01fb2370_0 .net "rd1", 7 0, L_0000021c01fbee70;  1 drivers
v0000021c01fb1fb0_0 .net "rd2", 7 0, L_0000021c01fbeaf0;  1 drivers
v0000021c01fb2410_0 .var "rst", 0 0;
v0000021c01fb2910_0 .var "wa3", 2 0;
v0000021c01fb25f0_0 .var "wd3", 7 0;
v0000021c01fb1d30_0 .var "we3", 0 0;
S_0000021c01fb7140 .scope module, "register" "RegisterFile" 3 12, 4 1 0, S_0000021c01fb6fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "wd3";
    .port_info 1 /INPUT 3 "wa3";
    .port_info 2 /INPUT 3 "ra1";
    .port_info 3 /INPUT 3 "ra2";
    .port_info 4 /INPUT 1 "we3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 8 "rd1";
    .port_info 8 /OUTPUT 8 "rd2";
P_0000021c01fa4e60 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
L_0000021c01fbee70 .functor BUFZ 8, L_0000021c01fb1b50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000021c01fbeaf0 .functor BUFZ 8, L_0000021c01fb2550, C4<00000000>, C4<00000000>, C4<00000000>;
v0000021c01fb7370_0 .net *"_ivl_0", 7 0, L_0000021c01fb1b50;  1 drivers
v0000021c01f82c30_0 .net *"_ivl_10", 4 0, L_0000021c01fb29b0;  1 drivers
L_0000021c020114f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021c02010830_0 .net *"_ivl_13", 1 0, L_0000021c020114f0;  1 drivers
v0000021c02010ce0_0 .net *"_ivl_2", 4 0, L_0000021c01fb1e70;  1 drivers
L_0000021c020114a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021c02010d80_0 .net *"_ivl_5", 1 0, L_0000021c020114a8;  1 drivers
v0000021c02010e20_0 .net *"_ivl_8", 7 0, L_0000021c01fb2550;  1 drivers
v0000021c02010ec0_0 .net "clk", 0 0, v0000021c01fb1bf0_0;  1 drivers
v0000021c02010f60_0 .net "ra1", 2 0, v0000021c01fb2870_0;  1 drivers
v0000021c02011000_0 .net "ra2", 2 0, v0000021c01fb1f10_0;  1 drivers
v0000021c01fb22d0_0 .net "rd1", 7 0, L_0000021c01fbee70;  alias, 1 drivers
v0000021c01fb2230_0 .net "rd2", 7 0, L_0000021c01fbeaf0;  alias, 1 drivers
v0000021c01fb2730 .array "registradores", 0 7, 7 0;
v0000021c01fb1c90_0 .net "rst", 0 0, v0000021c01fb2410_0;  1 drivers
v0000021c01fb2050_0 .net "wa3", 2 0, v0000021c01fb2910_0;  1 drivers
v0000021c01fb24b0_0 .net "wd3", 7 0, v0000021c01fb25f0_0;  1 drivers
v0000021c01fb1dd0_0 .net "we3", 0 0, v0000021c01fb1d30_0;  1 drivers
E_0000021c01fa5360 .event posedge, v0000021c02010ec0_0;
L_0000021c01fb1b50 .array/port v0000021c01fb2730, L_0000021c01fb1e70;
L_0000021c01fb1e70 .concat [ 3 2 0 0], v0000021c01fb2870_0, L_0000021c020114a8;
L_0000021c01fb2550 .array/port v0000021c01fb2730, L_0000021c01fb29b0;
L_0000021c01fb29b0 .concat [ 3 2 0 0], v0000021c01fb1f10_0, L_0000021c020114f0;
    .scope S_0000021c01fb7140;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021c01fb2730, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000021c01fb7140;
T_1 ;
    %wait E_0000021c01fa5360;
    %load/vec4 v0000021c01fb2050_0;
    %cmpi/ne 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0000021c01fb1dd0_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000021c01fb24b0_0;
    %load/vec4 v0000021c01fb2050_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c01fb2730, 0, 4;
T_1.0 ;
    %load/vec4 v0000021c01fb1c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c01fb2730, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c01fb2730, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c01fb2730, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c01fb2730, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c01fb2730, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c01fb2730, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c01fb2730, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c01fb2730, 0, 4;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021c01fb6fb0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021c01fb25f0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021c01fb2910_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021c01fb2870_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021c01fb1f10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c01fb1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c01fb2410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c01fb1bf0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000021c01fb6fb0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0000021c01fb1bf0_0;
    %inv;
    %store/vec4 v0000021c01fb1bf0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021c01fb6fb0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c01fb1d30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021c01fb2910_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0000021c01fb25f0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021c01fb2910_0, 0, 3;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021c01fb25f0_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021c01fb2870_0, 0, 3;
    %delay 3, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021c01fb1f10_0, 0, 3;
    %delay 3, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021c01fb2910_0, 0, 3;
    %pushi/vec4 175, 0, 8;
    %store/vec4 v0000021c01fb25f0_0, 0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021c01fb2870_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021c01fb1f10_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c01fb2410_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000021c01fb6fb0;
T_5 ;
    %vpi_call/w 3 65 "$dumpfile", "RegisterFile.vcd" {0 0 0};
    %vpi_call/w 3 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021c01fb7140 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000021c01fb6fb0;
T_6 ;
    %delay 25, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_RegisterFile.sv";
    "./RegisterFile.sv";
