// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ConvLayer_HH_
#define _ConvLayer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Conv10.h"
#include "CNN_Core_uitofp_3qcK.h"
#include "CNN_Core_fptrunc_rcU.h"
#include "CNN_Core_fpext_32sc4.h"
#include "CNN_Core_fexp_32ntde.h"
#include "CNN_Core_dadd_64nudo.h"
#include "CNN_Core_ddiv_64nvdy.h"
#include "ConvLayer_convlayDeQ.h"
#include "ConvLayer_convlayFfa.h"
#include "ConvLayer_convlayGfk.h"
#include "ConvLayer_p_temp_Hfu.h"
#include "ConvLayer_p_outpuIfE.h"

namespace ap_rtl {

struct ConvLayer : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_val_V_address0;
    sc_out< sc_logic > input_val_V_ce0;
    sc_in< sc_lv<32> > input_val_V_q0;
    sc_out< sc_lv<10> > convlayer_output_val_V_address0;
    sc_out< sc_logic > convlayer_output_val_V_ce0;
    sc_out< sc_logic > convlayer_output_val_V_we0;
    sc_out< sc_lv<32> > convlayer_output_val_V_d0;
    sc_out< sc_lv<4> > convlayer_output_rows_address0;
    sc_out< sc_logic > convlayer_output_rows_ce0;
    sc_out< sc_logic > convlayer_output_rows_we0;
    sc_out< sc_lv<5> > convlayer_output_rows_d0;
    sc_out< sc_lv<4> > convlayer_output_cols_address0;
    sc_out< sc_logic > convlayer_output_cols_ce0;
    sc_out< sc_logic > convlayer_output_cols_we0;
    sc_out< sc_lv<5> > convlayer_output_cols_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const2;


    // Module declarations
    ConvLayer(sc_module_name name);
    SC_HAS_PROCESS(ConvLayer);

    ~ConvLayer();

    sc_trace_file* mVcdFile;

    ConvLayer_convlayDeQ* convlayer2_k_rows_U;
    ConvLayer_convlayDeQ* convlayer2_k_cols_U;
    ConvLayer_convlayFfa* convlayer2_k_val_V_U;
    ConvLayer_convlayGfk* convlayer2_b_V_U;
    ConvLayer_p_temp_Hfu* p_temp_val_V_U;
    ConvLayer_p_outpuIfE* p_output_val_V_U;
    Conv10* grp_Conv10_fu_567;
    CNN_Core_uitofp_3qcK<1,2,32,32>* CNN_Core_uitofp_3qcK_U140;
    CNN_Core_fptrunc_rcU<1,1,64,32>* CNN_Core_fptrunc_rcU_U141;
    CNN_Core_fpext_32sc4<1,1,32,64>* CNN_Core_fpext_32sc4_U142;
    CNN_Core_fpext_32sc4<1,1,32,64>* CNN_Core_fpext_32sc4_U143;
    CNN_Core_fexp_32ntde<1,5,32,32,32>* CNN_Core_fexp_32ntde_U144;
    CNN_Core_dadd_64nudo<1,4,64,64,64>* CNN_Core_dadd_64nudo_U145;
    CNN_Core_ddiv_64nvdy<1,15,64,64,64>* CNN_Core_ddiv_64nvdy_U146;
    sc_signal< sc_lv<21> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > convlayer2_k_rows_address0;
    sc_signal< sc_logic > convlayer2_k_rows_ce0;
    sc_signal< sc_lv<3> > convlayer2_k_rows_q0;
    sc_signal< sc_lv<7> > convlayer2_k_cols_address0;
    sc_signal< sc_logic > convlayer2_k_cols_ce0;
    sc_signal< sc_lv<3> > convlayer2_k_cols_q0;
    sc_signal< sc_lv<11> > convlayer2_k_val_V_address0;
    sc_signal< sc_logic > convlayer2_k_val_V_ce0;
    sc_signal< sc_lv<18> > convlayer2_k_val_V_q0;
    sc_signal< sc_lv<4> > convlayer2_b_V_address0;
    sc_signal< sc_logic > convlayer2_b_V_ce0;
    sc_signal< sc_lv<15> > convlayer2_b_V_q0;
    sc_signal< sc_lv<3> > j_0_i_reg_488;
    sc_signal< sc_lv<4> > j_0_i4_reg_511;
    sc_signal< sc_lv<4> > j_0_i2_reg_533;
    sc_signal< sc_lv<4> > j_0_i3_reg_555;
    sc_signal< sc_lv<8> > i_cast_fu_629_p1;
    sc_signal< sc_lv<8> > i_cast_reg_1976;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > i_7_fu_639_p2;
    sc_signal< sc_lv<4> > i_7_reg_1984;
    sc_signal< sc_lv<1> > exitcond7_fu_645_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > i_6_fu_651_p2;
    sc_signal< sc_lv<4> > i_6_reg_1993;
    sc_signal< sc_lv<8> > tmp_138_cast_fu_665_p1;
    sc_signal< sc_lv<8> > tmp_138_cast_reg_1998;
    sc_signal< sc_lv<4> > j_4_fu_675_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > j_5_fu_701_p2;
    sc_signal< sc_lv<3> > j_5_reg_2014;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<35> > tmp_137_fu_772_p2;
    sc_signal< sc_lv<35> > tmp_137_reg_2019;
    sc_signal< sc_lv<1> > exitcond_fu_695_p2;
    sc_signal< sc_lv<64> > tmp_70_fu_778_p1;
    sc_signal< sc_lv<64> > tmp_70_reg_2034;
    sc_signal< sc_lv<3> > p_kernel_rows_reg_2045;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > p_kernel_cols_reg_2050;
    sc_signal< sc_lv<1> > exitcond3_fu_783_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<3> > i_9_fu_788_p2;
    sc_signal< sc_lv<3> > i_9_reg_2059;
    sc_signal< sc_lv<12> > tmp_141_fu_819_p2;
    sc_signal< sc_lv<12> > tmp_141_reg_2064;
    sc_signal< sc_lv<1> > exitcond1_fu_925_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_2194;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<3> > j_8_fu_930_p2;
    sc_signal< sc_lv<3> > j_8_reg_2198;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > exitcond8_i_fu_1079_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<4> > i_11_fu_1085_p2;
    sc_signal< sc_lv<4> > i_11_reg_2212;
    sc_signal< sc_lv<8> > tmp_157_cast_fu_1099_p1;
    sc_signal< sc_lv<8> > tmp_157_cast_reg_2217;
    sc_signal< sc_lv<1> > exitcond_i_fu_1103_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_2222;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state14_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state15_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<4> > j_7_fu_1109_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<6> > p_output_val_V_addr_6_reg_2236;
    sc_signal< sc_lv<8> > tmp_140_cast_fu_1145_p1;
    sc_signal< sc_lv<8> > tmp_140_cast_reg_2242;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<33> > tmp_71_fu_1149_p1;
    sc_signal< sc_lv<33> > tmp_71_reg_2247;
    sc_signal< sc_lv<32> > tmp_65_fu_1153_p1;
    sc_signal< sc_lv<32> > tmp_65_reg_2252;
    sc_signal< sc_lv<1> > exitcond2_i_fu_1157_p2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<4> > i_8_fu_1163_p2;
    sc_signal< sc_lv<4> > i_8_reg_2261;
    sc_signal< sc_lv<8> > tmp_146_cast_fu_1177_p1;
    sc_signal< sc_lv<8> > tmp_146_cast_reg_2266;
    sc_signal< sc_lv<1> > exitcond_i1_fu_1181_p2;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state19_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state22_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state23_pp3_stage0_iter4;
    sc_signal< bool > ap_block_state24_pp3_stage0_iter5;
    sc_signal< bool > ap_block_state25_pp3_stage0_iter6;
    sc_signal< bool > ap_block_state26_pp3_stage0_iter7;
    sc_signal< bool > ap_block_state27_pp3_stage0_iter8;
    sc_signal< bool > ap_block_state28_pp3_stage0_iter9;
    sc_signal< bool > ap_block_state29_pp3_stage0_iter10;
    sc_signal< bool > ap_block_state30_pp3_stage0_iter11;
    sc_signal< bool > ap_block_state31_pp3_stage0_iter12;
    sc_signal< bool > ap_block_state32_pp3_stage0_iter13;
    sc_signal< bool > ap_block_state33_pp3_stage0_iter14;
    sc_signal< bool > ap_block_state34_pp3_stage0_iter15;
    sc_signal< bool > ap_block_state35_pp3_stage0_iter16;
    sc_signal< bool > ap_block_state36_pp3_stage0_iter17;
    sc_signal< bool > ap_block_state37_pp3_stage0_iter18;
    sc_signal< bool > ap_block_state38_pp3_stage0_iter19;
    sc_signal< bool > ap_block_state39_pp3_stage0_iter20;
    sc_signal< bool > ap_block_state40_pp3_stage0_iter21;
    sc_signal< bool > ap_block_state41_pp3_stage0_iter22;
    sc_signal< bool > ap_block_state42_pp3_stage0_iter23;
    sc_signal< bool > ap_block_state43_pp3_stage0_iter24;
    sc_signal< bool > ap_block_state44_pp3_stage0_iter25;
    sc_signal< bool > ap_block_state45_pp3_stage0_iter26;
    sc_signal< bool > ap_block_state46_pp3_stage0_iter27;
    sc_signal< bool > ap_block_state47_pp3_stage0_iter28;
    sc_signal< bool > ap_block_state48_pp3_stage0_iter29;
    sc_signal< bool > ap_block_state49_pp3_stage0_iter30;
    sc_signal< bool > ap_block_state50_pp3_stage0_iter31;
    sc_signal< bool > ap_block_state51_pp3_stage0_iter32;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter18_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter25_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter26_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter27_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter28_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter29_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter30_reg;
    sc_signal< sc_lv<1> > exitcond_i1_reg_2271_pp3_iter31_reg;
    sc_signal< sc_lv<4> > j_9_fu_1187_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter1_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter2_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter3_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter4_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter5_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter6_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter7_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter8_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter9_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter10_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter11_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter12_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter13_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter14_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter15_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter16_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter17_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter18_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter19_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter20_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter21_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter22_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter23_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter24_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter25_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter26_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter27_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter28_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter29_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter30_reg;
    sc_signal< sc_lv<6> > p_output_val_V_addr_4_reg_2280_pp3_iter31_reg;
    sc_signal< sc_lv<1> > tmp_82_fu_1221_p2;
    sc_signal< sc_lv<1> > tmp_82_reg_2286;
    sc_signal< sc_lv<1> > tmp_82_reg_2286_pp3_iter2_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_2286_pp3_iter3_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_2286_pp3_iter4_reg;
    sc_signal< sc_lv<1> > is_neg_fu_1227_p3;
    sc_signal< sc_lv<1> > is_neg_reg_2291;
    sc_signal< sc_lv<1> > is_neg_reg_2291_pp3_iter2_reg;
    sc_signal< sc_lv<1> > is_neg_reg_2291_pp3_iter3_reg;
    sc_signal< sc_lv<1> > is_neg_reg_2291_pp3_iter4_reg;
    sc_signal< sc_lv<32> > p_Val2_43_fu_1241_p3;
    sc_signal< sc_lv<32> > p_Val2_43_reg_2296;
    sc_signal< sc_lv<33> > p_Val2_32_cast_fu_1249_p1;
    sc_signal< sc_lv<33> > p_Val2_32_cast_reg_2301;
    sc_signal< sc_lv<32> > num_zeros_fu_1279_p1;
    sc_signal< sc_lv<32> > num_zeros_reg_2307;
    sc_signal< sc_lv<32> > msb_idx_fu_1283_p2;
    sc_signal< sc_lv<32> > msb_idx_reg_2312;
    sc_signal< sc_lv<32> > msb_idx_reg_2312_pp3_iter3_reg;
    sc_signal< sc_lv<32> > msb_idx_reg_2312_pp3_iter4_reg;
    sc_signal< sc_lv<32> > tmp32_V_3_fu_1399_p3;
    sc_signal< sc_lv<32> > tmp32_V_3_reg_2317;
    sc_signal< sc_lv<32> > tmp32_V_11_fu_1407_p1;
    sc_signal< sc_lv<32> > tmp32_V_11_reg_2322;
    sc_signal< sc_lv<8> > p_Result_s_203_reg_2327;
    sc_signal< sc_lv<32> > x_assign_fu_1471_p3;
    sc_signal< sc_lv<32> > x_assign_reg_2332;
    sc_signal< sc_lv<32> > grp_fu_614_p2;
    sc_signal< sc_lv<32> > tmp_i_i_reg_2337;
    sc_signal< sc_lv<64> > tmp_96_fu_607_p1;
    sc_signal< sc_lv<64> > tmp_96_reg_2342;
    sc_signal< sc_lv<64> > grp_fu_619_p2;
    sc_signal< sc_lv<64> > tmp_99_reg_2347;
    sc_signal< sc_lv<64> > grp_fu_624_p2;
    sc_signal< sc_lv<64> > tmp_100_reg_2352;
    sc_signal< sc_lv<1> > isneg_reg_2357;
    sc_signal< sc_lv<52> > tmp_176_fu_1508_p1;
    sc_signal< sc_lv<52> > tmp_176_reg_2363;
    sc_signal< sc_lv<1> > tmp_103_fu_1512_p2;
    sc_signal< sc_lv<1> > tmp_103_reg_2368;
    sc_signal< sc_lv<1> > tmp_104_fu_1524_p2;
    sc_signal< sc_lv<1> > tmp_104_reg_2374;
    sc_signal< sc_lv<12> > tmp_105_fu_1530_p2;
    sc_signal< sc_lv<12> > tmp_105_reg_2381;
    sc_signal< sc_lv<12> > tmp_106_fu_1536_p2;
    sc_signal< sc_lv<12> > tmp_106_reg_2386;
    sc_signal< sc_lv<1> > tmp_107_fu_1542_p2;
    sc_signal< sc_lv<1> > tmp_107_reg_2391;
    sc_signal< sc_lv<1> > exitcond5_fu_1745_p2;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<4> > i_10_fu_1751_p2;
    sc_signal< sc_lv<4> > i_10_reg_2401;
    sc_signal< sc_lv<11> > tmp_152_cast_fu_1766_p3;
    sc_signal< sc_lv<11> > tmp_152_cast_reg_2406;
    sc_signal< sc_lv<8> > tmp_154_cast_fu_1782_p1;
    sc_signal< sc_lv<8> > tmp_154_cast_reg_2411;
    sc_signal< sc_lv<1> > exitcond4_fu_1786_p2;
    sc_signal< sc_lv<1> > exitcond4_reg_2416;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state54_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state55_pp4_stage0_iter1;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<4> > j_6_fu_1792_p2;
    sc_signal< sc_lv<4> > j_6_reg_2420;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state14;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state19;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter32;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state54;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<6> > p_temp_val_V_address0;
    sc_signal< sc_logic > p_temp_val_V_ce0;
    sc_signal< sc_logic > p_temp_val_V_we0;
    sc_signal< sc_lv<32> > p_temp_val_V_q0;
    sc_signal< sc_lv<6> > p_output_val_V_address0;
    sc_signal< sc_logic > p_output_val_V_ce0;
    sc_signal< sc_logic > p_output_val_V_we0;
    sc_signal< sc_lv<32> > p_output_val_V_d0;
    sc_signal< sc_lv<32> > p_output_val_V_q0;
    sc_signal< sc_lv<6> > p_output_val_V_address1;
    sc_signal< sc_logic > p_output_val_V_ce1;
    sc_signal< sc_logic > p_output_val_V_we1;
    sc_signal< sc_lv<32> > p_output_val_V_d1;
    sc_signal< sc_lv<32> > p_output_val_V_q1;
    sc_signal< sc_logic > grp_Conv10_fu_567_ap_start;
    sc_signal< sc_logic > grp_Conv10_fu_567_ap_done;
    sc_signal< sc_logic > grp_Conv10_fu_567_ap_idle;
    sc_signal< sc_logic > grp_Conv10_fu_567_ap_ready;
    sc_signal< sc_lv<10> > grp_Conv10_fu_567_src_val_V_address0;
    sc_signal< sc_logic > grp_Conv10_fu_567_src_val_V_ce0;
    sc_signal< sc_lv<6> > grp_Conv10_fu_567_dst_val_V_address0;
    sc_signal< sc_logic > grp_Conv10_fu_567_dst_val_V_ce0;
    sc_signal< sc_logic > grp_Conv10_fu_567_dst_val_V_we0;
    sc_signal< sc_lv<32> > grp_Conv10_fu_567_dst_val_V_d0;
    sc_signal< sc_lv<4> > i_reg_430;
    sc_signal< sc_lv<4> > i_0_i1_reg_442;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > exitcond2_fu_633_p2;
    sc_signal< sc_lv<4> > j_0_i1_reg_453;
    sc_signal< sc_lv<1> > exitcond6_fu_669_p2;
    sc_signal< sc_lv<3> > j_reg_464;
    sc_signal< sc_lv<3> > i_0_i_reg_476;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<3> > ap_phi_mux_j_0_i_phi_fu_492_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<4> > i_0_i4_reg_500;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<4> > i_0_i2_reg_522;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<4> > i_0_i3_reg_544;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<4> > ap_phi_mux_j_0_i3_phi_fu_559_p4;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_logic > grp_Conv10_fu_567_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_144_cast_fu_690_p1;
    sc_signal< sc_lv<64> > tmp_74_fu_746_p1;
    sc_signal< sc_lv<64> > tmp_158_cast_fu_945_p1;
    sc_signal< sc_lv<64> > tmp_161_cast_fu_1124_p1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > tmp_155_cast_fu_1202_p1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<64> > tmp_160_cast_fu_1807_p1;
    sc_signal< sc_lv<64> > tmp_159_cast_fu_1821_p1;
    sc_signal< sc_lv<32> > p_kernel_val_V_0_0_s_fu_178;
    sc_signal< sc_lv<32> > p_kernel_val_4_V_0_s_fu_950_p1;
    sc_signal< sc_lv<32> > p_kernel_val_V_0_1_s_fu_182;
    sc_signal< sc_lv<32> > p_kernel_val_V_0_2_s_fu_186;
    sc_signal< sc_lv<32> > p_kernel_val_V_0_3_s_fu_190;
    sc_signal< sc_lv<32> > p_kernel_val_V_0_4_s_fu_194;
    sc_signal< sc_lv<32> > p_kernel_val_V_1_0_s_fu_198;
    sc_signal< sc_lv<32> > p_kernel_val_V_1_1_s_fu_202;
    sc_signal< sc_lv<32> > p_kernel_val_V_1_2_s_fu_206;
    sc_signal< sc_lv<32> > p_kernel_val_V_1_3_s_fu_210;
    sc_signal< sc_lv<32> > p_kernel_val_V_1_4_s_fu_214;
    sc_signal< sc_lv<32> > p_kernel_val_V_2_0_s_fu_218;
    sc_signal< sc_lv<32> > p_kernel_val_V_2_1_s_fu_222;
    sc_signal< sc_lv<32> > p_kernel_val_V_2_2_s_fu_226;
    sc_signal< sc_lv<32> > p_kernel_val_V_2_3_s_fu_230;
    sc_signal< sc_lv<32> > p_kernel_val_V_2_4_s_fu_234;
    sc_signal< sc_lv<32> > p_kernel_val_V_3_0_s_fu_238;
    sc_signal< sc_lv<32> > p_kernel_val_V_3_1_s_fu_242;
    sc_signal< sc_lv<32> > p_kernel_val_V_3_2_s_fu_246;
    sc_signal< sc_lv<32> > p_kernel_val_V_3_3_s_fu_250;
    sc_signal< sc_lv<32> > p_kernel_val_V_3_4_s_fu_254;
    sc_signal< sc_lv<32> > p_kernel_val_V_4_0_s_fu_258;
    sc_signal< sc_lv<32> > p_kernel_val_V_4_1_s_fu_262;
    sc_signal< sc_lv<32> > p_kernel_val_V_4_2_s_fu_266;
    sc_signal< sc_lv<32> > p_kernel_val_V_4_3_s_fu_270;
    sc_signal< sc_lv<32> > p_kernel_val_V_4_4_s_fu_274;
    sc_signal< sc_lv<32> > newSel3_fu_1736_p3;
    sc_signal< sc_lv<32> > res_fu_604_p1;
    sc_signal< sc_lv<7> > tmp_s_fu_657_p3;
    sc_signal< sc_lv<8> > tmp_75_cast_fu_681_p1;
    sc_signal< sc_lv<8> > tmp_138_fu_685_p2;
    sc_signal< sc_lv<7> > p_shl_fu_707_p3;
    sc_signal< sc_lv<5> > p_shl8_fu_719_p3;
    sc_signal< sc_lv<8> > p_shl_cast_fu_715_p1;
    sc_signal< sc_lv<8> > p_shl8_cast_fu_727_p1;
    sc_signal< sc_lv<8> > tmp_72_fu_731_p2;
    sc_signal< sc_lv<8> > tmp_73_fu_737_p2;
    sc_signal< sc_lv<32> > tmp_121_cast_fu_742_p1;
    sc_signal< sc_lv<10> > tmp_135_fu_756_p3;
    sc_signal< sc_lv<34> > tmp_136_fu_764_p1;
    sc_signal< sc_lv<35> > p_shl1_cast_fu_768_p1;
    sc_signal< sc_lv<35> > tmp_74_cast_fu_752_p1;
    sc_signal< sc_lv<35> > tmp_77_cast_fu_794_p1;
    sc_signal< sc_lv<35> > tmp_140_fu_798_p2;
    sc_signal< sc_lv<10> > tmp_152_fu_807_p1;
    sc_signal< sc_lv<12> > p_shl2_cast_fu_811_p3;
    sc_signal< sc_lv<12> > tmp_151_fu_803_p1;
    sc_signal< sc_lv<12> > tmp_89_cast_fu_936_p1;
    sc_signal< sc_lv<12> > tmp_146_fu_940_p2;
    sc_signal< sc_lv<7> > tmp_145_fu_1091_p3;
    sc_signal< sc_lv<8> > tmp_98_cast_fu_1115_p1;
    sc_signal< sc_lv<8> > tmp_149_fu_1119_p2;
    sc_signal< sc_lv<7> > tmp_134_fu_1137_p3;
    sc_signal< sc_lv<15> > tmp_71_fu_1149_p0;
    sc_signal< sc_lv<15> > tmp_65_fu_1153_p0;
    sc_signal< sc_lv<7> > tmp_139_fu_1169_p3;
    sc_signal< sc_lv<8> > tmp_80_cast_fu_1193_p1;
    sc_signal< sc_lv<8> > tmp_144_fu_1197_p2;
    sc_signal< sc_lv<32> > tmp_81_fu_1207_p0;
    sc_signal< sc_lv<33> > tmp_81_fu_1207_p1;
    sc_signal< sc_lv<32> > p_Val2_30_cast_fu_1216_p1;
    sc_signal< sc_lv<33> > p_Val2_30_fu_1211_p2;
    sc_signal< sc_lv<32> > p_Val2_30_cast_fu_1216_p2;
    sc_signal< sc_lv<32> > tmp_136_cast_fu_1235_p2;
    sc_signal< sc_lv<33> > p_Result_s_fu_1253_p4;
    sc_signal< sc_lv<64> > p_Result_5_fu_1263_p3;
    sc_signal< sc_lv<64> > tmp_83_fu_1271_p3;
    sc_signal< sc_lv<1> > tmp_157_fu_1292_p3;
    sc_signal< sc_lv<31> > tmp_155_fu_1288_p1;
    sc_signal< sc_lv<31> > msb_idx_1_fu_1300_p3;
    sc_signal< sc_lv<26> > tmp_162_fu_1308_p4;
    sc_signal< sc_lv<31> > tmp_86_fu_1324_p2;
    sc_signal< sc_lv<32> > tmp_141_cast_fu_1330_p1;
    sc_signal< sc_lv<6> > tmp_163_fu_1339_p1;
    sc_signal< sc_lv<1> > tmp_164_fu_1343_p2;
    sc_signal< sc_lv<33> > tmp_166_fu_1355_p4;
    sc_signal< sc_lv<6> > tmp_167_fu_1364_p2;
    sc_signal< sc_lv<6> > tmp_165_fu_1349_p2;
    sc_signal< sc_lv<6> > tmp_169_fu_1377_p3;
    sc_signal< sc_lv<33> > tmp_168_fu_1370_p3;
    sc_signal< sc_lv<33> > tmp_170_fu_1385_p1;
    sc_signal< sc_lv<33> > tmp_171_fu_1389_p2;
    sc_signal< sc_lv<1> > icmp_fu_1318_p2;
    sc_signal< sc_lv<32> > tmp32_V_1_fu_1334_p2;
    sc_signal< sc_lv<32> > tmp32_V_fu_1395_p1;
    sc_signal< sc_lv<32> > grp_fu_601_p1;
    sc_signal< sc_lv<1> > tmp_91_fu_1421_p2;
    sc_signal< sc_lv<8> > tmp_173_fu_1426_p1;
    sc_signal< sc_lv<8> > tmp24_cast_cast_fu_1429_p3;
    sc_signal< sc_lv<8> > p_Repl2_1_trunc_fu_1437_p2;
    sc_signal< sc_lv<9> > tmp_95_fu_1443_p3;
    sc_signal< sc_lv<32> > p_Result_6_fu_1450_p5;
    sc_signal< sc_lv<32> > p_Result_7_op_fu_1461_p2;
    sc_signal< sc_lv<32> > tmp_66_fu_1467_p1;
    sc_signal< sc_lv<64> > d_assign_fu_610_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_1478_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_1494_p4;
    sc_signal< sc_lv<63> > tmp_174_fu_1482_p1;
    sc_signal< sc_lv<12> > tmp_101_fu_1504_p1;
    sc_signal< sc_lv<12> > F2_fu_1518_p2;
    sc_signal< sc_lv<53> > tmp_102_fu_1548_p3;
    sc_signal< sc_lv<54> > p_Result_7_fu_1555_p1;
    sc_signal< sc_lv<54> > man_V_1_fu_1559_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_1572_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_1565_p3;
    sc_signal< sc_lv<7> > tmp_178_fu_1591_p4;
    sc_signal< sc_lv<32> > sh_amt_cast_fu_1577_p1;
    sc_signal< sc_lv<54> > tmp_111_fu_1607_p1;
    sc_signal< sc_lv<54> > tmp_112_fu_1611_p2;
    sc_signal< sc_lv<32> > tmp_177_fu_1581_p1;
    sc_signal< sc_lv<1> > sel_tmp1_fu_1634_p2;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_fu_1644_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_1648_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_1654_p2;
    sc_signal< sc_lv<1> > tmp_109_fu_1585_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_1665_p2;
    sc_signal< sc_lv<1> > sel_tmp21_demorgan_fu_1677_p2;
    sc_signal< sc_lv<1> > icmp1_fu_1601_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_1682_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_1688_p2;
    sc_signal< sc_lv<32> > tmp_114_fu_1628_p2;
    sc_signal< sc_lv<32> > this_assign_fu_1621_p3;
    sc_signal< sc_lv<1> > sel_tmp3_fu_1671_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_1659_p2;
    sc_signal< sc_lv<32> > tmp_179_fu_1617_p1;
    sc_signal< sc_lv<1> > sel_tmp2_fu_1639_p2;
    sc_signal< sc_lv<1> > or_cond_fu_1702_p2;
    sc_signal< sc_lv<32> > newSel_fu_1694_p3;
    sc_signal< sc_lv<32> > newSel1_fu_1708_p3;
    sc_signal< sc_lv<1> > or_cond1_fu_1716_p2;
    sc_signal< sc_lv<1> > or_cond2_fu_1730_p2;
    sc_signal< sc_lv<32> > newSel2_fu_1722_p3;
    sc_signal< sc_lv<8> > tmp_78_cast_fu_1757_p1;
    sc_signal< sc_lv<8> > tmp_142_fu_1761_p2;
    sc_signal< sc_lv<7> > tmp_143_fu_1774_p3;
    sc_signal< sc_lv<8> > tmp_94_cast1_fu_1798_p1;
    sc_signal< sc_lv<8> > tmp_148_fu_1802_p2;
    sc_signal< sc_lv<11> > tmp_94_cast_fu_1812_p1;
    sc_signal< sc_lv<11> > tmp_147_fu_1816_p2;
    sc_signal< sc_lv<21> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<21> ap_ST_fsm_state1;
    static const sc_lv<21> ap_ST_fsm_state2;
    static const sc_lv<21> ap_ST_fsm_state3;
    static const sc_lv<21> ap_ST_fsm_state4;
    static const sc_lv<21> ap_ST_fsm_state5;
    static const sc_lv<21> ap_ST_fsm_state6;
    static const sc_lv<21> ap_ST_fsm_state7;
    static const sc_lv<21> ap_ST_fsm_state8;
    static const sc_lv<21> ap_ST_fsm_pp1_stage0;
    static const sc_lv<21> ap_ST_fsm_state11;
    static const sc_lv<21> ap_ST_fsm_state12;
    static const sc_lv<21> ap_ST_fsm_state13;
    static const sc_lv<21> ap_ST_fsm_pp2_stage0;
    static const sc_lv<21> ap_ST_fsm_state16;
    static const sc_lv<21> ap_ST_fsm_state17;
    static const sc_lv<21> ap_ST_fsm_state18;
    static const sc_lv<21> ap_ST_fsm_pp3_stage0;
    static const sc_lv<21> ap_ST_fsm_state52;
    static const sc_lv<21> ap_ST_fsm_state53;
    static const sc_lv<21> ap_ST_fsm_pp4_stage0;
    static const sc_lv<21> ap_ST_fsm_state56;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<64> ap_const_lv64_3FF0000000000000;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<33> ap_const_lv33_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<31> ap_const_lv31_7FFFFFFF;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<26> ap_const_lv26_0;
    static const sc_lv<31> ap_const_lv31_1F;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<8> ap_const_lv8_9E;
    static const sc_lv<8> ap_const_lv8_70;
    static const sc_lv<8> ap_const_lv8_6F;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_10;
    static const sc_lv<12> ap_const_lv12_FF0;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_1518_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter1();
    void thread_ap_block_state14_pp2_stage0_iter0();
    void thread_ap_block_state15_pp2_stage0_iter1();
    void thread_ap_block_state19_pp3_stage0_iter0();
    void thread_ap_block_state20_pp3_stage0_iter1();
    void thread_ap_block_state21_pp3_stage0_iter2();
    void thread_ap_block_state22_pp3_stage0_iter3();
    void thread_ap_block_state23_pp3_stage0_iter4();
    void thread_ap_block_state24_pp3_stage0_iter5();
    void thread_ap_block_state25_pp3_stage0_iter6();
    void thread_ap_block_state26_pp3_stage0_iter7();
    void thread_ap_block_state27_pp3_stage0_iter8();
    void thread_ap_block_state28_pp3_stage0_iter9();
    void thread_ap_block_state29_pp3_stage0_iter10();
    void thread_ap_block_state30_pp3_stage0_iter11();
    void thread_ap_block_state31_pp3_stage0_iter12();
    void thread_ap_block_state32_pp3_stage0_iter13();
    void thread_ap_block_state33_pp3_stage0_iter14();
    void thread_ap_block_state34_pp3_stage0_iter15();
    void thread_ap_block_state35_pp3_stage0_iter16();
    void thread_ap_block_state36_pp3_stage0_iter17();
    void thread_ap_block_state37_pp3_stage0_iter18();
    void thread_ap_block_state38_pp3_stage0_iter19();
    void thread_ap_block_state39_pp3_stage0_iter20();
    void thread_ap_block_state40_pp3_stage0_iter21();
    void thread_ap_block_state41_pp3_stage0_iter22();
    void thread_ap_block_state42_pp3_stage0_iter23();
    void thread_ap_block_state43_pp3_stage0_iter24();
    void thread_ap_block_state44_pp3_stage0_iter25();
    void thread_ap_block_state45_pp3_stage0_iter26();
    void thread_ap_block_state46_pp3_stage0_iter27();
    void thread_ap_block_state47_pp3_stage0_iter28();
    void thread_ap_block_state48_pp3_stage0_iter29();
    void thread_ap_block_state49_pp3_stage0_iter30();
    void thread_ap_block_state50_pp3_stage0_iter31();
    void thread_ap_block_state51_pp3_stage0_iter32();
    void thread_ap_block_state54_pp4_stage0_iter0();
    void thread_ap_block_state55_pp4_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter0();
    void thread_ap_condition_pp1_exit_iter0_state9();
    void thread_ap_condition_pp2_exit_iter0_state14();
    void thread_ap_condition_pp3_exit_iter0_state19();
    void thread_ap_condition_pp4_exit_iter0_state54();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_j_0_i3_phi_fu_559_p4();
    void thread_ap_phi_mux_j_0_i_phi_fu_492_p4();
    void thread_ap_ready();
    void thread_convlayer2_b_V_address0();
    void thread_convlayer2_b_V_ce0();
    void thread_convlayer2_k_cols_address0();
    void thread_convlayer2_k_cols_ce0();
    void thread_convlayer2_k_rows_address0();
    void thread_convlayer2_k_rows_ce0();
    void thread_convlayer2_k_val_V_address0();
    void thread_convlayer2_k_val_V_ce0();
    void thread_convlayer_output_cols_address0();
    void thread_convlayer_output_cols_ce0();
    void thread_convlayer_output_cols_d0();
    void thread_convlayer_output_cols_we0();
    void thread_convlayer_output_rows_address0();
    void thread_convlayer_output_rows_ce0();
    void thread_convlayer_output_rows_d0();
    void thread_convlayer_output_rows_we0();
    void thread_convlayer_output_val_V_address0();
    void thread_convlayer_output_val_V_ce0();
    void thread_convlayer_output_val_V_d0();
    void thread_convlayer_output_val_V_we0();
    void thread_exitcond1_fu_925_p2();
    void thread_exitcond2_fu_633_p2();
    void thread_exitcond2_i_fu_1157_p2();
    void thread_exitcond3_fu_783_p2();
    void thread_exitcond4_fu_1786_p2();
    void thread_exitcond5_fu_1745_p2();
    void thread_exitcond6_fu_669_p2();
    void thread_exitcond7_fu_645_p2();
    void thread_exitcond8_i_fu_1079_p2();
    void thread_exitcond_fu_695_p2();
    void thread_exitcond_i1_fu_1181_p2();
    void thread_exitcond_i_fu_1103_p2();
    void thread_exp_tmp_V_fu_1494_p4();
    void thread_grp_Conv10_fu_567_ap_start();
    void thread_i_10_fu_1751_p2();
    void thread_i_11_fu_1085_p2();
    void thread_i_6_fu_651_p2();
    void thread_i_7_fu_639_p2();
    void thread_i_8_fu_1163_p2();
    void thread_i_9_fu_788_p2();
    void thread_i_cast_fu_629_p1();
    void thread_icmp1_fu_1601_p2();
    void thread_icmp_fu_1318_p2();
    void thread_input_val_V_address0();
    void thread_input_val_V_ce0();
    void thread_ireg_V_fu_1478_p1();
    void thread_is_neg_fu_1227_p3();
    void thread_j_4_fu_675_p2();
    void thread_j_5_fu_701_p2();
    void thread_j_6_fu_1792_p2();
    void thread_j_7_fu_1109_p2();
    void thread_j_8_fu_930_p2();
    void thread_j_9_fu_1187_p2();
    void thread_man_V_1_fu_1559_p2();
    void thread_man_V_2_fu_1565_p3();
    void thread_msb_idx_1_fu_1300_p3();
    void thread_msb_idx_fu_1283_p2();
    void thread_newSel1_fu_1708_p3();
    void thread_newSel2_fu_1722_p3();
    void thread_newSel3_fu_1736_p3();
    void thread_newSel_fu_1694_p3();
    void thread_num_zeros_fu_1279_p1();
    void thread_or_cond1_fu_1716_p2();
    void thread_or_cond2_fu_1730_p2();
    void thread_or_cond_fu_1702_p2();
    void thread_p_Repl2_1_trunc_fu_1437_p2();
    void thread_p_Result_5_fu_1263_p3();
    void thread_p_Result_6_fu_1450_p5();
    void thread_p_Result_7_fu_1555_p1();
    void thread_p_Result_7_op_fu_1461_p2();
    void thread_p_Result_s_fu_1253_p4();
    void thread_p_Val2_30_cast_fu_1216_p1();
    void thread_p_Val2_30_cast_fu_1216_p2();
    void thread_p_Val2_30_fu_1211_p2();
    void thread_p_Val2_32_cast_fu_1249_p1();
    void thread_p_Val2_43_fu_1241_p3();
    void thread_p_kernel_val_4_V_0_s_fu_950_p1();
    void thread_p_output_val_V_address0();
    void thread_p_output_val_V_address1();
    void thread_p_output_val_V_ce0();
    void thread_p_output_val_V_ce1();
    void thread_p_output_val_V_d0();
    void thread_p_output_val_V_d1();
    void thread_p_output_val_V_we0();
    void thread_p_output_val_V_we1();
    void thread_p_shl1_cast_fu_768_p1();
    void thread_p_shl2_cast_fu_811_p3();
    void thread_p_shl8_cast_fu_727_p1();
    void thread_p_shl8_fu_719_p3();
    void thread_p_shl_cast_fu_715_p1();
    void thread_p_shl_fu_707_p3();
    void thread_p_temp_val_V_address0();
    void thread_p_temp_val_V_ce0();
    void thread_p_temp_val_V_we0();
    void thread_sel_tmp1_fu_1634_p2();
    void thread_sel_tmp21_demorgan_fu_1677_p2();
    void thread_sel_tmp2_fu_1639_p2();
    void thread_sel_tmp3_fu_1671_p2();
    void thread_sel_tmp4_fu_1682_p2();
    void thread_sel_tmp5_fu_1688_p2();
    void thread_sel_tmp6_demorgan_fu_1644_p2();
    void thread_sel_tmp6_fu_1648_p2();
    void thread_sel_tmp7_fu_1654_p2();
    void thread_sel_tmp8_fu_1659_p2();
    void thread_sel_tmp_fu_1665_p2();
    void thread_sh_amt_cast_fu_1577_p1();
    void thread_sh_amt_fu_1572_p3();
    void thread_this_assign_fu_1621_p3();
    void thread_tmp24_cast_cast_fu_1429_p3();
    void thread_tmp32_V_11_fu_1407_p1();
    void thread_tmp32_V_1_fu_1334_p2();
    void thread_tmp32_V_3_fu_1399_p3();
    void thread_tmp32_V_fu_1395_p1();
    void thread_tmp_101_fu_1504_p1();
    void thread_tmp_102_fu_1548_p3();
    void thread_tmp_103_fu_1512_p2();
    void thread_tmp_104_fu_1524_p2();
    void thread_tmp_105_fu_1530_p2();
    void thread_tmp_106_fu_1536_p2();
    void thread_tmp_107_fu_1542_p2();
    void thread_tmp_109_fu_1585_p2();
    void thread_tmp_111_fu_1607_p1();
    void thread_tmp_112_fu_1611_p2();
    void thread_tmp_114_fu_1628_p2();
    void thread_tmp_121_cast_fu_742_p1();
    void thread_tmp_134_fu_1137_p3();
    void thread_tmp_135_fu_756_p3();
    void thread_tmp_136_cast_fu_1235_p2();
    void thread_tmp_136_fu_764_p1();
    void thread_tmp_137_fu_772_p2();
    void thread_tmp_138_cast_fu_665_p1();
    void thread_tmp_138_fu_685_p2();
    void thread_tmp_139_fu_1169_p3();
    void thread_tmp_140_cast_fu_1145_p1();
    void thread_tmp_140_fu_798_p2();
    void thread_tmp_141_cast_fu_1330_p1();
    void thread_tmp_141_fu_819_p2();
    void thread_tmp_142_fu_1761_p2();
    void thread_tmp_143_fu_1774_p3();
    void thread_tmp_144_cast_fu_690_p1();
    void thread_tmp_144_fu_1197_p2();
    void thread_tmp_145_fu_1091_p3();
    void thread_tmp_146_cast_fu_1177_p1();
    void thread_tmp_146_fu_940_p2();
    void thread_tmp_147_fu_1816_p2();
    void thread_tmp_148_fu_1802_p2();
    void thread_tmp_149_fu_1119_p2();
    void thread_tmp_151_fu_803_p1();
    void thread_tmp_152_cast_fu_1766_p3();
    void thread_tmp_152_fu_807_p1();
    void thread_tmp_154_cast_fu_1782_p1();
    void thread_tmp_155_cast_fu_1202_p1();
    void thread_tmp_155_fu_1288_p1();
    void thread_tmp_157_cast_fu_1099_p1();
    void thread_tmp_157_fu_1292_p3();
    void thread_tmp_158_cast_fu_945_p1();
    void thread_tmp_159_cast_fu_1821_p1();
    void thread_tmp_160_cast_fu_1807_p1();
    void thread_tmp_161_cast_fu_1124_p1();
    void thread_tmp_162_fu_1308_p4();
    void thread_tmp_163_fu_1339_p1();
    void thread_tmp_164_fu_1343_p2();
    void thread_tmp_165_fu_1349_p2();
    void thread_tmp_166_fu_1355_p4();
    void thread_tmp_167_fu_1364_p2();
    void thread_tmp_168_fu_1370_p3();
    void thread_tmp_169_fu_1377_p3();
    void thread_tmp_170_fu_1385_p1();
    void thread_tmp_171_fu_1389_p2();
    void thread_tmp_173_fu_1426_p1();
    void thread_tmp_174_fu_1482_p1();
    void thread_tmp_176_fu_1508_p1();
    void thread_tmp_177_fu_1581_p1();
    void thread_tmp_178_fu_1591_p4();
    void thread_tmp_179_fu_1617_p1();
    void thread_tmp_65_fu_1153_p0();
    void thread_tmp_65_fu_1153_p1();
    void thread_tmp_66_fu_1467_p1();
    void thread_tmp_70_fu_778_p1();
    void thread_tmp_71_fu_1149_p0();
    void thread_tmp_71_fu_1149_p1();
    void thread_tmp_72_fu_731_p2();
    void thread_tmp_73_fu_737_p2();
    void thread_tmp_74_cast_fu_752_p1();
    void thread_tmp_74_fu_746_p1();
    void thread_tmp_75_cast_fu_681_p1();
    void thread_tmp_77_cast_fu_794_p1();
    void thread_tmp_78_cast_fu_1757_p1();
    void thread_tmp_80_cast_fu_1193_p1();
    void thread_tmp_81_fu_1207_p0();
    void thread_tmp_81_fu_1207_p1();
    void thread_tmp_82_fu_1221_p2();
    void thread_tmp_83_fu_1271_p3();
    void thread_tmp_86_fu_1324_p2();
    void thread_tmp_89_cast_fu_936_p1();
    void thread_tmp_91_fu_1421_p2();
    void thread_tmp_94_cast1_fu_1798_p1();
    void thread_tmp_94_cast_fu_1812_p1();
    void thread_tmp_95_fu_1443_p3();
    void thread_tmp_98_cast_fu_1115_p1();
    void thread_tmp_s_fu_657_p3();
    void thread_x_assign_fu_1471_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
