import{_ as t,o as a,c as i,ae as n}from"./chunks/framework.Dk94_bKO.js";const g=JSON.parse('{"title":"Implementation Status Reference","description":"","frontmatter":{},"headers":[],"relativePath":"internals/status.md","filePath":"internals/status.md"}'),o={name:"internals/status.md"};function r(s,e,l,c,u,d){return a(),i("div",null,[...e[0]||(e[0]=[n('<h1 id="implementation-status-reference" tabindex="-1">Implementation Status Reference <a class="header-anchor" href="#implementation-status-reference" aria-label="Permalink to &quot;Implementation Status Reference&quot;">​</a></h1><p>This is an overview of the current implementation status and supported features of Celox.</p><h2 id="_1-core-runtime" tabindex="-1">1. Core Runtime <a class="header-anchor" href="#_1-core-runtime" aria-label="Permalink to &quot;1. Core Runtime&quot;">​</a></h2><ul><li><strong>JIT Compilation</strong>: SIR-to-native-code translation via <a href="https://cranelift.dev/" target="_blank" rel="noreferrer">Cranelift</a>.</li><li><strong>Memory Model</strong>: Single-buffer management with separate Stable/Working regions.</li><li><strong>Scheduler</strong>: Event-driven time management (BinaryHeap-based).</li><li><strong>Multi-clock Synchronization (Experimental)</strong>: Supports per-clock-domain evaluation and automatic detection of cross-domain chaining (cascade clocks). <em><a href="./cascade-limitations.html">Evaluation order and consistency are subject to limitations</a>.</em></li><li><strong>Multi-phase Evaluation (In Development)</strong>: An evaluation strategy to guarantee consistency for simultaneously occurring events. IR-level separation is implemented, but full application at the runtime level is ongoing.</li><li><strong>4-State Simulation</strong>: X propagation via an IEEE 1800-compliant value/mask model. Normalization (<code>v &amp;= ~m</code>) is applied across arithmetic, logic, shift, concatenation, Mux, and FF operations. See <a href="./four-state.html">four_state.md</a> for details.</li></ul><h2 id="_2-language-features" tabindex="-1">2. Language Features <a class="header-anchor" href="#_2-language-features" aria-label="Permalink to &quot;2. Language Features&quot;">​</a></h2><h3 id="combinational-circuits" tabindex="-1">Combinational Circuits <a class="header-anchor" href="#combinational-circuits" aria-label="Permalink to &quot;Combinational Circuits&quot;">​</a></h3><ul><li><strong>Basic Operations</strong>: Arithmetic, logic, comparison, shift, concatenation, slicing.</li><li><strong>Control Structures</strong>: Conditional branching with <code>if</code>, <code>case</code>, etc.</li><li><strong>Optimizations</strong>: Common sub-expression hoisting at the SLT stage, Load/Store Coalescing at the SIR stage.</li></ul><h3 id="sequential-circuits" tabindex="-1">Sequential Circuits <a class="header-anchor" href="#sequential-circuits" aria-label="Permalink to &quot;Sequential Circuits&quot;">​</a></h3><ul><li><strong>Triggers</strong>: <code>posedge</code>, <code>negedge</code> clocks, asynchronous reset (high/low active).</li><li><strong>Reset Synchronization</strong>: Synchronous reset (<code>if_reset</code>) support.</li><li><strong>Data Paths</strong>: Signal transfer across multiple clock domains (<em>assumes user-side synchronization design</em>).</li></ul><h2 id="_3-interfaces-and-peripheral-features" tabindex="-1">3. Interfaces and Peripheral Features <a class="header-anchor" href="#_3-interfaces-and-peripheral-features" aria-label="Permalink to &quot;3. Interfaces and Peripheral Features&quot;">​</a></h2><ul><li><strong>Interfaces</strong>: Hierarchical connection resolution including <code>modport</code>.</li><li><strong>Waveform Output</strong>: VCD format generation.</li><li><strong>SignalRef</strong>: Fast signal access from external APIs.</li></ul><h2 id="_4-unimplemented-features-and-future-work" tabindex="-1">4. Unimplemented Features and Future Work <a class="header-anchor" href="#_4-unimplemented-features-and-future-work" aria-label="Permalink to &quot;4. Unimplemented Features and Future Work&quot;">​</a></h2><ul><li><strong>System Tasks</strong>: Features requiring host-side callbacks, such as <code>$display</code> and <code>$finish</code>.</li><li><strong>Assertions</strong>: Dynamic verification features such as <code>assert</code> and <code>assume</code>.</li><li><strong>Multithreading</strong>: Parallel execution at the execution-unit or domain level.</li></ul><h2 id="_5-intentional-design-limitations" tabindex="-1">5. Intentional Design Limitations <a class="header-anchor" href="#_5-intentional-design-limitations" aria-label="Permalink to &quot;5. Intentional Design Limitations&quot;">​</a></h2><p>This simulator prioritizes efficient high-abstraction RTL verification. As such, the following features that depend on physical timing details are out of scope or have limited support.</p><ul><li><strong>Gate-level Delays</strong>: Delay specifications using <code>#</code> and inertial delay simulation.</li><li><strong>Post-layout Verification</strong>: Timing back-annotation.</li><li><strong>Detailed Delta-cycle Behavior</strong>: Reproducing tricky behaviors that depend on the standard Verilog event dispatch order.</li></ul>',16)])])}const h=t(o,[["render",r]]);export{g as __pageData,h as default};
