

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Sun Aug  2 04:09:30 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.723 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+--------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
    +---------+----------+----------+-----------+--------+----------+---------+
    |   320401|  19664641| 3.436 ms | 0.211 sec |  320401|  19664641|   none  |
    +---------+----------+----------+-----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles)  |   Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |    max   |    Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+
        |- YUV2RGB_LOOP_X   |   320400|  19664640| 1602 ~ 10242 |          -|          -| 200 ~ 1920 |    no    |
        | + YUV2RGB_LOOP_Y  |     1600|     10240|             8|          -|          -| 200 ~ 1280 |    no    |
        +-------------------+---------+----------+--------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      0|       0|    353|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     68|    -|
|Register         |        -|      -|     195|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     195|    421|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |yuv_filter_mac_mueOg_U15  |yuv_filter_mac_mueOg  | i0 + i1 * i2 |
    |yuv_filter_mac_mufYi_U16  |yuv_filter_mac_mufYi  | i0 + i1 * i2 |
    |yuv_filter_mac_mug8j_U17  |yuv_filter_mac_mug8j  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln97_1_fu_325_p2   |     *    |      0|  0|  51|           9|           8|
    |C_fu_299_p2            |     +    |      0|  0|  15|           6|           9|
    |add_ln90_1_fu_286_p2   |     +    |      0|  0|  30|          23|          23|
    |add_ln90_fu_255_p2     |     +    |      0|  0|  30|          23|          23|
    |add_ln97_1_fu_393_p2   |     +    |      0|  0|  25|          18|          18|
    |add_ln98_1_fu_476_p2   |     +    |      0|  0|  25|          18|          18|
    |add_ln98_fu_485_p2     |     +    |      0|  0|  26|          19|          19|
    |x_fu_225_p2            |     +    |      0|  0|  23|          16|           1|
    |y_fu_276_p2            |     +    |      0|  0|  23|          16|           1|
    |icmp_ln85_fu_220_p2    |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln88_fu_271_p2    |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln96_fu_343_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln97_fu_408_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln98_fu_501_p2    |   icmp   |      0|  0|   9|           3|           1|
    |or_ln96_fu_373_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln97_fu_440_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln98_fu_533_p2      |    or    |      0|  0|   2|           1|           1|
    |B_fu_539_p3            |  select  |      0|  0|   8|           1|           8|
    |G_fu_446_p3            |  select  |      0|  0|   8|           1|           8|
    |R_fu_379_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln96_fu_365_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln97_fu_432_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln98_fu_525_p3  |  select  |      0|  0|   2|           1|           2|
    |D_fu_305_p2            |    xor   |      0|  0|   9|           8|           9|
    |E_fu_311_p2            |    xor   |      0|  0|   9|           8|           9|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 353|         212|         206|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  50|         11|    1|         11|
    |x_0_reg_198  |   9|          2|   16|         32|
    |y_0_reg_209  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  68|         15|   33|         75|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |B_reg_669            |   8|   0|    8|          0|
    |D_reg_635            |   8|   0|    8|          0|
    |E_reg_642            |   8|   0|    8|          0|
    |G_reg_664            |   8|   0|    8|          0|
    |R_reg_659            |   8|   0|    8|          0|
    |Y_reg_630            |   8|   0|    8|          0|
    |add_ln90_reg_593     |  15|   0|   23|          8|
    |add_ln96_reg_647     |  18|   0|   18|          0|
    |ap_CS_fsm            |  10|   0|   10|          0|
    |mul_ln97_1_reg_654   |  17|   0|   17|          0|
    |x_0_reg_198          |  16|   0|   16|          0|
    |x_reg_588            |  16|   0|   16|          0|
    |y_0_reg_209          |  16|   0|   16|          0|
    |y_reg_601            |  16|   0|   16|          0|
    |zext_ln90_1_reg_606  |  23|   0|   64|         41|
    +---------------------+----+----+-----+-----------+
    |Total                | 195|   0|  244|         49|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_return_0                | out |   16| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_return_1                | out |   16| ap_ctrl_hs |      yuv2rgb     | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width_read              |  in |   16|   ap_none  |   in_width_read  |    scalar    |
|in_height_read             |  in |   16|   ap_none  |  in_height_read  |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_height_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)" [yuv_filter.c:64]   --->   Operation 11 'read' 'in_height_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_width_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)" [yuv_filter.c:64]   --->   Operation 12 'read' 'in_width_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [yuv_filter.c:85]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_0 = phi i16 [ 0, %0 ], [ %x, %YUV2RGB_LOOP_X_end ]"   --->   Operation 14 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.42ns)   --->   "%icmp_ln85 = icmp eq i16 %x_0, %in_width_read_1" [yuv_filter.c:85]   --->   Operation 15 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.07ns)   --->   "%x = add i16 %x_0, 1" [yuv_filter.c:85]   --->   Operation 16 'add' 'x' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %3, label %YUV2RGB_LOOP_X_begin" [yuv_filter.c:85]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [yuv_filter.c:85]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [yuv_filter.c:85]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1920, i32 1060, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:86]   --->   Operation 20 'speclooptripcount' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i16 %x_0 to i13" [yuv_filter.c:90]   --->   Operation 21 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln90_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %trunc_ln90, i10 0)" [yuv_filter.c:90]   --->   Operation 22 'bitconcatenate' 'zext_ln90_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i16 %x_0 to i15" [yuv_filter.c:90]   --->   Operation 23 'trunc' 'trunc_ln90_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln90_2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %trunc_ln90_1, i8 0)" [yuv_filter.c:90]   --->   Operation 24 'bitconcatenate' 'zext_ln90_2_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.28ns)   --->   "%add_ln90 = add i23 %zext_ln90_cast, %zext_ln90_2_cast" [yuv_filter.c:90]   --->   Operation 25 'add' 'add_ln90' <Predicate = (!icmp_ln85)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %2" [yuv_filter.c:88]   --->   Operation 26 'br' <Predicate = (!icmp_ln85)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_1, 0" [yuv_filter.c:104]   --->   Operation 27 'insertvalue' 'mrv' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_1, 1" [yuv_filter.c:104]   --->   Operation 28 'insertvalue' 'mrv_1' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [yuv_filter.c:104]   --->   Operation 29 'ret' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.53>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%y_0 = phi i16 [ 0, %YUV2RGB_LOOP_X_begin ], [ %y, %YUV2RGB_LOOP_Y ]"   --->   Operation 30 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.42ns)   --->   "%icmp_ln88 = icmp eq i16 %y_0, %in_height_read_1" [yuv_filter.c:88]   --->   Operation 31 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (2.07ns)   --->   "%y = add i16 %y_0, 1" [yuv_filter.c:88]   --->   Operation 32 'add' 'y' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %YUV2RGB_LOOP_X_end, label %YUV2RGB_LOOP_Y" [yuv_filter.c:88]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i16 %y_0 to i23" [yuv_filter.c:90]   --->   Operation 34 'zext' 'zext_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.28ns)   --->   "%add_ln90_1 = add i23 %zext_ln90, %add_ln90" [yuv_filter.c:90]   --->   Operation 35 'add' 'add_ln90_1' <Predicate = (!icmp_ln88)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i23 %add_ln90_1 to i64" [yuv_filter.c:90]   --->   Operation 36 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %zext_ln90_1" [yuv_filter.c:90]   --->   Operation 37 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 38 [4/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 38 'load' 'Y' <Predicate = (!icmp_ln88)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp)" [yuv_filter.c:103]   --->   Operation 39 'specregionend' 'empty_16' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [yuv_filter.c:85]   --->   Operation 40 'br' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %zext_ln90_1" [yuv_filter.c:91]   --->   Operation 41 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %zext_ln90_1" [yuv_filter.c:92]   --->   Operation 42 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [3/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 43 'load' 'Y' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 44 [4/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 44 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 45 [4/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 45 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 46 [2/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 46 'load' 'Y' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 47 [3/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 47 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 48 [3/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 48 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 49 [1/4] (3.25ns)   --->   "%Y = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:90]   --->   Operation 49 'load' 'Y' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 50 [2/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 50 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 51 [2/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 51 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 7 <SV = 6> <Delay = 8.59>
ST_7 : Operation 52 [1/4] (3.25ns)   --->   "%U = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:91]   --->   Operation 52 'load' 'U' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 53 [1/4] (3.25ns)   --->   "%V = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:92]   --->   Operation 53 'load' 'V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i8 %Y to i9" [yuv_filter.c:93]   --->   Operation 54 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.91ns)   --->   "%C = add i9 -16, %zext_ln93" [yuv_filter.c:93]   --->   Operation 55 'add' 'C' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.99ns)   --->   "%D = xor i8 %U, -128" [yuv_filter.c:94]   --->   Operation 56 'xor' 'D' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.99ns)   --->   "%E = xor i8 %V, -128" [yuv_filter.c:95]   --->   Operation 57 'xor' 'E' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i9 %C to i18" [yuv_filter.c:96]   --->   Operation 58 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (3.36ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i18 298, %sext_ln96" [yuv_filter.c:96]   --->   Operation 59 'mul' 'mul_ln96' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i8 %E to i17" [yuv_filter.c:97]   --->   Operation 60 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln96 = add i18 128, %mul_ln96" [yuv_filter.c:96]   --->   Operation 61 'add' 'add_ln96' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (4.35ns)   --->   "%mul_ln97_1 = mul i17 -208, %sext_ln97" [yuv_filter.c:97]   --->   Operation 62 'mul' 'mul_ln97_1' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.7>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i8 %E to i18" [yuv_filter.c:96]   --->   Operation 63 'sext' 'sext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (3.36ns) (grouped into DSP with root node add_ln96_1)   --->   "%mul_ln96_1 = mul i18 409, %sext_ln96_1" [yuv_filter.c:96]   --->   Operation 64 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln96_1 = add i18 %add_ln96, %mul_ln96_1" [yuv_filter.c:96]   --->   Operation 65 'add' 'add_ln96_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %add_ln96_1, i32 16, i32 17)" [yuv_filter.c:96]   --->   Operation 66 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.95ns)   --->   "%icmp_ln96 = icmp eq i2 %tmp_1, 1" [yuv_filter.c:96]   --->   Operation 67 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln96_1, i32 17)" [yuv_filter.c:96]   --->   Operation 68 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %add_ln96_1, i32 8, i32 15)" [yuv_filter.c:96]   --->   Operation 69 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%select_ln96 = select i1 %icmp_ln96, i8 -1, i8 0" [yuv_filter.c:96]   --->   Operation 70 'select' 'select_ln96' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%or_ln96 = or i1 %icmp_ln96, %tmp_3" [yuv_filter.c:96]   --->   Operation 71 'or' 'or_ln96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %or_ln96, i8 %select_ln96, i8 %trunc_ln" [yuv_filter.c:96]   --->   Operation 72 'select' 'R' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln97_1 = sext i8 %D to i16" [yuv_filter.c:97]   --->   Operation 73 'sext' 'sext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (3.36ns) (grouped into DSP with root node add_ln97)   --->   "%mul_ln97 = mul i16 -100, %sext_ln97_1" [yuv_filter.c:97]   --->   Operation 74 'mul' 'mul_ln97' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into DSP with root node add_ln97)   --->   "%sext_ln97_4 = sext i16 %mul_ln97 to i17" [yuv_filter.c:97]   --->   Operation 75 'sext' 'sext_ln97_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln97 = add i17 %sext_ln97_4, %mul_ln97_1" [yuv_filter.c:97]   --->   Operation 76 'add' 'add_ln97' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 3.80> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln97_2 = sext i17 %add_ln97 to i18" [yuv_filter.c:97]   --->   Operation 77 'sext' 'sext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (2.13ns)   --->   "%add_ln97_1 = add i18 %sext_ln97_2, %add_ln96" [yuv_filter.c:97]   --->   Operation 78 'add' 'add_ln97_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %add_ln97_1, i32 16, i32 17)" [yuv_filter.c:97]   --->   Operation 79 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln97 = icmp eq i2 %tmp_4, 1" [yuv_filter.c:97]   --->   Operation 80 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln97_1, i32 17)" [yuv_filter.c:97]   --->   Operation 81 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %add_ln97_1, i32 8, i32 15)" [yuv_filter.c:97]   --->   Operation 82 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%select_ln97 = select i1 %icmp_ln97, i8 -1, i8 0" [yuv_filter.c:97]   --->   Operation 83 'select' 'select_ln97' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%or_ln97 = or i1 %icmp_ln97, %tmp_5" [yuv_filter.c:97]   --->   Operation 84 'or' 'or_ln97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %or_ln97, i8 %select_ln97, i8 %trunc_ln3" [yuv_filter.c:97]   --->   Operation 85 'select' 'G' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)" [yuv_filter.c:98]   --->   Operation 86 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i17 %shl_ln to i19" [yuv_filter.c:98]   --->   Operation 87 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln98_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)" [yuv_filter.c:98]   --->   Operation 88 'bitconcatenate' 'shl_ln98_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln98_1 = sext i10 %shl_ln98_1 to i18" [yuv_filter.c:98]   --->   Operation 89 'sext' 'sext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (2.13ns)   --->   "%add_ln98_1 = add i18 %sext_ln98_1, %add_ln96" [yuv_filter.c:98]   --->   Operation 90 'add' 'add_ln98_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln98_2 = sext i18 %add_ln98_1 to i19" [yuv_filter.c:98]   --->   Operation 91 'sext' 'sext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (2.13ns)   --->   "%add_ln98 = add i19 %sext_ln98_2, %sext_ln98" [yuv_filter.c:98]   --->   Operation 92 'add' 'add_ln98' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %add_ln98, i32 16, i32 18)" [yuv_filter.c:98]   --->   Operation 93 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.13ns)   --->   "%icmp_ln98 = icmp sgt i3 %tmp_6, 0" [yuv_filter.c:98]   --->   Operation 94 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln98, i32 18)" [yuv_filter.c:98]   --->   Operation 95 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %add_ln98, i32 8, i32 15)" [yuv_filter.c:98]   --->   Operation 96 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%select_ln98 = select i1 %icmp_ln98, i8 -1, i8 0" [yuv_filter.c:98]   --->   Operation 97 'select' 'select_ln98' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%or_ln98 = or i1 %icmp_ln98, %tmp_7" [yuv_filter.c:98]   --->   Operation 98 'or' 'or_ln98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %or_ln98, i8 %select_ln98, i8 %trunc_ln4" [yuv_filter.c:98]   --->   Operation 99 'select' 'B' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %zext_ln90_1" [yuv_filter.c:99]   --->   Operation 100 'getelementptr' 'out_channels_ch1_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %zext_ln90_1" [yuv_filter.c:100]   --->   Operation 101 'getelementptr' 'out_channels_ch2_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %zext_ln90_1" [yuv_filter.c:101]   --->   Operation 102 'getelementptr' 'out_channels_ch3_add' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:99]   --->   Operation 103 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 104 [2/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:100]   --->   Operation 104 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 105 [2/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:101]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [yuv_filter.c:88]   --->   Operation 106 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)" [yuv_filter.c:88]   --->   Operation 107 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1280, i32 740, [1 x i8]* @p_str1) nounwind" [yuv_filter.c:89]   --->   Operation 108 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:99]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 110 [1/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:100]   --->   Operation 110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 111 [1/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:101]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)" [yuv_filter.c:102]   --->   Operation 112 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br label %2" [yuv_filter.c:88]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_height_read_1       (read             ) [ 00111111111]
in_width_read_1        (read             ) [ 00111111111]
br_ln85                (br               ) [ 01111111111]
x_0                    (phi              ) [ 00100000000]
icmp_ln85              (icmp             ) [ 00111111111]
x                      (add              ) [ 01111111111]
br_ln85                (br               ) [ 00000000000]
specloopname_ln85      (specloopname     ) [ 00000000000]
tmp                    (specregionbegin  ) [ 00011111111]
speclooptripcount_ln86 (speclooptripcount) [ 00000000000]
trunc_ln90             (trunc            ) [ 00000000000]
zext_ln90_cast         (bitconcatenate   ) [ 00000000000]
trunc_ln90_1           (trunc            ) [ 00000000000]
zext_ln90_2_cast       (bitconcatenate   ) [ 00000000000]
add_ln90               (add              ) [ 00011111111]
br_ln88                (br               ) [ 00111111111]
mrv                    (insertvalue      ) [ 00000000000]
mrv_1                  (insertvalue      ) [ 00000000000]
ret_ln104              (ret              ) [ 00000000000]
y_0                    (phi              ) [ 00010000000]
icmp_ln88              (icmp             ) [ 00111111111]
y                      (add              ) [ 00111111111]
br_ln88                (br               ) [ 00000000000]
zext_ln90              (zext             ) [ 00000000000]
add_ln90_1             (add              ) [ 00000000000]
zext_ln90_1            (zext             ) [ 00001111110]
in_channels_ch1_addr   (getelementptr    ) [ 00001110000]
empty_16               (specregionend    ) [ 00000000000]
br_ln85                (br               ) [ 01111111111]
in_channels_ch2_addr   (getelementptr    ) [ 00000111000]
in_channels_ch3_addr   (getelementptr    ) [ 00000111000]
Y                      (load             ) [ 00000001000]
U                      (load             ) [ 00000000000]
V                      (load             ) [ 00000000000]
zext_ln93              (zext             ) [ 00000000000]
C                      (add              ) [ 00000000000]
D                      (xor              ) [ 00000000100]
E                      (xor              ) [ 00000000100]
sext_ln96              (sext             ) [ 00000000000]
mul_ln96               (mul              ) [ 00000000000]
sext_ln97              (sext             ) [ 00000000000]
add_ln96               (add              ) [ 00000000100]
mul_ln97_1             (mul              ) [ 00000000100]
sext_ln96_1            (sext             ) [ 00000000000]
mul_ln96_1             (mul              ) [ 00000000000]
add_ln96_1             (add              ) [ 00000000000]
tmp_1                  (partselect       ) [ 00000000000]
icmp_ln96              (icmp             ) [ 00000000000]
tmp_3                  (bitselect        ) [ 00000000000]
trunc_ln               (partselect       ) [ 00000000000]
select_ln96            (select           ) [ 00000000000]
or_ln96                (or               ) [ 00000000000]
R                      (select           ) [ 00000000011]
sext_ln97_1            (sext             ) [ 00000000000]
mul_ln97               (mul              ) [ 00000000000]
sext_ln97_4            (sext             ) [ 00000000000]
add_ln97               (add              ) [ 00000000000]
sext_ln97_2            (sext             ) [ 00000000000]
add_ln97_1             (add              ) [ 00000000000]
tmp_4                  (partselect       ) [ 00000000000]
icmp_ln97              (icmp             ) [ 00000000000]
tmp_5                  (bitselect        ) [ 00000000000]
trunc_ln3              (partselect       ) [ 00000000000]
select_ln97            (select           ) [ 00000000000]
or_ln97                (or               ) [ 00000000000]
G                      (select           ) [ 00000000011]
shl_ln                 (bitconcatenate   ) [ 00000000000]
sext_ln98              (sext             ) [ 00000000000]
shl_ln98_1             (bitconcatenate   ) [ 00000000000]
sext_ln98_1            (sext             ) [ 00000000000]
add_ln98_1             (add              ) [ 00000000000]
sext_ln98_2            (sext             ) [ 00000000000]
add_ln98               (add              ) [ 00000000000]
tmp_6                  (partselect       ) [ 00000000000]
icmp_ln98              (icmp             ) [ 00000000000]
tmp_7                  (bitselect        ) [ 00000000000]
trunc_ln4              (partselect       ) [ 00000000000]
select_ln98            (select           ) [ 00000000000]
or_ln98                (or               ) [ 00000000000]
B                      (select           ) [ 00000000011]
out_channels_ch1_add   (getelementptr    ) [ 00000000001]
out_channels_ch2_add   (getelementptr    ) [ 00000000001]
out_channels_ch3_add   (getelementptr    ) [ 00000000001]
specloopname_ln88      (specloopname     ) [ 00000000000]
tmp_2                  (specregionbegin  ) [ 00000000000]
speclooptripcount_ln89 (speclooptripcount) [ 00000000000]
store_ln99             (store            ) [ 00000000000]
store_ln100            (store            ) [ 00000000000]
store_ln101            (store            ) [ 00000000000]
empty                  (specregionend    ) [ 00000000000]
br_ln88                (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="in_height_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_width_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_channels_ch1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="23" slack="0"/>
<pin id="124" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="22" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="in_channels_ch2_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="23" slack="1"/>
<pin id="137" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="in_channels_ch3_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="23" slack="1"/>
<pin id="144" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="22" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="22" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="out_channels_ch1_add_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="23" slack="6"/>
<pin id="163" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_add/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_channels_ch2_add_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="23" slack="6"/>
<pin id="170" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_add/9 "/>
</bind>
</comp>

<comp id="173" class="1004" name="out_channels_ch3_add_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="23" slack="6"/>
<pin id="177" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_add/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="22" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="1"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="22" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="1"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="22" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/9 "/>
</bind>
</comp>

<comp id="198" class="1005" name="x_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="x_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="y_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="1"/>
<pin id="211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="y_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="16" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln85_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="1"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="x_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln90_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln90_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="23" slack="0"/>
<pin id="237" dir="0" index="1" bw="13" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln90_cast/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln90_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln90_2_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="23" slack="0"/>
<pin id="249" dir="0" index="1" bw="15" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln90_2_cast/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln90_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="23" slack="0"/>
<pin id="257" dir="0" index="1" bw="23" slack="0"/>
<pin id="258" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mrv_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="1"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mrv_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="1"/>
<pin id="269" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln88_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="2"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="y_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln90_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln90_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="23" slack="1"/>
<pin id="289" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln90_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="23" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln93_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="C_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="D_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="E_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln96_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln97_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mul_ln97_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln97_1/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln96_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_1/8 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="0" index="1" bw="18" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln96_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="18" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="18" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="0" index="3" bw="5" slack="0"/>
<pin id="361" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln96_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln96_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="R_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="0" index="2" bw="8" slack="0"/>
<pin id="383" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln97_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97_1/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln97_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="17" slack="0"/>
<pin id="392" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97_2/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln97_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="17" slack="0"/>
<pin id="395" dir="0" index="1" bw="18" slack="1"/>
<pin id="396" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="18" slack="0"/>
<pin id="401" dir="0" index="2" bw="6" slack="0"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln97_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="2" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_5_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="18" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="18" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="0" index="3" bw="5" slack="0"/>
<pin id="427" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln97_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="0" index="2" bw="8" slack="0"/>
<pin id="436" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_ln97_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln97/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="G_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="0"/>
<pin id="450" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="shl_ln_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="17" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="1"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln98_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="17" slack="0"/>
<pin id="463" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="shl_ln98_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="1"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln98_1/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln98_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_1/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln98_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="0"/>
<pin id="478" dir="0" index="1" bw="18" slack="1"/>
<pin id="479" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sext_ln98_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="18" slack="0"/>
<pin id="483" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_2/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln98_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="18" slack="0"/>
<pin id="487" dir="0" index="1" bw="17" slack="0"/>
<pin id="488" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="19" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="0" index="3" bw="6" slack="0"/>
<pin id="496" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln98_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="0"/>
<pin id="503" dir="0" index="1" bw="3" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="19" slack="0"/>
<pin id="510" dir="0" index="2" bw="6" slack="0"/>
<pin id="511" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="19" slack="0"/>
<pin id="518" dir="0" index="2" bw="5" slack="0"/>
<pin id="519" dir="0" index="3" bw="5" slack="0"/>
<pin id="520" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln98_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="0" index="2" bw="8" slack="0"/>
<pin id="529" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln98_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="B_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="0" index="2" bw="8" slack="0"/>
<pin id="543" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/8 "/>
</bind>
</comp>

<comp id="547" class="1007" name="grp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="18" slack="0"/>
<pin id="549" dir="0" index="1" bw="9" slack="0"/>
<pin id="550" dir="0" index="2" bw="18" slack="0"/>
<pin id="551" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln96/7 add_ln96/7 "/>
</bind>
</comp>

<comp id="555" class="1007" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="18" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="559" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln96_1/8 add_ln96_1/8 "/>
</bind>
</comp>

<comp id="565" class="1007" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="569" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln97/8 sext_ln97_4/8 add_ln97/8 "/>
</bind>
</comp>

<comp id="573" class="1005" name="in_height_read_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="1"/>
<pin id="575" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="in_width_read_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="1"/>
<pin id="581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_width_read_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="x_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="593" class="1005" name="add_ln90_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="23" slack="1"/>
<pin id="595" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="601" class="1005" name="y_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="606" class="1005" name="zext_ln90_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="1"/>
<pin id="608" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln90_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="in_channels_ch1_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="22" slack="1"/>
<pin id="617" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="in_channels_ch2_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="22" slack="1"/>
<pin id="622" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="in_channels_ch3_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="22" slack="1"/>
<pin id="627" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="Y_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="1"/>
<pin id="632" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="635" class="1005" name="D_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="642" class="1005" name="E_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="E "/>
</bind>
</comp>

<comp id="647" class="1005" name="add_ln96_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="18" slack="1"/>
<pin id="649" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="654" class="1005" name="mul_ln97_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="17" slack="1"/>
<pin id="656" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln97_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="R_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="1"/>
<pin id="661" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="664" class="1005" name="G_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="1"/>
<pin id="666" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="669" class="1005" name="B_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="674" class="1005" name="out_channels_ch1_add_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="22" slack="1"/>
<pin id="676" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch1_add "/>
</bind>
</comp>

<comp id="679" class="1005" name="out_channels_ch2_add_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="22" slack="1"/>
<pin id="681" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch2_add "/>
</bind>
</comp>

<comp id="684" class="1005" name="out_channels_ch3_add_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="22" slack="1"/>
<pin id="686" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch3_add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="133" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="140" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="159" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="166" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="173" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="202" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="202" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="202" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="202" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="235" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="247" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="213" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="213" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="213" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="147" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="153" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="299" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="311" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="340"><net_src comp="64" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="347"><net_src comp="334" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="72" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="74" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="76" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="364"><net_src comp="78" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="370"><net_src comp="343" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="80" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="343" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="349" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="365" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="356" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="64" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="412"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="70" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="72" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="393" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="68" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="393" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="76" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="78" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="437"><net_src comp="408" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="408" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="414" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="432" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="422" pin="4"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="84" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="86" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="464"><net_src comp="454" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="88" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="90" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="475"><net_src comp="465" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="461" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="92" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="66" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="94" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="505"><net_src comp="491" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="96" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="98" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="485" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="94" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="521"><net_src comp="100" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="485" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="78" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="530"><net_src comp="501" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="80" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="44" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="501" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="507" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="525" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="515" pin="4"/><net_sink comp="539" pin=2"/></net>

<net id="552"><net_src comp="56" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="317" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="58" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="560"><net_src comp="62" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="331" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="555" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="563"><net_src comp="555" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="564"><net_src comp="555" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="570"><net_src comp="82" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="387" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="565" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="576"><net_src comp="108" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="582"><net_src comp="114" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="591"><net_src comp="225" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="596"><net_src comp="255" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="604"><net_src comp="276" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="609"><net_src comp="291" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="618"><net_src comp="120" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="623"><net_src comp="133" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="628"><net_src comp="140" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="633"><net_src comp="127" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="638"><net_src comp="305" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="645"><net_src comp="311" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="650"><net_src comp="547" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="657"><net_src comp="325" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="662"><net_src comp="379" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="667"><net_src comp="446" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="672"><net_src comp="539" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="677"><net_src comp="159" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="682"><net_src comp="166" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="687"><net_src comp="173" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {9 10 }
	Port: out_channels_ch2 | {9 10 }
	Port: out_channels_ch3 | {9 10 }
 - Input state : 
	Port: yuv2rgb : in_channels_ch1 | {3 4 5 6 }
	Port: yuv2rgb : in_channels_ch2 | {4 5 6 7 }
	Port: yuv2rgb : in_channels_ch3 | {4 5 6 7 }
	Port: yuv2rgb : in_width_read | {1 }
	Port: yuv2rgb : in_height_read | {1 }
	Port: yuv2rgb : out_channels_ch1 | {}
	Port: yuv2rgb : out_channels_ch2 | {}
	Port: yuv2rgb : out_channels_ch3 | {}
  - Chain level:
	State 1
	State 2
		icmp_ln85 : 1
		x : 1
		br_ln85 : 2
		trunc_ln90 : 1
		zext_ln90_cast : 2
		trunc_ln90_1 : 1
		zext_ln90_2_cast : 2
		add_ln90 : 3
		mrv_1 : 1
		ret_ln104 : 2
	State 3
		icmp_ln88 : 1
		y : 1
		br_ln88 : 2
		zext_ln90 : 1
		add_ln90_1 : 2
		zext_ln90_1 : 3
		in_channels_ch1_addr : 4
		Y : 5
	State 4
		U : 1
		V : 1
	State 5
	State 6
	State 7
		C : 1
		D : 1
		E : 1
		sext_ln96 : 2
		mul_ln96 : 3
		sext_ln97 : 1
		add_ln96 : 4
		mul_ln97_1 : 2
	State 8
		mul_ln96_1 : 1
		add_ln96_1 : 2
		tmp_1 : 3
		icmp_ln96 : 4
		tmp_3 : 3
		trunc_ln : 3
		select_ln96 : 5
		or_ln96 : 5
		R : 5
		mul_ln97 : 1
		sext_ln97_4 : 2
		add_ln97 : 3
		sext_ln97_2 : 4
		add_ln97_1 : 5
		tmp_4 : 6
		icmp_ln97 : 7
		tmp_5 : 6
		trunc_ln3 : 6
		select_ln97 : 8
		or_ln97 : 8
		G : 8
		sext_ln98 : 1
		sext_ln98_1 : 1
		add_ln98_1 : 2
		sext_ln98_2 : 3
		add_ln98 : 4
		tmp_6 : 5
		icmp_ln98 : 6
		tmp_7 : 5
		trunc_ln4 : 5
		select_ln98 : 7
		or_ln98 : 7
		B : 7
	State 9
		store_ln99 : 1
		store_ln100 : 1
		store_ln101 : 1
	State 10
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |           x_fu_225           |    0    |    0    |    23   |
|          |        add_ln90_fu_255       |    0    |    0    |    30   |
|          |           y_fu_276           |    0    |    0    |    23   |
|    add   |       add_ln90_1_fu_286      |    0    |    0    |    30   |
|          |           C_fu_299           |    0    |    0    |    15   |
|          |       add_ln97_1_fu_393      |    0    |    0    |    25   |
|          |       add_ln98_1_fu_476      |    0    |    0    |    25   |
|          |        add_ln98_fu_485       |    0    |    0    |    25   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln85_fu_220       |    0    |    0    |    13   |
|          |       icmp_ln88_fu_271       |    0    |    0    |    13   |
|   icmp   |       icmp_ln96_fu_343       |    0    |    0    |    8    |
|          |       icmp_ln97_fu_408       |    0    |    0    |    8    |
|          |       icmp_ln98_fu_501       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln97_1_fu_325      |    0    |    0    |    51   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln96_fu_365      |    0    |    0    |    8    |
|          |           R_fu_379           |    0    |    0    |    8    |
|  select  |      select_ln97_fu_432      |    0    |    0    |    8    |
|          |           G_fu_446           |    0    |    0    |    8    |
|          |      select_ln98_fu_525      |    0    |    0    |    8    |
|          |           B_fu_539           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    xor   |           D_fu_305           |    0    |    0    |    8    |
|          |           E_fu_311           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln96_fu_373        |    0    |    0    |    2    |
|    or    |        or_ln97_fu_440        |    0    |    0    |    2    |
|          |        or_ln98_fu_533        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_547          |    1    |    0    |    0    |
|  muladd  |          grp_fu_555          |    1    |    0    |    0    |
|          |          grp_fu_565          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | in_height_read_1_read_fu_108 |    0    |    0    |    0    |
|          |  in_width_read_1_read_fu_114 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln90_fu_231      |    0    |    0    |    0    |
|          |      trunc_ln90_1_fu_243     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     zext_ln90_cast_fu_235    |    0    |    0    |    0    |
|bitconcatenate|    zext_ln90_2_cast_fu_247   |    0    |    0    |    0    |
|          |         shl_ln_fu_454        |    0    |    0    |    0    |
|          |       shl_ln98_1_fu_465      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|insertvalue|          mrv_fu_261          |    0    |    0    |    0    |
|          |         mrv_1_fu_266         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln90_fu_282       |    0    |    0    |    0    |
|   zext   |      zext_ln90_1_fu_291      |    0    |    0    |    0    |
|          |       zext_ln93_fu_296       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln96_fu_317       |    0    |    0    |    0    |
|          |       sext_ln97_fu_321       |    0    |    0    |    0    |
|          |      sext_ln96_1_fu_331      |    0    |    0    |    0    |
|   sext   |      sext_ln97_1_fu_387      |    0    |    0    |    0    |
|          |      sext_ln97_2_fu_390      |    0    |    0    |    0    |
|          |       sext_ln98_fu_461       |    0    |    0    |    0    |
|          |      sext_ln98_1_fu_472      |    0    |    0    |    0    |
|          |      sext_ln98_2_fu_481      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_334         |    0    |    0    |    0    |
|          |        trunc_ln_fu_356       |    0    |    0    |    0    |
|partselect|         tmp_4_fu_398         |    0    |    0    |    0    |
|          |       trunc_ln3_fu_422       |    0    |    0    |    0    |
|          |         tmp_6_fu_491         |    0    |    0    |    0    |
|          |       trunc_ln4_fu_515       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_349         |    0    |    0    |    0    |
| bitselect|         tmp_5_fu_414         |    0    |    0    |    0    |
|          |         tmp_7_fu_507         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |    0    |   368   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_669         |    8   |
|          D_reg_635         |    8   |
|          E_reg_642         |    8   |
|          G_reg_664         |    8   |
|          R_reg_659         |    8   |
|          Y_reg_630         |    8   |
|      add_ln90_reg_593      |   23   |
|      add_ln96_reg_647      |   18   |
|in_channels_ch1_addr_reg_615|   22   |
|in_channels_ch2_addr_reg_620|   22   |
|in_channels_ch3_addr_reg_625|   22   |
|  in_height_read_1_reg_573  |   16   |
|   in_width_read_1_reg_579  |   16   |
|     mul_ln97_1_reg_654     |   17   |
|out_channels_ch1_add_reg_674|   22   |
|out_channels_ch2_add_reg_679|   22   |
|out_channels_ch3_add_reg_684|   22   |
|         x_0_reg_198        |   16   |
|          x_reg_588         |   16   |
|         y_0_reg_209        |   16   |
|          y_reg_601         |   16   |
|     zext_ln90_1_reg_606    |   64   |
+----------------------------+--------+
|            Total           |   398  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_147 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_153 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_180 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_186 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_192 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_555    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_565    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   316  ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   368  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   398  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   14   |   398  |   440  |
+-----------+--------+--------+--------+--------+
