0.6
2018.2
Jun 14 2018
20:07:38
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_custom_counter_0_0/sim/design_1_custom_counter_0_0.v,1709601773,verilog,,/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v,,design_1_custom_counter_0_0,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,1709601774,vhdl,,,,design_1_dlmb_bram_if_cntlr_0,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,1709601774,vhdl,,,,design_1_dlmb_v10_0,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,1709601774,vhdl,,,,design_1_ilmb_bram_if_cntlr_0,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,1709601774,vhdl,,,,design_1_ilmb_v10_0,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,1709601774,verilog,,/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/sim/design_1.v,,design_1_lmb_bram_0,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,1709601774,vhdl,,,,design_1_mdm_1_0,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,1709601774,vhdl,,,,design_1_microblaze_0_0,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_rst_sim_clk_gen_0_100M_0/sim/design_1_rst_sim_clk_gen_0_100M_0.vhd,1709601774,vhdl,,,,design_1_rst_sim_clk_gen_0_100m_0,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v,1709601773,verilog,,/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,,design_1_sim_clk_gen_0_0,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0.v,1709601773,verilog,,/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ip/design_1_custom_counter_0_0/sim/design_1_custom_counter_0_0.v,,custom_counter_v1_0,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0_S00_AXI.v,1709601773,verilog,,/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/adder.v,,custom_counter_v1_0_S00_AXI,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/adder.v,1709601773,verilog,,/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/counter.v,,adder,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/counter.v,1709601773,verilog,,/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/full_adder.v,,counter,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/full_adder.v,1709601773,verilog,,/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/half_adder.v,,full_adder,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/half_adder.v,1709601773,verilog,,/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0.v,,half_adder,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.ip_user_files/bd/design_1/sim/design_1.v,1709601773,verilog,,/media/sf_SharedWork/Lab1/counter_PS/counter_PS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1;design_1_microblaze_0_axi_periph_0;microblaze_0_local_memory_imp_1K0VQXK;s00_couplers_imp_1RZP34U,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/media/sf_SharedWork/Lab1/counter_PS/counter_PS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1709601773,verilog,,,,design_1_wrapper,,,,,,,,
