{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429059511384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429059511392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 17:58:31 2015 " "Processing started: Tue Apr 14 17:58:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429059511392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429059511392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429059511392 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1429059511792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429059520510 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClockDivider " "Found entity 2: ClockDivider" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/DE1_SoC.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429059520510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429059520510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/Timer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429059520512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429059520512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userinput.v 1 1 " "Found 1 design units, including 1 entities, in source file userinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserInput " "Found entity 1: UserInput" {  } { { "UserInput.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/UserInput.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429059520513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429059520513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leavinguranus.v 1 1 " "Found 1 design units, including 1 entities, in source file leavinguranus.v" { { "Info" "ISGN_ENTITY_NAME" "1 leavingUranus " "Found entity 1: leavingUranus" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429059520515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429059520515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enteringuranus.sv 1 1 " "Found 1 design units, including 1 entities, in source file enteringuranus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enteringUranus " "Found entity 1: enteringUranus" {  } { { "enteringUranus.sv" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/enteringUranus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429059520518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429059520518 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rstCounter leavingUranus.v(16) " "Verilog HDL Procedural Assignment error at leavingUranus.v(16): object \"rstCounter\" on left-hand side of assignment must have a variable data type" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1429059520518 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rstCounter leavingUranus.v(19) " "Verilog HDL Procedural Assignment error at leavingUranus.v(19): object \"rstCounter\" on left-hand side of assignment must have a variable data type" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1429059520518 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rstCounter leavingUranus.v(24) " "Verilog HDL Procedural Assignment error at leavingUranus.v(24): object \"rstCounter\" on left-hand side of assignment must have a variable data type" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1429059520518 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rstCounter leavingUranus.v(29) " "Verilog HDL Procedural Assignment error at leavingUranus.v(29): object \"rstCounter\" on left-hand side of assignment must have a variable data type" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1429059520518 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rstCounter leavingUranus.v(31) " "Verilog HDL Procedural Assignment error at leavingUranus.v(31): object \"rstCounter\" on left-hand side of assignment must have a variable data type" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1429059520519 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rstCounter leavingUranus.v(37) " "Verilog HDL Procedural Assignment error at leavingUranus.v(37): object \"rstCounter\" on left-hand side of assignment must have a variable data type" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1429059520519 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rstCounter leavingUranus.v(42) " "Verilog HDL Procedural Assignment error at leavingUranus.v(42): object \"rstCounter\" on left-hand side of assignment must have a variable data type" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1429059520519 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rstCounter leavingUranus.v(47) " "Verilog HDL Procedural Assignment error at leavingUranus.v(47): object \"rstCounter\" on left-hand side of assignment must have a variable data type" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1429059520519 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rstCounter leavingUranus.v(52) " "Verilog HDL Procedural Assignment error at leavingUranus.v(52): object \"rstCounter\" on left-hand side of assignment must have a variable data type" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 52 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1429059520519 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rstCounter leavingUranus.v(54) " "Verilog HDL Procedural Assignment error at leavingUranus.v(54): object \"rstCounter\" on left-hand side of assignment must have a variable data type" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 54 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1429059520519 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rstCounter leavingUranus.v(60) " "Verilog HDL Procedural Assignment error at leavingUranus.v(60): object \"rstCounter\" on left-hand side of assignment must have a variable data type" {  } { { "leavingUranus.v" "" { Text "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/leavingUranus.v" 60 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1429059520519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Cody/Documents/nightmares/Lab 2/Interlock/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429059520534 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429059520604 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 14 17:58:40 2015 " "Processing ended: Tue Apr 14 17:58:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429059520604 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429059520604 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429059520604 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429059520604 ""}
