// Seed: 1605002385
module module_0 (
    input wor id_0,
    input wire id_1,
    input wire id_2,
    input wand id_3,
    input supply0 id_4
);
  wire id_6;
  assign module_2.type_1 = 0;
  logic [7:0] id_8;
  assign id_8 = id_7;
  assign id_7[1'b0] = 1;
endmodule
module module_1 (
    input  tri   id_0,
    inout  tri   id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output tri1  id_4,
    output tri0  id_5
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.type_1 = 0;
  wire id_7;
  assign id_4 = id_3;
endmodule
module module_2 (
    output wand id_0,
    input supply0 id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri id_5
);
  tri id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_7,
      id_2,
      id_7
  );
  wor id_8 = id_4;
  assign id_3 = id_7;
endmodule
