2000000055000000 fs - default              -    INFO - Requested delay: 2000000000000000 fs, Clock frequency: 100000000 Hz, Clock period: 10000000 fs
2000000055000000 fs - default              -    INFO - Measured delay (now - t_start): 2000000000000000 fs
2000000055000000 fs - default              -    INFO - done_o asserted at EXACT delay
2000000055000000 fs - default              -    INFO - Test completed successfully
simulation stopped @2000000055ns with status 0
