<?xml version="1.0" encoding="UTF-8"?>
<!--
  FluxRipper FDC - Vivado IP Component Descriptor

  Intel 82077AA Clone with Flux Capture and Auto-Detection

  Updated: 2025-12-03 18:30
-->
<spirit:component xmlns:xilinx="http://www.xilinx.com/XMLSchema"
                  xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
                  xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">

  <spirit:vendor>fluxripper</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>fluxripper_fdc</spirit:name>
  <spirit:version>1.0</spirit:version>

  <spirit:busInterfaces>

    <!-- AXI4-Lite Slave Interface (Register Access) -->
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface"
                      spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface"
                              spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap><spirit:logicalPort><spirit:name>ACLK</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_aclk</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>ARESETN</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_aresetn</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>AWADDR</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_awaddr</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>AWVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_awvalid</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>AWREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_awready</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>WDATA</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_wdata</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>WSTRB</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_wstrb</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>WVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_wvalid</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>WREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_wready</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>BRESP</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_bresp</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>BVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_bvalid</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>BREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_bready</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>ARADDR</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_araddr</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>ARVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_arvalid</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>ARREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_arready</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>RDATA</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_rdata</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>RRESP</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_rresp</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>RVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_rvalid</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>RREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_rready</spirit:name></spirit:physicalPort></spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value>S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value>s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>

    <!-- AXI4-Stream Master A (Flux Capture) -->
    <spirit:busInterface>
      <spirit:name>M_AXIS_A</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface"
                      spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface"
                              spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap><spirit:logicalPort><spirit:name>TDATA</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>m_axis_a_tdata</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>TVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>m_axis_a_tvalid</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>TREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>m_axis_a_tready</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>TLAST</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>m_axis_a_tlast</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>TKEEP</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>m_axis_a_tkeep</spirit:name></spirit:physicalPort></spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>

    <!-- AXI4-Stream Master B (Flux Capture) -->
    <spirit:busInterface>
      <spirit:name>M_AXIS_B</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface"
                      spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface"
                              spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap><spirit:logicalPort><spirit:name>TDATA</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>m_axis_b_tdata</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>TVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>m_axis_b_tvalid</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>TREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>m_axis_b_tready</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>TLAST</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>m_axis_b_tlast</spirit:name></spirit:physicalPort></spirit:portMap>
        <spirit:portMap><spirit:logicalPort><spirit:name>TKEEP</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>m_axis_b_tkeep</spirit:name></spirit:physicalPort></spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>

    <!-- System Clock (200 MHz FDC clock domain) -->
    <spirit:busInterface>
      <spirit:name>clk_200mhz</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal"
                      spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal"
                              spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap><spirit:logicalPort><spirit:name>CLK</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>clk_200mhz</spirit:name></spirit:physicalPort></spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value>200000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>

    <!-- Reset -->
    <spirit:busInterface>
      <spirit:name>reset_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal"
                      spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal"
                              spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap><spirit:logicalPort><spirit:name>RST</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>reset_n</spirit:name></spirit:physicalPort></spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value>ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>

    <!-- Interrupt A -->
    <spirit:busInterface>
      <spirit:name>irq_fdc_a</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal"
                      spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal"
                              spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap><spirit:logicalPort><spirit:name>INTERRUPT</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>irq_fdc_a</spirit:name></spirit:physicalPort></spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value>LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>

    <!-- Interrupt B -->
    <spirit:busInterface>
      <spirit:name>irq_fdc_b</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal"
                      spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal"
                              spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap><spirit:logicalPort><spirit:name>INTERRUPT</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>irq_fdc_b</spirit:name></spirit:physicalPort></spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value>LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>

  </spirit:busInterfaces>

  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>Reg</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">256</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>

  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>fluxripper_dual_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>fluxripper_dual_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
    </spirit:views>

    <spirit:ports>
      <!-- Drive Interface A - Drive 0 -->
      <spirit:port><spirit:name>if_a_drv0_step</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv0_dir</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv0_motor</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv0_head_sel</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv0_write_gate</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv0_write_data</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv0_read_data</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv0_index</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv0_track0</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv0_wp</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv0_ready</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>

      <!-- Drive Interface A - Drive 1 -->
      <spirit:port><spirit:name>if_a_drv1_step</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv1_dir</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv1_motor</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv1_head_sel</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv1_write_gate</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv1_write_data</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv1_read_data</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv1_index</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv1_track0</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv1_wp</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_a_drv1_ready</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>

      <!-- Drive Interface B - Drive 0 (physical 2) -->
      <spirit:port><spirit:name>if_b_drv0_step</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv0_dir</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv0_motor</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv0_head_sel</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv0_write_gate</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv0_write_data</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv0_read_data</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv0_index</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv0_track0</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv0_wp</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv0_ready</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>

      <!-- Drive Interface B - Drive 1 (physical 3) -->
      <spirit:port><spirit:name>if_b_drv1_step</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv1_dir</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv1_motor</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv1_head_sel</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv1_write_gate</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv1_write_data</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv1_read_data</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv1_index</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv1_track0</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv1_wp</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_b_drv1_ready</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>

      <!-- LEDs -->
      <spirit:port><spirit:name>led_activity_a</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>led_activity_b</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>led_error</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>

      <!-- Extended Drive Control -->
      <spirit:port><spirit:name>if_head_load_a</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_head_load_b</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_tg43_a</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_tg43_b</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_density_a</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_density_b</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_sector_a</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_sector_b</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_eject_a</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
      <spirit:port><spirit:name>if_eject_b</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port>
    </spirit:ports>
  </spirit:model>

  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fluxripper_dual_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fluxripper_dual_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>

  <spirit:description>
    FluxRipper FDC - Intel 82077AA Compatible Floppy Disk Controller

    Features:
    - Register-compatible with Intel 82077AA
    - Dual Shugart interface (4 drives total)
    - Integrated flux capture with AXI-Stream output
    - Auto-detection: RPM, data rate, encoding, track density
    - Support for MFM, FM, GCR, M2FM, Tandy encodings
    - Macintosh variable-speed GCR support
    - 8" drive support with HEAD_LOAD
    - 5.25" HD support with /TG43
    - Hard-sectored disk support

    Clock Domain: 200 MHz (FDC core)
    AXI Interface: 100 MHz typical
  </spirit:description>

  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name">fluxripper_fdc_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>

</spirit:component>
