* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Dec 17 2017 21:46:29

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : d1.un1_mins_1_sqmuxa_0
T_14_22_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g1_0
T_15_22_wire_logic_cluster/lc_0/in_3

T_14_22_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g1_0
T_15_22_wire_logic_cluster/lc_2/in_3

T_14_22_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g0_0
T_14_23_wire_logic_cluster/lc_3/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g0_0
T_14_21_wire_logic_cluster/lc_3/in_1

End 

Net : d1.mins_16_1Z0Z_3
T_15_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g1_0
T_16_22_wire_logic_cluster/lc_6/in_1

End 

Net : secs_0_sqmuxa
T_14_20_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g2_6
T_15_21_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_15_19_sp4_v_t_45
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_5/in_3

End 

Net : decrement_time_0_prescaler10_THRU_CO
T_13_19_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_43
T_14_21_sp4_h_l_6
T_15_21_lc_trk_g3_6
T_15_21_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_6/in_3

End 

Net : decrement_time_0_prescaler10
T_13_19_wire_logic_cluster/lc_6/cout
T_13_19_wire_logic_cluster/lc_7/in_3

End 

Net : ten_secs_1_sqmuxa
T_14_21_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g1_1
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_14_18_sp4_v_t_42
T_15_22_sp4_h_l_1
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_5/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_1/in_3

End 

Net : decrement_time_0_prescaler10_5_and
T_13_23_wire_logic_cluster/lc_0/out
T_13_19_sp4_v_t_37
T_14_19_sp4_h_l_0
T_13_19_lc_trk_g1_0
T_13_19_input_2_5
T_13_19_wire_logic_cluster/lc_5/in_2

End 

Net : prescalerZ0Z_10
T_12_22_wire_logic_cluster/lc_1/out
T_13_19_sp4_v_t_43
T_14_23_sp4_h_l_0
T_13_23_lc_trk_g0_0
T_13_23_wire_logic_cluster/lc_0/in_0

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_1/in_1

End 

Net : un1_state_0_sqmuxa_1_0_0
T_16_19_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_43
T_14_18_sp4_h_l_6
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

End 

Net : un1_state_0_sqmuxa_1_0
T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_5/in_3

End 

Net : d1.state_1_sqmuxaZ0
T_14_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_1
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_6/in_1

End 

Net : s_cancel
T_14_20_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_5/in_3

T_14_20_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g2_3
T_15_21_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_7/in_3

T_14_20_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_4/in_3

End 

Net : d3_trans_up_1_15
T_13_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_3/in_3

T_13_20_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g2_7
T_14_21_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g1_7
T_13_21_wire_logic_cluster/lc_7/in_1

T_13_20_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_38
T_14_21_sp4_h_l_9
T_16_21_lc_trk_g2_4
T_16_21_wire_logic_cluster/lc_7/in_3

End 

Net : d3.countZ0Z_10
T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp4_v_t_42
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_1/in_1

End 

Net : d3.trans_up_1_15_1
T_14_18_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_47
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_7/in_3

End 

Net : d3.countZ0Z_11
T_15_20_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_44
T_14_18_lc_trk_g3_4
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g1_2
T_15_20_wire_logic_cluster/lc_2/in_1

End 

Net : d1.N_8_0
T_15_22_wire_logic_cluster/lc_2/out
T_16_22_lc_trk_g1_2
T_16_22_wire_logic_cluster/lc_6/in_3

End 

Net : prescalerZ0Z_3
T_12_21_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_45
T_12_20_lc_trk_g2_0
T_12_20_wire_logic_cluster/lc_2/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g1_2
T_12_21_wire_logic_cluster/lc_2/in_1

End 

Net : decrement_time_0_prescaler10_0_and
T_12_20_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g2_2
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

End 

Net : prescalerZ0Z_2
T_12_21_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_47
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_2/in_1

T_12_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g3_1
T_12_21_wire_logic_cluster/lc_1/in_1

End 

Net : prescalerZ0Z_25
T_12_24_wire_logic_cluster/lc_0/out
T_13_22_sp4_v_t_44
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_1/in_0

T_12_24_wire_logic_cluster/lc_0/out
T_12_24_lc_trk_g3_0
T_12_24_wire_logic_cluster/lc_0/in_1

End 

Net : decrement_time_0_prescaler10_6_and
T_13_23_wire_logic_cluster/lc_1/out
T_13_19_sp4_v_t_39
T_14_19_sp4_h_l_2
T_13_19_lc_trk_g0_2
T_13_19_input_2_6
T_13_19_wire_logic_cluster/lc_6/in_2

End 

Net : d3.countZ0Z_1
T_14_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g2_2
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_14_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g2_2
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

End 

Net : alarm_on_0_sqmuxa
T_14_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_40
T_15_19_sp4_h_l_5
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_2/in_3

End 

Net : s_cancel_cascade_
T_14_20_wire_logic_cluster/lc_3/ltout
T_14_20_wire_logic_cluster/lc_4/in_2

End 

Net : d3.countZ0Z_0
T_14_18_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : d1.N_19_i_cascade_
T_14_23_wire_logic_cluster/lc_3/ltout
T_14_23_wire_logic_cluster/lc_4/in_2

End 

Net : d1.un1_mins_4_0_1_cascade_
T_14_21_wire_logic_cluster/lc_3/ltout
T_14_21_wire_logic_cluster/lc_4/in_2

End 

Net : d3.countZ0Z_8
T_15_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_0/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_7/in_1

End 

Net : d3.trans_up_1_15_8
T_14_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g1_0
T_13_20_wire_logic_cluster/lc_7/in_0

End 

Net : d3.trans_up_1_15_7
T_14_19_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_7/in_1

End 

Net : d3.countZ0Z_7
T_15_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_6/in_1

End 

Net : d3.countZ0Z_4
T_15_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_2/in_0

T_15_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_3/in_1

End 

Net : d3.countZ0Z_9
T_15_20_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g2_0
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_0/in_1

End 

Net : prescalerZ0Z_9
T_12_22_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g2_0
T_13_23_input_2_0
T_13_23_wire_logic_cluster/lc_0/in_2

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_0/in_1

End 

Net : prescalerZ0Z_11
T_12_22_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g3_2
T_13_23_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g3_2
T_12_22_wire_logic_cluster/lc_2/in_1

End 

Net : d3.countZ0Z_3
T_15_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_2/in_1

End 

Net : prescalerZ0Z_0
T_11_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g1_1
T_12_20_input_2_2
T_12_20_wire_logic_cluster/lc_2/in_2

T_11_20_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g2_1
T_12_21_wire_logic_cluster/lc_0/in_1

T_11_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g3_1
T_11_20_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g3_1
T_11_20_wire_logic_cluster/lc_1/in_3

End 

Net : d3.countZ0Z_5
T_15_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g2_4
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_4/in_1

End 

Net : d3.countZ0Z_6
T_15_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_5/in_1

End 

Net : prescalerZ0Z_22
T_13_17_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_46
T_13_18_lc_trk_g2_3
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

T_13_17_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_46
T_13_20_sp4_v_t_42
T_12_23_lc_trk_g3_2
T_12_23_input_2_5
T_12_23_wire_logic_cluster/lc_5/in_2

T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_7/in_1

End 

Net : decrement_time_0_prescaler10_3_and
T_13_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g0_7
T_13_19_input_2_3
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : prescalerZ0Z_12
T_12_22_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g2_3
T_13_23_wire_logic_cluster/lc_0/in_3

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g3_3
T_12_22_wire_logic_cluster/lc_3/in_1

End 

Net : prescalerZ0Z_6
T_12_21_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g0_5
T_12_20_wire_logic_cluster/lc_1/in_0

T_12_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_5/in_1

End 

Net : decrement_time_0_prescaler10_1_and
T_12_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_input_2_1
T_13_19_wire_logic_cluster/lc_1/in_2

End 

Net : d3.countZ0Z_2
T_15_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g3_1
T_15_19_wire_logic_cluster/lc_1/in_1

End 

Net : prescalerZ0Z_1
T_11_20_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g1_0
T_12_20_wire_logic_cluster/lc_2/in_3

T_11_20_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g2_0
T_12_21_input_2_0
T_12_21_wire_logic_cluster/lc_0/in_2

T_11_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_0/in_3

End 

Net : prescalerZ0Z_8
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_1/out
T_13_17_sp4_h_l_7
T_12_17_sp4_v_t_42
T_12_21_lc_trk_g1_7
T_12_21_wire_logic_cluster/lc_7/in_1

T_13_17_wire_logic_cluster/lc_1/out
T_13_17_sp4_h_l_7
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_1/in_0

End 

Net : decrement_time_0_prescaler10_4_and
T_13_17_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_45
T_13_19_lc_trk_g0_0
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : prescalerZ0Z_27
T_12_24_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g2_2
T_13_23_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g3_2
T_12_24_wire_logic_cluster/lc_2/in_1

End 

Net : prescalerZ0Z_17
T_12_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g1_0
T_13_23_input_2_1
T_13_23_wire_logic_cluster/lc_1/in_2

T_12_23_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g1_0
T_12_23_wire_logic_cluster/lc_0/in_1

End 

Net : prescalerZ0Z_7
T_12_21_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_6/in_1

End 

Net : prescalerZ0Z_5
T_12_21_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g1_4
T_12_20_input_2_1
T_12_20_wire_logic_cluster/lc_1/in_2

T_12_21_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g3_4
T_12_21_wire_logic_cluster/lc_4/in_1

End 

Net : prescalerZ0Z_23
T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_36
T_13_20_sp4_v_t_44
T_12_23_lc_trk_g3_4
T_12_23_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_2/in_3

End 

Net : prescalerZ0Z_24
T_13_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp12_v_t_22
T_13_19_sp4_v_t_42
T_12_23_lc_trk_g1_7
T_12_23_wire_logic_cluster/lc_7/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_3/in_0

End 

Net : d1.un1_mins_1_sqmuxa_0_cascade_
T_14_22_wire_logic_cluster/lc_0/ltout
T_14_22_wire_logic_cluster/lc_1/in_2

End 

Net : d1.un1_mins_3_sqmuxa_0_0_cascade_
T_14_22_wire_logic_cluster/lc_1/ltout
T_14_22_wire_logic_cluster/lc_2/in_2

End 

Net : d1.g1_cascade_
T_14_22_wire_logic_cluster/lc_2/ltout
T_14_22_wire_logic_cluster/lc_3/in_2

End 

Net : prescalerZ0Z_19
T_12_23_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g0_2
T_13_23_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_2/out
T_12_23_lc_trk_g1_2
T_12_23_wire_logic_cluster/lc_2/in_1

End 

Net : prescalerZ0Z_16
T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_1/in_0

T_13_18_wire_logic_cluster/lc_5/out
T_14_18_sp4_h_l_10
T_13_18_sp4_v_t_47
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g2_5
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : decrement_time_0_prescaler10_2_and
T_13_18_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g1_1
T_13_19_input_2_2
T_13_19_wire_logic_cluster/lc_2/in_2

End 

Net : prescalerZ0Z_4
T_12_21_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_1/in_3

T_12_21_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g1_3
T_12_21_wire_logic_cluster/lc_3/in_1

End 

Net : prescalerZ0Z_26
T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_0/in_3

T_13_17_wire_logic_cluster/lc_4/out
T_13_16_sp4_v_t_40
T_13_20_sp4_v_t_45
T_12_24_lc_trk_g2_0
T_12_24_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_4/in_3

End 

Net : prescalerZ0Z_15
T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_8
T_13_18_sp4_v_t_39
T_12_22_lc_trk_g1_2
T_12_22_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_4/in_0

End 

Net : d1.g3_0_cascade_
T_16_22_wire_logic_cluster/lc_5/ltout
T_16_22_wire_logic_cluster/lc_6/in_2

End 

Net : prescalerZ0Z_13
T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g1_2
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_2/out
T_13_18_sp4_h_l_9
T_12_18_sp4_v_t_38
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_2/in_0

End 

Net : prescalerZ0Z_20
T_13_17_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_7/in_0

T_13_17_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_42
T_13_20_sp4_v_t_47
T_12_23_lc_trk_g3_7
T_12_23_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/in_1

End 

Net : prescalerZ0Z_14
T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_sp4_h_l_11
T_12_18_sp4_v_t_46
T_12_22_lc_trk_g1_3
T_12_22_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_3/in_3

End 

Net : prescalerZ0Z_21
T_13_17_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_7/in_1

T_13_17_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_44
T_13_20_sp4_v_t_40
T_12_23_lc_trk_g3_0
T_12_23_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_6/in_3

End 

Net : prescalerZ0Z_18
T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_44
T_13_21_sp4_v_t_37
T_12_23_lc_trk_g0_0
T_12_23_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_6/in_0

End 

Net : d3.countZ0Z_12
T_15_20_wire_logic_cluster/lc_3/out
T_9_20_sp12_h_l_1
T_13_20_lc_trk_g1_2
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_3/in_1

End 

Net : prescaler_1_cry_25
T_12_24_wire_logic_cluster/lc_0/cout
T_12_24_wire_logic_cluster/lc_1/in_3

Net : prescaler_1_cry_25_THRU_CO
T_12_24_wire_logic_cluster/lc_1/out
T_12_21_sp4_v_t_42
T_12_17_sp4_v_t_47
T_13_17_sp4_h_l_10
T_13_17_lc_trk_g0_7
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : state_0_sqmuxa
T_16_20_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_6/in_0

End 

Net : d1.state_0_sqmuxaZ0Z_2_cascade_
T_16_20_wire_logic_cluster/lc_0/ltout
T_16_20_wire_logic_cluster/lc_1/in_2

End 

Net : d1.state_0_sqmuxaZ0Z_1
T_15_21_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_44
T_16_20_lc_trk_g0_4
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

End 

Net : minsZ0Z_0
T_14_23_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_37
T_15_21_sp4_h_l_5
T_15_21_lc_trk_g0_0
T_15_21_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_37
T_11_21_sp4_h_l_6
T_13_21_lc_trk_g2_3
T_13_21_wire_logic_cluster/lc_6/in_3

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_8
T_16_23_lc_trk_g2_0
T_16_23_input_2_0
T_16_23_wire_logic_cluster/lc_0/in_2

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_1/in_1

T_14_23_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_3/in_0

T_14_23_wire_logic_cluster/lc_4/out
T_14_15_sp12_v_t_23
T_14_17_lc_trk_g2_4
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

T_14_23_wire_logic_cluster/lc_4/out
T_13_23_sp4_h_l_0
T_16_23_sp4_v_t_37
T_16_24_lc_trk_g2_5
T_16_24_wire_logic_cluster/lc_7/in_0

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_3/in_1

T_14_23_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_37
T_14_25_lc_trk_g0_0
T_14_25_input_2_6
T_14_25_wire_logic_cluster/lc_6/in_2

T_14_23_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_37
T_11_21_sp4_h_l_6
T_13_21_lc_trk_g2_3
T_13_21_wire_logic_cluster/lc_1/in_0

T_14_23_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g0_4
T_14_23_input_2_6
T_14_23_wire_logic_cluster/lc_6/in_2

T_14_23_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g0_4
T_14_23_wire_logic_cluster/lc_7/in_1

T_14_23_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g2_4
T_15_22_wire_logic_cluster/lc_2/in_0

T_14_23_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_37
T_15_21_sp4_h_l_5
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_3/in_3

T_14_23_wire_logic_cluster/lc_4/out
T_13_23_sp4_h_l_0
T_17_23_sp4_h_l_3
T_20_19_sp4_v_t_44
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_8
T_14_19_sp4_v_t_36
T_13_20_lc_trk_g2_4
T_13_20_wire_logic_cluster/lc_2/in_0

T_14_23_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g1_4
T_14_22_wire_logic_cluster/lc_2/in_1

T_14_23_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g0_4
T_14_23_wire_logic_cluster/lc_3/in_3

End 

Net : d4.trans_up_1_9
T_14_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_42
T_14_19_lc_trk_g1_2
T_14_19_wire_logic_cluster/lc_4/in_3

End 

Net : d4.countZ0Z_8
T_15_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g3_7
T_15_17_wire_logic_cluster/lc_7/in_1

End 

Net : d4_trans_up_1_cascade_
T_14_19_wire_logic_cluster/lc_5/ltout
T_14_19_wire_logic_cluster/lc_6/in_2

End 

Net : d4.trans_up_1_13_cascade_
T_14_19_wire_logic_cluster/lc_4/ltout
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : d1.N_4
T_13_21_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g2_3
T_14_22_wire_logic_cluster/lc_2/in_3

End 

Net : d4.countZ0Z_9
T_15_18_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_5/in_1

T_15_18_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_0/in_1

End 

Net : d4.countZ0Z_10
T_15_18_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g2_1
T_14_17_input_2_5
T_14_17_wire_logic_cluster/lc_5/in_2

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_1/in_1

End 

Net : d4.countZ0Z_7
T_15_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_6/in_1

End 

Net : d4.syncZ0Z_1
T_14_11_wire_logic_cluster/lc_1/out
T_14_8_sp12_v_t_22
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_1/in_1

T_14_11_wire_logic_cluster/lc_1/out
T_14_8_sp12_v_t_22
T_14_14_lc_trk_g3_5
T_14_14_wire_logic_cluster/lc_7/in_1

End 

Net : d4.trans_up_1_12
T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_5/in_0

End 

Net : secs_RNO_0Z0Z_2_cascade_
T_15_22_wire_logic_cluster/lc_4/ltout
T_15_22_wire_logic_cluster/lc_5/in_2

End 

Net : un1_state_7_0
T_15_21_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g0_0
T_15_22_input_2_4
T_15_22_wire_logic_cluster/lc_4/in_2

T_15_21_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g0_0
T_15_22_input_2_6
T_15_22_wire_logic_cluster/lc_6/in_2

T_15_21_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g0_0
T_15_22_wire_logic_cluster/lc_1/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g0_0
T_15_22_wire_logic_cluster/lc_7/in_1

End 

Net : un1_secs_c3_cascade_
T_15_22_wire_logic_cluster/lc_6/ltout
T_15_22_wire_logic_cluster/lc_7/in_2

End 

Net : minsZ0Z_3
T_16_22_wire_logic_cluster/lc_6/out
T_16_19_sp4_v_t_36
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_4/in_1

T_16_22_wire_logic_cluster/lc_6/out
T_17_21_sp4_v_t_45
T_16_25_lc_trk_g2_0
T_16_25_wire_logic_cluster/lc_4/in_0

T_16_22_wire_logic_cluster/lc_6/out
T_15_22_sp4_h_l_4
T_14_18_sp4_v_t_41
T_13_21_lc_trk_g3_1
T_13_21_input_2_6
T_13_21_wire_logic_cluster/lc_6/in_2

T_16_22_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g1_6
T_16_23_wire_logic_cluster/lc_0/in_1

T_16_22_wire_logic_cluster/lc_6/out
T_15_22_sp4_h_l_4
T_14_18_sp4_v_t_41
T_14_14_sp4_v_t_37
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_0/in_3

T_16_22_wire_logic_cluster/lc_6/out
T_15_23_lc_trk_g1_6
T_15_23_wire_logic_cluster/lc_2/in_1

T_16_22_wire_logic_cluster/lc_6/out
T_15_23_lc_trk_g0_6
T_15_23_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_6/out
T_15_22_sp4_h_l_4
T_14_22_sp4_v_t_41
T_14_23_lc_trk_g2_1
T_14_23_wire_logic_cluster/lc_6/in_3

T_16_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g2_6
T_15_22_wire_logic_cluster/lc_3/in_1

T_16_22_wire_logic_cluster/lc_6/out
T_15_22_sp4_h_l_4
T_14_18_sp4_v_t_41
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_1/in_1

T_16_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g2_6
T_15_22_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_6/out
T_15_22_sp4_h_l_4
T_11_22_sp4_h_l_0
T_10_18_sp4_v_t_40
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_0/in_3

T_16_22_wire_logic_cluster/lc_6/out
T_17_19_sp4_v_t_37
T_18_19_sp4_h_l_5
T_20_19_lc_trk_g2_0
T_20_19_wire_logic_cluster/lc_5/in_3

End 

Net : ten_secs_1_sqmuxa_cascade_
T_14_21_wire_logic_cluster/lc_1/ltout
T_14_21_wire_logic_cluster/lc_2/in_2

End 

Net : d1.g0_0_0_0_0_cascade_
T_14_21_wire_logic_cluster/lc_2/ltout
T_14_21_wire_logic_cluster/lc_3/in_2

End 

Net : N_120_1
T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_1/in_3

End 

Net : d3.stateZ0
T_16_21_wire_logic_cluster/lc_7/out
T_17_20_sp4_v_t_47
T_14_20_sp4_h_l_4
T_14_20_lc_trk_g0_1
T_14_20_wire_logic_cluster/lc_3/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_6/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_2/in_3

T_16_21_wire_logic_cluster/lc_7/out
T_16_21_sp4_h_l_3
T_16_21_lc_trk_g0_6
T_16_21_wire_logic_cluster/lc_7/in_1

End 

Net : minsZ0Z_2
T_14_22_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_47
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_15_21_sp4_v_t_39
T_16_25_sp4_h_l_8
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_7/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_6/in_0

T_14_22_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g2_3
T_15_23_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g2_3
T_15_23_wire_logic_cluster/lc_2/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_14_22_sp4_h_l_11
T_17_18_sp4_v_t_46
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_7/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_14_21_sp12_v_t_22
T_14_25_lc_trk_g2_1
T_14_25_wire_logic_cluster/lc_6/in_1

T_14_22_wire_logic_cluster/lc_3/out
T_14_13_sp12_v_t_22
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_0/in_0

T_14_22_wire_logic_cluster/lc_3/out
T_15_22_lc_trk_g1_3
T_15_22_wire_logic_cluster/lc_3/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_6/in_0

T_14_22_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_7/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_1/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_14_22_sp4_h_l_11
T_18_22_sp4_h_l_7
T_21_18_sp4_v_t_42
T_20_19_lc_trk_g3_2
T_20_19_wire_logic_cluster/lc_6/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_14_18_sp4_v_t_43
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_3/in_1

End 

Net : d4_state
T_14_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_11
T_14_19_lc_trk_g0_6
T_14_19_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_11
T_14_19_lc_trk_g0_6
T_14_19_wire_logic_cluster/lc_6/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_14_10_sp12_v_t_22
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_7/in_3

T_14_19_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_39
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_5/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_11
T_14_19_lc_trk_g0_6
T_14_19_wire_logic_cluster/lc_3/in_3

End 

Net : d3.syncZ0Z_1
T_13_22_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_36
T_15_20_sp4_h_l_6
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_3/in_1

T_13_22_wire_logic_cluster/lc_4/out
T_13_21_sp4_v_t_40
T_14_21_sp4_h_l_5
T_15_21_lc_trk_g3_5
T_15_21_input_2_6
T_15_21_wire_logic_cluster/lc_6/in_2

T_13_22_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_36
T_15_20_sp4_h_l_6
T_17_20_lc_trk_g2_3
T_17_20_wire_logic_cluster/lc_2/in_1

T_13_22_wire_logic_cluster/lc_4/out
T_13_21_sp4_v_t_40
T_14_21_sp4_h_l_5
T_17_17_sp4_v_t_46
T_16_21_lc_trk_g2_3
T_16_21_wire_logic_cluster/lc_7/in_0

End 

Net : d4.trans_up_1_11
T_14_18_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_5/in_1

End 

Net : un1_alarm_on_0_sqmuxa_0
T_15_21_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g0_5
T_15_22_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_2
T_13_21_sp4_v_t_45
T_13_22_lc_trk_g3_5
T_13_22_wire_logic_cluster/lc_2/in_0

T_15_21_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_42
T_12_20_sp4_h_l_7
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_2
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_4/in_0

T_15_21_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_5/in_0

T_15_21_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_39
T_14_23_lc_trk_g1_2
T_14_23_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_3/in_3

End 

Net : d4.countZ0Z_1
T_14_16_wire_logic_cluster/lc_0/out
T_14_14_sp4_v_t_45
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g2_0
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_0/in_3

End 

Net : d2_state
T_14_24_wire_logic_cluster/lc_5/out
T_13_24_sp4_h_l_2
T_17_24_sp4_h_l_2
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_0/in_1

T_14_24_wire_logic_cluster/lc_5/out
T_13_24_sp4_h_l_2
T_17_24_sp4_h_l_2
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_5/in_0

T_14_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g1_5
T_14_24_input_2_0
T_14_24_wire_logic_cluster/lc_0/in_2

T_14_24_wire_logic_cluster/lc_5/out
T_13_24_sp4_h_l_2
T_17_24_sp4_h_l_2
T_16_20_sp4_v_t_42
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_5/in_1

T_14_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_1/in_1

T_14_24_wire_logic_cluster/lc_5/out
T_13_24_sp4_h_l_2
T_16_24_sp4_v_t_39
T_16_25_lc_trk_g3_7
T_16_25_wire_logic_cluster/lc_1/in_3

T_14_24_wire_logic_cluster/lc_5/out
T_13_24_sp4_h_l_2
T_17_24_sp4_h_l_2
T_16_20_sp4_v_t_42
T_15_23_lc_trk_g3_2
T_15_23_input_2_5
T_15_23_wire_logic_cluster/lc_5/in_2

T_14_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_5/in_3

End 

Net : mins_0_sqmuxa
T_14_25_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_39
T_16_22_sp4_h_l_7
T_20_22_sp4_h_l_10
T_16_22_sp4_h_l_1
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_14_25_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g3_7
T_13_24_wire_logic_cluster/lc_4/in_0

T_14_25_wire_logic_cluster/lc_7/out
T_14_22_sp4_v_t_38
T_15_22_sp4_h_l_8
T_14_18_sp4_v_t_36
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_5/s_r

T_14_25_wire_logic_cluster/lc_7/out
T_14_20_sp12_v_t_22
T_14_22_lc_trk_g3_5
T_14_22_wire_logic_cluster/lc_5/s_r

End 

Net : d2_g0_3
T_16_24_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g1_0
T_16_25_wire_logic_cluster/lc_5/in_0

T_16_24_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_5/in_0

End 

Net : d1.g0_1_0_a4Z0Z_8
T_16_25_wire_logic_cluster/lc_5/out
T_8_25_sp12_h_l_1
T_14_25_lc_trk_g1_6
T_14_25_wire_logic_cluster/lc_7/in_0

End 

Net : un1_state_9_0
T_14_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g0_7
T_14_20_wire_logic_cluster/lc_0/in_3

T_14_20_wire_logic_cluster/lc_7/out
T_14_19_sp4_v_t_46
T_13_22_lc_trk_g3_6
T_13_22_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g0_7
T_13_21_wire_logic_cluster/lc_4/in_3

End 

Net : ten_secs_r_1_1_cascade_
T_14_20_wire_logic_cluster/lc_0/ltout
T_14_20_wire_logic_cluster/lc_1/in_2

End 

Net : secs_0_sqmuxa_cascade_
T_14_20_wire_logic_cluster/lc_6/ltout
T_14_20_wire_logic_cluster/lc_7/in_2

End 

Net : d1.ten_secs_1_sqmuxa_0_xZ0Z1_cascade_
T_14_17_wire_logic_cluster/lc_2/ltout
T_14_17_wire_logic_cluster/lc_3/in_2

End 

Net : ten_secsZ0Z_0
T_13_22_wire_logic_cluster/lc_2/out
T_14_19_sp4_v_t_45
T_14_15_sp4_v_t_41
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_2/in_1

T_13_22_wire_logic_cluster/lc_2/out
T_13_22_sp4_h_l_9
T_16_18_sp4_v_t_44
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_0/in_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_22_sp4_h_l_9
T_16_18_sp4_v_t_44
T_16_21_lc_trk_g1_4
T_16_21_wire_logic_cluster/lc_0/in_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_22_sp4_h_l_9
T_17_22_sp4_h_l_9
T_17_22_lc_trk_g0_4
T_17_22_wire_logic_cluster/lc_1/in_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_36
T_10_21_sp4_h_l_1
T_6_21_sp4_h_l_9
T_6_21_lc_trk_g0_4
T_6_21_wire_logic_cluster/lc_7/in_3

T_13_22_wire_logic_cluster/lc_2/out
T_14_19_sp4_v_t_45
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_0/in_0

T_13_22_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g3_2
T_13_22_wire_logic_cluster/lc_2/in_1

End 

Net : d1.ten_secs_1_sqmuxa_0
T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_14_21_lc_trk_g3_6
T_14_21_input_2_1
T_14_21_wire_logic_cluster/lc_1/in_2

End 

Net : d4.countZ0Z_13
T_15_18_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_1/in_0

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g3_4
T_15_18_wire_logic_cluster/lc_4/in_1

End 

Net : d4.countZ0Z_0
T_14_16_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_47
T_14_18_sp4_v_t_47
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : d4.countZ0Z_15
T_15_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_6/in_1

End 

Net : d4.countZ0Z_2
T_15_17_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g0_1
T_14_18_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_1/in_1

End 

Net : minsZ0Z_1
T_14_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g0_4
T_15_21_input_2_4
T_15_21_wire_logic_cluster/lc_4/in_2

T_14_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_0
T_16_21_sp4_v_t_37
T_16_25_lc_trk_g0_0
T_16_25_input_2_4
T_16_25_wire_logic_cluster/lc_4/in_2

T_14_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_0
T_16_21_sp4_v_t_37
T_15_23_lc_trk_g1_0
T_15_23_input_2_1
T_15_23_wire_logic_cluster/lc_1/in_2

T_14_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_0
T_16_21_sp4_v_t_37
T_15_23_lc_trk_g1_0
T_15_23_wire_logic_cluster/lc_3/in_0

T_14_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_0
T_16_21_sp4_v_t_37
T_15_22_lc_trk_g2_5
T_15_22_input_2_3
T_15_22_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g3_4
T_13_21_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_10
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_7/in_1

T_14_21_wire_logic_cluster/lc_4/out
T_14_17_sp4_v_t_45
T_15_17_sp4_h_l_1
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_24_sp4_h_l_11
T_16_24_lc_trk_g2_3
T_16_24_input_2_7
T_16_24_wire_logic_cluster/lc_7/in_2

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_14_23_lc_trk_g1_0
T_14_23_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_14_23_lc_trk_g1_0
T_14_23_wire_logic_cluster/lc_7/in_0

T_14_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g3_4
T_13_21_input_2_1
T_13_21_wire_logic_cluster/lc_1/in_2

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_10
T_19_20_sp4_h_l_6
T_20_20_lc_trk_g3_6
T_20_20_wire_logic_cluster/lc_6/in_3

T_14_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_2/in_3

T_14_21_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g0_4
T_14_22_wire_logic_cluster/lc_2/in_0

T_14_21_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g3_4
T_13_20_wire_logic_cluster/lc_3/in_0

End 

Net : prescaler_1_cry_23_THRU_CO
T_12_23_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_39
T_13_16_sp4_v_t_39
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_3/in_1

End 

Net : prescaler_1_cry_23
T_12_23_wire_logic_cluster/lc_6/cout
T_12_23_wire_logic_cluster/lc_7/in_3

Net : ten_secsZ0Z_2
T_13_21_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_45
T_14_17_sp4_h_l_1
T_14_17_lc_trk_g0_4
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

T_13_21_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_45
T_14_17_sp4_h_l_1
T_17_17_sp4_v_t_36
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_0/in_0

T_13_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_8
T_16_21_lc_trk_g3_5
T_16_21_wire_logic_cluster/lc_0/in_0

T_13_21_wire_logic_cluster/lc_4/out
T_6_21_sp12_h_l_0
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_5/in_3

T_13_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g1_4
T_13_21_wire_logic_cluster/lc_4/in_1

End 

Net : d4.countZ0Z_14
T_15_18_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g0_5
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

T_15_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_5/in_1

End 

Net : d3.countZ0Z_16
T_15_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_2/in_0

T_15_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g0_7
T_16_20_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g1_7
T_15_20_wire_logic_cluster/lc_7/in_1

End 

Net : d3.trans_up_1_14_2_cascade_
T_14_20_wire_logic_cluster/lc_2/ltout
T_14_20_wire_logic_cluster/lc_3/in_2

End 

Net : d2_sync_1
T_13_24_wire_logic_cluster/lc_7/out
T_11_24_sp12_h_l_1
T_16_24_lc_trk_g1_5
T_16_24_input_2_0
T_16_24_wire_logic_cluster/lc_0/in_2

T_13_24_wire_logic_cluster/lc_7/out
T_11_24_sp12_h_l_1
T_16_24_lc_trk_g0_5
T_16_24_input_2_5
T_16_24_wire_logic_cluster/lc_5/in_2

T_13_24_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g0_7
T_14_24_wire_logic_cluster/lc_0/in_1

T_13_24_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_39
T_15_21_sp4_h_l_2
T_16_21_lc_trk_g3_2
T_16_21_wire_logic_cluster/lc_5/in_0

T_13_24_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g0_7
T_14_24_input_2_1
T_14_24_wire_logic_cluster/lc_1/in_2

T_13_24_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_39
T_15_25_sp4_h_l_2
T_16_25_lc_trk_g3_2
T_16_25_wire_logic_cluster/lc_1/in_0

T_13_24_wire_logic_cluster/lc_7/out
T_14_25_lc_trk_g2_7
T_14_25_wire_logic_cluster/lc_5/in_0

T_13_24_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g0_7
T_14_24_wire_logic_cluster/lc_5/in_0

End 

Net : d4.countZ0Z_16
T_15_18_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g3_7
T_14_18_input_2_4
T_14_18_wire_logic_cluster/lc_4/in_2

T_15_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_7/in_1

End 

Net : d3.countZ0Z_15
T_15_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_3/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g1_6
T_15_20_wire_logic_cluster/lc_6/in_1

End 

Net : stateZ0Z_1
T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_15_14_sp4_v_t_40
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_45
T_16_20_lc_trk_g0_0
T_16_20_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_15_18_sp4_v_t_40
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_14_sp12_v_t_23
T_16_25_lc_trk_g3_3
T_16_25_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_40
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_40
T_13_23_sp4_h_l_10
T_13_23_lc_trk_g0_7
T_13_23_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_12_18_sp4_h_l_8
T_11_18_sp4_v_t_45
T_10_22_lc_trk_g2_0
T_10_22_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_14_sp12_v_t_23
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_40
T_13_23_sp4_h_l_10
T_14_23_lc_trk_g3_2
T_14_23_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_40
T_15_23_lc_trk_g1_5
T_15_23_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_15_14_sp4_v_t_40
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_40
T_16_22_lc_trk_g0_0
T_16_22_wire_logic_cluster/lc_1/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_15_18_sp4_v_t_40
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_15_18_sp4_v_t_40
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_14_sp12_v_t_23
T_16_24_lc_trk_g2_4
T_16_24_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_40
T_15_23_lc_trk_g1_5
T_15_23_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_15_18_sp4_v_t_40
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_14_sp12_v_t_23
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_6/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_15_18_sp4_v_t_40
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_5
T_15_18_sp4_v_t_40
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_2/in_3

End 

Net : d4.trans_up_1_10
T_14_18_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_5/in_3

End 

Net : d4.countZ0Z_4
T_15_17_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g0_3
T_14_18_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_3/in_1

End 

Net : d3.countZ0Z_13
T_15_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g2_4
T_14_20_input_2_2
T_14_20_wire_logic_cluster/lc_2/in_2

T_15_20_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_4/in_1

End 

Net : d1.g0_0_0
T_13_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_4/in_1

End 

Net : prescaler_1_cry_19_THRU_CO
T_12_23_wire_logic_cluster/lc_3/out
T_13_22_sp4_v_t_39
T_13_18_sp4_v_t_40
T_13_14_sp4_v_t_45
T_13_17_lc_trk_g0_5
T_13_17_wire_logic_cluster/lc_5/in_0

End 

Net : prescaler_1_cry_19
T_12_23_wire_logic_cluster/lc_2/cout
T_12_23_wire_logic_cluster/lc_3/in_3

Net : d4.countZ0Z_5
T_15_17_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_4/in_1

End 

Net : d1.g2_8_2
T_16_24_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_1/in_1

End 

Net : d1.g2_12_1
T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_19_sp4_v_t_42
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_0/in_3

End 

Net : d4.countZ0Z_6
T_15_17_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g0_5
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/in_1

End 

Net : d3.countZ0Z_14
T_15_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g2_5
T_14_20_wire_logic_cluster/lc_2/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_3/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_5/in_1

End 

Net : prescaler_1_cry_22
T_12_23_wire_logic_cluster/lc_5/cout
T_12_23_wire_logic_cluster/lc_6/in_3

Net : prescaler_1_cry_22_THRU_CO
T_12_23_wire_logic_cluster/lc_6/out
T_13_20_sp4_v_t_37
T_13_16_sp4_v_t_45
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_2/in_1

End 

Net : un1_state_0_sqmuxa_1_0_cascade_
T_16_19_wire_logic_cluster/lc_6/ltout
T_16_19_wire_logic_cluster/lc_7/in_2

End 

Net : d1.secs_0_sqmuxa_xZ0Z1
T_15_21_wire_logic_cluster/lc_7/out
T_15_18_sp4_v_t_38
T_14_20_lc_trk_g0_3
T_14_20_wire_logic_cluster/lc_6/in_1

End 

Net : secsZ0Z_2
T_15_22_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_7/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_38
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_7_22_sp12_h_l_1
T_6_10_sp12_v_t_22
T_6_21_lc_trk_g2_2
T_6_21_wire_logic_cluster/lc_5/in_1

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g3_5
T_15_22_wire_logic_cluster/lc_4/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g3_5
T_15_22_wire_logic_cluster/lc_6/in_0

End 

Net : d4.countZ0Z_3
T_15_17_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_2/in_1

End 

Net : prescaler_1_cry_21_THRU_CO
T_12_23_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_46
T_13_15_sp4_v_t_46
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_7/in_0

End 

Net : prescaler_1_cry_21
T_12_23_wire_logic_cluster/lc_4/cout
T_12_23_wire_logic_cluster/lc_5/in_3

Net : secsZ0Z_1
T_15_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_7/in_1

T_15_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_3/in_1

T_15_21_wire_logic_cluster/lc_1/out
T_11_21_sp12_h_l_1
T_0_21_span12_horz_5
T_6_21_lc_trk_g1_1
T_6_21_wire_logic_cluster/lc_6/in_0

T_15_21_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g0_1
T_15_22_wire_logic_cluster/lc_4/in_1

T_15_21_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g0_1
T_15_22_wire_logic_cluster/lc_6/in_1

T_15_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g2_1
T_15_21_wire_logic_cluster/lc_1/in_0

End 

Net : secsZ0Z_3
T_15_22_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g0_7
T_15_21_input_2_7
T_15_21_wire_logic_cluster/lc_7/in_2

T_15_22_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g2_7
T_16_21_input_2_3
T_16_21_wire_logic_cluster/lc_3/in_2

T_15_22_wire_logic_cluster/lc_7/out
T_5_22_sp12_h_l_1
T_7_22_sp4_h_l_2
T_6_18_sp4_v_t_42
T_6_20_lc_trk_g3_7
T_6_20_wire_logic_cluster/lc_3/in_3

T_15_22_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_7/in_0

End 

Net : decrement_time_0_secs9
T_16_21_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_1/in_1

T_16_21_wire_logic_cluster/lc_3/out
T_16_17_sp4_v_t_43
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_0/in_1

End 

Net : ten_secsZ0Z_1
T_14_20_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_39
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_16_20_lc_trk_g3_2
T_16_20_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_17_20_sp4_v_t_37
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_7
T_17_20_sp4_v_t_37
T_17_22_lc_trk_g2_0
T_17_22_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_14_9_sp12_v_t_22
T_3_21_sp12_h_l_1
T_6_21_lc_trk_g0_1
T_6_21_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_1/in_1

End 

Net : d1.g1_0
T_11_21_wire_logic_cluster/lc_7/out
T_9_21_sp12_h_l_1
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_3/in_0

End 

Net : d1.trans_up_1_9
T_14_21_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_1/in_3

T_14_21_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g3_5
T_13_21_wire_logic_cluster/lc_5/in_3

End 

Net : d1.countZ0Z_9
T_11_23_wire_logic_cluster/lc_0/out
T_11_21_sp4_v_t_45
T_12_21_sp4_h_l_1
T_14_21_lc_trk_g3_4
T_14_21_wire_logic_cluster/lc_5/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_8_23_sp12_h_l_0
T_13_23_lc_trk_g0_4
T_13_23_wire_logic_cluster/lc_7/in_3

T_11_23_wire_logic_cluster/lc_0/out
T_11_23_lc_trk_g3_0
T_11_23_wire_logic_cluster/lc_0/in_1

End 

Net : d1.trans_up_1_13
T_13_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_10
T_11_18_sp4_v_t_38
T_11_21_lc_trk_g0_6
T_11_21_wire_logic_cluster/lc_7/in_3

T_13_22_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_1/in_3

End 

Net : stateZ0Z_0
T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_14_17_sp4_h_l_7
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_38
T_13_20_sp4_h_l_3
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_4/in_1

T_16_19_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_7/out
T_16_14_sp12_v_t_22
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_16_22_sp4_v_t_39
T_16_23_lc_trk_g3_7
T_16_23_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_16_22_sp4_v_t_39
T_16_23_lc_trk_g2_7
T_16_23_input_2_1
T_16_23_wire_logic_cluster/lc_1/in_2

T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_47
T_14_25_sp4_h_l_10
T_14_25_lc_trk_g1_7
T_14_25_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_13_22_sp4_h_l_11
T_9_22_sp4_h_l_2
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_7/in_1

T_16_19_wire_logic_cluster/lc_7/out
T_16_14_sp12_v_t_22
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_7/in_1

T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_13_22_sp4_h_l_11
T_13_22_lc_trk_g1_6
T_13_22_input_2_3
T_13_22_wire_logic_cluster/lc_3/in_2

T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_16_22_sp4_v_t_46
T_15_23_lc_trk_g3_6
T_15_23_wire_logic_cluster/lc_7/in_0

T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_47
T_14_21_sp4_h_l_10
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_6
T_14_19_sp4_v_t_43
T_14_23_lc_trk_g1_6
T_14_23_wire_logic_cluster/lc_2/in_1

T_16_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_6
T_14_19_sp4_v_t_43
T_13_22_lc_trk_g3_3
T_13_22_input_2_6
T_13_22_wire_logic_cluster/lc_6/in_2

T_16_19_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_38
T_13_20_sp4_h_l_3
T_14_20_lc_trk_g2_3
T_14_20_input_2_5
T_14_20_wire_logic_cluster/lc_5/in_2

T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_16_22_lc_trk_g1_3
T_16_22_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_47
T_14_21_sp4_h_l_10
T_15_21_lc_trk_g2_2
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

T_16_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_47
T_14_21_sp4_h_l_10
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_2/in_0

T_16_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_6
T_14_19_sp4_v_t_43
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_7/in_1

T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_16_21_lc_trk_g1_6
T_16_21_wire_logic_cluster/lc_6/in_3

T_16_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_7/in_3

End 

Net : secsZ0Z_0
T_15_22_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g1_1
T_15_21_wire_logic_cluster/lc_7/in_3

T_15_22_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_3/in_3

T_15_22_wire_logic_cluster/lc_1/out
T_15_22_sp4_h_l_7
T_11_22_sp4_h_l_3
T_7_22_sp4_h_l_6
T_6_18_sp4_v_t_46
T_6_21_lc_trk_g0_6
T_6_21_wire_logic_cluster/lc_7/in_1

T_15_22_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g2_1
T_15_22_wire_logic_cluster/lc_4/in_3

T_15_22_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g2_1
T_15_22_wire_logic_cluster/lc_6/in_3

T_15_22_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g2_1
T_15_22_wire_logic_cluster/lc_1/in_0

T_15_22_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g1_1
T_15_21_wire_logic_cluster/lc_1/in_1

End 

Net : un1_state_3
T_16_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g3_7
T_16_20_wire_logic_cluster/lc_1/in_3

T_16_20_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g1_7
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g1_7
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

T_16_20_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_38
T_13_17_sp4_h_l_3
T_9_17_sp4_h_l_11
T_5_17_sp4_h_l_7
T_0_17_span4_horz_7
T_0_17_lc_trk_g0_7
T_0_17_wire_gbuf/in

T_16_20_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g1_7
T_15_21_wire_logic_cluster/lc_3/in_1

T_16_20_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_46
T_15_22_lc_trk_g3_6
T_15_22_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_38
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_0/in_3

End 

Net : d1.countZ0Z_8
T_11_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_46
T_12_21_sp4_h_l_4
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_0/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_lc_trk_g3_7
T_11_22_wire_logic_cluster/lc_7/in_1

End 

Net : d1.countZ0Z_10
T_11_23_wire_logic_cluster/lc_1/out
T_12_21_sp4_v_t_46
T_13_21_sp4_h_l_11
T_14_21_lc_trk_g2_3
T_14_21_input_2_5
T_14_21_wire_logic_cluster/lc_5/in_2

T_11_23_wire_logic_cluster/lc_1/out
T_7_23_sp12_h_l_1
T_13_23_lc_trk_g0_6
T_13_23_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g3_1
T_11_23_wire_logic_cluster/lc_1/in_1

End 

Net : d2.g0_0_13
T_16_24_wire_logic_cluster/lc_4/out
T_15_24_sp4_h_l_0
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_4/in_0

End 

Net : s_dn
T_14_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_5
T_11_20_sp4_v_t_47
T_11_21_lc_trk_g3_7
T_11_21_wire_logic_cluster/lc_7/in_1

T_14_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g1_4
T_14_23_wire_logic_cluster/lc_0/in_3

T_14_24_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g3_4
T_15_23_wire_logic_cluster/lc_4/in_1

T_14_24_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g3_4
T_13_24_wire_logic_cluster/lc_4/in_1

T_14_24_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_45
T_14_22_lc_trk_g2_0
T_14_22_wire_logic_cluster/lc_1/in_3

T_14_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g1_4
T_14_23_wire_logic_cluster/lc_3/in_0

End 

Net : d2.countZ0Z_9
T_15_25_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g2_0
T_16_24_wire_logic_cluster/lc_4/in_0

T_15_25_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g2_0
T_16_24_wire_logic_cluster/lc_2/in_0

T_15_25_wire_logic_cluster/lc_0/out
T_15_25_lc_trk_g3_0
T_15_25_wire_logic_cluster/lc_0/in_1

End 

Net : d2.countZ0Z_12
T_15_25_wire_logic_cluster/lc_3/out
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_6/in_0

T_15_25_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g3_3
T_14_25_input_2_2
T_14_25_wire_logic_cluster/lc_2/in_2

T_15_25_wire_logic_cluster/lc_3/out
T_15_25_lc_trk_g1_3
T_15_25_wire_logic_cluster/lc_3/in_1

End 

Net : d2_trans_up_1_15_7
T_16_24_wire_logic_cluster/lc_6/out
T_16_22_sp4_v_t_41
T_16_23_lc_trk_g2_1
T_16_23_wire_logic_cluster/lc_1/in_0

T_16_24_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_36
T_13_25_sp4_h_l_6
T_14_25_lc_trk_g2_6
T_14_25_wire_logic_cluster/lc_7/in_1

T_16_24_wire_logic_cluster/lc_6/out
T_16_22_sp4_v_t_41
T_16_23_lc_trk_g2_1
T_16_23_wire_logic_cluster/lc_6/in_1

T_16_24_wire_logic_cluster/lc_6/out
T_16_22_sp4_v_t_41
T_13_22_sp4_h_l_10
T_13_22_lc_trk_g1_7
T_13_22_wire_logic_cluster/lc_6/in_0

T_16_24_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_36
T_17_21_sp4_h_l_6
T_13_21_sp4_h_l_6
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_2/in_0

T_16_24_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g0_6
T_16_23_input_2_4
T_16_23_wire_logic_cluster/lc_4/in_2

T_16_24_wire_logic_cluster/lc_6/out
T_16_24_lc_trk_g3_6
T_16_24_wire_logic_cluster/lc_1/in_0

End 

Net : d1.countZ0Z_12
T_11_23_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_46
T_11_21_lc_trk_g2_6
T_11_21_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_3/out
T_11_22_sp4_v_t_38
T_12_22_sp4_h_l_8
T_13_22_lc_trk_g3_0
T_13_22_input_2_1
T_13_22_wire_logic_cluster/lc_1/in_2

T_11_23_wire_logic_cluster/lc_3/out
T_11_23_sp4_h_l_11
T_13_23_lc_trk_g3_6
T_13_23_wire_logic_cluster/lc_7/in_0

T_11_23_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_3/in_1

End 

Net : d1.g0_1_a5_0_8
T_11_21_wire_logic_cluster/lc_2/out
T_11_21_sp4_h_l_9
T_13_21_lc_trk_g2_4
T_13_21_wire_logic_cluster/lc_5/in_1

End 

Net : d1.N_5
T_14_23_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g3_0
T_15_22_wire_logic_cluster/lc_2/in_1

End 

Net : d1.g0_1_a5_0_15
T_13_21_wire_logic_cluster/lc_5/out
T_14_20_sp4_v_t_43
T_14_23_lc_trk_g0_3
T_14_23_wire_logic_cluster/lc_0/in_1

End 

Net : prescaler_1_cry_20
T_12_23_wire_logic_cluster/lc_3/cout
T_12_23_wire_logic_cluster/lc_4/in_3

Net : prescaler_1_cry_20_THRU_CO
T_12_23_wire_logic_cluster/lc_4/out
T_13_19_sp4_v_t_44
T_13_15_sp4_v_t_37
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_6/in_1

End 

Net : d1.countZ0Z_14
T_11_23_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_47
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_5/in_0

T_11_23_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g1_5
T_11_23_wire_logic_cluster/lc_5/in_1

End 

Net : d1.trans_up_1_12
T_11_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_10
T_13_21_lc_trk_g3_2
T_13_21_input_2_5
T_13_21_wire_logic_cluster/lc_5/in_2

T_11_21_wire_logic_cluster/lc_5/out
T_9_21_sp4_h_l_7
T_13_21_sp4_h_l_3
T_16_21_sp4_v_t_38
T_16_22_lc_trk_g3_6
T_16_22_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_10
T_15_21_sp4_v_t_47
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_1/in_1

End 

Net : d1.mins_2_sqmuxa_1
T_15_23_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_6/in_0

End 

Net : d1.countZ0Z_7
T_11_22_wire_logic_cluster/lc_6/out
T_11_21_sp4_v_t_44
T_12_21_sp4_h_l_9
T_14_21_lc_trk_g2_4
T_14_21_wire_logic_cluster/lc_5/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_22_sp4_h_l_1
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_0/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_22_sp4_h_l_1
T_11_22_lc_trk_g1_4
T_11_22_wire_logic_cluster/lc_6/in_1

End 

Net : d1.g0_2_0_o2_2
T_14_23_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g1_2
T_15_23_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g1_2
T_13_24_wire_logic_cluster/lc_4/in_3

End 

Net : d1.trans_up_1_0_cascade_
T_14_23_wire_logic_cluster/lc_1/ltout
T_14_23_wire_logic_cluster/lc_2/in_2

End 

Net : d2_count_16
T_15_25_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g2_7
T_16_24_wire_logic_cluster/lc_4/in_1

T_15_25_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g2_7
T_16_24_wire_logic_cluster/lc_0/in_3

T_15_25_wire_logic_cluster/lc_7/out
T_16_23_sp4_v_t_42
T_16_19_sp4_v_t_42
T_16_21_lc_trk_g3_7
T_16_21_input_2_4
T_16_21_wire_logic_cluster/lc_4/in_2

T_15_25_wire_logic_cluster/lc_7/out
T_16_23_sp4_v_t_42
T_17_23_sp4_h_l_7
T_16_23_lc_trk_g1_7
T_16_23_wire_logic_cluster/lc_1/in_3

T_15_25_wire_logic_cluster/lc_7/out
T_14_25_lc_trk_g3_7
T_14_25_input_2_4
T_14_25_wire_logic_cluster/lc_4/in_2

T_15_25_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_38
T_12_22_sp4_h_l_9
T_13_22_lc_trk_g2_1
T_13_22_wire_logic_cluster/lc_6/in_3

T_15_25_wire_logic_cluster/lc_7/out
T_14_25_lc_trk_g3_7
T_14_25_wire_logic_cluster/lc_3/in_1

T_15_25_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g1_7
T_15_25_wire_logic_cluster/lc_7/in_1

End 

Net : d2.countZ0Z_13
T_15_25_wire_logic_cluster/lc_4/out
T_16_24_lc_trk_g3_4
T_16_24_wire_logic_cluster/lc_6/in_1

T_15_25_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g2_4
T_14_24_input_2_2
T_14_24_wire_logic_cluster/lc_2/in_2

T_15_25_wire_logic_cluster/lc_4/out
T_15_25_lc_trk_g3_4
T_15_25_wire_logic_cluster/lc_4/in_1

End 

Net : d1.countZ0Z_11
T_11_23_wire_logic_cluster/lc_2/out
T_11_20_sp4_v_t_44
T_11_21_lc_trk_g3_4
T_11_21_wire_logic_cluster/lc_2/in_1

T_11_23_wire_logic_cluster/lc_2/out
T_12_22_sp4_v_t_37
T_13_22_sp4_h_l_5
T_13_22_lc_trk_g0_0
T_13_22_wire_logic_cluster/lc_1/in_1

T_11_23_wire_logic_cluster/lc_2/out
T_12_22_sp4_v_t_37
T_13_22_sp4_h_l_5
T_13_22_lc_trk_g0_0
T_13_22_input_2_0
T_13_22_wire_logic_cluster/lc_0/in_2

T_11_23_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g1_2
T_11_23_wire_logic_cluster/lc_2/in_1

End 

Net : d2.countZ0Z_10
T_15_25_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g3_1
T_16_24_input_2_4
T_16_24_wire_logic_cluster/lc_4/in_2

T_15_25_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g3_1
T_16_24_input_2_2
T_16_24_wire_logic_cluster/lc_2/in_2

T_15_25_wire_logic_cluster/lc_1/out
T_15_25_lc_trk_g3_1
T_15_25_wire_logic_cluster/lc_1/in_1

End 

Net : d2_count_3
T_15_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_0/in_0

T_15_24_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g2_2
T_14_24_wire_logic_cluster/lc_0/in_0

T_15_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_5/in_3

T_15_24_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_40
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_4/in_3

T_15_24_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g2_2
T_14_24_wire_logic_cluster/lc_1/in_3

T_15_24_wire_logic_cluster/lc_2/out
T_14_25_lc_trk_g1_2
T_14_25_wire_logic_cluster/lc_4/in_3

T_15_24_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g1_2
T_15_24_wire_logic_cluster/lc_2/in_1

T_15_24_wire_logic_cluster/lc_2/out
T_14_25_lc_trk_g0_2
T_14_25_wire_logic_cluster/lc_3/in_3

End 

Net : d2.countZ0Z_14
T_15_25_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g3_5
T_16_24_input_2_6
T_16_24_wire_logic_cluster/lc_6/in_2

T_15_25_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g2_5
T_14_24_wire_logic_cluster/lc_2/in_1

T_15_25_wire_logic_cluster/lc_5/out
T_15_25_lc_trk_g1_5
T_15_25_wire_logic_cluster/lc_5/in_1

End 

Net : d1.stateZ0Z_0
T_10_23_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_44
T_11_21_lc_trk_g3_1
T_11_21_input_2_2
T_11_21_wire_logic_cluster/lc_2/in_2

T_10_23_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_44
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_5/in_1

T_10_23_wire_logic_cluster/lc_4/out
T_10_15_sp12_v_t_23
T_10_19_lc_trk_g2_0
T_10_19_wire_logic_cluster/lc_1/in_3

T_10_23_wire_logic_cluster/lc_4/out
T_10_19_sp4_v_t_45
T_11_23_sp4_h_l_2
T_13_23_lc_trk_g2_7
T_13_23_input_2_7
T_13_23_wire_logic_cluster/lc_7/in_2

T_10_23_wire_logic_cluster/lc_4/out
T_10_19_sp4_v_t_45
T_11_23_sp4_h_l_2
T_15_23_sp4_h_l_5
T_14_23_lc_trk_g0_5
T_14_23_input_2_7
T_14_23_wire_logic_cluster/lc_7/in_2

T_10_23_wire_logic_cluster/lc_4/out
T_10_19_sp4_v_t_45
T_11_23_sp4_h_l_2
T_15_23_sp4_h_l_5
T_14_23_lc_trk_g1_5
T_14_23_wire_logic_cluster/lc_2/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g1_4
T_10_22_wire_logic_cluster/lc_7/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g1_4
T_10_23_wire_logic_cluster/lc_4/in_1

End 

Net : d1.gZ0Z2
T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_3/in_1

End 

Net : d1.syncZ0Z_1
T_11_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_37
T_11_21_lc_trk_g2_5
T_11_21_input_2_5
T_11_21_wire_logic_cluster/lc_5/in_2

T_11_19_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g2_2
T_10_19_wire_logic_cluster/lc_1/in_1

End 

Net : d1.N_6
T_15_23_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g3_0
T_16_22_input_2_5
T_16_22_wire_logic_cluster/lc_5/in_2

End 

Net : d1.trans_up_1_0
T_14_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g1_1
T_15_23_wire_logic_cluster/lc_0/in_0

T_14_23_wire_logic_cluster/lc_1/out
T_10_23_sp12_h_l_1
T_10_23_lc_trk_g1_2
T_10_23_wire_logic_cluster/lc_4/in_3

End 

Net : d2.g0_0_11
T_14_25_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g1_2
T_14_24_wire_logic_cluster/lc_4/in_3

End 

Net : d2.countZ0Z_7
T_15_24_wire_logic_cluster/lc_6/out
T_16_24_lc_trk_g1_6
T_16_24_wire_logic_cluster/lc_4/in_3

T_15_24_wire_logic_cluster/lc_6/out
T_16_24_lc_trk_g1_6
T_16_24_wire_logic_cluster/lc_2/in_3

T_15_24_wire_logic_cluster/lc_6/out
T_15_24_lc_trk_g1_6
T_15_24_wire_logic_cluster/lc_6/in_1

End 

Net : d2.countZ0Z_11
T_15_25_wire_logic_cluster/lc_2/out
T_15_24_sp4_v_t_36
T_14_25_lc_trk_g2_4
T_14_25_wire_logic_cluster/lc_2/in_0

T_15_25_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g3_2
T_16_24_wire_logic_cluster/lc_6/in_3

T_15_25_wire_logic_cluster/lc_2/out
T_15_25_lc_trk_g1_2
T_15_25_wire_logic_cluster/lc_2/in_1

End 

Net : d1.g0_1_0_a4Z0Z_4_cascade_
T_16_25_wire_logic_cluster/lc_4/ltout
T_16_25_wire_logic_cluster/lc_5/in_2

End 

Net : d3.count_RNI4GDSZ0Z_16
T_16_20_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g0_3
T_15_21_wire_logic_cluster/lc_6/in_3

End 

Net : d3_g0_1
T_15_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_1/in_1

T_15_21_wire_logic_cluster/lc_6/out
T_14_21_sp4_h_l_4
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_7/in_3

End 

Net : d1.countZ0Z_13
T_11_23_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_45
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_5/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_11_23_lc_trk_g3_4
T_11_23_wire_logic_cluster/lc_4/in_1

End 

Net : un1_alarm_on_0_sqmuxa_0_i_cascade_
T_15_21_wire_logic_cluster/lc_2/ltout
T_15_21_wire_logic_cluster/lc_3/in_2

End 

Net : un1_state_7_0_cascade_
T_15_21_wire_logic_cluster/lc_0/ltout
T_15_21_wire_logic_cluster/lc_1/in_2

End 

Net : d4.countZ0Z_11
T_15_18_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_4/in_0

T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g1_2
T_15_18_wire_logic_cluster/lc_2/in_1

End 

Net : d1.g0_1_a5_0_9
T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_13_21_lc_trk_g3_0
T_13_21_wire_logic_cluster/lc_5/in_0

End 

Net : d1.countZ0Z_4
T_11_22_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_0/in_0

T_11_22_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_3/out
T_11_22_sp4_h_l_11
T_15_22_sp4_h_l_11
T_16_22_lc_trk_g2_3
T_16_22_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g1_3
T_11_22_wire_logic_cluster/lc_3/in_1

End 

Net : d4.countZ0Z_12
T_15_18_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g1_3
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_3/in_1

End 

Net : d1.g1_13
T_16_22_wire_logic_cluster/lc_1/out
T_12_22_sp12_h_l_1
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_1/in_0

End 

Net : d1.countZ0Z_5
T_11_22_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g1_4
T_11_21_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g1_4
T_11_21_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_4/out
T_10_22_sp4_h_l_0
T_14_22_sp4_h_l_0
T_16_22_lc_trk_g3_5
T_16_22_wire_logic_cluster/lc_0/in_0

T_11_22_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g3_4
T_11_22_wire_logic_cluster/lc_4/in_1

End 

Net : d1.countZ0Z_6
T_11_22_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_input_2_0
T_11_21_wire_logic_cluster/lc_0/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_input_2_4
T_11_21_wire_logic_cluster/lc_4/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_11_22_sp12_h_l_1
T_16_22_lc_trk_g1_5
T_16_22_input_2_0
T_16_22_wire_logic_cluster/lc_0/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_11_22_sp12_h_l_1
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_5/in_1

End 

Net : d2.g0_0_12
T_14_24_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g1_0
T_14_24_wire_logic_cluster/lc_4/in_1

End 

Net : prescaler_1_cry_17_THRU_CO
T_12_23_wire_logic_cluster/lc_1/out
T_13_21_sp4_v_t_46
T_13_17_sp4_v_t_42
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_6/in_1

End 

Net : prescaler_1_cry_17
T_12_23_wire_logic_cluster/lc_0/cout
T_12_23_wire_logic_cluster/lc_1/in_3

Net : un1_alarm_on_0_sqmuxa_0_i
T_15_21_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g0_2
T_15_22_wire_logic_cluster/lc_5/in_1

T_15_21_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g0_2
T_15_22_wire_logic_cluster/lc_1/in_3

T_15_21_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g0_2
T_15_22_wire_logic_cluster/lc_7/in_3

End 

Net : d4_trans_up_1
T_14_19_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g3_5
T_14_19_wire_logic_cluster/lc_3/in_1

End 

Net : mins_stored_0_sqmuxa
T_14_20_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_43
T_12_19_sp4_h_l_0
T_16_19_sp4_h_l_8
T_16_19_lc_trk_g1_5
T_16_19_wire_logic_cluster/lc_5/s_r

T_14_20_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_46
T_12_20_sp4_h_l_11
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_2/cen

T_14_20_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_46
T_12_20_sp4_h_l_11
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_2/cen

T_14_20_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_46
T_12_20_sp4_h_l_11
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_2/cen

T_14_20_wire_logic_cluster/lc_5/out
T_6_20_sp12_h_l_1
T_10_20_lc_trk_g0_2
T_10_20_wire_logic_cluster/lc_5/cen

End 

Net : d1.countZ0Z_3
T_11_22_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g1_2
T_11_21_wire_logic_cluster/lc_0/in_3

T_11_22_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g1_2
T_11_21_wire_logic_cluster/lc_4/in_3

T_11_22_wire_logic_cluster/lc_2/out
T_6_22_sp12_h_l_0
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_0/in_3

T_11_22_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g1_2
T_11_22_wire_logic_cluster/lc_2/in_1

End 

Net : d2_count_15
T_15_25_wire_logic_cluster/lc_6/out
T_16_24_lc_trk_g2_6
T_16_24_wire_logic_cluster/lc_5/in_1

T_15_25_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_0/in_3

T_15_25_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g3_6
T_14_24_input_2_7
T_14_24_wire_logic_cluster/lc_7/in_2

T_15_25_wire_logic_cluster/lc_6/out
T_16_22_sp4_v_t_37
T_16_23_lc_trk_g2_5
T_16_23_input_2_3
T_16_23_wire_logic_cluster/lc_3/in_2

T_15_25_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g0_6
T_16_25_wire_logic_cluster/lc_6/in_0

T_15_25_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_1/in_0

T_15_25_wire_logic_cluster/lc_6/out
T_16_22_sp4_v_t_37
T_16_23_lc_trk_g2_5
T_16_23_wire_logic_cluster/lc_4/in_1

T_15_25_wire_logic_cluster/lc_6/out
T_14_25_lc_trk_g3_6
T_14_25_wire_logic_cluster/lc_6/in_3

T_15_25_wire_logic_cluster/lc_6/out
T_15_25_lc_trk_g1_6
T_15_25_wire_logic_cluster/lc_6/in_1

End 

Net : d1.countZ0Z_0
T_11_21_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g0_3
T_11_21_wire_logic_cluster/lc_2/in_3

T_11_21_wire_logic_cluster/lc_3/out
T_11_18_sp4_v_t_46
T_12_22_sp4_h_l_5
T_13_22_lc_trk_g2_5
T_13_22_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_3/out
T_11_18_sp4_v_t_46
T_12_22_sp4_h_l_5
T_13_22_lc_trk_g2_5
T_13_22_wire_logic_cluster/lc_0/in_1

T_11_21_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g0_3
T_11_22_wire_logic_cluster/lc_0/in_1

T_11_21_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g0_3
T_11_21_wire_logic_cluster/lc_3/in_0

T_11_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g2_3
T_10_21_wire_logic_cluster/lc_0/in_3

End 

Net : d2_count_2
T_15_24_wire_logic_cluster/lc_1/out
T_14_25_lc_trk_g0_1
T_14_25_wire_logic_cluster/lc_2/in_1

T_15_24_wire_logic_cluster/lc_1/out
T_16_25_lc_trk_g2_1
T_16_25_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_1/out
T_14_24_sp4_h_l_10
T_13_20_sp4_v_t_38
T_13_23_lc_trk_g1_6
T_13_23_input_2_3
T_13_23_wire_logic_cluster/lc_3/in_2

T_15_24_wire_logic_cluster/lc_1/out
T_16_25_lc_trk_g2_1
T_16_25_wire_logic_cluster/lc_6/in_1

T_15_24_wire_logic_cluster/lc_1/out
T_14_24_sp4_h_l_10
T_13_24_lc_trk_g0_2
T_13_24_input_2_6
T_13_24_wire_logic_cluster/lc_6/in_2

T_15_24_wire_logic_cluster/lc_1/out
T_14_24_sp4_h_l_10
T_13_20_sp4_v_t_38
T_13_22_lc_trk_g2_3
T_13_22_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g3_1
T_15_24_wire_logic_cluster/lc_1/in_1

T_15_24_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_5/in_3

T_15_24_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g0_1
T_15_23_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_1/out
T_14_25_lc_trk_g0_1
T_14_25_input_2_3
T_14_25_wire_logic_cluster/lc_3/in_2

End 

Net : d2_count_1
T_13_25_wire_logic_cluster/lc_3/out
T_14_25_sp4_h_l_6
T_16_25_lc_trk_g2_3
T_16_25_wire_logic_cluster/lc_4/in_3

T_13_25_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g0_3
T_14_25_wire_logic_cluster/lc_2/in_3

T_13_25_wire_logic_cluster/lc_3/out
T_14_25_sp4_h_l_6
T_17_21_sp4_v_t_37
T_16_23_lc_trk_g0_0
T_16_23_wire_logic_cluster/lc_3/in_1

T_13_25_wire_logic_cluster/lc_3/out
T_14_25_sp4_h_l_6
T_16_25_lc_trk_g2_3
T_16_25_wire_logic_cluster/lc_6/in_3

T_13_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_7/in_1

T_13_25_wire_logic_cluster/lc_3/out
T_14_22_sp4_v_t_47
T_13_23_lc_trk_g3_7
T_13_23_wire_logic_cluster/lc_3/in_1

T_13_25_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g0_3
T_13_24_wire_logic_cluster/lc_6/in_1

T_13_25_wire_logic_cluster/lc_3/out
T_13_24_sp4_v_t_38
T_14_24_sp4_h_l_3
T_15_24_lc_trk_g3_3
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

T_13_25_wire_logic_cluster/lc_3/out
T_14_25_sp4_h_l_6
T_17_21_sp4_v_t_37
T_16_23_lc_trk_g0_0
T_16_23_wire_logic_cluster/lc_5/in_1

T_13_25_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g0_3
T_14_25_wire_logic_cluster/lc_3/in_0

T_13_25_wire_logic_cluster/lc_3/out
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_3/in_1

End 

Net : d1.trans_up_1_11
T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_11_23_sp4_h_l_7
T_15_23_sp4_h_l_7
T_14_23_lc_trk_g0_7
T_14_23_input_2_1
T_14_23_wire_logic_cluster/lc_1/in_2

T_10_22_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_36
T_11_23_sp4_h_l_7
T_14_19_sp4_v_t_42
T_14_22_lc_trk_g1_2
T_14_22_wire_logic_cluster/lc_4/in_3

End 

Net : d1.countZ0Z_15
T_11_23_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g2_6
T_10_22_wire_logic_cluster/lc_6/in_0

T_11_23_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g2_6
T_10_22_wire_logic_cluster/lc_1/in_3

T_11_23_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g1_6
T_11_23_wire_logic_cluster/lc_6/in_1

End 

Net : d1.g1_4_cascade_
T_11_21_wire_logic_cluster/lc_6/ltout
T_11_21_wire_logic_cluster/lc_7/in_2

End 

Net : d1.g0_0_0_a4_2_0
T_13_21_wire_logic_cluster/lc_6/out
T_12_21_sp12_h_l_0
T_11_21_lc_trk_g1_0
T_11_21_wire_logic_cluster/lc_6/in_3

End 

Net : d1.countZ0Z_2
T_11_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g2_1
T_10_22_wire_logic_cluster/lc_6/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g2_1
T_10_22_input_2_1
T_10_22_wire_logic_cluster/lc_1/in_2

T_11_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_1/in_1

End 

Net : d1.countZ0Z_16
T_11_23_wire_logic_cluster/lc_7/out
T_10_22_lc_trk_g3_7
T_10_22_input_2_6
T_10_22_wire_logic_cluster/lc_6/in_2

T_11_23_wire_logic_cluster/lc_7/out
T_10_22_lc_trk_g3_7
T_10_22_wire_logic_cluster/lc_1/in_1

T_11_23_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g1_7
T_11_23_wire_logic_cluster/lc_7/in_1

End 

Net : prescaler_1_cry_14_THRU_CO
T_12_22_wire_logic_cluster/lc_6/out
T_12_22_sp4_h_l_1
T_11_18_sp4_v_t_36
T_12_18_sp4_h_l_1
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_4/in_1

End 

Net : prescaler_1_cry_14
T_12_22_wire_logic_cluster/lc_5/cout
T_12_22_wire_logic_cluster/lc_6/in_3

Net : d1.g0_0Z0Z_2
T_16_21_wire_logic_cluster/lc_0/out
T_16_21_sp4_h_l_5
T_12_21_sp4_h_l_5
T_13_21_lc_trk_g2_5
T_13_21_wire_logic_cluster/lc_3/in_0

End 

Net : d2_trans_up_1_15_1
T_14_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_44
T_15_23_sp4_h_l_2
T_16_23_lc_trk_g2_2
T_16_23_wire_logic_cluster/lc_4/in_0

T_14_24_wire_logic_cluster/lc_6/out
T_13_24_sp12_h_l_0
T_16_24_lc_trk_g0_0
T_16_24_wire_logic_cluster/lc_1/in_1

T_14_24_wire_logic_cluster/lc_6/out
T_14_25_lc_trk_g0_6
T_14_25_wire_logic_cluster/lc_6/in_0

End 

Net : d1.countZ0Z_1
T_10_21_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g1_0
T_10_22_wire_logic_cluster/lc_6/in_3

T_10_21_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g1_0
T_10_22_wire_logic_cluster/lc_1/in_0

T_10_21_wire_logic_cluster/lc_0/out
T_11_22_lc_trk_g2_0
T_11_22_input_2_0
T_11_22_wire_logic_cluster/lc_0/in_2

T_10_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g1_0
T_10_21_wire_logic_cluster/lc_0/in_1

End 

Net : d2.trans_up_1_15_cascade_
T_16_23_wire_logic_cluster/lc_4/ltout
T_16_23_wire_logic_cluster/lc_5/in_2

End 

Net : s_dn_0
T_16_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_0/in_3

End 

Net : d2_count_0
T_13_25_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_6/in_0

T_13_25_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_2/in_0

T_13_25_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_43
T_14_23_sp4_h_l_11
T_16_23_lc_trk_g2_6
T_16_23_wire_logic_cluster/lc_3/in_3

T_13_25_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_7/in_3

T_13_25_wire_logic_cluster/lc_7/out
T_13_22_sp4_v_t_38
T_13_23_lc_trk_g2_6
T_13_23_wire_logic_cluster/lc_3/in_3

T_13_25_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g0_7
T_13_24_wire_logic_cluster/lc_6/in_3

T_13_25_wire_logic_cluster/lc_7/out
T_13_24_sp4_v_t_46
T_14_24_sp4_h_l_11
T_15_24_lc_trk_g2_3
T_15_24_wire_logic_cluster/lc_0/in_1

T_13_25_wire_logic_cluster/lc_7/out
T_13_25_lc_trk_g1_7
T_13_25_wire_logic_cluster/lc_7/in_3

T_13_25_wire_logic_cluster/lc_7/out
T_13_25_lc_trk_g1_7
T_13_25_wire_logic_cluster/lc_3/in_3

End 

Net : d1.g0_1_a5_0Z0Z_11
T_16_23_wire_logic_cluster/lc_0/out
T_16_23_sp4_h_l_5
T_12_23_sp4_h_l_8
T_14_23_lc_trk_g3_5
T_14_23_input_2_0
T_14_23_wire_logic_cluster/lc_0/in_2

End 

Net : d2.countZ0Z_8
T_15_24_wire_logic_cluster/lc_7/out
T_15_24_sp4_h_l_3
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_3/in_1

T_15_24_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g0_7
T_16_24_wire_logic_cluster/lc_2/in_1

T_15_24_wire_logic_cluster/lc_7/out
T_15_24_sp4_h_l_3
T_15_24_lc_trk_g0_6
T_15_24_wire_logic_cluster/lc_7/in_1

End 

Net : d2.g0_0_14_cascade_
T_14_24_wire_logic_cluster/lc_3/ltout
T_14_24_wire_logic_cluster/lc_4/in_2

End 

Net : d2.g0_0_10_cascade_
T_14_24_wire_logic_cluster/lc_2/ltout
T_14_24_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_8_14_0_
T_12_20_wire_logic_cluster/carry_in_mux/cout
T_12_20_wire_logic_cluster/lc_0/in_3

End 

Net : a.countZ0Z_0
T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_12_17_lc_trk_g0_0
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_5
T_11_17_lc_trk_g0_5
T_11_17_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_12_13_sp4_v_t_40
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_4/in_3

End 

Net : d1.g2Z0Z_0_cascade_
T_13_21_wire_logic_cluster/lc_2/ltout
T_13_21_wire_logic_cluster/lc_3/in_2

End 

Net : d1.g2_12_0
T_13_22_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g0_3
T_13_21_wire_logic_cluster/lc_2/in_3

End 

Net : d2_trans_up_1_15_8
T_16_24_wire_logic_cluster/lc_2/out
T_14_24_sp4_h_l_1
T_13_20_sp4_v_t_36
T_13_22_lc_trk_g3_1
T_13_22_wire_logic_cluster/lc_3/in_1

T_16_24_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_3/in_3

T_16_24_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_44
T_13_25_sp4_h_l_2
T_14_25_lc_trk_g2_2
T_14_25_wire_logic_cluster/lc_7/in_3

T_16_24_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_4/in_3

T_16_24_wire_logic_cluster/lc_2/out
T_14_24_sp4_h_l_1
T_13_20_sp4_v_t_36
T_13_22_lc_trk_g3_1
T_13_22_wire_logic_cluster/lc_7/in_3

T_16_24_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_6/in_3

T_16_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_1/in_3

End 

Net : d2_count_4
T_15_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g2_3
T_14_24_wire_logic_cluster/lc_6/in_1

T_15_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g2_3
T_14_24_wire_logic_cluster/lc_2/in_3

T_15_24_wire_logic_cluster/lc_3/out
T_16_23_sp4_v_t_39
T_13_23_sp4_h_l_8
T_13_23_lc_trk_g0_5
T_13_23_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g2_3
T_14_24_wire_logic_cluster/lc_7/in_0

T_15_24_wire_logic_cluster/lc_3/out
T_13_24_sp4_h_l_3
T_13_24_lc_trk_g0_6
T_13_24_wire_logic_cluster/lc_6/in_0

T_15_24_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g2_3
T_16_23_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g1_3
T_15_24_wire_logic_cluster/lc_3/in_1

End 

Net : d4.idle_i
T_14_14_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_38
T_14_7_sp4_v_t_46
T_14_3_sp4_v_t_46
T_14_0_span4_vert_31
T_14_0_span4_horz_r_1
T_17_0_lc_trk_g0_5
T_17_0_wire_gbuf/in

End 

Net : d2_count_6
T_15_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g3_5
T_14_24_input_2_6
T_14_24_wire_logic_cluster/lc_6/in_2

T_15_24_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_46
T_16_21_lc_trk_g2_6
T_16_21_wire_logic_cluster/lc_4/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g3_5
T_14_24_wire_logic_cluster/lc_3/in_3

T_15_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_42
T_12_23_sp4_h_l_1
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_4/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_14_25_lc_trk_g1_5
T_14_25_wire_logic_cluster/lc_4/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_47
T_15_16_sp4_v_t_43
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_1/in_1

T_15_24_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g1_5
T_15_24_wire_logic_cluster/lc_5/in_1

End 

Net : d4.idle_i_g
T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_5/s_r

End 

Net : prescaler_1_cry_26
T_12_24_wire_logic_cluster/lc_1/cout
T_12_24_wire_logic_cluster/lc_2/in_3

End 

Net : d3.idle_i_g
T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_5/s_r

End 

Net : d3.idle_i
T_17_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_45
T_19_17_sp4_h_l_8
T_23_17_sp4_h_l_8
T_27_17_sp4_h_l_8
T_31_17_sp4_h_l_8
T_33_17_lc_trk_g1_0
T_33_17_wire_gbuf/in

End 

Net : d1.trans_up_1_10
T_11_21_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_37
T_12_23_sp4_h_l_0
T_14_23_lc_trk_g2_5
T_14_23_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g0_4
T_11_21_wire_logic_cluster/lc_6/in_0

End 

Net : d2_count_5
T_15_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g3_4
T_14_24_wire_logic_cluster/lc_6/in_3

T_15_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g3_4
T_14_24_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_44
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_4/out
T_15_23_sp4_v_t_40
T_12_23_sp4_h_l_5
T_13_23_lc_trk_g2_5
T_13_23_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_4/out
T_14_25_lc_trk_g1_4
T_14_25_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_45
T_15_16_sp4_v_t_45
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_1/in_3

T_15_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g3_4
T_15_24_wire_logic_cluster/lc_4/in_1

End 

Net : d1.g2_11_0
T_16_21_wire_logic_cluster/lc_5/out
T_8_21_sp12_h_l_1
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_2/in_1

End 

Net : prescaler_1_cry_15_THRU_CO
T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_5/in_1

End 

Net : prescaler_1_cry_15
T_12_22_wire_logic_cluster/lc_6/cout
T_12_22_wire_logic_cluster/lc_7/in_3

Net : d1.g2_7_0_cascade_
T_16_21_wire_logic_cluster/lc_4/ltout
T_16_21_wire_logic_cluster/lc_5/in_2

End 

Net : d1.g2Z0Z_8
T_16_23_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_6/in_0

End 

Net : d1.g2_i_a5_0Z0Z_7
T_16_23_wire_logic_cluster/lc_6/out
T_15_23_lc_trk_g2_6
T_15_23_wire_logic_cluster/lc_6/in_0

End 

Net : d1.g2_iZ0Z_0
T_15_23_wire_logic_cluster/lc_6/out
T_16_22_lc_trk_g2_6
T_16_22_wire_logic_cluster/lc_5/in_1

End 

Net : d1.mins27_0_0
T_15_23_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g1_1
T_16_23_input_2_6
T_16_23_wire_logic_cluster/lc_6/in_2

End 

Net : d1.g2_i_a5_0Z0Z_6_cascade_
T_15_23_wire_logic_cluster/lc_5/ltout
T_15_23_wire_logic_cluster/lc_6/in_2

End 

Net : d1.g2_i_a5_0Z0Z_3
T_14_25_wire_logic_cluster/lc_5/out
T_15_21_sp4_v_t_46
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_5/in_1

End 

Net : display1.prescaler_2_15
T_9_20_wire_logic_cluster/lc_6/out
T_8_20_sp4_h_l_4
T_7_20_lc_trk_g1_4
T_7_20_wire_logic_cluster/lc_4/in_3

End 

Net : display1.prescaler_2_14
T_9_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_2
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_3/in_1

End 

Net : display1.prescaler_2_cry_14
T_9_20_wire_logic_cluster/lc_5/cout
T_9_20_wire_logic_cluster/lc_6/in_3

Net : display1.prescalerZ0Z_0
T_7_19_wire_logic_cluster/lc_5/out
T_7_19_sp12_h_l_1
T_9_19_lc_trk_g0_6
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

T_7_19_wire_logic_cluster/lc_5/out
T_7_20_lc_trk_g0_5
T_7_20_wire_logic_cluster/lc_2/in_3

T_7_19_wire_logic_cluster/lc_5/out
T_7_19_lc_trk_g1_5
T_7_19_wire_logic_cluster/lc_5/in_3

T_7_19_wire_logic_cluster/lc_5/out
T_7_19_lc_trk_g1_5
T_7_19_wire_logic_cluster/lc_7/in_3

End 

Net : display1.prescaler_2_cry_13
T_9_20_wire_logic_cluster/lc_4/cout
T_9_20_wire_logic_cluster/lc_5/in_3

Net : d1.g2_7_2_cascade_
T_13_23_wire_logic_cluster/lc_3/ltout
T_13_23_wire_logic_cluster/lc_4/in_2

End 

Net : d1.g2Z0Z_11
T_13_23_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g3_4
T_14_22_wire_logic_cluster/lc_0/in_1

End 

Net : d1.g2_i_a5_1Z0Z_3
T_16_25_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g1_7
T_16_24_wire_logic_cluster/lc_7/in_1

End 

Net : d1.g2_i_a5_1Z0Z_6
T_16_24_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g2_7
T_15_23_wire_logic_cluster/lc_6/in_3

End 

Net : d2_g0_1_cascade_
T_16_25_wire_logic_cluster/lc_6/ltout
T_16_25_wire_logic_cluster/lc_7/in_2

End 

Net : display1.prescaler_2_cry_22
T_9_21_wire_logic_cluster/lc_5/cout
T_9_21_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_8_18_0_
T_12_24_wire_logic_cluster/carry_in_mux/cout
T_12_24_wire_logic_cluster/lc_0/in_3

Net : a.count_1_cry_23
T_12_19_wire_logic_cluster/lc_6/cout
T_12_19_wire_logic_cluster/lc_7/in_3

Net : a.countZ0Z_1
T_12_16_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g0_7
T_11_17_input_2_1
T_11_17_wire_logic_cluster/lc_1/in_2

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_7/in_3

End 

Net : d1.g2Z0Z_10
T_15_23_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g3_3
T_14_22_wire_logic_cluster/lc_0/in_0

End 

Net : display1.prescalerZ0Z_1
T_7_19_wire_logic_cluster/lc_7/out
T_7_19_sp4_h_l_3
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_0/in_1

T_7_19_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g2_7
T_7_19_wire_logic_cluster/lc_2/in_3

T_7_19_wire_logic_cluster/lc_7/out
T_7_19_lc_trk_g2_7
T_7_19_wire_logic_cluster/lc_7/in_0

End 

Net : prescaler_1_cry_13
T_12_22_wire_logic_cluster/lc_4/cout
T_12_22_wire_logic_cluster/lc_5/in_3

Net : prescaler_1_cry_13_THRU_CO
T_12_22_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_46
T_13_14_sp4_v_t_39
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : d1.g2_i_a5_1Z0Z_7
T_16_24_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g2_1
T_15_23_wire_logic_cluster/lc_6/in_1

End 

Net : d1.g1_3
T_10_22_wire_logic_cluster/lc_7/out
T_11_21_lc_trk_g2_7
T_11_21_wire_logic_cluster/lc_7/in_0

End 

Net : un1_state_3_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_20_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_21_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_21_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_21_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_21_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_21_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_21_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_22_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_22_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_22_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_22_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_23_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_23_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_24_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_24_wire_logic_cluster/lc_3/cen

End 

Net : display1.prescaler_2_cry_21
T_9_21_wire_logic_cluster/lc_4/cout
T_9_21_wire_logic_cluster/lc_5/in_3

Net : d1.g2_8_0
T_14_24_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_38
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_3/in_3

End 

Net : a.count_1_cry_22
T_12_19_wire_logic_cluster/lc_5/cout
T_12_19_wire_logic_cluster/lc_6/in_3

Net : a.countZ0Z_2
T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_1/in_1

End 

Net : d2.trans_up_1_15
T_16_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_0
T_11_23_sp4_h_l_0
T_14_23_sp4_v_t_40
T_14_24_lc_trk_g2_0
T_14_24_wire_logic_cluster/lc_5/in_1

End 

Net : d1.g2Z0Z_12_cascade_
T_13_22_wire_logic_cluster/lc_6/ltout
T_13_22_wire_logic_cluster/lc_7/in_2

End 

Net : d1.g2_0Z0Z_4
T_13_22_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_2/in_0

End 

Net : d1.g1_14
T_14_22_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g2_4
T_14_22_wire_logic_cluster/lc_1/in_1

End 

Net : d1.g0_0_0_a4_2_1
T_15_22_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_46
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_4/in_1

End 

Net : prescaler_1_cry_12
T_12_22_wire_logic_cluster/lc_3/cout
T_12_22_wire_logic_cluster/lc_4/in_3

Net : prescaler_1_cry_12_THRU_CO
T_12_22_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_45
T_13_18_sp4_h_l_1
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_2/in_1

End 

Net : d1.g0_1_0_a4Z0Z_7_cascade_
T_14_25_wire_logic_cluster/lc_6/ltout
T_14_25_wire_logic_cluster/lc_7/in_2

End 

Net : display1.prescaler_2_cry_20
T_9_21_wire_logic_cluster/lc_3/cout
T_9_21_wire_logic_cluster/lc_4/in_3

Net : a.countZ0Z_3
T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g1_2
T_12_17_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_1/in_0

End 

Net : a.count_1_cry_21
T_12_19_wire_logic_cluster/lc_4/cout
T_12_19_wire_logic_cluster/lc_5/in_3

Net : display1.prescalerZ0Z_5
T_9_19_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_wire_logic_cluster/lc_6/in_0

T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_4/in_1

End 

Net : display1.prescaler8_21
T_7_19_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g1_4
T_6_20_wire_logic_cluster/lc_2/in_3

T_7_19_wire_logic_cluster/lc_4/out
T_7_19_lc_trk_g0_4
T_7_19_wire_logic_cluster/lc_6/in_0

T_7_19_wire_logic_cluster/lc_4/out
T_7_19_lc_trk_g0_4
T_7_19_wire_logic_cluster/lc_0/in_0

T_7_19_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_4/in_0

T_7_19_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_0/in_0

T_7_19_wire_logic_cluster/lc_4/out
T_7_19_lc_trk_g0_4
T_7_19_wire_logic_cluster/lc_1/in_3

T_7_19_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_3/in_3

T_7_19_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g1_4
T_6_20_wire_logic_cluster/lc_6/in_3

End 

Net : display1.prescaler8
T_6_20_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g0_2
T_6_21_wire_logic_cluster/lc_2/cen

T_6_20_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g0_2
T_6_21_wire_logic_cluster/lc_2/cen

T_6_20_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g0_2
T_6_21_wire_logic_cluster/lc_2/cen

T_6_20_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g0_2
T_6_21_wire_logic_cluster/lc_2/cen

End 

Net : display1.prescaler8_13
T_9_18_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_36
T_6_19_sp4_h_l_1
T_7_19_lc_trk_g2_1
T_7_19_wire_logic_cluster/lc_4/in_1

End 

Net : d1.g0_1_a5_0_10
T_10_22_wire_logic_cluster/lc_1/out
T_11_19_sp4_v_t_43
T_12_23_sp4_h_l_6
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_0/in_0

End 

Net : display1.prescalerZ0Z_2
T_9_19_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g0_1
T_9_18_wire_logic_cluster/lc_6/in_1

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_1/in_1

End 

Net : d1.g2_7_1
T_13_24_wire_logic_cluster/lc_6/out
T_13_18_sp12_v_t_23
T_13_22_lc_trk_g2_0
T_13_22_wire_logic_cluster/lc_7/in_1

End 

Net : display1.prescalerZ0Z_7
T_9_19_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g0_6
T_9_18_input_2_6
T_9_18_wire_logic_cluster/lc_6/in_2

T_9_19_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g1_6
T_9_19_wire_logic_cluster/lc_6/in_1

End 

Net : display1.prescaler_2_cry_19
T_9_21_wire_logic_cluster/lc_2/cout
T_9_21_wire_logic_cluster/lc_3/in_3

Net : a.count_1_cry_20
T_12_19_wire_logic_cluster/lc_3/cout
T_12_19_wire_logic_cluster/lc_4/in_3

Net : a.countZ0Z_4
T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g2_3
T_11_17_wire_logic_cluster/lc_2/in_1

End 

Net : display1.prescalerZ0Z_12
T_9_20_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_7/in_0

T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_3/in_1

End 

Net : display1.prescaler8_12
T_9_21_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_43
T_6_19_sp4_h_l_6
T_7_19_lc_trk_g3_6
T_7_19_wire_logic_cluster/lc_4/in_3

End 

Net : d1.g0_2_0_o2_2_cascade_
T_14_23_wire_logic_cluster/lc_2/ltout
T_14_23_wire_logic_cluster/lc_3/in_2

End 

Net : display1.prescalerZ0Z_4
T_7_19_wire_logic_cluster/lc_1/out
T_7_19_sp4_h_l_7
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_3/in_1

T_7_19_wire_logic_cluster/lc_1/out
T_7_19_lc_trk_g3_1
T_7_19_wire_logic_cluster/lc_3/in_3

End 

Net : display1.prescalerZ0Z_3
T_9_19_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g1_2
T_9_18_wire_logic_cluster/lc_6/in_3

T_9_19_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g1_2
T_9_19_wire_logic_cluster/lc_2/in_1

End 

Net : display1.prescalerZ0Z_11
T_9_20_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_7/in_1

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_2/in_1

End 

Net : d1.idle_i
T_10_19_wire_logic_cluster/lc_1/out
T_10_16_sp12_v_t_22
T_0_16_span12_horz_5
T_0_16_lc_trk_g0_5
T_0_16_wire_gbuf/in

End 

Net : d1.idle_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

End 

Net : d1.g2_0Z0Z_3
T_14_17_wire_logic_cluster/lc_1/out
T_14_14_sp12_v_t_22
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_2/in_1

End 

Net : d1.g2Z0Z_1_cascade_
T_14_17_wire_logic_cluster/lc_0/ltout
T_14_17_wire_logic_cluster/lc_1/in_2

End 

Net : display2.prescalerZ0Z_0
T_19_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g2_5
T_18_18_wire_logic_cluster/lc_0/in_1

T_19_18_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g0_5
T_19_19_wire_logic_cluster/lc_6/in_3

T_19_18_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g1_5
T_19_18_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g1_5
T_19_18_wire_logic_cluster/lc_5/in_3

End 

Net : display2.prescaler_2_cry_22
T_18_20_wire_logic_cluster/lc_5/cout
T_18_20_wire_logic_cluster/lc_6/in_3

End 

Net : display1.prescalerZ0Z_13
T_9_20_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g1_4
T_9_21_input_2_7
T_9_21_wire_logic_cluster/lc_7/in_2

T_9_20_wire_logic_cluster/lc_4/out
T_9_20_lc_trk_g3_4
T_9_20_wire_logic_cluster/lc_4/in_1

End 

Net : d1.state_0_sqmuxaZ0Z_2
T_16_20_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_40
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_0/in_0

End 

Net : display2.prescalerZ0Z_1
T_19_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g2_6
T_18_18_input_2_0
T_18_18_wire_logic_cluster/lc_0/in_2

T_19_18_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g0_6
T_19_19_wire_logic_cluster/lc_3/in_3

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g3_6
T_19_18_wire_logic_cluster/lc_6/in_3

End 

Net : d1.g2_8_1
T_14_24_wire_logic_cluster/lc_1/out
T_14_20_sp4_v_t_39
T_13_22_lc_trk_g1_2
T_13_22_wire_logic_cluster/lc_6/in_1

End 

Net : display1.prescaler_2_cry_18
T_9_21_wire_logic_cluster/lc_1/cout
T_9_21_wire_logic_cluster/lc_2/in_3

Net : a.count_1_cry_19
T_12_19_wire_logic_cluster/lc_2/cout
T_12_19_wire_logic_cluster/lc_3/in_3

Net : a.countZ0Z_5
T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_5/in_3

End 

Net : display1.prescalerZ0Z_10
T_9_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g1_1
T_9_21_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_1/in_1

End 

Net : d1.g2Z0Z_7_cascade_
T_14_25_wire_logic_cluster/lc_4/ltout
T_14_25_wire_logic_cluster/lc_5/in_2

End 

Net : display2.prescalerZ0Z_8
T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_1/in_0

T_17_19_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g2_0
T_18_18_wire_logic_cluster/lc_7/in_1

End 

Net : display2.prescaler8
T_19_19_wire_logic_cluster/lc_2/out
T_19_15_sp4_v_t_41
T_20_19_sp4_h_l_10
T_21_19_lc_trk_g2_2
T_21_19_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g1_2
T_20_19_wire_logic_cluster/lc_5/in_0

T_19_19_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g2_2
T_20_20_wire_logic_cluster/lc_6/in_0

T_19_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g1_2
T_20_19_wire_logic_cluster/lc_6/in_1

T_19_19_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g2_2
T_20_20_wire_logic_cluster/lc_7/in_1

End 

Net : display2.prescaler8_21_cascade_
T_19_19_wire_logic_cluster/lc_1/ltout
T_19_19_wire_logic_cluster/lc_2/in_2

End 

Net : display2.prescaler8_15
T_17_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_7
T_19_19_lc_trk_g3_2
T_19_19_wire_logic_cluster/lc_1/in_0

End 

Net : display2.prescaler_2_15
T_18_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g1_6
T_19_19_wire_logic_cluster/lc_7/in_0

End 

Net : display2.prescaler_2_cry_14
T_18_19_wire_logic_cluster/lc_5/cout
T_18_19_wire_logic_cluster/lc_6/in_3

Net : a.count_1_cry_13
T_12_18_wire_logic_cluster/lc_4/cout
T_12_18_wire_logic_cluster/lc_5/in_3

Net : a.count_1_14
T_12_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g2_5
T_11_18_wire_logic_cluster/lc_2/in_3

End 

Net : d1.g1_7
T_13_23_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_4/in_0

End 

Net : display2.prescalerZ0Z_2
T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g1_1
T_19_18_wire_logic_cluster/lc_3/in_3

End 

Net : display2.prescaler_2_cry_21
T_18_20_wire_logic_cluster/lc_4/cout
T_18_20_wire_logic_cluster/lc_5/in_3

Net : d1.g0_0_0Z0Z_1_cascade_
T_15_23_wire_logic_cluster/lc_2/ltout
T_15_23_wire_logic_cluster/lc_3/in_2

End 

Net : display2.prescalerZ0Z_6
T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_1/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_5/in_1

End 

Net : d2_g0_3_cascade_
T_16_24_wire_logic_cluster/lc_0/ltout
T_16_24_wire_logic_cluster/lc_1/in_2

End 

Net : display1.prescalerZ0Z_15
T_7_20_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_37
T_7_19_lc_trk_g3_5
T_7_19_input_2_2
T_7_19_wire_logic_cluster/lc_2/in_2

T_7_20_wire_logic_cluster/lc_4/out
T_8_20_sp12_h_l_0
T_9_20_lc_trk_g1_4
T_9_20_wire_logic_cluster/lc_6/in_1

End 

Net : display1.prescaler_2_cry_17
T_9_21_wire_logic_cluster/lc_0/cout
T_9_21_wire_logic_cluster/lc_1/in_3

Net : display2.prescalerZ0Z_23
T_18_20_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g3_6
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g3_6
T_18_20_wire_logic_cluster/lc_6/in_1

End 

Net : display1.prescaler8_14
T_7_19_wire_logic_cluster/lc_2/out
T_7_19_lc_trk_g0_2
T_7_19_wire_logic_cluster/lc_4/in_0

End 

Net : d2.idle_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_25_wire_logic_cluster/lc_5/s_r

End 

Net : d1.g1_8
T_13_22_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g0_0
T_14_22_input_2_4
T_14_22_wire_logic_cluster/lc_4/in_2

End 

Net : d2.idle_i
T_16_25_wire_logic_cluster/lc_1/out
T_16_22_sp12_v_t_22
T_16_33_lc_trk_g1_2
T_16_33_wire_gbuf/in

End 

Net : a.countZ0Z_6
T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g3_5
T_11_17_wire_logic_cluster/lc_5/in_1

End 

Net : a.count_1_cry_18
T_12_19_wire_logic_cluster/lc_1/cout
T_12_19_wire_logic_cluster/lc_2/in_3

Net : d1.g0_1_0Z0Z_0
T_17_20_wire_logic_cluster/lc_7/out
T_16_20_sp4_h_l_6
T_15_20_sp4_v_t_37
T_15_22_lc_trk_g2_0
T_15_22_input_2_2
T_15_22_wire_logic_cluster/lc_2/in_2

End 

Net : d1.trans_up_1_11_cascade_
T_10_22_wire_logic_cluster/lc_6/ltout
T_10_22_wire_logic_cluster/lc_7/in_2

End 

Net : display1.prescalerZ0Z_6
T_7_19_wire_logic_cluster/lc_6/out
T_7_19_sp4_h_l_1
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_5/in_1

T_7_19_wire_logic_cluster/lc_6/out
T_7_19_lc_trk_g2_6
T_7_19_wire_logic_cluster/lc_3/in_1

End 

Net : a.count_1_13
T_12_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_4/in_3

End 

Net : a.count_1_cry_12
T_12_18_wire_logic_cluster/lc_3/cout
T_12_18_wire_logic_cluster/lc_4/in_3

Net : display2.prescalerZ0Z_4
T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_5_14_0_
T_9_20_wire_logic_cluster/carry_in_mux/cout
T_9_20_wire_logic_cluster/lc_0/in_3

Net : display1.prescaler_2_9
T_9_20_wire_logic_cluster/lc_0/out
T_8_20_sp4_h_l_8
T_7_20_lc_trk_g1_0
T_7_20_wire_logic_cluster/lc_0/in_3

End 

Net : display2.prescaler_2_cry_20
T_18_20_wire_logic_cluster/lc_3/cout
T_18_20_wire_logic_cluster/lc_4/in_3

Net : display2.prescalerZ0Z_3
T_18_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_19_18_lc_trk_g0_2
T_19_18_wire_logic_cluster/lc_3/in_1

End 

Net : d1.g2_i_a5_3
T_14_23_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g1_7
T_15_23_input_2_0
T_15_23_wire_logic_cluster/lc_0/in_2

End 

Net : prescaler_1_cry_7_THRU_CO
T_12_21_wire_logic_cluster/lc_7/out
T_2_21_sp12_h_l_1
T_13_9_sp12_v_t_22
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_1/in_1

End 

Net : prescaler_1_cry_7
T_12_21_wire_logic_cluster/lc_6/cout
T_12_21_wire_logic_cluster/lc_7/in_3

Net : d1.g1_9_cascade_
T_16_22_wire_logic_cluster/lc_0/ltout
T_16_22_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_5_15_0_
T_9_21_wire_logic_cluster/carry_in_mux/cout
T_9_21_wire_logic_cluster/lc_0/in_3

Net : a.countZ0Z_7
T_12_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_5/in_0

End 

Net : a.count_1_cry_17
T_12_19_wire_logic_cluster/lc_0/cout
T_12_19_wire_logic_cluster/lc_1/in_3

Net : a.count_1_12
T_12_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_7/in_3

End 

Net : a.count_1_cry_11
T_12_18_wire_logic_cluster/lc_2/cout
T_12_18_wire_logic_cluster/lc_3/in_3

Net : d1.g0_2_0_a4Z0Z_2
T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_6/out
T_14_21_sp4_v_t_41
T_13_24_lc_trk_g3_1
T_13_24_input_2_4
T_13_24_wire_logic_cluster/lc_4/in_2

End 

Net : display2.prescaler_2_cry_19
T_18_20_wire_logic_cluster/lc_2/cout
T_18_20_wire_logic_cluster/lc_3/in_3

Net : display2.prescaler8_16
T_18_20_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_2/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_4/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_39
T_19_18_lc_trk_g2_7
T_19_18_wire_logic_cluster/lc_5/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_7/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_39
T_19_18_lc_trk_g2_7
T_19_18_wire_logic_cluster/lc_4/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_5/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_3/in_3

End 

Net : display2.prescalerZ0Z_21
T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_7/in_0

T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : display2.prescaler_2_14
T_18_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_5/in_3

End 

Net : d2.un3_count_cry_15
T_15_25_wire_logic_cluster/lc_6/cout
T_15_25_wire_logic_cluster/lc_7/in_3

End 

Net : display2.prescaler_2_cry_13
T_18_19_wire_logic_cluster/lc_4/cout
T_18_19_wire_logic_cluster/lc_5/in_3

Net : d1.g2_i_a5Z0Z_2
T_15_23_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g0_7
T_15_23_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_8_13_0_
T_12_19_wire_logic_cluster/carry_in_mux/cout
T_12_19_wire_logic_cluster/lc_0/in_3

Net : a.countZ0Z_8
T_11_18_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_7/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_41
T_11_19_lc_trk_g0_1
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

End 

Net : display1.prescalerZ0Z_14
T_7_20_wire_logic_cluster/lc_3/out
T_7_19_lc_trk_g1_3
T_7_19_wire_logic_cluster/lc_2/in_0

T_7_20_wire_logic_cluster/lc_3/out
T_7_20_sp4_h_l_11
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_5/in_1

End 

Net : display2.prescalerZ0Z_14
T_19_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_3/in_0

T_19_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g3_5
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : display2.prescaler8_14
T_19_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_1/in_1

End 

Net : display2.prescalerZ0Z_20
T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_7/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_3/in_1

End 

Net : display1.prescaler8_cascade_
T_6_20_wire_logic_cluster/lc_2/ltout
T_6_20_wire_logic_cluster/lc_3/in_2

End 

Net : a.count_1_cry_10
T_12_18_wire_logic_cluster/lc_1/cout
T_12_18_wire_logic_cluster/lc_2/in_3

Net : display1.prescalerZ0Z_8
T_7_19_wire_logic_cluster/lc_0/out
T_7_19_sp4_h_l_5
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_7/in_1

T_7_19_wire_logic_cluster/lc_0/out
T_7_19_lc_trk_g3_0
T_7_19_wire_logic_cluster/lc_3/in_0

End 

Net : a.count_1_11
T_12_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_0/in_3

End 

Net : display2.prescalerZ0Z_22
T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g2_5
T_18_20_input_2_7
T_18_20_wire_logic_cluster/lc_7/in_2

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g2_5
T_18_20_input_2_5
T_18_20_wire_logic_cluster/lc_5/in_2

End 

Net : display1.prescalerZ0Z_9
T_7_20_wire_logic_cluster/lc_0/out
T_7_19_lc_trk_g1_0
T_7_19_wire_logic_cluster/lc_2/in_1

T_7_20_wire_logic_cluster/lc_0/out
T_7_20_sp4_h_l_5
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_0/in_1

End 

Net : display2.prescalerZ0Z_5
T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_3/in_0

End 

Net : display2.prescalerZ0Z_9
T_19_19_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_3/in_1

T_19_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_0/in_1

End 

Net : display2.prescaler_2_cry_18
T_18_20_wire_logic_cluster/lc_1/cout
T_18_20_wire_logic_cluster/lc_2/in_3

Net : prescaler_1_cry_18
T_12_23_wire_logic_cluster/lc_1/cout
T_12_23_wire_logic_cluster/lc_2/in_3

Net : display2.prescalerZ0Z_15
T_19_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g2_7
T_19_19_input_2_3
T_19_19_wire_logic_cluster/lc_3/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g2_7
T_18_19_wire_logic_cluster/lc_6/in_1

End 

Net : display2.prescalerZ0Z_19
T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_7/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g0_2
T_18_20_input_2_2
T_18_20_wire_logic_cluster/lc_2/in_2

End 

Net : d2.un3_count_cry_14
T_15_25_wire_logic_cluster/lc_5/cout
T_15_25_wire_logic_cluster/lc_6/in_3

Net : d1.trans_up_1_12_cascade_
T_11_21_wire_logic_cluster/lc_5/ltout
T_11_21_wire_logic_cluster/lc_6/in_2

End 

Net : display2.prescaler8_13
T_19_18_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g1_3
T_19_19_wire_logic_cluster/lc_1/in_3

End 

Net : display1.prescaler8_15_cascade_
T_7_19_wire_logic_cluster/lc_3/ltout
T_7_19_wire_logic_cluster/lc_4/in_2

End 

Net : display1.prescalerZ0Z_23
T_9_21_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_41
T_6_19_sp4_h_l_4
T_7_19_lc_trk_g3_4
T_7_19_input_2_3
T_7_19_wire_logic_cluster/lc_3/in_2

T_9_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g3_6
T_9_21_wire_logic_cluster/lc_6/in_1

End 

Net : display1.prescaler_2_8
T_9_19_wire_logic_cluster/lc_7/out
T_8_19_sp4_h_l_6
T_7_19_lc_trk_g1_6
T_7_19_wire_logic_cluster/lc_0/in_3

End 

Net : display1.prescaler_2_cry_7
T_9_19_wire_logic_cluster/lc_6/cout
T_9_19_wire_logic_cluster/lc_7/in_3

Net : a.count_1_cry_9
T_12_18_wire_logic_cluster/lc_0/cout
T_12_18_wire_logic_cluster/lc_1/in_3

Net : a.count_1_10
T_12_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_1/in_3

End 

Net : display1.prescaler_2_cry_15
T_9_20_wire_logic_cluster/lc_6/cout
T_9_20_wire_logic_cluster/lc_7/in_3

Net : display2.prescalerZ0Z_7
T_18_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g1_6
T_19_18_input_2_3
T_19_18_wire_logic_cluster/lc_3/in_2

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g1_6
T_18_18_wire_logic_cluster/lc_6/in_1

End 

Net : display2.prescaler_2_cry_17
T_18_20_wire_logic_cluster/lc_0/cout
T_18_20_wire_logic_cluster/lc_1/in_3

Net : display1.prescaler_2_4
T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_5_19_sp4_h_l_2
T_7_19_lc_trk_g3_7
T_7_19_wire_logic_cluster/lc_1/in_1

End 

Net : display1.prescaler_2_cry_3
T_9_19_wire_logic_cluster/lc_2/cout
T_9_19_wire_logic_cluster/lc_3/in_3

Net : display2.prescaler8_21
T_19_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_10
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_5/in_1

T_19_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_10
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_3/in_1

T_19_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_10
T_17_19_lc_trk_g0_2
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_19_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g2_1
T_19_19_wire_logic_cluster/lc_5/in_0

T_19_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g2_1
T_19_19_wire_logic_cluster/lc_4/in_1

T_19_19_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g0_1
T_19_18_wire_logic_cluster/lc_4/in_1

T_19_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g1_1
T_19_19_wire_logic_cluster/lc_7/in_1

T_19_19_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g0_1
T_19_18_input_2_5
T_19_18_wire_logic_cluster/lc_5/in_2

End 

Net : d2.un3_count_cry_13
T_15_25_wire_logic_cluster/lc_4/cout
T_15_25_wire_logic_cluster/lc_5/in_3

Net : display1.prescalerZ0Z_17
T_9_21_wire_logic_cluster/lc_0/out
T_9_21_sp4_h_l_5
T_8_17_sp4_v_t_47
T_7_20_lc_trk_g3_7
T_7_20_wire_logic_cluster/lc_2/in_0

T_9_21_wire_logic_cluster/lc_0/out
T_9_21_sp4_h_l_5
T_9_21_lc_trk_g1_0
T_9_21_wire_logic_cluster/lc_0/in_1

End 

Net : display1.prescaler8_17
T_7_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g2_2
T_6_20_wire_logic_cluster/lc_2/in_0

T_7_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_45
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_5/in_0

T_7_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_45
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_6/in_1

T_7_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_45
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_0/in_1

T_7_20_wire_logic_cluster/lc_2/out
T_8_17_sp4_v_t_45
T_7_19_lc_trk_g0_3
T_7_19_input_2_1
T_7_19_wire_logic_cluster/lc_1/in_2

T_7_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g2_2
T_6_20_wire_logic_cluster/lc_6/in_0

T_7_20_wire_logic_cluster/lc_2/out
T_7_20_lc_trk_g2_2
T_7_20_input_2_4
T_7_20_wire_logic_cluster/lc_4/in_2

T_7_20_wire_logic_cluster/lc_2/out
T_7_20_lc_trk_g2_2
T_7_20_input_2_0
T_7_20_wire_logic_cluster/lc_0/in_2

End 

Net : a.count_1_cry_15
T_12_18_wire_logic_cluster/lc_6/cout
T_12_18_wire_logic_cluster/lc_7/in_3

Net : bfn_8_17_0_
T_12_23_wire_logic_cluster/carry_in_mux/cout
T_12_23_wire_logic_cluster/lc_0/in_3

Net : bfn_14_14_0_
T_18_20_wire_logic_cluster/carry_in_mux/cout
T_18_20_wire_logic_cluster/lc_0/in_3

Net : a.countZ0Z_9
T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g0_0
T_11_19_wire_logic_cluster/lc_1/in_1

End 

Net : BNC1
T_17_22_wire_logic_cluster/lc_1/out
T_17_18_sp4_v_t_39
T_14_22_sp4_h_l_7
T_13_18_sp4_v_t_37
T_13_21_lc_trk_g1_5
T_13_21_input_2_4
T_13_21_wire_logic_cluster/lc_4/in_2

End 

Net : state_0_sqmuxa_cascade_
T_16_20_wire_logic_cluster/lc_1/ltout
T_16_20_wire_logic_cluster/lc_2/in_2

End 

Net : display1.prescalerZ0Z_18
T_9_21_wire_logic_cluster/lc_1/out
T_8_21_sp4_h_l_10
T_7_17_sp4_v_t_38
T_7_20_lc_trk_g0_6
T_7_20_input_2_2
T_7_20_wire_logic_cluster/lc_2/in_2

T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g3_1
T_9_21_wire_logic_cluster/lc_1/in_1

End 

Net : display2.prescalerZ0Z_12
T_18_19_wire_logic_cluster/lc_3/out
T_19_18_sp4_v_t_39
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_0/in_0

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_3/in_1

End 

Net : display2.prescaler8_12_cascade_
T_19_19_wire_logic_cluster/lc_0/ltout
T_19_19_wire_logic_cluster/lc_1/in_2

End 

Net : d2.un3_count_cry_12
T_15_25_wire_logic_cluster/lc_3/cout
T_15_25_wire_logic_cluster/lc_4/in_3

Net : d1.mins27_1_cascade_
T_13_21_wire_logic_cluster/lc_1/ltout
T_13_21_wire_logic_cluster/lc_2/in_2

End 

Net : display2.prescalerZ0Z_17
T_18_20_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g2_0
T_19_19_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

End 

Net : display2.prescaler8_17
T_19_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_2/in_3

T_19_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_4
T_17_19_lc_trk_g1_4
T_17_19_wire_logic_cluster/lc_0/in_1

T_19_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_4
T_17_19_lc_trk_g1_4
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

T_19_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_4
T_17_19_lc_trk_g1_4
T_17_19_input_2_3
T_17_19_wire_logic_cluster/lc_3/in_2

T_19_19_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g0_6
T_19_18_wire_logic_cluster/lc_4/in_0

T_19_19_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g0_6
T_19_18_wire_logic_cluster/lc_5/in_1

T_19_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g3_6
T_19_19_input_2_5
T_19_19_wire_logic_cluster/lc_5/in_2

T_19_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g2_6
T_19_19_input_2_4
T_19_19_wire_logic_cluster/lc_4/in_2

End 

Net : display1.prescaler_2_cry_5
T_9_19_wire_logic_cluster/lc_4/cout
T_9_19_wire_logic_cluster/lc_5/in_3

Net : display1.prescaler_2_6
T_9_19_wire_logic_cluster/lc_5/out
T_8_19_sp4_h_l_2
T_7_19_lc_trk_g1_2
T_7_19_wire_logic_cluster/lc_6/in_3

End 

Net : display2.prescalerZ0Z_13
T_18_19_wire_logic_cluster/lc_4/out
T_17_19_sp4_h_l_0
T_19_19_lc_trk_g3_5
T_19_19_input_2_0
T_19_19_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_4/in_1

End 

Net : display2.prescalerZ0Z_16
T_18_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g0_7
T_19_19_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_7/in_1

End 

Net : a.count_1_cry_14
T_12_18_wire_logic_cluster/lc_5/cout
T_12_18_wire_logic_cluster/lc_6/in_3

Net : a.countZ0Z_10
T_11_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g0_1
T_11_17_input_2_5
T_11_17_wire_logic_cluster/lc_5/in_2

End 

Net : display2.prescalerZ0Z_18
T_18_20_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g3_1
T_19_19_input_2_6
T_19_19_wire_logic_cluster/lc_6/in_2

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : a.BUZZER3_24
T_11_19_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_45
T_11_17_lc_trk_g2_0
T_11_17_wire_logic_cluster/lc_3/in_3

T_11_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_0/in_0

T_11_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_2/in_0

T_11_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_6/in_0

T_11_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_1/in_1

T_11_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_7/in_1

End 

Net : a.BUZZER3_17
T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_4/in_1

End 

Net : d2.un3_count_cry_11
T_15_25_wire_logic_cluster/lc_2/cout
T_15_25_wire_logic_cluster/lc_3/in_3

Net : a.countZ0Z_21
T_12_19_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_40
T_12_20_lc_trk_g3_5
T_12_20_wire_logic_cluster/lc_7/in_1

T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_4/in_1

End 

Net : a.BUZZER3_15
T_12_20_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g2_7
T_11_19_wire_logic_cluster/lc_4/in_3

End 

Net : display1.prescaler_2_cry_12
T_9_20_wire_logic_cluster/lc_3/cout
T_9_20_wire_logic_cluster/lc_4/in_3

Net : a.countZ0Z_11
T_11_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_2/in_1

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g1_0
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

End 

Net : a.count_1_8
T_12_17_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g0_7
T_11_18_wire_logic_cluster/lc_6/in_3

End 

Net : a.count_1_cry_7
T_12_17_wire_logic_cluster/lc_6/cout
T_12_17_wire_logic_cluster/lc_7/in_3

Net : display2.prescaler_2_9
T_18_19_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g1_0
T_19_19_wire_logic_cluster/lc_4/in_3

End 

Net : d2.un3_count_cry_10
T_15_25_wire_logic_cluster/lc_1/cout
T_15_25_wire_logic_cluster/lc_2/in_3

Net : bfn_14_13_0_
T_18_19_wire_logic_cluster/carry_in_mux/cout
T_18_19_wire_logic_cluster/lc_0/in_3

Net : d3.un3_count_cry_15
T_15_20_wire_logic_cluster/lc_6/cout
T_15_20_wire_logic_cluster/lc_7/in_3

End 

Net : display2.prescaler_2_cry_15
T_18_19_wire_logic_cluster/lc_6/cout
T_18_19_wire_logic_cluster/lc_7/in_3

Net : d4.un3_count_cry_15
T_15_18_wire_logic_cluster/lc_6/cout
T_15_18_wire_logic_cluster/lc_7/in_3

End 

Net : d1.un3_count_cry_15
T_11_23_wire_logic_cluster/lc_6/cout
T_11_23_wire_logic_cluster/lc_7/in_3

End 

Net : display1.prescalerZ0Z_16
T_9_20_wire_logic_cluster/lc_7/out
T_8_20_sp4_h_l_6
T_7_20_lc_trk_g1_6
T_7_20_wire_logic_cluster/lc_2/in_1

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g3_7
T_9_20_wire_logic_cluster/lc_7/in_1

End 

Net : display1.prescaler8_16
T_7_21_wire_logic_cluster/lc_0/out
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_2/in_1

T_7_21_wire_logic_cluster/lc_0/out
T_7_19_sp4_v_t_45
T_7_20_lc_trk_g2_5
T_7_20_wire_logic_cluster/lc_3/in_0

T_7_21_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_36
T_7_19_lc_trk_g0_1
T_7_19_wire_logic_cluster/lc_1/in_0

T_7_21_wire_logic_cluster/lc_0/out
T_7_19_sp4_v_t_45
T_7_20_lc_trk_g2_5
T_7_20_wire_logic_cluster/lc_4/in_1

T_7_21_wire_logic_cluster/lc_0/out
T_7_19_sp4_v_t_45
T_7_20_lc_trk_g2_5
T_7_20_wire_logic_cluster/lc_0/in_1

T_7_21_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_36
T_7_19_lc_trk_g1_1
T_7_19_wire_logic_cluster/lc_5/in_1

T_7_21_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_36
T_7_19_lc_trk_g1_1
T_7_19_input_2_6
T_7_19_wire_logic_cluster/lc_6/in_2

T_7_21_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_36
T_7_19_lc_trk_g1_1
T_7_19_input_2_0
T_7_19_wire_logic_cluster/lc_0/in_2

T_7_21_wire_logic_cluster/lc_0/out
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_6/in_1

End 

Net : display1.prescalerZ0Z_21
T_9_21_wire_logic_cluster/lc_4/out
T_8_21_sp4_h_l_0
T_7_21_lc_trk_g0_0
T_7_21_wire_logic_cluster/lc_0/in_0

T_9_21_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g3_4
T_9_21_wire_logic_cluster/lc_4/in_1

End 

Net : display1.prescaler_2_cry_11
T_9_20_wire_logic_cluster/lc_2/cout
T_9_20_wire_logic_cluster/lc_3/in_3

Net : a.countZ0Z_12
T_11_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_3/in_1

End 

Net : a.BUZZER3_18
T_11_18_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g1_3
T_11_19_wire_logic_cluster/lc_4/in_0

End 

Net : a.countZ0Z_13
T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g1_4
T_11_18_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g1_4
T_12_18_wire_logic_cluster/lc_4/in_1

End 

Net : display2.prescalerZ0Z_10
T_18_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g0_1
T_19_19_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_1/in_1

End 

Net : display1.prescalerZ0Z_20
T_9_21_wire_logic_cluster/lc_3/out
T_7_21_sp4_h_l_3
T_7_21_lc_trk_g1_6
T_7_21_wire_logic_cluster/lc_0/in_1

T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g1_3
T_9_21_wire_logic_cluster/lc_3/in_1

End 

Net : d2.un3_count_cry_9
T_15_25_wire_logic_cluster/lc_0/cout
T_15_25_wire_logic_cluster/lc_1/in_3

Net : display1.prescalerZ0Z_22
T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_7_21_lc_trk_g0_2
T_7_21_input_2_0
T_7_21_wire_logic_cluster/lc_0/in_2

T_9_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g1_5
T_9_21_wire_logic_cluster/lc_5/in_1

End 

Net : a.countZ0Z_23
T_12_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g1_6
T_12_19_wire_logic_cluster/lc_6/in_1

End 

Net : d1.un3_count_cry_14
T_11_23_wire_logic_cluster/lc_5/cout
T_11_23_wire_logic_cluster/lc_6/in_3

Net : d4.un3_count_cry_14
T_15_18_wire_logic_cluster/lc_5/cout
T_15_18_wire_logic_cluster/lc_6/in_3

Net : d3.un3_count_cry_14
T_15_20_wire_logic_cluster/lc_5/cout
T_15_20_wire_logic_cluster/lc_6/in_3

Net : display1.prescalerZ0Z_19
T_9_21_wire_logic_cluster/lc_2/out
T_7_21_sp4_h_l_1
T_7_21_lc_trk_g1_4
T_7_21_wire_logic_cluster/lc_0/in_3

T_9_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_2/in_1

End 

Net : display1.prescaler_2_cry_10
T_9_20_wire_logic_cluster/lc_1/cout
T_9_20_wire_logic_cluster/lc_2/in_3

Net : display2.prescalerZ0Z_11
T_18_19_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g1_2
T_19_19_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g1_2
T_18_19_wire_logic_cluster/lc_2/in_1

End 

Net : a.countZ0Z_18
T_12_19_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g0_1
T_12_20_wire_logic_cluster/lc_7/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_1/in_1

End 

Net : a.countZ0Z_14
T_11_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g0_2
T_12_18_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_11_19_0_
T_15_25_wire_logic_cluster/carry_in_mux/cout
T_15_25_wire_logic_cluster/lc_0/in_3

Net : a.countZ0Z_24
T_12_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_7/in_1

End 

Net : d3.un3_count_cry_13
T_15_20_wire_logic_cluster/lc_4/cout
T_15_20_wire_logic_cluster/lc_5/in_3

Net : d4.un3_count_cry_13
T_15_18_wire_logic_cluster/lc_4/cout
T_15_18_wire_logic_cluster/lc_5/in_3

Net : d1.un3_count_cry_13
T_11_23_wire_logic_cluster/lc_4/cout
T_11_23_wire_logic_cluster/lc_5/in_3

Net : a.countZ0Z_20
T_12_19_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g0_3
T_12_20_input_2_7
T_12_20_wire_logic_cluster/lc_7/in_2

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_3/in_1

End 

Net : display1.prescaler_2_cry_9
T_9_20_wire_logic_cluster/lc_0/cout
T_9_20_wire_logic_cluster/lc_1/in_3

Net : a.BUZZER3_20
T_11_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_0/in_1

T_11_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_4/in_1

T_11_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_2/in_1

T_11_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_6/in_1

End 

Net : alarm_onZ0
T_16_20_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_45
T_14_17_sp4_h_l_8
T_10_17_sp4_h_l_11
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_2/in_0

T_16_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g1_2
T_16_20_wire_logic_cluster/lc_2/in_1

End 

Net : display2.prescaler_2_8
T_18_18_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g0_7
T_17_19_wire_logic_cluster/lc_0/in_3

End 

Net : display2.prescaler_2_cry_7
T_18_18_wire_logic_cluster/lc_6/cout
T_18_18_wire_logic_cluster/lc_7/in_3

Net : a.countZ0Z_19
T_12_19_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_2/in_1

End 

Net : d1.N_3
T_16_21_wire_logic_cluster/lc_6/out
T_15_21_sp12_h_l_0
T_14_21_lc_trk_g1_0
T_14_21_wire_logic_cluster/lc_4/in_1

End 

Net : display2.prescaler_2_6
T_18_18_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_3/in_0

End 

Net : display2.prescaler_2_cry_5
T_18_18_wire_logic_cluster/lc_4/cout
T_18_18_wire_logic_cluster/lc_5/in_3

Net : display1.prescaler8_21_cascade_
T_7_19_wire_logic_cluster/lc_4/ltout
T_7_19_wire_logic_cluster/lc_5/in_2

End 

Net : d1.un3_count_cry_12
T_11_23_wire_logic_cluster/lc_3/cout
T_11_23_wire_logic_cluster/lc_4/in_3

Net : d4.un3_count_cry_12
T_15_18_wire_logic_cluster/lc_3/cout
T_15_18_wire_logic_cluster/lc_4/in_3

Net : display2.prescaler_2_cry_12
T_18_19_wire_logic_cluster/lc_3/cout
T_18_19_wire_logic_cluster/lc_4/in_3

Net : d3.un3_count_cry_12
T_15_20_wire_logic_cluster/lc_3/cout
T_15_20_wire_logic_cluster/lc_4/in_3

Net : a.countZ0Z_15
T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g1_6
T_11_19_wire_logic_cluster/lc_3/in_0

End 

Net : mins_storedZ0Z_3
T_10_20_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_44
T_12_22_sp4_h_l_3
T_16_22_sp4_h_l_6
T_15_22_lc_trk_g0_6
T_15_22_input_2_0
T_15_22_wire_logic_cluster/lc_0/in_2

End 

Net : d4.un3_count_cry_11
T_15_18_wire_logic_cluster/lc_2/cout
T_15_18_wire_logic_cluster/lc_3/in_3

Net : display2.prescaler_2_cry_11
T_18_19_wire_logic_cluster/lc_2/cout
T_18_19_wire_logic_cluster/lc_3/in_3

Net : d1.un3_count_cry_11
T_11_23_wire_logic_cluster/lc_2/cout
T_11_23_wire_logic_cluster/lc_3/in_3

Net : d3.un3_count_cry_11
T_15_20_wire_logic_cluster/lc_2/cout
T_15_20_wire_logic_cluster/lc_3/in_3

Net : prescaler_1_cry_11
T_12_22_wire_logic_cluster/lc_2/cout
T_12_22_wire_logic_cluster/lc_3/in_3

Net : d2.un3_count_cry_7
T_15_24_wire_logic_cluster/lc_6/cout
T_15_24_wire_logic_cluster/lc_7/in_3

Net : a.countZ0Z_16
T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g1_7
T_11_19_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_8_12_0_
T_12_18_wire_logic_cluster/carry_in_mux/cout
T_12_18_wire_logic_cluster/lc_0/in_3

Net : display2.prescaler_2_4
T_18_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_5/in_0

End 

Net : display2.prescaler_2_cry_3
T_18_18_wire_logic_cluster/lc_2/cout
T_18_18_wire_logic_cluster/lc_3/in_3

Net : prescaler_1_cry_10
T_12_22_wire_logic_cluster/lc_1/cout
T_12_22_wire_logic_cluster/lc_2/in_3

Net : d1.un3_count_cry_10
T_11_23_wire_logic_cluster/lc_1/cout
T_11_23_wire_logic_cluster/lc_2/in_3

Net : d3.un3_count_cry_10
T_15_20_wire_logic_cluster/lc_1/cout
T_15_20_wire_logic_cluster/lc_2/in_3

Net : d4.un3_count_cry_10
T_15_18_wire_logic_cluster/lc_1/cout
T_15_18_wire_logic_cluster/lc_2/in_3

Net : display2.prescaler_2_cry_10
T_18_19_wire_logic_cluster/lc_1/cout
T_18_19_wire_logic_cluster/lc_2/in_3

Net : d2.un3_count_cry_6
T_15_24_wire_logic_cluster/lc_5/cout
T_15_24_wire_logic_cluster/lc_6/in_3

Net : d3.trans_up_1_14_2
T_14_20_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_44
T_15_21_sp4_h_l_9
T_16_21_lc_trk_g2_1
T_16_21_input_2_7
T_16_21_wire_logic_cluster/lc_7/in_2

End 

Net : a.countZ0Z_22
T_12_19_wire_logic_cluster/lc_5/out
T_12_15_sp4_v_t_47
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_5/in_1

End 

Net : a.BUZZER3_14_cascade_
T_11_17_wire_logic_cluster/lc_1/ltout
T_11_17_wire_logic_cluster/lc_2/in_2

End 

Net : display2.prescaler_2_cry_9
T_18_19_wire_logic_cluster/lc_0/cout
T_18_19_wire_logic_cluster/lc_1/in_3

Net : prescaler_1_cry_9
T_12_22_wire_logic_cluster/lc_0/cout
T_12_22_wire_logic_cluster/lc_1/in_3

Net : d1.un3_count_cry_9
T_11_23_wire_logic_cluster/lc_0/cout
T_11_23_wire_logic_cluster/lc_1/in_3

Net : d3.un3_count_cry_9
T_15_20_wire_logic_cluster/lc_0/cout
T_15_20_wire_logic_cluster/lc_1/in_3

Net : d4.un3_count_cry_9
T_15_18_wire_logic_cluster/lc_0/cout
T_15_18_wire_logic_cluster/lc_1/in_3

Net : a.BUZZER3_16_cascade_
T_11_19_wire_logic_cluster/lc_3/ltout
T_11_19_wire_logic_cluster/lc_4/in_2

End 

Net : a.countZ0Z_17
T_12_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_3/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_0/in_1

End 

Net : d2.un3_count_cry_5
T_15_24_wire_logic_cluster/lc_4/cout
T_15_24_wire_logic_cluster/lc_5/in_3

Net : a.countZ0Z_25
T_12_20_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g3_0
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

T_12_20_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g3_0
T_12_20_wire_logic_cluster/lc_0/in_1

End 

Net : display1.prescaler_2_cry_6
T_9_19_wire_logic_cluster/lc_5/cout
T_9_19_wire_logic_cluster/lc_6/in_3

Net : bfn_7_17_0_
T_11_23_wire_logic_cluster/carry_in_mux/cout
T_11_23_wire_logic_cluster/lc_0/in_3

Net : bfn_11_12_0_
T_15_18_wire_logic_cluster/carry_in_mux/cout
T_15_18_wire_logic_cluster/lc_0/in_3

Net : bfn_11_14_0_
T_15_20_wire_logic_cluster/carry_in_mux/cout
T_15_20_wire_logic_cluster/lc_0/in_3

Net : bfn_8_16_0_
T_12_22_wire_logic_cluster/carry_in_mux/cout
T_12_22_wire_logic_cluster/lc_0/in_3

Net : d2.un3_count_cry_4
T_15_24_wire_logic_cluster/lc_3/cout
T_15_24_wire_logic_cluster/lc_4/in_3

Net : a.count_1_cry_6
T_12_17_wire_logic_cluster/lc_5/cout
T_12_17_wire_logic_cluster/lc_6/in_3

Net : display2.digit_dataZ0Z_2
T_20_19_wire_logic_cluster/lc_6/out
T_19_19_sp12_h_l_0
T_24_19_sp4_h_l_7
T_27_19_sp4_v_t_42
T_27_20_lc_trk_g3_2
T_27_20_wire_logic_cluster/lc_1/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_37
T_22_20_sp4_h_l_6
T_26_20_sp4_h_l_2
T_28_20_lc_trk_g3_7
T_28_20_wire_logic_cluster/lc_4/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_37
T_22_20_sp4_h_l_6
T_26_20_sp4_h_l_2
T_28_20_lc_trk_g3_7
T_28_20_wire_logic_cluster/lc_6/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_21_16_sp4_v_t_37
T_22_20_sp4_h_l_6
T_26_20_sp4_h_l_2
T_28_20_lc_trk_g3_7
T_28_20_wire_logic_cluster/lc_1/in_3

T_20_19_wire_logic_cluster/lc_6/out
T_19_19_sp12_h_l_0
T_27_19_lc_trk_g0_3
T_27_19_wire_logic_cluster/lc_7/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_19_19_sp12_h_l_0
T_28_19_lc_trk_g0_4
T_28_19_wire_logic_cluster/lc_4/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_19_19_sp12_h_l_0
T_28_19_lc_trk_g0_4
T_28_19_wire_logic_cluster/lc_1/in_1

T_20_19_wire_logic_cluster/lc_6/out
T_20_19_lc_trk_g2_6
T_20_19_input_2_6
T_20_19_wire_logic_cluster/lc_6/in_2

End 

Net : display2.digit_dataZ0Z_0
T_20_20_wire_logic_cluster/lc_7/out
T_18_20_sp12_h_l_1
T_26_20_sp4_h_l_8
T_29_16_sp4_v_t_39
T_28_19_lc_trk_g2_7
T_28_19_wire_logic_cluster/lc_1/in_0

T_20_20_wire_logic_cluster/lc_7/out
T_18_20_sp12_h_l_1
T_24_20_sp4_h_l_6
T_27_16_sp4_v_t_43
T_27_19_lc_trk_g1_3
T_27_19_wire_logic_cluster/lc_7/in_3

T_20_20_wire_logic_cluster/lc_7/out
T_18_20_sp12_h_l_1
T_26_20_sp4_h_l_8
T_29_16_sp4_v_t_39
T_28_19_lc_trk_g2_7
T_28_19_wire_logic_cluster/lc_4/in_3

T_20_20_wire_logic_cluster/lc_7/out
T_18_20_sp12_h_l_1
T_28_20_lc_trk_g1_6
T_28_20_wire_logic_cluster/lc_1/in_0

T_20_20_wire_logic_cluster/lc_7/out
T_18_20_sp12_h_l_1
T_27_20_lc_trk_g1_5
T_27_20_wire_logic_cluster/lc_1/in_3

T_20_20_wire_logic_cluster/lc_7/out
T_18_20_sp12_h_l_1
T_28_20_lc_trk_g1_6
T_28_20_wire_logic_cluster/lc_4/in_3

T_20_20_wire_logic_cluster/lc_7/out
T_18_20_sp12_h_l_1
T_28_20_lc_trk_g1_6
T_28_20_wire_logic_cluster/lc_6/in_3

T_20_20_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g2_7
T_20_20_input_2_7
T_20_20_wire_logic_cluster/lc_7/in_2

End 

Net : d2.un3_count_cry_3
T_15_24_wire_logic_cluster/lc_2/cout
T_15_24_wire_logic_cluster/lc_3/in_3

Net : a.BUZZER3_20_cascade_
T_11_17_wire_logic_cluster/lc_2/ltout
T_11_17_wire_logic_cluster/lc_3/in_2

End 

Net : display2.digit_dataZ0Z_1
T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp12_h_l_0
T_24_20_sp4_h_l_7
T_27_16_sp4_v_t_36
T_27_19_lc_trk_g1_4
T_27_19_input_2_7
T_27_19_wire_logic_cluster/lc_7/in_2

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp12_h_l_0
T_26_20_sp4_h_l_9
T_29_16_sp4_v_t_38
T_28_19_lc_trk_g2_6
T_28_19_input_2_4
T_28_19_wire_logic_cluster/lc_4/in_2

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp12_h_l_0
T_26_20_sp4_h_l_9
T_29_16_sp4_v_t_38
T_28_19_lc_trk_g2_6
T_28_19_wire_logic_cluster/lc_1/in_3

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp12_h_l_0
T_28_20_lc_trk_g0_4
T_28_20_wire_logic_cluster/lc_1/in_1

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp12_h_l_0
T_27_20_lc_trk_g0_3
T_27_20_input_2_1
T_27_20_wire_logic_cluster/lc_1/in_2

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp12_h_l_0
T_28_20_lc_trk_g0_4
T_28_20_input_2_4
T_28_20_wire_logic_cluster/lc_4/in_2

T_20_20_wire_logic_cluster/lc_6/out
T_19_20_sp12_h_l_0
T_28_20_lc_trk_g0_4
T_28_20_input_2_6
T_28_20_wire_logic_cluster/lc_6/in_2

T_20_20_wire_logic_cluster/lc_6/out
T_20_20_lc_trk_g2_6
T_20_20_input_2_6
T_20_20_wire_logic_cluster/lc_6/in_2

End 

Net : display1.prescaler_2_cry_4
T_9_19_wire_logic_cluster/lc_3/cout
T_9_19_wire_logic_cluster/lc_4/in_3

Net : a.count_1_cry_5
T_12_17_wire_logic_cluster/lc_4/cout
T_12_17_wire_logic_cluster/lc_5/in_3

Net : d1.syncZ0Z_0
T_20_14_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_46
T_17_17_sp4_h_l_4
T_13_17_sp4_h_l_4
T_12_17_sp4_v_t_41
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_2/in_3

End 

Net : d2.un3_count_cry_2
T_15_24_wire_logic_cluster/lc_1/cout
T_15_24_wire_logic_cluster/lc_2/in_3

Net : d4.un3_count_cry_7
T_15_17_wire_logic_cluster/lc_6/cout
T_15_17_wire_logic_cluster/lc_7/in_3

Net : d1.un3_count_cry_7
T_11_22_wire_logic_cluster/lc_6/cout
T_11_22_wire_logic_cluster/lc_7/in_3

Net : d3.un3_count_cry_7
T_15_19_wire_logic_cluster/lc_6/cout
T_15_19_wire_logic_cluster/lc_7/in_3

Net : a.count_1_cry_4
T_12_17_wire_logic_cluster/lc_3/cout
T_12_17_wire_logic_cluster/lc_4/in_3

Net : d2.un3_count_cry_1
T_15_24_wire_logic_cluster/lc_0/cout
T_15_24_wire_logic_cluster/lc_1/in_3

Net : a.BUZZER3_19
T_11_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_3/in_1

T_11_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g0_5
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

T_11_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

T_11_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g0_5
T_11_18_input_2_7
T_11_18_wire_logic_cluster/lc_7/in_2

T_11_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

T_11_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

T_11_17_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_input_2_6
T_11_18_wire_logic_cluster/lc_6/in_2

End 

Net : display1.prescaler8_17_cascade_
T_7_20_wire_logic_cluster/lc_2/ltout
T_7_20_wire_logic_cluster/lc_3/in_2

End 

Net : display2.prescaler_2_cry_6
T_18_18_wire_logic_cluster/lc_5/cout
T_18_18_wire_logic_cluster/lc_6/in_3

Net : prescaler_1_cry_6
T_12_21_wire_logic_cluster/lc_5/cout
T_12_21_wire_logic_cluster/lc_6/in_3

Net : d4.un3_count_cry_6
T_15_17_wire_logic_cluster/lc_5/cout
T_15_17_wire_logic_cluster/lc_6/in_3

Net : d1.un3_count_cry_6
T_11_22_wire_logic_cluster/lc_5/cout
T_11_22_wire_logic_cluster/lc_6/in_3

Net : d3.un3_count_cry_6
T_15_19_wire_logic_cluster/lc_5/cout
T_15_19_wire_logic_cluster/lc_6/in_3

Net : d2.trans_up_1_14_2
T_14_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g0_3
T_14_24_input_2_5
T_14_24_wire_logic_cluster/lc_5/in_2

End 

Net : display2.digit_dataZ0Z_3
T_20_19_wire_logic_cluster/lc_5/out
T_21_19_sp4_h_l_10
T_25_19_sp4_h_l_1
T_28_19_sp4_v_t_43
T_27_20_lc_trk_g3_3
T_27_20_wire_logic_cluster/lc_1/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_21_19_sp4_h_l_10
T_25_19_sp4_h_l_1
T_28_19_sp4_v_t_43
T_28_20_lc_trk_g2_3
T_28_20_wire_logic_cluster/lc_4/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_21_19_sp4_h_l_10
T_25_19_sp4_h_l_1
T_28_19_sp4_v_t_43
T_28_20_lc_trk_g2_3
T_28_20_wire_logic_cluster/lc_6/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_21_19_sp4_h_l_10
T_25_19_sp4_h_l_1
T_28_19_sp4_v_t_43
T_28_20_lc_trk_g2_3
T_28_20_input_2_1
T_28_20_wire_logic_cluster/lc_1/in_2

T_20_19_wire_logic_cluster/lc_5/out
T_21_19_sp4_h_l_10
T_25_19_sp4_h_l_1
T_27_19_lc_trk_g2_4
T_27_19_wire_logic_cluster/lc_7/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_20_19_sp12_h_l_1
T_28_19_lc_trk_g1_2
T_28_19_wire_logic_cluster/lc_4/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_20_19_sp12_h_l_1
T_28_19_lc_trk_g1_2
T_28_19_input_2_1
T_28_19_wire_logic_cluster/lc_1/in_2

T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g2_5
T_20_19_input_2_5
T_20_19_wire_logic_cluster/lc_5/in_2

End 

Net : display1.prescaler_2_cry_2
T_9_19_wire_logic_cluster/lc_1/cout
T_9_19_wire_logic_cluster/lc_2/in_3

Net : a.count_1_cry_3
T_12_17_wire_logic_cluster/lc_2/cout
T_12_17_wire_logic_cluster/lc_3/in_3

Net : prescaler_1_cry_5
T_12_21_wire_logic_cluster/lc_4/cout
T_12_21_wire_logic_cluster/lc_5/in_3

Net : d4.un3_count_cry_5
T_15_17_wire_logic_cluster/lc_4/cout
T_15_17_wire_logic_cluster/lc_5/in_3

Net : d1.un3_count_cry_5
T_11_22_wire_logic_cluster/lc_4/cout
T_11_22_wire_logic_cluster/lc_5/in_3

Net : d3.un3_count_cry_5
T_15_19_wire_logic_cluster/lc_4/cout
T_15_19_wire_logic_cluster/lc_5/in_3

Net : display1.prescaler_2_cry_1
T_9_19_wire_logic_cluster/lc_0/cout
T_9_19_wire_logic_cluster/lc_1/in_3

Net : d4.syncZ0Z_0
T_23_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_14_7_sp12_v_t_22
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_1/in_3

End 

Net : a.count_1_cry_2
T_12_17_wire_logic_cluster/lc_1/cout
T_12_17_wire_logic_cluster/lc_2/in_3

Net : prescaler_1_cry_4
T_12_21_wire_logic_cluster/lc_3/cout
T_12_21_wire_logic_cluster/lc_4/in_3

Net : display2.prescaler_2_cry_4
T_18_18_wire_logic_cluster/lc_3/cout
T_18_18_wire_logic_cluster/lc_4/in_3

Net : d4.un3_count_cry_4
T_15_17_wire_logic_cluster/lc_3/cout
T_15_17_wire_logic_cluster/lc_4/in_3

Net : d1.un3_count_cry_4
T_11_22_wire_logic_cluster/lc_3/cout
T_11_22_wire_logic_cluster/lc_4/in_3

Net : d3.un3_count_cry_4
T_15_19_wire_logic_cluster/lc_3/cout
T_15_19_wire_logic_cluster/lc_4/in_3

Net : mins_storedZ0Z_0
T_13_20_wire_logic_cluster/lc_2/out
T_13_19_sp4_v_t_36
T_14_23_sp4_h_l_7
T_14_23_lc_trk_g0_2
T_14_23_wire_logic_cluster/lc_4/in_0

End 

Net : a.count_1_cry_1
T_12_17_wire_logic_cluster/lc_0/cout
T_12_17_wire_logic_cluster/lc_1/in_3

Net : d1.un3_count_cry_3
T_11_22_wire_logic_cluster/lc_2/cout
T_11_22_wire_logic_cluster/lc_3/in_3

Net : prescaler_1_cry_3
T_12_21_wire_logic_cluster/lc_2/cout
T_12_21_wire_logic_cluster/lc_3/in_3

Net : d4.un3_count_cry_3
T_15_17_wire_logic_cluster/lc_2/cout
T_15_17_wire_logic_cluster/lc_3/in_3

Net : d3.un3_count_cry_3
T_15_19_wire_logic_cluster/lc_2/cout
T_15_19_wire_logic_cluster/lc_3/in_3

Net : d3.syncZ0Z_0
T_13_24_wire_logic_cluster/lc_5/out
T_13_23_sp4_v_t_42
T_13_19_sp4_v_t_47
T_13_22_lc_trk_g0_7
T_13_22_wire_logic_cluster/lc_4/in_3

End 

Net : display2.digit_posnZ0
T_19_18_wire_logic_cluster/lc_4/out
T_18_18_sp4_h_l_0
T_21_18_sp4_v_t_40
T_21_19_lc_trk_g3_0
T_21_19_wire_logic_cluster/lc_6/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_41
T_20_20_lc_trk_g0_1
T_20_20_wire_logic_cluster/lc_7/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_41
T_20_20_lc_trk_g0_1
T_20_20_wire_logic_cluster/lc_6/in_1

T_19_18_wire_logic_cluster/lc_4/out
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g0_4
T_19_18_input_2_4
T_19_18_wire_logic_cluster/lc_4/in_2

End 

Net : d2.syncZ0Z_0
T_11_26_wire_logic_cluster/lc_5/out
T_11_24_sp4_v_t_39
T_12_24_sp4_h_l_2
T_13_24_lc_trk_g2_2
T_13_24_wire_logic_cluster/lc_7/in_3

End 

Net : d1.un3_count_cry_2
T_11_22_wire_logic_cluster/lc_1/cout
T_11_22_wire_logic_cluster/lc_2/in_3

Net : prescaler_1_cry_2
T_12_21_wire_logic_cluster/lc_1/cout
T_12_21_wire_logic_cluster/lc_2/in_3

Net : display2.prescaler_2_cry_2
T_18_18_wire_logic_cluster/lc_1/cout
T_18_18_wire_logic_cluster/lc_2/in_3

Net : d4.un3_count_cry_2
T_15_17_wire_logic_cluster/lc_1/cout
T_15_17_wire_logic_cluster/lc_2/in_3

Net : d3.un3_count_cry_2
T_15_19_wire_logic_cluster/lc_1/cout
T_15_19_wire_logic_cluster/lc_2/in_3

Net : mins_storedZ0Z_2
T_13_20_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_41
T_14_22_lc_trk_g0_1
T_14_22_wire_logic_cluster/lc_3/in_0

End 

Net : d4.un3_count_cry_1
T_15_17_wire_logic_cluster/lc_0/cout
T_15_17_wire_logic_cluster/lc_1/in_3

Net : display2.prescaler_2_cry_1
T_18_18_wire_logic_cluster/lc_0/cout
T_18_18_wire_logic_cluster/lc_1/in_3

Net : d3.un3_count_cry_1
T_15_19_wire_logic_cluster/lc_0/cout
T_15_19_wire_logic_cluster/lc_1/in_3

Net : d1.un3_count_cry_1
T_11_22_wire_logic_cluster/lc_0/cout
T_11_22_wire_logic_cluster/lc_1/in_3

Net : prescaler_1_cry_1
T_12_21_wire_logic_cluster/lc_0/cout
T_12_21_wire_logic_cluster/lc_1/in_3

Net : display2.prescaler8_17_cascade_
T_19_19_wire_logic_cluster/lc_6/ltout
T_19_19_wire_logic_cluster/lc_7/in_2

End 

Net : BUZZER_c
T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_3/in_0

T_11_17_wire_logic_cluster/lc_3/out
T_11_16_sp12_v_t_22
T_11_4_sp12_v_t_22
T_0_4_span12_horz_2
T_0_4_lc_trk_g0_2
T_0_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : display1.digit_dataZ0Z_0
T_6_21_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g3_7
T_5_21_wire_logic_cluster/lc_0/in_0

T_6_21_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g3_7
T_5_21_wire_logic_cluster/lc_4/in_0

T_6_21_wire_logic_cluster/lc_7/out
T_5_20_lc_trk_g3_7
T_5_20_wire_logic_cluster/lc_4/in_0

T_6_21_wire_logic_cluster/lc_7/out
T_5_20_lc_trk_g3_7
T_5_20_wire_logic_cluster/lc_2/in_0

T_6_21_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g3_7
T_5_21_wire_logic_cluster/lc_7/in_3

T_6_21_wire_logic_cluster/lc_7/out
T_5_20_lc_trk_g3_7
T_5_20_wire_logic_cluster/lc_7/in_3

T_6_21_wire_logic_cluster/lc_7/out
T_5_20_lc_trk_g3_7
T_5_20_wire_logic_cluster/lc_3/in_3

End 

Net : display1.digit_posnZ0
T_6_20_wire_logic_cluster/lc_6/out
T_6_21_lc_trk_g1_6
T_6_21_wire_logic_cluster/lc_7/in_0

T_6_20_wire_logic_cluster/lc_6/out
T_6_21_lc_trk_g1_6
T_6_21_wire_logic_cluster/lc_5/in_0

T_6_20_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g1_6
T_6_20_wire_logic_cluster/lc_3/in_0

T_6_20_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g2_6
T_6_20_input_2_6
T_6_20_wire_logic_cluster/lc_6/in_2

T_6_20_wire_logic_cluster/lc_6/out
T_6_21_lc_trk_g1_6
T_6_21_wire_logic_cluster/lc_6/in_3

T_6_20_wire_logic_cluster/lc_6/out
T_6_21_lc_trk_g1_6
T_6_21_wire_logic_cluster/lc_4/in_3

End 

Net : display1.digit_dataZ0Z_1
T_6_21_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_7/in_0

T_6_21_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g3_6
T_5_20_wire_logic_cluster/lc_7/in_0

T_6_21_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g3_6
T_5_20_wire_logic_cluster/lc_3/in_0

T_6_21_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_0/in_1

T_6_21_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g3_6
T_5_21_wire_logic_cluster/lc_4/in_1

T_6_21_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g3_6
T_5_20_wire_logic_cluster/lc_4/in_1

T_6_21_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g3_6
T_5_20_wire_logic_cluster/lc_2/in_1

End 

Net : mins_storedZ0Z_1
T_13_20_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_4/in_0

End 

Net : display1.digit_dataZ0Z_3
T_6_20_wire_logic_cluster/lc_3/out
T_6_20_lc_trk_g1_3
T_6_20_wire_logic_cluster/lc_3/in_1

T_6_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g3_3
T_5_20_wire_logic_cluster/lc_7/in_1

T_6_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g3_3
T_5_20_wire_logic_cluster/lc_3/in_1

T_6_20_wire_logic_cluster/lc_3/out
T_5_21_lc_trk_g1_3
T_5_21_wire_logic_cluster/lc_7/in_1

T_6_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g3_3
T_5_20_input_2_4
T_5_20_wire_logic_cluster/lc_4/in_2

T_6_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g3_3
T_5_20_input_2_2
T_5_20_wire_logic_cluster/lc_2/in_2

T_6_20_wire_logic_cluster/lc_3/out
T_5_21_lc_trk_g1_3
T_5_21_input_2_0
T_5_21_wire_logic_cluster/lc_0/in_2

T_6_20_wire_logic_cluster/lc_3/out
T_5_21_lc_trk_g1_3
T_5_21_input_2_4
T_5_21_wire_logic_cluster/lc_4/in_2

End 

Net : display1.digit_dataZ0Z_2
T_6_21_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g2_5
T_5_21_input_2_7
T_5_21_wire_logic_cluster/lc_7/in_2

T_6_21_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g2_5
T_5_20_input_2_7
T_5_20_wire_logic_cluster/lc_7/in_2

T_6_21_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g2_5
T_5_20_input_2_3
T_5_20_wire_logic_cluster/lc_3/in_2

T_6_21_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g2_5
T_5_21_wire_logic_cluster/lc_0/in_3

T_6_21_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g2_5
T_5_21_wire_logic_cluster/lc_4/in_3

T_6_21_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g2_5
T_5_20_wire_logic_cluster/lc_4/in_3

T_6_21_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g2_5
T_5_20_wire_logic_cluster/lc_2/in_3

End 

Net : switch_start_stop_c
T_29_0_wire_io_cluster/io_1/D_IN_0
T_29_0_span12_vert_12
T_18_7_sp12_h_l_0
T_23_7_lc_trk_g0_4
T_23_7_wire_logic_cluster/lc_5/in_3

End 

Net : switch_dn_c
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_29_sp4_v_t_41
T_8_29_sp4_h_l_4
T_11_25_sp4_v_t_41
T_11_26_lc_trk_g2_1
T_11_26_wire_logic_cluster/lc_5/in_0

End 

Net : switch_cancel_c
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_27_sp12_v_t_23
T_7_27_sp12_h_l_0
T_10_27_sp4_h_l_5
T_13_23_sp4_v_t_46
T_13_24_lc_trk_g2_6
T_13_24_wire_logic_cluster/lc_5/in_3

End 

Net : CLK_c_g
T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_25_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_24_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_16_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_14_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_6_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_11_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_27_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_27_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_20_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_28_19_wire_logic_cluster/lc_3/clk

T_16_33_wire_io_cluster/io_1/gbout
T_16_33_wire_pll/outglobal
T_0_0_glb_netwk_7
T_23_7_wire_logic_cluster/lc_3/clk

End 

Net : DIGIT_c_0
T_6_21_wire_logic_cluster/lc_4/out
T_5_21_sp4_h_l_0
T_4_21_sp4_v_t_37
T_4_25_sp4_v_t_45
T_0_29_span4_horz_1
T_0_29_span4_vert_t_12
T_0_30_lc_trk_g1_4
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : switch_up_c
T_29_0_wire_io_cluster/io_0/D_IN_0
T_29_0_span12_vert_0
T_29_1_sp12_v_t_23
T_18_13_sp12_h_l_0
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_20_14_lc_trk_g3_0
T_20_14_wire_logic_cluster/lc_7/in_0

End 

Net : SEG1_c_4
T_5_20_wire_logic_cluster/lc_4/out
T_0_20_span12_horz_7
T_0_20_lc_trk_g1_7
T_0_20_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG1_c_3
T_5_20_wire_logic_cluster/lc_7/out
T_0_20_span12_horz_13
T_0_20_lc_trk_g0_5
T_0_20_wire_io_cluster/io_1/D_OUT_0

End 

Net : SEG1_c_2
T_5_21_wire_logic_cluster/lc_4/out
T_5_13_sp12_v_t_23
T_0_25_span12_horz_15
T_0_25_lc_trk_g1_7
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG1_c_1
T_5_21_wire_logic_cluster/lc_0/out
T_5_21_sp4_h_l_5
T_4_21_sp4_v_t_46
T_0_25_span4_horz_11
T_0_25_lc_trk_g0_3
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : SEG1_c_0
T_5_21_wire_logic_cluster/lc_7/out
T_5_21_sp4_h_l_3
T_4_21_sp4_v_t_38
T_4_25_sp4_v_t_46
T_4_29_sp4_v_t_42
T_0_29_span4_vert_t_13
T_0_30_lc_trk_g1_5
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG2_c_6
T_28_20_wire_logic_cluster/lc_6/out
T_29_18_sp4_v_t_40
T_29_22_sp4_v_t_40
T_29_26_sp4_v_t_40
T_30_30_sp4_h_l_11
T_33_30_lc_trk_g0_6
T_33_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : DIGIT_c_1
T_21_19_wire_logic_cluster/lc_6/out
T_21_13_sp12_v_t_23
T_22_13_sp12_h_l_0
T_27_13_sp4_h_l_7
T_31_13_sp4_h_l_7
T_33_9_span4_vert_t_13
T_33_10_lc_trk_g0_5
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : SEG2_c_5
T_27_20_wire_logic_cluster/lc_1/out
T_27_20_sp4_h_l_7
T_30_20_sp4_v_t_37
T_30_24_sp4_v_t_37
T_31_28_sp4_h_l_0
T_33_28_lc_trk_g0_0
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG2_c_4
T_28_20_wire_logic_cluster/lc_1/out
T_27_20_sp4_h_l_10
T_31_20_sp4_h_l_1
T_33_20_span4_vert_t_12
T_33_23_lc_trk_g1_4
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : SEG2_c_3
T_28_20_wire_logic_cluster/lc_4/out
T_29_18_sp4_v_t_36
T_30_18_sp4_h_l_6
T_33_18_span4_vert_t_15
T_33_21_lc_trk_g1_7
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG2_c_2
T_28_19_wire_logic_cluster/lc_1/out
T_29_17_sp4_v_t_46
T_30_17_sp4_h_l_4
T_33_17_lc_trk_g1_1
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG2_c_1
T_28_19_wire_logic_cluster/lc_4/out
T_29_17_sp4_v_t_36
T_30_17_sp4_h_l_6
T_33_13_span4_vert_t_15
T_33_16_lc_trk_g1_7
T_33_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG2_c_0
T_27_19_wire_logic_cluster/lc_7/out
T_27_19_sp4_h_l_3
T_30_15_sp4_v_t_38
T_31_15_sp4_h_l_3
T_33_15_lc_trk_g1_3
T_33_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG1_c_6
T_5_20_wire_logic_cluster/lc_3/out
T_5_20_sp4_h_l_11
T_0_20_span4_horz_7
T_0_16_span4_vert_t_13
T_0_17_lc_trk_g1_5
T_0_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : SEG1_c_5
T_5_20_wire_logic_cluster/lc_2/out
T_3_20_sp4_h_l_1
T_0_20_span4_horz_25
T_0_16_span4_vert_t_12
T_0_17_lc_trk_g1_4
T_0_17_wire_io_cluster/io_1/D_OUT_0

End 

