#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 26 13:45:37 2020
# Process ID: 17644
# Current directory: d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex
# Command line: vivado.exe -notrace -source d:/MyWorkSpace/ZYNQ/FPGA/AXI4_stream/.Xil/axi4stream_vip_2/tmp_axi4stream_vip_2.srcs/sources_1/ip/axi4stream_vip_2/axi4stream_vip_2_ex.tcl
# Log file: d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/vivado.log
# Journal file: d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/MyWorkSpace/ZYNQ/FPGA/AXI4_stream/.Xil/axi4stream_vip_2/tmp_axi4stream_vip_2.srcs/sources_1/ip/axi4stream_vip_2/axi4stream_vip_2_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 705.359 ; gain = 105.926
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: Currently there is no design <ex_sim> in project, so creating one...
Wrote  : <d:\MyWorkSpace\ZYNQ\FPGA\axi4stream_vip_2_ex\axi4stream_vip_2_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
INFO: Making design <ex_sim> as current_bd_design.
INFO: Currently the variable <design_name> is equal to "ex_sim".
WARNING: [BD 41-1753] The name 'axi4stream_vip_passthrough' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Wrote  : <d:\MyWorkSpace\ZYNQ\FPGA\axi4stream_vip_2_ex\axi4stream_vip_2_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
Wrote  : <d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.srcs/sources_1/bd/ex_sim/ui/bd_c2e8f4ab.ui> 
INFO: [open_example_project] Rebuilding all the top level IPs ...
Wrote  : <d:\MyWorkSpace\ZYNQ\FPGA\axi4stream_vip_2_ex\axi4stream_vip_2_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
VHDL Output written to : d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.srcs/sources_1/bd/ex_sim/synth/ex_sim.v
VHDL Output written to : d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.srcs/sources_1/bd/ex_sim/sim/ex_sim.v
VHDL Output written to : d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_mst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_passthrough .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_slv .
Exporting to file d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim.hwh
Generated Block Design Tcl file d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim_bd.tcl
Generated Hardware Definition File d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.srcs/sources_1/bd/ex_sim/synth/ex_sim.hwdef
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_2_ex/axi4stream_vip_2_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 19:51:52 2020...
