{
  "original_uri": "https://github.com/NetFPGA",
  "self": "http://localhost:1208/timemap/json/https://github.com/NetFPGA",
  "mementos": {
    "list": [
      {
        "datetime": "2021-06-17T06:47:40Z",
        "uri": "https://web.archive.org/web/20210617064740/https://github.com/NetFPGA"
      },
      {
        "datetime": "2021-06-17T06:47:40Z",
        "uri": "https://web.archive.org/web/20210617064740/https://github.com/NetFPGA"
      },
      {
        "datetime": "2022-03-08T20:09:39Z",
        "uri": "https://web.archive.org/web/20220308200939/https://github.com/NetFPGA/"
      }
    ],
    "first": {
      "datetime": "2021-06-17T06:47:40Z",
      "uri": "https://web.archive.org/web/20210617064740/https://github.com/NetFPGA"
    },
    "last": {
      "datetime": "2022-03-08T20:09:39Z",
      "uri": "https://web.archive.org/web/20220308200939/https://github.com/NetFPGA/"
    }
  },
  "timemap_uri": {
    "link_format": "http://localhost:1208/timemap/link/https://github.com/NetFPGA",
    "json_format": "http://localhost:1208/timemap/json/https://github.com/NetFPGA",
    "cdxj_format": "http://localhost:1208/timemap/cdxj/https://github.com/NetFPGA"
  },
  "timegate_uri": "http://localhost:1208/timegate/https://github.com/NetFPGA"
}
