#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Feb 12 15:15:37 2018
# Process ID: 3569
# Log file: /users/btech/hritvikt/Desktop/CS220/Lab4/2/complement_adder7/planAhead_run_1/planAhead.log
# Journal file: /users/btech/hritvikt/Desktop/CS220/Lab4/2/complement_adder7/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /users/btech/hritvikt/Desktop/CS220/Lab4/2/complement_adder7/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin F12 [get_ports {sum[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {sum[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {sum[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {sum[4]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {sum[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {sum[6]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {sum[7]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {y[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {y[0]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {y[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {y[1]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {y[2]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {y[3]}]
endgroup
set_property package_pin "" [get_ports [list  rota]]
set_property pulltype PULLDOWN [get_ports [list rota]]
set_property pulltype PULLUP [get_ports [list rota]]
set_property pulltype PULLUP [get_ports [list rotb]]
startgroup
set_property package_pin G18 [get_ports rotb]
endgroup
startgroup
set_property package_pin K18 [get_ports rota]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clock]]
set_property iostandard LVTTL [get_ports [list rota]]
set_property iostandard LVTTL [get_ports [list rotb]]
set_property iostandard LVTTL [get_ports [list {y[0]}]]
set_property iostandard LVTTL [get_ports [list {y[1]}]]
set_property iostandard LVCMOS33 [get_ports [list {y[2]}]]
set_property iostandard LVTTL [get_ports [list {y[3]}]]
set_property iostandard LVTTL [get_ports [list {y[2]}]]
save_constraints
