

================================================================
== Vivado HLS Report for 'multiexp_kernel'
================================================================
* Date:           Fri Apr  3 18:03:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36911|    36911| 0.369 ms | 0.369 ms |  36911|  36911|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.point_input_buffer.point_p         |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 2                                    |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.point_p.point_output_buffer.gep    |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.scalar_input_buffer.scalar_p       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 5                                    |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.scalar_p.scalar_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.result_input_buffer.result_p       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 8                                    |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.result_p.result_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 9
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 13 14 }
  Pipeline-2 : II = 1, D = 3, States = { 16 17 18 }
  Pipeline-3 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-4 : II = 1, D = 2, States = { 30 31 }
  Pipeline-5 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-6 : II = 1, D = 3, States = { 43 44 45 }
  Pipeline-7 : II = 1, D = 2, States = { 47 48 }
  Pipeline-8 : II = 1, D = 3, States = { 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 32 31 
31 --> 30 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 46 44 
44 --> 45 
45 --> 43 
46 --> 47 
47 --> 49 48 
48 --> 47 
49 --> 50 
50 --> 53 51 
51 --> 52 
52 --> 50 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%result_p_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %result_p)"   --->   Operation 58 'read' 'result_p_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%scalar_p_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %scalar_p)"   --->   Operation 59 'read' 'scalar_p_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%point_p_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %point_p)"   --->   Operation 60 'read' 'point_p_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%result_p5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %result_p_read, i32 2, i32 63)"   --->   Operation 61 'partselect' 'result_p5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty = zext i62 %result_p5 to i64"   --->   Operation 62 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i32* %result, i64 %empty"   --->   Operation 63 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%scalar_p3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %scalar_p_read, i32 2, i32 63)"   --->   Operation 64 'partselect' 'scalar_p3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_5 = zext i62 %scalar_p3 to i64"   --->   Operation 65 'zext' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%scalar_addr = getelementptr i32* %scalar, i64 %empty_5"   --->   Operation 66 'getelementptr' 'scalar_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%point_p1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %point_p_read, i32 2, i32 63)"   --->   Operation 67 'partselect' 'point_p1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_6 = zext i62 %point_p1 to i64"   --->   Operation 68 'zext' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%point_addr = getelementptr i32* %point, i64 %empty_6"   --->   Operation 69 'getelementptr' 'point_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%point_input_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:46]   --->   Operation 70 'alloca' 'point_input_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%point_output_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:47]   --->   Operation 71 'alloca' 'point_output_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%scalar_input_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:67]   --->   Operation 72 'alloca' 'scalar_input_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%scalar_output_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:68]   --->   Operation 73 'alloca' 'scalar_output_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%result_input_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:88]   --->   Operation 74 'alloca' 'result_input_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%result_output_buffer = alloca [8192 x i32], align 16" [../multiexp_kernel_cmodel.cpp:89]   --->   Operation 75 'alloca' 'result_output_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 76 [7/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 76 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 77 [6/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 77 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 78 [5/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 78 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 79 [4/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 79 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 80 [3/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 80 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 81 [2/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 81 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %result), !map !13"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %scalar), !map !19"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %point), !map !23"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %num_in) nounwind, !map !27"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @multiexp_kernel_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %point, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:32]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %scalar, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:33]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:34]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double %num_in, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:35]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %point_p, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:36]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %scalar_p, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:37]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %result_p, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:38]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:39]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../multiexp_kernel_cmodel.cpp:40]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/7] (8.75ns)   --->   "%point_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 96 'readreq' 'point_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 97 [1/1] (0.60ns)   --->   "br label %burst.rd.header" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%phi_ln55 = phi i13 [ 0, %0 ], [ %add_ln55, %burstread.region ]" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 98 'phi' 'phi_ln55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.64ns)   --->   "%icmp_ln55 = icmp eq i13 %phi_ln55, -4096" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 99 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 100 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.54ns)   --->   "%add_ln55 = add i13 %phi_ln55, 1" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 101 'add' 'add_ln55' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %burst.rd.end.preheader, label %burstread.region" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 103 [1/1] (8.75ns)   --->   "%point_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 103 'read' 'point_addr_read' <Predicate = (!icmp_ln55)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 104 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 105 'specpipeline' 'empty_8' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_point_input_buffer_OC_point_p_str) nounwind" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 106 'specloopname' 'empty_9' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i13 %phi_ln55 to i64" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 107 'zext' 'zext_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%point_input_buffer_addr = getelementptr [8192 x i32]* %point_input_buffer, i64 0, i64 %zext_ln55" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 108 'getelementptr' 'point_input_buffer_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (1.15ns)   --->   "store i32 %point_addr_read, i32* %point_input_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 109 'store' <Predicate = (!icmp_ln55)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 110 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../multiexp_kernel_cmodel.cpp:55]   --->   Operation 111 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.60>
ST_12 : Operation 112 [1/1] (0.60ns)   --->   "br label %burst.rd.end"   --->   Operation 112 'br' <Predicate = true> <Delay = 0.60>

State 13 <SV = 10> <Delay = 1.15>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ %i, %1 ], [ 0, %burst.rd.end.preheader ]"   --->   Operation 113 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind"   --->   Operation 114 'specpipeline' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.64ns)   --->   "%icmp_ln58 = icmp eq i13 %i_0, -4096" [../multiexp_kernel_cmodel.cpp:58]   --->   Operation 115 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 116 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.54ns)   --->   "%i = add i13 %i_0, 1" [../multiexp_kernel_cmodel.cpp:58]   --->   Operation 117 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %burst.wr.header.preheader, label %1" [../multiexp_kernel_cmodel.cpp:58]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i13 %i_0 to i64" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 119 'zext' 'zext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%point_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %point_input_buffer, i64 0, i64 %zext_ln59" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 120 'getelementptr' 'point_input_buffer_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_13 : Operation 121 [2/2] (1.15ns)   --->   "%point_input_buffer_load = load i32* %point_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 121 'load' 'point_input_buffer_load' <Predicate = (!icmp_ln58)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 14 <SV = 11> <Delay = 2.98>
ST_14 : Operation 122 [1/2] (1.15ns)   --->   "%point_input_buffer_load = load i32* %point_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 122 'load' 'point_input_buffer_load' <Predicate = (!icmp_ln58)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 123 [1/1] (0.66ns)   --->   "%add_ln59 = add nsw i32 %point_input_buffer_load, 1" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 123 'add' 'add_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%point_output_buffer_addr = getelementptr inbounds [8192 x i32]* %point_output_buffer, i64 0, i64 %zext_ln59" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 124 'getelementptr' 'point_output_buffer_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.15ns)   --->   "store i32 %add_ln59, i32* %point_output_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:59]   --->   Operation 125 'store' <Predicate = (!icmp_ln58)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [../multiexp_kernel_cmodel.cpp:58]   --->   Operation 126 'br' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 8.75>
ST_15 : Operation 127 [1/1] (8.75ns)   --->   "%point_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %point_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 127 'writereq' 'point_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 128 [1/1] (0.60ns)   --->   "br label %burst.wr.header" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.60>

State 16 <SV = 12> <Delay = 1.15>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%phi_ln63 = phi i13 [ %add_ln63, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 129 'phi' 'phi_ln63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.64ns)   --->   "%icmp_ln63 = icmp eq i13 %phi_ln63, -4096" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 130 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 131 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.54ns)   --->   "%add_ln63 = add i13 %phi_ln63, 1" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 132 'add' 'add_ln63' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %burst.rd.header21.preheader, label %burstwrite.region" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i13 %phi_ln63 to i64" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 134 'zext' 'zext_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%point_output_buffer_addr_1 = getelementptr [8192 x i32]* %point_output_buffer, i64 0, i64 %zext_ln63" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 135 'getelementptr' 'point_output_buffer_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 136 [2/2] (1.15ns)   --->   "%point_output_buffer_load = load i32* %point_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 136 'load' 'point_output_buffer_load' <Predicate = (!icmp_ln63)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 17 <SV = 13> <Delay = 1.15>
ST_17 : Operation 137 [1/2] (1.15ns)   --->   "%point_output_buffer_load = load i32* %point_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 137 'load' 'point_output_buffer_load' <Predicate = (!icmp_ln63)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 18 <SV = 14> <Delay = 8.75>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 138 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 139 'specpipeline' 'empty_13' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopName([39 x i8]* @memcpy_OC_point_p_OC_point_output_buffer_OC_gep_str) nounwind" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 140 'specloopname' 'empty_14' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %point_addr, i32 %point_output_buffer_load, i4 -1)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 141 'write' <Predicate = (!icmp_ln63)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 142 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 143 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 8.75>
ST_19 : Operation 144 [7/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 144 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 14> <Delay = 8.75>
ST_20 : Operation 145 [5/5] (8.75ns)   --->   "%point_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 145 'writeresp' 'point_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 146 [6/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 146 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 8.75>
ST_21 : Operation 147 [4/5] (8.75ns)   --->   "%point_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 147 'writeresp' 'point_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 148 [5/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 148 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 8.75>
ST_22 : Operation 149 [3/5] (8.75ns)   --->   "%point_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 149 'writeresp' 'point_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 150 [4/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 150 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 8.75>
ST_23 : Operation 151 [2/5] (8.75ns)   --->   "%point_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 151 'writeresp' 'point_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 152 [3/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 152 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 18> <Delay = 8.75>
ST_24 : Operation 153 [1/5] (8.75ns)   --->   "%point_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %point_addr)" [../multiexp_kernel_cmodel.cpp:63]   --->   Operation 153 'writeresp' 'point_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 154 [2/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 154 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 19> <Delay = 8.75>
ST_25 : Operation 155 [1/7] (8.75ns)   --->   "%scalar_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 155 'readreq' 'scalar_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 156 [1/1] (0.60ns)   --->   "br label %burst.rd.header21" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.60>

State 26 <SV = 20> <Delay = 0.64>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%phi_ln76 = phi i13 [ %add_ln76, %burstread.region1 ], [ 0, %burst.rd.header21.preheader ]" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 157 'phi' 'phi_ln76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.64ns)   --->   "%icmp_ln76 = icmp eq i13 %phi_ln76, -4096" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 158 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 159 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.54ns)   --->   "%add_ln76 = add i13 %phi_ln76, 1" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 160 'add' 'add_ln76' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %burst.rd.end20.preheader, label %burstread.region1" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 21> <Delay = 8.75>
ST_27 : Operation 162 [1/1] (8.75ns)   --->   "%scalar_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 162 'read' 'scalar_addr_read' <Predicate = (!icmp_ln76)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 22> <Delay = 1.15>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 163 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 164 'specpipeline' 'empty_16' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([36 x i8]* @memcpy_OC_scalar_input_buffer_OC_scalar_p_str) nounwind" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 165 'specloopname' 'empty_17' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i13 %phi_ln76 to i64" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 166 'zext' 'zext_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%scalar_input_buffer_addr = getelementptr [8192 x i32]* %scalar_input_buffer, i64 0, i64 %zext_ln76" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 167 'getelementptr' 'scalar_input_buffer_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 168 [1/1] (1.15ns)   --->   "store i32 %scalar_addr_read, i32* %scalar_input_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 168 'store' <Predicate = (!icmp_ln76)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 169 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (0.00ns)   --->   "br label %burst.rd.header21" [../multiexp_kernel_cmodel.cpp:76]   --->   Operation 170 'br' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 29 <SV = 21> <Delay = 0.60>
ST_29 : Operation 171 [1/1] (0.60ns)   --->   "br label %burst.rd.end20"   --->   Operation 171 'br' <Predicate = true> <Delay = 0.60>

State 30 <SV = 22> <Delay = 1.15>
ST_30 : Operation 172 [1/1] (0.00ns)   --->   "%i1_0 = phi i13 [ %i_1, %2 ], [ 0, %burst.rd.end20.preheader ]"   --->   Operation 172 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind"   --->   Operation 173 'specpipeline' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (0.64ns)   --->   "%icmp_ln79 = icmp eq i13 %i1_0, -4096" [../multiexp_kernel_cmodel.cpp:79]   --->   Operation 174 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 175 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 175 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (0.54ns)   --->   "%i_1 = add i13 %i1_0, 1" [../multiexp_kernel_cmodel.cpp:79]   --->   Operation 176 'add' 'i_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %burst.wr.header33.preheader, label %2" [../multiexp_kernel_cmodel.cpp:79]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i13 %i1_0 to i64" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 178 'zext' 'zext_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "%scalar_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %scalar_input_buffer, i64 0, i64 %zext_ln80" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 179 'getelementptr' 'scalar_input_buffer_addr_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_30 : Operation 180 [2/2] (1.15ns)   --->   "%scalar_input_buffer_load = load i32* %scalar_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 180 'load' 'scalar_input_buffer_load' <Predicate = (!icmp_ln79)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 31 <SV = 23> <Delay = 2.98>
ST_31 : Operation 181 [1/2] (1.15ns)   --->   "%scalar_input_buffer_load = load i32* %scalar_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 181 'load' 'scalar_input_buffer_load' <Predicate = (!icmp_ln79)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 182 [1/1] (0.66ns)   --->   "%add_ln80 = add nsw i32 %scalar_input_buffer_load, 1" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 182 'add' 'add_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "%scalar_output_buffer_addr = getelementptr inbounds [8192 x i32]* %scalar_output_buffer, i64 0, i64 %zext_ln80" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 183 'getelementptr' 'scalar_output_buffer_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_31 : Operation 184 [1/1] (1.15ns)   --->   "store i32 %add_ln80, i32* %scalar_output_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:80]   --->   Operation 184 'store' <Predicate = (!icmp_ln79)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "br label %burst.rd.end20" [../multiexp_kernel_cmodel.cpp:79]   --->   Operation 185 'br' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 32 <SV = 23> <Delay = 8.75>
ST_32 : Operation 186 [1/1] (8.75ns)   --->   "%scalar_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %scalar_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 186 'writereq' 'scalar_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 187 [1/1] (0.60ns)   --->   "br label %burst.wr.header33" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.60>

State 33 <SV = 24> <Delay = 1.15>
ST_33 : Operation 188 [1/1] (0.00ns)   --->   "%phi_ln84 = phi i13 [ %add_ln84, %burstwrite.region1 ], [ 0, %burst.wr.header33.preheader ]" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 188 'phi' 'phi_ln84' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 189 [1/1] (0.64ns)   --->   "%icmp_ln84 = icmp eq i13 %phi_ln84, -4096" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 189 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 190 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 191 [1/1] (0.54ns)   --->   "%add_ln84 = add i13 %phi_ln84, 1" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 191 'add' 'add_ln84' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %burst.rd.header57.preheader, label %burstwrite.region1" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i13 %phi_ln84 to i64" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 193 'zext' 'zext_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "%scalar_output_buffer_addr_1 = getelementptr [8192 x i32]* %scalar_output_buffer, i64 0, i64 %zext_ln84" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 194 'getelementptr' 'scalar_output_buffer_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 195 [2/2] (1.15ns)   --->   "%scalar_output_buffer_load = load i32* %scalar_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 195 'load' 'scalar_output_buffer_load' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 34 <SV = 25> <Delay = 1.15>
ST_34 : Operation 196 [1/2] (1.15ns)   --->   "%scalar_output_buffer_load = load i32* %scalar_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 196 'load' 'scalar_output_buffer_load' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 35 <SV = 26> <Delay = 8.75>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 197 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 198 'specpipeline' 'empty_21' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopName([41 x i8]* @memcpy_OC_scalar_p_OC_scalar_output_buffer_OC_gep_str) nounwind" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 199 'specloopname' 'empty_22' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %scalar_addr, i32 %scalar_output_buffer_load, i4 -1)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 200 'write' <Predicate = (!icmp_ln84)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%burstwrite_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 201 'specregionend' 'burstwrite_rend45' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (0.00ns)   --->   "br label %burst.wr.header33" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 202 'br' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 36 <SV = 25> <Delay = 8.75>
ST_36 : Operation 203 [7/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 203 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 26> <Delay = 8.75>
ST_37 : Operation 204 [5/5] (8.75ns)   --->   "%scalar_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 204 'writeresp' 'scalar_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 205 [6/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 205 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 27> <Delay = 8.75>
ST_38 : Operation 206 [4/5] (8.75ns)   --->   "%scalar_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 206 'writeresp' 'scalar_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 207 [5/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 207 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 28> <Delay = 8.75>
ST_39 : Operation 208 [3/5] (8.75ns)   --->   "%scalar_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 208 'writeresp' 'scalar_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 209 [4/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 209 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 29> <Delay = 8.75>
ST_40 : Operation 210 [2/5] (8.75ns)   --->   "%scalar_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 210 'writeresp' 'scalar_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 211 [3/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 211 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 30> <Delay = 8.75>
ST_41 : Operation 212 [1/5] (8.75ns)   --->   "%scalar_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %scalar_addr)" [../multiexp_kernel_cmodel.cpp:84]   --->   Operation 212 'writeresp' 'scalar_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 213 [2/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 213 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 31> <Delay = 8.75>
ST_42 : Operation 214 [1/7] (8.75ns)   --->   "%result_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 214 'readreq' 'result_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 215 [1/1] (0.60ns)   --->   "br label %burst.rd.header57" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.60>

State 43 <SV = 32> <Delay = 0.64>
ST_43 : Operation 216 [1/1] (0.00ns)   --->   "%phi_ln97 = phi i13 [ %add_ln97, %burstread.region2 ], [ 0, %burst.rd.header57.preheader ]" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 216 'phi' 'phi_ln97' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 217 [1/1] (0.64ns)   --->   "%icmp_ln97 = icmp eq i13 %phi_ln97, -4096" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 217 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 218 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 218 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 219 [1/1] (0.54ns)   --->   "%add_ln97 = add i13 %phi_ln97, 1" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 219 'add' 'add_ln97' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %burst.rd.end56.preheader, label %burstread.region2" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 33> <Delay = 8.75>
ST_44 : Operation 221 [1/1] (8.75ns)   --->   "%result_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 221 'read' 'result_addr_read' <Predicate = (!icmp_ln97)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 34> <Delay = 1.15>
ST_45 : Operation 222 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 222 'specregionbegin' 'burstread_rbegin2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 223 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 223 'specpipeline' 'empty_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 224 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopName([36 x i8]* @memcpy_OC_result_input_buffer_OC_result_p_str) nounwind" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 224 'specloopname' 'empty_25' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i13 %phi_ln97 to i64" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 225 'zext' 'zext_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 226 [1/1] (0.00ns)   --->   "%result_input_buffer_addr = getelementptr [8192 x i32]* %result_input_buffer, i64 0, i64 %zext_ln97" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 226 'getelementptr' 'result_input_buffer_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 227 [1/1] (1.15ns)   --->   "store i32 %result_addr_read, i32* %result_input_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 227 'store' <Predicate = (!icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_45 : Operation 228 [1/1] (0.00ns)   --->   "%burstread_rend66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin2) nounwind" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 228 'specregionend' 'burstread_rend66' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 229 [1/1] (0.00ns)   --->   "br label %burst.rd.header57" [../multiexp_kernel_cmodel.cpp:97]   --->   Operation 229 'br' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 46 <SV = 33> <Delay = 0.60>
ST_46 : Operation 230 [1/1] (0.60ns)   --->   "br label %burst.rd.end56"   --->   Operation 230 'br' <Predicate = true> <Delay = 0.60>

State 47 <SV = 34> <Delay = 1.15>
ST_47 : Operation 231 [1/1] (0.00ns)   --->   "%i2_0 = phi i13 [ %i_2, %3 ], [ 0, %burst.rd.end56.preheader ]"   --->   Operation 231 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 232 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind"   --->   Operation 232 'specpipeline' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 233 [1/1] (0.64ns)   --->   "%icmp_ln100 = icmp eq i13 %i2_0, -4096" [../multiexp_kernel_cmodel.cpp:100]   --->   Operation 233 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 234 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 234 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 235 [1/1] (0.54ns)   --->   "%i_2 = add i13 %i2_0, 1" [../multiexp_kernel_cmodel.cpp:100]   --->   Operation 235 'add' 'i_2' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %burst.wr.header69.preheader, label %3" [../multiexp_kernel_cmodel.cpp:100]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i13 %i2_0 to i64" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 237 'zext' 'zext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_47 : Operation 238 [1/1] (0.00ns)   --->   "%result_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %result_input_buffer, i64 0, i64 %zext_ln101" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 238 'getelementptr' 'result_input_buffer_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_47 : Operation 239 [2/2] (1.15ns)   --->   "%result_input_buffer_load = load i32* %result_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 239 'load' 'result_input_buffer_load' <Predicate = (!icmp_ln100)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 48 <SV = 35> <Delay = 2.98>
ST_48 : Operation 240 [1/2] (1.15ns)   --->   "%result_input_buffer_load = load i32* %result_input_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 240 'load' 'result_input_buffer_load' <Predicate = (!icmp_ln100)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_48 : Operation 241 [1/1] (0.66ns)   --->   "%add_ln101 = add nsw i32 %result_input_buffer_load, 1" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 241 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 242 [1/1] (0.00ns)   --->   "%result_output_buffer_addr = getelementptr inbounds [8192 x i32]* %result_output_buffer, i64 0, i64 %zext_ln101" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 242 'getelementptr' 'result_output_buffer_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_48 : Operation 243 [1/1] (1.15ns)   --->   "store i32 %add_ln101, i32* %result_output_buffer_addr, align 4" [../multiexp_kernel_cmodel.cpp:101]   --->   Operation 243 'store' <Predicate = (!icmp_ln100)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_48 : Operation 244 [1/1] (0.00ns)   --->   "br label %burst.rd.end56" [../multiexp_kernel_cmodel.cpp:100]   --->   Operation 244 'br' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 49 <SV = 35> <Delay = 8.75>
ST_49 : Operation 245 [1/1] (8.75ns)   --->   "%result_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %result_addr, i32 4096)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 245 'writereq' 'result_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 246 [1/1] (0.60ns)   --->   "br label %burst.wr.header69" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.60>

State 50 <SV = 36> <Delay = 1.15>
ST_50 : Operation 247 [1/1] (0.00ns)   --->   "%phi_ln105 = phi i13 [ %add_ln105, %burstwrite.region2 ], [ 0, %burst.wr.header69.preheader ]" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 247 'phi' 'phi_ln105' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 248 [1/1] (0.64ns)   --->   "%icmp_ln105 = icmp eq i13 %phi_ln105, -4096" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 248 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 249 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 249 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 250 [1/1] (0.54ns)   --->   "%add_ln105 = add i13 %phi_ln105, 1" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 250 'add' 'add_ln105' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 251 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %memcpy.tail82, label %burstwrite.region2" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i13 %phi_ln105 to i64" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 252 'zext' 'zext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_50 : Operation 253 [1/1] (0.00ns)   --->   "%result_output_buffer_addr_1 = getelementptr [8192 x i32]* %result_output_buffer, i64 0, i64 %zext_ln105" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 253 'getelementptr' 'result_output_buffer_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_50 : Operation 254 [2/2] (1.15ns)   --->   "%result_output_buffer_load = load i32* %result_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 254 'load' 'result_output_buffer_load' <Predicate = (!icmp_ln105)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 51 <SV = 37> <Delay = 1.15>
ST_51 : Operation 255 [1/2] (1.15ns)   --->   "%result_output_buffer_load = load i32* %result_output_buffer_addr_1, align 4" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 255 'load' 'result_output_buffer_load' <Predicate = (!icmp_ln105)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 52 <SV = 38> <Delay = 8.75>
ST_52 : Operation 256 [1/1] (0.00ns)   --->   "%burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 256 'specregionbegin' 'burstwrite_rbegin2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_52 : Operation 257 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 257 'specpipeline' 'empty_29' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_52 : Operation 258 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopName([41 x i8]* @memcpy_OC_result_p_OC_result_output_buffer_OC_gep_str) nounwind" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 258 'specloopname' 'empty_30' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_52 : Operation 259 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %result_addr, i32 %result_output_buffer_load, i4 -1)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 259 'write' <Predicate = (!icmp_ln105)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 260 [1/1] (0.00ns)   --->   "%burstwrite_rend81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin2) nounwind" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 260 'specregionend' 'burstwrite_rend81' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_52 : Operation 261 [1/1] (0.00ns)   --->   "br label %burst.wr.header69" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 261 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 53 <SV = 37> <Delay = 8.75>
ST_53 : Operation 262 [5/5] (8.75ns)   --->   "%result_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 262 'writeresp' 'result_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 38> <Delay = 8.75>
ST_54 : Operation 263 [4/5] (8.75ns)   --->   "%result_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 263 'writeresp' 'result_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 39> <Delay = 8.75>
ST_55 : Operation 264 [3/5] (8.75ns)   --->   "%result_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 264 'writeresp' 'result_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 40> <Delay = 8.75>
ST_56 : Operation 265 [2/5] (8.75ns)   --->   "%result_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 265 'writeresp' 'result_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 41> <Delay = 8.75>
ST_57 : Operation 266 [1/5] (8.75ns)   --->   "%result_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_addr)" [../multiexp_kernel_cmodel.cpp:105]   --->   Operation 266 'writeresp' 'result_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 267 [1/1] (0.00ns)   --->   "ret void" [../multiexp_kernel_cmodel.cpp:108]   --->   Operation 267 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'result_p' [8]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'point' (../multiexp_kernel_cmodel.cpp:55) [40]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'point' (../multiexp_kernel_cmodel.cpp:55) [40]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'point' (../multiexp_kernel_cmodel.cpp:55) [40]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'point' (../multiexp_kernel_cmodel.cpp:55) [40]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'point' (../multiexp_kernel_cmodel.cpp:55) [40]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'point' (../multiexp_kernel_cmodel.cpp:55) [40]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'point' (../multiexp_kernel_cmodel.cpp:55) [40]  (8.75 ns)

 <State 9>: 0.64ns
The critical path consists of the following:
	'phi' operation ('phi_ln55', ../multiexp_kernel_cmodel.cpp:55) with incoming values : ('add_ln55', ../multiexp_kernel_cmodel.cpp:55) [43]  (0 ns)
	'icmp' operation ('icmp_ln55', ../multiexp_kernel_cmodel.cpp:55) [44]  (0.64 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'point' (../multiexp_kernel_cmodel.cpp:55) [53]  (8.75 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('point_input_buffer_addr', ../multiexp_kernel_cmodel.cpp:55) [54]  (0 ns)
	'store' operation ('store_ln55', ../multiexp_kernel_cmodel.cpp:55) of variable 'point_addr_read', ../multiexp_kernel_cmodel.cpp:55 on array 'point_input_buffer', ../multiexp_kernel_cmodel.cpp:46 [55]  (1.16 ns)

 <State 12>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../multiexp_kernel_cmodel.cpp:58) [61]  (0.603 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../multiexp_kernel_cmodel.cpp:58) [61]  (0 ns)
	'getelementptr' operation ('point_input_buffer_addr_1', ../multiexp_kernel_cmodel.cpp:59) [69]  (0 ns)
	'load' operation ('point_input_buffer_load', ../multiexp_kernel_cmodel.cpp:59) on array 'point_input_buffer', ../multiexp_kernel_cmodel.cpp:46 [70]  (1.16 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'load' operation ('point_input_buffer_load', ../multiexp_kernel_cmodel.cpp:59) on array 'point_input_buffer', ../multiexp_kernel_cmodel.cpp:46 [70]  (1.16 ns)
	'add' operation ('add_ln59', ../multiexp_kernel_cmodel.cpp:59) [71]  (0.669 ns)
	'store' operation ('store_ln59', ../multiexp_kernel_cmodel.cpp:59) of variable 'add_ln59', ../multiexp_kernel_cmodel.cpp:59 on array 'point_output_buffer', ../multiexp_kernel_cmodel.cpp:47 [73]  (1.16 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'point' (../multiexp_kernel_cmodel.cpp:63) [76]  (8.75 ns)

 <State 16>: 1.16ns
The critical path consists of the following:
	'phi' operation ('phi_ln63', ../multiexp_kernel_cmodel.cpp:63) with incoming values : ('add_ln63', ../multiexp_kernel_cmodel.cpp:63) [79]  (0 ns)
	'getelementptr' operation ('point_output_buffer_addr_1', ../multiexp_kernel_cmodel.cpp:63) [89]  (0 ns)
	'load' operation ('point_output_buffer_load', ../multiexp_kernel_cmodel.cpp:63) on array 'point_output_buffer', ../multiexp_kernel_cmodel.cpp:47 [90]  (1.16 ns)

 <State 17>: 1.16ns
The critical path consists of the following:
	'load' operation ('point_output_buffer_load', ../multiexp_kernel_cmodel.cpp:63) on array 'point_output_buffer', ../multiexp_kernel_cmodel.cpp:47 [90]  (1.16 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'point' (../multiexp_kernel_cmodel.cpp:63) [91]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'scalar' (../multiexp_kernel_cmodel.cpp:76) [96]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'point' (../multiexp_kernel_cmodel.cpp:63) [95]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'point' (../multiexp_kernel_cmodel.cpp:63) [95]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'point' (../multiexp_kernel_cmodel.cpp:63) [95]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'point' (../multiexp_kernel_cmodel.cpp:63) [95]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'point' (../multiexp_kernel_cmodel.cpp:63) [95]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'scalar' (../multiexp_kernel_cmodel.cpp:76) [96]  (8.75 ns)

 <State 26>: 0.64ns
The critical path consists of the following:
	'phi' operation ('phi_ln76', ../multiexp_kernel_cmodel.cpp:76) with incoming values : ('add_ln76', ../multiexp_kernel_cmodel.cpp:76) [99]  (0 ns)
	'icmp' operation ('icmp_ln76', ../multiexp_kernel_cmodel.cpp:76) [100]  (0.64 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus read on port 'scalar' (../multiexp_kernel_cmodel.cpp:76) [109]  (8.75 ns)

 <State 28>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('scalar_input_buffer_addr', ../multiexp_kernel_cmodel.cpp:76) [110]  (0 ns)
	'store' operation ('store_ln76', ../multiexp_kernel_cmodel.cpp:76) of variable 'scalar_addr_read', ../multiexp_kernel_cmodel.cpp:76 on array 'scalar_input_buffer', ../multiexp_kernel_cmodel.cpp:67 [111]  (1.16 ns)

 <State 29>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../multiexp_kernel_cmodel.cpp:79) [117]  (0.603 ns)

 <State 30>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../multiexp_kernel_cmodel.cpp:79) [117]  (0 ns)
	'getelementptr' operation ('scalar_input_buffer_addr_1', ../multiexp_kernel_cmodel.cpp:80) [125]  (0 ns)
	'load' operation ('scalar_input_buffer_load', ../multiexp_kernel_cmodel.cpp:80) on array 'scalar_input_buffer', ../multiexp_kernel_cmodel.cpp:67 [126]  (1.16 ns)

 <State 31>: 2.98ns
The critical path consists of the following:
	'load' operation ('scalar_input_buffer_load', ../multiexp_kernel_cmodel.cpp:80) on array 'scalar_input_buffer', ../multiexp_kernel_cmodel.cpp:67 [126]  (1.16 ns)
	'add' operation ('add_ln80', ../multiexp_kernel_cmodel.cpp:80) [127]  (0.669 ns)
	'store' operation ('store_ln80', ../multiexp_kernel_cmodel.cpp:80) of variable 'add_ln80', ../multiexp_kernel_cmodel.cpp:80 on array 'scalar_output_buffer', ../multiexp_kernel_cmodel.cpp:68 [129]  (1.16 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'scalar' (../multiexp_kernel_cmodel.cpp:84) [132]  (8.75 ns)

 <State 33>: 1.16ns
The critical path consists of the following:
	'phi' operation ('phi_ln84', ../multiexp_kernel_cmodel.cpp:84) with incoming values : ('add_ln84', ../multiexp_kernel_cmodel.cpp:84) [135]  (0 ns)
	'getelementptr' operation ('scalar_output_buffer_addr_1', ../multiexp_kernel_cmodel.cpp:84) [145]  (0 ns)
	'load' operation ('scalar_output_buffer_load', ../multiexp_kernel_cmodel.cpp:84) on array 'scalar_output_buffer', ../multiexp_kernel_cmodel.cpp:68 [146]  (1.16 ns)

 <State 34>: 1.16ns
The critical path consists of the following:
	'load' operation ('scalar_output_buffer_load', ../multiexp_kernel_cmodel.cpp:84) on array 'scalar_output_buffer', ../multiexp_kernel_cmodel.cpp:68 [146]  (1.16 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus write on port 'scalar' (../multiexp_kernel_cmodel.cpp:84) [147]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'result' (../multiexp_kernel_cmodel.cpp:97) [152]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus access on port 'scalar' (../multiexp_kernel_cmodel.cpp:84) [151]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus access on port 'scalar' (../multiexp_kernel_cmodel.cpp:84) [151]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus access on port 'scalar' (../multiexp_kernel_cmodel.cpp:84) [151]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus access on port 'scalar' (../multiexp_kernel_cmodel.cpp:84) [151]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus access on port 'scalar' (../multiexp_kernel_cmodel.cpp:84) [151]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus request on port 'result' (../multiexp_kernel_cmodel.cpp:97) [152]  (8.75 ns)

 <State 43>: 0.64ns
The critical path consists of the following:
	'phi' operation ('phi_ln97', ../multiexp_kernel_cmodel.cpp:97) with incoming values : ('add_ln97', ../multiexp_kernel_cmodel.cpp:97) [155]  (0 ns)
	'icmp' operation ('icmp_ln97', ../multiexp_kernel_cmodel.cpp:97) [156]  (0.64 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus read on port 'result' (../multiexp_kernel_cmodel.cpp:97) [165]  (8.75 ns)

 <State 45>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('result_input_buffer_addr', ../multiexp_kernel_cmodel.cpp:97) [166]  (0 ns)
	'store' operation ('store_ln97', ../multiexp_kernel_cmodel.cpp:97) of variable 'result_addr_read', ../multiexp_kernel_cmodel.cpp:97 on array 'result_input_buffer', ../multiexp_kernel_cmodel.cpp:88 [167]  (1.16 ns)

 <State 46>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../multiexp_kernel_cmodel.cpp:100) [173]  (0.603 ns)

 <State 47>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../multiexp_kernel_cmodel.cpp:100) [173]  (0 ns)
	'getelementptr' operation ('result_input_buffer_addr_1', ../multiexp_kernel_cmodel.cpp:101) [181]  (0 ns)
	'load' operation ('result_input_buffer_load', ../multiexp_kernel_cmodel.cpp:101) on array 'result_input_buffer', ../multiexp_kernel_cmodel.cpp:88 [182]  (1.16 ns)

 <State 48>: 2.98ns
The critical path consists of the following:
	'load' operation ('result_input_buffer_load', ../multiexp_kernel_cmodel.cpp:101) on array 'result_input_buffer', ../multiexp_kernel_cmodel.cpp:88 [182]  (1.16 ns)
	'add' operation ('add_ln101', ../multiexp_kernel_cmodel.cpp:101) [183]  (0.669 ns)
	'store' operation ('store_ln101', ../multiexp_kernel_cmodel.cpp:101) of variable 'add_ln101', ../multiexp_kernel_cmodel.cpp:101 on array 'result_output_buffer', ../multiexp_kernel_cmodel.cpp:89 [185]  (1.16 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus request on port 'result' (../multiexp_kernel_cmodel.cpp:105) [188]  (8.75 ns)

 <State 50>: 1.16ns
The critical path consists of the following:
	'phi' operation ('phi_ln105', ../multiexp_kernel_cmodel.cpp:105) with incoming values : ('add_ln105', ../multiexp_kernel_cmodel.cpp:105) [191]  (0 ns)
	'getelementptr' operation ('result_output_buffer_addr_1', ../multiexp_kernel_cmodel.cpp:105) [201]  (0 ns)
	'load' operation ('result_output_buffer_load', ../multiexp_kernel_cmodel.cpp:105) on array 'result_output_buffer', ../multiexp_kernel_cmodel.cpp:89 [202]  (1.16 ns)

 <State 51>: 1.16ns
The critical path consists of the following:
	'load' operation ('result_output_buffer_load', ../multiexp_kernel_cmodel.cpp:105) on array 'result_output_buffer', ../multiexp_kernel_cmodel.cpp:89 [202]  (1.16 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus write on port 'result' (../multiexp_kernel_cmodel.cpp:105) [203]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus access on port 'result' (../multiexp_kernel_cmodel.cpp:105) [207]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus access on port 'result' (../multiexp_kernel_cmodel.cpp:105) [207]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus access on port 'result' (../multiexp_kernel_cmodel.cpp:105) [207]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus access on port 'result' (../multiexp_kernel_cmodel.cpp:105) [207]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus access on port 'result' (../multiexp_kernel_cmodel.cpp:105) [207]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
