verilog xil_defaultlib --include "G:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_pl_top_0_0/prj/ASIC-PYNQ.srcs/sources_1/ip/async_infifo/sim/async_infifo.v" \
"../../../bd/design_1/ip/design_1_pl_top_0_0/prj/ASIC-PYNQ.srcs/sources_1/ip/async_outfifo/sim/async_outfifo.v" \
"../../../bd/design_1/ipshared/77e4/rtl/axis_rd_interface.v" \
"../../../bd/design_1/ipshared/77e4/rtl/axis_wr_interface.v" \
"../../../bd/design_1/ipshared/77e4/rtl/led_top.v" \
"../../../bd/design_1/ipshared/77e4/rtl/pl_top.v" \
"../../../bd/design_1/ip/design_1_pl_top_0_0/sim/design_1_pl_top_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
