0.6
2016.4
Jan 23 2017
19:19:20
/home/miguel/Desktop/PSD_Proj/PSD_P/P2/P2.sim/sim_1/impl/timing/top_circuit_tb_time_impl.v,1509968771,verilog,,,,circuit;control;datapath;glbl;memA;memAblk_mem_gen_generic_cstr;memAblk_mem_gen_prim_width;memAblk_mem_gen_prim_wrapper_init;memAblk_mem_gen_top;memAblk_mem_gen_v8_3_5;memAblk_mem_gen_v8_3_5_synth;memB;memB_blk_mem_gen_generic_cstr;memB_blk_mem_gen_prim_width;memB_blk_mem_gen_prim_wrapper_init;memB_blk_mem_gen_top;memB_blk_mem_gen_v8_3_5;memB_blk_mem_gen_v8_3_5_synth;memC;memC_blk_mem_gen_generic_cstr;memC_blk_mem_gen_prim_width;memC_blk_mem_gen_prim_wrapper_init;memC_blk_mem_gen_top;memC_blk_mem_gen_v8_3_5;memC_blk_mem_gen_v8_3_5_synth;memStep;memStep_blk_mem_gen_generic_cstr;memStep_blk_mem_gen_prim_width;memStep_blk_mem_gen_prim_wrapper_init;memStep_blk_mem_gen_top;memStep_blk_mem_gen_v8_3_5;memStep_blk_mem_gen_v8_3_5_synth;memXi;memXi_blk_mem_gen_generic_cstr;memXi_blk_mem_gen_prim_width;memXi_blk_mem_gen_prim_wrapper_init;memXi_blk_mem_gen_top;memXi_blk_mem_gen_v8_3_5;memXi_blk_mem_gen_v8_3_5_synth;top_circuit,,,,,,,,
/home/miguel/Desktop/PSD_Proj/PSD_P/P2/P2.srcs/sim_1/imports/vhdl_P2/top_circuit_tb.vhd,1509645246,vhdl,,,,top_circuit_tb,,,,,,,,
