# Reading pref.tcl
# do Prac_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {G:/My Drive/Tuks/2021/EES 424/Practical/Clock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:07 on Sep 27,2021
# vcom -reportprogress 300 -93 -work work G:/My Drive/Tuks/2021/EES 424/Practical/Clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity Clock
# -- Compiling architecture Clock_logic of Clock
# End time: 13:15:07 on Sep 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {G:/My Drive/Tuks/2021/EES 424/Practical/Bessel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:07 on Sep 27,2021
# vcom -reportprogress 300 -93 -work work G:/My Drive/Tuks/2021/EES 424/Practical/Bessel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Bessel
# -- Compiling architecture math_function of Bessel
# End time: 13:15:07 on Sep 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:07 on Sep 27,2021
# vcom -reportprogress 300 -93 -work work G:/My Drive/Tuks/2021/EES 424/Practical/Prac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity Prac
# -- Compiling architecture Prac1 of Prac
# -- Loading entity Clock
# -- Loading entity Bessel
# End time: 13:15:08 on Sep 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
