#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Sat May 13 00:50:41 2017
# Process ID: 14012
# Current directory: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --run 2 --clean 2 --boardpart 5
# Log file: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/v_log/vivado.log
# Journal file: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/v_log\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source ../scripts/script_main.tcl -notrace
-----------------------------------------------------------------------
Info:(ZQ) Load Settings Script finished
Info:(ZQ) Load environment script finished
Info:(ZQ) Load Vivado script finished
Info:(ZQ) Load ZQ-utils script finished
Info:(ZQ) Load Vivado script finished
Info:(ZQ) Load Designs script finished
Info:(ZQ) Load User Command scripts finished
Info:(ZQ) Load SDSOC script finished
Info:(ZQ) Source Xilinx SDSoC Scripts (C:\Xilinx\SDx/2016.3/scripts/vivado/sdsoc_pfm.tcl).
-----------------------------------------------------------------------
-----------------------------------------------------------------------
------------------------------------------
Info:(ZQ) Initial Project Name and Paths:
ZQ::VPROJ_NAME:           webserver_sdsoc_2016_3
ZQ::VPROJ_PATH:           D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado
ZQ::VLABPROJ_PATH:        D:/OneDrive/GitHub/webserver_sdsoc_2016_3/vivado_lab
ZQ::BOARDDEF_PATH:        D:/OneDrive/GitHub/webserver_sdsoc_2016_3/board_files
ZQ::FIRMWARE_PATH:        D:/OneDrive/GitHub/webserver_sdsoc_2016_3/firmware
ZQ::IP_PATH:              D:/OneDrive/GitHub/webserver_sdsoc_2016_3/ip_lib
ZQ::BD_PATH:              D:/OneDrive/GitHub/webserver_sdsoc_2016_3/block_design
ZQ::XDC_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints
ZQ::HDL_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hdl
ZQ::SET_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/settings
ZQ::WORKSPACE_HSI_PATH:   D:/OneDrive/GitHub/webserver_sdsoc_2016_3/workspace/hsi
ZQ::WORKSPACE_SDK_PATH:   D:/OneDrive/GitHub/webserver_sdsoc_2016_3/workspace/sdk
ZQ::LIB_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/sw_lib
ZQ::SCRIPT_PATH:          D:/OneDrive/GitHub/webserver_sdsoc_2016_3/scripts
ZQ::DOC_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/doc
ZQ::PREBUILT_BI_PATH:     D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/boot_images
ZQ::PREBUILT_HW_PATH:     D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/hardware
ZQ::PREBUILT_SW_PATH:     D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/software
ZQ::PREBUILT_OS_PATH:     D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/os
ZQ::LOG_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/v_log
ZQ::BACKUP_PATH:          D:/OneDrive/GitHub/webserver_sdsoc_2016_3/backup
ZQ::ZIP_PATH:             C:/Sim/WEBSERVER/zynq_soc/zip/App/7-Zip/7z.exe
ZQ::SDSOC_PATH:           D:/OneDrive/GitHub/webserver_sdsoc_2016_3/sdsoc
ZQ::XILINXGIT_DEVICETREE: D:/xilinx_git/device-tree-xlnx
ZQ::XILINXGIT_UBOOT:      
ZQ::XILINXGIT_LINUX:      
------------------------------------------
-----------------------------------------------------------------------
Info:(ZQ) Parameter Index: 0
Info:(ZQ) Parameter Option: --run
Info:(ZQ) Parameter Option Value: 2
Info:(ZQ) Parameter Index: 2
Info:(ZQ) Parameter Option: --clean
Info:(ZQ) Parameter Option Value: 2
Info:(ZQ) Parameter Index: 4
Info:(ZQ) Parameter Option: --boardpart
Info:(ZQ) Parameter Option Value: 5
-----------------------------------------------------------------------
Info:(ZQ) Run ZQ::INIT::run_project ...
------------------------------------------
Info:(ZQ) Following Script Versions used:
Batchfile:                                  RUN_Project_BM
Vivado Version:                             Vivado v2016.3_sdx (64-bit)
Script Version:                             2016.atm.09
Board Part (Definition Files) csv Version:  1.2
Software IP csv Version:                    1.9
Board Design Modify csv Version:            1.1
ZIP ignore csv Version:                     1.0
------------------------------------------
------------------------------------------
Info:(ZQ) Following Environment is set:
Vivado Setting:     1
LabTools Setting:   0
SDK Setting:        0
SDSOC Setting:      1
------------------------------------------
------------------------------------------
Info:(ZQ) Initial Project Name and Paths:
ZQ::VPROJ_NAME:           webserver_sdsoc_2016_3
ZQ::VPROJ_PATH:           D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado
ZQ::VLABPROJ_PATH:        D:/OneDrive/GitHub/webserver_sdsoc_2016_3/vivado_lab
ZQ::BOARDDEF_PATH:        D:/OneDrive/GitHub/webserver_sdsoc_2016_3/board_files
ZQ::FIRMWARE_PATH:        D:/OneDrive/GitHub/webserver_sdsoc_2016_3/firmware
ZQ::IP_PATH:              D:/OneDrive/GitHub/webserver_sdsoc_2016_3/ip_lib
ZQ::BD_PATH:              D:/OneDrive/GitHub/webserver_sdsoc_2016_3/block_design
ZQ::XDC_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints
ZQ::HDL_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hdl
ZQ::SET_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/settings
ZQ::WORKSPACE_HSI_PATH:   D:/OneDrive/GitHub/webserver_sdsoc_2016_3/workspace/hsi
ZQ::WORKSPACE_SDK_PATH:   D:/OneDrive/GitHub/webserver_sdsoc_2016_3/workspace/sdk
ZQ::LIB_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/sw_lib
ZQ::SCRIPT_PATH:          D:/OneDrive/GitHub/webserver_sdsoc_2016_3/scripts
ZQ::DOC_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/doc
ZQ::PREBUILT_BI_PATH:     D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/boot_images
ZQ::PREBUILT_HW_PATH:     D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/hardware
ZQ::PREBUILT_SW_PATH:     D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/software
ZQ::PREBUILT_OS_PATH:     D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/os
ZQ::LOG_PATH:             D:/OneDrive/GitHub/webserver_sdsoc_2016_3/v_log
ZQ::BACKUP_PATH:          D:/OneDrive/GitHub/webserver_sdsoc_2016_3/backup
ZQ::ZIP_PATH:             C:/Sim/WEBSERVER/zynq_soc/zip/App/7-Zip/7z.exe
ZQ::SDSOC_PATH:           D:/OneDrive/GitHub/webserver_sdsoc_2016_3/sdsoc
ZQ::XILINXGIT_DEVICETREE: D:/xilinx_git/device-tree-xlnx
ZQ::XILINXGIT_UBOOT:      
ZQ::XILINXGIT_LINUX:      
------------------------------------------
Info:(ZQ) Initial Board definition list from D:/OneDrive/GitHub/webserver_sdsoc_2016_3/board_files/TE0720_board_files.csv
------------------------------------------
Info:(ZQ) Read Software list from D:/OneDrive/GitHub/webserver_sdsoc_2016_3/sw_lib/apps_list.csv
------------------------------------------
Info:(ZQ) Read ZIP Ignore list from D:/OneDrive/GitHub/webserver_sdsoc_2016_3/settings/zip_ignore_list.csv
------------------------------------------
------------------------------------------
Info:(ZQ) Found ID: 5
Info:(ZQ) Board part csv name check:  5 is unique on position 0.
------------------------------------------
Info:(ZQ) Initial Board definition variables:
ZQ::ID:             5
ZQ::PRODID:         ZYNQ720-03-1cf
ZQ::PARTNAME:       xc7z020clg484-1
ZQ::BOARDPART:      em.avnet.com:zed:part0:1.3
ZQ::SHORTDIR:       zed
ZQ::ZYNQFLASHTYP:   qspi_single
ZQ::FPGAFLASHTYP:   s25fl256sxxxxxx0-spi-x1_x2_x4
------------------------------------------
Info:(ZQ) Generate new project folder: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado
Info:(ZQ) Set Board Definition path: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/board_files
Info:(ZQ) Set IP path : D:/OneDrive/GitHub/webserver_sdsoc_2016_3/ip_lib
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDx/2016.3/Vivado/data/ip'.
-----------------------------------
Info:(ZQ) Following XDC Files are found:
D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints/target_pins.xdc
-----------------------------------
------------------------------------------
Info:(ZQ) Check BD-Design Name
-----------------------------------
Info:(ZQ) Following Block designs are found:
D:/OneDrive/GitHub/webserver_sdsoc_2016_3/block_design/sd_accel.tcl
-----------------------------------
ZQ::BD_TCLNAME:     sd_accel
ZQ::PR_TOPLEVELNAME:sd_accel_wrapper
Warning:(ZQ) With BD Filename sd_accel some ZQ-functions are not supported. Use:
"*zynq_soc*.tcl" for Systems with Zynq 
"*zusys*.tcl" for Systems with UltraScale Zynq
"*msys*.tcl" for Systems with MicroBlaze
"*fsys*.tcl" for Systems with FPGA-Fabric design only
------------------------------------------
-----------------------------------
Info:(ZQ) Following Block designs are found:
D:/OneDrive/GitHub/webserver_sdsoc_2016_3/block_design/sd_accel.tcl
-----------------------------------
INFO: [BD_TCL-3] Currently there is no design <sd_accel> in project, so creating one...
Wrote  : <D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/sd_accel.bd> 
INFO: [BD_TCL-4] Making design <sd_accel> as current_bd_design.
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "sd_accel".
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
connect_bd_intf_net /s_axi_interconnect_0/M00_AXI /kernel_0/s_axi_control  ; # kernel_s_count=0
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 370.535 ; gain = 72.355
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/sd_accel.bd> 
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:ocl_block:1.0 - ocl_block_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <sd_accel> from BD file <D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/sd_accel.bd>
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/xlconcat_0/In0

INFO: [BD 41-1662] The design 'sd_accel.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/xlconcat_0/In0

VHDL Output written to : D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd
VHDL Output written to : D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel_wrapper.vhd
Wrote  : <D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/sd_accel.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_M_AXI/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_M_AXI/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
Exporting to file d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hw_handoff/sd_accel_ocl_block_0_0.hwh
Generated Block Design Tcl file d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hw_handoff/sd_accel_ocl_block_0_0_bd.tcl
Generated Hardware Definition File d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/hdl/sd_accel_ocl_block_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ocl_block_0 .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] sd_accel_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/auto_pc .
Exporting to file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hw_handoff/sd_accel.hwh
Generated Block Design Tcl file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hw_handoff/sd_accel_bd.tcl
Generated Hardware Definition File D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 614.574 ; gain = 155.402
Info:(ZQ) Generate top level wrapper
[Sat May 13 00:51:44 2017] Launched sd_accel_axi_gpio_0_0_synth_1, sd_accel_ocl_block_0_0_synth_1, bd_4831_master_bridge_0_0_synth_1, bd_4831_kernel_0_0_synth_1, bd_4831_sys_reset_0_synth_1, bd_4831_slave_bridge_0_synth_1, sd_accel_processing_system7_0_0_synth_1, sd_accel_xbar_0_synth_1, bd_4831_s00_regslice_0_synth_1, sd_accel_auto_pc_0_synth_1, sd_accel_rst_ps7_0_100M_0_synth_1, sd_accel_auto_pc_1_synth_1, sd_accel_xlconcat_0_0_synth_1, sd_accel_zed_audio_ctrl_0_0_synth_1...
Run output will be captured here:
sd_accel_axi_gpio_0_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_axi_gpio_0_0_synth_1/runme.log
sd_accel_ocl_block_0_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_ocl_block_0_0_synth_1/runme.log
bd_4831_master_bridge_0_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/bd_4831_master_bridge_0_0_synth_1/runme.log
bd_4831_kernel_0_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/bd_4831_kernel_0_0_synth_1/runme.log
bd_4831_sys_reset_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/bd_4831_sys_reset_0_synth_1/runme.log
bd_4831_slave_bridge_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/bd_4831_slave_bridge_0_synth_1/runme.log
sd_accel_processing_system7_0_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_processing_system7_0_0_synth_1/runme.log
sd_accel_xbar_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_xbar_0_synth_1/runme.log
bd_4831_s00_regslice_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/bd_4831_s00_regslice_0_synth_1/runme.log
sd_accel_auto_pc_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_auto_pc_0_synth_1/runme.log
sd_accel_rst_ps7_0_100M_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_rst_ps7_0_100M_0_synth_1/runme.log
sd_accel_auto_pc_1_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_auto_pc_1_synth_1/runme.log
sd_accel_xlconcat_0_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_xlconcat_0_0_synth_1/runme.log
sd_accel_zed_audio_ctrl_0_0_synth_1: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/sd_accel_zed_audio_ctrl_0_0_synth_1/runme.log
[Sat May 13 00:51:44 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/runme.log
[Sat May 13 00:51:44 2017] Waiting for synth_1 to finish (timeout in 120 minutes)...

*** Running vivado
    with args -log sd_accel_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sd_accel_wrapper.tcl



****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source sd_accel_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDx/2016.3/Vivado/data/ip'.
Command: synth_design -top sd_accel_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 397.406 ; gain = 187.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sd_accel_wrapper' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel_wrapper.vhd:49]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17333' bound to instance 'gpio2_tri_iobuf_0' of component 'IOBUF' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel_wrapper.vhd:123]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17333' bound to instance 'gpio2_tri_iobuf_1' of component 'IOBUF' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel_wrapper.vhd:130]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17333' bound to instance 'gpio_tri_iobuf_0' of component 'IOBUF' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel_wrapper.vhd:137]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17333' bound to instance 'gpio_tri_iobuf_1' of component 'IOBUF' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel_wrapper.vhd:144]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_1_scl_iobuf' of component 'IOBUF' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel_wrapper.vhd:151]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_1_sda_iobuf' of component 'IOBUF' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel_wrapper.vhd:158]
INFO: [Synth 8-3491] module 'sd_accel' declared at 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:1879' bound to instance 'sd_accel_i' of component 'sd_accel' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel_wrapper.vhd:165]
INFO: [Synth 8-638] synthesizing module 'sd_accel' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:1926]
INFO: [Synth 8-3491] module 'sd_accel_axi_gpio_0_0' declared at 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'sd_accel_axi_gpio_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'sd_accel_axi_gpio_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_axi_gpio_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'sd_accel_ocl_block_0_0' declared at 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_ocl_block_0_0_stub.vhdl:5' bound to instance 'ocl_block_0' of component 'sd_accel_ocl_block_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2369]
INFO: [Synth 8-638] synthesizing module 'sd_accel_ocl_block_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_ocl_block_0_0_stub.vhdl:71]
INFO: [Synth 8-3491] module 'sd_accel_processing_system7_0_0' declared at 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'sd_accel_processing_system7_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2432]
INFO: [Synth 8-638] synthesizing module 'sd_accel_processing_system7_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_processing_system7_0_0_stub.vhdl:84]
INFO: [Synth 8-638] synthesizing module 'sd_accel_ps7_0_axi_periph_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:1103]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1D8S02U' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1D8S02U' (2#1) [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_Q4JBLZ' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_Q4JBLZ' (3#1) [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1E4RLD1' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1E4RLD1' (4#1) [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:263]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_K1VB50' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:393]
INFO: [Synth 8-3491] module 'sd_accel_auto_pc_0' declared at 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'sd_accel_auto_pc_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:576]
INFO: [Synth 8-638] synthesizing module 'sd_accel_auto_pc_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_K1VB50' (5#1) [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:393]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1ACZ64L' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:708]
INFO: [Synth 8-3491] module 'sd_accel_auto_pc_1' declared at 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'sd_accel_auto_pc_1' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:890]
INFO: [Synth 8-638] synthesizing module 'sd_accel_auto_pc_1' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_auto_pc_1_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1ACZ64L' (6#1) [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:708]
INFO: [Synth 8-3491] module 'sd_accel_xbar_0' declared at 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'sd_accel_xbar_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:1776]
INFO: [Synth 8-638] synthesizing module 'sd_accel_xbar_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'sd_accel_ps7_0_axi_periph_0' (7#1) [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:1103]
INFO: [Synth 8-3491] module 'sd_accel_rst_ps7_0_100M_0' declared at 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'sd_accel_rst_ps7_0_100M_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2651]
INFO: [Synth 8-638] synthesizing module 'sd_accel_rst_ps7_0_100M_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'sd_accel_xlconcat_0_0' declared at 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'sd_accel_xlconcat_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2664]
INFO: [Synth 8-638] synthesizing module 'sd_accel_xlconcat_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_xlconcat_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'sd_accel_zed_audio_ctrl_0_0' declared at 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_zed_audio_ctrl_0_0_stub.vhdl:5' bound to instance 'zed_audio_ctrl_0' of component 'sd_accel_zed_audio_ctrl_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2669]
INFO: [Synth 8-638] synthesizing module 'sd_accel_zed_audio_ctrl_0_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/realtime/sd_accel_zed_audio_ctrl_0_0_stub.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'sd_accel' (8#1) [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:1926]
INFO: [Synth 8-256] done synthesizing module 'sd_accel_wrapper' (9#1) [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel_wrapper.vhd:49]
WARNING: [Synth 8-3331] design s01_couplers_imp_1ACZ64L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1ACZ64L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_K1VB50 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_K1VB50 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1E4RLD1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1E4RLD1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1E4RLD1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1E4RLD1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_Q4JBLZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_Q4JBLZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_Q4JBLZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_Q4JBLZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1D8S02U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1D8S02U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1D8S02U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1D8S02U has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 436.727 ; gain = 226.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 436.727 ; gain = 226.582
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sd_accel_auto_pc_0' instantiated as 'sd_accel_i/ps7_0_axi_periph/s00_couplers/auto_pc' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:576]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sd_accel_auto_pc_1' instantiated as 'sd_accel_i/ps7_0_axi_periph/s01_couplers/auto_pc' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:890]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sd_accel_axi_gpio_0_0' instantiated as 'sd_accel_i/axi_gpio_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2341]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sd_accel_ocl_block_0_0' instantiated as 'sd_accel_i/ocl_block_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2369]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sd_accel_processing_system7_0_0' instantiated as 'sd_accel_i/processing_system7_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2432]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sd_accel_rst_ps7_0_100M_0' instantiated as 'sd_accel_i/rst_ps7_0_100M' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2651]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sd_accel_xbar_0' instantiated as 'sd_accel_i/ps7_0_axi_periph/xbar' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:1776]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sd_accel_xlconcat_0_0' instantiated as 'sd_accel_i/xlconcat_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2664]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sd_accel_zed_audio_ctrl_0_0' instantiated as 'sd_accel_i/zed_audio_ctrl_0' [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/hdl/sd_accel.vhd:2669]
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp/sd_accel_axi_gpio_0_0_in_context.xdc] for cell 'sd_accel_i/axi_gpio_0'
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp/sd_accel_axi_gpio_0_0_in_context.xdc] for cell 'sd_accel_i/axi_gpio_0'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_7/sd_accel_ocl_block_0_0_in_context.xdc] for cell 'sd_accel_i/ocl_block_0'
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_7/sd_accel_ocl_block_0_0_in_context.xdc] for cell 'sd_accel_i/ocl_block_0'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc] for cell 'sd_accel_i/processing_system7_0'
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc] for cell 'sd_accel_i/processing_system7_0'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_9/sd_accel_xbar_0_in_context.xdc] for cell 'sd_accel_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_9/sd_accel_xbar_0_in_context.xdc] for cell 'sd_accel_i/ps7_0_axi_periph/xbar'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_10/bd_4831_sys_reset_0_in_context.xdc] for cell 'sd_accel_i/rst_ps7_0_100M'
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_10/bd_4831_sys_reset_0_in_context.xdc] for cell 'sd_accel_i/rst_ps7_0_100M'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_11/sd_accel_xlconcat_0_0_in_context.xdc] for cell 'sd_accel_i/xlconcat_0'
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_11/sd_accel_xlconcat_0_0_in_context.xdc] for cell 'sd_accel_i/xlconcat_0'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_12/sd_accel_zed_audio_ctrl_0_0_in_context.xdc] for cell 'sd_accel_i/zed_audio_ctrl_0'
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_12/sd_accel_zed_audio_ctrl_0_0_in_context.xdc] for cell 'sd_accel_i/zed_audio_ctrl_0'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_13/sd_accel_auto_pc_0_in_context.xdc] for cell 'sd_accel_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_13/sd_accel_auto_pc_0_in_context.xdc] for cell 'sd_accel_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_14/sd_accel_auto_pc_1_in_context.xdc] for cell 'sd_accel_i/ps7_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_14/sd_accel_auto_pc_1_in_context.xdc] for cell 'sd_accel_i/ps7_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints/target_pins.xdc]
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints/target_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints/target_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sd_accel_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sd_accel_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 711.313 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/.Xil/Vivado-1976-SakinderLaptop1/dcp_8/sd_accel_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for sd_accel_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sd_accel_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sd_accel_i/ocl_block_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sd_accel_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sd_accel_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sd_accel_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sd_accel_i/ps7_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sd_accel_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sd_accel_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sd_accel_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sd_accel_i/zed_audio_ctrl_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design sd_accel_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design sd_accel_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design sd_accel_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design sd_accel_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design sd_accel_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design sd_accel_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/ocl_block_0/M_AXI_arvalid' to pin 'sd_accel_i/ocl_block_0/bbstub_M_AXI_arvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/ocl_block_0/M_AXI_awvalid' to pin 'sd_accel_i/ocl_block_0/bbstub_M_AXI_awvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/ocl_block_0/M_AXI_bready' to pin 'sd_accel_i/ocl_block_0/bbstub_M_AXI_bready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/ocl_block_0/M_AXI_rready' to pin 'sd_accel_i/ocl_block_0/bbstub_M_AXI_rready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/ocl_block_0/M_AXI_wlast' to pin 'sd_accel_i/ocl_block_0/bbstub_M_AXI_wlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/ocl_block_0/M_AXI_wvalid' to pin 'sd_accel_i/ocl_block_0/bbstub_M_AXI_wvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/ocl_block_0/S_AXI_arready' to pin 'sd_accel_i/ocl_block_0/bbstub_S_AXI_arready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/ocl_block_0/S_AXI_awready' to pin 'sd_accel_i/ocl_block_0/bbstub_S_AXI_awready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/ocl_block_0/S_AXI_bvalid' to pin 'sd_accel_i/ocl_block_0/bbstub_S_AXI_bvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/ocl_block_0/S_AXI_rvalid' to pin 'sd_accel_i/ocl_block_0/bbstub_S_AXI_rvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/ocl_block_0/S_AXI_wready' to pin 'sd_accel_i/ocl_block_0/bbstub_S_AXI_wready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/processing_system7_0/FCLK_CLK0' to pin 'sd_accel_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sd_accel_i/processing_system7_0/FCLK_CLK1' to pin 'sd_accel_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5819] Moved 13 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |sd_accel_axi_gpio_0_0           |         1|
|2     |sd_accel_ocl_block_0_0          |         1|
|3     |sd_accel_processing_system7_0_0 |         1|
|4     |sd_accel_xbar_0                 |         1|
|5     |sd_accel_auto_pc_0              |         1|
|6     |sd_accel_auto_pc_1              |         1|
|7     |sd_accel_rst_ps7_0_100M_0       |         1|
|8     |sd_accel_xlconcat_0_0           |         1|
|9     |sd_accel_zed_audio_ctrl_0_0     |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |sd_accel_auto_pc_0_bbox              |     1|
|2     |sd_accel_auto_pc_1_bbox              |     1|
|3     |sd_accel_axi_gpio_0_0_bbox           |     1|
|4     |sd_accel_ocl_block_0_0_bbox          |     1|
|5     |sd_accel_processing_system7_0_0_bbox |     1|
|6     |sd_accel_rst_ps7_0_100M_0_bbox       |     1|
|7     |sd_accel_xbar_0_bbox                 |     1|
|8     |sd_accel_xlconcat_0_0_bbox           |     1|
|9     |sd_accel_zed_audio_ctrl_0_0_bbox     |     1|
|10    |IBUF                                 |     1|
|11    |IOBUF                                |     6|
|12    |OBUF                                 |     4|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1268|
|2     |  sd_accel_i         |sd_accel                    |  1257|
|3     |    ps7_0_axi_periph |sd_accel_ps7_0_axi_periph_0 |   755|
|4     |      s00_couplers   |s00_couplers_imp_K1VB50     |   177|
|5     |      s01_couplers   |s01_couplers_imp_1ACZ64L    |   163|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 711.313 ; gain = 501.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 711.313 ; gain = 112.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 711.313 ; gain = 501.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 715.234 ; gain = 396.195
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/synth_1/sd_accel_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 715.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 13 00:55:47 2017...
[Sat May 13 00:55:49 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:04:06 . Memory (MB): peak = 614.574 ; gain = 0.000
[Sat May 13 00:55:50 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/runme.log
[Sat May 13 00:55:50 2017] Waiting for impl_1 to finish (timeout in 120 minutes)...

*** Running vivado
    with args -log sd_accel_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sd_accel_wrapper.tcl -notrace



****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source sd_accel_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.dcp' for cell 'sd_accel_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/sd_accel_ocl_block_0_0.dcp' for cell 'sd_accel_i/ocl_block_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.dcp' for cell 'sd_accel_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.dcp' for cell 'sd_accel_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_xlconcat_0_0/sd_accel_xlconcat_0_0.dcp' for cell 'sd_accel_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_zed_audio_ctrl_0_0/sd_accel_zed_audio_ctrl_0_0.dcp' for cell 'sd_accel_i/zed_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_xbar_0/sd_accel_xbar_0.dcp' for cell 'sd_accel_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_0/sd_accel_auto_pc_0.dcp' for cell 'sd_accel_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_1/sd_accel_auto_pc_1.dcp' for cell 'sd_accel_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_4/bd_4831_kernel_0_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/kernel_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_6/bd_4831_master_bridge_0_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/master_bridge_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_5/bd_4831_slave_bridge_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/slave_bridge'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/sys_reset'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_1/bd_4831_s00_regslice_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/m_axi_interconnect_M_AXI/s00_couplers/s00_regslice'
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3_sdx
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0_board.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0_board.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0_board.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0_board.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.xdc] for cell 'sd_accel_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.xdc] for cell 'sd_accel_i/processing_system7_0/inst'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0_board.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0_board.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints/target_pins.xdc]
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints/target_pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/sd_accel_ocl_block_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_4/bd_4831_kernel_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_1/bd_4831_s00_regslice_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_xbar_0/sd_accel_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_0/sd_accel_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_1/sd_accel_auto_pc_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 575.039 ; gain = 309.008
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.677 . Memory (MB): peak = 586.320 ; gain = 11.281
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1d1eff74b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 221b0c2d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1091.641 ; gain = 0.023

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 323 cells.
Phase 2 Constant propagation | Checksum: 2c7b6c26b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.641 ; gain = 0.023

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 985 unconnected nets.
INFO: [Opt 31-11] Eliminated 659 unconnected cells.
Phase 3 Sweep | Checksum: 23ca5de77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1091.641 ; gain = 0.023

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 26d8dfc39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.641 ; gain = 0.023

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1091.641 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 26d8dfc39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.641 ; gain = 0.023

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 9 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 190649212

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1278.309 ; gain = 0.000
Ending Power Optimization Task | Checksum: 190649212

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.309 ; gain = 186.668
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.309 ; gain = 703.270
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 753aabfc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 12d848cc9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 12d848cc9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12d848cc9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b0c0928c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b0c0928c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e3b51ce8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c050086e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c050086e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 20e1b653e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 136d84e95

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b0f8ef25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b0f8ef25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b0f8ef25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.641. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f7870815

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f7870815

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f7870815

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f7870815

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ca9de6cc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ca9de6cc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000
Ending Placer Task | Checksum: 9bd20811

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1278.309 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1278.309 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1278.309 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1278.309 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ceb479b ConstDB: 0 ShapeSum: 8ee6c076 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cb980f22

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1292.750 ; gain = 14.441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.810  | TNS=0.000  | WHS=-0.217 | THS=-242.584|

Phase 2 Router Initialization | Checksum: c8ec5393

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1292.750 ; gain = 14.441

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b61e9d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1bc7d2855

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a866964d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1294bbf3c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17d27309c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996
Phase 4 Rip-up And Reroute | Checksum: 17d27309c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996
Phase 5 Delay and Skew Optimization | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 178c7c293

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14367e0c9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996
Phase 6 Post Hold Fix | Checksum: 14367e0c9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.83861 %
  Global Horizontal Routing Utilization  = 2.20005 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1835aca7c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1835aca7c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17e4107d1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.481  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17e4107d1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1296.305 ; gain = 17.996

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1296.305 ; gain = 17.996
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1296.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file sd_accel_wrapper_power_routed.rpt -pb sd_accel_wrapper_power_summary_routed.pb -rpx sd_accel_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sat May 13 00:58:11 2017...
[Sat May 13 00:58:12 2017] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:23 . Memory (MB): peak = 614.574 ; gain = 0.000
[Sat May 13 00:58:13 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/runme.log
[Sat May 13 00:58:13 2017] Waiting for impl_1 to finish (timeout in 120 minutes)...

*** Running vivado
    with args -log sd_accel_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sd_accel_wrapper.tcl -notrace



****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source sd_accel_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.dcp' for cell 'sd_accel_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/sd_accel_ocl_block_0_0.dcp' for cell 'sd_accel_i/ocl_block_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.dcp' for cell 'sd_accel_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.dcp' for cell 'sd_accel_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_xlconcat_0_0/sd_accel_xlconcat_0_0.dcp' for cell 'sd_accel_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_zed_audio_ctrl_0_0/sd_accel_zed_audio_ctrl_0_0.dcp' for cell 'sd_accel_i/zed_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_xbar_0/sd_accel_xbar_0.dcp' for cell 'sd_accel_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_0/sd_accel_auto_pc_0.dcp' for cell 'sd_accel_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_1/sd_accel_auto_pc_1.dcp' for cell 'sd_accel_i/ps7_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_4/bd_4831_kernel_0_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/kernel_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_6/bd_4831_master_bridge_0_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/master_bridge_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_5/bd_4831_slave_bridge_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/slave_bridge'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/sys_reset'
INFO: [Project 1-454] Reading design checkpoint 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_1/bd_4831_s00_regslice_0.dcp' for cell 'sd_accel_i/ocl_block_0/U0/m_axi_interconnect_M_AXI/s00_couplers/s00_regslice'
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3_sdx
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0_board.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0_board.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.xdc] for cell 'sd_accel_i/axi_gpio_0/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0_board.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0_board.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.xdc] for cell 'sd_accel_i/ocl_block_0/U0/sys_reset/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.xdc] for cell 'sd_accel_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.xdc] for cell 'sd_accel_i/processing_system7_0/inst'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0_board.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0_board.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.xdc] for cell 'sd_accel_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints/target_pins.xdc]
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/constraints/target_pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_axi_gpio_0_0/sd_accel_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/sd_accel_ocl_block_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_3/bd_4831_sys_reset_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_4/bd_4831_kernel_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_ocl_block_0_0/bd_0/ip/ip_1/bd_4831_s00_regslice_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_processing_system7_0_0/sd_accel_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_xbar_0/sd_accel_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_rst_ps7_0_100M_0/sd_accel_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_0/sd_accel_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.srcs/sources_1/bd/sd_accel/ip/sd_accel_auto_pc_1/sd_accel_auto_pc_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 575.039 ; gain = 309.008
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.677 . Memory (MB): peak = 586.320 ; gain = 11.281
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1d1eff74b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 221b0c2d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1091.641 ; gain = 0.023

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 323 cells.
Phase 2 Constant propagation | Checksum: 2c7b6c26b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.641 ; gain = 0.023

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 985 unconnected nets.
INFO: [Opt 31-11] Eliminated 659 unconnected cells.
Phase 3 Sweep | Checksum: 23ca5de77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1091.641 ; gain = 0.023

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 26d8dfc39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.641 ; gain = 0.023

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1091.641 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 26d8dfc39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.641 ; gain = 0.023

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 9 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 190649212

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1278.309 ; gain = 0.000
Ending Power Optimization Task | Checksum: 190649212

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.309 ; gain = 186.668
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.309 ; gain = 703.270
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 753aabfc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 12d848cc9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 12d848cc9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12d848cc9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b0c0928c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b0c0928c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e3b51ce8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c050086e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c050086e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 20e1b653e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 136d84e95

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b0f8ef25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b0f8ef25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b0f8ef25

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.641. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f7870815

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f7870815

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f7870815

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f7870815

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ca9de6cc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ca9de6cc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000
Ending Placer Task | Checksum: 9bd20811

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1278.309 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1278.309 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1278.309 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1278.309 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ceb479b ConstDB: 0 ShapeSum: 8ee6c076 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19d9ab285

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1283.141 ; gain = 4.832
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cb980f22

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1292.750 ; gain = 14.441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.810  | TNS=0.000  | WHS=-0.217 | THS=-242.584|

Phase 2 Router Initialization | Checksum: c8ec5393

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1292.750 ; gain = 14.441

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b61e9d6e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1bc7d2855

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a866964d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1294bbf3c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17d27309c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996
Phase 4 Rip-up And Reroute | Checksum: 17d27309c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996
Phase 5 Delay and Skew Optimization | Checksum: b15de38a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 178c7c293

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.481  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14367e0c9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996
Phase 6 Post Hold Fix | Checksum: 14367e0c9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.83861 %
  Global Horizontal Routing Utilization  = 2.20005 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1835aca7c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1835aca7c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17e4107d1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1296.305 ; gain = 17.996

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.481  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17e4107d1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1296.305 ; gain = 17.996
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1296.305 ; gain = 17.996

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1296.305 ; gain = 17.996
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1296.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file sd_accel_wrapper_power_routed.rpt -pb sd_accel_wrapper_power_summary_routed.pb -rpx sd_accel_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sat May 13 00:58:11 2017...

*** Running vivado
    with args -log sd_accel_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sd_accel_wrapper.tcl -notrace



****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source sd_accel_wrapper.tcl -notrace
Command: open_checkpoint sd_accel_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 257.281 ; gain = 0.707
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3_sdx
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/.Xil/Vivado-16964-SakinderLaptop1/dcp/sd_accel_wrapper_early.xdc]
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/.Xil/Vivado-16964-SakinderLaptop1/dcp/sd_accel_wrapper_early.xdc]
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/.Xil/Vivado-16964-SakinderLaptop1/dcp/sd_accel_wrapper.xdc]
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/.Xil/Vivado-16964-SakinderLaptop1/dcp/sd_accel_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 577.594 ; gain = 12.992
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 577.594 ; gain = 12.992
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3_sdx (64-bit) build 1721784
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 577.594 ; gain = 321.020
Command: write_bitstream -force -no_partial_bitfile sd_accel_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sd_accel_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat May 13 00:59:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/SDx/2016.3/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 979.156 ; gain = 401.563
INFO: [Common 17-206] Exiting Vivado at Sat May 13 00:59:06 2017...
[Sat May 13 00:59:09 2017] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:57 . Memory (MB): peak = 614.574 ; gain = 0.000
Command: write_cfgmem -force -format mcs -interface SPIx4 -size 32 -loadbit {up 0x0 D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.bit} -file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.bit
ERROR: [Writecfgmem 68-20] SPI_BUSWIDTH property is set to "1" on bitfile D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.bit. This property has to be set to "4" to generate a configuration memory file for the SPIX4 interface. Please ensure that a valid value has been set for the property BITSTREAM.Config.SPI_buswidth and rerun this command.
23 Infos, 3 Warnings, 2 Critical Warnings and 1 Errors encountered.
write_cfgmem failed
Info:(ZQ) Generate MCS failed with SPIx4 from *board_files.csv specification, try to generate SPIx1.
Command: write_cfgmem -force -format mcs -interface SPIX1 -size 32 -loadbit {up 0x0 D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.bit} -file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.bit
Writing file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.mcs
Writing log file D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX1
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x003DBAFB    May 13 00:59:04 2017    D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.bit
23 Infos, 3 Warnings, 2 Critical Warnings and 1 Errors encountered.
write_cfgmem completed successfully
Info:(ZQ) Generate MCS with  SPIX1 (BITSTREAM.CONFIG.SPI_BUSWIDTH 1) from Bitfile, but current Board Part supports SPIx4 too!
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3_sdx
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/.Xil/Vivado-14012-SakinderLaptop1/dcp/sd_accel_wrapper_early.xdc]
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/.Xil/Vivado-14012-SakinderLaptop1/dcp/sd_accel_wrapper_early.xdc]
Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/.Xil/Vivado-14012-SakinderLaptop1/dcp/sd_accel_wrapper.xdc]
Finished Parsing XDC File [D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/.Xil/Vivado-14012-SakinderLaptop1/dcp/sd_accel_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 840.082 ; gain = 12.969
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 840.082 ; gain = 12.969
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 840.082 ; gain = 136.855
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 848.762 ; gain = 8.680
Info:(ZQ) D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/hardware/zed/webserver_sdsoc_2016_3.bit is replaced with new one.
Info:(ZQ) D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/hardware/zed/webserver_sdsoc_2016_3.lpr is replaced with new one.
Info:(ZQ) D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/debug_nets.ltx not found
Info:(ZQ) D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/hardware/zed/webserver_sdsoc_2016_3.hdf is replaced with new one.
Info:(ZQ) D:/OneDrive/GitHub/webserver_sdsoc_2016_3/hw/vivado/webserver_sdsoc_2016_3.runs/impl_1/sd_accel_wrapper.mmi not found
Info:(ZQ) D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/hardware/zed/reports/webserver_sdsoc_2016_3.prm is replaced with new one.
Info:(ZQ) D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/hardware/zed/webserver_sdsoc_2016_3.mcs is replaced with new one.
Info:(ZQ) Include Xilinx Devicetree git clone.
Info:(ZQ) Run "exec hsi -source D:/OneDrive/GitHub/webserver_sdsoc_2016_3/scripts/script_hsi.tcl -tclargs {--sw_list {{id appname steps OS-Name UART data01_file data01_load data01_offset data02_file data02_load data02_offset} {0 zynq_fsbl FSBL standalone NA NA NA NA NA NA NA} {2 hello_world 0 standalone NA NA NA NA NA NA NA} {3 u-boot 1 petalinux NA NA NA NA NA NA NA}} --lib {D:/OneDrive/GitHub/webserver_sdsoc_2016_3/sw_lib D:/xilinx_git/device-tree-xlnx} --vivrun}" in D:/OneDrive/GitHub/webserver_sdsoc_2016_3/workspace/hsi
Info:(ZQ) Please Wait..
Info:(ZQ) Commands from batch.......................................


****** hsi v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

start_gui
invalid command name "common::start_gui"
source D:/OneDrive/GitHub/webserver_sdsoc_2016_3/scripts/script_hsi.tcl
# namespace eval ZQ {
#   namespace eval HSI {
#     # -----------------------------------------
#     # ZQ HSI variablen declaration
#     # -----------------------------------------
#     variable HDF_NAME
#     variable LIB_PATH
#     variable SW_APPLIST
#     # -----------------------------------------
#     # finished ZQ HSI variablen declaration
#     # -----------------------------------------
#     # -----------------------------------------
#     # hsi hw functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # --open_project: 
#     proc open_project {} {
#       if {[catch {set ZQ::HSI::HDF_NAME [glob -join -dir [pwd] *.hdf]} result]} { puts "Error:(ZQ) Script (ZQ::HSI::hsi_open_project) failed: $result."; return -code error}
#       #todo: eventuell mal extra verzeichnis erstellen, wie sdk
#       open_hw_design ${ZQ::HSI::HDF_NAME}
#     }
#     # -----------------------------------------
#     # --set_repopath: 
#     proc set_repopath {} {
#       set_repo_path ${ZQ::HSI::LIB_PATH}
#     } 
#     # -----------------------------------------
#     # --close_project: 
#     proc close_project {} {
#       close_hw_design [current_hw_design]
#     }  
#     # -----------------------------------------
#     # --get_processors:
#     proc get_processors {PROCESSOR_ID} {
#       set proc [get_cells  -filter {IP_TYPE==PROCESSOR}]
#       if {[llength $proc] == 0} {
#         return -code error "Error:(ZQ) No Processor found in design ${ZQ::HSI::HDF_NAME}";
#       } else {
#         if {[llength $proc] > 1} {
#           puts "Info:(ZQ) Multiple Processors found."
#         }
#         if {[llength $proc] > $PROCESSOR_ID} {
#           puts "Info:(ZQ)  Processor [lindex $proc $PROCESSOR_ID] is used."
#           return [lindex $proc $PROCESSOR_ID]
#         } else {
#           return -code error "Error:(ZQ) No Processor ID $PROCESSOR_ID not found in design ${ZQ::HSI::HDF_NAME}";
#         }
#       }
#     }
#     # -----------------------------------------
#     # finished hw functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # hsi sw functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # --create_sw_project: 
#     proc create_sw_project {app_name os uart} {
#       set cpu [get_processors 0]
#       set hwdesign [current_hw_design]
#       set swdesign [hsi::create_sw_design system -proc $cpu -app $app_name -os $os]
#       set os [hsi::get_os]
#       if {$uart ne "NA"} {
#         #workaround to change uart -> currently generate_app will delete bsp and write default one
#         generate_app -hw $hwdesign -sw $swdesign -app $app_name -proc $cpu -dir $app_name -os $os
#         hsi::close_sw_design $swdesign
#         hsi::open_sw_design ${app_name}/${app_name}_bsp/system.mss
#         #reset old variables
#         set swdesign [get_sw_designs]
#         set os [hsi::get_os]
#         #set uart properties
#         common::set_property CONFIG.stdin $uart $os
#         common::set_property CONFIG.stdout $uart $os
#         #generate bsp
#         hsi::generate_bsp -dir ${app_name}/${app_name}_bsp/ -compile
#         cd ${app_name}
#         set result ""
#         #run make
#         if {[catch {set result [eval exec make]}]} {puts "Info:(ZQ) $result"}
#         cd ..
#       } else {
#         generate_app -hw $hwdesign -sw $swdesign -app $app_name -proc $cpu -os $os -dir $app_name -verbose -compile
#       }
#       close_sw_design $swdesign
#     }  
#     # -----------------------------------------
#     # --create_devicetree_project: 
#     proc create_devicetree_project {app_name os} {
#       set cpu [get_processors 0]
#       set hwdesign [current_hw_design]
#       set swdesign [hsi::create_sw_design $app_name -proc $cpu -os $os]
#       generate_target -dir $app_name
#       close_sw_design $swdesign
#     }  
#     # -----------------------------------------
#     # finished sw functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # hsi run functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # --run_sw_apps: 
#     proc run_sw_apps {} {
#       #search and generate fsbl and device tree
#       foreach sw_applist_line ${ZQ::HSI::SW_APPLIST} {
#         #generate fsbl only
#         if {[lindex $sw_applist_line 2] eq "FSBL" } {
#           set name [lindex $sw_applist_line 1]
#           set os [lindex $sw_applist_line 3]
#           set uart [lindex $sw_applist_line 4]
#           puts "Info:(ZQ) generate FSBL: $name os: $os Uart: $uart"
#           create_sw_project $name $os $uart
#         }
#         #generate device tree only
#         if {[lindex $sw_applist_line 2] eq "DTS" } {
#           set name [lindex $sw_applist_line 1]
#           set os [lindex $sw_applist_line 3]
#           puts "Info:(ZQ) generate Device-Tree: $name os: $os"
#           create_devicetree_project $name $os
#         }
#       }
#       #search and generate software apps
#       foreach sw_applist_line ${ZQ::HSI::SW_APPLIST} {
#         #generate *.bin only if app_list.csv->steps=0(generate all) or steps=3(*.elf only )
#         if {[lindex $sw_applist_line 2] == 0 || [lindex $sw_applist_line 2] == 3} {
#           set name [lindex $sw_applist_line 1]
#           set os [lindex $sw_applist_line 3]
#           set uart [lindex $sw_applist_line 4]
#           puts "Info:(ZQ) generate app: $name os: $os Uart: $uart"
#           create_sw_project $name $os $uart
#         }
#       }
#     }
#     # -----------------------------------------
#     # --debug_sw_app_list:
#     proc debug_sw_app_list {} {
#       set ZQ::HSI::SW_APPLIST [list]
#       foreach lpath ${ZQ::HSI::LIB_PATH} {
#         if {[file exists  ${lpath}/apps_list.csv]} { 
#           puts "Info:(ZQ) Read Software list from ${lpath}/apps_list.csv"
#           set fp [open "${lpath}/apps_list.csv" r]
#           set file_data [read $fp]
#           close $fp
#           set data [split $file_data "\n"]
#           # set fsbl_name ""
#           foreach line $data {
#             #  check file version ignore comments and empty lines
#             if {[string match *#* $line] != 1 && [string match *CSV_VERSION* $line] } {
#               #remove spaces
#               set line [string map {" " ""} $line]
#               #remove tabs
#               set line [string map {"\t" ""} $line]
#               #check version
#               set tmp [split $line "="]
#               #version is ignored for debug only
#             } elseif {[string match *#* $line] != 1 && [string length $line] > 0} {
#               #remove spaces
#               set line [string map {" " ""} $line]
#               #remove tabs
#               set line [string map {"\t" ""} $line]
#               #splitt and append
#               set tmp [split $line ","]
#               lappend ZQ::HSI::SW_APPLIST $tmp
#             }
#           }
#         }
#       }
#       puts "------------------------------------------"
#     }
#     # -----------------------------------------
#     # --run_all:
#     proc run_all {} {
#       #todo: run all als option und hsi auch ber batch separat startbar
#       puts "Info:(ZQ) HSI...run all..."
#       if {[catch {open_project} result]} { puts "Error:(ZQ) Script (ZQ::HSI::open_project) failed: $result.";  return -code error}
#       if {[catch {set_repopath} result]} { puts "Error:(ZQ) Script (ZQ::HSI::set_repopath) failed: $result.";  return -code error}
#       # ---------------------------------------------
#       if {[catch {run_sw_apps} result]} { puts "Error:(ZQ) Script (ZQ::HSI::run_sw_apps) failed: $result.";  return -code error}
#       # ---------------------------------------------
#       if {[catch {close_project} result]} { puts "Error:(ZQ) Script (ZQ::HSI::close_project) failed: $result.";  return -code error}
#     }
#     # -----------------------------------------
#     # --return_option: 
#     proc return_option {option argc argv} {
#       if { $argc <= [expr $option + 1]} { 
#         return -code error "Error:(ZQ) Read parameter failed"
#       } else {  
#         puts "Info:(ZQ) Parameter Option Value: [lindex $argv [expr $option + 1]]"
#         return [lindex $argv [expr $option + 1]]
#       }
#     }    
#     # -----------------------------------------
#     # --hsi_main: 
#     proc hsi_main {} {
#       global argc
#       global argv
#       set tmp_argc 0
#       set tmp_argv 0
#       if {$argc >= 1 } {
#         set tmp_argv [lindex $argv 0]
#         set tmp_argc [llength $tmp_argv]
#       }
#       set vivrun false
#       variable SW_APPLIST 
#       variable LIB_PATH 
#       for {set option 0} {$option < $tmp_argc} {incr option} {
#         puts "Info:(ZQ) Parameter Index: $option"
#         puts "Info:(ZQ) Parameter Option: [lindex $tmp_argv $option]"
#         switch [lindex $tmp_argv $option] {
#           "--sw_list"	        { set SW_APPLIST [return_option $option $tmp_argc $tmp_argv];incr option }    
#           "--lib"	            { set LIB_PATH [return_option $option $tmp_argc $tmp_argv];incr option }    
#           "--vivrun"		      { set vivrun true }
#           default             { puts "" }
#         }
#       }
#       if {$vivrun==true} {
#         if {[catch {run_all} result]} { puts "Error:(ZQ) Script (ZQ::HSI::run_all) failed: $result."; exit}
#         exit
#       }
#     }
#     # -----------------------------------------
#     # finished run functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # hsi run scripts
#     # -----------------------------------------
#     if {[catch {hsi_main} result]} { puts "Error:(ZQ) Script (ZQ::HSI::hsi_main) failed: $result."; exit}
#     # -----------------------------------------
#     # finished hsi run scripts
#     # -----------------------------------------
#   # -----------------------------------------
#   }
#  puts "Info: Load HSI scripts finished"
# }
Info:(ZQ) Parameter Index: 0
Info:(ZQ) Parameter Option: --sw_list
Info:(ZQ) Parameter Option Value: {id appname steps OS-Name UART data01_file data01_load data01_offset data02_file data02_load data02_offset} {0 zynq_fsbl FSBL standalone NA NA NA NA NA NA NA} {2 hello_world 0 standalone NA NA NA NA NA NA NA} {3 u-boot 1 petalinux NA NA NA NA NA NA NA}
Info:(ZQ) Parameter Index: 2
Info:(ZQ) Parameter Option: --lib
Info:(ZQ) Parameter Option Value: D:/OneDrive/GitHub/webserver_sdsoc_2016_3/sw_lib D:/xilinx_git/device-tree-xlnx
Info:(ZQ) Parameter Index: 4
Info:(ZQ) Parameter Option: --vivrun
Info:(ZQ) HSI...run all...
INFO: [Hsi 55-1698] elapsed time for repository loading 1 seconds
Info:(ZQ) generate FSBL: zynq_fsbl os: standalone Uart: NA
Info:(ZQ) Multiple Processors found.
Info:(ZQ)  Processor ps7_cortexa9_0 is used.
"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/scugic_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/standalone_v6_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_1/src"

"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_2/src"

"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_3/src"

"Compiling coresightps_dcc"

arm-none-eabi-ar: creating ../../../lib/libxil.a

"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_3/src"

"Compiling cpu_cortexa9"

"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

"Compiling ddrps"

"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_4/src"

"Compiling devcfg"

"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_2/src"

"Compiling dmaps"

"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_3/src"

"Compiling emacps"

"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_2/src"

"Compiling gpio"

"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_3/src"

"Compiling iicps"

"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_3/src"

"Compiling qspips"

"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v3_4/src"

"Compiling scugic"

"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

"Compiling scutimer"

"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

"Compiling scuwdt"

"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_0/src"

"Compiling sdps"

"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v6_0/src"

"Compiling standalone"

"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_1/src"

"Compiling ttcps"

"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_2/src"

"Compiling uartps"

"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_2/src"

"Compiling xadcps"

"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v3_4/src"

"Compiling XilFFs Library"

"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_2/src"

'Finished building libraries'

generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 122.004 ; gain = 13.219
arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c te_fsbl_hooks.c -o te_fsbl_hooks.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -o executable.elf  fsbl_hooks.o  image_mover.o  main.o  md5.o  nand.o  nor.o  pcap.o  ps7_init.o  qspi.o  rsa.o  sd.o  te_fsbl_hooks.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

generate_app: Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 122.004 ; gain = 13.219
Info:(ZQ) generate app: hello_world os: standalone Uart: NA
Info:(ZQ) Multiple Processors found.
Info:(ZQ)  Processor ps7_cortexa9_0 is used.
"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/scugic_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/standalone_v6_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_1/src"

"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_2/src"

"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_3/src"

"Compiling coresightps_dcc"

arm-none-eabi-ar: creating ../../../lib/libxil.a

"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_3/src"

"Compiling cpu_cortexa9"

"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

"Compiling ddrps"

"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_4/src"

"Compiling devcfg"

"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_2/src"

"Compiling dmaps"

"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_3/src"

"Compiling emacps"

"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_2/src"

"Compiling gpio"

"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_3/src"

"Compiling iicps"

"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_3/src"

"Compiling qspips"

"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v3_4/src"

"Compiling scugic"

"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

"Compiling scutimer"

"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

"Compiling scuwdt"

"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_0/src"

"Compiling sdps"

"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v6_0/src"

"Compiling standalone"

"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_1/src"

"Compiling ttcps"

"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_2/src"

"Compiling uartps"

"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_2/src"

"Compiling xadcps"

'Finished building libraries'

arm-none-eabi-gcc -MMD -MP     -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c helloworld.c -o helloworld.o -Ihello_world_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP     -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c platform.c -o platform.o -Ihello_world_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -o executable.elf  helloworld.o  platform.o  -MMD -MP     -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,--start-group,-lxil,-lgcc,-lc,--end-group  -Wl,--gc-sections -Lhello_world_bsp/ps7_cortexa9_0/lib -Tlscript.ld

generate_app: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 122.004 ; gain = 0.000
INFO: [Common 17-206] Exiting hsi at Sat May 13 01:00:23 2017...
.......................................finished
Info:(ZQ) D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/software/zed/hello_world.elf is replaced with new one.
Info:(ZQ) D:/OneDrive/GitHub/webserver_sdsoc_2016_3/prebuilt/software/zed/zynq_fsbl.elf is replaced with new one.
Info:(ZQ) Boot.bif and Boot.bin only for Zynq-FPGAs available. <app>.bit and <app>.mcs only for MicroBlaze available. System will be checked with block design name, current BD file name is sd_accel .Use:
"zynq_soc_bd.tcl" for Systems with Zynq 
"zusys_bd.tcl" for Systems with UltraScale Zynq
"msys_bd.tcl" for Systems with MicroBlaze
"fsys_bd.tcl" for Systems with FPGA-Fabric design only
-----------------------------------------
-----------------------------------------
Info:(ZQ) Run project finished without Error.
-----------------------------------------
-----------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sat May 13 01:00:23 2017...
