

================================================================
== Vivado HLS Report for 'aes_add_round_key'
================================================================
* Date:           Sun Dec 12 23:30:55 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |    8|    8|         2|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     73|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      23|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      23|    133|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln719_fu_108_p2    |     +    |      0|  0|  15|           6|           6|
    |column_index_fu_98_p2  |     +    |      0|  0|  12|           3|           1|
    |row_index_fu_74_p2     |     +    |      0|  0|  12|           3|           1|
    |icmp_ln117_fu_68_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln119_fu_92_p2    |   icmp   |      0|  0|   9|           3|           4|
    |state_matrix_V_d0      |    xor   |      0|  0|  16|          16|          16|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  73|          34|          32|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |column_index_0_reg_57    |   9|          2|    3|          6|
    |row_index_0_reg_46       |   9|          2|    3|          6|
    |state_matrix_V_address0  |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  60|         12|   11|         29|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  4|   0|    4|          0|
    |column_index_0_reg_57        |  3|   0|    3|          0|
    |column_index_reg_142         |  3|   0|    3|          0|
    |row_index_0_reg_46           |  3|   0|    3|          0|
    |row_index_reg_129            |  3|   0|    3|          0|
    |state_matrix_V_addr_reg_147  |  4|   0|    4|          0|
    |zext_ln119_reg_134           |  3|   0|    6|          3|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 23|   0|   26|          3|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_done                      | out |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |  aes_add_round_key | return value |
|state_matrix_V_address0      | out |    4|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_ce0           | out |    1|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_we0           | out |    1|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_d0            | out |   16|  ap_memory |   state_matrix_V   |     array    |
|state_matrix_V_q0            |  in |   16|  ap_memory |   state_matrix_V   |     array    |
|round_key_matrix_V_address0  | out |    4|  ap_memory | round_key_matrix_V |     array    |
|round_key_matrix_V_ce0       | out |    1|  ap_memory | round_key_matrix_V |     array    |
|round_key_matrix_V_q0        |  in |   16|  ap_memory | round_key_matrix_V |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:117]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%row_index_0 = phi i3 [ 0, %0 ], [ %row_index, %.loopexit.loopexit ]"   --->   Operation 6 'phi' 'row_index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.13ns)   --->   "%icmp_ln117 = icmp eq i3 %row_index_0, -4" [AES-XTS/main.cpp:117]   --->   Operation 7 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.65ns)   --->   "%row_index = add i3 %row_index_0, 1" [AES-XTS/main.cpp:117]   --->   Operation 9 'add' 'row_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln117, label %2, label %.preheader.preheader" [AES-XTS/main.cpp:117]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_index_0, i2 0)" [AES-XTS/main.cpp:121]   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i5 %tmp to i6" [AES-XTS/main.cpp:119]   --->   Operation 12 'zext' 'zext_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.76ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:119]   --->   Operation 13 'br' <Predicate = (!icmp_ln117)> <Delay = 1.76>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:126]   --->   Operation 14 'ret' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%column_index_0 = phi i3 [ %column_index, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 15 'phi' 'column_index_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.13ns)   --->   "%icmp_ln119 = icmp eq i3 %column_index_0, -4" [AES-XTS/main.cpp:119]   --->   Operation 16 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 17 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.65ns)   --->   "%column_index = add i3 %column_index_0, 1" [AES-XTS/main.cpp:119]   --->   Operation 18 'add' 'column_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %.loopexit.loopexit, label %1" [AES-XTS/main.cpp:119]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln719 = zext i3 %column_index_0 to i6" [AES-XTS/main.cpp:121]   --->   Operation 20 'zext' 'zext_ln719' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln719 = add i6 %zext_ln119, %zext_ln719" [AES-XTS/main.cpp:121]   --->   Operation 21 'add' 'add_ln719' <Predicate = (!icmp_ln119)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln719_28 = zext i6 %add_ln719 to i64" [AES-XTS/main.cpp:121]   --->   Operation 22 'zext' 'zext_ln719_28' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln719_28" [AES-XTS/main.cpp:121]   --->   Operation 23 'getelementptr' 'state_matrix_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%round_key_matrix_V_a = getelementptr [16 x i16]* %round_key_matrix_V, i64 0, i64 %zext_ln719_28" [AES-XTS/main.cpp:121]   --->   Operation 24 'getelementptr' 'round_key_matrix_V_a' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (2.32ns)   --->   "%round_key_matrix_V_l = load i16* %round_key_matrix_V_a, align 2" [AES-XTS/main.cpp:121]   --->   Operation 25 'load' 'round_key_matrix_V_l' <Predicate = (!icmp_ln119)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 26 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:121]   --->   Operation 26 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln119)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 27 'br' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 28 [1/2] (2.32ns)   --->   "%round_key_matrix_V_l = load i16* %round_key_matrix_V_a, align 2" [AES-XTS/main.cpp:121]   --->   Operation 28 'load' 'round_key_matrix_V_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 29 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:121]   --->   Operation 29 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 30 [1/1] (0.99ns)   --->   "%xor_ln719 = xor i16 %state_matrix_V_load, %round_key_matrix_V_l" [AES-XTS/main.cpp:121]   --->   Operation 30 'xor' 'xor_ln719' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (2.32ns)   --->   "store i16 %xor_ln719, i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:121]   --->   Operation 31 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader" [AES-XTS/main.cpp:119]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ round_key_matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln117             (br               ) [ 01111]
row_index_0          (phi              ) [ 00100]
icmp_ln117           (icmp             ) [ 00111]
empty                (speclooptripcount) [ 00000]
row_index            (add              ) [ 01111]
br_ln117             (br               ) [ 00000]
tmp                  (bitconcatenate   ) [ 00000]
zext_ln119           (zext             ) [ 00011]
br_ln119             (br               ) [ 00111]
ret_ln126            (ret              ) [ 00000]
column_index_0       (phi              ) [ 00010]
icmp_ln119           (icmp             ) [ 00111]
empty_76             (speclooptripcount) [ 00000]
column_index         (add              ) [ 00111]
br_ln119             (br               ) [ 00000]
zext_ln719           (zext             ) [ 00000]
add_ln719            (add              ) [ 00000]
zext_ln719_28        (zext             ) [ 00000]
state_matrix_V_addr  (getelementptr    ) [ 00001]
round_key_matrix_V_a (getelementptr    ) [ 00001]
br_ln0               (br               ) [ 01111]
round_key_matrix_V_l (load             ) [ 00000]
state_matrix_V_load  (load             ) [ 00000]
xor_ln719            (xor              ) [ 00000]
store_ln121          (store            ) [ 00000]
br_ln119             (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_matrix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_matrix_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="round_key_matrix_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round_key_matrix_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="state_matrix_V_addr_gep_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="16" slack="0"/>
<pin id="22" dir="0" index="1" bw="1" slack="0"/>
<pin id="23" dir="0" index="2" bw="6" slack="0"/>
<pin id="24" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr/3 "/>
</bind>
</comp>

<comp id="27" class="1004" name="round_key_matrix_V_a_gep_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="16" slack="0"/>
<pin id="29" dir="0" index="1" bw="1" slack="0"/>
<pin id="30" dir="0" index="2" bw="6" slack="0"/>
<pin id="31" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="round_key_matrix_V_a/3 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_access_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="4" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="37" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="38" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="round_key_matrix_V_l/3 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_access_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="4" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="44" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_matrix_V_load/3 store_ln121/4 "/>
</bind>
</comp>

<comp id="46" class="1005" name="row_index_0_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="3" slack="1"/>
<pin id="48" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_index_0 (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="row_index_0_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="3" slack="0"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_index_0/2 "/>
</bind>
</comp>

<comp id="57" class="1005" name="column_index_0_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="3" slack="1"/>
<pin id="59" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="column_index_0 (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="column_index_0_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="3" slack="0"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="1" slack="1"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_index_0/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="icmp_ln117_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="3" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="row_index_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_index/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="3" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln119_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln119_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="column_index_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column_index/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln719_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln719/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln719_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="1"/>
<pin id="110" dir="0" index="1" bw="3" slack="0"/>
<pin id="111" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln719/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln719_28_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln719_28/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="xor_ln719_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln719/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="row_index_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row_index "/>
</bind>
</comp>

<comp id="134" class="1005" name="zext_ln119_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="1"/>
<pin id="136" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln119 "/>
</bind>
</comp>

<comp id="142" class="1005" name="column_index_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="column_index "/>
</bind>
</comp>

<comp id="147" class="1005" name="state_matrix_V_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr "/>
</bind>
</comp>

<comp id="152" class="1005" name="round_key_matrix_V_a_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="round_key_matrix_V_a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="18" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="32"><net_src comp="2" pin="0"/><net_sink comp="27" pin=0"/></net>

<net id="33"><net_src comp="18" pin="0"/><net_sink comp="27" pin=1"/></net>

<net id="39"><net_src comp="27" pin="3"/><net_sink comp="34" pin=0"/></net>

<net id="45"><net_src comp="20" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="57" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="72"><net_src comp="50" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="50" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="4"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="61" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="61" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="61" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="108" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="27" pin=2"/></net>

<net id="123"><net_src comp="40" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="34" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="132"><net_src comp="74" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="137"><net_src comp="88" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="145"><net_src comp="98" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="150"><net_src comp="20" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="155"><net_src comp="27" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="34" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_matrix_V | {4 }
 - Input state : 
	Port: aes_add_round_key : state_matrix_V | {3 4 }
	Port: aes_add_round_key : round_key_matrix_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln117 : 1
		row_index : 1
		br_ln117 : 2
		tmp : 1
		zext_ln119 : 2
	State 3
		icmp_ln119 : 1
		column_index : 1
		br_ln119 : 2
		zext_ln719 : 1
		add_ln719 : 2
		zext_ln719_28 : 3
		state_matrix_V_addr : 4
		round_key_matrix_V_a : 4
		round_key_matrix_V_l : 5
		state_matrix_V_load : 5
	State 4
		xor_ln719 : 1
		store_ln121 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    row_index_fu_74   |    0    |    12   |
|    add   |  column_index_fu_98  |    0    |    12   |
|          |   add_ln719_fu_108   |    0    |    15   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln117_fu_68   |    0    |    9    |
|          |   icmp_ln119_fu_92   |    0    |    9    |
|----------|----------------------|---------|---------|
|    xor   |   xor_ln719_fu_119   |    0    |    16   |
|----------|----------------------|---------|---------|
|bitconcatenate|       tmp_fu_80      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln119_fu_88   |    0    |    0    |
|   zext   |   zext_ln719_fu_104  |    0    |    0    |
|          | zext_ln719_28_fu_113 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    73   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    column_index_0_reg_57   |    3   |
|    column_index_reg_142    |    3   |
|round_key_matrix_V_a_reg_152|    4   |
|     row_index_0_reg_46     |    3   |
|      row_index_reg_129     |    3   |
| state_matrix_V_addr_reg_147|    4   |
|     zext_ln119_reg_134     |    6   |
+----------------------------+--------+
|            Total           |   26   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_34 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_40 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   26   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   26   |   91   |
+-----------+--------+--------+--------+
