*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Sat Apr 25 21:51:05 EET 2020
         ppid/pid : 24838/24848
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2
         logfile  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.log.00
         tmpdir   : /tmp/oasys.24838/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     1|       0|Failed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib
reading /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_ptf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature 25.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Ã…       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_vhdl {accumulator-block.vhd generic-CLA-adder.vhd Register.vhd}
info:    File 'accumulator-block.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/accumulator-block.vhd' using search_path variable.  [CMD-126]
info:    File 'generic-CLA-adder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd' using search_path variable.  [CMD-126]
info:    File 'Register.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Register.vhd' using search_path variable.  [CMD-126]
info:    File 'accumulator-block.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/accumulator-block.vhd' using search_path variable.  [CMD-126]
info:    File 'generic-CLA-adder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd' using search_path variable.  [CMD-126]
info:    File 'Register.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Register.vhd' using search_path variable.  [CMD-126]
> set_max_route_layer 5
Top-most available layer for routing set to metal5
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module accumulator_block
starting synthesize at 00:00:07(cpu)/0:00:12(wall) 72MB(vsz)/321MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'accumulator_block' (depth 1) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/accumulator-block.vhd:7))  [VHDL-600]
info:    binding instance 'find_difference' of component 'Carry_Look_Ahead_generic' to module 'Carry_Look_Ahead_generic' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/accumulator-block.vhd:57))  [VHDL-613]
info:    synthesizing module 'Carry_Look_Ahead_generic' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:31))  [VHDL-600]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    synthesizing module 'Partial_Full_Adder' (depth 3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:5))  [VHDL-600]
info:    module 'Partial_Full_Adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Partial_Full_Adder' (depth 3) (1#4) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:5))  [VHDL-601]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
-------> Message [VHDL-613] suppressed 5 times
info:    module 'Carry_Look_Ahead_generic' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Carry_Look_Ahead_generic' (depth 2) (2#4) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:31))  [VHDL-601]
info:    binding instance 'twos_complement' of component 'Carry_Look_Ahead_generic' to module 'Carry_Look_Ahead_generic' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/accumulator-block.vhd:65))  [VHDL-613]
info:    binding instance 'add_latch_data_with_new_diff' of component 'Carry_Look_Ahead_generic' to module 'Carry_Look_Ahead_generic' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/accumulator-block.vhd:75))  [VHDL-613]
info:    binding instance 'put_final_value_in_latch' of component 'Reg' to module 'reg' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/accumulator-block.vhd:82))  [VHDL-613]
info:    synthesizing module 'reg' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Register.vhd:6))  [VHDL-600]
info:    module 'reg' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'reg' (depth 2) (3#4) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Register.vhd:6))  [VHDL-601]
info:    module 'accumulator_block' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'accumulator_block' (depth 1) (4#4) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/accumulator-block.vhd:7))  [VHDL-601]
info:    uniquifying module 'Partial_Full_Adder' for 16 instances  [NL-105]
info:    uniquifying module 'Carry_Look_Ahead_generic' for 3 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:08(cpu)/0:00:12(wall) 96MB(vsz)/345MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_synthesized.odb
info:    design 'accumulator_block' has no physical info  [WRITE-120]
warning: WrSdc.. design 'accumulator_block' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     60
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} [ get_ports clk ]
> 
> #set_false_path -from [ get_ports clr ]
> #[ get_ports sysclk_byp ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+-----------------+-----------+------------
                        |                 |Area (squm)|Leakage (uW)
------------------------+-----------------+-----------+------------
Design Name             |accumulator_block|           |            
  Total Instances       |              355|        460|      10.356
    Macros              |                0|          0|       0.000
    Pads                |                0|          0|       0.000
    Phys                |                0|          0|       0.000
    Blackboxes          |                0|          0|       0.000
    Cells               |              355|        460|      10.356
      Buffers           |                0|          0|       0.000
      Inverters         |               96|         51|       1.378
      Clock-Gates       |                1|          4|       0.059
      Combinational     |              242|        319|       7.540
      Latches           |                0|          0|       0.000
      FlipFlops         |               16|         85|       1.379
       Single-Bit FF    |               16|         85|       1.379
       Multi-Bit FF     |                0|          0|       0.000
       Clock-Gated      |               16|           |            
       Bits             |               16|         85|       1.379
         Load-Enabled   |                0|           |            
         Clock-Gated    |               16|           |            
  Tristate Pin Count    |                0|           |            
Physical Info           |Unplaced         |           |            
  Chip Size (mm x mm)   |                 |          0|            
  Fixed Cell Area       |                 |          0|            
    Phys Only           |                0|          0|            
  Placeable Area        |                 |          0|            
  Movable Cell Area     |                 |        460|            
  Utilization (%)       |                 |           |            
  Chip Utilization (%)  |                 |           |            
  Total Wire Length (mm)|            0.000|           |            
  Longest Wire (mm)     |                 |           |            
  Average Wire (mm)     |                 |           |            
------------------------+-----------------+-----------+------------
> all_inputs
> group_path -name I2R -from { x[15] x[14] x[13] x[12] x[11] x[10] x[9] x[8] x[7] x[6] x[5] x[4] x[3] x[2] x[1] x[0] y[15] y[14] y[13] y[12] y[11] y[10] y[9] y[8] y[7] y[6] y[5] y[4] y[3] y[2] y[1] y[0] clr clk load }
# group_path -from {x[15]} {x[14]} {x[13]} {x[12]} {x[11]} {x[10]} {x[9]} {x[8]} {x[7]} {x[6]} {x[5]} {x[4]} {x[3]} {x[2]} {x[1]} {x[0]} {y[15]} {y[14]} {y[13]} {y[12]} {y[11]} {y[10]} {y[9]} {y[8]} {y[7]} {y[6]} {y[5]} {y[4]} {y[3]} {y[2]} {y[1]} {y[0]} clr clk load
> all_inputs
> all_outputs
> group_path -name I2O -from { x[15] x[14] x[13] x[12] x[11] x[10] x[9] x[8] x[7] x[6] x[5] x[4] x[3] x[2] x[1] x[0] y[15] y[14] y[13] y[12] y[11] y[10] y[9] y[8] y[7] y[6] y[5] y[4] y[3] y[2] y[1] y[0] clr clk load } -to { S[15] S[14] S[13] S[12] S[11] S[10] S[9] S[8] S[7] S[6] S[5] S[4] S[3] S[2] S[1] S[0] overFlow_out_error }
# group_path -from {x[15]} {x[14]} {x[13]} {x[12]} {x[11]} {x[10]} {x[9]} {x[8]} {x[7]} {x[6]} {x[5]} {x[4]} {x[3]} {x[2]} {x[1]} {x[0]} {y[15]} {y[14]} {y[13]} {y[12]} {y[11]} {y[10]} {y[9]} {y[8]} {y[7]} {y[6]} {y[5]} {y[4]} {y[3]} {y[2]} {y[1]} {y[0]} clr clk load -to {S[15]} {S[14]} {S[13]} {S[12]} {S[11]} {S[10]} {S[9]} {S[8]} {S[7]} {S[6]} {S[5]} {S[4]} {S[3]} {S[2]} {S[1]} {S[0]} overFlow_out_error
> all_outputs
> group_path -name R2O -to { S[15] S[14] S[13] S[12] S[11] S[10] S[9] S[8] S[7] S[6] S[5] S[4] S[3] S[2] S[1] S[0] overFlow_out_error }
# group_path -to {S[15]} {S[14]} {S[13]} {S[12]} {S[11]} {S[10]} {S[9]} {S[8]} {S[7]} {S[6]} {S[5]} {S[4]} {S[3]} {S[2]} {S[1]} {S[0]} overFlow_out_error
> optimize -virtual
starting optimize at 00:00:08(cpu)/0:00:12(wall) 97MB(vsz)/345MB(peak)
Log file for child PID=24938:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w1.00.log 
Log file for child PID=24942:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w2.00.log 
Log file for child PID=24948:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w3.00.log 
Log file for child PID=24954:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w4.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 396.3squm (#1, 0 secs)
info: optimized 'accumulator_block__genmod__0' area changed -34.0squm (x1), total 362.3squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 362.3squm (#3, 0 secs)
done optimizing area at 00:00:15(cpu)/0:00:18(wall) 101MB(vsz)/365MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'accumulator_block' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 362.3squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 58799.0ps
info: activated path group I2R @ 56967.7ps
info: activated path group I2O @ 38950.3ps
info: activated path group R2O @ 40781.6ps
info: finished path group I2O @ 38950.3ps
info: finished path group R2O @ 40781.6ps
info: finished path group I2R @ 56967.7ps
info: finished path group default @ 58799.0ps
info: reactivating path groups
info: reactivated path group default @ 58799.0ps
info: reactivated path group I2R @ 56967.7ps
info: reactivated path group I2O @ 38950.3ps
info: reactivated path group R2O @ 40781.6ps
info: finished path group I2O @ 38950.3ps
info: finished path group R2O @ 40781.6ps
info: finished path group I2R @ 56967.7ps
info: finished path group default @ 58799.0ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module accumulator_block
info: optimized 'accumulator_block__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.44 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 38950.3ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:16(cpu)/0:00:20(wall) 110MB(vsz)/365MB(peak)
finished optimize at 00:00:16(cpu)/0:00:20(wall) 110MB(vsz)/365MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: put_final_value_in_latch/b_reg[1]/Q
    (Clocked by vsysclk R)
Endpoint: put_final_value_in_latch/b_reg[15]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 59954.1
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 45.9)
Data arrival time: 1155.1
Slack: 58799.0
Logic depth: 30
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      1                                   
put_final_value_in_latch/clk_gate_b_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     16              /PD_TOP        (1.10)
put_final_value_in_latch/b_reg[1]/CK->Q
                         DFFR_X1                 rf     92.7     92.7     92.7      0.0      0.0      1.4      6.7      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff    150.6     57.9     57.9      0.0     11.6      1.3      8.6      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_0/B1->ZN
                         AOI21_X4                fr    207.1     56.5     56.5      0.0     14.9      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_1/A->ZN
                         INV_X8                  rf    215.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_2/B2->ZN
                         AOI21_X4                fr    273.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_3/A->ZN
                         INV_X8                  rf    281.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_4/B2->ZN
                         AOI21_X4                fr    339.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_5/A->ZN
                         INV_X8                  rf    347.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_6/B2->ZN
                         AOI21_X4                fr    405.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_7/A->ZN
                         INV_X8                  rf    413.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_8/B2->ZN
                         AOI21_X4                fr    471.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_9/A->ZN
                         INV_X8                  rf    479.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_10/B2->ZN
                         AOI21_X4                fr    537.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_11/A->ZN
                         INV_X8                  rf    545.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_12/B2->ZN
                         AOI21_X4                fr    603.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_13/A->ZN
                         INV_X8                  rf    611.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_14/B2->ZN
                         AOI21_X4                fr    669.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_15/A->ZN
                         INV_X8                  rf    677.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_16/B2->ZN
                         AOI21_X4                fr    735.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_17/A->ZN
                         INV_X8                  rf    743.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_18/B2->ZN
                         AOI21_X4                fr    801.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_19/A->ZN
                         INV_X8                  rf    809.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_20/B2->ZN
                         AOI21_X4                fr    867.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_21/A->ZN
                         INV_X8                  rf    875.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_22/B2->ZN
                         AOI21_X4                fr    933.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_23/A->ZN
                         INV_X8                  rf    941.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_24/B2->ZN
                         AOI21_X4                fr    999.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_25/A->ZN
                         INV_X8                  rf   1007.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_26/B2->ZN
                         AOI21_X4                fr   1065.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_27/A->ZN
                         INV_X8                  rf   1071.4      6.3      6.3      0.0     47.2      0.6      4.0      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 fr   1155.1     83.7     83.7      0.0      3.4      2.2     23.8      4              /PD_TOP        (1.10)
put_final_value_in_latch/b_reg[15]/D
                         DFFR_X1                  r   1155.1      0.0               0.0     71.6                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: y[0]
    (Clocked by rtDefaultClock R)
Endpoint: put_final_value_in_latch/b_reg[15]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 59954.1
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 45.9)
Data arrival time: 2986.4
Slack: 56967.7
Logic depth: 64
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
y[0]                     {set_input_delay}        r    700.0    700.0    700.0                        3.6     34.8      3                                   
i_0_0_37/A->ZN           INV_X8                  rf    704.2      4.2      4.1      0.1    100.0      1.2      6.7      2              /PD_TOP        (1.10)
find_difference/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_1_0/B->Z
                         XOR2_X2                 ff    762.5     58.3     58.3      0.0      3.7      1.2      6.9      2              /PD_TOP        (1.10)
twos_complement/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/B->Z
                         XOR2_X2                 ff    826.6     64.1     64.1      0.0     14.0      1.3      8.6      2              /PD_TOP        (1.10)
twos_complement/i_0_0/B1->ZN
                         AOI21_X4                fr    883.1     56.5     56.5      0.0     14.9      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_1/A->ZN
                         INV_X8                  rf    891.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_2/B2->ZN
                         AOI21_X4                fr    949.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_3/A->ZN
                         INV_X8                  rf    957.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_4/B2->ZN
                         AOI21_X4                fr   1015.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_5/A->ZN
                         INV_X8                  rf   1023.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_6/B2->ZN
                         AOI21_X4                fr   1081.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_7/A->ZN
                         INV_X8                  rf   1089.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_8/B2->ZN
                         AOI21_X4                fr   1147.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_9/A->ZN
                         INV_X8                  rf   1155.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_10/B2->ZN
                         AOI21_X4                fr   1213.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_11/A->ZN
                         INV_X8                  rf   1221.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_12/B2->ZN
                         AOI21_X4                fr   1279.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_13/A->ZN
                         INV_X8                  rf   1287.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_14/B2->ZN
                         AOI21_X4                fr   1345.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_15/A->ZN
                         INV_X8                  rf   1353.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_16/B2->ZN
                         AOI21_X4                fr   1411.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_17/A->ZN
                         INV_X8                  rf   1419.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_18/B2->ZN
                         AOI21_X4                fr   1477.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_19/A->ZN
                         INV_X8                  rf   1485.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_20/B2->ZN
                         AOI21_X4                fr   1543.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_21/A->ZN
                         INV_X8                  rf   1551.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_22/B2->ZN
                         AOI21_X4                fr   1609.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_23/A->ZN
                         INV_X8                  rf   1617.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_24/B2->ZN
                         AOI21_X4                fr   1675.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_25/A->ZN
                         INV_X8                  rf   1683.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_26/B2->ZN
                         AOI21_X4                fr   1741.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_27/A->ZN
                         INV_X8                  rf   1747.4      6.3      6.3      0.0     47.2      0.6      4.0      1              /PD_TOP        (1.10)
twos_complement/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2*                fr   1862.8    115.4    115.4      0.0      3.4      9.6     89.9     15              /PD_TOP        (1.10)
i_0_0_1/A1->ZN           NAND2_X4                rf   1877.3     14.5     14.2      0.3     15.3      0.6      4.3      1              /PD_TOP        (1.10)
i_0_0_0/B->ZN            XNOR2_X2                ff   1918.1     40.8     40.8      0.0      7.0      1.2      6.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/B->Z
                         XOR2_X2                 ff   1981.9     63.8     63.8      0.0     13.5      1.3      8.6      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_0/B1->ZN
                         AOI21_X4                fr   2038.4     56.5     56.5      0.0     14.9      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_1/A->ZN
                         INV_X8                  rf   2047.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_2/B2->ZN
                         AOI21_X4                fr   2104.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_3/A->ZN
                         INV_X8                  rf   2113.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_4/B2->ZN
                         AOI21_X4                fr   2170.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_5/A->ZN
                         INV_X8                  rf   2179.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_6/B2->ZN
                         AOI21_X4                fr   2236.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_7/A->ZN
                         INV_X8                  rf   2245.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_8/B2->ZN
                         AOI21_X4                fr   2302.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_9/A->ZN
                         INV_X8                  rf   2311.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_10/B2->ZN
                         AOI21_X4                fr   2368.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_11/A->ZN
                         INV_X8                  rf   2377.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_12/B2->ZN
                         AOI21_X4                fr   2434.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_13/A->ZN
                         INV_X8                  rf   2443.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_14/B2->ZN
                         AOI21_X4                fr   2500.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_15/A->ZN
                         INV_X8                  rf   2509.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_16/B2->ZN
                         AOI21_X4                fr   2566.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_17/A->ZN
                         INV_X8                  rf   2575.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_18/B2->ZN
                         AOI21_X4                fr   2632.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_19/A->ZN
                         INV_X8                  rf   2641.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_20/B2->ZN
                         AOI21_X4                fr   2698.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_21/A->ZN
                         INV_X8                  rf   2707.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_22/B2->ZN
                         AOI21_X4                fr   2764.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_23/A->ZN
                         INV_X8                  rf   2773.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_24/B2->ZN
                         AOI21_X4                fr   2830.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_25/A->ZN
                         INV_X8                  rf   2839.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_26/B2->ZN
                         AOI21_X4                fr   2896.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_27/A->ZN
                         INV_X8                  rf   2902.7      6.3      6.3      0.0     47.2      0.6      4.0      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 fr   2986.4     83.7     83.7      0.0      3.4      2.2     23.8      4              /PD_TOP        (1.10)
put_final_value_in_latch/b_reg[15]/D
                         DFFR_X1                  r   2986.4      0.0               0.0     71.6                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: y[0]
    (Clocked by rtDefaultClock R)
Endpoint: overFlow_out_error
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 3049.7
Slack: 38950.3
Logic depth: 66
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
y[0]                     {set_input_delay}        r    700.0    700.0    700.0                        2.5     34.8      3                                   
i_0_0_37/A->ZN           INV_X8                  rf    704.2      4.2      4.1      0.1    100.0      1.2      6.7      2              /PD_TOP        (1.10)
find_difference/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_1_0/B->Z
                         XOR2_X2                 ff    762.5     58.3     58.3      0.0      3.7      1.2      6.9      2              /PD_TOP        (1.10)
twos_complement/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/B->Z
                         XOR2_X2                 ff    826.6     64.1     64.1      0.0     14.0      1.3      8.6      2              /PD_TOP        (1.10)
twos_complement/i_0_0/B1->ZN
                         AOI21_X4                fr    883.1     56.5     56.5      0.0     14.9      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_1/A->ZN
                         INV_X8                  rf    891.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_2/B2->ZN
                         AOI21_X4                fr    949.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_3/A->ZN
                         INV_X8                  rf    957.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_4/B2->ZN
                         AOI21_X4                fr   1015.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_5/A->ZN
                         INV_X8                  rf   1023.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_6/B2->ZN
                         AOI21_X4                fr   1081.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_7/A->ZN
                         INV_X8                  rf   1089.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_8/B2->ZN
                         AOI21_X4                fr   1147.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_9/A->ZN
                         INV_X8                  rf   1155.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_10/B2->ZN
                         AOI21_X4                fr   1213.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_11/A->ZN
                         INV_X8                  rf   1221.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_12/B2->ZN
                         AOI21_X4                fr   1279.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_13/A->ZN
                         INV_X8                  rf   1287.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_14/B2->ZN
                         AOI21_X4                fr   1345.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_15/A->ZN
                         INV_X8                  rf   1353.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_16/B2->ZN
                         AOI21_X4                fr   1411.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_17/A->ZN
                         INV_X8                  rf   1419.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_18/B2->ZN
                         AOI21_X4                fr   1477.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_19/A->ZN
                         INV_X8                  rf   1485.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_20/B2->ZN
                         AOI21_X4                fr   1543.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_21/A->ZN
                         INV_X8                  rf   1551.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_22/B2->ZN
                         AOI21_X4                fr   1609.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_23/A->ZN
                         INV_X8                  rf   1617.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_24/B2->ZN
                         AOI21_X4                fr   1675.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_25/A->ZN
                         INV_X8                  rf   1683.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
twos_complement/i_0_26/B2->ZN
                         AOI21_X4                fr   1741.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
twos_complement/i_0_27/A->ZN
                         INV_X8                  rf   1747.4      6.3      6.3      0.0     47.2      0.6      4.0      1              /PD_TOP        (1.10)
twos_complement/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2*                fr   1862.8    115.4    115.4      0.0      3.4      9.6     89.9     15              /PD_TOP        (1.10)
i_0_0_1/A1->ZN           NAND2_X4                rf   1877.3     14.5     14.2      0.3     15.3      0.6      4.3      1              /PD_TOP        (1.10)
i_0_0_0/B->ZN            XNOR2_X2                ff   1918.1     40.8     40.8      0.0      7.0      1.2      6.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/B->Z
                         XOR2_X2                 ff   1981.9     63.8     63.8      0.0     13.5      1.3      8.6      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_0/B1->ZN
                         AOI21_X4                fr   2038.4     56.5     56.5      0.0     14.9      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_1/A->ZN
                         INV_X8                  rf   2047.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_2/B2->ZN
                         AOI21_X4                fr   2104.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_3/A->ZN
                         INV_X8                  rf   2113.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_4/B2->ZN
                         AOI21_X4                fr   2170.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_5/A->ZN
                         INV_X8                  rf   2179.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_6/B2->ZN
                         AOI21_X4                fr   2236.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_7/A->ZN
                         INV_X8                  rf   2245.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_8/B2->ZN
                         AOI21_X4                fr   2302.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_9/A->ZN
                         INV_X8                  rf   2311.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_10/B2->ZN
                         AOI21_X4                fr   2368.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_11/A->ZN
                         INV_X8                  rf   2377.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_12/B2->ZN
                         AOI21_X4                fr   2434.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_13/A->ZN
                         INV_X8                  rf   2443.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_14/B2->ZN
                         AOI21_X4                fr   2500.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_15/A->ZN
                         INV_X8                  rf   2509.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_16/B2->ZN
                         AOI21_X4                fr   2566.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_17/A->ZN
                         INV_X8                  rf   2575.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_18/B2->ZN
                         AOI21_X4                fr   2632.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_19/A->ZN
                         INV_X8                  rf   2641.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_20/B2->ZN
                         AOI21_X4                fr   2698.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_21/A->ZN
                         INV_X8                  rf   2707.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_22/B2->ZN
                         AOI21_X4                fr   2764.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_23/A->ZN
                         INV_X8                  rf   2773.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_24/B2->ZN
                         AOI21_X4                fr   2830.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_25/A->ZN
                         INV_X8                  rf   2839.2      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_26/B2->ZN
                         AOI21_X4                fr   2896.4     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_27/A->ZN
                         INV_X8                  rf   2902.7      6.3      6.3      0.0     47.2      0.6      4.0      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 fr   2986.4     83.7     83.7      0.0      3.4      2.2     23.8      4              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_0_2/A2->ZN
                         NAND2_X4                rf   3007.2     20.8     20.8      0.0     71.6      0.7      4.8      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_0_0/A2->ZN
                         OAI22_X4                fr   3049.6     42.4     42.4      0.0      7.2      2.5     12.5      1              /PD_TOP        (1.10)
overFlow_out_error                                r   3049.7      0.1               0.1     40.3                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: put_final_value_in_latch/b_reg[1]/Q
    (Clocked by vsysclk R)
Endpoint: overFlow_out_error
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 1218.4
Slack: 40781.6
Logic depth: 32
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      1                                   
put_final_value_in_latch/clk_gate_b_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     16              /PD_TOP        (1.10)
put_final_value_in_latch/b_reg[1]/CK->Q
                         DFFR_X1                 rf     92.7     92.7     92.7      0.0      0.0      1.4      6.7      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff    150.6     57.9     57.9      0.0     11.6      1.3      8.6      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_0/B1->ZN
                         AOI21_X4                fr    207.1     56.5     56.5      0.0     14.9      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_1/A->ZN
                         INV_X8                  rf    215.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_2/B2->ZN
                         AOI21_X4                fr    273.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_3/A->ZN
                         INV_X8                  rf    281.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_4/B2->ZN
                         AOI21_X4                fr    339.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_5/A->ZN
                         INV_X8                  rf    347.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_6/B2->ZN
                         AOI21_X4                fr    405.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_7/A->ZN
                         INV_X8                  rf    413.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_8/B2->ZN
                         AOI21_X4                fr    471.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_9/A->ZN
                         INV_X8                  rf    479.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_10/B2->ZN
                         AOI21_X4                fr    537.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_11/A->ZN
                         INV_X8                  rf    545.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_12/B2->ZN
                         AOI21_X4                fr    603.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_13/A->ZN
                         INV_X8                  rf    611.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_14/B2->ZN
                         AOI21_X4                fr    669.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_15/A->ZN
                         INV_X8                  rf    677.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_16/B2->ZN
                         AOI21_X4                fr    735.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_17/A->ZN
                         INV_X8                  rf    743.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_18/B2->ZN
                         AOI21_X4                fr    801.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_19/A->ZN
                         INV_X8                  rf    809.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_20/B2->ZN
                         AOI21_X4                fr    867.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_21/A->ZN
                         INV_X8                  rf    875.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_22/B2->ZN
                         AOI21_X4                fr    933.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_23/A->ZN
                         INV_X8                  rf    941.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_24/B2->ZN
                         AOI21_X4                fr    999.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_25/A->ZN
                         INV_X8                  rf   1007.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_26/B2->ZN
                         AOI21_X4                fr   1065.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_27/A->ZN
                         INV_X8                  rf   1071.4      6.3      6.3      0.0     47.2      0.6      4.0      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 fr   1155.1     83.7     83.7      0.0      3.4      2.2     23.8      4              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_0_2/A2->ZN
                         NAND2_X4                rf   1175.9     20.8     20.8      0.0     71.6      0.7      4.8      1              /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_0_0/A2->ZN
                         OAI22_X4                fr   1218.3     42.4     42.4      0.0      7.2      2.5     12.5      1              /PD_TOP        (1.10)
overFlow_out_error                                r   1218.4      0.1               0.1     40.3                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|  58799.0
2    |I2R    | 1.000|      0.0|  56967.7
3    |I2O    | 1.000|      0.0|  38950.3
4    |R2O    | 1.000|      0.0|  40781.6
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right {84.570000 } -bottom 54.56999999999999 -top {84.570000 }
info:    create placement blockage 'blk_top' (0.000000 54.570000) (84.570000 84.570000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right {84.570000 } -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (84.570000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top {84.570000 }
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 84.570000)  [FP-103]
> create_blockage -name blk_right -type macro -left 54.56999999999999 -right {84.570000 } -bottom 0 -top {84.570000 }
info:    create placement blockage 'blk_right' (54.570000 0.000000) (84.570000 84.570000)  [FP-103]
> optimize -place
starting optimize at 00:00:17(cpu)/0:00:20(wall) 110MB(vsz)/365MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 17 x 17 rows), maximum utilization: 64.32% average utilization: 16.08%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 38950.3ps
info:	placing 52 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 17 x 17 rows), maximum utilization: 64.32% average utilization: 16.08%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              2241.71
Average Wire      =                43.11
Longest Wire      =                44.10
Shortest Wire     =                41.93
WNS               = 38936.9ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 38936.9ps
done optimize placement at 00:00:19(cpu)/0:00:22(wall) 311MB(vsz)/613MB(peak)
finished optimize at 00:00:19(cpu)/0:00:22(wall) 311MB(vsz)/613MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/design.rpt
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/accumulator_block.odb
> write_mxdb /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/mxdb/accumulator_block.mxdb
info: using ptf '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf'
wrote mentor exchange database file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/mxdb/accumulator_block.mxdb
> write_verilog /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/verilog/accumulator_block.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/verilog/accumulator_block.syn.v' for module 'accumulator_block'  [WRITE-100]
> write_sdc /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/accumulator_block.oasys.sdc
info:    writing Sdc file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/accumulator_block.oasys.sdc' for design 'accumulator_block'  [WRITE-104]
> save_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/accumulator_block.oasys.upf
> write_def -floorplan /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/floorplan/accumulator_block.def
info:    writing Def file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/floorplan/accumulator_block.def' for module 'accumulator_block'  [WRITE-101]
info:    use 2000 units per micron  [WRITE-130]
info:    write def to skip macro_only blockage 'blk_top'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_bottom'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_left'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_right'  [DEF-149]

-----------------------------

Design data exported to output dir.

-----------------------------

> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: put_final_value_in_latch/b_reg[1]/Q
    (Clocked by vsysclk R)
Endpoint: put_final_value_in_latch/b_reg[15]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 59953.4
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 46.6)
Data arrival time: 1163.2
Slack: 58790.2
Logic depth: 30
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      1    43,   84                       
put_final_value_in_latch/clk_gate_b_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     16    43,   43  /PD_TOP        (1.10)
put_final_value_in_latch/b_reg[1]/CK->Q
                         DFFR_X1                 rf     92.7     92.7     92.7      0.0      0.0      1.4      6.7      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff    150.6     57.9     57.9      0.0     11.6      1.3      8.6      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_0/B1->ZN
                         AOI21_X4                fr    207.1     56.5     56.5      0.0     14.9      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_1/A->ZN
                         INV_X8                  rf    215.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_2/B2->ZN
                         AOI21_X4                fr    273.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_3/A->ZN
                         INV_X8                  rf    281.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_4/B2->ZN
                         AOI21_X4                fr    339.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_5/A->ZN
                         INV_X8                  rf    347.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_6/B2->ZN
                         AOI21_X4                fr    405.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_7/A->ZN
                         INV_X8                  rf    413.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_8/B2->ZN
                         AOI21_X4                fr    471.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_9/A->ZN
                         INV_X8                  rf    479.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_10/B2->ZN
                         AOI21_X4                fr    537.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_11/A->ZN
                         INV_X8                  rf    545.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_12/B2->ZN
                         AOI21_X4                fr    603.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_13/A->ZN
                         INV_X8                  rf    611.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_14/B2->ZN
                         AOI21_X4                fr    669.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_15/A->ZN
                         INV_X8                  rf    677.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_16/B2->ZN
                         AOI21_X4                fr    735.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_17/A->ZN
                         INV_X8                  rf    743.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_18/B2->ZN
                         AOI21_X4                fr    801.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_19/A->ZN
                         INV_X8                  rf    809.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_20/B2->ZN
                         AOI21_X4                fr    867.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_21/A->ZN
                         INV_X8                  rf    875.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_22/B2->ZN
                         AOI21_X4                fr    933.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_23/A->ZN
                         INV_X8                  rf    941.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_24/B2->ZN
                         AOI21_X4                fr    999.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_25/A->ZN
                         INV_X8                  rf   1007.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_26/B2->ZN
                         AOI21_X4                fr   1065.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_27/A->ZN
                         INV_X8                  rf   1071.4      6.3      6.3      0.0     47.2      0.6      4.0      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 fr   1163.2     91.8     91.8      0.0      3.4      2.2     27.0      4    43,   43  /PD_TOP        (1.10)
put_final_value_in_latch/b_reg[15]/D
                         DFFR_X1                  r   1163.2      0.0               0.0     79.1                             43,   43  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: y[0]
    (Clocked by rtDefaultClock R)
Endpoint: put_final_value_in_latch/b_reg[15]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 59953.4
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 46.6)
Data arrival time: 2994.9
Slack: 56958.5
Logic depth: 64
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
y[0]                     {set_input_delay}        r    700.0    700.0    700.0                        6.6     37.7      3    42,   84                       
i_0_0_37/A->ZN           INV_X8                  rf    704.6      4.6      4.1      0.5    100.0      1.2      6.7      2    43,   43  /PD_TOP        (1.10)
find_difference/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_1_0/B->Z
                         XOR2_X2                 ff    762.9     58.3     58.3      0.0      3.7      1.2      6.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/B->Z
                         XOR2_X2                 ff    827.0     64.1     64.1      0.0     14.0      1.3      8.6      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_0/B1->ZN
                         AOI21_X4                fr    883.5     56.5     56.5      0.0     14.9      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_1/A->ZN
                         INV_X8                  rf    892.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_2/B2->ZN
                         AOI21_X4                fr    949.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_3/A->ZN
                         INV_X8                  rf    958.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_4/B2->ZN
                         AOI21_X4                fr   1015.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_5/A->ZN
                         INV_X8                  rf   1024.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_6/B2->ZN
                         AOI21_X4                fr   1081.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_7/A->ZN
                         INV_X8                  rf   1090.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_8/B2->ZN
                         AOI21_X4                fr   1147.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_9/A->ZN
                         INV_X8                  rf   1156.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_10/B2->ZN
                         AOI21_X4                fr   1213.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_11/A->ZN
                         INV_X8                  rf   1222.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_12/B2->ZN
                         AOI21_X4                fr   1279.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_13/A->ZN
                         INV_X8                  rf   1288.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_14/B2->ZN
                         AOI21_X4                fr   1345.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_15/A->ZN
                         INV_X8                  rf   1354.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_16/B2->ZN
                         AOI21_X4                fr   1411.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_17/A->ZN
                         INV_X8                  rf   1420.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_18/B2->ZN
                         AOI21_X4                fr   1477.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_19/A->ZN
                         INV_X8                  rf   1486.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_20/B2->ZN
                         AOI21_X4                fr   1543.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_21/A->ZN
                         INV_X8                  rf   1552.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_22/B2->ZN
                         AOI21_X4                fr   1609.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_23/A->ZN
                         INV_X8                  rf   1618.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_24/B2->ZN
                         AOI21_X4                fr   1675.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_25/A->ZN
                         INV_X8                  rf   1684.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_26/B2->ZN
                         AOI21_X4                fr   1741.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_27/A->ZN
                         INV_X8                  rf   1747.8      6.3      6.3      0.0     47.2      0.6      4.0      1    43,   43  /PD_TOP        (1.10)
twos_complement/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2*                fr   1863.2    115.4    115.4      0.0      3.4      9.6     89.9     15    43,   43  /PD_TOP        (1.10)
i_0_0_1/A1->ZN           NAND2_X4                rf   1877.7     14.5     14.2      0.3     15.3      0.6      4.3      1    43,   43  /PD_TOP        (1.10)
i_0_0_0/B->ZN            XNOR2_X2                ff   1918.5     40.8     40.8      0.0      7.0      1.2      6.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/B->Z
                         XOR2_X2                 ff   1982.3     63.8     63.8      0.0     13.5      1.3      8.6      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_0/B1->ZN
                         AOI21_X4                fr   2038.8     56.5     56.5      0.0     14.9      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_1/A->ZN
                         INV_X8                  rf   2047.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_2/B2->ZN
                         AOI21_X4                fr   2104.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_3/A->ZN
                         INV_X8                  rf   2113.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_4/B2->ZN
                         AOI21_X4                fr   2170.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_5/A->ZN
                         INV_X8                  rf   2179.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_6/B2->ZN
                         AOI21_X4                fr   2236.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_7/A->ZN
                         INV_X8                  rf   2245.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_8/B2->ZN
                         AOI21_X4                fr   2302.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_9/A->ZN
                         INV_X8                  rf   2311.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_10/B2->ZN
                         AOI21_X4                fr   2368.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_11/A->ZN
                         INV_X8                  rf   2377.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_12/B2->ZN
                         AOI21_X4                fr   2434.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_13/A->ZN
                         INV_X8                  rf   2443.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_14/B2->ZN
                         AOI21_X4                fr   2500.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_15/A->ZN
                         INV_X8                  rf   2509.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_16/B2->ZN
                         AOI21_X4                fr   2566.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_17/A->ZN
                         INV_X8                  rf   2575.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_18/B2->ZN
                         AOI21_X4                fr   2632.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_19/A->ZN
                         INV_X8                  rf   2641.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_20/B2->ZN
                         AOI21_X4                fr   2698.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_21/A->ZN
                         INV_X8                  rf   2707.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_22/B2->ZN
                         AOI21_X4                fr   2764.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_23/A->ZN
                         INV_X8                  rf   2773.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_24/B2->ZN
                         AOI21_X4                fr   2830.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_25/A->ZN
                         INV_X8                  rf   2839.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_26/B2->ZN
                         AOI21_X4                fr   2896.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_27/A->ZN
                         INV_X8                  rf   2903.1      6.3      6.3      0.0     47.2      0.6      4.0      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 fr   2994.9     91.8     91.8      0.0      3.4      2.2     27.0      4    43,   43  /PD_TOP        (1.10)
put_final_value_in_latch/b_reg[15]/D
                         DFFR_X1                  r   2994.9      0.0               0.0     79.1                             43,   43  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: y[0]
    (Clocked by rtDefaultClock R)
Endpoint: overFlow_out_error
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 3063.1
Slack: 38936.9
Logic depth: 66
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
y[0]                     {set_input_delay}        r    700.0    700.0    700.0                        5.4     37.7      3    42,   84                       
i_0_0_37/A->ZN           INV_X8                  rf    704.6      4.6      4.1      0.5    100.0      1.2      6.7      2    43,   43  /PD_TOP        (1.10)
find_difference/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_1_0/B->Z
                         XOR2_X2                 ff    762.9     58.3     58.3      0.0      3.7      1.2      6.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/B->Z
                         XOR2_X2                 ff    827.0     64.1     64.1      0.0     14.0      1.3      8.6      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_0/B1->ZN
                         AOI21_X4                fr    883.5     56.5     56.5      0.0     14.9      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_1/A->ZN
                         INV_X8                  rf    892.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_2/B2->ZN
                         AOI21_X4                fr    949.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_3/A->ZN
                         INV_X8                  rf    958.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_4/B2->ZN
                         AOI21_X4                fr   1015.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_5/A->ZN
                         INV_X8                  rf   1024.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_6/B2->ZN
                         AOI21_X4                fr   1081.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_7/A->ZN
                         INV_X8                  rf   1090.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_8/B2->ZN
                         AOI21_X4                fr   1147.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_9/A->ZN
                         INV_X8                  rf   1156.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_10/B2->ZN
                         AOI21_X4                fr   1213.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_11/A->ZN
                         INV_X8                  rf   1222.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_12/B2->ZN
                         AOI21_X4                fr   1279.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_13/A->ZN
                         INV_X8                  rf   1288.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_14/B2->ZN
                         AOI21_X4                fr   1345.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_15/A->ZN
                         INV_X8                  rf   1354.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_16/B2->ZN
                         AOI21_X4                fr   1411.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_17/A->ZN
                         INV_X8                  rf   1420.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_18/B2->ZN
                         AOI21_X4                fr   1477.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_19/A->ZN
                         INV_X8                  rf   1486.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_20/B2->ZN
                         AOI21_X4                fr   1543.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_21/A->ZN
                         INV_X8                  rf   1552.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_22/B2->ZN
                         AOI21_X4                fr   1609.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_23/A->ZN
                         INV_X8                  rf   1618.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_24/B2->ZN
                         AOI21_X4                fr   1675.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_25/A->ZN
                         INV_X8                  rf   1684.3      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_26/B2->ZN
                         AOI21_X4                fr   1741.5     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
twos_complement/i_0_27/A->ZN
                         INV_X8                  rf   1747.8      6.3      6.3      0.0     47.2      0.6      4.0      1    43,   43  /PD_TOP        (1.10)
twos_complement/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2*                fr   1863.2    115.4    115.4      0.0      3.4      9.6     89.9     15    43,   43  /PD_TOP        (1.10)
i_0_0_1/A1->ZN           NAND2_X4                rf   1877.7     14.5     14.2      0.3     15.3      0.6      4.3      1    43,   43  /PD_TOP        (1.10)
i_0_0_0/B->ZN            XNOR2_X2                ff   1918.5     40.8     40.8      0.0      7.0      1.2      6.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/B->Z
                         XOR2_X2                 ff   1982.3     63.8     63.8      0.0     13.5      1.3      8.6      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_0/B1->ZN
                         AOI21_X4                fr   2038.8     56.5     56.5      0.0     14.9      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_1/A->ZN
                         INV_X8                  rf   2047.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_2/B2->ZN
                         AOI21_X4                fr   2104.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_3/A->ZN
                         INV_X8                  rf   2113.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_4/B2->ZN
                         AOI21_X4                fr   2170.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_5/A->ZN
                         INV_X8                  rf   2179.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_6/B2->ZN
                         AOI21_X4                fr   2236.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_7/A->ZN
                         INV_X8                  rf   2245.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_8/B2->ZN
                         AOI21_X4                fr   2302.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_9/A->ZN
                         INV_X8                  rf   2311.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_10/B2->ZN
                         AOI21_X4                fr   2368.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_11/A->ZN
                         INV_X8                  rf   2377.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_12/B2->ZN
                         AOI21_X4                fr   2434.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_13/A->ZN
                         INV_X8                  rf   2443.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_14/B2->ZN
                         AOI21_X4                fr   2500.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_15/A->ZN
                         INV_X8                  rf   2509.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_16/B2->ZN
                         AOI21_X4                fr   2566.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_17/A->ZN
                         INV_X8                  rf   2575.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_18/B2->ZN
                         AOI21_X4                fr   2632.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_19/A->ZN
                         INV_X8                  rf   2641.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_20/B2->ZN
                         AOI21_X4                fr   2698.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_21/A->ZN
                         INV_X8                  rf   2707.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_22/B2->ZN
                         AOI21_X4                fr   2764.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_23/A->ZN
                         INV_X8                  rf   2773.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_24/B2->ZN
                         AOI21_X4                fr   2830.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_25/A->ZN
                         INV_X8                  rf   2839.6      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_26/B2->ZN
                         AOI21_X4                fr   2896.8     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_27/A->ZN
                         INV_X8                  rf   2903.1      6.3      6.3      0.0     47.2      0.6      4.0      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 fr   2994.9     91.8     91.8      0.0      3.4      2.2     27.0      4    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_0_2/A2->ZN
                         NAND2_X4                rf   3016.1     21.2     21.2      0.0     79.1      0.7      4.8      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_0_0/A2->ZN
                         OAI22_X4                fr   3062.6     46.5     46.5      0.0      7.2      5.6     15.6      1    43,   43  /PD_TOP        (1.10)
overFlow_out_error                                r   3063.1      0.5               0.5     44.2                             44,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: put_final_value_in_latch/b_reg[1]/Q
    (Clocked by vsysclk R)
Endpoint: overFlow_out_error
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 1231.4
Slack: 40768.6
Logic depth: 32
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      1    43,   84                       
put_final_value_in_latch/clk_gate_b_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     16    43,   43  /PD_TOP        (1.10)
put_final_value_in_latch/b_reg[1]/CK->Q
                         DFFR_X1                 rf     92.7     92.7     92.7      0.0      0.0      1.4      6.7      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_1_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff    150.6     57.9     57.9      0.0     11.6      1.3      8.6      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_0/B1->ZN
                         AOI21_X4                fr    207.1     56.5     56.5      0.0     14.9      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_1/A->ZN
                         INV_X8                  rf    215.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_2/B2->ZN
                         AOI21_X4                fr    273.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_3/A->ZN
                         INV_X8                  rf    281.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_4/B2->ZN
                         AOI21_X4                fr    339.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_5/A->ZN
                         INV_X8                  rf    347.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_6/B2->ZN
                         AOI21_X4                fr    405.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_7/A->ZN
                         INV_X8                  rf    413.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_8/B2->ZN
                         AOI21_X4                fr    471.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_9/A->ZN
                         INV_X8                  rf    479.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_10/B2->ZN
                         AOI21_X4                fr    537.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_11/A->ZN
                         INV_X8                  rf    545.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_12/B2->ZN
                         AOI21_X4                fr    603.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_13/A->ZN
                         INV_X8                  rf    611.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_14/B2->ZN
                         AOI21_X4                fr    669.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_15/A->ZN
                         INV_X8                  rf    677.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_16/B2->ZN
                         AOI21_X4                fr    735.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_17/A->ZN
                         INV_X8                  rf    743.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_18/B2->ZN
                         AOI21_X4                fr    801.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_19/A->ZN
                         INV_X8                  rf    809.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_20/B2->ZN
                         AOI21_X4                fr    867.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_21/A->ZN
                         INV_X8                  rf    875.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_22/B2->ZN
                         AOI21_X4                fr    933.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_23/A->ZN
                         INV_X8                  rf    941.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_24/B2->ZN
                         AOI21_X4                fr    999.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_25/A->ZN
                         INV_X8                  rf   1007.9      8.8      8.8      0.0     47.2      1.3      8.9      2    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_26/B2->ZN
                         AOI21_X4                fr   1065.1     57.2     57.2      0.0      4.0      0.6     26.1      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_1_27/A->ZN
                         INV_X8                  rf   1071.4      6.3      6.3      0.0     47.2      0.6      4.0      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 fr   1163.2     91.8     91.8      0.0      3.4      2.2     27.0      4    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_0_2/A2->ZN
                         NAND2_X4                rf   1184.4     21.2     21.2      0.0     79.1      0.7      4.8      1    43,   43  /PD_TOP        (1.10)
add_latch_data_with_new_diff/i_0_0/A2->ZN
                         OAI22_X4                fr   1230.9     46.5     46.5      0.0      7.2      5.6     15.6      1    43,   43  /PD_TOP        (1.10)
overFlow_out_error                                r   1231.4      0.5               0.5     44.2                             44,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_power
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
Report Power (instances with prefix '*' are included in total) : 
-----+-----------------------------+--------------------+---------------------+-------------------+-----------------
     | Instance                    | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+-----------------------------+--------------------+---------------------+-------------------+-----------------
1    |*put_final_value_in_latch    |            1.238184|            13.009697|           1.452895|        15.700776
2    |*find_difference             |           32.830879|            33.960121|           0.893381|        67.684387
3    |*twos_complement             |           86.908066|           261.648346|           2.088028|       350.644440
4    |*add_latch_data_with_new_diff|            1.308216|             4.400394|           2.171195|         7.879805
5    |*i_0_0_0                     |            1.670779|             2.090159|           0.036441|         3.797380
6    |*i_0_0_1                     |            0.554349|             0.976655|           0.017393|         1.548396
7    |*i_0_0_2                     |            1.571860|             2.090160|           0.036441|         3.698461
8    |*i_0_0_3                     |            0.644221|             1.220818|           0.017393|         1.882432
9    |*i_0_0_4                     |            1.540586|             2.090159|           0.036441|         3.667186
10   |*i_0_0_5                     |            0.696070|             1.281859|           0.017393|         1.995323
11   |*i_0_0_6                     |            1.498019|             2.090159|           0.036441|         3.624619
12   |*i_0_0_7                     |            0.955792|             1.318071|           0.022619|         2.296482
13   |*i_0_0_8                     |            1.497790|             2.090160|           0.036441|         3.624391
14   |*i_0_0_9                     |            0.738315|             1.300935|           0.017393|         2.056643
15   |*i_0_0_10                    |            1.504219|             2.090160|           0.036441|         3.630820
16   |*i_0_0_11                    |            0.747098|             1.301888|           0.017393|         2.066379
17   |*i_0_0_12                    |            1.479812|             2.090160|           0.036441|         3.606412
18   |*i_0_0_13                    |            0.999371|             1.323159|           0.022619|         2.345150
19   |*i_0_0_14                    |            1.488688|             2.090159|           0.036441|         3.615288
20   |*i_0_0_15                    |            0.754206|             1.302186|           0.017393|         2.073785
21   |*i_0_0_16                    |            1.499680|             2.090160|           0.036441|         3.626281
22   |*i_0_0_17                    |            0.755463|             1.302201|           0.017393|         2.075057
23   |*i_0_0_18                    |            1.477533|             2.090159|           0.036441|         3.604133
24   |*i_0_0_19                    |            1.006295|             1.323239|           0.022619|         2.352153
25   |*i_0_0_20                    |            1.499194|             2.090160|           0.036441|         3.625794
26   |*i_0_0_21                    |            0.756407|             1.302206|           0.017393|         2.076006
27   |*i_0_0_22                    |            1.477288|             2.090160|           0.036441|         3.603889
28   |*i_0_0_23                    |            1.007058|             1.323240|           0.022619|         2.352917
29   |*i_0_0_24                    |            1.507232|             2.090160|           0.036441|         3.633833
30   |*i_0_0_25                    |            0.756647|             1.302206|           0.017393|         2.076246
31   |*i_0_0_26                    |            1.481421|             2.090160|           0.036441|         3.608022
32   |*i_0_0_27                    |            1.014851|             1.323240|           0.022619|         2.360710
33   |*i_0_0_28                    |            0.000073|             0.000252|           0.032601|         0.032927
34   |*i_0_0_29                    |            0.000765|             0.002054|           0.024415|         0.027234
35   |*i_0_0_30                    |            0.003027|             0.007110|           0.024415|         0.034552
36   |*i_0_0_31                    |            0.010947|             0.028182|           0.022695|         0.061823
37   |*i_0_0_32                    |            0.023399|             0.034032|           0.024415|         0.081845
38   |*i_0_0_33                    |            0.085580|             0.222364|           0.022695|         0.330639
39   |*i_0_0_34                    |            0.177937|             0.264781|           0.024415|         0.467133
40   |*i_0_0_35                    |            0.589821|             1.581257|           0.022695|         2.193773
41   |*i_0_0_36                    |            1.002206|             1.619499|           0.022695|         2.644400
42   |*i_0_0_37                    |            0.986214|             2.020233|           0.014353|         3.020800
43   |*i_0_0_38                    |            0.985662|             2.027469|           0.014353|         3.027485
44   |*i_0_0_39                    |            0.990251|             1.967327|           0.014353|         2.971931
45   |*i_0_0_40                    |            0.990251|             1.967327|           0.014353|         2.971931
46   |*i_0_0_41                    |            0.990251|             1.967327|           0.014353|         2.971931
47   |*i_0_0_42                    |            0.990251|             1.967327|           0.014353|         2.971931
48   |*i_0_0_43                    |            0.990251|             1.967327|           0.014353|         2.971931
49   |*i_0_0_44                    |            0.990251|             1.967327|           0.014353|         2.971931
50   |*i_0_0_45                    |            0.990251|             1.967327|           0.014353|         2.971931
51   |*i_0_0_46                    |            0.990251|             1.967327|           0.014353|         2.971931
52   |*i_0_0_47                    |            0.990251|             1.967327|           0.014353|         2.971931
53   |*i_0_0_48                    |            0.990251|             1.967327|           0.014353|         2.971931
54   |*i_0_0_49                    |            0.990251|             1.967327|           0.014353|         2.971931
55   |*i_0_0_50                    |            0.990251|             1.967327|           0.014353|         2.971931
56   |*i_0_0_51                    |            0.990251|             1.967327|           0.014353|         2.971931
57   |*i_0_0_52                    |            1.051343|             1.166571|           0.014353|         2.232267
58   |*i_0_0_53                    |            0.473048|             1.370319|           0.014353|         1.857721
59   |                             |                    |                     |                   |                 
60   |*TOTAL                       |          173.128937|           396.101746|           7.850352|       577.081116
-----+-----------------------------+--------------------+---------------------+-------------------+-----------------
> report_design_metrics
Report Physical info: 
------------------------+-----------------+-----------+------------
                        |                 |Area (squm)|Leakage (uW)
------------------------+-----------------+-----------+------------
Design Name             |accumulator_block|           |            
  Total Instances       |              253|        362|       7.850
    Macros              |                0|          0|       0.000
    Pads                |                0|          0|       0.000
    Phys                |                0|          0|       0.000
    Blackboxes          |                0|          0|       0.000
    Cells               |              253|        362|       7.850
      Buffers           |                0|          0|       0.000
      Inverters         |               47|         25|       0.675
      Clock-Gates       |                1|          4|       0.059
      Combinational     |              189|        248|       5.737
      Latches           |                0|          0|       0.000
      FlipFlops         |               16|         85|       1.379
       Single-Bit FF    |               16|         85|       1.379
       Multi-Bit FF     |                0|          0|       0.000
       Clock-Gated      |               16|           |            
       Bits             |               16|         85|       1.379
         Load-Enabled   |                0|           |            
         Clock-Gated    |               16|           |            
  Tristate Pin Count    |                0|           |            
Physical Info           |Placed           |           |            
  Chip Size (mm x mm)   |0.085 x 0.085    |       7152|            
  Fixed Cell Area       |                 |          0|            
    Phys Only           |                0|          0|            
  Placeable Area        |                 |        583|            
  Movable Cell Area     |                 |        362|            
  Utilization (%)       |               62|           |            
  Chip Utilization (%)  |               62|           |            
  Total Wire Length (mm)|            2.242|           |            
  Longest Wire (mm)     |            0.044|           |            
  Average Wire (mm)     |            0.043|           |            
------------------------+-----------------+-----------+------------
