<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35901875</ID>
            <Severity>Warning</Severity>
            <Dynamic>e:/fpgaproject/stepmxo2/swust/15.ring/ring.v(16): </Dynamic>
            <Dynamic>CNT_SIZE</Dynamic>
            <Navigation>e:/fpgaproject/stepmxo2/swust/15.ring/ring.v</Navigation>
            <Navigation>16</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>e:/fpgaproject/stepmxo2/swust/15.ring/ring.v(13): </Dynamic>
            <Dynamic>ring</Dynamic>
            <Navigation>e:/fpgaproject/stepmxo2/swust/15.ring/ring.v</Navigation>
            <Navigation>13</Navigation>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>GND_net</Dynamic>
            <Navigation>GND_net</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk_c loads=4 clock_loads=4</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk_c loads=4 clock_loads=4</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>