v 20110115 2
C 0 200 0 0 0 A3-sheet.sym
{
T 9500 300 5 10 1 1 0 0 1
page=01
T 11000 300 5 10 1 1 0 0 1
pages=01
T 9500 600 5 10 1 1 0 0 1
file=75.000.00.01.01.sch
T 9500 900 5 10 1 1 0 0 1
device=SCALAR_NETWORK_ANALYSER
T 9500 1100 5 10 1 1 0 0 1
comment=block diagram
T 9500 1300 5 10 1 1 0 0 1
description=Scalar Network Analyser
T 13400 600 5 10 1 1 0 0 1
revision=20190407
T 13400 300 5 10 1 1 0 0 1
author=Bert Timmerman
}
C 6000 7300 1 0 0 EMBEDDEDamp.sym
[
B 6200 7300 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 6200 7700 6000 7700 1 0 1
P 7000 7700 7200 7700 1 0 1
L 6400 8000 6400 7400 3 0 0 0 -1 -1
L 6400 7400 6900 7700 3 0 0 0 -1 -1
L 6900 7700 6400 8000 3 0 0 0 -1 -1
]
{
T 6200 8200 5 10 1 1 0 0 1
refdes=005
}
C 6200 10400 1 0 0 EMBEDDEDosc.sym
[
B 6202 10399 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 7000 10800 7200 10800 1 0 1
A 6520 10759 90 27 125 3 0 0 0 -1 -1
A 6680 10841 90 207 125 3 0 0 0 -1 -1
V 6600 10800 250 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 6200 11300 5 10 1 1 0 0 1
refdes=001
}
C 2800 900 1 0 0 EMBEDDEDspst.sym
[
B 3000 900 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 3000 1300 2800 1300 1 0 1
V 3200 1300 30 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 3600 1300 30 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 3800 1300 4000 1300 1 0 1
L 3800 1300 3630 1300 3 0 0 0 -1 -1
L 3170 1300 3000 1300 3 0 0 0 -1 -1
L 3228 1312 3560 1478 3 0 0 0 -1 -1
]
{
T 3000 1800 5 10 1 1 0 0 1
refdes=101
}
C 4300 900 1 0 0 EMBEDDEDdc-dc.sym
[
B 4502 899 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4500 1300 4300 1300 1 0 1
P 5300 1300 5500 1300 1 0 1
L 4500 900 5300 1700 15 0 0 0 -1 -1
L 4920 1520 4600 1520 3 0 0 0 -1 -1
L 4920 1480 4840 1480 3 0 0 0 -1 -1
L 4800 1480 4720 1480 3 0 0 0 -1 -1
L 4680 1480 4600 1480 3 0 0 0 -1 -1
L 4850 1750 4950 1700 3 0 0 0 -1 -1
L 4950 1700 4850 1650 3 0 0 0 -1 -1
L 5200 1120 4880 1120 3 0 0 0 -1 -1
L 4960 1080 4880 1080 3 0 0 0 -1 -1
L 5080 1080 5000 1080 3 0 0 0 -1 -1
L 5200 1080 5120 1080 3 0 0 0 -1 -1
]
{
T 4500 1800 5 10 1 1 0 0 1
refdes=102
}
C 7600 7300 1 0 0 EMBEDDEDadc.sym
[
P 7800 7700 7600 7700 1 0 1
P 8600 7700 8800 7700 1 0 1
L 7800 7300 8600 8100 15 0 0 0 -1 -1
L 8150 8150 8250 8100 3 0 0 0 -1 -1
L 8250 8100 8150 8050 3 0 0 0 -1 -1
L 8100 7400 8150 7400 3 0 0 0 -1 -1
L 8150 7500 8200 7500 3 0 0 0 -1 -1
L 8200 7400 8250 7400 3 0 0 0 -1 -1
L 8150 7400 8150 7500 3 0 0 0 -1 -1
L 8200 7500 8200 7400 3 0 0 0 -1 -1
L 8250 7400 8250 7500 3 0 0 0 -1 -1
L 8250 7500 8300 7500 3 0 0 0 -1 -1
L 8300 7500 8300 7400 3 0 0 0 -1 -1
L 8300 7400 8400 7400 3 0 0 0 -1 -1
L 8400 7400 8400 7500 3 0 0 0 -1 -1
L 8400 7500 8450 7500 3 0 0 0 -1 -1
L 8450 7500 8450 7400 3 0 0 0 -1 -1
L 8450 7400 8500 7400 3 0 0 0 -1 -1
L 7900 7981 7880 7901 3 0 0 0 -1 -1
L 7958 7980 7998 7820 3 0 0 0 -1 -1
L 8056 7820 8086 7940 3 0 0 0 -1 -1
L 8144 7940 8164 7860 3 0 0 0 -1 -1
L 8222 7860 8232 7900 3 0 0 0 -1 -1
A 7929 7973 30 14 152 3 0 0 0 -1 -1
A 8115 7932 30 14 152 3 0 0 0 -1 -1
A 8027 7828 30 194 152 3 0 0 0 -1 -1
A 8193 7867 30 194 152 3 0 0 0 -1 -1
B 7800 7300 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 7800 8200 5 10 1 1 0 0 1
refdes=006
}
N 7600 7700 7200 7700 4
C 6000 5900 1 0 0 EMBEDDEDamp.sym
[
B 6200 5900 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 6200 6300 6000 6300 1 0 1
P 7000 6300 7200 6300 1 0 1
L 6400 6600 6400 6000 3 0 0 0 -1 -1
L 6400 6000 6900 6300 3 0 0 0 -1 -1
L 6900 6300 6400 6600 3 0 0 0 -1 -1
]
{
T 6200 6800 5 10 1 1 0 0 1
refdes=008
}
C 7600 5900 1 0 0 EMBEDDEDadc.sym
[
P 7800 6300 7600 6300 1 0 1
P 8600 6300 8800 6300 1 0 1
L 7800 5900 8600 6700 15 0 0 0 -1 -1
L 8150 6750 8250 6700 3 0 0 0 -1 -1
L 8250 6700 8150 6650 3 0 0 0 -1 -1
L 8100 6000 8150 6000 3 0 0 0 -1 -1
L 8150 6100 8200 6100 3 0 0 0 -1 -1
L 8200 6000 8250 6000 3 0 0 0 -1 -1
L 8150 6000 8150 6100 3 0 0 0 -1 -1
L 8200 6100 8200 6000 3 0 0 0 -1 -1
L 8250 6000 8250 6100 3 0 0 0 -1 -1
L 8250 6100 8300 6100 3 0 0 0 -1 -1
L 8300 6100 8300 6000 3 0 0 0 -1 -1
L 8300 6000 8400 6000 3 0 0 0 -1 -1
L 8400 6000 8400 6100 3 0 0 0 -1 -1
L 8400 6100 8450 6100 3 0 0 0 -1 -1
L 8450 6100 8450 6000 3 0 0 0 -1 -1
L 8450 6000 8500 6000 3 0 0 0 -1 -1
L 7900 6581 7880 6501 3 0 0 0 -1 -1
L 7958 6580 7998 6420 3 0 0 0 -1 -1
L 8056 6420 8086 6540 3 0 0 0 -1 -1
L 8144 6540 8164 6460 3 0 0 0 -1 -1
L 8222 6460 8232 6500 3 0 0 0 -1 -1
A 7929 6573 30 14 152 3 0 0 0 -1 -1
A 8115 6532 30 14 152 3 0 0 0 -1 -1
A 8027 6428 30 194 152 3 0 0 0 -1 -1
A 8193 6467 30 194 152 3 0 0 0 -1 -1
B 7800 5900 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 7800 6800 5 10 1 1 0 0 1
refdes=009
}
N 7600 6300 7200 6300 4
C 6000 4500 1 0 0 EMBEDDEDamp.sym
[
B 6200 4500 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 6200 4900 6000 4900 1 0 1
P 7000 4900 7200 4900 1 0 1
L 6400 5200 6400 4600 3 0 0 0 -1 -1
L 6400 4600 6900 4900 3 0 0 0 -1 -1
L 6900 4900 6400 5200 3 0 0 0 -1 -1
]
{
T 6200 5400 5 10 1 1 0 0 1
refdes=011
}
C 7600 4500 1 0 0 EMBEDDEDadc.sym
[
P 7800 4900 7600 4900 1 0 1
P 8600 4900 8800 4900 1 0 1
L 7800 4500 8600 5300 15 0 0 0 -1 -1
L 8150 5350 8250 5300 3 0 0 0 -1 -1
L 8250 5300 8150 5250 3 0 0 0 -1 -1
L 8100 4600 8150 4600 3 0 0 0 -1 -1
L 8150 4700 8200 4700 3 0 0 0 -1 -1
L 8200 4600 8250 4600 3 0 0 0 -1 -1
L 8150 4600 8150 4700 3 0 0 0 -1 -1
L 8200 4700 8200 4600 3 0 0 0 -1 -1
L 8250 4600 8250 4700 3 0 0 0 -1 -1
L 8250 4700 8300 4700 3 0 0 0 -1 -1
L 8300 4700 8300 4600 3 0 0 0 -1 -1
L 8300 4600 8400 4600 3 0 0 0 -1 -1
L 8400 4600 8400 4700 3 0 0 0 -1 -1
L 8400 4700 8450 4700 3 0 0 0 -1 -1
L 8450 4700 8450 4600 3 0 0 0 -1 -1
L 8450 4600 8500 4600 3 0 0 0 -1 -1
L 7900 5181 7880 5101 3 0 0 0 -1 -1
L 7958 5180 7998 5020 3 0 0 0 -1 -1
L 8056 5020 8086 5140 3 0 0 0 -1 -1
L 8144 5140 8164 5060 3 0 0 0 -1 -1
L 8222 5060 8232 5100 3 0 0 0 -1 -1
A 7929 5173 30 14 152 3 0 0 0 -1 -1
A 8115 5132 30 14 152 3 0 0 0 -1 -1
A 8027 5028 30 194 152 3 0 0 0 -1 -1
A 8193 5067 30 194 152 3 0 0 0 -1 -1
B 7800 4500 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 7800 5400 5 10 1 1 0 0 1
refdes=012
}
N 7600 4900 7200 4900 4
C 6000 3100 1 0 0 EMBEDDEDamp.sym
[
B 6200 3100 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 6200 3500 6000 3500 1 0 1
P 7000 3500 7200 3500 1 0 1
L 6400 3800 6400 3200 3 0 0 0 -1 -1
L 6400 3200 6900 3500 3 0 0 0 -1 -1
L 6900 3500 6400 3800 3 0 0 0 -1 -1
]
{
T 6200 4000 5 10 1 1 0 0 1
refdes=014
}
C 7600 3100 1 0 0 EMBEDDEDadc.sym
[
P 7800 3500 7600 3500 1 0 1
P 8600 3500 8800 3500 1 0 1
L 7800 3100 8600 3900 15 0 0 0 -1 -1
L 8150 3950 8250 3900 3 0 0 0 -1 -1
L 8250 3900 8150 3850 3 0 0 0 -1 -1
L 8100 3200 8150 3200 3 0 0 0 -1 -1
L 8150 3300 8200 3300 3 0 0 0 -1 -1
L 8200 3200 8250 3200 3 0 0 0 -1 -1
L 8150 3200 8150 3300 3 0 0 0 -1 -1
L 8200 3300 8200 3200 3 0 0 0 -1 -1
L 8250 3200 8250 3300 3 0 0 0 -1 -1
L 8250 3300 8300 3300 3 0 0 0 -1 -1
L 8300 3300 8300 3200 3 0 0 0 -1 -1
L 8300 3200 8400 3200 3 0 0 0 -1 -1
L 8400 3200 8400 3300 3 0 0 0 -1 -1
L 8400 3300 8450 3300 3 0 0 0 -1 -1
L 8450 3300 8450 3200 3 0 0 0 -1 -1
L 8450 3200 8500 3200 3 0 0 0 -1 -1
L 7900 3781 7880 3701 3 0 0 0 -1 -1
L 7958 3780 7998 3620 3 0 0 0 -1 -1
L 8056 3620 8086 3740 3 0 0 0 -1 -1
L 8144 3740 8164 3660 3 0 0 0 -1 -1
L 8222 3660 8232 3700 3 0 0 0 -1 -1
A 7929 3773 30 14 152 3 0 0 0 -1 -1
A 8115 3732 30 14 152 3 0 0 0 -1 -1
A 8027 3628 30 194 152 3 0 0 0 -1 -1
A 8193 3667 30 194 152 3 0 0 0 -1 -1
B 7800 3100 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 7800 4000 5 10 1 1 0 0 1
refdes=015
}
N 7600 3500 7200 3500 4
C 5100 5800 1 0 0 EMBEDDEDBNC-1.sym
[
V 5250 6250 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5450 6450 5 10 0 0 0 0 1
device=BNC
V 5250 6250 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5200 6100 5200 5800 1 0 1
{
T 5250 5900 5 8 1 1 0 0 1
pinnumber=2
T 5250 5900 5 8 0 0 0 0 1
pinseq=2
T 5250 5900 5 8 0 1 0 0 1
pinlabel=2
T 5250 5900 5 8 0 1 0 0 1
pintype=pas
}
L 5300 6300 5285 6285 3 0 0 0 -1 -1
P 5300 6300 5600 6300 1 0 1
{
T 5450 6350 5 8 1 1 0 0 1
pinnumber=1
T 5450 6350 5 8 0 0 0 0 1
pinseq=1
T 5450 6350 5 8 0 1 0 0 1
pinlabel=1
T 5450 6350 5 8 0 1 0 0 1
pintype=pas
}
L 5200 6100 5204 6107 3 0 0 0 -1 -1
T 5100 6600 8 10 0 1 0 0 1
refdes=CONN?
T 5100 5800 8 10 0 1 0 0 1
class=IO
T 5100 5800 8 10 0 1 0 0 1
pins=2
]
{
T 5450 6450 5 10 0 0 0 0 1
device=BNC
T 4900 6200 5 10 1 1 0 6 1
refdes=INPUT_1
}
N 5600 6300 6000 6300 4
C 5100 5300 1 0 0 EMBEDDEDgnd-1.sym
[
P 5200 5400 5200 5600 1 0 1
{
T 5258 5461 5 4 0 1 0 0 1
pinnumber=1
T 5258 5461 5 4 0 0 0 0 1
pinseq=1
T 5258 5461 5 4 0 1 0 0 1
pinlabel=1
T 5258 5461 5 4 0 1 0 0 1
pintype=pwr
}
L 5100 5400 5300 5400 3 0 0 0 -1 -1
L 5155 5350 5245 5350 3 0 0 0 -1 -1
L 5180 5310 5220 5310 3 0 0 0 -1 -1
T 5400 5350 8 10 0 0 0 0 1
net=GND:1
]
N 5200 5600 5200 5800 4
C 5100 4400 1 0 0 EMBEDDEDBNC-1.sym
[
V 5250 4850 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5450 5050 5 10 0 0 0 0 1
device=BNC
V 5250 4850 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5200 4700 5200 4400 1 0 1
{
T 5250 4500 5 8 1 1 0 0 1
pinnumber=2
T 5250 4500 5 8 0 0 0 0 1
pinseq=2
T 5250 4500 5 8 0 1 0 0 1
pinlabel=2
T 5250 4500 5 8 0 1 0 0 1
pintype=pas
}
L 5300 4900 5285 4885 3 0 0 0 -1 -1
P 5300 4900 5600 4900 1 0 1
{
T 5450 4950 5 8 1 1 0 0 1
pinnumber=1
T 5450 4950 5 8 0 0 0 0 1
pinseq=1
T 5450 4950 5 8 0 1 0 0 1
pinlabel=1
T 5450 4950 5 8 0 1 0 0 1
pintype=pas
}
L 5200 4700 5204 4707 3 0 0 0 -1 -1
T 5100 5200 8 10 0 1 0 0 1
refdes=CONN?
T 5100 4400 8 10 0 1 0 0 1
class=IO
T 5100 4400 8 10 0 1 0 0 1
pins=2
]
{
T 5450 5050 5 10 0 0 0 0 1
device=BNC
T 4900 4800 5 10 1 1 0 6 1
refdes=INPUT_2
}
N 5600 4900 6000 4900 4
C 5100 3900 1 0 0 EMBEDDEDgnd-1.sym
[
P 5200 4000 5200 4200 1 0 1
{
T 5258 4061 5 4 0 1 0 0 1
pinnumber=1
T 5258 4061 5 4 0 0 0 0 1
pinseq=1
T 5258 4061 5 4 0 1 0 0 1
pinlabel=1
T 5258 4061 5 4 0 1 0 0 1
pintype=pwr
}
L 5100 4000 5300 4000 3 0 0 0 -1 -1
L 5155 3950 5245 3950 3 0 0 0 -1 -1
L 5180 3910 5220 3910 3 0 0 0 -1 -1
T 5400 3950 8 10 0 0 0 0 1
net=GND:1
]
N 5200 4200 5200 4400 4
C 5100 3000 1 0 0 EMBEDDEDBNC-1.sym
[
V 5250 3450 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5450 3650 5 10 0 0 0 0 1
device=BNC
V 5250 3450 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5200 3300 5200 3000 1 0 1
{
T 5250 3100 5 8 1 1 0 0 1
pinnumber=2
T 5250 3100 5 8 0 0 0 0 1
pinseq=2
T 5250 3100 5 8 0 1 0 0 1
pinlabel=2
T 5250 3100 5 8 0 1 0 0 1
pintype=pas
}
L 5300 3500 5285 3485 3 0 0 0 -1 -1
P 5300 3500 5600 3500 1 0 1
{
T 5450 3550 5 8 1 1 0 0 1
pinnumber=1
T 5450 3550 5 8 0 0 0 0 1
pinseq=1
T 5450 3550 5 8 0 1 0 0 1
pinlabel=1
T 5450 3550 5 8 0 1 0 0 1
pintype=pas
}
L 5200 3300 5204 3307 3 0 0 0 -1 -1
T 5100 3800 8 10 0 1 0 0 1
refdes=CONN?
T 5100 3000 8 10 0 1 0 0 1
class=IO
T 5100 3000 8 10 0 1 0 0 1
pins=2
]
{
T 5450 3650 5 10 0 0 0 0 1
device=BNC
T 4900 3400 5 10 1 1 0 6 1
refdes=INPUT_3
}
N 5600 3500 6000 3500 4
C 5100 2500 1 0 0 EMBEDDEDgnd-1.sym
[
P 5200 2600 5200 2800 1 0 1
{
T 5258 2661 5 4 0 1 0 0 1
pinnumber=1
T 5258 2661 5 4 0 0 0 0 1
pinseq=1
T 5258 2661 5 4 0 1 0 0 1
pinlabel=1
T 5258 2661 5 4 0 1 0 0 1
pintype=pwr
}
L 5100 2600 5300 2600 3 0 0 0 -1 -1
L 5155 2550 5245 2550 3 0 0 0 -1 -1
L 5180 2510 5220 2510 3 0 0 0 -1 -1
T 5400 2550 8 10 0 0 0 0 1
net=GND:1
]
N 5200 2800 5200 3000 4
C 7600 10200 1 0 0 EMBEDDEDmixer.sym
[
B 7800 10400 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 7800 10800 7600 10800 1 0 1
P 8600 10800 8800 10800 1 0 1
P 8200 10400 8200 10200 1 0 1
L 7800 10400 8200 11200 3 0 0 0 -1 -1
L 8200 11200 8600 10400 3 0 0 0 -1 -1
]
{
T 7800 11300 5 10 1 1 0 0 1
refdes=002
}
N 7600 10800 7200 10800 4
N 4300 1300 4000 1300 4
C 2200 1300 1 0 0 EMBEDDED15V-plus.sym
[
P 2400 1300 2400 1500 1 0 0
{
T 2450 1350 5 6 0 1 0 0 1
pinnumber=1
T 2450 1350 5 6 0 0 0 0 1
pinseq=1
T 2450 1350 5 6 0 1 0 0 1
pinlabel=1
T 2450 1350 5 6 0 1 0 0 1
pintype=pwr
}
L 2250 1500 2550 1500 3 0 0 0 -1 -1
T 2275 1550 9 8 1 0 0 0 1
+15V
T 2500 1300 9 8 0 0 0 0 1
net=+15V:1
]
N 2400 1300 2800 1300 4
C 5700 1300 1 0 0 EMBEDDED5V-plus-1.sym
[
P 5900 1300 5900 1500 1 0 0
{
T 5950 1350 5 6 0 1 0 0 1
pinnumber=1
T 5950 1350 5 6 0 0 0 0 1
pinseq=1
T 5950 1350 5 6 0 1 0 0 1
pinlabel=1
T 5950 1350 5 6 0 1 0 0 1
pintype=pwr
}
L 5750 1500 6050 1500 3 0 0 0 -1 -1
T 5775 1550 9 8 1 0 0 0 1
+5V
T 6000 1300 8 8 0 0 0 0 1
net=+5V:1
]
N 5900 1300 5500 1300 4
C 7200 8900 1 0 1 EMBEDDEDlogic.sym
[
B 6200 8900 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 7000 9300 7200 9300 1 0 1
B 6400 9000 400 160 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 6400 9160 400 160 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 6740 9320 6740 9400 3 0 0 0 -1 -1
L 6740 9400 6800 9400 3 0 0 0 -1 -1
L 6800 9400 6800 9600 3 0 0 0 -1 -1
L 6800 9600 6400 9600 3 0 0 0 -1 -1
L 6400 9600 6400 9400 3 0 0 0 -1 -1
L 6400 9400 6460 9400 3 0 0 0 -1 -1
L 6460 9400 6460 9320 3 0 0 0 -1 -1
L 6800 9240 6900 9240 3 0 0 0 -1 -1
L 6800 9080 6900 9080 3 0 0 0 -1 -1
L 6300 9240 6400 9240 3 0 0 0 -1 -1
L 6300 9080 6400 9080 3 0 0 0 -1 -1
L 6800 9500 6900 9500 3 0 0 0 -1 -1
]
{
T 6200 9800 5 10 1 1 0 0 1
refdes=004
}
N 8200 9300 8200 10200 4
N 8200 9300 7200 9300 4
C 9200 10400 1 0 0 EMBEDDEDlowpass.sym
[
B 9400 10400 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 9400 10800 9200 10800 1 0 1
P 10200 10800 10400 10800 1 0 1
A 9670 10825 150 30 120 3 0 0 0 -1 -1
A 9930 10975 150 210 120 3 0 0 0 -1 -1
A 9670 10625 150 30 120 3 0 0 0 -1 -1
A 9930 10775 150 210 120 3 0 0 0 -1 -1
L 9750 10850 9850 10950 3 0 0 0 -1 -1
]
{
T 9400 11300 5 10 1 1 0 0 1
refdes=003
}
N 9200 10800 8800 10800 4
N 6000 7700 5600 7700 4
N 5600 7700 5600 8500 4
N 5600 8500 10800 8500 4
N 10400 10800 11200 10800 4
N 10800 10800 10800 8500 4
C 9200 7300 1 0 0 EMBEDDEDlogic.sym
[
B 9400 7300 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 9400 7700 9200 7700 1 0 1
B 9600 7400 400 160 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 9600 7560 400 160 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 9660 7720 9660 7800 3 0 0 0 -1 -1
L 9660 7800 9600 7800 3 0 0 0 -1 -1
L 9600 7800 9600 8000 3 0 0 0 -1 -1
L 9600 8000 10000 8000 3 0 0 0 -1 -1
L 10000 8000 10000 7800 3 0 0 0 -1 -1
L 10000 7800 9940 7800 3 0 0 0 -1 -1
L 9940 7800 9940 7720 3 0 0 0 -1 -1
L 9600 7640 9500 7640 3 0 0 0 -1 -1
L 9600 7480 9500 7480 3 0 0 0 -1 -1
L 10100 7640 10000 7640 3 0 0 0 -1 -1
L 10100 7480 10000 7480 3 0 0 0 -1 -1
L 9600 7900 9500 7900 3 0 0 0 -1 -1
]
{
T 9400 8200 5 10 1 1 0 0 1
refdes=007
}
N 9200 7700 8800 7700 4
N 9200 6300 8800 6300 4
N 9200 4900 8800 4900 4
N 9200 3500 8800 3500 4
C 11700 10300 1 0 1 EMBEDDEDBNC-1.sym
[
V 11550 10750 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 11350 10950 5 10 0 0 0 6 1
device=BNC
V 11550 10750 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 11600 10600 11600 10300 1 0 1
{
T 11550 10400 5 8 1 1 0 6 1
pinnumber=2
T 11550 10400 5 8 0 0 0 6 1
pinseq=2
T 11550 10400 5 8 0 1 0 6 1
pinlabel=2
T 11550 10400 5 8 0 1 0 6 1
pintype=pas
}
L 11500 10800 11515 10785 3 0 0 0 -1 -1
P 11500 10800 11200 10800 1 0 1
{
T 11350 10850 5 8 1 1 0 6 1
pinnumber=1
T 11350 10850 5 8 0 0 0 6 1
pinseq=1
T 11350 10850 5 8 0 1 0 6 1
pinlabel=1
T 11350 10850 5 8 0 1 0 6 1
pintype=pas
}
L 11600 10600 11596 10607 3 0 0 0 -1 -1
T 11700 11100 8 10 0 1 0 6 1
refdes=CONN?
T 11700 10300 8 10 0 1 0 6 1
class=IO
T 11700 10300 8 10 0 1 0 6 1
pins=2
]
{
T 11350 10950 5 10 0 0 0 6 1
device=BNC
T 11800 10700 5 10 1 1 0 0 1
refdes=OUTPUT_0
}
C 11700 9800 1 0 1 EMBEDDEDgnd-1.sym
[
P 11600 9900 11600 10100 1 0 1
{
T 11542 9961 5 4 0 1 0 6 1
pinnumber=1
T 11542 9961 5 4 0 0 0 6 1
pinseq=1
T 11542 9961 5 4 0 1 0 6 1
pinlabel=1
T 11542 9961 5 4 0 1 0 6 1
pintype=pwr
}
L 11700 9900 11500 9900 3 0 0 0 -1 -1
L 11645 9850 11555 9850 3 0 0 0 -1 -1
L 11620 9810 11580 9810 3 0 0 0 -1 -1
T 11400 9850 8 10 0 0 0 6 1
net=GND:1
]
N 11600 10100 11600 10300 4
C 9200 5900 1 0 0 EMBEDDEDlogic.sym
[
B 9400 5900 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 9400 6300 9200 6300 1 0 1
B 9600 6000 400 160 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 9600 6160 400 160 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 9660 6320 9660 6400 3 0 0 0 -1 -1
L 9660 6400 9600 6400 3 0 0 0 -1 -1
L 9600 6400 9600 6600 3 0 0 0 -1 -1
L 9600 6600 10000 6600 3 0 0 0 -1 -1
L 10000 6600 10000 6400 3 0 0 0 -1 -1
L 10000 6400 9940 6400 3 0 0 0 -1 -1
L 9940 6400 9940 6320 3 0 0 0 -1 -1
L 9600 6240 9500 6240 3 0 0 0 -1 -1
L 9600 6080 9500 6080 3 0 0 0 -1 -1
L 10100 6240 10000 6240 3 0 0 0 -1 -1
L 10100 6080 10000 6080 3 0 0 0 -1 -1
L 9600 6500 9500 6500 3 0 0 0 -1 -1
]
{
T 9400 6800 5 10 1 1 0 0 1
refdes=010
}
C 9200 4500 1 0 0 EMBEDDEDlogic.sym
[
B 9400 4500 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 9400 4900 9200 4900 1 0 1
B 9600 4600 400 160 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 9600 4760 400 160 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 9660 4920 9660 5000 3 0 0 0 -1 -1
L 9660 5000 9600 5000 3 0 0 0 -1 -1
L 9600 5000 9600 5200 3 0 0 0 -1 -1
L 9600 5200 10000 5200 3 0 0 0 -1 -1
L 10000 5200 10000 5000 3 0 0 0 -1 -1
L 10000 5000 9940 5000 3 0 0 0 -1 -1
L 9940 5000 9940 4920 3 0 0 0 -1 -1
L 9600 4840 9500 4840 3 0 0 0 -1 -1
L 9600 4680 9500 4680 3 0 0 0 -1 -1
L 10100 4840 10000 4840 3 0 0 0 -1 -1
L 10100 4680 10000 4680 3 0 0 0 -1 -1
L 9600 5100 9500 5100 3 0 0 0 -1 -1
]
{
T 9400 5400 5 10 1 1 0 0 1
refdes=013
}
C 9200 3100 1 0 0 EMBEDDEDlogic.sym
[
B 9400 3100 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 9400 3500 9200 3500 1 0 1
B 9600 3200 400 160 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 9600 3360 400 160 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 9660 3520 9660 3600 3 0 0 0 -1 -1
L 9660 3600 9600 3600 3 0 0 0 -1 -1
L 9600 3600 9600 3800 3 0 0 0 -1 -1
L 9600 3800 10000 3800 3 0 0 0 -1 -1
L 10000 3800 10000 3600 3 0 0 0 -1 -1
L 10000 3600 9940 3600 3 0 0 0 -1 -1
L 9940 3600 9940 3520 3 0 0 0 -1 -1
L 9600 3440 9500 3440 3 0 0 0 -1 -1
L 9600 3280 9500 3280 3 0 0 0 -1 -1
L 10100 3440 10000 3440 3 0 0 0 -1 -1
L 10100 3280 10000 3280 3 0 0 0 -1 -1
L 9600 3700 9500 3700 3 0 0 0 -1 -1
]
{
T 9400 4000 5 10 1 1 0 0 1
refdes=016
}
