/* bench 17233.3.0 f257cace6fb7 */
/* bench 17233.3.1 7b3ed2f17de4 */
/* bench 17233.3.2 05f9b3bbbf6e */
/* bench 17233.3.3 a2ecb7f8bfef */
/* bench 17233.3.4 f4deca39ebe8 */
/* bench 17233.3.5 3d2fdf5576ea */
/* bench 17233.3.6 3df188989d02 */
/* bench 17233.3.7 ed6a936e5a3f */
/* bench 17233.3.8 412169b29934 */
/* bench 17233.3.9 d144d92075c6 */
#ifndef __RDC321X_MFD_H
/* bench 13687.6.0 74b92afd72b3 */
/* bench 13687.6.1 023ef48ccfe1 */
/* bench 13687.6.2 7304c5aef61f */
/* bench 13687.6.3 2dbabbe188d0 */
/* bench 13687.6.4 be6611c55b0b */
/* bench 13687.6.5 a790473a0a20 */
/* bench 13687.6.6 19a79e57cf66 */
#define __RDC321X_MFD_H

#include <linux/types.h>
#include <linux/pci.h>

/* Offsets to be accessed in the southbridge PCI
 * device configuration register */
#define RDC321X_WDT_CTRL	0x44
#define RDC321X_GPIO_CTRL_REG1	0x48
#define RDC321X_GPIO_DATA_REG1	0x4c
#define RDC321X_GPIO_CTRL_REG2	0x84
#define RDC321X_GPIO_DATA_REG2	0x88

#define RDC321X_NUM_GPIO	59

struct rdc321x_gpio_pdata {
	struct pci_dev *sb_pdev;
	unsigned max_gpios;
};

struct rdc321x_wdt_pdata {
/* bench 25725.1.0 75260a5f92c7 */
/* bench 25725.1.1 159013f44b95 */
/* bench 25725.1.2 bef98ab593bd */
/* bench 25725.1.3 0a595028e580 */
/* bench 25725.1.4 c2aeb32c3430 */
/* bench 25725.1.5 60b17e148984 */
/* bench 25725.1.6 94b9ffc6f91f */
/* bench 25725.1.7 b0ed5ad03beb */
/* bench 25725.1.8 7b7aa6e5bec9 */
/* bench 25725.1.9 5f4e650aaf1b */
/* bench 25725.1.10 c5c24e572373 */
/* bench 25725.1.11 b8b0c1467503 */
/* bench 1157.4.0 149760739069 */
/* bench 1157.4.1 5184e83d5669 */
/* bench 1157.4.2 fa613deb09f4 */
/* bench 1157.4.3 2d271f113e66 */
