Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 29502
gpu_sim_insn = 6559671
gpu_ipc =     222.3466
gpu_tot_sim_cycle = 29502
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     222.3466
gpu_tot_issued_cta = 51
gpu_occupancy = 56.9511% 
gpu_tot_occupancy = 56.9511% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3270
partiton_level_parallism_total  =       1.3270
partiton_level_parallism_util =       2.5433
partiton_level_parallism_util_total  =       2.5433
L2_BW  =      50.9566 GB/Sec
L2_BW_total  =      50.9566 GB/Sec
gpu_total_sim_rate=1311934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6002, Miss = 4566, Miss_rate = 0.761, Pending_hits = 462, Reservation_fails = 242
	L1D_cache_core[1]: Access = 6093, Miss = 4657, Miss_rate = 0.764, Pending_hits = 504, Reservation_fails = 242
	L1D_cache_core[2]: Access = 8109, Miss = 6049, Miss_rate = 0.746, Pending_hits = 652, Reservation_fails = 198
	L1D_cache_core[3]: Access = 7099, Miss = 5409, Miss_rate = 0.762, Pending_hits = 559, Reservation_fails = 181
	L1D_cache_core[4]: Access = 6042, Miss = 4606, Miss_rate = 0.762, Pending_hits = 478, Reservation_fails = 250
	L1D_cache_core[5]: Access = 6069, Miss = 4628, Miss_rate = 0.763, Pending_hits = 483, Reservation_fails = 117
	L1D_cache_core[6]: Access = 6038, Miss = 4606, Miss_rate = 0.763, Pending_hits = 472, Reservation_fails = 203
	L1D_cache_core[7]: Access = 6057, Miss = 4628, Miss_rate = 0.764, Pending_hits = 510, Reservation_fails = 286
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39149
	L1D_total_cache_miss_rate = 0.7600
	L1D_total_cache_pending_hits = 4120
	L1D_total_cache_reservation_fails = 1719
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.111
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1427
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4120
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 292
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1047, 1050, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 1047, 1050, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18627
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:122867	W0_Idle:70696	W0_Scoreboard:262460	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62475	WS1:62526	WS2:59568	WS3:59568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 149016 {8:18627,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 745080 {40:18627,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 897 
max_icnt2mem_latency = 88 
maxmrqlatency = 152 
max_icnt2sh_latency = 59 
averagemflatency = 560 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:20053 	1737 	1111 	1527 	2546 	3255 	498 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7365 	358 	31426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38669 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29584 	5999 	2534 	877 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        50        29        29        35        15        23        24        26        28        58        53        13        15        11        10 
dram[1]:        54        49        77        54        25        25        29        26        38        44        55        39        21        21        14        15 
dram[2]:        66        43        59        58        31        35        31        19        78        77        25        39        19        18        21        26 
dram[3]:        41        68        28        46        27        23        32        15        41        20        65        65        11        10        16        19 
dram[4]:        59        53        42        39        34        30        32        25        46        45        39        70        19        23        19        18 
dram[5]:        29        30        40        44        21        25        22        23        20        25        33        39        18        18        11        13 
dram[6]:        57        47        45        70        20        32        32        33        25        23        41        16        23        19        14        14 
dram[7]:        77        78        31        47        30        40        19        38        35        32        48        49        20        20        20        22 
dram[8]:        27        52        44        67        16        27        30        48        59        33        67        50        18        18        21        27 
dram[9]:        47        33        43        42        27        28        22        20        28        36        38        39        16        12        16        17 
dram[10]:        49        49        45        44        37        41        24        21        45        19        67        44        21        16        10         9 
dram[11]:        44        40        78        72        27        25        27        47        44        39        68        50        19        23        14        12 
dram[12]:        34        31        40        77        17        18        27        41        27        17        53        40        10        12        17        14 
dram[13]:        78        82        77        39        27        29        29        35        31        35        38        53        14        14        17        21 
dram[14]:        37        41        40        40        23        29        18        18        37        30        20        40        21        25        19        18 
dram[15]:        25        23        80        58        17        16        32        19        48        43        64        60        18        18        14        11 
maximum service time to same row:
dram[0]:      6726      6725      7230      6484      6422      6432      6107      7073      7068      7558      9548     10058     11435     11792      9257      9809 
dram[1]:      6894      6079      6062      6034      6449      6431      6997      7219      6458      7383      6038      9965     12592     10721     12973     12553 
dram[2]:      6057      7509      6043      6094      6452      6449      6456      7418      7192      7202      8969      9424     10913     10859     11801     11795 
dram[3]:      6863      6311      6777      6432      6436      6454      7098      6073      7211      7045      7842      7319     11335     11942     11592     12957 
dram[4]:      6073      6073      6063      6066      6423      6437      6070      6082      6925      6836      7227      7706     11875     11890     11270     11271 
dram[5]:      6052      6046      6040      7638      6457      6456      6053      6059      7286      7303      6563      6546     13354     13657     11762     10875 
dram[6]:      6709      6064      6690      6458      6453      6432      6077      6053      9589      8931      8924      8955     11298     10576     11846     12011 
dram[7]:      6702      6731      6424      6467      6478      6425      6438      6442      7301      7284      8732      7485     11192     11433     11487     11998 
dram[8]:      8228     14038      6054      6034      6440      6467      6433      6423      7723      7381      7790      7923     12177     12218     12267     11854 
dram[9]:      6874      6053      6083      6055      6471      6488      6050      7412      9561      7383      9358      9568     11135     10905     11794     10760 
dram[10]:      6480      6879      7294      6080      6446      6449      7690      6052      7381      7039      9284      9305     11361     11531      9981      9933 
dram[11]:      7100      6364      6070      6908      6466      6434      6741      7054      7042      7121      7331      8878     11698     11770     11458     11457 
dram[12]:      9150      6713      6430      6428      6425      6424      6048      6064      8676      8872      6434      7063     12190     11208     11354     12446 
dram[13]:      7050      6047      6089      6040      6420      6418      6460      6421      6913      7420      6259      6914     11243     10663     12679     12374 
dram[14]:      6055      6050      6036      6041      7069      6439      7410      7022      7261      7243     10093     10538     10947     13185     11769     11853 
dram[15]:      6080      6631      6049      7172      6439      6444      6365      6074      7626      7638      7323      8192     12641     13198      9856     10597 
average row accesses per activate:
dram[0]:  8.785714 10.500000  8.400000  7.294117  6.666667  4.566667  9.071428  8.062500  6.473684  6.941176 19.833334 10.909091 25.750000 16.500000  7.400000  8.076923 
dram[1]: 15.000000 12.636364 12.500000 11.909091  4.821429  6.136364  9.416667 11.900000  6.941176 10.181818  7.571429 15.714286 16.571428 13.666667  9.307693 11.090909 
dram[2]: 10.818182 13.555555  9.142858  7.176471  4.846154  5.333333  9.538462  7.470588 26.750000 27.500000 15.571428 13.000000 20.333334 19.833334 16.285715 12.700000 
dram[3]: 11.700000 12.888889  7.687500  7.235294  4.633333  4.750000  9.214286  6.380952  6.764706  5.800000 11.400000 14.750000 14.857142 33.333332 24.750000 20.600000 
dram[4]: 14.444445 11.363636 12.100000 10.166667  5.857143  6.095238  6.944445  7.812500  7.500000  9.769231 10.900000 10.900000 18.500000 28.000000  7.529412  8.200000 
dram[5]:  9.600000  7.250000  7.733333 13.000000  5.000000  5.652174  6.947369  6.842105  6.900000  6.600000 14.375000 14.375000 49.000000 25.000000  9.818182 15.571428 
dram[6]: 10.583333  7.529412 11.900000  7.600000  6.047619  4.814815  7.888889  7.944445  9.538462  7.117647 11.400000 12.333333 12.111111  9.181818 12.444445 12.222222 
dram[7]: 18.666666 19.333334  7.800000  8.066667  5.809524  8.000000  6.476191  8.933333 10.727273  9.333333  8.461538 10.000000 13.625000 16.857143 12.300000 10.818182 
dram[8]: 10.181818 16.285715  7.117647  7.235294  4.750000  5.240000 10.250000 17.714285 17.833334 14.500000 12.000000  8.384615 23.799999 13.222222 11.800000 11.000000 
dram[9]:  9.583333  8.428572  7.529412  8.714286  4.655172  5.333333  7.333333  5.909091 10.272727 11.700000 10.230769 10.666667 21.000000 34.000000 19.799999 12.750000 
dram[10]:  9.846154 11.500000  7.411765 10.909091  5.875000  6.666667  9.769231  5.739130  7.235294  5.500000 14.000000 11.500000 15.000000 14.285714 11.100000  7.466667 
dram[11]: 13.555555 10.333333 14.000000 10.250000  4.962963  5.560000 11.600000 15.000000  7.437500 10.416667 10.600000 11.200000 16.000000 14.375000  8.066667  5.857143 
dram[12]: 13.333333  8.214286  9.083333 12.888889  6.150000  4.620690 10.142858 11.416667  8.200000  5.772727  9.250000  6.937500 18.000000 14.857142 12.333333 12.111111 
dram[13]: 19.166666 17.428572 17.428572  6.777778  6.444445  6.050000  5.956522  8.437500 11.200000 10.000000  9.833333 10.090909 12.666667 15.857142  8.923077 10.333333 
dram[14]:  9.266666 10.692307 11.090909  8.200000  5.950000  5.000000  5.818182  4.807693 10.000000  8.357142 16.333334 14.428572 16.142857 16.857143 10.916667  7.470588 
dram[15]:  6.700000  9.066667 15.250000 11.300000  5.909091  4.888889  7.388889  6.190476  7.882353  8.312500 11.888889 17.666666 49.000000 50.000000  9.333333 15.000000 
average row locality = 30748/3397 = 9.051516
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:        87        87        77        77        78        79        79        77        77        77        78        80        82        80        81        77 
dram[1]:        90        90        77        78        79        77        73        75        79        78        81        80        80        81        77        77 
dram[2]:        87        87        79        78        77        81        79        81        78        77        78        78        80        79        79        81 
dram[3]:        87        90        77        81        78        80        77        79        77        77        81        84        80        80        78        80 
dram[4]:        88        87        79        79        78        82        79        78        77        81        84        86        82        82        78        77 
dram[5]:        87        91        78        78        78        78        78        79        80        78        87        84        80        80        77        78 
dram[6]:        90        87        81        78        78        78        80        80        78        77        80        83        82        80        79        80 
dram[7]:        87        90        81        78        78        78        78        78        79        77        86        89        80        82        77        77 
dram[8]:        83        84        77        77        80        80        78        78        79        79        80        82        81        81        81        78 
dram[9]:        85        85        77        79        79        77        77        78        80        79        84        82        81        80        78        79 
dram[10]:        83        83        80        78        78        81        80        81        80        79        80        81        82        80        80        81 
dram[11]:        83        87        78        82        79        79        77        79        80        79        81        84        80        82        78        80 
dram[12]:        84        83        79        77        77        80        79        78        77        81        80        82        83        81        80        78 
dram[13]:        83        87        77        77        77        77        77        79        79        79        82        80        80        80        78        79 
dram[14]:        92        88        79        77        77        77        79        79        77        78        77        79        83        80        79        81 
dram[15]:        87        88        81        77        77        77        77        77        79        77        79        79        80        82        78        78 
total dram writes = 20522
bank skew: 92/73 = 1.26
chip skew: 1297/1271 = 1.02
average mf latency per bank:
dram[0]:        694       684       739       739       778       763       702       726       716       746       680       688       655       673       742       724
dram[1]:        682       678       719       770       734       756       708       703       713       696       789       693       693       699       743       746
dram[2]:        692       687       720       722       719       721       737       735       688       689       709       682       694       712       697       707
dram[3]:        673       689       710       720       758       740       741       764       681       692       705       702       687       676       661       681
dram[4]:        686       686       755       717       732       733       716       739       713       711       677       659       679       684       761       730
dram[5]:        721       731       703       703       759       763       768       736       743       728       674       693       668       686       698       693
dram[6]:        681       689       697       697       754       732       781       747       719       707       689       692       706       698       678       699
dram[7]:        707       667       718       711       712       726       737       757       672       673       692       696       698       693       706       732
dram[8]:        687       684       709       753       738       733       713       734       688       676       699       690       711       687       696       720
dram[9]:        680       672       708       717       751       759       767       767       668       693       716       673       692       672       685       656
dram[10]:        683       689       717       740       769       752       740       741       719       729       693       681       677       683       723       741
dram[11]:        690       700       741       723       748       751       702       699       721       732       775       685       677       710       750       723
dram[12]:        689       683       684       699       743       744       727       723       690       705       691       703       676       701       701       695
dram[13]:        687       690       732       696       716       714       764       768       674       688       801       686       700       681       722       716
dram[14]:        706       709       712       700       725       724       730       750       715       713       685       687       679       687       738       734
dram[15]:        699       715       721       717       746       727       768       727       747       728       746       684       678       668       708       685
maximum mf latency per bank:
dram[0]:        686       674       737       757       778       728       705       735       708       735       689       712       695       740       751       718
dram[1]:        704       697       719       738       782       695       677       699       745       689       735       728       716       704       728       759
dram[2]:        707       671       717       698       718       720       700       726       690       679       697       687       683       704       706       761
dram[3]:        700       704       698       689       754       775       685       684       702       722       724       708       735       690       671       684
dram[4]:        692       703       687       703       746       722       695       716       744       693       739       671       717       707       737       716
dram[5]:        697       718       696       685       713       730       727       709       709       711       709       702       658       669       692       679
dram[6]:        706       710       683       692       702       736       721       687       719       725       683       682       700       748       715       705
dram[7]:        681       673       720       766       732       691       771       741       773       746       692       694       692       677       681       684
dram[8]:        703       695       744       716       739       683       681       681       673       712       681       708       678       687       731       714
dram[9]:        731       719       701       715       696       708       717       700       698       701       696       698       674       663       689       698
dram[10]:        694       688       720       705       741       707       696       742       737       772       668       672       691       719       692       740
dram[11]:        743       720       745       736       745       717       754       719       714       746       685       683       682       685       718       708
dram[12]:        672       718       693       688       710       708       697       695       707       732       695       713       685       668       723       718
dram[13]:        681       686       717       707       705       707       720       690       715       694       897       703       699       687       701       742
dram[14]:        705       718       702       690       703       716       724       730       713       738       696       672       679       704       704       743
dram[15]:        722       761       798       798       729       725       696       717       713       738       713       673       658       686       685       692
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169751 n_act=230 n_pre=214 n_ref_event=0 n_req=1930 n_rd=657 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.01121
n_activity=67182 dram_eff=0.02873
bk0: 36a 167976i bk1: 39a 168562i bk2: 49a 166854i bk3: 47a 166377i bk4: 62a 165860i bk5: 58a 164576i bk6: 48a 168012i bk7: 52a 167060i bk8: 46a 166414i bk9: 41a 166979i bk10: 41a 169517i bk11: 40a 168349i bk12: 21a 170131i bk13: 19a 169580i bk14: 30a 167523i bk15: 28a 168656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880829
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 0.934014
Bank_Level_Parallism = 1.617042
Bank_Level_Parallism_Col = 1.434751
Bank_Level_Parallism_Ready = 1.039896
write_to_read_ratio_blp_rw_average = 0.513090
GrpLevelPara = 1.344201 

BW Util details:
bwutil = 0.011213 
total_CMD = 172114 
util_bw = 1930 
Wasted_Col = 31416 
Wasted_Row = 12001 
Idle = 126767 

BW Util Bottlenecks: 
RCDc_limit = 14100 
RCDWRc_limit = 6762 
WTRc_limit = 5565 
RTWc_limit = 6832 
CCDLc_limit = 17312 
rwq = 0 
CCDLc_limit_alone = 15798 
WTRc_limit_alone = 4527 
RTWc_limit_alone = 6356 

Commands details: 
total_CMD = 172114 
n_nop = 169751 
Read = 657 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 230 
n_pre = 214 
n_ref = 0 
n_req = 1930 
total_req = 1930 

Dual Bus Interface Util: 
issued_total_row = 444 
issued_total_col = 1930 
Row_Bus_Util =  0.002580 
CoL_Bus_Util = 0.011213 
Either_Row_CoL_Bus_Util = 0.013729 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.004655 
queue_avg = 0.627009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.627009
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169776 n_act=202 n_pre=186 n_ref_event=0 n_req=1960 n_rd=688 n_rd_L2_A=0 n_write=1272 n_wr_bk=0 bw_util=0.01139
n_activity=64805 dram_eff=0.03024
bk0: 45a 168942i bk1: 49a 168773i bk2: 48a 168707i bk3: 53a 168089i bk4: 56a 165038i bk5: 58a 166322i bk6: 40a 168427i bk7: 44a 168517i bk8: 39a 167658i bk9: 34a 168828i bk10: 25a 167463i bk11: 30a 168534i bk12: 36a 168940i bk13: 42a 168337i bk14: 44a 168031i bk15: 45a 168331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896939
Row_Buffer_Locality_read = 0.816860
Row_Buffer_Locality_write = 0.940252
Bank_Level_Parallism = 1.588720
Bank_Level_Parallism_Col = 1.417150
Bank_Level_Parallism_Ready = 1.056633
write_to_read_ratio_blp_rw_average = 0.547477
GrpLevelPara = 1.322611 

BW Util details:
bwutil = 0.011388 
total_CMD = 172114 
util_bw = 1960 
Wasted_Col = 30230 
Wasted_Row = 9886 
Idle = 130038 

BW Util Bottlenecks: 
RCDc_limit = 12103 
RCDWRc_limit = 6188 
WTRc_limit = 4868 
RTWc_limit = 7092 
CCDLc_limit = 17128 
rwq = 0 
CCDLc_limit_alone = 16053 
WTRc_limit_alone = 4179 
RTWc_limit_alone = 6706 

Commands details: 
total_CMD = 172114 
n_nop = 169776 
Read = 688 
Write = 1272 
L2_Alloc = 0 
L2_WB = 0 
n_act = 202 
n_pre = 186 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 388 
issued_total_col = 1960 
Row_Bus_Util =  0.002254 
CoL_Bus_Util = 0.011388 
Either_Row_CoL_Bus_Util = 0.013584 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.004277 
queue_avg = 0.535122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.535122
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169858 n_act=183 n_pre=167 n_ref_event=0 n_req=1908 n_rd=629 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.01109
n_activity=60958 dram_eff=0.0313
bk0: 32a 168916i bk1: 35a 168992i bk2: 49a 167808i bk3: 44a 167059i bk4: 49a 164989i bk5: 47a 165556i bk6: 45a 168102i bk7: 46a 167303i bk8: 29a 169806i bk9: 33a 170005i bk10: 31a 169432i bk11: 26a 169271i bk12: 42a 169668i bk13: 40a 169552i bk14: 35a 169674i bk15: 46a 168609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904088
Row_Buffer_Locality_read = 0.807631
Row_Buffer_Locality_write = 0.951525
Bank_Level_Parallism = 1.564849
Bank_Level_Parallism_Col = 1.406295
Bank_Level_Parallism_Ready = 1.049790
write_to_read_ratio_blp_rw_average = 0.544395
GrpLevelPara = 1.324902 

BW Util details:
bwutil = 0.011086 
total_CMD = 172114 
util_bw = 1908 
Wasted_Col = 27965 
Wasted_Row = 9102 
Idle = 133139 

BW Util Bottlenecks: 
RCDc_limit = 11635 
RCDWRc_limit = 5053 
WTRc_limit = 4659 
RTWc_limit = 5937 
CCDLc_limit = 16016 
rwq = 0 
CCDLc_limit_alone = 15043 
WTRc_limit_alone = 3893 
RTWc_limit_alone = 5730 

Commands details: 
total_CMD = 172114 
n_nop = 169858 
Read = 629 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 183 
n_pre = 167 
n_ref = 0 
n_req = 1908 
total_req = 1908 

Dual Bus Interface Util: 
issued_total_row = 350 
issued_total_col = 1908 
Row_Bus_Util =  0.002034 
CoL_Bus_Util = 0.011086 
Either_Row_CoL_Bus_Util = 0.013108 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000887 
queue_avg = 0.452078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.452078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169820 n_act=219 n_pre=203 n_ref_event=0 n_req=1883 n_rd=597 n_rd_L2_A=0 n_write=1286 n_wr_bk=0 bw_util=0.01094
n_activity=59791 dram_eff=0.03149
bk0: 30a 168965i bk1: 26a 168865i bk2: 46a 167403i bk3: 42a 167209i bk4: 61a 163561i bk5: 53a 164204i bk6: 52a 167665i bk7: 55a 166174i bk8: 38a 167200i bk9: 39a 165958i bk10: 33a 168792i bk11: 34a 169226i bk12: 24a 169514i bk13: 20a 170672i bk14: 21a 170503i bk15: 23a 170033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883696
Row_Buffer_Locality_read = 0.765494
Row_Buffer_Locality_write = 0.938569
Bank_Level_Parallism = 1.697149
Bank_Level_Parallism_Col = 1.442723
Bank_Level_Parallism_Ready = 1.056293
write_to_read_ratio_blp_rw_average = 0.524456
GrpLevelPara = 1.350452 

BW Util details:
bwutil = 0.010940 
total_CMD = 172114 
util_bw = 1883 
Wasted_Col = 29726 
Wasted_Row = 9497 
Idle = 131008 

BW Util Bottlenecks: 
RCDc_limit = 13540 
RCDWRc_limit = 6347 
WTRc_limit = 4290 
RTWc_limit = 7175 
CCDLc_limit = 16580 
rwq = 0 
CCDLc_limit_alone = 15337 
WTRc_limit_alone = 3475 
RTWc_limit_alone = 6747 

Commands details: 
total_CMD = 172114 
n_nop = 169820 
Read = 597 
Write = 1286 
L2_Alloc = 0 
L2_WB = 0 
n_act = 219 
n_pre = 203 
n_ref = 0 
n_req = 1883 
total_req = 1883 

Dual Bus Interface Util: 
issued_total_row = 422 
issued_total_col = 1883 
Row_Bus_Util =  0.002452 
CoL_Bus_Util = 0.010940 
Either_Row_CoL_Bus_Util = 0.013328 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.004795 
queue_avg = 0.547277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.547277
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169781 n_act=209 n_pre=193 n_ref_event=0 n_req=1938 n_rd=641 n_rd_L2_A=0 n_write=1297 n_wr_bk=0 bw_util=0.01126
n_activity=64835 dram_eff=0.02989
bk0: 42a 169091i bk1: 38a 168339i bk2: 42a 168969i bk3: 43a 168175i bk4: 45a 166144i bk5: 46a 166507i bk6: 46a 167127i bk7: 47a 167511i bk8: 43a 167067i bk9: 46a 168244i bk10: 25a 168343i bk11: 23a 168968i bk12: 29a 169434i bk13: 30a 169968i bk14: 50a 166260i bk15: 46a 167406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892157
Row_Buffer_Locality_read = 0.798752
Row_Buffer_Locality_write = 0.938319
Bank_Level_Parallism = 1.632029
Bank_Level_Parallism_Col = 1.473064
Bank_Level_Parallism_Ready = 1.047988
write_to_read_ratio_blp_rw_average = 0.514528
GrpLevelPara = 1.357641 

BW Util details:
bwutil = 0.011260 
total_CMD = 172114 
util_bw = 1938 
Wasted_Col = 29300 
Wasted_Row = 10556 
Idle = 130320 

BW Util Bottlenecks: 
RCDc_limit = 12403 
RCDWRc_limit = 6474 
WTRc_limit = 7053 
RTWc_limit = 5541 
CCDLc_limit = 17421 
rwq = 0 
CCDLc_limit_alone = 15529 
WTRc_limit_alone = 5330 
RTWc_limit_alone = 5372 

Commands details: 
total_CMD = 172114 
n_nop = 169781 
Read = 641 
Write = 1297 
L2_Alloc = 0 
L2_WB = 0 
n_act = 209 
n_pre = 193 
n_ref = 0 
n_req = 1938 
total_req = 1938 

Dual Bus Interface Util: 
issued_total_row = 402 
issued_total_col = 1938 
Row_Bus_Util =  0.002336 
CoL_Bus_Util = 0.011260 
Either_Row_CoL_Bus_Util = 0.013555 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.003000 
queue_avg = 0.496694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.496694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169734 n_act=226 n_pre=210 n_ref_event=0 n_req=1959 n_rd=668 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.01138
n_activity=62397 dram_eff=0.0314
bk0: 57a 167026i bk1: 54a 166347i bk2: 38a 167814i bk3: 39a 169211i bk4: 52a 165034i bk5: 52a 165873i bk6: 54a 166519i bk7: 51a 166665i bk8: 58a 165945i bk9: 54a 166255i bk10: 28a 168817i bk11: 31a 169120i bk12: 18a 170860i bk13: 20a 170197i bk14: 31a 168867i bk15: 31a 169671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884635
Row_Buffer_Locality_read = 0.794910
Row_Buffer_Locality_write = 0.931061
Bank_Level_Parallism = 1.718052
Bank_Level_Parallism_Col = 1.437512
Bank_Level_Parallism_Ready = 1.041348
write_to_read_ratio_blp_rw_average = 0.561549
GrpLevelPara = 1.352856 

BW Util details:
bwutil = 0.011382 
total_CMD = 172114 
util_bw = 1959 
Wasted_Col = 30523 
Wasted_Row = 9171 
Idle = 130461 

BW Util Bottlenecks: 
RCDc_limit = 13167 
RCDWRc_limit = 7213 
WTRc_limit = 4571 
RTWc_limit = 7098 
CCDLc_limit = 17538 
rwq = 0 
CCDLc_limit_alone = 16593 
WTRc_limit_alone = 4035 
RTWc_limit_alone = 6689 

Commands details: 
total_CMD = 172114 
n_nop = 169734 
Read = 668 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1959 
Row_Bus_Util =  0.002533 
CoL_Bus_Util = 0.011382 
Either_Row_CoL_Bus_Util = 0.013828 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.006303 
queue_avg = 0.632343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.632343
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169757 n_act=225 n_pre=209 n_ref_event=0 n_req=1932 n_rd=641 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.01123
n_activity=63663 dram_eff=0.03035
bk0: 37a 168324i bk1: 41a 167246i bk2: 38a 168369i bk3: 36a 167134i bk4: 49a 166218i bk5: 52a 164722i bk6: 62a 166128i bk7: 63a 166625i bk8: 46a 167740i bk9: 44a 166878i bk10: 34a 168569i bk11: 28a 168899i bk12: 27a 169025i bk13: 21a 168670i bk14: 33a 169181i bk15: 30a 169359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883540
Row_Buffer_Locality_read = 0.776911
Row_Buffer_Locality_write = 0.936483
Bank_Level_Parallism = 1.648047
Bank_Level_Parallism_Col = 1.444957
Bank_Level_Parallism_Ready = 1.049689
write_to_read_ratio_blp_rw_average = 0.534579
GrpLevelPara = 1.366914 

BW Util details:
bwutil = 0.011225 
total_CMD = 172114 
util_bw = 1932 
Wasted_Col = 31570 
Wasted_Row = 10592 
Idle = 128020 

BW Util Bottlenecks: 
RCDc_limit = 13795 
RCDWRc_limit = 6653 
WTRc_limit = 5515 
RTWc_limit = 8918 
CCDLc_limit = 16533 
rwq = 0 
CCDLc_limit_alone = 15496 
WTRc_limit_alone = 4955 
RTWc_limit_alone = 8441 

Commands details: 
total_CMD = 172114 
n_nop = 169757 
Read = 641 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 225 
n_pre = 209 
n_ref = 0 
n_req = 1932 
total_req = 1932 

Dual Bus Interface Util: 
issued_total_row = 434 
issued_total_col = 1932 
Row_Bus_Util =  0.002522 
CoL_Bus_Util = 0.011225 
Either_Row_CoL_Bus_Util = 0.013694 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.003818 
queue_avg = 0.547312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.547312
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169845 n_act=197 n_pre=181 n_ref_event=0 n_req=1897 n_rd=602 n_rd_L2_A=0 n_write=1295 n_wr_bk=0 bw_util=0.01102
n_activity=62926 dram_eff=0.03015
bk0: 25a 169816i bk1: 26a 169296i bk2: 36a 167548i bk3: 43a 167491i bk4: 44a 166201i bk5: 42a 167967i bk6: 58a 166200i bk7: 56a 167243i bk8: 39a 168028i bk9: 35a 167751i bk10: 24a 167813i bk11: 21a 167983i bk12: 29a 169317i bk13: 36a 169803i bk14: 46a 168911i bk15: 42a 168560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896152
Row_Buffer_Locality_read = 0.802326
Row_Buffer_Locality_write = 0.939768
Bank_Level_Parallism = 1.586826
Bank_Level_Parallism_Col = 1.384489
Bank_Level_Parallism_Ready = 1.040063
write_to_read_ratio_blp_rw_average = 0.578142
GrpLevelPara = 1.318799 

BW Util details:
bwutil = 0.011022 
total_CMD = 172114 
util_bw = 1897 
Wasted_Col = 29901 
Wasted_Row = 9664 
Idle = 130652 

BW Util Bottlenecks: 
RCDc_limit = 11520 
RCDWRc_limit = 6317 
WTRc_limit = 4539 
RTWc_limit = 7918 
CCDLc_limit = 15706 
rwq = 0 
CCDLc_limit_alone = 14823 
WTRc_limit_alone = 3867 
RTWc_limit_alone = 7707 

Commands details: 
total_CMD = 172114 
n_nop = 169845 
Read = 602 
Write = 1295 
L2_Alloc = 0 
L2_WB = 0 
n_act = 197 
n_pre = 181 
n_ref = 0 
n_req = 1897 
total_req = 1897 

Dual Bus Interface Util: 
issued_total_row = 378 
issued_total_col = 1897 
Row_Bus_Util =  0.002196 
CoL_Bus_Util = 0.011022 
Either_Row_CoL_Bus_Util = 0.013183 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.002644 
queue_avg = 0.621263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.621263
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169854 n_act=195 n_pre=179 n_ref_event=0 n_req=1898 n_rd=620 n_rd_L2_A=0 n_write=1278 n_wr_bk=0 bw_util=0.01103
n_activity=62778 dram_eff=0.03023
bk0: 29a 168419i bk1: 30a 169592i bk2: 44a 167222i bk3: 46a 167125i bk4: 53a 164326i bk5: 51a 165655i bk6: 45a 168749i bk7: 46a 169428i bk8: 28a 169598i bk9: 37a 169032i bk10: 28a 169015i bk11: 27a 167251i bk12: 38a 169854i bk13: 38a 169372i bk14: 37a 168702i bk15: 43a 168436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897260
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.944444
Bank_Level_Parallism = 1.595021
Bank_Level_Parallism_Col = 1.444592
Bank_Level_Parallism_Ready = 1.042150
write_to_read_ratio_blp_rw_average = 0.538337
GrpLevelPara = 1.354538 

BW Util details:
bwutil = 0.011028 
total_CMD = 172114 
util_bw = 1898 
Wasted_Col = 28309 
Wasted_Row = 9884 
Idle = 132023 

BW Util Bottlenecks: 
RCDc_limit = 11968 
RCDWRc_limit = 5730 
WTRc_limit = 4212 
RTWc_limit = 6654 
CCDLc_limit = 16476 
rwq = 0 
CCDLc_limit_alone = 15165 
WTRc_limit_alone = 3149 
RTWc_limit_alone = 6406 

Commands details: 
total_CMD = 172114 
n_nop = 169854 
Read = 620 
Write = 1278 
L2_Alloc = 0 
L2_WB = 0 
n_act = 195 
n_pre = 179 
n_ref = 0 
n_req = 1898 
total_req = 1898 

Dual Bus Interface Util: 
issued_total_row = 374 
issued_total_col = 1898 
Row_Bus_Util =  0.002173 
CoL_Bus_Util = 0.011028 
Either_Row_CoL_Bus_Util = 0.013131 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005310 
queue_avg = 0.485446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.485446
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169797 n_act=217 n_pre=201 n_ref_event=0 n_req=1907 n_rd=627 n_rd_L2_A=0 n_write=1280 n_wr_bk=0 bw_util=0.01108
n_activity=64476 dram_eff=0.02958
bk0: 30a 168451i bk1: 33a 167451i bk2: 51a 167137i bk3: 43a 167717i bk4: 56a 165031i bk5: 51a 165655i bk6: 55a 166514i bk7: 52a 165669i bk8: 33a 168290i bk9: 38a 168176i bk10: 49a 167948i bk11: 46a 168220i bk12: 24a 170357i bk13: 22a 170581i bk14: 21a 170015i bk15: 23a 169346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886209
Row_Buffer_Locality_read = 0.779904
Row_Buffer_Locality_write = 0.938281
Bank_Level_Parallism = 1.655054
Bank_Level_Parallism_Col = 1.443119
Bank_Level_Parallism_Ready = 1.029366
write_to_read_ratio_blp_rw_average = 0.525408
GrpLevelPara = 1.361896 

BW Util details:
bwutil = 0.011080 
total_CMD = 172114 
util_bw = 1907 
Wasted_Col = 29552 
Wasted_Row = 10336 
Idle = 130319 

BW Util Bottlenecks: 
RCDc_limit = 13315 
RCDWRc_limit = 6375 
WTRc_limit = 5308 
RTWc_limit = 6121 
CCDLc_limit = 16610 
rwq = 0 
CCDLc_limit_alone = 15228 
WTRc_limit_alone = 4212 
RTWc_limit_alone = 5835 

Commands details: 
total_CMD = 172114 
n_nop = 169797 
Read = 627 
Write = 1280 
L2_Alloc = 0 
L2_WB = 0 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 1907 
total_req = 1907 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 1907 
Row_Bus_Util =  0.002429 
CoL_Bus_Util = 0.011080 
Either_Row_CoL_Bus_Util = 0.013462 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.003453 
queue_avg = 0.532223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.532223
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169761 n_act=228 n_pre=212 n_ref_event=0 n_req=1928 n_rd=641 n_rd_L2_A=0 n_write=1287 n_wr_bk=0 bw_util=0.0112
n_activity=63551 dram_eff=0.03034
bk0: 45a 168182i bk1: 32a 168920i bk2: 46a 166333i bk3: 42a 168179i bk4: 63a 165232i bk5: 59a 165612i bk6: 47a 168150i bk7: 51a 165447i bk8: 43a 166938i bk9: 42a 165261i bk10: 32a 168797i bk11: 34a 168833i bk12: 23a 169644i bk13: 20a 169548i bk14: 31a 169043i bk15: 31a 167517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881743
Row_Buffer_Locality_read = 0.780031
Row_Buffer_Locality_write = 0.932401
Bank_Level_Parallism = 1.670559
Bank_Level_Parallism_Col = 1.448622
Bank_Level_Parallism_Ready = 1.030602
write_to_read_ratio_blp_rw_average = 0.552842
GrpLevelPara = 1.385198 

BW Util details:
bwutil = 0.011202 
total_CMD = 172114 
util_bw = 1928 
Wasted_Col = 31715 
Wasted_Row = 10723 
Idle = 127748 

BW Util Bottlenecks: 
RCDc_limit = 13579 
RCDWRc_limit = 7055 
WTRc_limit = 6183 
RTWc_limit = 7964 
CCDLc_limit = 16913 
rwq = 0 
CCDLc_limit_alone = 15590 
WTRc_limit_alone = 5209 
RTWc_limit_alone = 7615 

Commands details: 
total_CMD = 172114 
n_nop = 169761 
Read = 641 
Write = 1287 
L2_Alloc = 0 
L2_WB = 0 
n_act = 228 
n_pre = 212 
n_ref = 0 
n_req = 1928 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 1928 
Row_Bus_Util =  0.002556 
CoL_Bus_Util = 0.011202 
Either_Row_CoL_Bus_Util = 0.013671 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.006375 
queue_avg = 0.712505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.712505
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169781 n_act=211 n_pre=195 n_ref_event=0 n_req=1937 n_rd=649 n_rd_L2_A=0 n_write=1288 n_wr_bk=0 bw_util=0.01125
n_activity=65452 dram_eff=0.02959
bk0: 39a 169026i bk1: 37a 167801i bk2: 48a 168941i bk3: 41a 167909i bk4: 55a 165052i bk5: 60a 165236i bk6: 39a 168771i bk7: 41a 168764i bk8: 39a 167289i bk9: 46a 167947i bk10: 25a 168765i bk11: 28a 168372i bk12: 32a 169281i bk13: 33a 169337i bk14: 43a 167435i bk15: 43a 166407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891069
Row_Buffer_Locality_read = 0.795069
Row_Buffer_Locality_write = 0.939441
Bank_Level_Parallism = 1.633677
Bank_Level_Parallism_Col = 1.461563
Bank_Level_Parallism_Ready = 1.048012
write_to_read_ratio_blp_rw_average = 0.533751
GrpLevelPara = 1.349773 

BW Util details:
bwutil = 0.011254 
total_CMD = 172114 
util_bw = 1937 
Wasted_Col = 30107 
Wasted_Row = 10454 
Idle = 129616 

BW Util Bottlenecks: 
RCDc_limit = 12833 
RCDWRc_limit = 6305 
WTRc_limit = 5317 
RTWc_limit = 7997 
CCDLc_limit = 17142 
rwq = 0 
CCDLc_limit_alone = 15287 
WTRc_limit_alone = 4064 
RTWc_limit_alone = 7395 

Commands details: 
total_CMD = 172114 
n_nop = 169781 
Read = 649 
Write = 1288 
L2_Alloc = 0 
L2_WB = 0 
n_act = 211 
n_pre = 195 
n_ref = 0 
n_req = 1937 
total_req = 1937 

Dual Bus Interface Util: 
issued_total_row = 406 
issued_total_col = 1937 
Row_Bus_Util =  0.002359 
CoL_Bus_Util = 0.011254 
Either_Row_CoL_Bus_Util = 0.013555 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.004286 
queue_avg = 0.549938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.549938
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169805 n_act=215 n_pre=199 n_ref_event=0 n_req=1900 n_rd=621 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.01104
n_activity=66407 dram_eff=0.02861
bk0: 36a 169139i bk1: 32a 167998i bk2: 30a 168383i bk3: 39a 168999i bk4: 46a 166464i bk5: 54a 164497i bk6: 63a 167641i bk7: 59a 168273i bk8: 46a 167850i bk9: 46a 165647i bk10: 31a 168680i bk11: 29a 167427i bk12: 25a 170002i bk13: 23a 169899i bk14: 31a 169176i bk15: 31a 169283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886842
Row_Buffer_Locality_read = 0.790660
Row_Buffer_Locality_write = 0.933542
Bank_Level_Parallism = 1.543180
Bank_Level_Parallism_Col = 1.376145
Bank_Level_Parallism_Ready = 1.028421
write_to_read_ratio_blp_rw_average = 0.547580
GrpLevelPara = 1.339322 

BW Util details:
bwutil = 0.011039 
total_CMD = 172114 
util_bw = 1900 
Wasted_Col = 29781 
Wasted_Row = 11325 
Idle = 129108 

BW Util Bottlenecks: 
RCDc_limit = 12579 
RCDWRc_limit = 6929 
WTRc_limit = 3127 
RTWc_limit = 7250 
CCDLc_limit = 15073 
rwq = 0 
CCDLc_limit_alone = 14453 
WTRc_limit_alone = 2827 
RTWc_limit_alone = 6930 

Commands details: 
total_CMD = 172114 
n_nop = 169805 
Read = 621 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 215 
n_pre = 199 
n_ref = 0 
n_req = 1900 
total_req = 1900 

Dual Bus Interface Util: 
issued_total_row = 414 
issued_total_col = 1900 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.011039 
Either_Row_CoL_Bus_Util = 0.013416 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.002165 
queue_avg = 0.513433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.513433
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169832 n_act=200 n_pre=184 n_ref_event=0 n_req=1906 n_rd=635 n_rd_L2_A=0 n_write=1271 n_wr_bk=0 bw_util=0.01107
n_activity=63492 dram_eff=0.03002
bk0: 32a 169786i bk1: 35a 169629i bk2: 45a 169606i bk3: 45a 167380i bk4: 39a 167431i bk5: 44a 166530i bk6: 60a 165981i bk7: 56a 167766i bk8: 33a 168617i bk9: 31a 168704i bk10: 36a 168268i bk11: 31a 168557i bk12: 34a 169026i bk13: 31a 169164i bk14: 38a 168131i bk15: 45a 168125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895068
Row_Buffer_Locality_read = 0.796850
Row_Buffer_Locality_write = 0.944138
Bank_Level_Parallism = 1.569408
Bank_Level_Parallism_Col = 1.420208
Bank_Level_Parallism_Ready = 1.040923
write_to_read_ratio_blp_rw_average = 0.529738
GrpLevelPara = 1.353253 

BW Util details:
bwutil = 0.011074 
total_CMD = 172114 
util_bw = 1906 
Wasted_Col = 27799 
Wasted_Row = 10456 
Idle = 131953 

BW Util Bottlenecks: 
RCDc_limit = 12468 
RCDWRc_limit = 5721 
WTRc_limit = 3703 
RTWc_limit = 5781 
CCDLc_limit = 15884 
rwq = 0 
CCDLc_limit_alone = 14987 
WTRc_limit_alone = 2982 
RTWc_limit_alone = 5605 

Commands details: 
total_CMD = 172114 
n_nop = 169832 
Read = 635 
Write = 1271 
L2_Alloc = 0 
L2_WB = 0 
n_act = 200 
n_pre = 184 
n_ref = 0 
n_req = 1906 
total_req = 1906 

Dual Bus Interface Util: 
issued_total_row = 384 
issued_total_col = 1906 
Row_Bus_Util =  0.002231 
CoL_Bus_Util = 0.011074 
Either_Row_CoL_Bus_Util = 0.013259 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.003506 
queue_avg = 0.454792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.454792
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169744 n_act=228 n_pre=212 n_ref_event=0 n_req=1940 n_rd=658 n_rd_L2_A=0 n_write=1282 n_wr_bk=0 bw_util=0.01127
n_activity=64122 dram_eff=0.03025
bk0: 47a 167191i bk1: 51a 167690i bk2: 43a 168722i bk3: 46a 168007i bk4: 42a 166773i bk5: 43a 166154i bk6: 49a 165798i bk7: 46a 165202i bk8: 43a 168474i bk9: 39a 167722i bk10: 21a 169227i bk11: 22a 169109i bk12: 30a 169481i bk13: 38a 169317i bk14: 52a 167776i bk15: 46a 167273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882474
Row_Buffer_Locality_read = 0.785714
Row_Buffer_Locality_write = 0.932137
Bank_Level_Parallism = 1.654950
Bank_Level_Parallism_Col = 1.443036
Bank_Level_Parallism_Ready = 1.050515
write_to_read_ratio_blp_rw_average = 0.537527
GrpLevelPara = 1.360649 

BW Util details:
bwutil = 0.011272 
total_CMD = 172114 
util_bw = 1940 
Wasted_Col = 30040 
Wasted_Row = 11434 
Idle = 128700 

BW Util Bottlenecks: 
RCDc_limit = 13609 
RCDWRc_limit = 7024 
WTRc_limit = 4008 
RTWc_limit = 7060 
CCDLc_limit = 16929 
rwq = 0 
CCDLc_limit_alone = 15946 
WTRc_limit_alone = 3320 
RTWc_limit_alone = 6765 

Commands details: 
total_CMD = 172114 
n_nop = 169744 
Read = 658 
Write = 1282 
L2_Alloc = 0 
L2_WB = 0 
n_act = 228 
n_pre = 212 
n_ref = 0 
n_req = 1940 
total_req = 1940 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 1940 
Row_Bus_Util =  0.002556 
CoL_Bus_Util = 0.011272 
Either_Row_CoL_Bus_Util = 0.013770 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.004219 
queue_avg = 0.567142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.567142
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172114 n_nop=169790 n_act=212 n_pre=196 n_ref_event=0 n_req=1925 n_rd=652 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.01118
n_activity=63149 dram_eff=0.03048
bk0: 47a 166445i bk1: 48a 167300i bk2: 41a 168534i bk3: 36a 168491i bk4: 53a 165917i bk5: 55a 165037i bk6: 56a 166824i bk7: 53a 166094i bk8: 55a 166866i bk9: 56a 167017i bk10: 28a 169132i bk11: 27a 169963i bk12: 18a 170839i bk13: 18a 170672i bk14: 34a 168585i bk15: 27a 169681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889870
Row_Buffer_Locality_read = 0.797546
Row_Buffer_Locality_write = 0.937156
Bank_Level_Parallism = 1.615352
Bank_Level_Parallism_Col = 1.398932
Bank_Level_Parallism_Ready = 1.031688
write_to_read_ratio_blp_rw_average = 0.539669
GrpLevelPara = 1.334495 

BW Util details:
bwutil = 0.011184 
total_CMD = 172114 
util_bw = 1925 
Wasted_Col = 30033 
Wasted_Row = 10356 
Idle = 129800 

BW Util Bottlenecks: 
RCDc_limit = 12757 
RCDWRc_limit = 6468 
WTRc_limit = 5177 
RTWc_limit = 5976 
CCDLc_limit = 16268 
rwq = 0 
CCDLc_limit_alone = 15060 
WTRc_limit_alone = 4318 
RTWc_limit_alone = 5627 

Commands details: 
total_CMD = 172114 
n_nop = 169790 
Read = 652 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 212 
n_pre = 196 
n_ref = 0 
n_req = 1925 
total_req = 1925 

Dual Bus Interface Util: 
issued_total_row = 408 
issued_total_col = 1925 
Row_Bus_Util =  0.002371 
CoL_Bus_Util = 0.011184 
Either_Row_CoL_Bus_Util = 0.013503 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.003873 
queue_avg = 0.572591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.572591

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1250, Miss = 969, Miss_rate = 0.775, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[1]: Access = 1225, Miss = 961, Miss_rate = 0.784, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 1288, Miss = 978, Miss_rate = 0.759, Pending_hits = 33, Reservation_fails = 586
L2_cache_bank[3]: Access = 1244, Miss = 982, Miss_rate = 0.789, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[4]: Access = 1163, Miss = 954, Miss_rate = 0.820, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 1259, Miss = 954, Miss_rate = 0.758, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[6]: Access = 1207, Miss = 963, Miss_rate = 0.798, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[7]: Access = 1170, Miss = 920, Miss_rate = 0.786, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[8]: Access = 1254, Miss = 974, Miss_rate = 0.777, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[9]: Access = 1208, Miss = 964, Miss_rate = 0.798, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[10]: Access = 1274, Miss = 979, Miss_rate = 0.768, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[11]: Access = 1248, Miss = 980, Miss_rate = 0.785, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[12]: Access = 1211, Miss = 951, Miss_rate = 0.785, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[13]: Access = 1237, Miss = 981, Miss_rate = 0.793, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[14]: Access = 1185, Miss = 958, Miss_rate = 0.808, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[15]: Access = 1187, Miss = 939, Miss_rate = 0.791, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[16]: Access = 1180, Miss = 943, Miss_rate = 0.799, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[17]: Access = 1246, Miss = 955, Miss_rate = 0.766, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[18]: Access = 1196, Miss = 954, Miss_rate = 0.798, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[19]: Access = 1197, Miss = 953, Miss_rate = 0.796, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[20]: Access = 1237, Miss = 962, Miss_rate = 0.778, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[21]: Access = 1223, Miss = 966, Miss_rate = 0.790, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[22]: Access = 1265, Miss = 972, Miss_rate = 0.768, Pending_hits = 38, Reservation_fails = 797
L2_cache_bank[23]: Access = 1229, Miss = 965, Miss_rate = 0.785, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[24]: Access = 1193, Miss = 952, Miss_rate = 0.798, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[25]: Access = 1196, Miss = 948, Miss_rate = 0.793, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[26]: Access = 1217, Miss = 959, Miss_rate = 0.788, Pending_hits = 45, Reservation_fails = 797
L2_cache_bank[27]: Access = 1203, Miss = 947, Miss_rate = 0.787, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[28]: Access = 1261, Miss = 967, Miss_rate = 0.767, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[29]: Access = 1207, Miss = 973, Miss_rate = 0.806, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[30]: Access = 1264, Miss = 958, Miss_rate = 0.758, Pending_hits = 38, Reservation_fails = 492
L2_cache_bank[31]: Access = 1225, Miss = 967, Miss_rate = 0.789, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 39149
L2_total_cache_misses = 30748
L2_total_cache_miss_rate = 0.7854
L2_total_cache_pending_hits = 915
L2_total_cache_reservation_fails = 2672
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 915
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18627
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2672
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=39149
icnt_total_pkts_simt_to_mem=39149
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39149
Req_Network_cycles = 29502
Req_Network_injected_packets_per_cycle =       1.3270 
Req_Network_conflicts_per_cycle =       0.0901
Req_Network_conflicts_per_cycle_util =       0.1726
Req_Bank_Level_Parallism =       2.5433
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0478
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0415

Reply_Network_injected_packets_num = 39149
Reply_Network_cycles = 29502
Reply_Network_injected_packets_per_cycle =        1.3270
Reply_Network_conflicts_per_cycle =        0.9743
Reply_Network_conflicts_per_cycle_util =       1.8506
Reply_Bank_Level_Parallism =       2.5205
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0719
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1659
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1311934 (inst/sec)
gpgpu_simulation_rate = 5900 (cycle/sec)
gpgpu_silicon_slowdown = 203389x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
