# Reading D:/Quartus_Prime_Lite_v19_1/modelsim_ase/tcl/vsim/pref.tcl
# do mux53beh_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus_Prime_Lite_v19_1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Quartus\ Projects/mux53beh {D:/Quartus Projects/mux53beh/mux53beh.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:26 on Nov 23,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus Projects/mux53beh" D:/Quartus Projects/mux53beh/mux53beh.sv 
# -- Compiling module mux53beh
# 
# Top level modules:
# 	mux53beh
# End time: 17:20:26 on Nov 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim mux53beh
# vsim mux53beh 
# Start time: 17:20:38 on Nov 23,2024
# Loading sv_std.std
# Loading work.mux53beh
add wave *
force u 1
force v 1
force w 0
force x 1
force y 0
force s 0
run
# End time: 17:22:28 on Nov 23,2024, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
