0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/bc_buffer/sim/sim.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1708749532,verilog,,,,fifo_generator_0,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/bc_buffer/sim/sim.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/bc_buffer/src/bc_buffer.sv,1708726450,systemVerilog,,C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/bc_buffer/test/bc_buffer_tb.sv,,bc_buffer,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/bc_buffer/test/bc_buffer_tb.sv,1708726450,systemVerilog,,,,bc_buffer_tb,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/serdes/src/serdes.sv,1706309268,systemVerilog,,,,serdes,,uvm,,,,,,
