FIRRTL version 1.2.0
circuit SimTop :
  module SRAMTemplate :
    input clock : Clock
    input reset : Reset
    output io : { flip r : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<3>}}, flip resp : { data : { tag : UInt<35>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>}[1]}}, flip w : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { setIdx : UInt<3>, data : { tag : UInt<35>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>}}}}} @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    smem array : UInt<80>[1] [8] @[src/main/scala/utils/SRAMTemplate.scala 76:26]
    wire resetState : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    resetState <= UInt<1>("h0") @[src/main/scala/utils/SRAMTemplate.scala 77:41]
    wire resetSet : UInt @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    resetSet <= UInt<1>("h0") @[src/main/scala/utils/SRAMTemplate.scala 77:60]
    reg _resetState : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[src/main/scala/utils/SRAMTemplate.scala 80:30]
    reg _resetSet : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire resetFinish : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    resetFinish <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _resetState : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(_resetSet, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(_resetSet, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      _resetSet <= _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      resetFinish <= wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    when resetFinish : @[src/main/scala/utils/SRAMTemplate.scala 82:24]
      _resetState <= UInt<1>("h0") @[src/main/scala/utils/SRAMTemplate.scala 82:38]
    resetState <= _resetState @[src/main/scala/utils/SRAMTemplate.scala 84:16]
    resetSet <= _resetSet @[src/main/scala/utils/SRAMTemplate.scala 85:14]
    node wen = or(io.w.req.valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io.r.req.valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node setIdx = mux(resetState, resetSet, io.w.req.bits.setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    wire _wdataword_WIRE : UInt<80> @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    _wdataword_WIRE <= UInt<1>("h0") @[src/main/scala/utils/SRAMTemplate.scala 92:47]
    node wdataword_lo = cat(io.w.req.bits.data.brIdx, io.w.req.bits.data.valid) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node wdataword_hi_hi = cat(io.w.req.bits.data.tag, io.w.req.bits.data._type) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node wdataword_hi = cat(wdataword_hi_hi, io.w.req.bits.data.target) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node _wdataword_T = cat(wdataword_hi, wdataword_lo) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node wdataword = mux(resetState, _wdataword_WIRE, _wdataword_T) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node waymask = mux(resetState, UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    wire wdata : UInt<80>[1] @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    wdata[0] <= wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:22]
    when wen : @[src/main/scala/utils/SRAMTemplate.scala 95:14]
      node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
      node _T_1 = or(setIdx, UInt<3>("h0"))
      node _T_2 = bits(_T_1, 2, 0)
      write mport MPORT = array[_T_2], clock
      when _T :
        MPORT[0] <= wdata[0]
    wire _rdata_WIRE : UInt @[src/main/scala/utils/Hold.scala 28:87]
    _rdata_WIRE is invalid @[src/main/scala/utils/Hold.scala 28:87]
    when realRen : @[src/main/scala/utils/Hold.scala 28:87]
      _rdata_WIRE <= io.r.req.bits.setIdx @[src/main/scala/utils/Hold.scala 28:87]
      node _rdata_T = or(_rdata_WIRE, UInt<3>("h0")) @[src/main/scala/utils/Hold.scala 28:87]
      node _rdata_T_1 = bits(_rdata_T, 2, 0) @[src/main/scala/utils/Hold.scala 28:87]
      read mport rdata_MPORT = array[_rdata_T_1], clock @[src/main/scala/utils/Hold.scala 28:87]
    reg rdata_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rdata_REG) @[src/main/scala/utils/Hold.scala 28:106]
    rdata_REG <= realRen @[src/main/scala/utils/Hold.scala 28:106]
    wire _rdata_WIRE_1 : UInt<80>[1] @[src/main/scala/utils/Hold.scala 23:81]
    _rdata_WIRE_1[0] <= UInt<80>("h0") @[src/main/scala/utils/Hold.scala 23:81]
    reg rdata_r : UInt<80>[1], clock with :
      reset => (reset, _rdata_WIRE_1) @[src/main/scala/utils/Hold.scala 23:65]
    when rdata_REG : @[src/main/scala/utils/Hold.scala 23:65]
      rdata_r <= rdata_MPORT @[src/main/scala/utils/Hold.scala 23:65]
    node _rdata_T_2 = mux(rdata_REG, rdata_MPORT, rdata_r) @[src/main/scala/utils/Hold.scala 23:48]
    wire rdata_0 : { tag : UInt<35>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>} @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _rdata_WIRE_2 : UInt<80> @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    _rdata_WIRE_2 <= _rdata_T_2[0] @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_3 = bits(_rdata_WIRE_2, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    rdata_0.valid <= _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_4 = bits(_rdata_WIRE_2, 3, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    rdata_0.brIdx <= _rdata_T_4 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_5 = bits(_rdata_WIRE_2, 42, 4) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    rdata_0.target <= _rdata_T_5 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_6 = bits(_rdata_WIRE_2, 44, 43) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    rdata_0._type <= _rdata_T_6 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_7 = bits(_rdata_WIRE_2, 79, 45) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    rdata_0.tag <= _rdata_T_7 @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    wire _WIRE : { tag : UInt<35>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>}[1] @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    _WIRE[0] <= rdata_0 @[src/main/scala/utils/SRAMTemplate.scala 99:28]
    io.r.resp.data <= _WIRE @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    node _io_r_req_ready_T = eq(resetState, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    io.r.req.ready <= _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    io.w.req.ready <= UInt<1>("h1") @[src/main/scala/utils/SRAMTemplate.scala 102:18]

  module BPU_inorder :
    input clock : Clock
    input reset : Reset
    output io : { in : { flip pc : { valid : UInt<1>, bits : UInt<39>}}, out : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, flip flush : UInt<1>, brIdx : UInt<3>, crosslineJump : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 281:14]

    reg flush : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when io.in.pc.valid : @[src/main/scala/utils/StopWatch.scala 26:19]
      flush <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when io.flush : @[src/main/scala/utils/StopWatch.scala 27:20]
      flush <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    inst btb of SRAMTemplate @[src/main/scala/nutcore/frontend/BPU.scala 302:19]
    btb.clock <= clock
    btb.reset <= reset
    wire flushBTB : UInt<1> @[src/main/scala/nutcore/frontend/BPU.scala 304:26]
    flushBTB <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 304:26]
    wire flushTLB : UInt<1> @[src/main/scala/nutcore/frontend/BPU.scala 305:26]
    flushTLB <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 305:26]
    node _btb_reset_T = asUInt(reset) @[src/main/scala/nutcore/frontend/BPU.scala 308:22]
    node _btb_reset_T_1 = or(flushBTB, flushTLB) @[src/main/scala/nutcore/frontend/BPU.scala 308:42]
    node _btb_reset_T_2 = or(_btb_reset_T, _btb_reset_T_1) @[src/main/scala/nutcore/frontend/BPU.scala 308:29]
    btb.reset <= _btb_reset_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 308:13]
    node _T = asUInt(reset) @[src/main/scala/nutcore/frontend/BPU.scala 309:15]
    node _T_1 = or(flushBTB, flushTLB) @[src/main/scala/nutcore/frontend/BPU.scala 309:35]
    node _T_2 = or(_T, _T_1) @[src/main/scala/nutcore/frontend/BPU.scala 309:22]
    btb.io.r.req.valid <= io.in.pc.valid @[src/main/scala/nutcore/frontend/BPU.scala 311:22]
    wire _btb_io_r_req_bits_setIdx_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    _btb_io_r_req_bits_setIdx_WIRE <= io.in.pc.bits @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _btb_io_r_req_bits_setIdx_WIRE_1 : { tag : UInt<35>, idx : UInt<3>, pad : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _btb_io_r_req_bits_setIdx_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btb_io_r_req_bits_setIdx_WIRE_2 <= _btb_io_r_req_bits_setIdx_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_r_req_bits_setIdx_T = bits(_btb_io_r_req_bits_setIdx_WIRE_2, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btb_io_r_req_bits_setIdx_WIRE_1.pad <= _btb_io_r_req_bits_setIdx_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_r_req_bits_setIdx_T_1 = bits(_btb_io_r_req_bits_setIdx_WIRE_2, 3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btb_io_r_req_bits_setIdx_WIRE_1.idx <= _btb_io_r_req_bits_setIdx_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_r_req_bits_setIdx_T_2 = bits(_btb_io_r_req_bits_setIdx_WIRE_2, 38, 4) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btb_io_r_req_bits_setIdx_WIRE_1.tag <= _btb_io_r_req_bits_setIdx_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    btb.io.r.req.bits.setIdx <= _btb_io_r_req_bits_setIdx_WIRE_1.idx @[src/main/scala/nutcore/frontend/BPU.scala 312:28]
    wire btbRead : { tag : UInt<35>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 315:21]
    btbRead <= btb.io.r.resp.data[0] @[src/main/scala/nutcore/frontend/BPU.scala 316:11]
    reg pcLatch : UInt<39>, clock with :
      reset => (UInt<1>("h0"), pcLatch) @[src/main/scala/nutcore/frontend/BPU.scala 319:26]
    when io.in.pc.valid : @[src/main/scala/nutcore/frontend/BPU.scala 319:26]
      pcLatch <= io.in.pc.bits @[src/main/scala/nutcore/frontend/BPU.scala 319:26]
    wire _btbHit_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    _btbHit_WIRE <= pcLatch @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _btbHit_WIRE_1 : { tag : UInt<35>, idx : UInt<3>, pad : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _btbHit_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btbHit_WIRE_2 <= _btbHit_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbHit_T = bits(_btbHit_WIRE_2, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btbHit_WIRE_1.pad <= _btbHit_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbHit_T_1 = bits(_btbHit_WIRE_2, 3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btbHit_WIRE_1.idx <= _btbHit_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbHit_T_2 = bits(_btbHit_WIRE_2, 38, 4) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btbHit_WIRE_1.tag <= _btbHit_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbHit_T_3 = eq(btbRead.tag, _btbHit_WIRE_1.tag) @[src/main/scala/nutcore/frontend/BPU.scala 320:45]
    node _btbHit_T_4 = and(btbRead.valid, _btbHit_T_3) @[src/main/scala/nutcore/frontend/BPU.scala 320:30]
    node _btbHit_T_5 = eq(flush, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 320:76]
    node _btbHit_T_6 = and(_btbHit_T_4, _btbHit_T_5) @[src/main/scala/nutcore/frontend/BPU.scala 320:73]
    node _btbHit_T_7 = and(btb.io.r.req.ready, btb.io.r.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg btbHit_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 320:93]
    btbHit_REG <= _btbHit_T_7 @[src/main/scala/nutcore/frontend/BPU.scala 320:93]
    node _btbHit_T_8 = and(_btbHit_T_6, btbHit_REG) @[src/main/scala/nutcore/frontend/BPU.scala 320:83]
    node _btbHit_T_9 = bits(pcLatch, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 320:143]
    node _btbHit_T_10 = bits(btbRead.brIdx, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 320:163]
    node _btbHit_T_11 = and(_btbHit_T_9, _btbHit_T_10) @[src/main/scala/nutcore/frontend/BPU.scala 320:147]
    node _btbHit_T_12 = eq(_btbHit_T_11, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 320:134]
    node btbHit = and(_btbHit_T_8, _btbHit_T_12) @[src/main/scala/nutcore/frontend/BPU.scala 320:131]
    node _crosslineJump_T = bits(btbRead.brIdx, 2, 2) @[src/main/scala/nutcore/frontend/BPU.scala 327:36]
    node crosslineJump = and(_crosslineJump_T, btbHit) @[src/main/scala/nutcore/frontend/BPU.scala 327:40]
    io.crosslineJump <= crosslineJump @[src/main/scala/nutcore/frontend/BPU.scala 328:20]
    reg c : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    c <= _c_T_1 @[src/main/scala/utils/GTimer.scala 25:7]
    wire _WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    _WIRE <= pcLatch @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _WIRE_1 : { tag : UInt<35>, idx : UInt<3>, pad : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_2 <= _WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_3 = bits(_WIRE_2, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_1.pad <= _T_3 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_4 = bits(_WIRE_2, 3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_1.idx <= _T_4 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_5 = bits(_WIRE_2, 38, 4) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_1.tag <= _T_5 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_3 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    _WIRE_3 <= pcLatch @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _WIRE_4 : { tag : UInt<35>, idx : UInt<3>, pad : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_5 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_5 <= _WIRE_3 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_6 = bits(_WIRE_5, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_4.pad <= _T_6 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_7 = bits(_WIRE_5, 3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_4.idx <= _T_7 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_8 = bits(_WIRE_5, 38, 4) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_4.tag <= _T_8 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_9 = mux(io.out.valid, UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 332:94]
    node _T_10 = cat(crosslineJump, _T_9) @[src/main/scala/nutcore/frontend/BPU.scala 332:74]
    cmem pht : UInt<2> [8] @[src/main/scala/nutcore/frontend/BPU.scala 336:16]
    wire _phtTaken_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    _phtTaken_WIRE <= io.in.pc.bits @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _phtTaken_WIRE_1 : { tag : UInt<35>, idx : UInt<3>, pad : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _phtTaken_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _phtTaken_WIRE_2 <= _phtTaken_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _phtTaken_T = bits(_phtTaken_WIRE_2, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _phtTaken_WIRE_1.pad <= _phtTaken_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _phtTaken_T_1 = bits(_phtTaken_WIRE_2, 3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _phtTaken_WIRE_1.idx <= _phtTaken_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _phtTaken_T_2 = bits(_phtTaken_WIRE_2, 38, 4) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _phtTaken_WIRE_1.tag <= _phtTaken_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    read mport phtTaken_MPORT = pht[_phtTaken_WIRE_1.idx], clock @[src/main/scala/nutcore/frontend/BPU.scala 337:36]
    node _phtTaken_T_3 = bits(phtTaken_MPORT, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 337:67]
    reg phtTaken : UInt<1>, clock with :
      reset => (UInt<1>("h0"), phtTaken) @[src/main/scala/nutcore/frontend/BPU.scala 337:27]
    when io.in.pc.valid : @[src/main/scala/nutcore/frontend/BPU.scala 337:27]
      phtTaken <= _phtTaken_T_3 @[src/main/scala/nutcore/frontend/BPU.scala 337:27]
    cmem ras : UInt<39> [16] @[src/main/scala/nutcore/frontend/BPU.scala 342:16]
    reg sp_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    read mport rasTarget_MPORT = ras[sp_value], clock @[src/main/scala/nutcore/frontend/BPU.scala 345:37]
    reg rasTarget : UInt<39>, clock with :
      reset => (UInt<1>("h0"), rasTarget) @[src/main/scala/nutcore/frontend/BPU.scala 345:28]
    when io.in.pc.valid : @[src/main/scala/nutcore/frontend/BPU.scala 345:28]
      rasTarget <= rasTarget_MPORT @[src/main/scala/nutcore/frontend/BPU.scala 345:28]
    wire _req_WIRE : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 349:34]
    _req_WIRE.isRVC <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 349:34]
    _req_WIRE.btbType <= UInt<2>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 349:34]
    _req_WIRE.fuOpType <= UInt<7>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 349:34]
    _req_WIRE.actualTaken <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 349:34]
    _req_WIRE.actualTarget <= UInt<39>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 349:34]
    _req_WIRE.isMissPredict <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 349:34]
    _req_WIRE.pc <= UInt<39>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 349:34]
    _req_WIRE.valid <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 349:34]
    wire req : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 349:21]
    req <= _req_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 349:21]
    wire _btbWrite_WIRE : { tag : UInt<35>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 350:39]
    _btbWrite_WIRE.valid <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 350:39]
    _btbWrite_WIRE.brIdx <= UInt<3>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 350:39]
    _btbWrite_WIRE.target <= UInt<39>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 350:39]
    _btbWrite_WIRE._type <= UInt<2>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 350:39]
    _btbWrite_WIRE.tag <= UInt<35>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 350:39]
    wire btbWrite : { tag : UInt<35>, _type : UInt<2>, target : UInt<39>, brIdx : UInt<3>, valid : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 350:26]
    btbWrite <= _btbWrite_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 350:26]
    wire _WIRE_6 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    _WIRE_6 <= req.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _WIRE_7 : { tag : UInt<35>, idx : UInt<3>, pad : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_8 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_8 <= _WIRE_6 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_11 = bits(_WIRE_8, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_7.pad <= _T_11 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_12 = bits(_WIRE_8, 3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_7.idx <= _T_12 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_13 = bits(_WIRE_8, 38, 4) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_7.tag <= _T_13 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_9 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    _WIRE_9 <= req.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _WIRE_10 : { tag : UInt<35>, idx : UInt<3>, pad : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _WIRE_11 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_11 <= _WIRE_9 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_14 = bits(_WIRE_11, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_10.pad <= _T_14 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_15 = bits(_WIRE_11, 3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_10.idx <= _T_15 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_16 = bits(_WIRE_11, 38, 4) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _WIRE_10.tag <= _T_16 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _T_17 = bits(req.pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 353:145]
    node _T_18 = bits(req.pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 353:157]
    node _T_19 = not(_T_18) @[src/main/scala/nutcore/frontend/BPU.scala 353:150]
    node _T_20 = cat(_T_17, _T_19) @[src/main/scala/nutcore/frontend/BPU.scala 353:138]
    wire _btbWrite_tag_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    _btbWrite_tag_WIRE <= req.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _btbWrite_tag_WIRE_1 : { tag : UInt<35>, idx : UInt<3>, pad : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _btbWrite_tag_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btbWrite_tag_WIRE_2 <= _btbWrite_tag_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbWrite_tag_T = bits(_btbWrite_tag_WIRE_2, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btbWrite_tag_WIRE_1.pad <= _btbWrite_tag_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbWrite_tag_T_1 = bits(_btbWrite_tag_WIRE_2, 3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btbWrite_tag_WIRE_1.idx <= _btbWrite_tag_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbWrite_tag_T_2 = bits(_btbWrite_tag_WIRE_2, 38, 4) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btbWrite_tag_WIRE_1.tag <= _btbWrite_tag_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    btbWrite.tag <= _btbWrite_tag_WIRE_1.tag @[src/main/scala/nutcore/frontend/BPU.scala 364:16]
    btbWrite.target <= req.actualTarget @[src/main/scala/nutcore/frontend/BPU.scala 365:19]
    btbWrite._type <= req.btbType @[src/main/scala/nutcore/frontend/BPU.scala 366:18]
    node _btbWrite_brIdx_T = bits(req.pc, 2, 0) @[src/main/scala/nutcore/frontend/BPU.scala 367:31]
    node _btbWrite_brIdx_T_1 = eq(_btbWrite_brIdx_T, UInt<3>("h6")) @[src/main/scala/nutcore/frontend/BPU.scala 367:36]
    node _btbWrite_brIdx_T_2 = eq(req.isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 367:49]
    node _btbWrite_brIdx_T_3 = and(_btbWrite_brIdx_T_1, _btbWrite_brIdx_T_2) @[src/main/scala/nutcore/frontend/BPU.scala 367:46]
    node _btbWrite_brIdx_T_4 = bits(req.pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 367:67]
    node _btbWrite_brIdx_T_5 = bits(req.pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 367:79]
    node _btbWrite_brIdx_T_6 = not(_btbWrite_brIdx_T_5) @[src/main/scala/nutcore/frontend/BPU.scala 367:72]
    node btbWrite_brIdx_hi = cat(_btbWrite_brIdx_T_3, _btbWrite_brIdx_T_4) @[src/main/scala/nutcore/frontend/BPU.scala 367:24]
    node _btbWrite_brIdx_T_7 = cat(btbWrite_brIdx_hi, _btbWrite_brIdx_T_6) @[src/main/scala/nutcore/frontend/BPU.scala 367:24]
    btbWrite.brIdx <= _btbWrite_brIdx_T_7 @[src/main/scala/nutcore/frontend/BPU.scala 367:18]
    btbWrite.valid <= UInt<1>("h1") @[src/main/scala/nutcore/frontend/BPU.scala 368:18]
    node _btb_io_w_req_valid_T = and(req.isMissPredict, req.valid) @[src/main/scala/nutcore/frontend/BPU.scala 375:43]
    btb.io.w.req.valid <= _btb_io_w_req_valid_T @[src/main/scala/nutcore/frontend/BPU.scala 375:22]
    wire _btb_io_w_req_bits_setIdx_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    _btb_io_w_req_bits_setIdx_WIRE <= req.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _btb_io_w_req_bits_setIdx_WIRE_1 : { tag : UInt<35>, idx : UInt<3>, pad : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _btb_io_w_req_bits_setIdx_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btb_io_w_req_bits_setIdx_WIRE_2 <= _btb_io_w_req_bits_setIdx_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_w_req_bits_setIdx_T = bits(_btb_io_w_req_bits_setIdx_WIRE_2, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btb_io_w_req_bits_setIdx_WIRE_1.pad <= _btb_io_w_req_bits_setIdx_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_w_req_bits_setIdx_T_1 = bits(_btb_io_w_req_bits_setIdx_WIRE_2, 3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btb_io_w_req_bits_setIdx_WIRE_1.idx <= _btb_io_w_req_bits_setIdx_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btb_io_w_req_bits_setIdx_T_2 = bits(_btb_io_w_req_bits_setIdx_WIRE_2, 38, 4) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _btb_io_w_req_bits_setIdx_WIRE_1.tag <= _btb_io_w_req_bits_setIdx_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    btb.io.w.req.bits.setIdx <= _btb_io_w_req_bits_setIdx_WIRE_1.idx @[src/main/scala/nutcore/frontend/BPU.scala 376:28]
    btb.io.w.req.bits.data.valid <= btbWrite.valid @[src/main/scala/nutcore/frontend/BPU.scala 377:26]
    btb.io.w.req.bits.data.brIdx <= btbWrite.brIdx @[src/main/scala/nutcore/frontend/BPU.scala 377:26]
    btb.io.w.req.bits.data.target <= btbWrite.target @[src/main/scala/nutcore/frontend/BPU.scala 377:26]
    btb.io.w.req.bits.data._type <= btbWrite._type @[src/main/scala/nutcore/frontend/BPU.scala 377:26]
    btb.io.w.req.bits.data.tag <= btbWrite.tag @[src/main/scala/nutcore/frontend/BPU.scala 377:26]
    wire _cnt_WIRE : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    _cnt_WIRE <= req.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
    wire _cnt_WIRE_1 : { tag : UInt<35>, idx : UInt<3>, pad : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    wire _cnt_WIRE_2 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _cnt_WIRE_2 <= _cnt_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _cnt_T = bits(_cnt_WIRE_2, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _cnt_WIRE_1.pad <= _cnt_T @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _cnt_T_1 = bits(_cnt_WIRE_2, 3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _cnt_WIRE_1.idx <= _cnt_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _cnt_T_2 = bits(_cnt_WIRE_2, 38, 4) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    _cnt_WIRE_1.tag <= _cnt_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    read mport cnt_MPORT = pht[_cnt_WIRE_1.idx], clock @[src/main/scala/nutcore/frontend/BPU.scala 389:29]
    reg cnt : UInt, clock with :
      reset => (UInt<1>("h0"), cnt) @[src/main/scala/nutcore/frontend/BPU.scala 389:20]
    cnt <= cnt_MPORT @[src/main/scala/nutcore/frontend/BPU.scala 389:20]
    reg reqLatch : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>}, clock with :
      reset => (UInt<1>("h0"), reqLatch) @[src/main/scala/nutcore/frontend/BPU.scala 390:25]
    reqLatch <= req @[src/main/scala/nutcore/frontend/BPU.scala 390:25]
    node _T_21 = bits(reqLatch.fuOpType, 3, 3) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:35]
    node _T_22 = eq(_T_21, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:30]
    node _T_23 = and(reqLatch.valid, _T_22) @[src/main/scala/nutcore/frontend/BPU.scala 391:24]
    when _T_23 : @[src/main/scala/nutcore/frontend/BPU.scala 391:66]
      node _newCnt_T = add(cnt, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 393:33]
      node _newCnt_T_1 = tail(_newCnt_T, 1) @[src/main/scala/nutcore/frontend/BPU.scala 393:33]
      node _newCnt_T_2 = sub(cnt, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 393:44]
      node _newCnt_T_3 = tail(_newCnt_T_2, 1) @[src/main/scala/nutcore/frontend/BPU.scala 393:44]
      node newCnt = mux(reqLatch.actualTaken, _newCnt_T_1, _newCnt_T_3) @[src/main/scala/nutcore/frontend/BPU.scala 393:21]
      node _wen_T = neq(cnt, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/BPU.scala 394:30]
      node _wen_T_1 = and(reqLatch.actualTaken, _wen_T) @[src/main/scala/nutcore/frontend/BPU.scala 394:22]
      node _wen_T_2 = eq(reqLatch.actualTaken, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 394:48]
      node _wen_T_3 = neq(cnt, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 394:63]
      node _wen_T_4 = and(_wen_T_2, _wen_T_3) @[src/main/scala/nutcore/frontend/BPU.scala 394:55]
      node wen = or(_wen_T_1, _wen_T_4) @[src/main/scala/nutcore/frontend/BPU.scala 394:44]
      when wen : @[src/main/scala/nutcore/frontend/BPU.scala 395:16]
        wire _WIRE_12 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
        _WIRE_12 <= reqLatch.pc @[src/main/scala/nutcore/frontend/BPU.scala 35:37]
        wire _WIRE_13 : { tag : UInt<35>, idx : UInt<3>, pad : UInt<1>} @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        wire _WIRE_14 : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        _WIRE_14 <= _WIRE_12 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        node _T_24 = bits(_WIRE_14, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        _WIRE_13.pad <= _T_24 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        node _T_25 = bits(_WIRE_14, 3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        _WIRE_13.idx <= _T_25 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        node _T_26 = bits(_WIRE_14, 38, 4) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        _WIRE_13.tag <= _T_26 @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
        write mport MPORT = pht[_WIRE_13.idx], clock
        MPORT <= newCnt
    when req.valid : @[src/main/scala/nutcore/frontend/BPU.scala 402:20]
      node _T_27 = eq(req.fuOpType, UInt<7>("h5c")) @[src/main/scala/nutcore/frontend/BPU.scala 403:24]
      when _T_27 : @[src/main/scala/nutcore/frontend/BPU.scala 403:45]
        node _T_28 = add(sp_value, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 404:26]
        node _T_29 = tail(_T_28, 1) @[src/main/scala/nutcore/frontend/BPU.scala 404:26]
        node _T_30 = add(req.pc, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/BPU.scala 404:55]
        node _T_31 = tail(_T_30, 1) @[src/main/scala/nutcore/frontend/BPU.scala 404:55]
        node _T_32 = add(req.pc, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/BPU.scala 404:69]
        node _T_33 = tail(_T_32, 1) @[src/main/scala/nutcore/frontend/BPU.scala 404:69]
        node _T_34 = mux(req.isRVC, _T_31, _T_33) @[src/main/scala/nutcore/frontend/BPU.scala 404:36]
        write mport MPORT_1 = ras[_T_29], clock
        MPORT_1 <= _T_34
        node _value_T = add(sp_value, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 406:28]
        node _value_T_1 = tail(_value_T, 1) @[src/main/scala/nutcore/frontend/BPU.scala 406:28]
        sp_value <= _value_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 406:16]
      else :
        node _T_35 = eq(req.fuOpType, UInt<7>("h5e")) @[src/main/scala/nutcore/frontend/BPU.scala 408:29]
        when _T_35 : @[src/main/scala/nutcore/frontend/BPU.scala 408:48]
          node _T_36 = eq(sp_value, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 409:21]
          when _T_36 : @[src/main/scala/nutcore/frontend/BPU.scala 409:30]
            skip
          node _value_T_2 = eq(sp_value, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 412:31]
          node _value_T_3 = sub(sp_value, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 412:53]
          node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 412:53]
          node _value_T_5 = mux(_value_T_2, UInt<1>("h0"), _value_T_4) @[src/main/scala/nutcore/frontend/BPU.scala 412:22]
          sp_value <= _value_T_5 @[src/main/scala/nutcore/frontend/BPU.scala 412:16]
    node _io_out_target_T = eq(btbRead._type, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/BPU.scala 416:38]
    node _io_out_target_T_1 = mux(_io_out_target_T, rasTarget, btbRead.target) @[src/main/scala/nutcore/frontend/BPU.scala 416:23]
    io.out.target <= _io_out_target_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 416:17]
    node _io_brIdx_T = mux(io.out.valid, UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 419:63]
    node io_brIdx_hi = cat(UInt<1>("h1"), crosslineJump) @[src/main/scala/nutcore/frontend/BPU.scala 419:35]
    node _io_brIdx_T_1 = cat(io_brIdx_hi, _io_brIdx_T) @[src/main/scala/nutcore/frontend/BPU.scala 419:35]
    node _io_brIdx_T_2 = and(btbRead.brIdx, _io_brIdx_T_1) @[src/main/scala/nutcore/frontend/BPU.scala 419:30]
    io.brIdx <= _io_brIdx_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 419:13]
    io.out.valid <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 420:16]
    io.out.rtype <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/BPU.scala 421:16]

  module IFU_inorder :
    input clock : Clock
    input reset : Reset
    output io : { imem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<82>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<82>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}}, flip redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, flushVec : UInt<4>, bpFlush : UInt<1>, flip ipf : UInt<1>, flip iaf : UInt<1>} @[src/main/scala/nutcore/frontend/IFU.scala 310:14]

    reg pc : UInt<39>, clock with :
      reset => (reset, UInt<39>("h80000000")) @[src/main/scala/nutcore/frontend/IFU.scala 323:19]
    node _pcUpdate_T = and(io.imem.req.ready, io.imem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node pcUpdate = or(io.redirect.valid, _pcUpdate_T) @[src/main/scala/nutcore/frontend/IFU.scala 324:36]
    node _snpc_T = bits(pc, 1, 1) @[src/main/scala/nutcore/frontend/IFU.scala 325:20]
    node _snpc_T_1 = add(pc, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/IFU.scala 325:28]
    node _snpc_T_2 = tail(_snpc_T_1, 1) @[src/main/scala/nutcore/frontend/IFU.scala 325:28]
    node _snpc_T_3 = add(pc, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/IFU.scala 325:38]
    node _snpc_T_4 = tail(_snpc_T_3, 1) @[src/main/scala/nutcore/frontend/IFU.scala 325:38]
    node snpc = mux(_snpc_T, _snpc_T_2, _snpc_T_4) @[src/main/scala/nutcore/frontend/IFU.scala 325:17]
    inst bp1 of BPU_inorder @[src/main/scala/nutcore/frontend/IFU.scala 327:19]
    bp1.clock <= clock
    bp1.reset <= reset
    reg crosslineJumpLatch : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IFU.scala 330:35]
    node _T = or(pcUpdate, bp1.io.flush) @[src/main/scala/nutcore/frontend/IFU.scala 331:17]
    when _T : @[src/main/scala/nutcore/frontend/IFU.scala 331:34]
      node _crosslineJumpLatch_T = eq(crosslineJumpLatch, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IFU.scala 332:71]
      node _crosslineJumpLatch_T_1 = and(bp1.io.crosslineJump, _crosslineJumpLatch_T) @[src/main/scala/nutcore/frontend/IFU.scala 332:68]
      node _crosslineJumpLatch_T_2 = mux(bp1.io.flush, UInt<1>("h0"), _crosslineJumpLatch_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 332:30]
      crosslineJumpLatch <= _crosslineJumpLatch_T_2 @[src/main/scala/nutcore/frontend/IFU.scala 332:24]
    reg crosslineJumpTarget : UInt<39>, clock with :
      reset => (UInt<1>("h0"), crosslineJumpTarget) @[src/main/scala/nutcore/frontend/IFU.scala 334:38]
    when bp1.io.crosslineJump : @[src/main/scala/nutcore/frontend/IFU.scala 334:38]
      crosslineJumpTarget <= bp1.io.out.target @[src/main/scala/nutcore/frontend/IFU.scala 334:38]
    node crosslineJumpForceSeq = and(bp1.io.crosslineJump, bp1.io.out.valid) @[src/main/scala/nutcore/frontend/IFU.scala 335:45]
    node _crosslineJumpForceTgt_T = eq(bp1.io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IFU.scala 336:53]
    node crosslineJumpForceTgt = and(crosslineJumpLatch, _crosslineJumpForceTgt_T) @[src/main/scala/nutcore/frontend/IFU.scala 336:50]
    node pnpc = mux(bp1.io.crosslineJump, snpc, bp1.io.out.target) @[src/main/scala/nutcore/frontend/IFU.scala 339:17]
    node _npc_T = mux(bp1.io.out.valid, pnpc, snpc) @[src/main/scala/nutcore/frontend/IFU.scala 341:104]
    node _npc_T_1 = mux(crosslineJumpLatch, crosslineJumpTarget, _npc_T) @[src/main/scala/nutcore/frontend/IFU.scala 341:59]
    node npc = mux(io.redirect.valid, io.redirect.target, _npc_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 341:16]
    node _npcIsSeq_T = mux(bp1.io.out.valid, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IFU.scala 342:114]
    node _npcIsSeq_T_1 = mux(bp1.io.crosslineJump, UInt<1>("h1"), _npcIsSeq_T) @[src/main/scala/nutcore/frontend/IFU.scala 342:87]
    node _npcIsSeq_T_2 = mux(crosslineJumpLatch, UInt<1>("h0"), _npcIsSeq_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 342:54]
    node npcIsSeq = mux(io.redirect.valid, UInt<1>("h0"), _npcIsSeq_T_2) @[src/main/scala/nutcore/frontend/IFU.scala 342:21]
    wire brIdx : UInt<4> @[src/main/scala/nutcore/frontend/IFU.scala 346:19]
    node _brIdx_T = mux(io.redirect.valid, UInt<1>("h0"), bp1.io.brIdx) @[src/main/scala/nutcore/frontend/IFU.scala 350:29]
    node _brIdx_T_1 = cat(npcIsSeq, _brIdx_T) @[src/main/scala/nutcore/frontend/IFU.scala 350:15]
    brIdx <= _brIdx_T_1 @[src/main/scala/nutcore/frontend/IFU.scala 350:9]
    node _bp1_io_in_pc_valid_T = and(io.imem.req.ready, io.imem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    bp1.io.in.pc.valid <= _bp1_io_in_pc_valid_T @[src/main/scala/nutcore/frontend/IFU.scala 353:22]
    bp1.io.in.pc.bits <= npc @[src/main/scala/nutcore/frontend/IFU.scala 354:21]
    bp1.io.flush <= io.redirect.valid @[src/main/scala/nutcore/frontend/IFU.scala 359:16]
    when pcUpdate : @[src/main/scala/nutcore/frontend/IFU.scala 361:19]
      pc <= npc @[src/main/scala/nutcore/frontend/IFU.scala 362:8]
    node _io_flushVec_T = mux(io.redirect.valid, UInt<4>("hf"), UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IFU.scala 368:21]
    io.flushVec <= _io_flushVec_T @[src/main/scala/nutcore/frontend/IFU.scala 368:15]
    io.bpFlush <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IFU.scala 369:14]
    node _x3_T = bits(pc, 38, 1) @[src/main/scala/nutcore/frontend/IFU.scala 371:39]
    node x3 = cat(_x3_T, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IFU.scala 371:36]
    node _x8_T = bits(brIdx, 3, 0) @[src/main/scala/nutcore/frontend/IFU.scala 372:88]
    node _x8_T_1 = bits(npc, 38, 0) @[src/main/scala/nutcore/frontend/IFU.scala 372:98]
    node _x8_T_2 = bits(pc, 38, 0) @[src/main/scala/nutcore/frontend/IFU.scala 372:118]
    node x8_hi = cat(_x8_T, _x8_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 372:82]
    node x8 = cat(x8_hi, _x8_T_2) @[src/main/scala/nutcore/frontend/IFU.scala 372:82]
    io.imem.req.bits.addr <= x3 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io.imem.req.bits.cmd <= UInt<1>("h0") @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io.imem.req.bits.size <= UInt<2>("h3") @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io.imem.req.bits.wdata <= UInt<1>("h0") @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io.imem.req.bits.wmask <= UInt<1>("h0") @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    io.imem.req.bits.user <= x8 @[src/main/scala/bus/simplebus/SimpleBus.scala 69:21]
    io.imem.req.valid <= io.out.ready @[src/main/scala/nutcore/frontend/IFU.scala 373:21]
    node _io_imem_resp_ready_T = bits(io.flushVec, 0, 0) @[src/main/scala/nutcore/frontend/IFU.scala 375:52]
    node _io_imem_resp_ready_T_1 = or(io.out.ready, _io_imem_resp_ready_T) @[src/main/scala/nutcore/frontend/IFU.scala 375:38]
    io.imem.resp.ready <= _io_imem_resp_ready_T_1 @[src/main/scala/nutcore/frontend/IFU.scala 375:22]
    io.out.bits.isExit is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.isBranch is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.runahead_checkpoint_id is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.crossBoundaryFault is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.isRVC is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.brIdx is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[0] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[1] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[2] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[3] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[4] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[5] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[6] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[7] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[8] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[9] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[10] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.intrVec[11] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[0] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[1] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[2] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[3] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[4] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[5] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[6] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[7] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[8] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[9] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[10] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[11] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[12] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[13] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[14] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.exceptionVec[15] is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.redirect.valid is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.redirect.rtype is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.redirect.target is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.pnpc is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.pc is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    io.out.bits.instr is invalid @[src/main/scala/nutcore/frontend/IFU.scala 377:15]
    node _T_1 = and(io.imem.req.ready, io.imem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_2 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    io.out.bits.instr <= io.imem.resp.bits.rdata @[src/main/scala/nutcore/frontend/IFU.scala 385:21]
    node _io_out_bits_pc_T = bits(io.imem.resp.bits.user, 38, 0) @[src/main/scala/nutcore/frontend/IFU.scala 387:24]
    io.out.bits.pc <= _io_out_bits_pc_T @[src/main/scala/nutcore/frontend/IFU.scala 387:20]
    node _io_out_bits_pnpc_T = bits(io.imem.resp.bits.user, 77, 39) @[src/main/scala/nutcore/frontend/IFU.scala 388:26]
    io.out.bits.pnpc <= _io_out_bits_pnpc_T @[src/main/scala/nutcore/frontend/IFU.scala 388:22]
    node _io_out_bits_brIdx_T = bits(io.imem.resp.bits.user, 81, 78) @[src/main/scala/nutcore/frontend/IFU.scala 389:27]
    io.out.bits.brIdx <= _io_out_bits_brIdx_T @[src/main/scala/nutcore/frontend/IFU.scala 389:23]
    io.out.bits.exceptionVec[12] <= io.ipf @[src/main/scala/nutcore/frontend/IFU.scala 391:44]
    io.out.bits.exceptionVec[1] <= io.iaf @[src/main/scala/nutcore/frontend/IFU.scala 392:46]
    node _io_out_valid_T = bits(io.flushVec, 0, 0) @[src/main/scala/nutcore/frontend/IFU.scala 393:53]
    node _io_out_valid_T_1 = eq(_io_out_valid_T, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IFU.scala 393:41]
    node _io_out_valid_T_2 = and(io.imem.resp.valid, _io_out_valid_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 393:38]
    io.out.valid <= _io_out_valid_T_2 @[src/main/scala/nutcore/frontend/IFU.scala 393:16]
    node _T_3 = and(io.imem.resp.ready, io.imem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when io.imem.req.valid : @[src/main/scala/utils/StopWatch.scala 30:20]
      r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when _T_3 : @[src/main/scala/utils/StopWatch.scala 31:19]
      r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _T_4 = orr(io.flushVec) @[src/main/scala/nutcore/frontend/IFU.scala 396:37]

  module NaiveRVCAlignBuffer :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}}, flip flush : UInt<1>} @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]

    wire instr : UInt<32> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 33:19]
    node _isRVC_T = bits(instr, 1, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 34:20]
    node isRVC = neq(_isRVC_T, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 34:27]
    node hasException_lo_lo_lo = cat(io.in.bits.exceptionVec[1], io.in.bits.exceptionVec[0]) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_lo_lo_hi = cat(io.in.bits.exceptionVec[3], io.in.bits.exceptionVec[2]) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_lo_lo = cat(hasException_lo_lo_hi, hasException_lo_lo_lo) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_lo_hi_lo = cat(io.in.bits.exceptionVec[5], io.in.bits.exceptionVec[4]) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_lo_hi_hi = cat(io.in.bits.exceptionVec[7], io.in.bits.exceptionVec[6]) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_lo_hi = cat(hasException_lo_hi_hi, hasException_lo_hi_lo) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_lo = cat(hasException_lo_hi, hasException_lo_lo) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_hi_lo_lo = cat(io.in.bits.exceptionVec[9], io.in.bits.exceptionVec[8]) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_hi_lo_hi = cat(io.in.bits.exceptionVec[11], io.in.bits.exceptionVec[10]) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_hi_lo = cat(hasException_hi_lo_hi, hasException_hi_lo_lo) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_hi_hi_lo = cat(io.in.bits.exceptionVec[13], io.in.bits.exceptionVec[12]) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_hi_hi_hi = cat(io.in.bits.exceptionVec[15], io.in.bits.exceptionVec[14]) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_hi_hi = cat(hasException_hi_hi_hi, hasException_hi_hi_lo) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node hasException_hi = cat(hasException_hi_hi, hasException_hi_lo) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node _hasException_T = cat(hasException_hi, hasException_lo) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:61]
    node _hasException_T_1 = orr(_hasException_T) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:68]
    node hasException = and(io.in.valid, _hasException_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 36:34]
    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 41:22]
    reg pcOffsetR : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 42:26]
    node _pcOffset_T = eq(state, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 43:28]
    node _pcOffset_T_1 = bits(io.in.bits.pc, 2, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 43:53]
    node pcOffset = mux(_pcOffset_T, _pcOffset_T_1, pcOffsetR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 43:21]
    node instIn = cat(UInt<16>("h0"), io.in.bits.instr) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 44:19]
    wire canGo : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 46:23]
    canGo <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 46:23]
    wire canIn : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 47:23]
    canIn <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 47:23]
    node _rvcFinish_T = eq(pcOffset, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:28]
    node _rvcFinish_T_1 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:40]
    node _rvcFinish_T_2 = bits(io.in.bits.brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:55]
    node _rvcFinish_T_3 = or(_rvcFinish_T_1, _rvcFinish_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:47]
    node _rvcFinish_T_4 = and(_rvcFinish_T, _rvcFinish_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:36]
    node _rvcFinish_T_5 = eq(pcOffset, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:72]
    node _rvcFinish_T_6 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:84]
    node _rvcFinish_T_7 = bits(io.in.bits.brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:99]
    node _rvcFinish_T_8 = or(_rvcFinish_T_6, _rvcFinish_T_7) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:91]
    node _rvcFinish_T_9 = and(_rvcFinish_T_5, _rvcFinish_T_8) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:80]
    node _rvcFinish_T_10 = or(_rvcFinish_T_4, _rvcFinish_T_9) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:60]
    node _rvcFinish_T_11 = eq(pcOffset, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:116]
    node _rvcFinish_T_12 = bits(io.in.bits.brIdx, 1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:142]
    node _rvcFinish_T_13 = or(isRVC, _rvcFinish_T_12) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:134]
    node _rvcFinish_T_14 = and(_rvcFinish_T_11, _rvcFinish_T_13) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:124]
    node _rvcFinish_T_15 = or(_rvcFinish_T_10, _rvcFinish_T_14) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:104]
    node _rvcFinish_T_16 = eq(pcOffset, UInt<3>("h6")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:159]
    node _rvcFinish_T_17 = and(_rvcFinish_T_16, isRVC) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:167]
    node rvcFinish = or(_rvcFinish_T_15, _rvcFinish_T_17) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 50:147]
    node _rvcNext_T = eq(pcOffset, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:26]
    node _rvcNext_T_1 = bits(io.in.bits.brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:53]
    node _rvcNext_T_2 = eq(_rvcNext_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:47]
    node _rvcNext_T_3 = and(isRVC, _rvcNext_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:44]
    node _rvcNext_T_4 = and(_rvcNext_T, _rvcNext_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:34]
    node _rvcNext_T_5 = eq(pcOffset, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:70]
    node _rvcNext_T_6 = bits(io.in.bits.brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:97]
    node _rvcNext_T_7 = eq(_rvcNext_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:91]
    node _rvcNext_T_8 = and(isRVC, _rvcNext_T_7) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:88]
    node _rvcNext_T_9 = and(_rvcNext_T_5, _rvcNext_T_8) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:78]
    node _rvcNext_T_10 = or(_rvcNext_T_4, _rvcNext_T_9) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:58]
    node _rvcNext_T_11 = eq(pcOffset, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:114]
    node _rvcNext_T_12 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:125]
    node _rvcNext_T_13 = and(_rvcNext_T_11, _rvcNext_T_12) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:122]
    node _rvcNext_T_14 = bits(io.in.bits.brIdx, 1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:141]
    node _rvcNext_T_15 = eq(_rvcNext_T_14, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:135]
    node _rvcNext_T_16 = and(_rvcNext_T_13, _rvcNext_T_15) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:132]
    node rvcNext = or(_rvcNext_T_10, _rvcNext_T_16) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:102]
    node _rvcSpecial_T = eq(pcOffset, UInt<3>("h6")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 54:29]
    node _rvcSpecial_T_1 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 54:40]
    node _rvcSpecial_T_2 = and(_rvcSpecial_T, _rvcSpecial_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 54:37]
    node _rvcSpecial_T_3 = bits(io.in.bits.brIdx, 2, 2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 54:56]
    node _rvcSpecial_T_4 = eq(_rvcSpecial_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 54:50]
    node rvcSpecial = and(_rvcSpecial_T_2, _rvcSpecial_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 54:47]
    node _rvcSpecialJump_T = eq(pcOffset, UInt<3>("h6")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 55:33]
    node _rvcSpecialJump_T_1 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 55:44]
    node _rvcSpecialJump_T_2 = and(_rvcSpecialJump_T, _rvcSpecialJump_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 55:41]
    node _rvcSpecialJump_T_3 = bits(io.in.bits.brIdx, 2, 2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 55:59]
    node rvcSpecialJump = and(_rvcSpecialJump_T_2, _rvcSpecialJump_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 55:51]
    node pnpcIsSeq = bits(io.in.bits.brIdx, 3, 3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 56:24]
    node _flushIFU_T = eq(state, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:25]
    node _flushIFU_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:45]
    node _flushIFU_T_2 = or(_flushIFU_T, _flushIFU_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:36]
    node _flushIFU_T_3 = and(_flushIFU_T_2, rvcSpecial) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:58]
    node _flushIFU_T_4 = and(_flushIFU_T_3, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:72]
    node _flushIFU_T_5 = eq(pnpcIsSeq, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:90]
    node flushIFU = and(_flushIFU_T_4, _flushIFU_T_5) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:87]
    node _T = eq(flushIFU, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 61:10]
    node _T_1 = asUInt(reset) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 61:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 61:9]
    when _T_2 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 61:9]
      node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 61:9]
      when _T_3 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 61:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at NaiveIBF.scala:61 assert(!flushIFU)\n") : printf @[src/main/scala/nutcore/frontend/NaiveIBF.scala 61:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/nutcore/frontend/NaiveIBF.scala 61:9]
    node _loadNextInstline_T = eq(state, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 62:33]
    node _loadNextInstline_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 62:53]
    node _loadNextInstline_T_2 = or(_loadNextInstline_T, _loadNextInstline_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 62:44]
    node _loadNextInstline_T_3 = or(rvcSpecial, rvcSpecialJump) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 62:81]
    node _loadNextInstline_T_4 = and(_loadNextInstline_T_2, _loadNextInstline_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 62:66]
    node _loadNextInstline_T_5 = and(_loadNextInstline_T_4, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 62:100]
    node loadNextInstline = and(_loadNextInstline_T_5, pnpcIsSeq) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 62:115]
    wire pcOut : UInt<39> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 64:23]
    pcOut <= UInt<39>("h0") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 64:23]
    wire pnpcOut : UInt<39> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 65:25]
    pnpcOut <= UInt<39>("h0") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 65:25]
    reg specialPCR : UInt<39>, clock with :
      reset => (UInt<1>("h0"), specialPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 66:23]
    reg specialNPCR : UInt<39>, clock with :
      reset => (UInt<1>("h0"), specialNPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 67:24]
    reg specialInstR : UInt<16>, clock with :
      reset => (UInt<1>("h0"), specialInstR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 68:25]
    reg specialIPFR : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:28]
    node hasCrossBoundaryFault = or(io.in.bits.exceptionVec[1], io.in.bits.exceptionVec[12]) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 70:73]
    node _redirectPC_T = bits(io.in.bits.pc, 38, 3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 71:37]
    node _redirectPC_T_1 = cat(_redirectPC_T, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 71:23]
    node _redirectPC_T_2 = add(_redirectPC_T_1, UInt<4>("ha")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 71:63]
    node redirectPC = tail(_redirectPC_T_2, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 71:63]
    node _rvcForceLoadNext_T = eq(pcOffset, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 72:36]
    node _rvcForceLoadNext_T_1 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 72:47]
    node _rvcForceLoadNext_T_2 = and(_rvcForceLoadNext_T, _rvcForceLoadNext_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 72:44]
    node _rvcForceLoadNext_T_3 = bits(io.in.bits.pnpc, 2, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 72:72]
    node _rvcForceLoadNext_T_4 = eq(_rvcForceLoadNext_T_3, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 72:78]
    node _rvcForceLoadNext_T_5 = and(_rvcForceLoadNext_T_2, _rvcForceLoadNext_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 72:54]
    node _rvcForceLoadNext_T_6 = bits(io.in.bits.brIdx, 1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 72:95]
    node _rvcForceLoadNext_T_7 = eq(_rvcForceLoadNext_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 72:89]
    node rvcForceLoadNext = and(_rvcForceLoadNext_T_5, _rvcForceLoadNext_T_7) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 72:86]
    node _instr_T = eq(state, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 93:23]
    node _instr_T_1 = eq(state, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 93:47]
    node _instr_T_2 = or(_instr_T, _instr_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 93:38]
    node _instr_T_3 = bits(instIn, 15, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 93:80]
    node _instr_T_4 = cat(_instr_T_3, specialInstR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 93:73]
    node _instr_T_5 = bits(instIn, 31, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 94:23]
    node _instr_T_6 = bits(instIn, 47, 16) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 95:23]
    node _instr_T_7 = bits(instIn, 63, 32) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 96:23]
    node _instr_T_8 = bits(instIn, 79, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:23]
    node _instr_T_9 = eq(UInt<1>("h0"), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_10 = eq(UInt<2>("h2"), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_11 = eq(UInt<3>("h4"), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_12 = eq(UInt<3>("h6"), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_13 = mux(_instr_T_9, _instr_T_5, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_14 = mux(_instr_T_10, _instr_T_6, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_15 = mux(_instr_T_11, _instr_T_7, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_16 = mux(_instr_T_12, _instr_T_8, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_17 = or(_instr_T_13, _instr_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_18 = or(_instr_T_17, _instr_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_19 = or(_instr_T_18, _instr_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _instr_WIRE : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _instr_WIRE <= _instr_T_19 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_20 = mux(_instr_T_2, _instr_T_4, _instr_WIRE) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 93:15]
    instr <= _instr_T_20 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 93:9]
    node _T_4 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 100:8]
    when _T_4 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 100:18]
      node _T_5 = eq(UInt<2>("h0"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:18]
      when _T_5 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:18]
        node _canGo_T = or(rvcFinish, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:28]
        canGo <= _canGo_T @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:15]
        node _canIn_T = or(rvcFinish, rvcForceLoadNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 104:28]
        canIn <= _canIn_T @[src/main/scala/nutcore/frontend/NaiveIBF.scala 104:15]
        pcOut <= io.in.bits.pc @[src/main/scala/nutcore/frontend/NaiveIBF.scala 105:15]
        node _pnpcOut_T = add(io.in.bits.pc, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 106:76]
        node _pnpcOut_T_1 = tail(_pnpcOut_T, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 106:76]
        node _pnpcOut_T_2 = add(io.in.bits.pc, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 106:95]
        node _pnpcOut_T_3 = tail(_pnpcOut_T_2, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 106:95]
        node _pnpcOut_T_4 = mux(isRVC, _pnpcOut_T_1, _pnpcOut_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 106:55]
        node _pnpcOut_T_5 = mux(rvcFinish, io.in.bits.pnpc, _pnpcOut_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 106:23]
        pnpcOut <= _pnpcOut_T_5 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 106:17]
        node _T_6 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        node _T_7 = and(_T_6, rvcFinish) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 107:26]
        when _T_7 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 107:39]
          state <= UInt<2>("h0") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 107:46]
        node _T_8 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        node _T_9 = and(_T_8, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 108:26]
        when _T_9 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 108:37]
          state <= UInt<2>("h1") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 109:17]
          node _pcOffsetR_T = mux(isRVC, UInt<2>("h2"), UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 110:38]
          node _pcOffsetR_T_1 = add(pcOffset, _pcOffsetR_T) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 110:33]
          node _pcOffsetR_T_2 = tail(_pcOffsetR_T_1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 110:33]
          pcOffsetR <= _pcOffsetR_T_2 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 110:21]
        node _T_10 = and(rvcSpecial, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 112:25]
        when _T_10 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 112:40]
          state <= UInt<2>("h2") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 113:17]
          specialPCR <= pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 114:22]
          node _specialInstR_T = bits(io.in.bits.instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 115:43]
          specialInstR <= _specialInstR_T @[src/main/scala/nutcore/frontend/NaiveIBF.scala 115:24]
          specialIPFR <= hasCrossBoundaryFault @[src/main/scala/nutcore/frontend/NaiveIBF.scala 116:23]
        node _T_11 = and(rvcSpecialJump, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 118:29]
        when _T_11 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 118:44]
          state <= UInt<2>("h3") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 119:17]
          specialPCR <= pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 120:22]
          specialNPCR <= io.in.bits.pnpc @[src/main/scala/nutcore/frontend/NaiveIBF.scala 121:23]
          node _specialInstR_T_1 = bits(io.in.bits.instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 122:43]
          specialInstR <= _specialInstR_T_1 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 122:24]
          specialIPFR <= hasCrossBoundaryFault @[src/main/scala/nutcore/frontend/NaiveIBF.scala 123:23]
      else :
        node _T_12 = eq(UInt<2>("h1"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:18]
        when _T_12 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:18]
          node _canGo_T_1 = or(rvcFinish, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:28]
          canGo <= _canGo_T_1 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:15]
          node _canIn_T_1 = or(rvcFinish, rvcForceLoadNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 128:28]
          canIn <= _canIn_T_1 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 128:15]
          node _pcOut_T = bits(io.in.bits.pc, 38, 3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 129:35]
          node _pcOut_T_1 = bits(pcOffsetR, 2, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 129:61]
          node _pcOut_T_2 = cat(_pcOut_T, _pcOut_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 129:21]
          pcOut <= _pcOut_T_2 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 129:15]
          node _pnpcOut_T_6 = add(pcOut, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 130:68]
          node _pnpcOut_T_7 = tail(_pnpcOut_T_6, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 130:68]
          node _pnpcOut_T_8 = add(pcOut, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 130:79]
          node _pnpcOut_T_9 = tail(_pnpcOut_T_8, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 130:79]
          node _pnpcOut_T_10 = mux(isRVC, _pnpcOut_T_7, _pnpcOut_T_9) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 130:55]
          node _pnpcOut_T_11 = mux(rvcFinish, io.in.bits.pnpc, _pnpcOut_T_10) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 130:23]
          pnpcOut <= _pnpcOut_T_11 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 130:17]
          node _T_13 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          node _T_14 = and(_T_13, rvcFinish) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 131:26]
          when _T_14 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 131:39]
            state <= UInt<2>("h0") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 131:46]
          node _T_15 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          node _T_16 = and(_T_15, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 132:26]
          when _T_16 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 132:37]
            state <= UInt<2>("h1") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 133:17]
            node _pcOffsetR_T_3 = mux(isRVC, UInt<2>("h2"), UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 134:38]
            node _pcOffsetR_T_4 = add(pcOffset, _pcOffsetR_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 134:33]
            node _pcOffsetR_T_5 = tail(_pcOffsetR_T_4, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 134:33]
            pcOffsetR <= _pcOffsetR_T_5 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 134:21]
          node _T_17 = and(rvcSpecial, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 136:25]
          when _T_17 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 136:40]
            state <= UInt<2>("h2") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 137:17]
            specialPCR <= pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 138:22]
            node _specialInstR_T_2 = bits(io.in.bits.instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 139:43]
            specialInstR <= _specialInstR_T_2 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 139:24]
            specialIPFR <= hasCrossBoundaryFault @[src/main/scala/nutcore/frontend/NaiveIBF.scala 140:23]
          node _T_18 = and(rvcSpecialJump, io.in.valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 142:29]
          when _T_18 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 142:44]
            state <= UInt<2>("h3") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 143:17]
            specialPCR <= pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 144:22]
            specialNPCR <= io.in.bits.pnpc @[src/main/scala/nutcore/frontend/NaiveIBF.scala 145:23]
            node _specialInstR_T_3 = bits(io.in.bits.instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 146:43]
            specialInstR <= _specialInstR_T_3 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 146:24]
            specialIPFR <= hasCrossBoundaryFault @[src/main/scala/nutcore/frontend/NaiveIBF.scala 147:23]
        else :
          node _T_19 = eq(UInt<2>("h2"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:18]
          when _T_19 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:18]
            pcOut <= specialPCR @[src/main/scala/nutcore/frontend/NaiveIBF.scala 152:15]
            node _pnpcOut_T_12 = add(specialPCR, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 153:31]
            node _pnpcOut_T_13 = tail(_pnpcOut_T_12, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 153:31]
            pnpcOut <= _pnpcOut_T_13 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 153:17]
            canGo <= io.in.valid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 155:15]
            canIn <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 156:15]
            node _T_20 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
            when _T_20 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 157:26]
              state <= UInt<2>("h1") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 158:17]
              pcOffsetR <= UInt<2>("h2") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 159:21]
          else :
            node _T_21 = eq(UInt<2>("h3"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:18]
            when _T_21 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:18]
              pcOut <= specialPCR @[src/main/scala/nutcore/frontend/NaiveIBF.scala 164:15]
              pnpcOut <= specialNPCR @[src/main/scala/nutcore/frontend/NaiveIBF.scala 165:17]
              canGo <= io.in.valid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 167:15]
              canIn <= UInt<1>("h1") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 168:15]
              node _T_22 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
              when _T_22 : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 169:26]
                state <= UInt<2>("h0") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 170:17]
    else :
      state <= UInt<2>("h0") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 175:11]
      canGo is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 176:11]
      canIn is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 177:11]
      pcOut is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 178:11]
      pnpcOut is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 179:13]
    when hasException : @[src/main/scala/nutcore/frontend/NaiveIBF.scala 182:23]
      state <= UInt<2>("h0") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 183:11]
      canGo <= UInt<1>("h1") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 184:11]
    io.out.bits.isExit is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.isBranch is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.runahead_checkpoint_id is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.crossBoundaryFault is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.isRVC is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.brIdx is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[0] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[1] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[2] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[3] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[4] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[5] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[6] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[7] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[8] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[9] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[10] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.intrVec[11] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[0] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[1] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[2] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[3] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[4] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[5] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[6] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[7] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[8] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[9] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[10] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[11] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[12] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[13] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[14] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.exceptionVec[15] is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.redirect.valid is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.redirect.rtype is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.redirect.target is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.pnpc is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.pc is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.instr is invalid @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io.out.bits.redirect.valid <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/NaiveIBF.scala 189:30]
    io.out.bits.pc <= pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 190:18]
    io.out.bits.pnpc <= pnpcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:20]
    io.out.bits.instr <= instr @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:21]
    node _io_out_bits_brIdx_T = add(pcOut, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:46]
    node _io_out_bits_brIdx_T_1 = tail(_io_out_bits_brIdx_T, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:46]
    node _io_out_bits_brIdx_T_2 = eq(pnpcOut, _io_out_bits_brIdx_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:37]
    node _io_out_bits_brIdx_T_3 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:54]
    node _io_out_bits_brIdx_T_4 = and(_io_out_bits_brIdx_T_2, _io_out_bits_brIdx_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:51]
    node _io_out_bits_brIdx_T_5 = add(pcOut, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:83]
    node _io_out_bits_brIdx_T_6 = tail(_io_out_bits_brIdx_T_5, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:83]
    node _io_out_bits_brIdx_T_7 = eq(pnpcOut, _io_out_bits_brIdx_T_6) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:74]
    node _io_out_bits_brIdx_T_8 = and(_io_out_bits_brIdx_T_7, isRVC) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:88]
    node _io_out_bits_brIdx_T_9 = or(_io_out_bits_brIdx_T_4, _io_out_bits_brIdx_T_8) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:62]
    node _io_out_bits_brIdx_T_10 = mux(_io_out_bits_brIdx_T_9, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:27]
    io.out.bits.brIdx <= _io_out_bits_brIdx_T_10 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 193:21]
    node _io_out_valid_T = and(io.in.valid, canGo) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 195:31]
    io.out.valid <= _io_out_valid_T @[src/main/scala/nutcore/frontend/NaiveIBF.scala 195:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 196:19]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_ready_T_2 = and(_io_in_ready_T_1, canIn) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 196:48]
    node _io_in_ready_T_3 = or(_io_in_ready_T, _io_in_ready_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 196:32]
    node _io_in_ready_T_4 = or(_io_in_ready_T_3, loadNextInstline) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 196:58]
    io.in.ready <= _io_in_ready_T_4 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 196:15]
    io.out.bits.exceptionVec <= io.in.bits.exceptionVec @[src/main/scala/nutcore/frontend/NaiveIBF.scala 198:28]
    node _io_out_bits_exceptionVec_12_T = eq(state, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 199:112]
    node _io_out_bits_exceptionVec_12_T_1 = eq(state, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 199:142]
    node _io_out_bits_exceptionVec_12_T_2 = or(_io_out_bits_exceptionVec_12_T, _io_out_bits_exceptionVec_12_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 199:133]
    node _io_out_bits_exceptionVec_12_T_3 = and(specialIPFR, _io_out_bits_exceptionVec_12_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 199:102]
    node _io_out_bits_exceptionVec_12_T_4 = or(io.in.bits.exceptionVec[12], _io_out_bits_exceptionVec_12_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 199:87]
    io.out.bits.exceptionVec[12] <= _io_out_bits_exceptionVec_12_T_4 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 199:44]
    node _io_out_bits_crossBoundaryFault_T = eq(state, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 200:69]
    node _io_out_bits_crossBoundaryFault_T_1 = eq(state, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 200:99]
    node _io_out_bits_crossBoundaryFault_T_2 = or(_io_out_bits_crossBoundaryFault_T, _io_out_bits_crossBoundaryFault_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 200:90]
    node _io_out_bits_crossBoundaryFault_T_3 = and(hasCrossBoundaryFault, _io_out_bits_crossBoundaryFault_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 200:59]
    node _io_out_bits_crossBoundaryFault_T_4 = eq(specialIPFR, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 200:118]
    node _io_out_bits_crossBoundaryFault_T_5 = and(_io_out_bits_crossBoundaryFault_T_3, _io_out_bits_crossBoundaryFault_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 200:115]
    io.out.bits.crossBoundaryFault <= _io_out_bits_crossBoundaryFault_T_5 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 200:34]

  module RVCExpander :
    input clock : Clock
    input reset : Reset
    output io : { flip in : UInt<32>, out : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>}, rvc : UInt<1>} @[src/main/scala/nutcore/frontend/RVC.scala 153:14]

    node _io_rvc_T = bits(io.in, 1, 0) @[src/main/scala/nutcore/frontend/RVC.scala 159:20]
    node _io_rvc_T_1 = neq(_io_rvc_T, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/RVC.scala 159:26]
    io.rvc <= _io_rvc_T_1 @[src/main/scala/nutcore/frontend/RVC.scala 159:12]
    node _io_out_s_opc_T = bits(io.in, 12, 5) @[src/main/scala/nutcore/frontend/RVC.scala 50:22]
    node _io_out_s_opc_T_1 = orr(_io_out_s_opc_T) @[src/main/scala/nutcore/frontend/RVC.scala 50:29]
    node io_out_s_opc = mux(_io_out_s_opc_T_1, UInt<7>("h13"), UInt<7>("h1f")) @[src/main/scala/nutcore/frontend/RVC.scala 50:20]
    node _io_out_s_T = bits(io.in, 10, 7) @[src/main/scala/nutcore/frontend/RVC.scala 31:26]
    node _io_out_s_T_1 = bits(io.in, 12, 11) @[src/main/scala/nutcore/frontend/RVC.scala 31:35]
    node _io_out_s_T_2 = bits(io.in, 5, 5) @[src/main/scala/nutcore/frontend/RVC.scala 31:45]
    node _io_out_s_T_3 = bits(io.in, 6, 6) @[src/main/scala/nutcore/frontend/RVC.scala 31:51]
    node io_out_s_lo = cat(_io_out_s_T_3, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 31:24]
    node io_out_s_hi_hi = cat(_io_out_s_T, _io_out_s_T_1) @[src/main/scala/nutcore/frontend/RVC.scala 31:24]
    node io_out_s_hi = cat(io_out_s_hi_hi, _io_out_s_T_2) @[src/main/scala/nutcore/frontend/RVC.scala 31:24]
    node _io_out_s_T_4 = cat(io_out_s_hi, io_out_s_lo) @[src/main/scala/nutcore/frontend/RVC.scala 31:24]
    node _io_out_s_T_5 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_6 = cat(UInt<2>("h1"), _io_out_s_T_5) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node io_out_s_lo_1 = cat(_io_out_s_T_6, io_out_s_opc) @[src/main/scala/nutcore/frontend/RVC.scala 51:15]
    node io_out_s_hi_hi_1 = cat(_io_out_s_T_4, UInt<5>("h2")) @[src/main/scala/nutcore/frontend/RVC.scala 51:15]
    node io_out_s_hi_1 = cat(io_out_s_hi_hi_1, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 51:15]
    node _io_out_s_T_7 = cat(io_out_s_hi_1, io_out_s_lo_1) @[src/main/scala/nutcore/frontend/RVC.scala 51:15]
    node _io_out_s_T_8 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_9 = cat(UInt<2>("h1"), _io_out_s_T_8) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_10 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_11 = cat(UInt<2>("h1"), _io_out_s_T_10) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_12 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res.bits <= _io_out_s_T_7 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res.rd <= _io_out_s_T_9 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res.rs1 <= UInt<5>("h2") @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res.rs2 <= _io_out_s_T_11 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res.rs3 <= _io_out_s_T_12 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_13 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 33:20]
    node _io_out_s_T_14 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 33:28]
    node io_out_s_hi_2 = cat(_io_out_s_T_13, _io_out_s_T_14) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_15 = cat(io_out_s_hi_2, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_16 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_17 = cat(UInt<2>("h1"), _io_out_s_T_16) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_18 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_19 = cat(UInt<2>("h1"), _io_out_s_T_18) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node io_out_s_lo_2 = cat(_io_out_s_T_19, UInt<7>("h7")) @[src/main/scala/nutcore/frontend/RVC.scala 55:23]
    node io_out_s_hi_hi_2 = cat(_io_out_s_T_15, _io_out_s_T_17) @[src/main/scala/nutcore/frontend/RVC.scala 55:23]
    node io_out_s_hi_3 = cat(io_out_s_hi_hi_2, UInt<3>("h3")) @[src/main/scala/nutcore/frontend/RVC.scala 55:23]
    node _io_out_s_T_20 = cat(io_out_s_hi_3, io_out_s_lo_2) @[src/main/scala/nutcore/frontend/RVC.scala 55:23]
    node _io_out_s_T_21 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_22 = cat(UInt<2>("h1"), _io_out_s_T_21) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_23 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_24 = cat(UInt<2>("h1"), _io_out_s_T_23) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_25 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_26 = cat(UInt<2>("h1"), _io_out_s_T_25) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_27 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_1 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_1.bits <= _io_out_s_T_20 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_1.rd <= _io_out_s_T_22 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_1.rs1 <= _io_out_s_T_24 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_1.rs2 <= _io_out_s_T_26 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_1.rs3 <= _io_out_s_T_27 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_28 = bits(io.in, 5, 5) @[src/main/scala/nutcore/frontend/RVC.scala 32:20]
    node _io_out_s_T_29 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 32:26]
    node _io_out_s_T_30 = bits(io.in, 6, 6) @[src/main/scala/nutcore/frontend/RVC.scala 32:36]
    node io_out_s_lo_3 = cat(_io_out_s_T_30, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node io_out_s_hi_4 = cat(_io_out_s_T_28, _io_out_s_T_29) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node _io_out_s_T_31 = cat(io_out_s_hi_4, io_out_s_lo_3) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node _io_out_s_T_32 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_33 = cat(UInt<2>("h1"), _io_out_s_T_32) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_34 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_35 = cat(UInt<2>("h1"), _io_out_s_T_34) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node io_out_s_lo_4 = cat(_io_out_s_T_35, UInt<7>("h3")) @[src/main/scala/nutcore/frontend/RVC.scala 54:22]
    node io_out_s_hi_hi_3 = cat(_io_out_s_T_31, _io_out_s_T_33) @[src/main/scala/nutcore/frontend/RVC.scala 54:22]
    node io_out_s_hi_5 = cat(io_out_s_hi_hi_3, UInt<3>("h2")) @[src/main/scala/nutcore/frontend/RVC.scala 54:22]
    node _io_out_s_T_36 = cat(io_out_s_hi_5, io_out_s_lo_4) @[src/main/scala/nutcore/frontend/RVC.scala 54:22]
    node _io_out_s_T_37 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_38 = cat(UInt<2>("h1"), _io_out_s_T_37) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_39 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_40 = cat(UInt<2>("h1"), _io_out_s_T_39) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_41 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_42 = cat(UInt<2>("h1"), _io_out_s_T_41) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_43 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_2 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_2.bits <= _io_out_s_T_36 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_2.rd <= _io_out_s_T_38 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_2.rs1 <= _io_out_s_T_40 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_2.rs2 <= _io_out_s_T_42 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_2.rs3 <= _io_out_s_T_43 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_44 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 33:20]
    node _io_out_s_T_45 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 33:28]
    node io_out_s_hi_6 = cat(_io_out_s_T_44, _io_out_s_T_45) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_46 = cat(io_out_s_hi_6, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_47 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_48 = cat(UInt<2>("h1"), _io_out_s_T_47) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_49 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_50 = cat(UInt<2>("h1"), _io_out_s_T_49) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node io_out_s_lo_5 = cat(_io_out_s_T_50, UInt<7>("h3")) @[src/main/scala/nutcore/frontend/RVC.scala 53:22]
    node io_out_s_hi_hi_4 = cat(_io_out_s_T_46, _io_out_s_T_48) @[src/main/scala/nutcore/frontend/RVC.scala 53:22]
    node io_out_s_hi_7 = cat(io_out_s_hi_hi_4, UInt<3>("h3")) @[src/main/scala/nutcore/frontend/RVC.scala 53:22]
    node _io_out_s_T_51 = cat(io_out_s_hi_7, io_out_s_lo_5) @[src/main/scala/nutcore/frontend/RVC.scala 53:22]
    node _io_out_s_T_52 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_53 = cat(UInt<2>("h1"), _io_out_s_T_52) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_54 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_55 = cat(UInt<2>("h1"), _io_out_s_T_54) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_56 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_57 = cat(UInt<2>("h1"), _io_out_s_T_56) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_58 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_3 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_3.bits <= _io_out_s_T_51 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_3.rd <= _io_out_s_T_53 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_3.rs1 <= _io_out_s_T_55 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_3.rs2 <= _io_out_s_T_57 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_3.rs3 <= _io_out_s_T_58 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_59 = bits(io.in, 5, 5) @[src/main/scala/nutcore/frontend/RVC.scala 32:20]
    node _io_out_s_T_60 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 32:26]
    node _io_out_s_T_61 = bits(io.in, 6, 6) @[src/main/scala/nutcore/frontend/RVC.scala 32:36]
    node io_out_s_lo_6 = cat(_io_out_s_T_61, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node io_out_s_hi_8 = cat(_io_out_s_T_59, _io_out_s_T_60) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node _io_out_s_T_62 = cat(io_out_s_hi_8, io_out_s_lo_6) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node _io_out_s_T_63 = shr(_io_out_s_T_62, 5) @[src/main/scala/nutcore/frontend/RVC.scala 60:32]
    node _io_out_s_T_64 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_65 = cat(UInt<2>("h1"), _io_out_s_T_64) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_66 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_67 = cat(UInt<2>("h1"), _io_out_s_T_66) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_68 = bits(io.in, 5, 5) @[src/main/scala/nutcore/frontend/RVC.scala 32:20]
    node _io_out_s_T_69 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 32:26]
    node _io_out_s_T_70 = bits(io.in, 6, 6) @[src/main/scala/nutcore/frontend/RVC.scala 32:36]
    node io_out_s_lo_7 = cat(_io_out_s_T_70, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node io_out_s_hi_9 = cat(_io_out_s_T_68, _io_out_s_T_69) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node _io_out_s_T_71 = cat(io_out_s_hi_9, io_out_s_lo_7) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node _io_out_s_T_72 = bits(_io_out_s_T_71, 4, 0) @[src/main/scala/nutcore/frontend/RVC.scala 60:65]
    node io_out_s_lo_hi = cat(UInt<3>("h2"), _io_out_s_T_72) @[src/main/scala/nutcore/frontend/RVC.scala 60:25]
    node io_out_s_lo_8 = cat(io_out_s_lo_hi, UInt<7>("h3f")) @[src/main/scala/nutcore/frontend/RVC.scala 60:25]
    node io_out_s_hi_hi_5 = cat(_io_out_s_T_63, _io_out_s_T_65) @[src/main/scala/nutcore/frontend/RVC.scala 60:25]
    node io_out_s_hi_10 = cat(io_out_s_hi_hi_5, _io_out_s_T_67) @[src/main/scala/nutcore/frontend/RVC.scala 60:25]
    node _io_out_s_T_73 = cat(io_out_s_hi_10, io_out_s_lo_8) @[src/main/scala/nutcore/frontend/RVC.scala 60:25]
    node _io_out_s_T_74 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_75 = cat(UInt<2>("h1"), _io_out_s_T_74) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_76 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_77 = cat(UInt<2>("h1"), _io_out_s_T_76) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_78 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_79 = cat(UInt<2>("h1"), _io_out_s_T_78) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_80 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_4 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_4.bits <= _io_out_s_T_73 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_4.rd <= _io_out_s_T_75 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_4.rs1 <= _io_out_s_T_77 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_4.rs2 <= _io_out_s_T_79 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_4.rs3 <= _io_out_s_T_80 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_81 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 33:20]
    node _io_out_s_T_82 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 33:28]
    node io_out_s_hi_11 = cat(_io_out_s_T_81, _io_out_s_T_82) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_83 = cat(io_out_s_hi_11, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_84 = shr(_io_out_s_T_83, 5) @[src/main/scala/nutcore/frontend/RVC.scala 63:30]
    node _io_out_s_T_85 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_86 = cat(UInt<2>("h1"), _io_out_s_T_85) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_87 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_88 = cat(UInt<2>("h1"), _io_out_s_T_87) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_89 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 33:20]
    node _io_out_s_T_90 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 33:28]
    node io_out_s_hi_12 = cat(_io_out_s_T_89, _io_out_s_T_90) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_91 = cat(io_out_s_hi_12, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_92 = bits(_io_out_s_T_91, 4, 0) @[src/main/scala/nutcore/frontend/RVC.scala 63:63]
    node io_out_s_lo_hi_1 = cat(UInt<3>("h3"), _io_out_s_T_92) @[src/main/scala/nutcore/frontend/RVC.scala 63:23]
    node io_out_s_lo_9 = cat(io_out_s_lo_hi_1, UInt<7>("h27")) @[src/main/scala/nutcore/frontend/RVC.scala 63:23]
    node io_out_s_hi_hi_6 = cat(_io_out_s_T_84, _io_out_s_T_86) @[src/main/scala/nutcore/frontend/RVC.scala 63:23]
    node io_out_s_hi_13 = cat(io_out_s_hi_hi_6, _io_out_s_T_88) @[src/main/scala/nutcore/frontend/RVC.scala 63:23]
    node _io_out_s_T_93 = cat(io_out_s_hi_13, io_out_s_lo_9) @[src/main/scala/nutcore/frontend/RVC.scala 63:23]
    node _io_out_s_T_94 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_95 = cat(UInt<2>("h1"), _io_out_s_T_94) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_96 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_97 = cat(UInt<2>("h1"), _io_out_s_T_96) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_98 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_99 = cat(UInt<2>("h1"), _io_out_s_T_98) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_100 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_5 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_5.bits <= _io_out_s_T_93 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_5.rd <= _io_out_s_T_95 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_5.rs1 <= _io_out_s_T_97 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_5.rs2 <= _io_out_s_T_99 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_5.rs3 <= _io_out_s_T_100 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_101 = bits(io.in, 5, 5) @[src/main/scala/nutcore/frontend/RVC.scala 32:20]
    node _io_out_s_T_102 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 32:26]
    node _io_out_s_T_103 = bits(io.in, 6, 6) @[src/main/scala/nutcore/frontend/RVC.scala 32:36]
    node io_out_s_lo_10 = cat(_io_out_s_T_103, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node io_out_s_hi_14 = cat(_io_out_s_T_101, _io_out_s_T_102) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node _io_out_s_T_104 = cat(io_out_s_hi_14, io_out_s_lo_10) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node _io_out_s_T_105 = shr(_io_out_s_T_104, 5) @[src/main/scala/nutcore/frontend/RVC.scala 62:29]
    node _io_out_s_T_106 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_107 = cat(UInt<2>("h1"), _io_out_s_T_106) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_108 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_109 = cat(UInt<2>("h1"), _io_out_s_T_108) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_110 = bits(io.in, 5, 5) @[src/main/scala/nutcore/frontend/RVC.scala 32:20]
    node _io_out_s_T_111 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 32:26]
    node _io_out_s_T_112 = bits(io.in, 6, 6) @[src/main/scala/nutcore/frontend/RVC.scala 32:36]
    node io_out_s_lo_11 = cat(_io_out_s_T_112, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node io_out_s_hi_15 = cat(_io_out_s_T_110, _io_out_s_T_111) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node _io_out_s_T_113 = cat(io_out_s_hi_15, io_out_s_lo_11) @[src/main/scala/nutcore/frontend/RVC.scala 32:18]
    node _io_out_s_T_114 = bits(_io_out_s_T_113, 4, 0) @[src/main/scala/nutcore/frontend/RVC.scala 62:62]
    node io_out_s_lo_hi_2 = cat(UInt<3>("h2"), _io_out_s_T_114) @[src/main/scala/nutcore/frontend/RVC.scala 62:22]
    node io_out_s_lo_12 = cat(io_out_s_lo_hi_2, UInt<7>("h23")) @[src/main/scala/nutcore/frontend/RVC.scala 62:22]
    node io_out_s_hi_hi_7 = cat(_io_out_s_T_105, _io_out_s_T_107) @[src/main/scala/nutcore/frontend/RVC.scala 62:22]
    node io_out_s_hi_16 = cat(io_out_s_hi_hi_7, _io_out_s_T_109) @[src/main/scala/nutcore/frontend/RVC.scala 62:22]
    node _io_out_s_T_115 = cat(io_out_s_hi_16, io_out_s_lo_12) @[src/main/scala/nutcore/frontend/RVC.scala 62:22]
    node _io_out_s_T_116 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_117 = cat(UInt<2>("h1"), _io_out_s_T_116) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_118 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_119 = cat(UInt<2>("h1"), _io_out_s_T_118) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_120 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_121 = cat(UInt<2>("h1"), _io_out_s_T_120) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_122 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_6 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_6.bits <= _io_out_s_T_115 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_6.rd <= _io_out_s_T_117 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_6.rs1 <= _io_out_s_T_119 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_6.rs2 <= _io_out_s_T_121 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_6.rs3 <= _io_out_s_T_122 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_123 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 33:20]
    node _io_out_s_T_124 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 33:28]
    node io_out_s_hi_17 = cat(_io_out_s_T_123, _io_out_s_T_124) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_125 = cat(io_out_s_hi_17, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_126 = shr(_io_out_s_T_125, 5) @[src/main/scala/nutcore/frontend/RVC.scala 61:29]
    node _io_out_s_T_127 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_128 = cat(UInt<2>("h1"), _io_out_s_T_127) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_129 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_130 = cat(UInt<2>("h1"), _io_out_s_T_129) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_131 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 33:20]
    node _io_out_s_T_132 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 33:28]
    node io_out_s_hi_18 = cat(_io_out_s_T_131, _io_out_s_T_132) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_133 = cat(io_out_s_hi_18, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 33:18]
    node _io_out_s_T_134 = bits(_io_out_s_T_133, 4, 0) @[src/main/scala/nutcore/frontend/RVC.scala 61:62]
    node io_out_s_lo_hi_3 = cat(UInt<3>("h3"), _io_out_s_T_134) @[src/main/scala/nutcore/frontend/RVC.scala 61:22]
    node io_out_s_lo_13 = cat(io_out_s_lo_hi_3, UInt<7>("h23")) @[src/main/scala/nutcore/frontend/RVC.scala 61:22]
    node io_out_s_hi_hi_8 = cat(_io_out_s_T_126, _io_out_s_T_128) @[src/main/scala/nutcore/frontend/RVC.scala 61:22]
    node io_out_s_hi_19 = cat(io_out_s_hi_hi_8, _io_out_s_T_130) @[src/main/scala/nutcore/frontend/RVC.scala 61:22]
    node _io_out_s_T_135 = cat(io_out_s_hi_19, io_out_s_lo_13) @[src/main/scala/nutcore/frontend/RVC.scala 61:22]
    node _io_out_s_T_136 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_137 = cat(UInt<2>("h1"), _io_out_s_T_136) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_138 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_139 = cat(UInt<2>("h1"), _io_out_s_T_138) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_140 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_141 = cat(UInt<2>("h1"), _io_out_s_T_140) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_142 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_7 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_7.bits <= _io_out_s_T_135 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_7.rd <= _io_out_s_T_137 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_7.rs1 <= _io_out_s_T_139 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_7.rs2 <= _io_out_s_T_141 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_7.rs3 <= _io_out_s_T_142 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_143 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 40:30]
    node _io_out_s_T_144 = mux(_io_out_s_T_143, UInt<7>("h7f"), UInt<7>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 40:25]
    node _io_out_s_T_145 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 40:38]
    node _io_out_s_T_146 = cat(_io_out_s_T_144, _io_out_s_T_145) @[src/main/scala/nutcore/frontend/RVC.scala 40:20]
    node _io_out_s_T_147 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_148 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_lo_14 = cat(_io_out_s_T_148, UInt<7>("h13")) @[src/main/scala/nutcore/frontend/RVC.scala 72:24]
    node io_out_s_hi_hi_9 = cat(_io_out_s_T_146, _io_out_s_T_147) @[src/main/scala/nutcore/frontend/RVC.scala 72:24]
    node io_out_s_hi_20 = cat(io_out_s_hi_hi_9, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 72:24]
    node _io_out_s_T_149 = cat(io_out_s_hi_20, io_out_s_lo_14) @[src/main/scala/nutcore/frontend/RVC.scala 72:24]
    node _io_out_s_T_150 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_151 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_152 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_153 = cat(UInt<2>("h1"), _io_out_s_T_152) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_154 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_8 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_8.bits <= _io_out_s_T_149 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_8.rd <= _io_out_s_T_150 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_8.rs1 <= _io_out_s_T_151 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_8.rs2 <= _io_out_s_T_153 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_8.rs3 <= _io_out_s_T_154 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_opc_T_2 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_opc_T_3 = orr(_io_out_s_opc_T_2) @[src/main/scala/nutcore/frontend/RVC.scala 74:24]
    node io_out_s_opc_1 = mux(_io_out_s_opc_T_3, UInt<7>("h1b"), UInt<7>("h1f")) @[src/main/scala/nutcore/frontend/RVC.scala 74:20]
    node _io_out_s_T_155 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 40:30]
    node _io_out_s_T_156 = mux(_io_out_s_T_155, UInt<7>("h7f"), UInt<7>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 40:25]
    node _io_out_s_T_157 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 40:38]
    node _io_out_s_T_158 = cat(_io_out_s_T_156, _io_out_s_T_157) @[src/main/scala/nutcore/frontend/RVC.scala 40:20]
    node _io_out_s_T_159 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_160 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_lo_15 = cat(_io_out_s_T_160, io_out_s_opc_1) @[src/main/scala/nutcore/frontend/RVC.scala 75:15]
    node io_out_s_hi_hi_10 = cat(_io_out_s_T_158, _io_out_s_T_159) @[src/main/scala/nutcore/frontend/RVC.scala 75:15]
    node io_out_s_hi_21 = cat(io_out_s_hi_hi_10, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 75:15]
    node _io_out_s_T_161 = cat(io_out_s_hi_21, io_out_s_lo_15) @[src/main/scala/nutcore/frontend/RVC.scala 75:15]
    node _io_out_s_T_162 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_163 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_164 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_165 = cat(UInt<2>("h1"), _io_out_s_T_164) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_166 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_9 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_9.bits <= _io_out_s_T_161 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_9.rd <= _io_out_s_T_162 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_9.rs1 <= _io_out_s_T_163 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_9.rs2 <= _io_out_s_T_165 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_9.rs3 <= _io_out_s_T_166 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_167 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 40:30]
    node _io_out_s_T_168 = mux(_io_out_s_T_167, UInt<7>("h7f"), UInt<7>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 40:25]
    node _io_out_s_T_169 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 40:38]
    node _io_out_s_T_170 = cat(_io_out_s_T_168, _io_out_s_T_169) @[src/main/scala/nutcore/frontend/RVC.scala 40:20]
    node _io_out_s_T_171 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_lo_16 = cat(_io_out_s_T_171, UInt<7>("h13")) @[src/main/scala/nutcore/frontend/RVC.scala 81:22]
    node io_out_s_hi_hi_11 = cat(_io_out_s_T_170, UInt<5>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 81:22]
    node io_out_s_hi_22 = cat(io_out_s_hi_hi_11, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 81:22]
    node _io_out_s_T_172 = cat(io_out_s_hi_22, io_out_s_lo_16) @[src/main/scala/nutcore/frontend/RVC.scala 81:22]
    node _io_out_s_T_173 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_174 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_175 = cat(UInt<2>("h1"), _io_out_s_T_174) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_176 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_10 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_10.bits <= _io_out_s_T_172 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_10.rd <= _io_out_s_T_173 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_10.rs1 <= UInt<5>("h0") @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_10.rs2 <= _io_out_s_T_175 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_10.rs3 <= _io_out_s_T_176 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_opc_T_4 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 40:30]
    node _io_out_s_opc_T_5 = mux(_io_out_s_opc_T_4, UInt<7>("h7f"), UInt<7>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 40:25]
    node _io_out_s_opc_T_6 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 40:38]
    node _io_out_s_opc_T_7 = cat(_io_out_s_opc_T_5, _io_out_s_opc_T_6) @[src/main/scala/nutcore/frontend/RVC.scala 40:20]
    node _io_out_s_opc_T_8 = orr(_io_out_s_opc_T_7) @[src/main/scala/nutcore/frontend/RVC.scala 87:29]
    node io_out_s_opc_2 = mux(_io_out_s_opc_T_8, UInt<7>("h37"), UInt<7>("h3f")) @[src/main/scala/nutcore/frontend/RVC.scala 87:20]
    node _io_out_s_me_T = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 38:30]
    node _io_out_s_me_T_1 = mux(_io_out_s_me_T, UInt<15>("h7fff"), UInt<15>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 38:24]
    node _io_out_s_me_T_2 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 38:38]
    node io_out_s_me_hi = cat(_io_out_s_me_T_1, _io_out_s_me_T_2) @[src/main/scala/nutcore/frontend/RVC.scala 38:19]
    node _io_out_s_me_T_3 = cat(io_out_s_me_hi, UInt<12>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 38:19]
    node _io_out_s_me_T_4 = bits(_io_out_s_me_T_3, 31, 12) @[src/main/scala/nutcore/frontend/RVC.scala 88:31]
    node _io_out_s_me_T_5 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_me_hi_1 = cat(_io_out_s_me_T_4, _io_out_s_me_T_5) @[src/main/scala/nutcore/frontend/RVC.scala 88:24]
    node _io_out_s_me_T_6 = cat(io_out_s_me_hi_1, io_out_s_opc_2) @[src/main/scala/nutcore/frontend/RVC.scala 88:24]
    node _io_out_s_me_T_7 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_me_T_8 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_me_T_9 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_me_T_10 = cat(UInt<2>("h1"), _io_out_s_me_T_9) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_me_T_11 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_me : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_me.bits <= _io_out_s_me_T_6 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_me.rd <= _io_out_s_me_T_7 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_me.rs1 <= _io_out_s_me_T_8 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_me.rs2 <= _io_out_s_me_T_10 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_me.rs3 <= _io_out_s_me_T_11 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_177 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_178 = eq(_io_out_s_T_177, UInt<5>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 89:14]
    node _io_out_s_T_179 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_180 = eq(_io_out_s_T_179, UInt<5>("h2")) @[src/main/scala/nutcore/frontend/RVC.scala 89:27]
    node _io_out_s_T_181 = or(_io_out_s_T_178, _io_out_s_T_180) @[src/main/scala/nutcore/frontend/RVC.scala 89:21]
    node _io_out_s_opc_T_9 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 40:30]
    node _io_out_s_opc_T_10 = mux(_io_out_s_opc_T_9, UInt<7>("h7f"), UInt<7>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 40:25]
    node _io_out_s_opc_T_11 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 40:38]
    node _io_out_s_opc_T_12 = cat(_io_out_s_opc_T_10, _io_out_s_opc_T_11) @[src/main/scala/nutcore/frontend/RVC.scala 40:20]
    node _io_out_s_opc_T_13 = orr(_io_out_s_opc_T_12) @[src/main/scala/nutcore/frontend/RVC.scala 83:29]
    node io_out_s_opc_3 = mux(_io_out_s_opc_T_13, UInt<7>("h13"), UInt<7>("h1f")) @[src/main/scala/nutcore/frontend/RVC.scala 83:20]
    node _io_out_s_T_182 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 39:34]
    node _io_out_s_T_183 = mux(_io_out_s_T_182, UInt<3>("h7"), UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 39:29]
    node _io_out_s_T_184 = bits(io.in, 4, 3) @[src/main/scala/nutcore/frontend/RVC.scala 39:42]
    node _io_out_s_T_185 = bits(io.in, 5, 5) @[src/main/scala/nutcore/frontend/RVC.scala 39:50]
    node _io_out_s_T_186 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 39:56]
    node _io_out_s_T_187 = bits(io.in, 6, 6) @[src/main/scala/nutcore/frontend/RVC.scala 39:62]
    node io_out_s_lo_hi_4 = cat(_io_out_s_T_186, _io_out_s_T_187) @[src/main/scala/nutcore/frontend/RVC.scala 39:24]
    node io_out_s_lo_17 = cat(io_out_s_lo_hi_4, UInt<4>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 39:24]
    node io_out_s_hi_hi_12 = cat(_io_out_s_T_183, _io_out_s_T_184) @[src/main/scala/nutcore/frontend/RVC.scala 39:24]
    node io_out_s_hi_23 = cat(io_out_s_hi_hi_12, _io_out_s_T_185) @[src/main/scala/nutcore/frontend/RVC.scala 39:24]
    node _io_out_s_T_188 = cat(io_out_s_hi_23, io_out_s_lo_17) @[src/main/scala/nutcore/frontend/RVC.scala 39:24]
    node _io_out_s_T_189 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_190 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_lo_18 = cat(_io_out_s_T_190, io_out_s_opc_3) @[src/main/scala/nutcore/frontend/RVC.scala 84:15]
    node io_out_s_hi_hi_13 = cat(_io_out_s_T_188, _io_out_s_T_189) @[src/main/scala/nutcore/frontend/RVC.scala 84:15]
    node io_out_s_hi_24 = cat(io_out_s_hi_hi_13, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 84:15]
    node _io_out_s_T_191 = cat(io_out_s_hi_24, io_out_s_lo_18) @[src/main/scala/nutcore/frontend/RVC.scala 84:15]
    node _io_out_s_T_192 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_193 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_194 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_195 = cat(UInt<2>("h1"), _io_out_s_T_194) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_196 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_11 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_11.bits <= _io_out_s_T_191 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_11.rd <= _io_out_s_T_192 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_11.rs1 <= _io_out_s_T_193 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_11.rs2 <= _io_out_s_T_195 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_11.rs3 <= _io_out_s_T_196 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_197 = mux(_io_out_s_T_181, io_out_s_res_11, io_out_s_me) @[src/main/scala/nutcore/frontend/RVC.scala 89:10]
    node _io_out_s_T_198 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 43:20]
    node _io_out_s_T_199 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 43:27]
    node _io_out_s_T_200 = cat(_io_out_s_T_198, _io_out_s_T_199) @[src/main/scala/nutcore/frontend/RVC.scala 43:18]
    node _io_out_s_T_201 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_202 = cat(UInt<2>("h1"), _io_out_s_T_201) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_203 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_204 = cat(UInt<2>("h1"), _io_out_s_T_203) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node io_out_s_lo_19 = cat(_io_out_s_T_204, UInt<7>("h13")) @[src/main/scala/nutcore/frontend/RVC.scala 95:21]
    node io_out_s_hi_hi_14 = cat(_io_out_s_T_200, _io_out_s_T_202) @[src/main/scala/nutcore/frontend/RVC.scala 95:21]
    node io_out_s_hi_25 = cat(io_out_s_hi_hi_14, UInt<3>("h5")) @[src/main/scala/nutcore/frontend/RVC.scala 95:21]
    node _io_out_s_T_205 = cat(io_out_s_hi_25, io_out_s_lo_19) @[src/main/scala/nutcore/frontend/RVC.scala 95:21]
    node _io_out_s_T_206 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 43:20]
    node _io_out_s_T_207 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 43:27]
    node _io_out_s_T_208 = cat(_io_out_s_T_206, _io_out_s_T_207) @[src/main/scala/nutcore/frontend/RVC.scala 43:18]
    node _io_out_s_T_209 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_210 = cat(UInt<2>("h1"), _io_out_s_T_209) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_211 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_212 = cat(UInt<2>("h1"), _io_out_s_T_211) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node io_out_s_lo_20 = cat(_io_out_s_T_212, UInt<7>("h13")) @[src/main/scala/nutcore/frontend/RVC.scala 95:21]
    node io_out_s_hi_hi_15 = cat(_io_out_s_T_208, _io_out_s_T_210) @[src/main/scala/nutcore/frontend/RVC.scala 95:21]
    node io_out_s_hi_26 = cat(io_out_s_hi_hi_15, UInt<3>("h5")) @[src/main/scala/nutcore/frontend/RVC.scala 95:21]
    node _io_out_s_T_213 = cat(io_out_s_hi_26, io_out_s_lo_20) @[src/main/scala/nutcore/frontend/RVC.scala 95:21]
    node _io_out_s_T_214 = or(_io_out_s_T_213, UInt<31>("h40000000")) @[src/main/scala/nutcore/frontend/RVC.scala 96:23]
    node _io_out_s_T_215 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 40:30]
    node _io_out_s_T_216 = mux(_io_out_s_T_215, UInt<7>("h7f"), UInt<7>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 40:25]
    node _io_out_s_T_217 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 40:38]
    node _io_out_s_T_218 = cat(_io_out_s_T_216, _io_out_s_T_217) @[src/main/scala/nutcore/frontend/RVC.scala 40:20]
    node _io_out_s_T_219 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_220 = cat(UInt<2>("h1"), _io_out_s_T_219) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_221 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_222 = cat(UInt<2>("h1"), _io_out_s_T_221) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node io_out_s_lo_21 = cat(_io_out_s_T_222, UInt<7>("h13")) @[src/main/scala/nutcore/frontend/RVC.scala 97:21]
    node io_out_s_hi_hi_16 = cat(_io_out_s_T_218, _io_out_s_T_220) @[src/main/scala/nutcore/frontend/RVC.scala 97:21]
    node io_out_s_hi_27 = cat(io_out_s_hi_hi_16, UInt<3>("h7")) @[src/main/scala/nutcore/frontend/RVC.scala 97:21]
    node _io_out_s_T_223 = cat(io_out_s_hi_27, io_out_s_lo_21) @[src/main/scala/nutcore/frontend/RVC.scala 97:21]
    wire _io_out_s_funct_WIRE : UInt<3>[8] @[src/main/scala/nutcore/frontend/RVC.scala 99:28]
    _io_out_s_funct_WIRE[0] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/RVC.scala 99:28]
    _io_out_s_funct_WIRE[1] <= UInt<3>("h4") @[src/main/scala/nutcore/frontend/RVC.scala 99:28]
    _io_out_s_funct_WIRE[2] <= UInt<3>("h6") @[src/main/scala/nutcore/frontend/RVC.scala 99:28]
    _io_out_s_funct_WIRE[3] <= UInt<3>("h7") @[src/main/scala/nutcore/frontend/RVC.scala 99:28]
    _io_out_s_funct_WIRE[4] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/RVC.scala 99:28]
    _io_out_s_funct_WIRE[5] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/RVC.scala 99:28]
    _io_out_s_funct_WIRE[6] <= UInt<2>("h2") @[src/main/scala/nutcore/frontend/RVC.scala 99:28]
    _io_out_s_funct_WIRE[7] <= UInt<2>("h3") @[src/main/scala/nutcore/frontend/RVC.scala 99:28]
    node _io_out_s_funct_T = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 99:79]
    node _io_out_s_funct_T_1 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 99:86]
    node _io_out_s_funct_T_2 = cat(_io_out_s_funct_T, _io_out_s_funct_T_1) @[src/main/scala/nutcore/frontend/RVC.scala 99:77]
    node _io_out_s_sub_T = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 100:24]
    node _io_out_s_sub_T_1 = eq(_io_out_s_sub_T, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 100:30]
    node io_out_s_sub = mux(_io_out_s_sub_T_1, UInt<31>("h40000000"), UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 100:22]
    node _io_out_s_opc_T_14 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 101:24]
    node io_out_s_opc_4 = mux(_io_out_s_opc_T_14, UInt<7>("h3b"), UInt<7>("h33")) @[src/main/scala/nutcore/frontend/RVC.scala 101:22]
    node _io_out_s_T_224 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_225 = cat(UInt<2>("h1"), _io_out_s_T_224) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_226 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_227 = cat(UInt<2>("h1"), _io_out_s_T_226) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_228 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_229 = cat(UInt<2>("h1"), _io_out_s_T_228) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node io_out_s_lo_22 = cat(_io_out_s_T_229, io_out_s_opc_4) @[src/main/scala/nutcore/frontend/RVC.scala 102:12]
    node io_out_s_hi_hi_17 = cat(_io_out_s_T_225, _io_out_s_T_227) @[src/main/scala/nutcore/frontend/RVC.scala 102:12]
    node io_out_s_hi_28 = cat(io_out_s_hi_hi_17, _io_out_s_funct_WIRE[_io_out_s_funct_T_2]) @[src/main/scala/nutcore/frontend/RVC.scala 102:12]
    node _io_out_s_T_230 = cat(io_out_s_hi_28, io_out_s_lo_22) @[src/main/scala/nutcore/frontend/RVC.scala 102:12]
    node _io_out_s_T_231 = or(_io_out_s_T_230, io_out_s_sub) @[src/main/scala/nutcore/frontend/RVC.scala 102:43]
    wire _io_out_s_WIRE : UInt<32>[4] @[src/main/scala/nutcore/frontend/RVC.scala 104:19]
    _io_out_s_WIRE[0] <= _io_out_s_T_205 @[src/main/scala/nutcore/frontend/RVC.scala 104:19]
    _io_out_s_WIRE[1] <= _io_out_s_T_214 @[src/main/scala/nutcore/frontend/RVC.scala 104:19]
    _io_out_s_WIRE[2] <= _io_out_s_T_223 @[src/main/scala/nutcore/frontend/RVC.scala 104:19]
    _io_out_s_WIRE[3] <= _io_out_s_T_231 @[src/main/scala/nutcore/frontend/RVC.scala 104:19]
    node _io_out_s_T_232 = bits(io.in, 11, 10) @[src/main/scala/nutcore/frontend/RVC.scala 104:51]
    node _io_out_s_T_233 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_234 = cat(UInt<2>("h1"), _io_out_s_T_233) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_235 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_236 = cat(UInt<2>("h1"), _io_out_s_T_235) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_237 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_238 = cat(UInt<2>("h1"), _io_out_s_T_237) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_239 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_12 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_12.bits <= _io_out_s_WIRE[_io_out_s_T_232] @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_12.rd <= _io_out_s_T_234 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_12.rs1 <= _io_out_s_T_236 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_12.rs2 <= _io_out_s_T_238 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_12.rs3 <= _io_out_s_T_239 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_240 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 41:28]
    node _io_out_s_T_241 = mux(_io_out_s_T_240, UInt<10>("h3ff"), UInt<10>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 41:22]
    node _io_out_s_T_242 = bits(io.in, 8, 8) @[src/main/scala/nutcore/frontend/RVC.scala 41:36]
    node _io_out_s_T_243 = bits(io.in, 10, 9) @[src/main/scala/nutcore/frontend/RVC.scala 41:42]
    node _io_out_s_T_244 = bits(io.in, 6, 6) @[src/main/scala/nutcore/frontend/RVC.scala 41:51]
    node _io_out_s_T_245 = bits(io.in, 7, 7) @[src/main/scala/nutcore/frontend/RVC.scala 41:57]
    node _io_out_s_T_246 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 41:63]
    node _io_out_s_T_247 = bits(io.in, 11, 11) @[src/main/scala/nutcore/frontend/RVC.scala 41:69]
    node _io_out_s_T_248 = bits(io.in, 5, 3) @[src/main/scala/nutcore/frontend/RVC.scala 41:76]
    node io_out_s_lo_lo = cat(_io_out_s_T_248, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_lo_hi_5 = cat(_io_out_s_T_246, _io_out_s_T_247) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_lo_23 = cat(io_out_s_lo_hi_5, io_out_s_lo_lo) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_lo = cat(_io_out_s_T_244, _io_out_s_T_245) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_hi_hi = cat(_io_out_s_T_241, _io_out_s_T_242) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_hi_18 = cat(io_out_s_hi_hi_hi, _io_out_s_T_243) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_29 = cat(io_out_s_hi_hi_18, io_out_s_hi_lo) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node _io_out_s_T_249 = cat(io_out_s_hi_29, io_out_s_lo_23) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node _io_out_s_T_250 = bits(_io_out_s_T_249, 20, 20) @[src/main/scala/nutcore/frontend/RVC.scala 91:26]
    node _io_out_s_T_251 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 41:28]
    node _io_out_s_T_252 = mux(_io_out_s_T_251, UInt<10>("h3ff"), UInt<10>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 41:22]
    node _io_out_s_T_253 = bits(io.in, 8, 8) @[src/main/scala/nutcore/frontend/RVC.scala 41:36]
    node _io_out_s_T_254 = bits(io.in, 10, 9) @[src/main/scala/nutcore/frontend/RVC.scala 41:42]
    node _io_out_s_T_255 = bits(io.in, 6, 6) @[src/main/scala/nutcore/frontend/RVC.scala 41:51]
    node _io_out_s_T_256 = bits(io.in, 7, 7) @[src/main/scala/nutcore/frontend/RVC.scala 41:57]
    node _io_out_s_T_257 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 41:63]
    node _io_out_s_T_258 = bits(io.in, 11, 11) @[src/main/scala/nutcore/frontend/RVC.scala 41:69]
    node _io_out_s_T_259 = bits(io.in, 5, 3) @[src/main/scala/nutcore/frontend/RVC.scala 41:76]
    node io_out_s_lo_lo_1 = cat(_io_out_s_T_259, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_lo_hi_6 = cat(_io_out_s_T_257, _io_out_s_T_258) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_lo_24 = cat(io_out_s_lo_hi_6, io_out_s_lo_lo_1) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_lo_1 = cat(_io_out_s_T_255, _io_out_s_T_256) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_hi_hi_1 = cat(_io_out_s_T_252, _io_out_s_T_253) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_hi_19 = cat(io_out_s_hi_hi_hi_1, _io_out_s_T_254) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_30 = cat(io_out_s_hi_hi_19, io_out_s_hi_lo_1) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node _io_out_s_T_260 = cat(io_out_s_hi_30, io_out_s_lo_24) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node _io_out_s_T_261 = bits(_io_out_s_T_260, 10, 1) @[src/main/scala/nutcore/frontend/RVC.scala 91:36]
    node _io_out_s_T_262 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 41:28]
    node _io_out_s_T_263 = mux(_io_out_s_T_262, UInt<10>("h3ff"), UInt<10>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 41:22]
    node _io_out_s_T_264 = bits(io.in, 8, 8) @[src/main/scala/nutcore/frontend/RVC.scala 41:36]
    node _io_out_s_T_265 = bits(io.in, 10, 9) @[src/main/scala/nutcore/frontend/RVC.scala 41:42]
    node _io_out_s_T_266 = bits(io.in, 6, 6) @[src/main/scala/nutcore/frontend/RVC.scala 41:51]
    node _io_out_s_T_267 = bits(io.in, 7, 7) @[src/main/scala/nutcore/frontend/RVC.scala 41:57]
    node _io_out_s_T_268 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 41:63]
    node _io_out_s_T_269 = bits(io.in, 11, 11) @[src/main/scala/nutcore/frontend/RVC.scala 41:69]
    node _io_out_s_T_270 = bits(io.in, 5, 3) @[src/main/scala/nutcore/frontend/RVC.scala 41:76]
    node io_out_s_lo_lo_2 = cat(_io_out_s_T_270, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_lo_hi_7 = cat(_io_out_s_T_268, _io_out_s_T_269) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_lo_25 = cat(io_out_s_lo_hi_7, io_out_s_lo_lo_2) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_lo_2 = cat(_io_out_s_T_266, _io_out_s_T_267) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_hi_hi_2 = cat(_io_out_s_T_263, _io_out_s_T_264) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_hi_20 = cat(io_out_s_hi_hi_hi_2, _io_out_s_T_265) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_31 = cat(io_out_s_hi_hi_20, io_out_s_hi_lo_2) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node _io_out_s_T_271 = cat(io_out_s_hi_31, io_out_s_lo_25) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node _io_out_s_T_272 = bits(_io_out_s_T_271, 11, 11) @[src/main/scala/nutcore/frontend/RVC.scala 91:48]
    node _io_out_s_T_273 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 41:28]
    node _io_out_s_T_274 = mux(_io_out_s_T_273, UInt<10>("h3ff"), UInt<10>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 41:22]
    node _io_out_s_T_275 = bits(io.in, 8, 8) @[src/main/scala/nutcore/frontend/RVC.scala 41:36]
    node _io_out_s_T_276 = bits(io.in, 10, 9) @[src/main/scala/nutcore/frontend/RVC.scala 41:42]
    node _io_out_s_T_277 = bits(io.in, 6, 6) @[src/main/scala/nutcore/frontend/RVC.scala 41:51]
    node _io_out_s_T_278 = bits(io.in, 7, 7) @[src/main/scala/nutcore/frontend/RVC.scala 41:57]
    node _io_out_s_T_279 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 41:63]
    node _io_out_s_T_280 = bits(io.in, 11, 11) @[src/main/scala/nutcore/frontend/RVC.scala 41:69]
    node _io_out_s_T_281 = bits(io.in, 5, 3) @[src/main/scala/nutcore/frontend/RVC.scala 41:76]
    node io_out_s_lo_lo_3 = cat(_io_out_s_T_281, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_lo_hi_8 = cat(_io_out_s_T_279, _io_out_s_T_280) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_lo_26 = cat(io_out_s_lo_hi_8, io_out_s_lo_lo_3) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_lo_3 = cat(_io_out_s_T_277, _io_out_s_T_278) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_hi_hi_3 = cat(_io_out_s_T_274, _io_out_s_T_275) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_hi_21 = cat(io_out_s_hi_hi_hi_3, _io_out_s_T_276) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node io_out_s_hi_32 = cat(io_out_s_hi_hi_21, io_out_s_hi_lo_3) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node _io_out_s_T_282 = cat(io_out_s_hi_32, io_out_s_lo_26) @[src/main/scala/nutcore/frontend/RVC.scala 41:17]
    node _io_out_s_T_283 = bits(_io_out_s_T_282, 19, 12) @[src/main/scala/nutcore/frontend/RVC.scala 91:58]
    node io_out_s_lo_hi_9 = cat(_io_out_s_T_283, UInt<5>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 91:21]
    node io_out_s_lo_27 = cat(io_out_s_lo_hi_9, UInt<7>("h6f")) @[src/main/scala/nutcore/frontend/RVC.scala 91:21]
    node io_out_s_hi_hi_22 = cat(_io_out_s_T_250, _io_out_s_T_261) @[src/main/scala/nutcore/frontend/RVC.scala 91:21]
    node io_out_s_hi_33 = cat(io_out_s_hi_hi_22, _io_out_s_T_272) @[src/main/scala/nutcore/frontend/RVC.scala 91:21]
    node _io_out_s_T_284 = cat(io_out_s_hi_33, io_out_s_lo_27) @[src/main/scala/nutcore/frontend/RVC.scala 91:21]
    node _io_out_s_T_285 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_286 = cat(UInt<2>("h1"), _io_out_s_T_285) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_287 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 28:29]
    node _io_out_s_T_288 = cat(UInt<2>("h1"), _io_out_s_T_287) @[src/main/scala/nutcore/frontend/RVC.scala 28:17]
    node _io_out_s_T_289 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_13 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_13.bits <= _io_out_s_T_284 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_13.rd <= UInt<5>("h0") @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_13.rs1 <= _io_out_s_T_286 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_13.rs2 <= _io_out_s_T_288 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_13.rs3 <= _io_out_s_T_289 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_290 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 42:27]
    node _io_out_s_T_291 = mux(_io_out_s_T_290, UInt<5>("h1f"), UInt<5>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:22]
    node _io_out_s_T_292 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 42:35]
    node _io_out_s_T_293 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 42:43]
    node _io_out_s_T_294 = bits(io.in, 11, 10) @[src/main/scala/nutcore/frontend/RVC.scala 42:49]
    node _io_out_s_T_295 = bits(io.in, 4, 3) @[src/main/scala/nutcore/frontend/RVC.scala 42:59]
    node io_out_s_lo_hi_10 = cat(_io_out_s_T_294, _io_out_s_T_295) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_lo_28 = cat(io_out_s_lo_hi_10, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_hi_23 = cat(_io_out_s_T_291, _io_out_s_T_292) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_34 = cat(io_out_s_hi_hi_23, _io_out_s_T_293) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_296 = cat(io_out_s_hi_34, io_out_s_lo_28) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_297 = bits(_io_out_s_T_296, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 92:29]
    node _io_out_s_T_298 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 42:27]
    node _io_out_s_T_299 = mux(_io_out_s_T_298, UInt<5>("h1f"), UInt<5>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:22]
    node _io_out_s_T_300 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 42:35]
    node _io_out_s_T_301 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 42:43]
    node _io_out_s_T_302 = bits(io.in, 11, 10) @[src/main/scala/nutcore/frontend/RVC.scala 42:49]
    node _io_out_s_T_303 = bits(io.in, 4, 3) @[src/main/scala/nutcore/frontend/RVC.scala 42:59]
    node io_out_s_lo_hi_11 = cat(_io_out_s_T_302, _io_out_s_T_303) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_lo_29 = cat(io_out_s_lo_hi_11, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_hi_24 = cat(_io_out_s_T_299, _io_out_s_T_300) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_35 = cat(io_out_s_hi_hi_24, _io_out_s_T_301) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_304 = cat(io_out_s_hi_35, io_out_s_lo_29) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_305 = bits(_io_out_s_T_304, 10, 5) @[src/main/scala/nutcore/frontend/RVC.scala 92:39]
    node _io_out_s_T_306 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_307 = cat(UInt<2>("h1"), _io_out_s_T_306) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_308 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 42:27]
    node _io_out_s_T_309 = mux(_io_out_s_T_308, UInt<5>("h1f"), UInt<5>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:22]
    node _io_out_s_T_310 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 42:35]
    node _io_out_s_T_311 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 42:43]
    node _io_out_s_T_312 = bits(io.in, 11, 10) @[src/main/scala/nutcore/frontend/RVC.scala 42:49]
    node _io_out_s_T_313 = bits(io.in, 4, 3) @[src/main/scala/nutcore/frontend/RVC.scala 42:59]
    node io_out_s_lo_hi_12 = cat(_io_out_s_T_312, _io_out_s_T_313) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_lo_30 = cat(io_out_s_lo_hi_12, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_hi_25 = cat(_io_out_s_T_309, _io_out_s_T_310) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_36 = cat(io_out_s_hi_hi_25, _io_out_s_T_311) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_314 = cat(io_out_s_hi_36, io_out_s_lo_30) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_315 = bits(_io_out_s_T_314, 4, 1) @[src/main/scala/nutcore/frontend/RVC.scala 92:71]
    node _io_out_s_T_316 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 42:27]
    node _io_out_s_T_317 = mux(_io_out_s_T_316, UInt<5>("h1f"), UInt<5>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:22]
    node _io_out_s_T_318 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 42:35]
    node _io_out_s_T_319 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 42:43]
    node _io_out_s_T_320 = bits(io.in, 11, 10) @[src/main/scala/nutcore/frontend/RVC.scala 42:49]
    node _io_out_s_T_321 = bits(io.in, 4, 3) @[src/main/scala/nutcore/frontend/RVC.scala 42:59]
    node io_out_s_lo_hi_13 = cat(_io_out_s_T_320, _io_out_s_T_321) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_lo_31 = cat(io_out_s_lo_hi_13, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_hi_26 = cat(_io_out_s_T_317, _io_out_s_T_318) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_37 = cat(io_out_s_hi_hi_26, _io_out_s_T_319) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_322 = cat(io_out_s_hi_37, io_out_s_lo_31) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_323 = bits(_io_out_s_T_322, 11, 11) @[src/main/scala/nutcore/frontend/RVC.scala 92:82]
    node io_out_s_lo_lo_4 = cat(_io_out_s_T_323, UInt<7>("h63")) @[src/main/scala/nutcore/frontend/RVC.scala 92:24]
    node io_out_s_lo_hi_14 = cat(UInt<3>("h0"), _io_out_s_T_315) @[src/main/scala/nutcore/frontend/RVC.scala 92:24]
    node io_out_s_lo_32 = cat(io_out_s_lo_hi_14, io_out_s_lo_lo_4) @[src/main/scala/nutcore/frontend/RVC.scala 92:24]
    node io_out_s_hi_lo_4 = cat(UInt<5>("h0"), _io_out_s_T_307) @[src/main/scala/nutcore/frontend/RVC.scala 92:24]
    node io_out_s_hi_hi_27 = cat(_io_out_s_T_297, _io_out_s_T_305) @[src/main/scala/nutcore/frontend/RVC.scala 92:24]
    node io_out_s_hi_38 = cat(io_out_s_hi_hi_27, io_out_s_hi_lo_4) @[src/main/scala/nutcore/frontend/RVC.scala 92:24]
    node _io_out_s_T_324 = cat(io_out_s_hi_38, io_out_s_lo_32) @[src/main/scala/nutcore/frontend/RVC.scala 92:24]
    node _io_out_s_T_325 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_326 = cat(UInt<2>("h1"), _io_out_s_T_325) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_327 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_328 = cat(UInt<2>("h1"), _io_out_s_T_327) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_329 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_14 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_14.bits <= _io_out_s_T_324 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_14.rd <= _io_out_s_T_326 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_14.rs1 <= _io_out_s_T_328 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_14.rs2 <= UInt<5>("h0") @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_14.rs3 <= _io_out_s_T_329 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_330 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 42:27]
    node _io_out_s_T_331 = mux(_io_out_s_T_330, UInt<5>("h1f"), UInt<5>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:22]
    node _io_out_s_T_332 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 42:35]
    node _io_out_s_T_333 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 42:43]
    node _io_out_s_T_334 = bits(io.in, 11, 10) @[src/main/scala/nutcore/frontend/RVC.scala 42:49]
    node _io_out_s_T_335 = bits(io.in, 4, 3) @[src/main/scala/nutcore/frontend/RVC.scala 42:59]
    node io_out_s_lo_hi_15 = cat(_io_out_s_T_334, _io_out_s_T_335) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_lo_33 = cat(io_out_s_lo_hi_15, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_hi_28 = cat(_io_out_s_T_331, _io_out_s_T_332) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_39 = cat(io_out_s_hi_hi_28, _io_out_s_T_333) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_336 = cat(io_out_s_hi_39, io_out_s_lo_33) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_337 = bits(_io_out_s_T_336, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 93:29]
    node _io_out_s_T_338 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 42:27]
    node _io_out_s_T_339 = mux(_io_out_s_T_338, UInt<5>("h1f"), UInt<5>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:22]
    node _io_out_s_T_340 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 42:35]
    node _io_out_s_T_341 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 42:43]
    node _io_out_s_T_342 = bits(io.in, 11, 10) @[src/main/scala/nutcore/frontend/RVC.scala 42:49]
    node _io_out_s_T_343 = bits(io.in, 4, 3) @[src/main/scala/nutcore/frontend/RVC.scala 42:59]
    node io_out_s_lo_hi_16 = cat(_io_out_s_T_342, _io_out_s_T_343) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_lo_34 = cat(io_out_s_lo_hi_16, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_hi_29 = cat(_io_out_s_T_339, _io_out_s_T_340) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_40 = cat(io_out_s_hi_hi_29, _io_out_s_T_341) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_344 = cat(io_out_s_hi_40, io_out_s_lo_34) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_345 = bits(_io_out_s_T_344, 10, 5) @[src/main/scala/nutcore/frontend/RVC.scala 93:39]
    node _io_out_s_T_346 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_347 = cat(UInt<2>("h1"), _io_out_s_T_346) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_348 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 42:27]
    node _io_out_s_T_349 = mux(_io_out_s_T_348, UInt<5>("h1f"), UInt<5>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:22]
    node _io_out_s_T_350 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 42:35]
    node _io_out_s_T_351 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 42:43]
    node _io_out_s_T_352 = bits(io.in, 11, 10) @[src/main/scala/nutcore/frontend/RVC.scala 42:49]
    node _io_out_s_T_353 = bits(io.in, 4, 3) @[src/main/scala/nutcore/frontend/RVC.scala 42:59]
    node io_out_s_lo_hi_17 = cat(_io_out_s_T_352, _io_out_s_T_353) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_lo_35 = cat(io_out_s_lo_hi_17, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_hi_30 = cat(_io_out_s_T_349, _io_out_s_T_350) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_41 = cat(io_out_s_hi_hi_30, _io_out_s_T_351) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_354 = cat(io_out_s_hi_41, io_out_s_lo_35) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_355 = bits(_io_out_s_T_354, 4, 1) @[src/main/scala/nutcore/frontend/RVC.scala 93:71]
    node _io_out_s_T_356 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 42:27]
    node _io_out_s_T_357 = mux(_io_out_s_T_356, UInt<5>("h1f"), UInt<5>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:22]
    node _io_out_s_T_358 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 42:35]
    node _io_out_s_T_359 = bits(io.in, 2, 2) @[src/main/scala/nutcore/frontend/RVC.scala 42:43]
    node _io_out_s_T_360 = bits(io.in, 11, 10) @[src/main/scala/nutcore/frontend/RVC.scala 42:49]
    node _io_out_s_T_361 = bits(io.in, 4, 3) @[src/main/scala/nutcore/frontend/RVC.scala 42:59]
    node io_out_s_lo_hi_18 = cat(_io_out_s_T_360, _io_out_s_T_361) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_lo_36 = cat(io_out_s_lo_hi_18, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_hi_31 = cat(_io_out_s_T_357, _io_out_s_T_358) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node io_out_s_hi_42 = cat(io_out_s_hi_hi_31, _io_out_s_T_359) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_362 = cat(io_out_s_hi_42, io_out_s_lo_36) @[src/main/scala/nutcore/frontend/RVC.scala 42:17]
    node _io_out_s_T_363 = bits(_io_out_s_T_362, 11, 11) @[src/main/scala/nutcore/frontend/RVC.scala 93:82]
    node io_out_s_lo_lo_5 = cat(_io_out_s_T_363, UInt<7>("h63")) @[src/main/scala/nutcore/frontend/RVC.scala 93:24]
    node io_out_s_lo_hi_19 = cat(UInt<3>("h1"), _io_out_s_T_355) @[src/main/scala/nutcore/frontend/RVC.scala 93:24]
    node io_out_s_lo_37 = cat(io_out_s_lo_hi_19, io_out_s_lo_lo_5) @[src/main/scala/nutcore/frontend/RVC.scala 93:24]
    node io_out_s_hi_lo_5 = cat(UInt<5>("h0"), _io_out_s_T_347) @[src/main/scala/nutcore/frontend/RVC.scala 93:24]
    node io_out_s_hi_hi_32 = cat(_io_out_s_T_337, _io_out_s_T_345) @[src/main/scala/nutcore/frontend/RVC.scala 93:24]
    node io_out_s_hi_43 = cat(io_out_s_hi_hi_32, io_out_s_hi_lo_5) @[src/main/scala/nutcore/frontend/RVC.scala 93:24]
    node _io_out_s_T_364 = cat(io_out_s_hi_43, io_out_s_lo_37) @[src/main/scala/nutcore/frontend/RVC.scala 93:24]
    node _io_out_s_T_365 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 27:29]
    node _io_out_s_T_366 = cat(UInt<2>("h1"), _io_out_s_T_365) @[src/main/scala/nutcore/frontend/RVC.scala 27:17]
    node _io_out_s_T_367 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_15 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_15.bits <= _io_out_s_T_364 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_15.rd <= UInt<5>("h0") @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_15.rs1 <= _io_out_s_T_366 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_15.rs2 <= UInt<5>("h0") @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_15.rs3 <= _io_out_s_T_367 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_load_opc_T = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_load_opc_T_1 = orr(_io_out_s_load_opc_T) @[src/main/scala/nutcore/frontend/RVC.scala 110:27]
    node io_out_s_load_opc = mux(_io_out_s_load_opc_T_1, UInt<7>("h3"), UInt<7>("h1f")) @[src/main/scala/nutcore/frontend/RVC.scala 110:23]
    node _io_out_s_T_368 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 43:20]
    node _io_out_s_T_369 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 43:27]
    node _io_out_s_T_370 = cat(_io_out_s_T_368, _io_out_s_T_369) @[src/main/scala/nutcore/frontend/RVC.scala 43:18]
    node _io_out_s_T_371 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_372 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_lo_38 = cat(_io_out_s_T_372, UInt<7>("h13")) @[src/main/scala/nutcore/frontend/RVC.scala 111:24]
    node io_out_s_hi_hi_33 = cat(_io_out_s_T_370, _io_out_s_T_371) @[src/main/scala/nutcore/frontend/RVC.scala 111:24]
    node io_out_s_hi_44 = cat(io_out_s_hi_hi_33, UInt<3>("h1")) @[src/main/scala/nutcore/frontend/RVC.scala 111:24]
    node _io_out_s_T_373 = cat(io_out_s_hi_44, io_out_s_lo_38) @[src/main/scala/nutcore/frontend/RVC.scala 111:24]
    node _io_out_s_T_374 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_375 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_376 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_T_377 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_16 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_16.bits <= _io_out_s_T_373 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_16.rd <= _io_out_s_T_374 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_16.rs1 <= _io_out_s_T_375 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_16.rs2 <= _io_out_s_T_376 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_16.rs3 <= _io_out_s_T_377 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_378 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 35:22]
    node _io_out_s_T_379 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 35:30]
    node _io_out_s_T_380 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 35:37]
    node io_out_s_lo_39 = cat(_io_out_s_T_380, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 35:20]
    node io_out_s_hi_45 = cat(_io_out_s_T_378, _io_out_s_T_379) @[src/main/scala/nutcore/frontend/RVC.scala 35:20]
    node _io_out_s_T_381 = cat(io_out_s_hi_45, io_out_s_lo_39) @[src/main/scala/nutcore/frontend/RVC.scala 35:20]
    node _io_out_s_T_382 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_lo_40 = cat(_io_out_s_T_382, UInt<7>("h7")) @[src/main/scala/nutcore/frontend/RVC.scala 114:25]
    node io_out_s_hi_hi_34 = cat(_io_out_s_T_381, UInt<5>("h2")) @[src/main/scala/nutcore/frontend/RVC.scala 114:25]
    node io_out_s_hi_46 = cat(io_out_s_hi_hi_34, UInt<3>("h3")) @[src/main/scala/nutcore/frontend/RVC.scala 114:25]
    node _io_out_s_T_383 = cat(io_out_s_hi_46, io_out_s_lo_40) @[src/main/scala/nutcore/frontend/RVC.scala 114:25]
    node _io_out_s_T_384 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_385 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_T_386 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_17 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_17.bits <= _io_out_s_T_383 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_17.rd <= _io_out_s_T_384 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_17.rs1 <= UInt<5>("h2") @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_17.rs2 <= _io_out_s_T_385 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_17.rs3 <= _io_out_s_T_386 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_387 = bits(io.in, 3, 2) @[src/main/scala/nutcore/frontend/RVC.scala 34:22]
    node _io_out_s_T_388 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 34:30]
    node _io_out_s_T_389 = bits(io.in, 6, 4) @[src/main/scala/nutcore/frontend/RVC.scala 34:37]
    node io_out_s_lo_41 = cat(_io_out_s_T_389, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 34:20]
    node io_out_s_hi_47 = cat(_io_out_s_T_387, _io_out_s_T_388) @[src/main/scala/nutcore/frontend/RVC.scala 34:20]
    node _io_out_s_T_390 = cat(io_out_s_hi_47, io_out_s_lo_41) @[src/main/scala/nutcore/frontend/RVC.scala 34:20]
    node _io_out_s_T_391 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_lo_42 = cat(_io_out_s_T_391, io_out_s_load_opc) @[src/main/scala/nutcore/frontend/RVC.scala 113:24]
    node io_out_s_hi_hi_35 = cat(_io_out_s_T_390, UInt<5>("h2")) @[src/main/scala/nutcore/frontend/RVC.scala 113:24]
    node io_out_s_hi_48 = cat(io_out_s_hi_hi_35, UInt<3>("h2")) @[src/main/scala/nutcore/frontend/RVC.scala 113:24]
    node _io_out_s_T_392 = cat(io_out_s_hi_48, io_out_s_lo_42) @[src/main/scala/nutcore/frontend/RVC.scala 113:24]
    node _io_out_s_T_393 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_394 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_T_395 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_18 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_18.bits <= _io_out_s_T_392 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_18.rd <= _io_out_s_T_393 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_18.rs1 <= UInt<5>("h2") @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_18.rs2 <= _io_out_s_T_394 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_18.rs3 <= _io_out_s_T_395 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_396 = bits(io.in, 4, 2) @[src/main/scala/nutcore/frontend/RVC.scala 35:22]
    node _io_out_s_T_397 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 35:30]
    node _io_out_s_T_398 = bits(io.in, 6, 5) @[src/main/scala/nutcore/frontend/RVC.scala 35:37]
    node io_out_s_lo_43 = cat(_io_out_s_T_398, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 35:20]
    node io_out_s_hi_49 = cat(_io_out_s_T_396, _io_out_s_T_397) @[src/main/scala/nutcore/frontend/RVC.scala 35:20]
    node _io_out_s_T_399 = cat(io_out_s_hi_49, io_out_s_lo_43) @[src/main/scala/nutcore/frontend/RVC.scala 35:20]
    node _io_out_s_T_400 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_lo_44 = cat(_io_out_s_T_400, io_out_s_load_opc) @[src/main/scala/nutcore/frontend/RVC.scala 112:24]
    node io_out_s_hi_hi_36 = cat(_io_out_s_T_399, UInt<5>("h2")) @[src/main/scala/nutcore/frontend/RVC.scala 112:24]
    node io_out_s_hi_50 = cat(io_out_s_hi_hi_36, UInt<3>("h3")) @[src/main/scala/nutcore/frontend/RVC.scala 112:24]
    node _io_out_s_T_401 = cat(io_out_s_hi_50, io_out_s_lo_44) @[src/main/scala/nutcore/frontend/RVC.scala 112:24]
    node _io_out_s_T_402 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_403 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_T_404 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_19 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_19.bits <= _io_out_s_T_401 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_19.rd <= _io_out_s_T_402 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_19.rs1 <= UInt<5>("h2") @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_19.rs2 <= _io_out_s_T_403 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_19.rs3 <= _io_out_s_T_404 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_mv_T = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_mv_T_1 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_mv_lo = cat(_io_out_s_mv_T_1, UInt<7>("h13")) @[src/main/scala/nutcore/frontend/RVC.scala 127:24]
    node io_out_s_mv_hi = cat(_io_out_s_mv_T, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 127:24]
    node _io_out_s_mv_T_2 = cat(io_out_s_mv_hi, io_out_s_mv_lo) @[src/main/scala/nutcore/frontend/RVC.scala 127:24]
    node _io_out_s_mv_T_3 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_mv_T_4 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_mv_T_5 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_mv : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_mv.bits <= _io_out_s_mv_T_2 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_mv.rd <= _io_out_s_mv_T_3 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_mv.rs1 <= _io_out_s_mv_T_4 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_mv.rs2 <= UInt<5>("h0") @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_mv.rs3 <= _io_out_s_mv_T_5 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_add_T = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_add_T_1 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_add_T_2 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_add_lo = cat(_io_out_s_add_T_2, UInt<7>("h33")) @[src/main/scala/nutcore/frontend/RVC.scala 128:25]
    node io_out_s_add_hi_hi = cat(_io_out_s_add_T, _io_out_s_add_T_1) @[src/main/scala/nutcore/frontend/RVC.scala 128:25]
    node io_out_s_add_hi = cat(io_out_s_add_hi_hi, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 128:25]
    node _io_out_s_add_T_3 = cat(io_out_s_add_hi, io_out_s_add_lo) @[src/main/scala/nutcore/frontend/RVC.scala 128:25]
    node _io_out_s_add_T_4 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_add_T_5 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_add_T_6 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_add_T_7 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_add : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_add.bits <= _io_out_s_add_T_3 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_add.rd <= _io_out_s_add_T_4 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_add.rs1 <= _io_out_s_add_T_5 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_add.rs2 <= _io_out_s_add_T_6 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_add.rs3 <= _io_out_s_add_T_7 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_jr_T = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_jr_T_1 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_jr_lo = cat(UInt<5>("h0"), UInt<7>("h67")) @[src/main/scala/nutcore/frontend/RVC.scala 129:19]
    node io_out_s_jr_hi_hi = cat(_io_out_s_jr_T, _io_out_s_jr_T_1) @[src/main/scala/nutcore/frontend/RVC.scala 129:19]
    node io_out_s_jr_hi = cat(io_out_s_jr_hi_hi, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 129:19]
    node io_out_s_jr = cat(io_out_s_jr_hi, io_out_s_jr_lo) @[src/main/scala/nutcore/frontend/RVC.scala 129:19]
    node _io_out_s_reserved_T = shr(io_out_s_jr, 7) @[src/main/scala/nutcore/frontend/RVC.scala 130:29]
    node io_out_s_reserved = cat(_io_out_s_reserved_T, UInt<7>("h1f")) @[src/main/scala/nutcore/frontend/RVC.scala 130:25]
    node _io_out_s_jr_reserved_T = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_jr_reserved_T_1 = orr(_io_out_s_jr_reserved_T) @[src/main/scala/nutcore/frontend/RVC.scala 131:37]
    node _io_out_s_jr_reserved_T_2 = mux(_io_out_s_jr_reserved_T_1, io_out_s_jr, io_out_s_reserved) @[src/main/scala/nutcore/frontend/RVC.scala 131:33]
    node _io_out_s_jr_reserved_T_3 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_jr_reserved_T_4 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_jr_reserved_T_5 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_jr_reserved : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_jr_reserved.bits <= _io_out_s_jr_reserved_T_2 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_jr_reserved.rd <= UInt<5>("h0") @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_jr_reserved.rs1 <= _io_out_s_jr_reserved_T_3 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_jr_reserved.rs2 <= _io_out_s_jr_reserved_T_4 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_jr_reserved.rs3 <= _io_out_s_jr_reserved_T_5 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_jr_mv_T = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_jr_mv_T_1 = orr(_io_out_s_jr_mv_T) @[src/main/scala/nutcore/frontend/RVC.scala 132:27]
    node io_out_s_jr_mv = mux(_io_out_s_jr_mv_T_1, io_out_s_mv, io_out_s_jr_reserved) @[src/main/scala/nutcore/frontend/RVC.scala 132:22]
    node _io_out_s_jalr_T = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_jalr_T_1 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node io_out_s_jalr_lo = cat(UInt<5>("h1"), UInt<7>("h67")) @[src/main/scala/nutcore/frontend/RVC.scala 133:21]
    node io_out_s_jalr_hi_hi = cat(_io_out_s_jalr_T, _io_out_s_jalr_T_1) @[src/main/scala/nutcore/frontend/RVC.scala 133:21]
    node io_out_s_jalr_hi = cat(io_out_s_jalr_hi_hi, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 133:21]
    node io_out_s_jalr = cat(io_out_s_jalr_hi, io_out_s_jalr_lo) @[src/main/scala/nutcore/frontend/RVC.scala 133:21]
    node _io_out_s_ebreak_T = shr(io_out_s_jr, 7) @[src/main/scala/nutcore/frontend/RVC.scala 134:27]
    node _io_out_s_ebreak_T_1 = cat(_io_out_s_ebreak_T, UInt<7>("h73")) @[src/main/scala/nutcore/frontend/RVC.scala 134:23]
    node io_out_s_ebreak = or(_io_out_s_ebreak_T_1, UInt<21>("h100000")) @[src/main/scala/nutcore/frontend/RVC.scala 134:46]
    node _io_out_s_jalr_ebreak_T = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_jalr_ebreak_T_1 = orr(_io_out_s_jalr_ebreak_T) @[src/main/scala/nutcore/frontend/RVC.scala 135:37]
    node _io_out_s_jalr_ebreak_T_2 = mux(_io_out_s_jalr_ebreak_T_1, io_out_s_jalr, io_out_s_ebreak) @[src/main/scala/nutcore/frontend/RVC.scala 135:33]
    node _io_out_s_jalr_ebreak_T_3 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_jalr_ebreak_T_4 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_jalr_ebreak_T_5 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_jalr_ebreak : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_jalr_ebreak.bits <= _io_out_s_jalr_ebreak_T_2 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_jalr_ebreak.rd <= UInt<5>("h1") @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_jalr_ebreak.rs1 <= _io_out_s_jalr_ebreak_T_3 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_jalr_ebreak.rs2 <= _io_out_s_jalr_ebreak_T_4 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_jalr_ebreak.rs3 <= _io_out_s_jalr_ebreak_T_5 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_jalr_add_T = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_jalr_add_T_1 = orr(_io_out_s_jalr_add_T) @[src/main/scala/nutcore/frontend/RVC.scala 136:30]
    node io_out_s_jalr_add = mux(_io_out_s_jalr_add_T_1, io_out_s_add, io_out_s_jalr_ebreak) @[src/main/scala/nutcore/frontend/RVC.scala 136:25]
    node _io_out_s_T_405 = bits(io.in, 12, 12) @[src/main/scala/nutcore/frontend/RVC.scala 137:12]
    node _io_out_s_T_406 = mux(_io_out_s_T_405, io_out_s_jalr_add, io_out_s_jr_mv) @[src/main/scala/nutcore/frontend/RVC.scala 137:10]
    node _io_out_s_T_407 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 37:22]
    node _io_out_s_T_408 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 37:30]
    node io_out_s_hi_51 = cat(_io_out_s_T_407, _io_out_s_T_408) @[src/main/scala/nutcore/frontend/RVC.scala 37:20]
    node _io_out_s_T_409 = cat(io_out_s_hi_51, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 37:20]
    node _io_out_s_T_410 = shr(_io_out_s_T_409, 5) @[src/main/scala/nutcore/frontend/RVC.scala 121:34]
    node _io_out_s_T_411 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_T_412 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 37:22]
    node _io_out_s_T_413 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 37:30]
    node io_out_s_hi_52 = cat(_io_out_s_T_412, _io_out_s_T_413) @[src/main/scala/nutcore/frontend/RVC.scala 37:20]
    node _io_out_s_T_414 = cat(io_out_s_hi_52, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 37:20]
    node _io_out_s_T_415 = bits(_io_out_s_T_414, 4, 0) @[src/main/scala/nutcore/frontend/RVC.scala 121:66]
    node io_out_s_lo_hi_20 = cat(UInt<3>("h3"), _io_out_s_T_415) @[src/main/scala/nutcore/frontend/RVC.scala 121:25]
    node io_out_s_lo_45 = cat(io_out_s_lo_hi_20, UInt<7>("h27")) @[src/main/scala/nutcore/frontend/RVC.scala 121:25]
    node io_out_s_hi_hi_37 = cat(_io_out_s_T_410, _io_out_s_T_411) @[src/main/scala/nutcore/frontend/RVC.scala 121:25]
    node io_out_s_hi_53 = cat(io_out_s_hi_hi_37, UInt<5>("h2")) @[src/main/scala/nutcore/frontend/RVC.scala 121:25]
    node _io_out_s_T_416 = cat(io_out_s_hi_53, io_out_s_lo_45) @[src/main/scala/nutcore/frontend/RVC.scala 121:25]
    node _io_out_s_T_417 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_418 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_T_419 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_20 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_20.bits <= _io_out_s_T_416 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_20.rd <= _io_out_s_T_417 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_20.rs1 <= UInt<5>("h2") @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_20.rs2 <= _io_out_s_T_418 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_20.rs3 <= _io_out_s_T_419 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_420 = bits(io.in, 8, 7) @[src/main/scala/nutcore/frontend/RVC.scala 36:22]
    node _io_out_s_T_421 = bits(io.in, 12, 9) @[src/main/scala/nutcore/frontend/RVC.scala 36:30]
    node io_out_s_hi_54 = cat(_io_out_s_T_420, _io_out_s_T_421) @[src/main/scala/nutcore/frontend/RVC.scala 36:20]
    node _io_out_s_T_422 = cat(io_out_s_hi_54, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 36:20]
    node _io_out_s_T_423 = shr(_io_out_s_T_422, 5) @[src/main/scala/nutcore/frontend/RVC.scala 120:33]
    node _io_out_s_T_424 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_T_425 = bits(io.in, 8, 7) @[src/main/scala/nutcore/frontend/RVC.scala 36:22]
    node _io_out_s_T_426 = bits(io.in, 12, 9) @[src/main/scala/nutcore/frontend/RVC.scala 36:30]
    node io_out_s_hi_55 = cat(_io_out_s_T_425, _io_out_s_T_426) @[src/main/scala/nutcore/frontend/RVC.scala 36:20]
    node _io_out_s_T_427 = cat(io_out_s_hi_55, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 36:20]
    node _io_out_s_T_428 = bits(_io_out_s_T_427, 4, 0) @[src/main/scala/nutcore/frontend/RVC.scala 120:65]
    node io_out_s_lo_hi_21 = cat(UInt<3>("h2"), _io_out_s_T_428) @[src/main/scala/nutcore/frontend/RVC.scala 120:24]
    node io_out_s_lo_46 = cat(io_out_s_lo_hi_21, UInt<7>("h23")) @[src/main/scala/nutcore/frontend/RVC.scala 120:24]
    node io_out_s_hi_hi_38 = cat(_io_out_s_T_423, _io_out_s_T_424) @[src/main/scala/nutcore/frontend/RVC.scala 120:24]
    node io_out_s_hi_56 = cat(io_out_s_hi_hi_38, UInt<5>("h2")) @[src/main/scala/nutcore/frontend/RVC.scala 120:24]
    node _io_out_s_T_429 = cat(io_out_s_hi_56, io_out_s_lo_46) @[src/main/scala/nutcore/frontend/RVC.scala 120:24]
    node _io_out_s_T_430 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_431 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_T_432 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_21 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_21.bits <= _io_out_s_T_429 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_21.rd <= _io_out_s_T_430 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_21.rs1 <= UInt<5>("h2") @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_21.rs2 <= _io_out_s_T_431 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_21.rs3 <= _io_out_s_T_432 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_433 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 37:22]
    node _io_out_s_T_434 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 37:30]
    node io_out_s_hi_57 = cat(_io_out_s_T_433, _io_out_s_T_434) @[src/main/scala/nutcore/frontend/RVC.scala 37:20]
    node _io_out_s_T_435 = cat(io_out_s_hi_57, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 37:20]
    node _io_out_s_T_436 = shr(_io_out_s_T_435, 5) @[src/main/scala/nutcore/frontend/RVC.scala 119:33]
    node _io_out_s_T_437 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_T_438 = bits(io.in, 9, 7) @[src/main/scala/nutcore/frontend/RVC.scala 37:22]
    node _io_out_s_T_439 = bits(io.in, 12, 10) @[src/main/scala/nutcore/frontend/RVC.scala 37:30]
    node io_out_s_hi_58 = cat(_io_out_s_T_438, _io_out_s_T_439) @[src/main/scala/nutcore/frontend/RVC.scala 37:20]
    node _io_out_s_T_440 = cat(io_out_s_hi_58, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/RVC.scala 37:20]
    node _io_out_s_T_441 = bits(_io_out_s_T_440, 4, 0) @[src/main/scala/nutcore/frontend/RVC.scala 119:65]
    node io_out_s_lo_hi_22 = cat(UInt<3>("h3"), _io_out_s_T_441) @[src/main/scala/nutcore/frontend/RVC.scala 119:24]
    node io_out_s_lo_47 = cat(io_out_s_lo_hi_22, UInt<7>("h23")) @[src/main/scala/nutcore/frontend/RVC.scala 119:24]
    node io_out_s_hi_hi_39 = cat(_io_out_s_T_436, _io_out_s_T_437) @[src/main/scala/nutcore/frontend/RVC.scala 119:24]
    node io_out_s_hi_59 = cat(io_out_s_hi_hi_39, UInt<5>("h2")) @[src/main/scala/nutcore/frontend/RVC.scala 119:24]
    node _io_out_s_T_442 = cat(io_out_s_hi_59, io_out_s_lo_47) @[src/main/scala/nutcore/frontend/RVC.scala 119:24]
    node _io_out_s_T_443 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 30:13]
    node _io_out_s_T_444 = bits(io.in, 6, 2) @[src/main/scala/nutcore/frontend/RVC.scala 29:14]
    node _io_out_s_T_445 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_22 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_22.bits <= _io_out_s_T_442 @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_22.rd <= _io_out_s_T_443 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_22.rs1 <= UInt<5>("h2") @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_22.rs2 <= _io_out_s_T_444 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_22.rs3 <= _io_out_s_T_445 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_446 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 17:36]
    node _io_out_s_T_447 = bits(io.in, 19, 15) @[src/main/scala/nutcore/frontend/RVC.scala 17:57]
    node _io_out_s_T_448 = bits(io.in, 24, 20) @[src/main/scala/nutcore/frontend/RVC.scala 17:79]
    node _io_out_s_T_449 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_23 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_23.bits <= io.in @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_23.rd <= _io_out_s_T_446 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_23.rs1 <= _io_out_s_T_447 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_23.rs2 <= _io_out_s_T_448 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_23.rs3 <= _io_out_s_T_449 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_450 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 17:36]
    node _io_out_s_T_451 = bits(io.in, 19, 15) @[src/main/scala/nutcore/frontend/RVC.scala 17:57]
    node _io_out_s_T_452 = bits(io.in, 24, 20) @[src/main/scala/nutcore/frontend/RVC.scala 17:79]
    node _io_out_s_T_453 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_24 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_24.bits <= io.in @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_24.rd <= _io_out_s_T_450 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_24.rs1 <= _io_out_s_T_451 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_24.rs2 <= _io_out_s_T_452 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_24.rs3 <= _io_out_s_T_453 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_454 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 17:36]
    node _io_out_s_T_455 = bits(io.in, 19, 15) @[src/main/scala/nutcore/frontend/RVC.scala 17:57]
    node _io_out_s_T_456 = bits(io.in, 24, 20) @[src/main/scala/nutcore/frontend/RVC.scala 17:79]
    node _io_out_s_T_457 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_25 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_25.bits <= io.in @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_25.rd <= _io_out_s_T_454 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_25.rs1 <= _io_out_s_T_455 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_25.rs2 <= _io_out_s_T_456 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_25.rs3 <= _io_out_s_T_457 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_458 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 17:36]
    node _io_out_s_T_459 = bits(io.in, 19, 15) @[src/main/scala/nutcore/frontend/RVC.scala 17:57]
    node _io_out_s_T_460 = bits(io.in, 24, 20) @[src/main/scala/nutcore/frontend/RVC.scala 17:79]
    node _io_out_s_T_461 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_26 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_26.bits <= io.in @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_26.rd <= _io_out_s_T_458 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_26.rs1 <= _io_out_s_T_459 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_26.rs2 <= _io_out_s_T_460 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_26.rs3 <= _io_out_s_T_461 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_462 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 17:36]
    node _io_out_s_T_463 = bits(io.in, 19, 15) @[src/main/scala/nutcore/frontend/RVC.scala 17:57]
    node _io_out_s_T_464 = bits(io.in, 24, 20) @[src/main/scala/nutcore/frontend/RVC.scala 17:79]
    node _io_out_s_T_465 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_27 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_27.bits <= io.in @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_27.rd <= _io_out_s_T_462 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_27.rs1 <= _io_out_s_T_463 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_27.rs2 <= _io_out_s_T_464 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_27.rs3 <= _io_out_s_T_465 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_466 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 17:36]
    node _io_out_s_T_467 = bits(io.in, 19, 15) @[src/main/scala/nutcore/frontend/RVC.scala 17:57]
    node _io_out_s_T_468 = bits(io.in, 24, 20) @[src/main/scala/nutcore/frontend/RVC.scala 17:79]
    node _io_out_s_T_469 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_28 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_28.bits <= io.in @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_28.rd <= _io_out_s_T_466 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_28.rs1 <= _io_out_s_T_467 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_28.rs2 <= _io_out_s_T_468 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_28.rs3 <= _io_out_s_T_469 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_470 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 17:36]
    node _io_out_s_T_471 = bits(io.in, 19, 15) @[src/main/scala/nutcore/frontend/RVC.scala 17:57]
    node _io_out_s_T_472 = bits(io.in, 24, 20) @[src/main/scala/nutcore/frontend/RVC.scala 17:79]
    node _io_out_s_T_473 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_29 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_29.bits <= io.in @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_29.rd <= _io_out_s_T_470 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_29.rs1 <= _io_out_s_T_471 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_29.rs2 <= _io_out_s_T_472 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_29.rs3 <= _io_out_s_T_473 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    node _io_out_s_T_474 = bits(io.in, 11, 7) @[src/main/scala/nutcore/frontend/RVC.scala 17:36]
    node _io_out_s_T_475 = bits(io.in, 19, 15) @[src/main/scala/nutcore/frontend/RVC.scala 17:57]
    node _io_out_s_T_476 = bits(io.in, 24, 20) @[src/main/scala/nutcore/frontend/RVC.scala 17:79]
    node _io_out_s_T_477 = bits(io.in, 31, 27) @[src/main/scala/nutcore/frontend/RVC.scala 17:101]
    wire io_out_s_res_30 : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>} @[src/main/scala/nutcore/frontend/RVC.scala 18:19]
    io_out_s_res_30.bits <= io.in @[src/main/scala/nutcore/frontend/RVC.scala 19:14]
    io_out_s_res_30.rd <= _io_out_s_T_474 @[src/main/scala/nutcore/frontend/RVC.scala 20:12]
    io_out_s_res_30.rs1 <= _io_out_s_T_475 @[src/main/scala/nutcore/frontend/RVC.scala 21:13]
    io_out_s_res_30.rs2 <= _io_out_s_T_476 @[src/main/scala/nutcore/frontend/RVC.scala 22:13]
    io_out_s_res_30.rs3 <= _io_out_s_T_477 @[src/main/scala/nutcore/frontend/RVC.scala 23:13]
    wire io_out_s : { bits : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, rs3 : UInt<5>}[32] @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[0] <= io_out_s_res @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[1] <= io_out_s_res_1 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[2] <= io_out_s_res_2 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[3] <= io_out_s_res_3 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[4] <= io_out_s_res_4 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[5] <= io_out_s_res_5 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[6] <= io_out_s_res_6 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[7] <= io_out_s_res_7 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[8] <= io_out_s_res_8 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[9] <= io_out_s_res_9 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[10] <= io_out_s_res_10 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[11] <= _io_out_s_T_197 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[12] <= io_out_s_res_12 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[13] <= io_out_s_res_13 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[14] <= io_out_s_res_14 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[15] <= io_out_s_res_15 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[16] <= io_out_s_res_16 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[17] <= io_out_s_res_17 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[18] <= io_out_s_res_18 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[19] <= io_out_s_res_19 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[20] <= _io_out_s_T_406 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[21] <= io_out_s_res_20 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[22] <= io_out_s_res_21 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[23] <= io_out_s_res_22 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[24] <= io_out_s_res_23 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[25] <= io_out_s_res_24 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[26] <= io_out_s_res_25 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[27] <= io_out_s_res_26 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[28] <= io_out_s_res_27 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[29] <= io_out_s_res_28 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[30] <= io_out_s_res_29 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    io_out_s[31] <= io_out_s_res_30 @[src/main/scala/nutcore/frontend/RVC.scala 147:20]
    node _io_out_T = bits(io.in, 1, 0) @[src/main/scala/nutcore/frontend/RVC.scala 148:12]
    node _io_out_T_1 = bits(io.in, 15, 13) @[src/main/scala/nutcore/frontend/RVC.scala 148:20]
    node _io_out_T_2 = cat(_io_out_T, _io_out_T_1) @[src/main/scala/nutcore/frontend/RVC.scala 148:10]
    io.out <= io_out_s[_io_out_T_2] @[src/main/scala/nutcore/frontend/RVC.scala 160:12]

  module Decoder :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}, isWFI : UInt<1>, isBranch : UInt<1>, flip sfence_vma_invalid : UInt<1>, flip wfi_invalid : UInt<1>} @[src/main/scala/nutcore/frontend/IDU.scala 27:14]

    inst expander of RVCExpander @[src/main/scala/nutcore/frontend/IDU.scala 35:24]
    expander.clock <= clock
    expander.reset <= reset
    expander.io.in <= io.in.bits.instr @[src/main/scala/nutcore/frontend/IDU.scala 36:18]
    node _decodeList_T = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_1 = eq(UInt<5>("h13"), _decodeList_T) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_2 = and(expander.io.out.bits, UInt<32>("hfc00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_3 = eq(UInt<13>("h1013"), _decodeList_T_2) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_4 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_5 = eq(UInt<14>("h2013"), _decodeList_T_4) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_6 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_7 = eq(UInt<14>("h3013"), _decodeList_T_6) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_8 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_9 = eq(UInt<15>("h4013"), _decodeList_T_8) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_10 = and(expander.io.out.bits, UInt<32>("hfc00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_11 = eq(UInt<15>("h5013"), _decodeList_T_10) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_12 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_13 = eq(UInt<15>("h6013"), _decodeList_T_12) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_14 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_15 = eq(UInt<15>("h7013"), _decodeList_T_14) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_16 = and(expander.io.out.bits, UInt<32>("hfc00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_17 = eq(UInt<31>("h40005013"), _decodeList_T_16) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_18 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_19 = eq(UInt<6>("h33"), _decodeList_T_18) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_20 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_21 = eq(UInt<13>("h1033"), _decodeList_T_20) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_22 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_23 = eq(UInt<14>("h2033"), _decodeList_T_22) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_24 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_25 = eq(UInt<14>("h3033"), _decodeList_T_24) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_26 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_27 = eq(UInt<15>("h4033"), _decodeList_T_26) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_28 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_29 = eq(UInt<15>("h5033"), _decodeList_T_28) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_30 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_31 = eq(UInt<15>("h6033"), _decodeList_T_30) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_32 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_33 = eq(UInt<15>("h7033"), _decodeList_T_32) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_34 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_35 = eq(UInt<31>("h40000033"), _decodeList_T_34) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_36 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_37 = eq(UInt<31>("h40005033"), _decodeList_T_36) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_38 = and(expander.io.out.bits, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_39 = eq(UInt<5>("h17"), _decodeList_T_38) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_40 = and(expander.io.out.bits, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_41 = eq(UInt<6>("h37"), _decodeList_T_40) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_42 = and(expander.io.out.bits, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_43 = eq(UInt<7>("h6f"), _decodeList_T_42) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_44 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_45 = eq(UInt<7>("h67"), _decodeList_T_44) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_46 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_47 = eq(UInt<7>("h63"), _decodeList_T_46) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_48 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_49 = eq(UInt<13>("h1063"), _decodeList_T_48) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_50 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_51 = eq(UInt<15>("h4063"), _decodeList_T_50) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_52 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_53 = eq(UInt<15>("h5063"), _decodeList_T_52) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_54 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_55 = eq(UInt<15>("h6063"), _decodeList_T_54) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_56 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_57 = eq(UInt<15>("h7063"), _decodeList_T_56) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_58 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_59 = eq(UInt<2>("h3"), _decodeList_T_58) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_60 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_61 = eq(UInt<13>("h1003"), _decodeList_T_60) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_62 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_63 = eq(UInt<14>("h2003"), _decodeList_T_62) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_64 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_65 = eq(UInt<15>("h4003"), _decodeList_T_64) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_66 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_67 = eq(UInt<15>("h5003"), _decodeList_T_66) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_68 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_69 = eq(UInt<6>("h23"), _decodeList_T_68) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_70 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_71 = eq(UInt<13>("h1023"), _decodeList_T_70) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_72 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_73 = eq(UInt<14>("h2023"), _decodeList_T_72) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_74 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_75 = eq(UInt<5>("h1b"), _decodeList_T_74) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_76 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_77 = eq(UInt<13>("h101b"), _decodeList_T_76) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_78 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_79 = eq(UInt<15>("h501b"), _decodeList_T_78) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_80 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_81 = eq(UInt<31>("h4000501b"), _decodeList_T_80) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_82 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_83 = eq(UInt<13>("h103b"), _decodeList_T_82) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_84 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_85 = eq(UInt<15>("h503b"), _decodeList_T_84) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_86 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_87 = eq(UInt<31>("h4000503b"), _decodeList_T_86) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_88 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_89 = eq(UInt<6>("h3b"), _decodeList_T_88) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_90 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_91 = eq(UInt<31>("h4000003b"), _decodeList_T_90) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_92 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_93 = eq(UInt<15>("h6003"), _decodeList_T_92) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_94 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_95 = eq(UInt<14>("h3003"), _decodeList_T_94) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_96 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_97 = eq(UInt<14>("h3023"), _decodeList_T_96) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_98 = and(expander.io.out.bits, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_99 = eq(UInt<7>("h6b"), _decodeList_T_98) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_100 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_101 = eq(UInt<26>("h2000033"), _decodeList_T_100) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_102 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_103 = eq(UInt<26>("h2001033"), _decodeList_T_102) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_104 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_105 = eq(UInt<26>("h2002033"), _decodeList_T_104) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_106 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_107 = eq(UInt<26>("h2003033"), _decodeList_T_106) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_108 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_109 = eq(UInt<26>("h2004033"), _decodeList_T_108) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_110 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_111 = eq(UInt<26>("h2005033"), _decodeList_T_110) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_112 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_113 = eq(UInt<26>("h2006033"), _decodeList_T_112) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_114 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_115 = eq(UInt<26>("h2007033"), _decodeList_T_114) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_116 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_117 = eq(UInt<26>("h200003b"), _decodeList_T_116) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_118 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_119 = eq(UInt<26>("h200403b"), _decodeList_T_118) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_120 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_121 = eq(UInt<26>("h200503b"), _decodeList_T_120) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_122 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_123 = eq(UInt<26>("h200603b"), _decodeList_T_122) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_124 = and(expander.io.out.bits, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_125 = eq(UInt<26>("h200703b"), _decodeList_T_124) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_126 = and(expander.io.out.bits, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_127 = eq(UInt<7>("h73"), _decodeList_T_126) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_128 = and(expander.io.out.bits, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_129 = eq(UInt<21>("h100073"), _decodeList_T_128) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_130 = and(expander.io.out.bits, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_131 = eq(UInt<30>("h30200073"), _decodeList_T_130) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_132 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_133 = eq(UInt<4>("hf"), _decodeList_T_132) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_134 = and(expander.io.out.bits, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_135 = eq(UInt<29>("h10500073"), _decodeList_T_134) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_136 = and(expander.io.out.bits, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_137 = eq(UInt<29>("h10200073"), _decodeList_T_136) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_138 = and(expander.io.out.bits, UInt<32>("hfe007fff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_139 = eq(UInt<29>("h12000073"), _decodeList_T_138) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_140 = and(expander.io.out.bits, UInt<32>("hf9f0707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_141 = eq(UInt<29>("h1000302f"), _decodeList_T_140) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_142 = and(expander.io.out.bits, UInt<32>("hf9f0707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_143 = eq(UInt<29>("h1000202f"), _decodeList_T_142) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_144 = and(expander.io.out.bits, UInt<32>("hf800707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_145 = eq(UInt<29>("h1800302f"), _decodeList_T_144) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_146 = and(expander.io.out.bits, UInt<32>("hf800707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_147 = eq(UInt<29>("h1800202f"), _decodeList_T_146) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_148 = and(expander.io.out.bits, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_149 = eq(UInt<28>("h800202f"), _decodeList_T_148) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_150 = and(expander.io.out.bits, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_151 = eq(UInt<14>("h202f"), _decodeList_T_150) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_152 = and(expander.io.out.bits, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_153 = eq(UInt<30>("h2000202f"), _decodeList_T_152) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_154 = and(expander.io.out.bits, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_155 = eq(UInt<31>("h6000202f"), _decodeList_T_154) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_156 = and(expander.io.out.bits, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_157 = eq(UInt<31>("h4000202f"), _decodeList_T_156) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_158 = and(expander.io.out.bits, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_159 = eq(UInt<32>("h8000202f"), _decodeList_T_158) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_160 = and(expander.io.out.bits, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_161 = eq(UInt<32>("ha000202f"), _decodeList_T_160) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_162 = and(expander.io.out.bits, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_163 = eq(UInt<32>("hc000202f"), _decodeList_T_162) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_164 = and(expander.io.out.bits, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_165 = eq(UInt<32>("he000202f"), _decodeList_T_164) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_166 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_167 = eq(UInt<13>("h1073"), _decodeList_T_166) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_168 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_169 = eq(UInt<14>("h2073"), _decodeList_T_168) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_170 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_171 = eq(UInt<14>("h3073"), _decodeList_T_170) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_172 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_173 = eq(UInt<15>("h5073"), _decodeList_T_172) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_174 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_175 = eq(UInt<15>("h6073"), _decodeList_T_174) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_176 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_177 = eq(UInt<15>("h7073"), _decodeList_T_176) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_178 = and(expander.io.out.bits, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_179 = eq(UInt<13>("h100f"), _decodeList_T_178) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_180 = mux(_decodeList_T_179, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_181 = mux(_decodeList_T_177, UInt<3>("h4"), _decodeList_T_180) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_182 = mux(_decodeList_T_175, UInt<3>("h4"), _decodeList_T_181) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_183 = mux(_decodeList_T_173, UInt<3>("h4"), _decodeList_T_182) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_184 = mux(_decodeList_T_171, UInt<3>("h4"), _decodeList_T_183) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_185 = mux(_decodeList_T_169, UInt<3>("h4"), _decodeList_T_184) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_186 = mux(_decodeList_T_167, UInt<3>("h4"), _decodeList_T_185) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_187 = mux(_decodeList_T_165, UInt<3>("h5"), _decodeList_T_186) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_188 = mux(_decodeList_T_163, UInt<3>("h5"), _decodeList_T_187) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_189 = mux(_decodeList_T_161, UInt<3>("h5"), _decodeList_T_188) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_190 = mux(_decodeList_T_159, UInt<3>("h5"), _decodeList_T_189) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_191 = mux(_decodeList_T_157, UInt<3>("h5"), _decodeList_T_190) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_192 = mux(_decodeList_T_155, UInt<3>("h5"), _decodeList_T_191) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_193 = mux(_decodeList_T_153, UInt<3>("h5"), _decodeList_T_192) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_194 = mux(_decodeList_T_151, UInt<3>("h5"), _decodeList_T_193) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_195 = mux(_decodeList_T_149, UInt<3>("h5"), _decodeList_T_194) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_196 = mux(_decodeList_T_147, UInt<4>("hf"), _decodeList_T_195) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_197 = mux(_decodeList_T_145, UInt<4>("hf"), _decodeList_T_196) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_198 = mux(_decodeList_T_143, UInt<3>("h5"), _decodeList_T_197) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_199 = mux(_decodeList_T_141, UInt<3>("h5"), _decodeList_T_198) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_200 = mux(_decodeList_T_139, UInt<3>("h5"), _decodeList_T_199) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_201 = mux(_decodeList_T_137, UInt<3>("h4"), _decodeList_T_200) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_202 = mux(_decodeList_T_135, UInt<3>("h4"), _decodeList_T_201) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_203 = mux(_decodeList_T_133, UInt<2>("h2"), _decodeList_T_202) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_204 = mux(_decodeList_T_131, UInt<3>("h4"), _decodeList_T_203) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_205 = mux(_decodeList_T_129, UInt<3>("h4"), _decodeList_T_204) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_206 = mux(_decodeList_T_127, UInt<3>("h4"), _decodeList_T_205) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_207 = mux(_decodeList_T_125, UInt<3>("h5"), _decodeList_T_206) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_208 = mux(_decodeList_T_123, UInt<3>("h5"), _decodeList_T_207) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_209 = mux(_decodeList_T_121, UInt<3>("h5"), _decodeList_T_208) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_210 = mux(_decodeList_T_119, UInt<3>("h5"), _decodeList_T_209) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_211 = mux(_decodeList_T_117, UInt<3>("h5"), _decodeList_T_210) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_212 = mux(_decodeList_T_115, UInt<3>("h5"), _decodeList_T_211) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_213 = mux(_decodeList_T_113, UInt<3>("h5"), _decodeList_T_212) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_214 = mux(_decodeList_T_111, UInt<3>("h5"), _decodeList_T_213) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_215 = mux(_decodeList_T_109, UInt<3>("h5"), _decodeList_T_214) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_216 = mux(_decodeList_T_107, UInt<3>("h5"), _decodeList_T_215) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_217 = mux(_decodeList_T_105, UInt<3>("h5"), _decodeList_T_216) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_218 = mux(_decodeList_T_103, UInt<3>("h5"), _decodeList_T_217) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_219 = mux(_decodeList_T_101, UInt<3>("h5"), _decodeList_T_218) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_220 = mux(_decodeList_T_99, UInt<3>("h4"), _decodeList_T_219) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_221 = mux(_decodeList_T_97, UInt<2>("h2"), _decodeList_T_220) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_222 = mux(_decodeList_T_95, UInt<3>("h4"), _decodeList_T_221) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_223 = mux(_decodeList_T_93, UInt<3>("h4"), _decodeList_T_222) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_224 = mux(_decodeList_T_91, UInt<3>("h5"), _decodeList_T_223) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_225 = mux(_decodeList_T_89, UInt<3>("h5"), _decodeList_T_224) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_226 = mux(_decodeList_T_87, UInt<3>("h5"), _decodeList_T_225) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_227 = mux(_decodeList_T_85, UInt<3>("h5"), _decodeList_T_226) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_228 = mux(_decodeList_T_83, UInt<3>("h5"), _decodeList_T_227) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_229 = mux(_decodeList_T_81, UInt<3>("h4"), _decodeList_T_228) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_230 = mux(_decodeList_T_79, UInt<3>("h4"), _decodeList_T_229) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_231 = mux(_decodeList_T_77, UInt<3>("h4"), _decodeList_T_230) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_232 = mux(_decodeList_T_75, UInt<3>("h4"), _decodeList_T_231) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_233 = mux(_decodeList_T_73, UInt<2>("h2"), _decodeList_T_232) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_234 = mux(_decodeList_T_71, UInt<2>("h2"), _decodeList_T_233) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_235 = mux(_decodeList_T_69, UInt<2>("h2"), _decodeList_T_234) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_236 = mux(_decodeList_T_67, UInt<3>("h4"), _decodeList_T_235) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_237 = mux(_decodeList_T_65, UInt<3>("h4"), _decodeList_T_236) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_238 = mux(_decodeList_T_63, UInt<3>("h4"), _decodeList_T_237) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_239 = mux(_decodeList_T_61, UInt<3>("h4"), _decodeList_T_238) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_240 = mux(_decodeList_T_59, UInt<3>("h4"), _decodeList_T_239) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_241 = mux(_decodeList_T_57, UInt<1>("h1"), _decodeList_T_240) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_242 = mux(_decodeList_T_55, UInt<1>("h1"), _decodeList_T_241) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_243 = mux(_decodeList_T_53, UInt<1>("h1"), _decodeList_T_242) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_244 = mux(_decodeList_T_51, UInt<1>("h1"), _decodeList_T_243) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_245 = mux(_decodeList_T_49, UInt<1>("h1"), _decodeList_T_244) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_246 = mux(_decodeList_T_47, UInt<1>("h1"), _decodeList_T_245) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_247 = mux(_decodeList_T_45, UInt<3>("h4"), _decodeList_T_246) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_248 = mux(_decodeList_T_43, UInt<3>("h7"), _decodeList_T_247) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_249 = mux(_decodeList_T_41, UInt<3>("h6"), _decodeList_T_248) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_250 = mux(_decodeList_T_39, UInt<3>("h6"), _decodeList_T_249) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_251 = mux(_decodeList_T_37, UInt<3>("h5"), _decodeList_T_250) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_252 = mux(_decodeList_T_35, UInt<3>("h5"), _decodeList_T_251) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_253 = mux(_decodeList_T_33, UInt<3>("h5"), _decodeList_T_252) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_254 = mux(_decodeList_T_31, UInt<3>("h5"), _decodeList_T_253) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_255 = mux(_decodeList_T_29, UInt<3>("h5"), _decodeList_T_254) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_256 = mux(_decodeList_T_27, UInt<3>("h5"), _decodeList_T_255) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_257 = mux(_decodeList_T_25, UInt<3>("h5"), _decodeList_T_256) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_258 = mux(_decodeList_T_23, UInt<3>("h5"), _decodeList_T_257) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_259 = mux(_decodeList_T_21, UInt<3>("h5"), _decodeList_T_258) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_260 = mux(_decodeList_T_19, UInt<3>("h5"), _decodeList_T_259) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_261 = mux(_decodeList_T_17, UInt<3>("h4"), _decodeList_T_260) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_262 = mux(_decodeList_T_15, UInt<3>("h4"), _decodeList_T_261) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_263 = mux(_decodeList_T_13, UInt<3>("h4"), _decodeList_T_262) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_264 = mux(_decodeList_T_11, UInt<3>("h4"), _decodeList_T_263) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_265 = mux(_decodeList_T_9, UInt<3>("h4"), _decodeList_T_264) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_266 = mux(_decodeList_T_7, UInt<3>("h4"), _decodeList_T_265) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_267 = mux(_decodeList_T_5, UInt<3>("h4"), _decodeList_T_266) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_268 = mux(_decodeList_T_3, UInt<3>("h4"), _decodeList_T_267) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_0 = mux(_decodeList_T_1, UInt<3>("h4"), _decodeList_T_268) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_269 = mux(_decodeList_T_179, UInt<3>("h4"), UInt<2>("h3")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_270 = mux(_decodeList_T_177, UInt<2>("h3"), _decodeList_T_269) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_271 = mux(_decodeList_T_175, UInt<2>("h3"), _decodeList_T_270) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_272 = mux(_decodeList_T_173, UInt<2>("h3"), _decodeList_T_271) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_273 = mux(_decodeList_T_171, UInt<2>("h3"), _decodeList_T_272) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_274 = mux(_decodeList_T_169, UInt<2>("h3"), _decodeList_T_273) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_275 = mux(_decodeList_T_167, UInt<2>("h3"), _decodeList_T_274) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_276 = mux(_decodeList_T_165, UInt<1>("h1"), _decodeList_T_275) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_277 = mux(_decodeList_T_163, UInt<1>("h1"), _decodeList_T_276) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_278 = mux(_decodeList_T_161, UInt<1>("h1"), _decodeList_T_277) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_279 = mux(_decodeList_T_159, UInt<1>("h1"), _decodeList_T_278) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_280 = mux(_decodeList_T_157, UInt<1>("h1"), _decodeList_T_279) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_281 = mux(_decodeList_T_155, UInt<1>("h1"), _decodeList_T_280) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_282 = mux(_decodeList_T_153, UInt<1>("h1"), _decodeList_T_281) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_283 = mux(_decodeList_T_151, UInt<1>("h1"), _decodeList_T_282) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_284 = mux(_decodeList_T_149, UInt<1>("h1"), _decodeList_T_283) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_285 = mux(_decodeList_T_147, UInt<1>("h1"), _decodeList_T_284) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_286 = mux(_decodeList_T_145, UInt<1>("h1"), _decodeList_T_285) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_287 = mux(_decodeList_T_143, UInt<1>("h1"), _decodeList_T_286) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_288 = mux(_decodeList_T_141, UInt<1>("h1"), _decodeList_T_287) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_289 = mux(_decodeList_T_139, UInt<3>("h4"), _decodeList_T_288) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_290 = mux(_decodeList_T_137, UInt<2>("h3"), _decodeList_T_289) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_291 = mux(_decodeList_T_135, UInt<1>("h0"), _decodeList_T_290) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_292 = mux(_decodeList_T_133, UInt<3>("h4"), _decodeList_T_291) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_293 = mux(_decodeList_T_131, UInt<2>("h3"), _decodeList_T_292) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_294 = mux(_decodeList_T_129, UInt<2>("h3"), _decodeList_T_293) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_295 = mux(_decodeList_T_127, UInt<2>("h3"), _decodeList_T_294) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_296 = mux(_decodeList_T_125, UInt<2>("h2"), _decodeList_T_295) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_297 = mux(_decodeList_T_123, UInt<2>("h2"), _decodeList_T_296) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_298 = mux(_decodeList_T_121, UInt<2>("h2"), _decodeList_T_297) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_299 = mux(_decodeList_T_119, UInt<2>("h2"), _decodeList_T_298) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_300 = mux(_decodeList_T_117, UInt<2>("h2"), _decodeList_T_299) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_301 = mux(_decodeList_T_115, UInt<2>("h2"), _decodeList_T_300) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_302 = mux(_decodeList_T_113, UInt<2>("h2"), _decodeList_T_301) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_303 = mux(_decodeList_T_111, UInt<2>("h2"), _decodeList_T_302) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_304 = mux(_decodeList_T_109, UInt<2>("h2"), _decodeList_T_303) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_305 = mux(_decodeList_T_107, UInt<2>("h2"), _decodeList_T_304) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_306 = mux(_decodeList_T_105, UInt<2>("h2"), _decodeList_T_305) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_307 = mux(_decodeList_T_103, UInt<2>("h2"), _decodeList_T_306) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_308 = mux(_decodeList_T_101, UInt<2>("h2"), _decodeList_T_307) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_309 = mux(_decodeList_T_99, UInt<2>("h3"), _decodeList_T_308) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_310 = mux(_decodeList_T_97, UInt<1>("h1"), _decodeList_T_309) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_311 = mux(_decodeList_T_95, UInt<1>("h1"), _decodeList_T_310) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_312 = mux(_decodeList_T_93, UInt<1>("h1"), _decodeList_T_311) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_313 = mux(_decodeList_T_91, UInt<1>("h0"), _decodeList_T_312) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_314 = mux(_decodeList_T_89, UInt<1>("h0"), _decodeList_T_313) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_315 = mux(_decodeList_T_87, UInt<1>("h0"), _decodeList_T_314) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_316 = mux(_decodeList_T_85, UInt<1>("h0"), _decodeList_T_315) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_317 = mux(_decodeList_T_83, UInt<1>("h0"), _decodeList_T_316) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_318 = mux(_decodeList_T_81, UInt<1>("h0"), _decodeList_T_317) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_319 = mux(_decodeList_T_79, UInt<1>("h0"), _decodeList_T_318) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_320 = mux(_decodeList_T_77, UInt<1>("h0"), _decodeList_T_319) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_321 = mux(_decodeList_T_75, UInt<1>("h0"), _decodeList_T_320) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_322 = mux(_decodeList_T_73, UInt<1>("h1"), _decodeList_T_321) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_323 = mux(_decodeList_T_71, UInt<1>("h1"), _decodeList_T_322) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_324 = mux(_decodeList_T_69, UInt<1>("h1"), _decodeList_T_323) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_325 = mux(_decodeList_T_67, UInt<1>("h1"), _decodeList_T_324) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_326 = mux(_decodeList_T_65, UInt<1>("h1"), _decodeList_T_325) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_327 = mux(_decodeList_T_63, UInt<1>("h1"), _decodeList_T_326) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_328 = mux(_decodeList_T_61, UInt<1>("h1"), _decodeList_T_327) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_329 = mux(_decodeList_T_59, UInt<1>("h1"), _decodeList_T_328) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_330 = mux(_decodeList_T_57, UInt<1>("h0"), _decodeList_T_329) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_331 = mux(_decodeList_T_55, UInt<1>("h0"), _decodeList_T_330) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_332 = mux(_decodeList_T_53, UInt<1>("h0"), _decodeList_T_331) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_333 = mux(_decodeList_T_51, UInt<1>("h0"), _decodeList_T_332) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_334 = mux(_decodeList_T_49, UInt<1>("h0"), _decodeList_T_333) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_335 = mux(_decodeList_T_47, UInt<1>("h0"), _decodeList_T_334) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_336 = mux(_decodeList_T_45, UInt<1>("h0"), _decodeList_T_335) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_337 = mux(_decodeList_T_43, UInt<1>("h0"), _decodeList_T_336) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_338 = mux(_decodeList_T_41, UInt<1>("h0"), _decodeList_T_337) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_339 = mux(_decodeList_T_39, UInt<1>("h0"), _decodeList_T_338) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_340 = mux(_decodeList_T_37, UInt<1>("h0"), _decodeList_T_339) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_341 = mux(_decodeList_T_35, UInt<1>("h0"), _decodeList_T_340) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_342 = mux(_decodeList_T_33, UInt<1>("h0"), _decodeList_T_341) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_343 = mux(_decodeList_T_31, UInt<1>("h0"), _decodeList_T_342) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_344 = mux(_decodeList_T_29, UInt<1>("h0"), _decodeList_T_343) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_345 = mux(_decodeList_T_27, UInt<1>("h0"), _decodeList_T_344) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_346 = mux(_decodeList_T_25, UInt<1>("h0"), _decodeList_T_345) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_347 = mux(_decodeList_T_23, UInt<1>("h0"), _decodeList_T_346) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_348 = mux(_decodeList_T_21, UInt<1>("h0"), _decodeList_T_347) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_349 = mux(_decodeList_T_19, UInt<1>("h0"), _decodeList_T_348) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_350 = mux(_decodeList_T_17, UInt<1>("h0"), _decodeList_T_349) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_351 = mux(_decodeList_T_15, UInt<1>("h0"), _decodeList_T_350) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_352 = mux(_decodeList_T_13, UInt<1>("h0"), _decodeList_T_351) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_353 = mux(_decodeList_T_11, UInt<1>("h0"), _decodeList_T_352) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_354 = mux(_decodeList_T_9, UInt<1>("h0"), _decodeList_T_353) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_355 = mux(_decodeList_T_7, UInt<1>("h0"), _decodeList_T_354) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_356 = mux(_decodeList_T_5, UInt<1>("h0"), _decodeList_T_355) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_357 = mux(_decodeList_T_3, UInt<1>("h0"), _decodeList_T_356) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_1 = mux(_decodeList_T_1, UInt<1>("h0"), _decodeList_T_357) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_358 = mux(_decodeList_T_179, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_359 = mux(_decodeList_T_177, UInt<3>("h7"), _decodeList_T_358) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_360 = mux(_decodeList_T_175, UInt<3>("h6"), _decodeList_T_359) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_361 = mux(_decodeList_T_173, UInt<3>("h5"), _decodeList_T_360) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_362 = mux(_decodeList_T_171, UInt<2>("h3"), _decodeList_T_361) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_363 = mux(_decodeList_T_169, UInt<2>("h2"), _decodeList_T_362) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_364 = mux(_decodeList_T_167, UInt<1>("h1"), _decodeList_T_363) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_365 = mux(_decodeList_T_165, UInt<6>("h32"), _decodeList_T_364) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_366 = mux(_decodeList_T_163, UInt<6>("h31"), _decodeList_T_365) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_367 = mux(_decodeList_T_161, UInt<6>("h30"), _decodeList_T_366) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_368 = mux(_decodeList_T_159, UInt<6>("h37"), _decodeList_T_367) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_369 = mux(_decodeList_T_157, UInt<6>("h26"), _decodeList_T_368) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_370 = mux(_decodeList_T_155, UInt<6>("h25"), _decodeList_T_369) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_371 = mux(_decodeList_T_153, UInt<6>("h24"), _decodeList_T_370) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_372 = mux(_decodeList_T_151, UInt<7>("h63"), _decodeList_T_371) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_373 = mux(_decodeList_T_149, UInt<6>("h22"), _decodeList_T_372) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_374 = mux(_decodeList_T_147, UInt<6>("h21"), _decodeList_T_373) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_375 = mux(_decodeList_T_145, UInt<6>("h21"), _decodeList_T_374) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_376 = mux(_decodeList_T_143, UInt<6>("h20"), _decodeList_T_375) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_377 = mux(_decodeList_T_141, UInt<6>("h20"), _decodeList_T_376) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_378 = mux(_decodeList_T_139, UInt<2>("h2"), _decodeList_T_377) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_379 = mux(_decodeList_T_137, UInt<1>("h0"), _decodeList_T_378) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_380 = mux(_decodeList_T_135, UInt<7>("h40"), _decodeList_T_379) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_381 = mux(_decodeList_T_133, UInt<1>("h0"), _decodeList_T_380) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_382 = mux(_decodeList_T_131, UInt<1>("h0"), _decodeList_T_381) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_383 = mux(_decodeList_T_129, UInt<1>("h0"), _decodeList_T_382) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_384 = mux(_decodeList_T_127, UInt<1>("h0"), _decodeList_T_383) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_385 = mux(_decodeList_T_125, UInt<4>("hf"), _decodeList_T_384) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_386 = mux(_decodeList_T_123, UInt<4>("he"), _decodeList_T_385) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_387 = mux(_decodeList_T_121, UInt<4>("hd"), _decodeList_T_386) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_388 = mux(_decodeList_T_119, UInt<4>("hc"), _decodeList_T_387) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_389 = mux(_decodeList_T_117, UInt<4>("h8"), _decodeList_T_388) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_390 = mux(_decodeList_T_115, UInt<3>("h7"), _decodeList_T_389) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_391 = mux(_decodeList_T_113, UInt<3>("h6"), _decodeList_T_390) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_392 = mux(_decodeList_T_111, UInt<3>("h5"), _decodeList_T_391) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_393 = mux(_decodeList_T_109, UInt<3>("h4"), _decodeList_T_392) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_394 = mux(_decodeList_T_107, UInt<2>("h3"), _decodeList_T_393) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_395 = mux(_decodeList_T_105, UInt<2>("h2"), _decodeList_T_394) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_396 = mux(_decodeList_T_103, UInt<1>("h1"), _decodeList_T_395) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_397 = mux(_decodeList_T_101, UInt<1>("h0"), _decodeList_T_396) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_398 = mux(_decodeList_T_99, UInt<2>("h2"), _decodeList_T_397) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_399 = mux(_decodeList_T_97, UInt<4>("hb"), _decodeList_T_398) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_400 = mux(_decodeList_T_95, UInt<2>("h3"), _decodeList_T_399) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_401 = mux(_decodeList_T_93, UInt<3>("h6"), _decodeList_T_400) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_402 = mux(_decodeList_T_91, UInt<6>("h28"), _decodeList_T_401) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_403 = mux(_decodeList_T_89, UInt<7>("h60"), _decodeList_T_402) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_404 = mux(_decodeList_T_87, UInt<6>("h2d"), _decodeList_T_403) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_405 = mux(_decodeList_T_85, UInt<6>("h25"), _decodeList_T_404) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_406 = mux(_decodeList_T_83, UInt<6>("h21"), _decodeList_T_405) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_407 = mux(_decodeList_T_81, UInt<6>("h2d"), _decodeList_T_406) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_408 = mux(_decodeList_T_79, UInt<6>("h25"), _decodeList_T_407) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_409 = mux(_decodeList_T_77, UInt<6>("h21"), _decodeList_T_408) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_410 = mux(_decodeList_T_75, UInt<7>("h60"), _decodeList_T_409) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_411 = mux(_decodeList_T_73, UInt<4>("ha"), _decodeList_T_410) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_412 = mux(_decodeList_T_71, UInt<4>("h9"), _decodeList_T_411) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_413 = mux(_decodeList_T_69, UInt<4>("h8"), _decodeList_T_412) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_414 = mux(_decodeList_T_67, UInt<3>("h5"), _decodeList_T_413) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_415 = mux(_decodeList_T_65, UInt<3>("h4"), _decodeList_T_414) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_416 = mux(_decodeList_T_63, UInt<2>("h2"), _decodeList_T_415) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_417 = mux(_decodeList_T_61, UInt<1>("h1"), _decodeList_T_416) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_418 = mux(_decodeList_T_59, UInt<1>("h0"), _decodeList_T_417) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_419 = mux(_decodeList_T_57, UInt<5>("h17"), _decodeList_T_418) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_420 = mux(_decodeList_T_55, UInt<5>("h16"), _decodeList_T_419) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_421 = mux(_decodeList_T_53, UInt<5>("h15"), _decodeList_T_420) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_422 = mux(_decodeList_T_51, UInt<5>("h14"), _decodeList_T_421) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_423 = mux(_decodeList_T_49, UInt<5>("h11"), _decodeList_T_422) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_424 = mux(_decodeList_T_47, UInt<5>("h10"), _decodeList_T_423) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_425 = mux(_decodeList_T_45, UInt<7>("h5a"), _decodeList_T_424) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_426 = mux(_decodeList_T_43, UInt<7>("h58"), _decodeList_T_425) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_427 = mux(_decodeList_T_41, UInt<7>("h40"), _decodeList_T_426) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_428 = mux(_decodeList_T_39, UInt<7>("h40"), _decodeList_T_427) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_429 = mux(_decodeList_T_37, UInt<4>("hd"), _decodeList_T_428) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_430 = mux(_decodeList_T_35, UInt<4>("h8"), _decodeList_T_429) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_431 = mux(_decodeList_T_33, UInt<3>("h7"), _decodeList_T_430) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_432 = mux(_decodeList_T_31, UInt<3>("h6"), _decodeList_T_431) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_433 = mux(_decodeList_T_29, UInt<3>("h5"), _decodeList_T_432) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_434 = mux(_decodeList_T_27, UInt<3>("h4"), _decodeList_T_433) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_435 = mux(_decodeList_T_25, UInt<2>("h3"), _decodeList_T_434) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_436 = mux(_decodeList_T_23, UInt<2>("h2"), _decodeList_T_435) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_437 = mux(_decodeList_T_21, UInt<1>("h1"), _decodeList_T_436) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_438 = mux(_decodeList_T_19, UInt<7>("h40"), _decodeList_T_437) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_439 = mux(_decodeList_T_17, UInt<4>("hd"), _decodeList_T_438) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_440 = mux(_decodeList_T_15, UInt<3>("h7"), _decodeList_T_439) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_441 = mux(_decodeList_T_13, UInt<3>("h6"), _decodeList_T_440) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_442 = mux(_decodeList_T_11, UInt<3>("h5"), _decodeList_T_441) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_443 = mux(_decodeList_T_9, UInt<3>("h4"), _decodeList_T_442) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_444 = mux(_decodeList_T_7, UInt<2>("h3"), _decodeList_T_443) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_445 = mux(_decodeList_T_5, UInt<2>("h2"), _decodeList_T_444) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_446 = mux(_decodeList_T_3, UInt<1>("h1"), _decodeList_T_445) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_2 = mux(_decodeList_T_1, UInt<7>("h40"), _decodeList_T_446) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    wire hasIntr : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 43:21]
    node _T = or(hasIntr, io.in.bits.exceptionVec[12]) @[src/main/scala/nutcore/frontend/IDU.scala 45:84]
    node _T_1 = or(_T, io.out.bits.cf.exceptionVec[1]) @[src/main/scala/nutcore/frontend/IDU.scala 45:127]
    node instrType = mux(_T_1, UInt<1>("h0"), decodeList_0) @[src/main/scala/nutcore/frontend/IDU.scala 45:75]
    node _T_2 = or(hasIntr, io.in.bits.exceptionVec[12]) @[src/main/scala/nutcore/frontend/IDU.scala 45:84]
    node _T_3 = or(_T_2, io.out.bits.cf.exceptionVec[1]) @[src/main/scala/nutcore/frontend/IDU.scala 45:127]
    node fuType = mux(_T_3, UInt<2>("h3"), decodeList_1) @[src/main/scala/nutcore/frontend/IDU.scala 45:75]
    node _T_4 = or(hasIntr, io.in.bits.exceptionVec[12]) @[src/main/scala/nutcore/frontend/IDU.scala 45:84]
    node _T_5 = or(_T_4, io.out.bits.cf.exceptionVec[1]) @[src/main/scala/nutcore/frontend/IDU.scala 45:127]
    node fuOpType = mux(_T_5, UInt<1>("h0"), decodeList_2) @[src/main/scala/nutcore/frontend/IDU.scala 45:75]
    io.out.bits.data.imm is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.data.src2 is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.data.src1 is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.isBlocked is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.noSpecExec is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.isSrc2Forward is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.isSrc1Forward is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.isNutCoreTrap is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.rfDest is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.rfWen is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.rfSrc2 is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.rfSrc1 is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.fuOpType is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.fuType is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.src2Type is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.src1Type is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.isExit is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.isBranch is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.runahead_checkpoint_id is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.crossBoundaryFault is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.isRVC is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.brIdx is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[0] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[1] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[2] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[3] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[4] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[5] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[6] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[7] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[8] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[9] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[10] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.intrVec[11] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[0] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[1] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[2] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[3] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[4] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[5] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[6] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[7] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[8] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[9] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[10] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[11] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[12] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[13] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[14] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.exceptionVec[15] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.redirect.valid is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.redirect.rtype is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.redirect.target is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.pnpc is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.pc is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.cf.instr is invalid @[src/main/scala/nutcore/frontend/IDU.scala 47:15]
    io.out.bits.ctrl.fuType <= fuType @[src/main/scala/nutcore/frontend/IDU.scala 49:27]
    io.out.bits.ctrl.fuOpType <= fuOpType @[src/main/scala/nutcore/frontend/IDU.scala 50:29]
    node _src1Type_T = eq(UInt<3>("h4"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_1 = eq(UInt<3>("h5"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_2 = eq(UInt<2>("h2"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_3 = eq(UInt<4>("hf"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_4 = eq(UInt<1>("h1"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_5 = eq(UInt<3>("h6"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_6 = eq(UInt<3>("h7"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_7 = eq(UInt<1>("h0"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_8 = mux(_src1Type_T, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_9 = mux(_src1Type_T_1, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_10 = mux(_src1Type_T_2, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_11 = mux(_src1Type_T_3, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_12 = mux(_src1Type_T_4, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_13 = mux(_src1Type_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_14 = mux(_src1Type_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_15 = mux(_src1Type_T_7, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_16 = or(_src1Type_T_8, _src1Type_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_17 = or(_src1Type_T_16, _src1Type_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_18 = or(_src1Type_T_17, _src1Type_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_19 = or(_src1Type_T_18, _src1Type_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_20 = or(_src1Type_T_19, _src1Type_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_21 = or(_src1Type_T_20, _src1Type_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_22 = or(_src1Type_T_21, _src1Type_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire src1Type : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    src1Type <= _src1Type_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T = eq(UInt<3>("h4"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_1 = eq(UInt<3>("h5"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_2 = eq(UInt<2>("h2"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_3 = eq(UInt<4>("hf"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_4 = eq(UInt<1>("h1"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_5 = eq(UInt<3>("h6"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_6 = eq(UInt<3>("h7"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_7 = eq(UInt<1>("h0"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_8 = mux(_src2Type_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_9 = mux(_src2Type_T_1, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_10 = mux(_src2Type_T_2, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_11 = mux(_src2Type_T_3, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_12 = mux(_src2Type_T_4, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_13 = mux(_src2Type_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_14 = mux(_src2Type_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_15 = mux(_src2Type_T_7, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_16 = or(_src2Type_T_8, _src2Type_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_17 = or(_src2Type_T_16, _src2Type_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_18 = or(_src2Type_T_17, _src2Type_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_19 = or(_src2Type_T_18, _src2Type_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_20 = or(_src2Type_T_19, _src2Type_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_21 = or(_src2Type_T_20, _src2Type_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_22 = or(_src2Type_T_21, _src2Type_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire src2Type : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    src2Type <= _src2Type_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rs = bits(expander.io.out.bits, 19, 15) @[src/main/scala/nutcore/frontend/IDU.scala 65:28]
    node rt = bits(expander.io.out.bits, 24, 20) @[src/main/scala/nutcore/frontend/IDU.scala 65:43]
    node rd = bits(expander.io.out.bits, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 65:58]
    node rs1 = bits(expander.io.out.bits, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 66:24]
    node rs2 = bits(expander.io.out.bits, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 67:24]
    node _io_out_bits_ctrl_rfSrc1_T = eq(src1Type, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 74:43]
    node _io_out_bits_ctrl_rfSrc1_T_1 = mux(_io_out_bits_ctrl_rfSrc1_T, UInt<1>("h0"), rs) @[src/main/scala/nutcore/frontend/IDU.scala 74:33]
    io.out.bits.ctrl.rfSrc1 <= _io_out_bits_ctrl_rfSrc1_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 74:27]
    node _io_out_bits_ctrl_rfSrc2_T = eq(src2Type, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 75:43]
    node _io_out_bits_ctrl_rfSrc2_T_1 = mux(_io_out_bits_ctrl_rfSrc2_T, rt, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 75:33]
    io.out.bits.ctrl.rfSrc2 <= _io_out_bits_ctrl_rfSrc2_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 75:27]
    node _io_out_bits_ctrl_rfWen_T = bits(instrType, 2, 2) @[src/main/scala/nutcore/Decode.scala 33:50]
    io.out.bits.ctrl.rfWen <= _io_out_bits_ctrl_rfWen_T @[src/main/scala/nutcore/frontend/IDU.scala 76:27]
    node _io_out_bits_ctrl_rfDest_T = bits(instrType, 2, 2) @[src/main/scala/nutcore/Decode.scala 33:50]
    node _io_out_bits_ctrl_rfDest_T_1 = mux(_io_out_bits_ctrl_rfDest_T, rd, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 77:33]
    io.out.bits.ctrl.rfDest <= _io_out_bits_ctrl_rfDest_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 77:27]
    io.out.bits.data.imm is invalid @[src/main/scala/nutcore/frontend/IDU.scala 79:20]
    io.out.bits.data.src2 is invalid @[src/main/scala/nutcore/frontend/IDU.scala 79:20]
    io.out.bits.data.src1 is invalid @[src/main/scala/nutcore/frontend/IDU.scala 79:20]
    node _imm_T = bits(expander.io.out.bits, 31, 20) @[src/main/scala/nutcore/frontend/IDU.scala 81:29]
    node imm_signBit = bits(_imm_T, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_1 = mux(imm_signBit, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_2 = cat(_imm_T_1, _imm_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_3 = bits(expander.io.out.bits, 31, 25) @[src/main/scala/nutcore/frontend/IDU.scala 82:33]
    node _imm_T_4 = bits(expander.io.out.bits, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 82:48]
    node _imm_T_5 = cat(_imm_T_3, _imm_T_4) @[src/main/scala/nutcore/frontend/IDU.scala 82:27]
    node imm_signBit_1 = bits(_imm_T_5, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_6 = mux(imm_signBit_1, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_7 = cat(_imm_T_6, _imm_T_5) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_8 = bits(expander.io.out.bits, 31, 25) @[src/main/scala/nutcore/frontend/IDU.scala 83:33]
    node _imm_T_9 = bits(expander.io.out.bits, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 83:48]
    node _imm_T_10 = cat(_imm_T_8, _imm_T_9) @[src/main/scala/nutcore/frontend/IDU.scala 83:27]
    node imm_signBit_2 = bits(_imm_T_10, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_11 = mux(imm_signBit_2, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_12 = cat(_imm_T_11, _imm_T_10) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_13 = bits(expander.io.out.bits, 31, 31) @[src/main/scala/nutcore/frontend/IDU.scala 84:33]
    node _imm_T_14 = bits(expander.io.out.bits, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 84:44]
    node _imm_T_15 = bits(expander.io.out.bits, 30, 25) @[src/main/scala/nutcore/frontend/IDU.scala 84:54]
    node _imm_T_16 = bits(expander.io.out.bits, 11, 8) @[src/main/scala/nutcore/frontend/IDU.scala 84:69]
    node imm_lo = cat(_imm_T_16, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 84:27]
    node imm_hi_hi = cat(_imm_T_13, _imm_T_14) @[src/main/scala/nutcore/frontend/IDU.scala 84:27]
    node imm_hi = cat(imm_hi_hi, _imm_T_15) @[src/main/scala/nutcore/frontend/IDU.scala 84:27]
    node _imm_T_17 = cat(imm_hi, imm_lo) @[src/main/scala/nutcore/frontend/IDU.scala 84:27]
    node imm_signBit_3 = bits(_imm_T_17, 12, 12) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_18 = mux(imm_signBit_3, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_19 = cat(_imm_T_18, _imm_T_17) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_20 = bits(expander.io.out.bits, 31, 12) @[src/main/scala/nutcore/frontend/IDU.scala 85:33]
    node _imm_T_21 = cat(_imm_T_20, UInt<12>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 85:27]
    node imm_signBit_4 = bits(_imm_T_21, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_22 = mux(imm_signBit_4, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_23 = cat(_imm_T_22, _imm_T_21) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_24 = bits(expander.io.out.bits, 31, 31) @[src/main/scala/nutcore/frontend/IDU.scala 86:33]
    node _imm_T_25 = bits(expander.io.out.bits, 19, 12) @[src/main/scala/nutcore/frontend/IDU.scala 86:44]
    node _imm_T_26 = bits(expander.io.out.bits, 20, 20) @[src/main/scala/nutcore/frontend/IDU.scala 86:59]
    node _imm_T_27 = bits(expander.io.out.bits, 30, 21) @[src/main/scala/nutcore/frontend/IDU.scala 86:70]
    node imm_lo_1 = cat(_imm_T_27, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 86:27]
    node imm_hi_hi_1 = cat(_imm_T_24, _imm_T_25) @[src/main/scala/nutcore/frontend/IDU.scala 86:27]
    node imm_hi_1 = cat(imm_hi_hi_1, _imm_T_26) @[src/main/scala/nutcore/frontend/IDU.scala 86:27]
    node _imm_T_28 = cat(imm_hi_1, imm_lo_1) @[src/main/scala/nutcore/frontend/IDU.scala 86:27]
    node imm_signBit_5 = bits(_imm_T_28, 20, 20) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_29 = mux(imm_signBit_5, UInt<43>("h7ffffffffff"), UInt<43>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_30 = cat(_imm_T_29, _imm_T_28) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_31 = eq(UInt<3>("h4"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_32 = eq(UInt<2>("h2"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_33 = eq(UInt<4>("hf"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_34 = eq(UInt<1>("h1"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_35 = eq(UInt<3>("h6"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_36 = eq(UInt<3>("h7"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_37 = mux(_imm_T_31, _imm_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_38 = mux(_imm_T_32, _imm_T_7, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_39 = mux(_imm_T_33, _imm_T_12, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_40 = mux(_imm_T_34, _imm_T_19, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_41 = mux(_imm_T_35, _imm_T_23, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_42 = mux(_imm_T_36, _imm_T_30, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_43 = or(_imm_T_37, _imm_T_38) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_44 = or(_imm_T_43, _imm_T_39) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_45 = or(_imm_T_44, _imm_T_40) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_46 = or(_imm_T_45, _imm_T_41) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_47 = or(_imm_T_46, _imm_T_42) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire imm : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    imm <= _imm_T_47 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.out.bits.data.imm <= imm @[src/main/scala/nutcore/frontend/IDU.scala 88:25]
    node _T_6 = eq(fuType, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 90:16]
    when _T_6 : @[src/main/scala/nutcore/frontend/IDU.scala 90:32]
      node _T_7 = eq(rd, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 91:34]
      node _T_8 = eq(rd, UInt<3>("h5")) @[src/main/scala/nutcore/frontend/IDU.scala 91:49]
      node _T_9 = or(_T_7, _T_8) @[src/main/scala/nutcore/frontend/IDU.scala 91:42]
      node _T_10 = eq(fuOpType, UInt<7>("h58")) @[src/main/scala/nutcore/frontend/IDU.scala 92:38]
      node _T_11 = and(_T_9, _T_10) @[src/main/scala/nutcore/frontend/IDU.scala 92:26]
      when _T_11 : @[src/main/scala/nutcore/frontend/IDU.scala 92:57]
        io.out.bits.ctrl.fuOpType <= UInt<7>("h5c") @[src/main/scala/nutcore/frontend/IDU.scala 92:85]
      node _T_12 = eq(fuOpType, UInt<7>("h5a")) @[src/main/scala/nutcore/frontend/IDU.scala 93:20]
      when _T_12 : @[src/main/scala/nutcore/frontend/IDU.scala 93:40]
        node _T_13 = eq(rs, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 91:34]
        node _T_14 = eq(rs, UInt<3>("h5")) @[src/main/scala/nutcore/frontend/IDU.scala 91:49]
        node _T_15 = or(_T_13, _T_14) @[src/main/scala/nutcore/frontend/IDU.scala 91:42]
        when _T_15 : @[src/main/scala/nutcore/frontend/IDU.scala 94:29]
          io.out.bits.ctrl.fuOpType <= UInt<7>("h5e") @[src/main/scala/nutcore/frontend/IDU.scala 94:57]
        node _T_16 = eq(rd, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 91:34]
        node _T_17 = eq(rd, UInt<3>("h5")) @[src/main/scala/nutcore/frontend/IDU.scala 91:49]
        node _T_18 = or(_T_16, _T_17) @[src/main/scala/nutcore/frontend/IDU.scala 91:42]
        when _T_18 : @[src/main/scala/nutcore/frontend/IDU.scala 95:29]
          io.out.bits.ctrl.fuOpType <= UInt<7>("h5c") @[src/main/scala/nutcore/frontend/IDU.scala 95:57]
    node _io_out_bits_ctrl_src1Type_T = bits(expander.io.out.bits, 6, 0) @[src/main/scala/nutcore/frontend/IDU.scala 99:41]
    node _io_out_bits_ctrl_src1Type_T_1 = eq(_io_out_bits_ctrl_src1Type_T, UInt<6>("h37")) @[src/main/scala/nutcore/frontend/IDU.scala 99:47]
    node _io_out_bits_ctrl_src1Type_T_2 = mux(_io_out_bits_ctrl_src1Type_T_1, UInt<1>("h0"), src1Type) @[src/main/scala/nutcore/frontend/IDU.scala 99:35]
    io.out.bits.ctrl.src1Type <= _io_out_bits_ctrl_src1Type_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 99:29]
    io.out.bits.ctrl.src2Type <= src2Type @[src/main/scala/nutcore/frontend/IDU.scala 100:29]
    node _io_out_bits_ctrl_isNutCoreTrap_T = bits(expander.io.out.bits, 31, 0) @[src/main/scala/nutcore/frontend/IDU.scala 110:43]
    node _io_out_bits_ctrl_isNutCoreTrap_T_1 = and(_io_out_bits_ctrl_isNutCoreTrap_T, UInt<7>("h7f")) @[src/main/scala/nutcore/frontend/IDU.scala 110:50]
    node _io_out_bits_ctrl_isNutCoreTrap_T_2 = eq(UInt<7>("h6b"), _io_out_bits_ctrl_isNutCoreTrap_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 110:50]
    node _io_out_bits_ctrl_isNutCoreTrap_T_3 = and(_io_out_bits_ctrl_isNutCoreTrap_T_2, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 110:72]
    io.out.bits.ctrl.isNutCoreTrap <= _io_out_bits_ctrl_isNutCoreTrap_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 110:34]
    node _io_out_bits_ctrl_noSpecExec_T = eq(io.out.bits.ctrl.fuType, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/IDU.scala 111:78]
    io.out.bits.ctrl.noSpecExec <= _io_out_bits_ctrl_noSpecExec_T @[src/main/scala/nutcore/frontend/IDU.scala 111:31]
    node _io_out_bits_ctrl_isBlocked_T = eq(io.out.bits.ctrl.fuType, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 114:29]
    node _io_out_bits_ctrl_isBlocked_T_1 = bits(io.out.bits.ctrl.fuOpType, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node _io_out_bits_ctrl_isBlocked_T_2 = and(_io_out_bits_ctrl_isBlocked_T, _io_out_bits_ctrl_isBlocked_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 114:44]
    node _io_out_bits_ctrl_isBlocked_T_3 = eq(io.out.bits.ctrl.fuType, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/IDU.scala 115:48]
    node _io_out_bits_ctrl_isBlocked_T_4 = or(_io_out_bits_ctrl_isBlocked_T_2, _io_out_bits_ctrl_isBlocked_T_3) @[src/main/scala/nutcore/frontend/IDU.scala 114:91]
    io.out.bits.ctrl.isBlocked <= _io_out_bits_ctrl_isBlocked_T_4 @[src/main/scala/nutcore/frontend/IDU.scala 112:30]
    io.out.valid <= io.in.valid @[src/main/scala/nutcore/frontend/IDU.scala 119:16]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 120:18]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 120:31]
    io.in.ready <= _io_in_ready_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 120:15]
    io.out.bits.cf <= io.in.bits @[src/main/scala/nutcore/frontend/IDU.scala 121:18]
    node _T_19 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire intrVec : UInt<12> @[src/main/scala/nutcore/frontend/IDU.scala 127:25]
    intrVec <= UInt<12>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 127:25]
    node _T_20 = bits(intrVec, 0, 0) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    node _T_21 = bits(intrVec, 1, 1) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    node _T_22 = bits(intrVec, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    node _T_23 = bits(intrVec, 3, 3) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    node _T_24 = bits(intrVec, 4, 4) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    node _T_25 = bits(intrVec, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    node _T_26 = bits(intrVec, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    node _T_27 = bits(intrVec, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    node _T_28 = bits(intrVec, 8, 8) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    node _T_29 = bits(intrVec, 9, 9) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    node _T_30 = bits(intrVec, 10, 10) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    node _T_31 = bits(intrVec, 11, 11) @[src/main/scala/nutcore/frontend/IDU.scala 129:38]
    io.out.bits.cf.intrVec[0] <= _T_20 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    io.out.bits.cf.intrVec[1] <= _T_21 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    io.out.bits.cf.intrVec[2] <= _T_22 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    io.out.bits.cf.intrVec[3] <= _T_23 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    io.out.bits.cf.intrVec[4] <= _T_24 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    io.out.bits.cf.intrVec[5] <= _T_25 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    io.out.bits.cf.intrVec[6] <= _T_26 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    io.out.bits.cf.intrVec[7] <= _T_27 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    io.out.bits.cf.intrVec[8] <= _T_28 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    io.out.bits.cf.intrVec[9] <= _T_29 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    io.out.bits.cf.intrVec[10] <= _T_30 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    io.out.bits.cf.intrVec[11] <= _T_31 @[src/main/scala/nutcore/frontend/IDU.scala 129:68]
    node _hasIntr_T = orr(intrVec) @[src/main/scala/nutcore/frontend/IDU.scala 130:22]
    hasIntr <= _hasIntr_T @[src/main/scala/nutcore/frontend/IDU.scala 130:11]
    wire vmEnable : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 132:26]
    vmEnable <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 132:26]
    io.out.bits.cf.exceptionVec[0] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[1] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[2] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[3] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[4] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[5] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[6] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[7] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[8] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[9] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[10] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[11] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[12] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[13] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[14] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    io.out.bits.cf.exceptionVec[15] <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 135:37]
    node _is_sfence_vma_T = eq(fuType, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/IDU.scala 136:30]
    node _is_sfence_vma_T_1 = eq(fuOpType, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/IDU.scala 136:57]
    node is_sfence_vma = and(_is_sfence_vma_T, _is_sfence_vma_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 136:45]
    node sfence_vma_illegal = and(is_sfence_vma, io.sfence_vma_invalid) @[src/main/scala/nutcore/frontend/IDU.scala 137:42]
    node wfi_illegal = and(io.isWFI, io.wfi_invalid) @[src/main/scala/nutcore/frontend/IDU.scala 138:30]
    node _illegal_instr_T = eq(instrType, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 139:33]
    node _illegal_instr_T_1 = or(_illegal_instr_T, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 139:44]
    node _illegal_instr_T_2 = or(_illegal_instr_T_1, sfence_vma_illegal) @[src/main/scala/nutcore/frontend/IDU.scala 139:60]
    node illegal_instr = or(_illegal_instr_T_2, wfi_illegal) @[src/main/scala/nutcore/frontend/IDU.scala 139:82]
    node _io_out_bits_cf_exceptionVec_2_T = eq(hasIntr, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 140:65]
    node _io_out_bits_cf_exceptionVec_2_T_1 = and(illegal_instr, _io_out_bits_cf_exceptionVec_2_T) @[src/main/scala/nutcore/frontend/IDU.scala 140:62]
    node _io_out_bits_cf_exceptionVec_2_T_2 = and(_io_out_bits_cf_exceptionVec_2_T_1, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 140:74]
    io.out.bits.cf.exceptionVec[2] <= _io_out_bits_cf_exceptionVec_2_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 140:45]
    io.out.bits.cf.exceptionVec[12] <= io.in.bits.exceptionVec[12] @[src/main/scala/nutcore/frontend/IDU.scala 141:47]
    io.out.bits.cf.exceptionVec[1] <= io.in.bits.exceptionVec[1] @[src/main/scala/nutcore/frontend/IDU.scala 142:49]
    node _io_out_bits_ctrl_isNutCoreTrap_T_4 = and(expander.io.out.bits, UInt<7>("h7f")) @[src/main/scala/nutcore/frontend/IDU.scala 144:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_5 = eq(UInt<7>("h6b"), _io_out_bits_ctrl_isNutCoreTrap_T_4) @[src/main/scala/nutcore/frontend/IDU.scala 144:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_6 = and(_io_out_bits_ctrl_isNutCoreTrap_T_5, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 144:66]
    io.out.bits.ctrl.isNutCoreTrap <= _io_out_bits_ctrl_isNutCoreTrap_T_6 @[src/main/scala/nutcore/frontend/IDU.scala 144:34]
    node _io_isWFI_T = and(expander.io.out.bits, UInt<32>("hffffffff")) @[src/main/scala/nutcore/frontend/IDU.scala 145:22]
    node _io_isWFI_T_1 = eq(UInt<29>("h10500073"), _io_isWFI_T) @[src/main/scala/nutcore/frontend/IDU.scala 145:22]
    node _io_isWFI_T_2 = and(_io_isWFI_T_1, io.in.valid) @[src/main/scala/nutcore/frontend/IDU.scala 145:43]
    io.isWFI <= _io_isWFI_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 145:12]
    node _io_isBranch_T = eq(UInt<7>("h58"), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 146:69]
    node _io_isBranch_T_1 = eq(UInt<7>("h5a"), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 146:69]
    node _io_isBranch_T_2 = eq(UInt<5>("h10"), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 146:69]
    node _io_isBranch_T_3 = eq(UInt<5>("h11"), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 146:69]
    node _io_isBranch_T_4 = eq(UInt<5>("h14"), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 146:69]
    node _io_isBranch_T_5 = eq(UInt<5>("h15"), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 146:69]
    node _io_isBranch_T_6 = eq(UInt<5>("h16"), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 146:69]
    node _io_isBranch_T_7 = eq(UInt<5>("h17"), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 146:69]
    wire _io_isBranch_WIRE : UInt<1>[8] @[src/main/scala/nutcore/frontend/IDU.scala 146:25]
    _io_isBranch_WIRE[0] <= _io_isBranch_T @[src/main/scala/nutcore/frontend/IDU.scala 146:25]
    _io_isBranch_WIRE[1] <= _io_isBranch_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 146:25]
    _io_isBranch_WIRE[2] <= _io_isBranch_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 146:25]
    _io_isBranch_WIRE[3] <= _io_isBranch_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 146:25]
    _io_isBranch_WIRE[4] <= _io_isBranch_T_4 @[src/main/scala/nutcore/frontend/IDU.scala 146:25]
    _io_isBranch_WIRE[5] <= _io_isBranch_T_5 @[src/main/scala/nutcore/frontend/IDU.scala 146:25]
    _io_isBranch_WIRE[6] <= _io_isBranch_T_6 @[src/main/scala/nutcore/frontend/IDU.scala 146:25]
    _io_isBranch_WIRE[7] <= _io_isBranch_T_7 @[src/main/scala/nutcore/frontend/IDU.scala 146:25]
    node io_isBranch_lo_lo = cat(_io_isBranch_WIRE[1], _io_isBranch_WIRE[0]) @[src/main/scala/nutcore/frontend/IDU.scala 146:84]
    node io_isBranch_lo_hi = cat(_io_isBranch_WIRE[3], _io_isBranch_WIRE[2]) @[src/main/scala/nutcore/frontend/IDU.scala 146:84]
    node io_isBranch_lo = cat(io_isBranch_lo_hi, io_isBranch_lo_lo) @[src/main/scala/nutcore/frontend/IDU.scala 146:84]
    node io_isBranch_hi_lo = cat(_io_isBranch_WIRE[5], _io_isBranch_WIRE[4]) @[src/main/scala/nutcore/frontend/IDU.scala 146:84]
    node io_isBranch_hi_hi = cat(_io_isBranch_WIRE[7], _io_isBranch_WIRE[6]) @[src/main/scala/nutcore/frontend/IDU.scala 146:84]
    node io_isBranch_hi = cat(io_isBranch_hi_hi, io_isBranch_hi_lo) @[src/main/scala/nutcore/frontend/IDU.scala 146:84]
    node _io_isBranch_T_8 = cat(io_isBranch_hi, io_isBranch_lo) @[src/main/scala/nutcore/frontend/IDU.scala 146:84]
    node _io_isBranch_T_9 = orr(_io_isBranch_T_8) @[src/main/scala/nutcore/frontend/IDU.scala 146:91]
    node _io_isBranch_T_10 = eq(fuType, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 146:105]
    node _io_isBranch_T_11 = and(_io_isBranch_T_9, _io_isBranch_T_10) @[src/main/scala/nutcore/frontend/IDU.scala 146:95]
    io.isBranch <= _io_isBranch_T_11 @[src/main/scala/nutcore/frontend/IDU.scala 146:15]

  module IDU :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}[2], flip sfence_vma_invalid : UInt<1>, flip wfi_invalid : UInt<1>} @[src/main/scala/nutcore/frontend/IDU.scala 164:14]

    inst decoder of Decoder @[src/main/scala/nutcore/frontend/IDU.scala 170:23]
    decoder.clock <= clock
    decoder.reset <= reset
    decoder.io.sfence_vma_invalid <= io.sfence_vma_invalid @[src/main/scala/nutcore/frontend/IDU.scala 171:33]
    decoder.io.wfi_invalid <= io.wfi_invalid @[src/main/scala/nutcore/frontend/IDU.scala 172:26]
    decoder.io.in <= io.in[0] @[src/main/scala/nutcore/frontend/IDU.scala 173:12]
    io.out[0].bits <= decoder.io.out.bits @[src/main/scala/nutcore/frontend/IDU.scala 174:13]
    io.out[0].valid <= decoder.io.out.valid @[src/main/scala/nutcore/frontend/IDU.scala 174:13]
    decoder.io.out.ready <= io.out[0].ready @[src/main/scala/nutcore/frontend/IDU.scala 174:13]
    wire isWFI : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 175:23]
    isWFI <= decoder.io.isWFI @[src/main/scala/nutcore/frontend/IDU.scala 175:23]
    io.in[1].ready <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 184:20]
    io.out[1].valid <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 185:21]
    io.out[1].bits.data.imm is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.data.src2 is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.data.src1 is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.isBlocked is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.noSpecExec is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.isSrc2Forward is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.isSrc1Forward is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.isNutCoreTrap is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.rfDest is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.rfWen is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.rfSrc2 is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.rfSrc1 is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.fuOpType is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.fuType is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.src2Type is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.ctrl.src1Type is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.isExit is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.isBranch is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.runahead_checkpoint_id is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.crossBoundaryFault is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.isRVC is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.brIdx is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[0] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[1] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[2] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[3] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[4] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[5] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[6] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[7] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[8] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[9] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[10] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.intrVec[11] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[0] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[1] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[2] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[3] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[4] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[5] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[6] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[7] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[8] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[9] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[10] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[11] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[12] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[13] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[14] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.exceptionVec[15] is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.redirect.valid is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.redirect.rtype is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.redirect.target is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.pnpc is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.pc is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[1].bits.cf.instr is invalid @[src/main/scala/nutcore/frontend/IDU.scala 186:20]
    io.out[0].bits.cf.isBranch <= decoder.io.isBranch @[src/main/scala/nutcore/frontend/IDU.scala 189:30]
    io.out[0].bits.cf.isExit <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 190:28]
    io.out[0].bits.cf.runahead_checkpoint_id <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 191:44]

  module FlushableQueue :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}}, count : UInt<3>, flip flush : UInt<1>} @[src/main/scala/utils/FlushableQueue.scala 21:14]

    cmem ram : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>} [4] @[src/main/scala/utils/FlushableQueue.scala 23:24]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/FlushableQueue.scala 26:35]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/utils/FlushableQueue.scala 28:41]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/utils/FlushableQueue.scala 29:36]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/utils/FlushableQueue.scala 29:33]
    node full = and(ptr_match, maybe_full) @[src/main/scala/utils/FlushableQueue.scala 30:32]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire do_enq : UInt<1> @[src/main/scala/utils/FlushableQueue.scala 31:32]
    do_enq <= _do_enq_T @[src/main/scala/utils/FlushableQueue.scala 31:32]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire do_deq : UInt<1> @[src/main/scala/utils/FlushableQueue.scala 32:32]
    do_deq <= _do_deq_T @[src/main/scala/utils/FlushableQueue.scala 32:32]
    when do_enq : @[src/main/scala/utils/FlushableQueue.scala 34:17]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/utils/FlushableQueue.scala 35:8]
      MPORT <= io.enq.bits @[src/main/scala/utils/FlushableQueue.scala 35:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/utils/FlushableQueue.scala 38:17]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/utils/FlushableQueue.scala 41:16]
    when _T : @[src/main/scala/utils/FlushableQueue.scala 41:28]
      maybe_full <= do_enq @[src/main/scala/utils/FlushableQueue.scala 42:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/utils/FlushableQueue.scala 45:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/utils/FlushableQueue.scala 45:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/utils/FlushableQueue.scala 46:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/utils/FlushableQueue.scala 46:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/utils/FlushableQueue.scala 47:21]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/utils/FlushableQueue.scala 47:15]
    when io.flush : @[src/main/scala/utils/FlushableQueue.scala 62:19]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/utils/FlushableQueue.scala 64:21]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/utils/FlushableQueue.scala 65:21]
      maybe_full <= UInt<1>("h0") @[src/main/scala/utils/FlushableQueue.scala 67:16]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/utils/FlushableQueue.scala 70:40]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/utils/FlushableQueue.scala 70:40]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/utils/FlushableQueue.scala 72:32]
    node _io_count_T_1 = cat(_io_count_T, ptr_diff) @[src/main/scala/utils/FlushableQueue.scala 72:20]
    io.count <= _io_count_T_1 @[src/main/scala/utils/FlushableQueue.scala 72:14]

  module Frontend_inorder :
    input clock : Clock
    input reset : Reset
    output io : { imem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<87>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}[2], flushVec : UInt<4>, flip redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, bpFlush : UInt<1>, flip ipf : UInt<1>, flip iaf : UInt<1>, flip sfence_vma_invalid : UInt<1>, flip wfi_invalid : UInt<1>} @[src/main/scala/nutcore/frontend/Frontend.scala 41:14]

    inst ifu of IFU_inorder @[src/main/scala/nutcore/frontend/Frontend.scala 99:20]
    ifu.clock <= clock
    ifu.reset <= reset
    inst ibf of NaiveRVCAlignBuffer @[src/main/scala/nutcore/frontend/Frontend.scala 100:19]
    ibf.clock <= clock
    ibf.reset <= reset
    inst idu of IDU @[src/main/scala/nutcore/frontend/Frontend.scala 101:20]
    idu.clock <= clock
    idu.reset <= reset
    node _T = bits(ifu.io.flushVec, 0, 0) @[src/main/scala/nutcore/frontend/Frontend.scala 110:58]
    inst ibf_io_in_q of FlushableQueue @[src/main/scala/utils/FlushableQueue.scala 94:21]
    ibf_io_in_q.clock <= clock
    ibf_io_in_q.reset <= reset
    ibf_io_in_q.io.enq.valid <= ifu.io.out.valid @[src/main/scala/utils/FlushableQueue.scala 95:22]
    ibf_io_in_q.io.enq.bits.isExit <= ifu.io.out.bits.isExit @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.isBranch <= ifu.io.out.bits.isBranch @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.runahead_checkpoint_id <= ifu.io.out.bits.runahead_checkpoint_id @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.crossBoundaryFault <= ifu.io.out.bits.crossBoundaryFault @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.isRVC <= ifu.io.out.bits.isRVC @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.brIdx <= ifu.io.out.bits.brIdx @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[0] <= ifu.io.out.bits.intrVec[0] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[1] <= ifu.io.out.bits.intrVec[1] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[2] <= ifu.io.out.bits.intrVec[2] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[3] <= ifu.io.out.bits.intrVec[3] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[4] <= ifu.io.out.bits.intrVec[4] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[5] <= ifu.io.out.bits.intrVec[5] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[6] <= ifu.io.out.bits.intrVec[6] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[7] <= ifu.io.out.bits.intrVec[7] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[8] <= ifu.io.out.bits.intrVec[8] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[9] <= ifu.io.out.bits.intrVec[9] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[10] <= ifu.io.out.bits.intrVec[10] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.intrVec[11] <= ifu.io.out.bits.intrVec[11] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[0] <= ifu.io.out.bits.exceptionVec[0] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[1] <= ifu.io.out.bits.exceptionVec[1] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[2] <= ifu.io.out.bits.exceptionVec[2] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[3] <= ifu.io.out.bits.exceptionVec[3] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[4] <= ifu.io.out.bits.exceptionVec[4] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[5] <= ifu.io.out.bits.exceptionVec[5] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[6] <= ifu.io.out.bits.exceptionVec[6] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[7] <= ifu.io.out.bits.exceptionVec[7] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[8] <= ifu.io.out.bits.exceptionVec[8] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[9] <= ifu.io.out.bits.exceptionVec[9] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[10] <= ifu.io.out.bits.exceptionVec[10] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[11] <= ifu.io.out.bits.exceptionVec[11] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[12] <= ifu.io.out.bits.exceptionVec[12] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[13] <= ifu.io.out.bits.exceptionVec[13] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[14] <= ifu.io.out.bits.exceptionVec[14] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.exceptionVec[15] <= ifu.io.out.bits.exceptionVec[15] @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.redirect.valid <= ifu.io.out.bits.redirect.valid @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.redirect.rtype <= ifu.io.out.bits.redirect.rtype @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.redirect.target <= ifu.io.out.bits.redirect.target @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.pnpc <= ifu.io.out.bits.pnpc @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.pc <= ifu.io.out.bits.pc @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.enq.bits.instr <= ifu.io.out.bits.instr @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io.flush <= _T @[src/main/scala/utils/FlushableQueue.scala 97:18]
    ifu.io.out.ready <= ibf_io_in_q.io.enq.ready @[src/main/scala/utils/FlushableQueue.scala 98:17]
    ibf.io.in <= ibf_io_in_q.io.deq @[src/main/scala/nutcore/frontend/Frontend.scala 107:11]
    node _T_1 = and(idu.io.out[0].ready, idu.io.out[0].valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_2 = bits(ifu.io.flushVec, 1, 1) @[src/main/scala/nutcore/frontend/Frontend.scala 111:82]
    reg valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/Pipeline.scala 24:24]
    when _T_1 : @[src/main/scala/utils/Pipeline.scala 25:25]
      valid <= UInt<1>("h0") @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_3 = and(ibf.io.out.valid, idu.io.in[0].ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_3 : @[src/main/scala/utils/Pipeline.scala 26:38]
      valid <= UInt<1>("h1") @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_2 : @[src/main/scala/utils/Pipeline.scala 27:20]
      valid <= UInt<1>("h0") @[src/main/scala/utils/Pipeline.scala 27:28]
    ibf.io.out.ready <= idu.io.in[0].ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _idu_io_in_0_bits_T = and(ibf.io.out.valid, idu.io.in[0].ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg idu_io_in_0_bits_r : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, clock with :
      reset => (UInt<1>("h0"), idu_io_in_0_bits_r) @[src/main/scala/utils/Pipeline.scala 30:28]
    when _idu_io_in_0_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      idu_io_in_0_bits_r <= ibf.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    idu.io.in[0].bits.isExit <= idu_io_in_0_bits_r.isExit @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.isBranch <= idu_io_in_0_bits_r.isBranch @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.runahead_checkpoint_id <= idu_io_in_0_bits_r.runahead_checkpoint_id @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.crossBoundaryFault <= idu_io_in_0_bits_r.crossBoundaryFault @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.isRVC <= idu_io_in_0_bits_r.isRVC @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.brIdx <= idu_io_in_0_bits_r.brIdx @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[0] <= idu_io_in_0_bits_r.intrVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[1] <= idu_io_in_0_bits_r.intrVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[2] <= idu_io_in_0_bits_r.intrVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[3] <= idu_io_in_0_bits_r.intrVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[4] <= idu_io_in_0_bits_r.intrVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[5] <= idu_io_in_0_bits_r.intrVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[6] <= idu_io_in_0_bits_r.intrVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[7] <= idu_io_in_0_bits_r.intrVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[8] <= idu_io_in_0_bits_r.intrVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[9] <= idu_io_in_0_bits_r.intrVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[10] <= idu_io_in_0_bits_r.intrVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.intrVec[11] <= idu_io_in_0_bits_r.intrVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[0] <= idu_io_in_0_bits_r.exceptionVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[1] <= idu_io_in_0_bits_r.exceptionVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[2] <= idu_io_in_0_bits_r.exceptionVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[3] <= idu_io_in_0_bits_r.exceptionVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[4] <= idu_io_in_0_bits_r.exceptionVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[5] <= idu_io_in_0_bits_r.exceptionVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[6] <= idu_io_in_0_bits_r.exceptionVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[7] <= idu_io_in_0_bits_r.exceptionVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[8] <= idu_io_in_0_bits_r.exceptionVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[9] <= idu_io_in_0_bits_r.exceptionVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[10] <= idu_io_in_0_bits_r.exceptionVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[11] <= idu_io_in_0_bits_r.exceptionVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[12] <= idu_io_in_0_bits_r.exceptionVec[12] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[13] <= idu_io_in_0_bits_r.exceptionVec[13] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[14] <= idu_io_in_0_bits_r.exceptionVec[14] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.exceptionVec[15] <= idu_io_in_0_bits_r.exceptionVec[15] @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.redirect.valid <= idu_io_in_0_bits_r.redirect.valid @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.redirect.rtype <= idu_io_in_0_bits_r.redirect.rtype @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.redirect.target <= idu_io_in_0_bits_r.redirect.target @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.pnpc <= idu_io_in_0_bits_r.pnpc @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.pc <= idu_io_in_0_bits_r.pc @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].bits.instr <= idu_io_in_0_bits_r.instr @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io.in[0].valid <= valid @[src/main/scala/utils/Pipeline.scala 31:17]
    idu.io.in[1].bits.isExit is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.isBranch is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.runahead_checkpoint_id is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.crossBoundaryFault is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.isRVC is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.brIdx is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[0] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[1] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[2] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[3] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[4] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[5] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[6] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[7] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[8] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[9] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[10] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.intrVec[11] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[0] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[1] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[2] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[3] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[4] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[5] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[6] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[7] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[8] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[9] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[10] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[11] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[12] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[13] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[14] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.exceptionVec[15] is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.redirect.valid is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.redirect.rtype is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.redirect.target is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.pnpc is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.pc is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].bits.instr is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].valid is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.in[1].ready is invalid @[src/main/scala/nutcore/frontend/Frontend.scala 112:16]
    idu.io.sfence_vma_invalid <= io.sfence_vma_invalid @[src/main/scala/nutcore/frontend/Frontend.scala 113:29]
    idu.io.wfi_invalid <= io.wfi_invalid @[src/main/scala/nutcore/frontend/Frontend.scala 114:22]
    node _ibf_io_flush_T = bits(ifu.io.flushVec, 1, 1) @[src/main/scala/nutcore/frontend/Frontend.scala 116:34]
    ibf.io.flush <= _ibf_io_flush_T @[src/main/scala/nutcore/frontend/Frontend.scala 116:16]
    io.out[0].bits <= idu.io.out[0].bits @[src/main/scala/nutcore/frontend/Frontend.scala 117:10]
    io.out[0].valid <= idu.io.out[0].valid @[src/main/scala/nutcore/frontend/Frontend.scala 117:10]
    idu.io.out[0].ready <= io.out[0].ready @[src/main/scala/nutcore/frontend/Frontend.scala 117:10]
    io.out[1].bits <= idu.io.out[1].bits @[src/main/scala/nutcore/frontend/Frontend.scala 117:10]
    io.out[1].valid <= idu.io.out[1].valid @[src/main/scala/nutcore/frontend/Frontend.scala 117:10]
    idu.io.out[1].ready <= io.out[1].ready @[src/main/scala/nutcore/frontend/Frontend.scala 117:10]
    ifu.io.redirect <= io.redirect @[src/main/scala/nutcore/frontend/Frontend.scala 118:15]
    io.flushVec <= ifu.io.flushVec @[src/main/scala/nutcore/frontend/Frontend.scala 119:15]
    io.bpFlush <= ifu.io.bpFlush @[src/main/scala/nutcore/frontend/Frontend.scala 120:14]
    ifu.io.ipf <= io.ipf @[src/main/scala/nutcore/frontend/Frontend.scala 121:10]
    ifu.io.iaf <= io.iaf @[src/main/scala/nutcore/frontend/Frontend.scala 122:10]
    ifu.io.imem.resp <= io.imem.resp @[src/main/scala/nutcore/frontend/Frontend.scala 123:11]
    io.imem.req.bits <= ifu.io.imem.req.bits @[src/main/scala/nutcore/frontend/Frontend.scala 123:11]
    io.imem.req.valid <= ifu.io.imem.req.valid @[src/main/scala/nutcore/frontend/Frontend.scala 123:11]
    ifu.io.imem.req.ready <= io.imem.req.ready @[src/main/scala/nutcore/frontend/Frontend.scala 123:11]

  extmodule DifftestArchIntRegState :
    input clock : Clock
    input enable : UInt<1>
    input io : { value : UInt<64>[32], coreid : UInt<8>}
    defname = DifftestArchIntRegState

  module DummyDPICWrapper :
    input clock : Clock
    input reset : Reset
    input control : { enable : UInt<1>} @[difftest/src/main/scala/DPIC.scala 271:19]
    input io : { valid : UInt<1>, bits : { value : UInt<64>[32], coreid : UInt<8>}} @[difftest/src/main/scala/DPIC.scala 272:14]

    inst dpic of DifftestArchIntRegState @[difftest/src/main/scala/DPIC.scala 273:20]
    dpic.clock <= clock @[difftest/src/main/scala/DPIC.scala 274:14]
    node _dpic_enable_T = and(io.valid, control.enable) @[difftest/src/main/scala/DPIC.scala 275:27]
    dpic.enable <= _dpic_enable_T @[difftest/src/main/scala/DPIC.scala 275:15]
    dpic.io.coreid <= io.bits.coreid @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[0] <= io.bits.value[0] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[1] <= io.bits.value[1] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[2] <= io.bits.value[2] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[3] <= io.bits.value[3] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[4] <= io.bits.value[4] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[5] <= io.bits.value[5] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[6] <= io.bits.value[6] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[7] <= io.bits.value[7] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[8] <= io.bits.value[8] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[9] <= io.bits.value[9] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[10] <= io.bits.value[10] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[11] <= io.bits.value[11] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[12] <= io.bits.value[12] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[13] <= io.bits.value[13] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[14] <= io.bits.value[14] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[15] <= io.bits.value[15] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[16] <= io.bits.value[16] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[17] <= io.bits.value[17] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[18] <= io.bits.value[18] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[19] <= io.bits.value[19] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[20] <= io.bits.value[20] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[21] <= io.bits.value[21] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[22] <= io.bits.value[22] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[23] <= io.bits.value[23] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[24] <= io.bits.value[24] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[25] <= io.bits.value[25] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[26] <= io.bits.value[26] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[27] <= io.bits.value[27] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[28] <= io.bits.value[28] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[29] <= io.bits.value[29] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[30] <= io.bits.value[30] @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.value[31] <= io.bits.value[31] @[difftest/src/main/scala/DPIC.scala 277:11]

  module ISU :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}, flip wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<64>}, flip forward : { valid : UInt<1>, wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<64>}, fuType : UInt<3>}, flip flush : UInt<1>} @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]

    io.out.bits.data.imm is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.data.src2 is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.data.src1 is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.isBlocked is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.noSpecExec is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.isSrc2Forward is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.isSrc1Forward is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.isNutCoreTrap is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.rfDest is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.rfWen is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.rfSrc2 is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.rfSrc1 is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.fuOpType is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.fuType is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.src2Type is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.ctrl.src1Type is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.isExit is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.isBranch is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.runahead_checkpoint_id is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.crossBoundaryFault is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.isRVC is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.brIdx is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[0] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[1] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[2] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[3] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[4] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[5] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[6] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[7] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[8] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[9] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[10] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.intrVec[11] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[0] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[1] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[2] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[3] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[4] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[5] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[6] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[7] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[8] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[9] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[10] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[11] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[12] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[13] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[14] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.exceptionVec[15] is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.redirect.valid is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.redirect.rtype is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.redirect.target is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.pnpc is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.pc is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    io.out.bits.cf.instr is invalid @[src/main/scala/nutcore/backend/seq/ISU.scala 36:15]
    node forwardRfWen = and(io.forward.wb.rfWen, io.forward.valid) @[src/main/scala/nutcore/backend/seq/ISU.scala 43:42]
    node _dontForward1_T = neq(io.forward.fuType, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 44:41]
    node _dontForward1_T_1 = neq(io.forward.fuType, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/ISU.scala 44:79]
    node dontForward1 = and(_dontForward1_T, _dontForward1_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 44:57]
    node _src1DependEX_T = neq(io.in[0].bits.ctrl.rfSrc1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src1DependEX_T_1 = eq(io.in[0].bits.ctrl.rfSrc1, io.forward.wb.rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src1DependEX_T_2 = and(_src1DependEX_T, _src1DependEX_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src1DependEX = and(_src1DependEX_T_2, forwardRfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src2DependEX_T = neq(io.in[0].bits.ctrl.rfSrc2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src2DependEX_T_1 = eq(io.in[0].bits.ctrl.rfSrc2, io.forward.wb.rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src2DependEX_T_2 = and(_src2DependEX_T, _src2DependEX_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src2DependEX = and(_src2DependEX_T_2, forwardRfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src1DependWB_T = neq(io.in[0].bits.ctrl.rfSrc1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src1DependWB_T_1 = eq(io.in[0].bits.ctrl.rfSrc1, io.wb.rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src1DependWB_T_2 = and(_src1DependWB_T, _src1DependWB_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src1DependWB = and(_src1DependWB_T_2, io.wb.rfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src2DependWB_T = neq(io.in[0].bits.ctrl.rfSrc2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src2DependWB_T_1 = eq(io.in[0].bits.ctrl.rfSrc2, io.wb.rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src2DependWB_T_2 = and(_src2DependWB_T, _src2DependWB_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src2DependWB = and(_src2DependWB_T_2, io.wb.rfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src1ForwardNextCycle_T = eq(dontForward1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 50:46]
    node src1ForwardNextCycle = and(src1DependEX, _src1ForwardNextCycle_T) @[src/main/scala/nutcore/backend/seq/ISU.scala 50:43]
    node _src2ForwardNextCycle_T = eq(dontForward1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 51:46]
    node src2ForwardNextCycle = and(src2DependEX, _src2ForwardNextCycle_T) @[src/main/scala/nutcore/backend/seq/ISU.scala 51:43]
    node _src1Forward_T = eq(src1DependEX, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 52:55]
    node _src1Forward_T_1 = mux(dontForward1, _src1Forward_T, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/ISU.scala 52:40]
    node src1Forward = and(src1DependWB, _src1Forward_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 52:34]
    node _src2Forward_T = eq(src2DependEX, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 53:55]
    node _src2Forward_T_1 = mux(dontForward1, _src2Forward_T, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/ISU.scala 53:40]
    node src2Forward = and(src2DependWB, _src2Forward_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 53:34]
    reg busy : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/nutcore/RF.scala 38:21]
    node _src1Ready_T = dshr(busy, io.in[0].bits.ctrl.rfSrc1) @[src/main/scala/nutcore/RF.scala 39:37]
    node _src1Ready_T_1 = bits(_src1Ready_T, 0, 0) @[src/main/scala/nutcore/RF.scala 39:37]
    node _src1Ready_T_2 = eq(_src1Ready_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 56:19]
    node _src1Ready_T_3 = or(_src1Ready_T_2, src1ForwardNextCycle) @[src/main/scala/nutcore/backend/seq/ISU.scala 56:38]
    node src1Ready = or(_src1Ready_T_3, src1Forward) @[src/main/scala/nutcore/backend/seq/ISU.scala 56:62]
    node _src2Ready_T = dshr(busy, io.in[0].bits.ctrl.rfSrc2) @[src/main/scala/nutcore/RF.scala 39:37]
    node _src2Ready_T_1 = bits(_src2Ready_T, 0, 0) @[src/main/scala/nutcore/RF.scala 39:37]
    node _src2Ready_T_2 = eq(_src2Ready_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 57:19]
    node _src2Ready_T_3 = or(_src2Ready_T_2, src2ForwardNextCycle) @[src/main/scala/nutcore/backend/seq/ISU.scala 57:38]
    node src2Ready = or(_src2Ready_T_3, src2Forward) @[src/main/scala/nutcore/backend/seq/ISU.scala 57:62]
    node _io_out_valid_T = and(io.in[0].valid, src1Ready) @[src/main/scala/nutcore/backend/seq/ISU.scala 58:34]
    node _io_out_valid_T_1 = and(_io_out_valid_T, src2Ready) @[src/main/scala/nutcore/backend/seq/ISU.scala 58:47]
    io.out.valid <= _io_out_valid_T_1 @[src/main/scala/nutcore/backend/seq/ISU.scala 58:16]
    wire _rf_WIRE : UInt<64>[32] @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[0] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[1] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[2] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[3] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[4] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[5] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[6] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[7] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[8] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[9] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[10] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[11] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[12] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[13] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[14] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[15] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[16] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[17] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[18] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[19] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[20] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[21] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[22] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[23] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[24] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[25] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[26] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[27] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[28] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[29] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[30] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    _rf_WIRE[31] <= UInt<64>("h0") @[src/main/scala/nutcore/RF.scala 32:32]
    reg rf : UInt<64>[32], clock with :
      reset => (reset, _rf_WIRE) @[src/main/scala/nutcore/RF.scala 32:19]
    node _io_out_bits_data_src1_T = eq(io.in[0].bits.ctrl.src1Type, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/ISU.scala 64:34]
    node io_out_bits_data_src1_signBit = bits(io.in[0].bits.cf.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_data_src1_T_1 = mux(io_out_bits_data_src1_signBit, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_data_src1_T_2 = cat(_io_out_bits_data_src1_T_1, io.in[0].bits.cf.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_data_src1_T_3 = eq(src1ForwardNextCycle, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 66:21]
    node _io_out_bits_data_src1_T_4 = and(src1Forward, _io_out_bits_data_src1_T_3) @[src/main/scala/nutcore/backend/seq/ISU.scala 66:18]
    node _io_out_bits_data_src1_T_5 = neq(io.in[0].bits.ctrl.src1Type, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:35]
    node _io_out_bits_data_src1_T_6 = eq(src1ForwardNextCycle, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:54]
    node _io_out_bits_data_src1_T_7 = and(_io_out_bits_data_src1_T_5, _io_out_bits_data_src1_T_6) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:51]
    node _io_out_bits_data_src1_T_8 = eq(src1Forward, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:79]
    node _io_out_bits_data_src1_T_9 = and(_io_out_bits_data_src1_T_7, _io_out_bits_data_src1_T_8) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:76]
    node _io_out_bits_data_src1_T_10 = eq(io.in[0].bits.ctrl.rfSrc1, UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _io_out_bits_data_src1_T_11 = mux(_io_out_bits_data_src1_T_10, UInt<1>("h0"), rf[io.in[0].bits.ctrl.rfSrc1]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _io_out_bits_data_src1_T_12 = mux(_io_out_bits_data_src1_T, _io_out_bits_data_src1_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_13 = mux(src1ForwardNextCycle, io.forward.wb.rfData, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_14 = mux(_io_out_bits_data_src1_T_4, io.wb.rfData, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_15 = mux(_io_out_bits_data_src1_T_9, _io_out_bits_data_src1_T_11, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_16 = or(_io_out_bits_data_src1_T_12, _io_out_bits_data_src1_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_17 = or(_io_out_bits_data_src1_T_16, _io_out_bits_data_src1_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_18 = or(_io_out_bits_data_src1_T_17, _io_out_bits_data_src1_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_out_bits_data_src1_WIRE : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_out_bits_data_src1_WIRE <= _io_out_bits_data_src1_T_18 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.out.bits.data.src1 <= _io_out_bits_data_src1_WIRE @[src/main/scala/nutcore/backend/seq/ISU.scala 63:25]
    node _io_out_bits_data_src2_T = neq(io.in[0].bits.ctrl.src2Type, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 70:34]
    node _io_out_bits_data_src2_T_1 = eq(src2ForwardNextCycle, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 72:21]
    node _io_out_bits_data_src2_T_2 = and(src2Forward, _io_out_bits_data_src2_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 72:18]
    node _io_out_bits_data_src2_T_3 = eq(io.in[0].bits.ctrl.src2Type, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:35]
    node _io_out_bits_data_src2_T_4 = eq(src2ForwardNextCycle, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:55]
    node _io_out_bits_data_src2_T_5 = and(_io_out_bits_data_src2_T_3, _io_out_bits_data_src2_T_4) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:52]
    node _io_out_bits_data_src2_T_6 = eq(src2Forward, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:80]
    node _io_out_bits_data_src2_T_7 = and(_io_out_bits_data_src2_T_5, _io_out_bits_data_src2_T_6) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:77]
    node _io_out_bits_data_src2_T_8 = eq(io.in[0].bits.ctrl.rfSrc2, UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _io_out_bits_data_src2_T_9 = mux(_io_out_bits_data_src2_T_8, UInt<1>("h0"), rf[io.in[0].bits.ctrl.rfSrc2]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _io_out_bits_data_src2_T_10 = mux(_io_out_bits_data_src2_T, io.in[0].bits.data.imm, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_11 = mux(src2ForwardNextCycle, io.forward.wb.rfData, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_12 = mux(_io_out_bits_data_src2_T_2, io.wb.rfData, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_13 = mux(_io_out_bits_data_src2_T_7, _io_out_bits_data_src2_T_9, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_14 = or(_io_out_bits_data_src2_T_10, _io_out_bits_data_src2_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_15 = or(_io_out_bits_data_src2_T_14, _io_out_bits_data_src2_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_16 = or(_io_out_bits_data_src2_T_15, _io_out_bits_data_src2_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_out_bits_data_src2_WIRE : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_out_bits_data_src2_WIRE <= _io_out_bits_data_src2_T_16 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.out.bits.data.src2 <= _io_out_bits_data_src2_WIRE @[src/main/scala/nutcore/backend/seq/ISU.scala 69:25]
    io.out.bits.data.imm <= io.in[0].bits.data.imm @[src/main/scala/nutcore/backend/seq/ISU.scala 75:25]
    io.out.bits.cf <= io.in[0].bits.cf @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io.out.bits.ctrl <= io.in[0].bits.ctrl @[src/main/scala/nutcore/backend/seq/ISU.scala 78:20]
    io.out.bits.ctrl.isSrc1Forward <= src1ForwardNextCycle @[src/main/scala/nutcore/backend/seq/ISU.scala 79:34]
    io.out.bits.ctrl.isSrc2Forward <= src2ForwardNextCycle @[src/main/scala/nutcore/backend/seq/ISU.scala 80:34]
    when io.wb.rfWen : @[src/main/scala/nutcore/backend/seq/ISU.scala 83:22]
      node _rf_T = bits(io.wb.rfData, 63, 0) @[src/main/scala/nutcore/RF.scala 34:57]
      rf[io.wb.rfDest] <= _rf_T @[src/main/scala/nutcore/RF.scala 34:50]
    node _wbClearMask_T = neq(io.wb.rfDest, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _wbClearMask_T_1 = eq(io.wb.rfDest, io.forward.wb.rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _wbClearMask_T_2 = and(_wbClearMask_T, _wbClearMask_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node _wbClearMask_T_3 = and(_wbClearMask_T_2, forwardRfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _wbClearMask_T_4 = eq(_wbClearMask_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 85:40]
    node _wbClearMask_T_5 = and(io.wb.rfWen, _wbClearMask_T_4) @[src/main/scala/nutcore/backend/seq/ISU.scala 85:37]
    node _wbClearMask_T_6 = dshl(UInt<32>("h1"), io.wb.rfDest) @[src/main/scala/nutcore/RF.scala 40:39]
    node _wbClearMask_T_7 = bits(_wbClearMask_T_6, 31, 0) @[src/main/scala/nutcore/RF.scala 40:46]
    node wbClearMask = mux(_wbClearMask_T_5, _wbClearMask_T_7, UInt<32>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 85:24]
    node _isuFireSetMask_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _isuFireSetMask_T_1 = dshl(UInt<32>("h1"), io.in[0].bits.ctrl.rfDest) @[src/main/scala/nutcore/RF.scala 40:39]
    node _isuFireSetMask_T_2 = bits(_isuFireSetMask_T_1, 31, 0) @[src/main/scala/nutcore/RF.scala 40:46]
    node isuFireSetMask = mux(_isuFireSetMask_T, _isuFireSetMask_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 87:27]
    when io.flush : @[src/main/scala/nutcore/backend/seq/ISU.scala 88:19]
      node _T = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 88:40]
      node _busy_T = not(_T) @[src/main/scala/nutcore/RF.scala 46:26]
      node _busy_T_1 = and(busy, _busy_T) @[src/main/scala/nutcore/RF.scala 46:24]
      node _busy_T_2 = or(_busy_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 46:38]
      node _busy_T_3 = bits(_busy_T_2, 31, 1) @[src/main/scala/nutcore/RF.scala 46:48]
      node _busy_T_4 = cat(_busy_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 46:16]
      busy <= _busy_T_4 @[src/main/scala/nutcore/RF.scala 46:10]
    else :
      node _busy_T_5 = not(wbClearMask) @[src/main/scala/nutcore/RF.scala 46:26]
      node _busy_T_6 = and(busy, _busy_T_5) @[src/main/scala/nutcore/RF.scala 46:24]
      node _busy_T_7 = or(_busy_T_6, isuFireSetMask) @[src/main/scala/nutcore/RF.scala 46:38]
      node _busy_T_8 = bits(_busy_T_7, 31, 1) @[src/main/scala/nutcore/RF.scala 46:48]
      node _busy_T_9 = cat(_busy_T_8, UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 46:16]
      busy <= _busy_T_9 @[src/main/scala/nutcore/RF.scala 46:10]
    node _io_in_0_ready_T = eq(io.in[0].valid, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 91:21]
    node _io_in_0_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_0_ready_T_2 = or(_io_in_0_ready_T, _io_in_0_ready_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 91:37]
    io.in[0].ready <= _io_in_0_ready_T_2 @[src/main/scala/nutcore/backend/seq/ISU.scala 91:18]
    io.in[1].ready <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/ISU.scala 92:18]
    node _T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_2 = eq(io.out.valid, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 97:43]
    node _T_3 = and(io.in[0].valid, _T_2) @[src/main/scala/nutcore/backend/seq/ISU.scala 97:40]
    node _T_4 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 98:41]
    node _T_6 = and(io.out.valid, _T_5) @[src/main/scala/nutcore/backend/seq/ISU.scala 98:38]
    node _T_7 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire difftest : { value : UInt<64>[32], coreid : UInt<8>} @[difftest/src/main/scala/Difftest.scala 460:27]
    wire _difftest_bundle_WIRE : { value : UInt<64>[32], coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.coreid <= UInt<8>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[0] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[1] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[2] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[3] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[4] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[5] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[6] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[7] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[8] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[9] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[10] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[11] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[12] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[13] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[14] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[15] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[16] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[17] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[18] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[19] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[20] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[21] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[22] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[23] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[24] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[25] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[26] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[27] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[28] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[29] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[30] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.value[31] <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    wire difftest_bundle : { value : UInt<64>[32], coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:26]
    difftest_bundle <= _difftest_bundle_WIRE @[difftest/src/main/scala/Gateway.scala 136:26]
    wire _difftest_control_WIRE : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:44]
    _difftest_control_WIRE.enable <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 142:44]
    wire difftest_control : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:31]
    difftest_control <= _difftest_control_WIRE @[difftest/src/main/scala/Gateway.scala 142:31]
    difftest_control.enable <= UInt<1>("h1") @[difftest/src/main/scala/Gateway.scala 143:24]
    wire difftest_gen : { valid : UInt<1>, bits : { value : UInt<64>[32], coreid : UInt<8>}} @[difftest/src/main/scala/Difftest.scala 157:19]
    difftest_gen.valid <= UInt<1>("h1") @[difftest/src/main/scala/Difftest.scala 158:15]
    difftest_gen.bits <= difftest_bundle @[difftest/src/main/scala/Difftest.scala 159:14]
    inst difftest_module of DummyDPICWrapper @[difftest/src/main/scala/DPIC.scala 299:24]
    difftest_module.clock <= clock
    difftest_module.reset <= reset
    difftest_module.control.enable <= difftest_control.enable @[difftest/src/main/scala/DPIC.scala 300:20]
    difftest_module.io.bits.coreid <= difftest_gen.bits.coreid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[0] <= difftest_gen.bits.value[0] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[1] <= difftest_gen.bits.value[1] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[2] <= difftest_gen.bits.value[2] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[3] <= difftest_gen.bits.value[3] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[4] <= difftest_gen.bits.value[4] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[5] <= difftest_gen.bits.value[5] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[6] <= difftest_gen.bits.value[6] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[7] <= difftest_gen.bits.value[7] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[8] <= difftest_gen.bits.value[8] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[9] <= difftest_gen.bits.value[9] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[10] <= difftest_gen.bits.value[10] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[11] <= difftest_gen.bits.value[11] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[12] <= difftest_gen.bits.value[12] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[13] <= difftest_gen.bits.value[13] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[14] <= difftest_gen.bits.value[14] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[15] <= difftest_gen.bits.value[15] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[16] <= difftest_gen.bits.value[16] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[17] <= difftest_gen.bits.value[17] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[18] <= difftest_gen.bits.value[18] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[19] <= difftest_gen.bits.value[19] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[20] <= difftest_gen.bits.value[20] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[21] <= difftest_gen.bits.value[21] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[22] <= difftest_gen.bits.value[22] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[23] <= difftest_gen.bits.value[23] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[24] <= difftest_gen.bits.value[24] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[25] <= difftest_gen.bits.value[25] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[26] <= difftest_gen.bits.value[26] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[27] <= difftest_gen.bits.value[27] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[28] <= difftest_gen.bits.value[28] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[29] <= difftest_gen.bits.value[29] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[30] <= difftest_gen.bits.value[30] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.value[31] <= difftest_gen.bits.value[31] @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.valid <= difftest_gen.valid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_bundle <= difftest @[difftest/src/main/scala/Difftest.scala 462:27]
    difftest.coreid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/ISU.scala 103:21]
    node _T_8 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_9 = mux(_T_8, UInt<1>("h0"), rf[0]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_10 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_11 = mux(_T_10, UInt<1>("h0"), rf[1]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_12 = eq(UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_13 = mux(_T_12, UInt<1>("h0"), rf[2]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_14 = eq(UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_15 = mux(_T_14, UInt<1>("h0"), rf[3]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_16 = eq(UInt<3>("h4"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_17 = mux(_T_16, UInt<1>("h0"), rf[4]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_18 = eq(UInt<3>("h5"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_19 = mux(_T_18, UInt<1>("h0"), rf[5]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_20 = eq(UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_21 = mux(_T_20, UInt<1>("h0"), rf[6]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_22 = eq(UInt<3>("h7"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_23 = mux(_T_22, UInt<1>("h0"), rf[7]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_24 = eq(UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_25 = mux(_T_24, UInt<1>("h0"), rf[8]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_26 = eq(UInt<4>("h9"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_27 = mux(_T_26, UInt<1>("h0"), rf[9]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_28 = eq(UInt<4>("ha"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_29 = mux(_T_28, UInt<1>("h0"), rf[10]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_30 = eq(UInt<4>("hb"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_31 = mux(_T_30, UInt<1>("h0"), rf[11]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_32 = eq(UInt<4>("hc"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_33 = mux(_T_32, UInt<1>("h0"), rf[12]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_34 = eq(UInt<4>("hd"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_35 = mux(_T_34, UInt<1>("h0"), rf[13]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_36 = eq(UInt<4>("he"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_37 = mux(_T_36, UInt<1>("h0"), rf[14]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_38 = eq(UInt<4>("hf"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_39 = mux(_T_38, UInt<1>("h0"), rf[15]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_40 = eq(UInt<5>("h10"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_41 = mux(_T_40, UInt<1>("h0"), rf[16]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_42 = eq(UInt<5>("h11"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_43 = mux(_T_42, UInt<1>("h0"), rf[17]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_44 = eq(UInt<5>("h12"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_45 = mux(_T_44, UInt<1>("h0"), rf[18]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_46 = eq(UInt<5>("h13"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_47 = mux(_T_46, UInt<1>("h0"), rf[19]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_48 = eq(UInt<5>("h14"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_49 = mux(_T_48, UInt<1>("h0"), rf[20]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_50 = eq(UInt<5>("h15"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_51 = mux(_T_50, UInt<1>("h0"), rf[21]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_52 = eq(UInt<5>("h16"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_53 = mux(_T_52, UInt<1>("h0"), rf[22]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_54 = eq(UInt<5>("h17"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_55 = mux(_T_54, UInt<1>("h0"), rf[23]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_56 = eq(UInt<5>("h18"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_57 = mux(_T_56, UInt<1>("h0"), rf[24]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_58 = eq(UInt<5>("h19"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_59 = mux(_T_58, UInt<1>("h0"), rf[25]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_60 = eq(UInt<5>("h1a"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_61 = mux(_T_60, UInt<1>("h0"), rf[26]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_62 = eq(UInt<5>("h1b"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_63 = mux(_T_62, UInt<1>("h0"), rf[27]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_64 = eq(UInt<5>("h1c"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_65 = mux(_T_64, UInt<1>("h0"), rf[28]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_66 = eq(UInt<5>("h1d"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_67 = mux(_T_66, UInt<1>("h0"), rf[29]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_68 = eq(UInt<5>("h1e"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_69 = mux(_T_68, UInt<1>("h0"), rf[30]) @[src/main/scala/nutcore/RF.scala 33:36]
    node _T_70 = eq(UInt<5>("h1f"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 33:42]
    node _T_71 = mux(_T_70, UInt<1>("h0"), rf[31]) @[src/main/scala/nutcore/RF.scala 33:36]
    wire _WIRE : UInt<64>[32] @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[0] <= _T_9 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[1] <= _T_11 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[2] <= _T_13 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[3] <= _T_15 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[4] <= _T_17 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[5] <= _T_19 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[6] <= _T_21 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[7] <= _T_23 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[8] <= _T_25 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[9] <= _T_27 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[10] <= _T_29 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[11] <= _T_31 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[12] <= _T_33 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[13] <= _T_35 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[14] <= _T_37 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[15] <= _T_39 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[16] <= _T_41 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[17] <= _T_43 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[18] <= _T_45 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[19] <= _T_47 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[20] <= _T_49 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[21] <= _T_51 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[22] <= _T_53 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[23] <= _T_55 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[24] <= _T_57 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[25] <= _T_59 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[26] <= _T_61 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[27] <= _T_63 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[28] <= _T_65 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[29] <= _T_67 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[30] <= _T_69 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    _WIRE[31] <= _T_71 @[src/main/scala/nutcore/backend/seq/ISU.scala 104:31]
    difftest.value <= _WIRE @[src/main/scala/nutcore/backend/seq/ISU.scala 104:21]

  module ALU :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip cfIn : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, flip offset : UInt<64>, flip iVmEnable : UInt<1>, jumpIsIllegal : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}} @[src/main/scala/nutcore/backend/fu/ALU.scala 78:14]

    node _isAdderSub_T = bits(io.in.bits.func, 6, 6) @[src/main/scala/nutcore/backend/fu/ALU.scala 60:31]
    node isAdderSub = eq(_isAdderSub_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 89:20]
    node _adderRes_T = mux(isAdderSub, UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 90:39]
    node _adderRes_T_1 = xor(io.in.bits.src2, _adderRes_T) @[src/main/scala/nutcore/backend/fu/ALU.scala 90:33]
    node _adderRes_T_2 = add(io.in.bits.src1, _adderRes_T_1) @[src/main/scala/nutcore/backend/fu/ALU.scala 90:24]
    node _adderRes_T_3 = add(_adderRes_T_2, isAdderSub) @[src/main/scala/nutcore/backend/fu/ALU.scala 90:60]
    node adderRes = tail(_adderRes_T_3, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 90:60]
    node xorRes = xor(io.in.bits.src1, io.in.bits.src2) @[src/main/scala/nutcore/backend/fu/ALU.scala 91:21]
    node _sltu_T = bits(adderRes, 64, 64) @[src/main/scala/nutcore/backend/fu/ALU.scala 92:23]
    node sltu = eq(_sltu_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 92:14]
    node _slt_T = bits(xorRes, 63, 63) @[src/main/scala/nutcore/backend/fu/ALU.scala 93:19]
    node slt = xor(_slt_T, sltu) @[src/main/scala/nutcore/backend/fu/ALU.scala 93:28]
    node _shsrc1_T = bits(io.in.bits.src1, 63, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 95:44]
    node _shsrc1_T_1 = bits(io.in.bits.src1, 31, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 96:35]
    node _shsrc1_T_2 = cat(UInt<32>("h0"), _shsrc1_T_1) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _shsrc1_T_3 = bits(io.in.bits.src1, 31, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 97:35]
    node shsrc1_signBit = bits(_shsrc1_T_3, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _shsrc1_T_4 = mux(shsrc1_signBit, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _shsrc1_T_5 = cat(_shsrc1_T_4, _shsrc1_T_3) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _shsrc1_T_6 = eq(UInt<6>("h25"), io.in.bits.func) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _shsrc1_T_7 = mux(_shsrc1_T_6, _shsrc1_T_2, _shsrc1_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _shsrc1_T_8 = eq(UInt<6>("h2d"), io.in.bits.func) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node shsrc1 = mux(_shsrc1_T_8, _shsrc1_T_5, _shsrc1_T_7) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _shamt_T = bits(io.in.bits.func, 5, 5) @[src/main/scala/nutcore/backend/fu/ALU.scala 45:34]
    node _shamt_T_1 = bits(io.in.bits.src2, 4, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 99:49]
    node _shamt_T_2 = bits(io.in.bits.src2, 5, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 99:77]
    node shamt = mux(_shamt_T, _shamt_T_1, _shamt_T_2) @[src/main/scala/nutcore/backend/fu/ALU.scala 99:18]
    node _res_T = bits(io.in.bits.func, 3, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 100:35]
    node _res_T_1 = dshl(shsrc1, shamt) @[src/main/scala/nutcore/backend/fu/ALU.scala 101:33]
    node _res_T_2 = bits(_res_T_1, 63, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 101:42]
    node _res_T_3 = cat(UInt<63>("h0"), slt) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _res_T_4 = cat(UInt<63>("h0"), sltu) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _res_T_5 = dshr(shsrc1, shamt) @[src/main/scala/nutcore/backend/fu/ALU.scala 105:32]
    node _res_T_6 = or(io.in.bits.src1, io.in.bits.src2) @[src/main/scala/nutcore/backend/fu/ALU.scala 106:30]
    node _res_T_7 = and(io.in.bits.src1, io.in.bits.src2) @[src/main/scala/nutcore/backend/fu/ALU.scala 107:30]
    node _res_T_8 = asSInt(shsrc1) @[src/main/scala/nutcore/backend/fu/ALU.scala 108:32]
    node _res_T_9 = dshr(_res_T_8, shamt) @[src/main/scala/nutcore/backend/fu/ALU.scala 108:39]
    node _res_T_10 = asUInt(_res_T_9) @[src/main/scala/nutcore/backend/fu/ALU.scala 108:49]
    node _res_T_11 = eq(UInt<1>("h1"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_12 = mux(_res_T_11, _res_T_2, adderRes) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_13 = eq(UInt<2>("h2"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_14 = mux(_res_T_13, _res_T_3, _res_T_12) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_15 = eq(UInt<2>("h3"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_16 = mux(_res_T_15, _res_T_4, _res_T_14) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_17 = eq(UInt<3>("h4"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_18 = mux(_res_T_17, xorRes, _res_T_16) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_19 = eq(UInt<3>("h5"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_20 = mux(_res_T_19, _res_T_5, _res_T_18) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_21 = eq(UInt<3>("h6"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_22 = mux(_res_T_21, _res_T_6, _res_T_20) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_23 = eq(UInt<3>("h7"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_24 = mux(_res_T_23, _res_T_7, _res_T_22) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_25 = eq(UInt<4>("hd"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node res = mux(_res_T_25, _res_T_10, _res_T_24) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _aluRes_T = bits(io.in.bits.func, 5, 5) @[src/main/scala/nutcore/backend/fu/ALU.scala 45:34]
    node _aluRes_T_1 = bits(res, 31, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 110:57]
    node aluRes_signBit = bits(_aluRes_T_1, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _aluRes_T_2 = mux(aluRes_signBit, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _aluRes_T_3 = cat(_aluRes_T_2, _aluRes_T_1) @[src/main/scala/utils/BitUtils.scala 42:41]
    node aluRes = mux(_aluRes_T, _aluRes_T_3, res) @[src/main/scala/nutcore/backend/fu/ALU.scala 110:19]
    node _T = orr(xorRes) @[src/main/scala/nutcore/backend/fu/ALU.scala 113:56]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 113:48]
    node _isBranch_T = bits(io.in.bits.func, 3, 3) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:35]
    node isBranch = eq(_isBranch_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:30]
    node isBru = bits(io.in.bits.func, 4, 4) @[src/main/scala/nutcore/backend/fu/ALU.scala 62:31]
    node _taken_T = bits(io.in.bits.func, 2, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 65:39]
    node _taken_T_1 = eq(UInt<2>("h0"), _taken_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _taken_T_2 = eq(UInt<2>("h2"), _taken_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _taken_T_3 = eq(UInt<2>("h3"), _taken_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _taken_T_4 = mux(_taken_T_1, _T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_5 = mux(_taken_T_2, slt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_6 = mux(_taken_T_3, sltu, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_7 = or(_taken_T_4, _taken_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_8 = or(_taken_T_7, _taken_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _taken_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _taken_WIRE <= _taken_T_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_9 = bits(io.in.bits.func, 0, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 66:40]
    node taken = xor(_taken_WIRE, _taken_T_9) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:72]
    node target_signBit = bits(io.cfIn.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _target_T = mux(target_signBit, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _target_T_1 = cat(_target_T, io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _target_T_2 = add(_target_T_1, io.offset) @[src/main/scala/nutcore/backend/fu/ALU.scala 121:56]
    node _target_T_3 = tail(_target_T_2, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 121:56]
    node _target_T_4 = bits(adderRes, 63, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 121:81]
    node _target_T_5 = cat(_target_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 121:72]
    node target = mux(isBranch, _target_T_3, _target_T_5) @[src/main/scala/nutcore/backend/fu/ALU.scala 121:19]
    node _predictWrong_T = eq(taken, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:26]
    node _predictWrong_T_1 = and(_predictWrong_T, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:33]
    node _predictWrong_T_2 = bits(io.cfIn.brIdx, 0, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:59]
    node _predictWrong_T_3 = bits(io.cfIn.brIdx, 0, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:78]
    node _predictWrong_T_4 = eq(_predictWrong_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:64]
    node _predictWrong_T_5 = neq(io.redirect.target, io.cfIn.pnpc) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:105]
    node _predictWrong_T_6 = or(_predictWrong_T_4, _predictWrong_T_5) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:82]
    node predictWrong = mux(_predictWrong_T_1, _predictWrong_T_2, _predictWrong_T_6) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:25]
    node _isRVC_T = bits(io.cfIn.instr, 1, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:29]
    node isRVC = neq(_isRVC_T, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:35]
    node _T_2 = bits(io.cfIn.instr, 1, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:23]
    node _T_3 = eq(_T_2, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:29]
    node _T_4 = or(_T_3, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:41]
    node _T_5 = eq(io.in.valid, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:53]
    node _T_6 = or(_T_4, _T_5) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:50]
    node _T_7 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:9]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:9]
    when _T_8 : @[src/main/scala/nutcore/backend/fu/ALU.scala 124:9]
      node _T_9 = eq(_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:9]
      when _T_9 : @[src/main/scala/nutcore/backend/fu/ALU.scala 124:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ALU.scala:124 assert(io.cfIn.instr(1,0) === \"b11\".U || isRVC || !valid)\n") : printf @[src/main/scala/nutcore/backend/fu/ALU.scala 124:9]
      assert(clock, _T_6, UInt<1>("h1"), "") : assert @[src/main/scala/nutcore/backend/fu/ALU.scala 124:9]
    node _T_10 = bits(io.cfIn.instr, 1, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 125:32]
    node _T_11 = eq(_T_10, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/ALU.scala 125:38]
    node _T_12 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 125:55]
    node _T_13 = neq(_T_11, _T_12) @[src/main/scala/nutcore/backend/fu/ALU.scala 125:51]
    node _T_14 = and(io.in.valid, _T_13) @[src/main/scala/nutcore/backend/fu/ALU.scala 125:15]
    node _io_redirect_target_T = eq(taken, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:29]
    node _io_redirect_target_T_1 = and(_io_redirect_target_T, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:36]
    node _io_redirect_target_T_2 = add(io.cfIn.pc, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:71]
    node _io_redirect_target_T_3 = tail(_io_redirect_target_T_2, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:71]
    node _io_redirect_target_T_4 = add(io.cfIn.pc, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:89]
    node _io_redirect_target_T_5 = tail(_io_redirect_target_T_4, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:89]
    node _io_redirect_target_T_6 = mux(isRVC, _io_redirect_target_T_3, _io_redirect_target_T_5) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:52]
    node _io_redirect_target_T_7 = mux(_io_redirect_target_T_1, _io_redirect_target_T_6, target) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:28]
    io.redirect.target <= _io_redirect_target_T_7 @[src/main/scala/nutcore/backend/fu/ALU.scala 126:22]
    node _io_redirect_valid_T = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 128:30]
    node _io_redirect_valid_T_1 = and(_io_redirect_valid_T, predictWrong) @[src/main/scala/nutcore/backend/fu/ALU.scala 128:39]
    io.redirect.valid <= _io_redirect_valid_T_1 @[src/main/scala/nutcore/backend/fu/ALU.scala 128:21]
    io.redirect.rtype <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/ALU.scala 130:21]
    node _io_out_bits_T = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 134:33]
    node io_out_bits_signBit = bits(io.cfIn.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_T_1 = mux(io_out_bits_signBit, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_2 = cat(_io_out_bits_T_1, io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_T_3 = add(_io_out_bits_T_2, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/ALU.scala 134:71]
    node _io_out_bits_T_4 = tail(_io_out_bits_T_3, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 134:71]
    node io_out_bits_signBit_1 = bits(io.cfIn.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_T_5 = mux(io_out_bits_signBit_1, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_6 = cat(_io_out_bits_T_5, io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_T_7 = add(_io_out_bits_T_6, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/ALU.scala 134:108]
    node _io_out_bits_T_8 = tail(_io_out_bits_T_7, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 134:108]
    node _io_out_bits_T_9 = mux(_io_out_bits_T, _io_out_bits_T_4, _io_out_bits_T_8) @[src/main/scala/nutcore/backend/fu/ALU.scala 134:32]
    node _io_out_bits_T_10 = mux(isBru, _io_out_bits_T_9, aluRes) @[src/main/scala/nutcore/backend/fu/ALU.scala 134:21]
    io.out.bits <= _io_out_bits_T_10 @[src/main/scala/nutcore/backend/fu/ALU.scala 134:15]
    reg hasIllegalJumpAddr : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 138:35]
    node _addrNotLegal_T = bits(target, 38, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 139:65]
    node addrNotLegal_signBit = bits(_addrNotLegal_T, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _addrNotLegal_T_1 = mux(addrNotLegal_signBit, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _addrNotLegal_T_2 = cat(_addrNotLegal_T_1, _addrNotLegal_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _addrNotLegal_T_3 = neq(target, _addrNotLegal_T_2) @[src/main/scala/nutcore/backend/fu/ALU.scala 139:47]
    node _addrNotLegal_T_4 = bits(target, 63, 39) @[src/main/scala/nutcore/backend/fu/ALU.scala 139:98]
    node _addrNotLegal_T_5 = orr(_addrNotLegal_T_4) @[src/main/scala/nutcore/backend/fu/ALU.scala 139:120]
    node addrNotLegal = mux(io.iVmEnable, _addrNotLegal_T_3, _addrNotLegal_T_5) @[src/main/scala/nutcore/backend/fu/ALU.scala 139:25]
    node _isIllegalJumpAddr_T = eq(isBranch, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 140:48]
    node _isIllegalJumpAddr_T_1 = and(io.redirect.valid, _isIllegalJumpAddr_T) @[src/main/scala/nutcore/backend/fu/ALU.scala 140:45]
    node isIllegalJumpAddr = and(_isIllegalJumpAddr_T_1, addrNotLegal) @[src/main/scala/nutcore/backend/fu/ALU.scala 140:58]
    when isIllegalJumpAddr : @[src/main/scala/nutcore/backend/fu/ALU.scala 141:28]
      hasIllegalJumpAddr <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/ALU.scala 142:24]
    else :
      node _T_15 = and(io.jumpIsIllegal.ready, io.jumpIsIllegal.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T_15 : @[src/main/scala/nutcore/backend/fu/ALU.scala 143:38]
        hasIllegalJumpAddr <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/ALU.scala 144:24]
    io.jumpIsIllegal.valid <= hasIllegalJumpAddr @[src/main/scala/nutcore/backend/fu/ALU.scala 146:26]
    reg io_jumpIsIllegal_bits_r : UInt<64>, clock with :
      reset => (UInt<1>("h0"), io_jumpIsIllegal_bits_r) @[src/main/scala/nutcore/backend/fu/ALU.scala 147:37]
    when isIllegalJumpAddr : @[src/main/scala/nutcore/backend/fu/ALU.scala 147:37]
      io_jumpIsIllegal_bits_r <= target @[src/main/scala/nutcore/backend/fu/ALU.scala 147:37]
    io.jumpIsIllegal.bits <= io_jumpIsIllegal_bits_r @[src/main/scala/nutcore/backend/fu/ALU.scala 147:25]
    node _T_16 = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 149:15]
    node _T_17 = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 150:15]
    node _T_18 = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 151:15]
    node _T_19 = eq(io.in.bits.func, UInt<7>("h58")) @[src/main/scala/nutcore/backend/fu/ALU.scala 151:162]
    node _T_20 = eq(io.in.bits.func, UInt<7>("h5c")) @[src/main/scala/nutcore/backend/fu/ALU.scala 151:188]
    node _T_21 = or(_T_19, _T_20) @[src/main/scala/nutcore/backend/fu/ALU.scala 151:180]
    node _T_22 = eq(io.in.bits.func, UInt<7>("h5a")) @[src/main/scala/nutcore/backend/fu/ALU.scala 151:214]
    node _T_23 = eq(io.in.bits.func, UInt<7>("h5e")) @[src/main/scala/nutcore/backend/fu/ALU.scala 151:239]
    node _T_24 = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 158:15]
    node _T_25 = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 158:147]
    node _T_26 = eq(UInt<5>("h10"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_27 = eq(UInt<5>("h11"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_28 = eq(UInt<5>("h14"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_29 = eq(UInt<5>("h15"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_30 = eq(UInt<5>("h16"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_31 = eq(UInt<5>("h17"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_32 = eq(UInt<7>("h5c"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_33 = eq(UInt<7>("h5e"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_34 = eq(UInt<7>("h58"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_35 = eq(UInt<7>("h5a"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_36 = mux(_T_26, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_37 = mux(_T_27, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_38 = mux(_T_28, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_39 = mux(_T_29, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_40 = mux(_T_30, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_41 = mux(_T_31, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_42 = mux(_T_32, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_43 = mux(_T_33, UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_44 = mux(_T_34, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_45 = mux(_T_35, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_46 = or(_T_36, _T_37) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_47 = or(_T_46, _T_38) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_48 = or(_T_47, _T_39) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_49 = or(_T_48, _T_40) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_50 = or(_T_49, _T_41) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_51 = or(_T_50, _T_42) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_52 = or(_T_51, _T_43) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_53 = or(_T_52, _T_44) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_54 = or(_T_53, _T_45) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _WIRE : UInt<2> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _WIRE <= _T_54 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.in.ready <= io.out.ready @[src/main/scala/nutcore/backend/fu/ALU.scala 160:15]
    io.out.valid <= io.in.valid @[src/main/scala/nutcore/backend/fu/ALU.scala 161:16]
    wire _bpuUpdateReq_WIRE : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[src/main/scala/nutcore/backend/fu/ALU.scala 163:43]
    _bpuUpdateReq_WIRE.isRVC <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/ALU.scala 163:43]
    _bpuUpdateReq_WIRE.btbType <= UInt<2>("h0") @[src/main/scala/nutcore/backend/fu/ALU.scala 163:43]
    _bpuUpdateReq_WIRE.fuOpType <= UInt<7>("h0") @[src/main/scala/nutcore/backend/fu/ALU.scala 163:43]
    _bpuUpdateReq_WIRE.actualTaken <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/ALU.scala 163:43]
    _bpuUpdateReq_WIRE.actualTarget <= UInt<39>("h0") @[src/main/scala/nutcore/backend/fu/ALU.scala 163:43]
    _bpuUpdateReq_WIRE.isMissPredict <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/ALU.scala 163:43]
    _bpuUpdateReq_WIRE.pc <= UInt<39>("h0") @[src/main/scala/nutcore/backend/fu/ALU.scala 163:43]
    _bpuUpdateReq_WIRE.valid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/ALU.scala 163:43]
    wire bpuUpdateReq : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>} @[src/main/scala/nutcore/backend/fu/ALU.scala 163:30]
    bpuUpdateReq <= _bpuUpdateReq_WIRE @[src/main/scala/nutcore/backend/fu/ALU.scala 163:30]
    node _bpuUpdateReq_valid_T = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 164:31]
    bpuUpdateReq.valid <= _bpuUpdateReq_valid_T @[src/main/scala/nutcore/backend/fu/ALU.scala 164:22]
    bpuUpdateReq.pc <= io.cfIn.pc @[src/main/scala/nutcore/backend/fu/ALU.scala 165:19]
    bpuUpdateReq.isMissPredict <= predictWrong @[src/main/scala/nutcore/backend/fu/ALU.scala 166:30]
    bpuUpdateReq.actualTarget <= target @[src/main/scala/nutcore/backend/fu/ALU.scala 167:29]
    bpuUpdateReq.actualTaken <= taken @[src/main/scala/nutcore/backend/fu/ALU.scala 168:28]
    bpuUpdateReq.fuOpType <= io.in.bits.func @[src/main/scala/nutcore/backend/fu/ALU.scala 169:25]
    node _bpuUpdateReq_btbType_T = eq(UInt<5>("h10"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_1 = eq(UInt<5>("h11"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_2 = eq(UInt<5>("h14"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_3 = eq(UInt<5>("h15"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_4 = eq(UInt<5>("h16"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_5 = eq(UInt<5>("h17"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_6 = eq(UInt<7>("h5c"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_7 = eq(UInt<7>("h5e"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_8 = eq(UInt<7>("h58"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_9 = eq(UInt<7>("h5a"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_10 = mux(_bpuUpdateReq_btbType_T, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_11 = mux(_bpuUpdateReq_btbType_T_1, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_12 = mux(_bpuUpdateReq_btbType_T_2, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_13 = mux(_bpuUpdateReq_btbType_T_3, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_14 = mux(_bpuUpdateReq_btbType_T_4, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_15 = mux(_bpuUpdateReq_btbType_T_5, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_16 = mux(_bpuUpdateReq_btbType_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_17 = mux(_bpuUpdateReq_btbType_T_7, UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_18 = mux(_bpuUpdateReq_btbType_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_19 = mux(_bpuUpdateReq_btbType_T_9, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_20 = or(_bpuUpdateReq_btbType_T_10, _bpuUpdateReq_btbType_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_21 = or(_bpuUpdateReq_btbType_T_20, _bpuUpdateReq_btbType_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_22 = or(_bpuUpdateReq_btbType_T_21, _bpuUpdateReq_btbType_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_23 = or(_bpuUpdateReq_btbType_T_22, _bpuUpdateReq_btbType_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_24 = or(_bpuUpdateReq_btbType_T_23, _bpuUpdateReq_btbType_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_25 = or(_bpuUpdateReq_btbType_T_24, _bpuUpdateReq_btbType_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_26 = or(_bpuUpdateReq_btbType_T_25, _bpuUpdateReq_btbType_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_27 = or(_bpuUpdateReq_btbType_T_26, _bpuUpdateReq_btbType_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_28 = or(_bpuUpdateReq_btbType_T_27, _bpuUpdateReq_btbType_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _bpuUpdateReq_btbType_WIRE : UInt<2> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _bpuUpdateReq_btbType_WIRE <= _bpuUpdateReq_btbType_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    bpuUpdateReq.btbType <= _bpuUpdateReq_btbType_WIRE @[src/main/scala/nutcore/backend/fu/ALU.scala 170:24]
    bpuUpdateReq.isRVC <= isRVC @[src/main/scala/nutcore/backend/fu/ALU.scala 171:22]
    reg REG : { valid : UInt<1>, pc : UInt<39>, isMissPredict : UInt<1>, actualTarget : UInt<39>, actualTaken : UInt<1>, fuOpType : UInt<7>, btbType : UInt<2>, isRVC : UInt<1>}, clock with :
      reset => (UInt<1>("h0"), REG) @[src/main/scala/nutcore/backend/fu/ALU.scala 174:34]
    REG <= bpuUpdateReq @[src/main/scala/nutcore/backend/fu/ALU.scala 174:34]
    node _right_T = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 176:23]
    node _right_T_1 = eq(predictWrong, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 176:35]
    node right = and(_right_T, _right_T_1) @[src/main/scala/nutcore/backend/fu/ALU.scala 176:32]
    node _wrong_T = and(io.in.valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 177:23]
    node wrong = and(_wrong_T, predictWrong) @[src/main/scala/nutcore/backend/fu/ALU.scala 177:32]
    node _T_55 = and(right, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 178:33]
    node _T_56 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 179:33]
    node _T_57 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 180:33]
    node _T_58 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 180:58]
    node _T_59 = eq(_T_58, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 180:63]
    node _T_60 = and(_T_57, _T_59) @[src/main/scala/nutcore/backend/fu/ALU.scala 180:45]
    node _T_61 = and(_T_60, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 180:73]
    node _T_62 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 181:33]
    node _T_63 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 181:58]
    node _T_64 = eq(_T_63, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 181:63]
    node _T_65 = and(_T_62, _T_64) @[src/main/scala/nutcore/backend/fu/ALU.scala 181:45]
    node _T_66 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 181:76]
    node _T_67 = and(_T_65, _T_66) @[src/main/scala/nutcore/backend/fu/ALU.scala 181:73]
    node _T_68 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 182:33]
    node _T_69 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 182:58]
    node _T_70 = eq(_T_69, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/ALU.scala 182:63]
    node _T_71 = and(_T_68, _T_70) @[src/main/scala/nutcore/backend/fu/ALU.scala 182:45]
    node _T_72 = and(_T_71, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 182:73]
    node _T_73 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 183:33]
    node _T_74 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 183:58]
    node _T_75 = eq(_T_74, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/ALU.scala 183:63]
    node _T_76 = and(_T_73, _T_75) @[src/main/scala/nutcore/backend/fu/ALU.scala 183:45]
    node _T_77 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 183:76]
    node _T_78 = and(_T_76, _T_77) @[src/main/scala/nutcore/backend/fu/ALU.scala 183:73]
    node _T_79 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 184:33]
    node _T_80 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 184:58]
    node _T_81 = eq(_T_80, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/ALU.scala 184:63]
    node _T_82 = and(_T_79, _T_81) @[src/main/scala/nutcore/backend/fu/ALU.scala 184:45]
    node _T_83 = and(_T_82, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 184:73]
    node _T_84 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 185:33]
    node _T_85 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 185:58]
    node _T_86 = eq(_T_85, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/ALU.scala 185:63]
    node _T_87 = and(_T_84, _T_86) @[src/main/scala/nutcore/backend/fu/ALU.scala 185:45]
    node _T_88 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 185:76]
    node _T_89 = and(_T_87, _T_88) @[src/main/scala/nutcore/backend/fu/ALU.scala 185:73]
    node _T_90 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 186:33]
    node _T_91 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 186:58]
    node _T_92 = eq(_T_91, UInt<3>("h6")) @[src/main/scala/nutcore/backend/fu/ALU.scala 186:63]
    node _T_93 = and(_T_90, _T_92) @[src/main/scala/nutcore/backend/fu/ALU.scala 186:45]
    node _T_94 = and(_T_93, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 186:73]
    node _T_95 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 187:33]
    node _T_96 = bits(io.cfIn.pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 187:58]
    node _T_97 = eq(_T_96, UInt<3>("h6")) @[src/main/scala/nutcore/backend/fu/ALU.scala 187:63]
    node _T_98 = and(_T_95, _T_97) @[src/main/scala/nutcore/backend/fu/ALU.scala 187:45]
    node _T_99 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 187:76]
    node _T_100 = and(_T_98, _T_99) @[src/main/scala/nutcore/backend/fu/ALU.scala 187:73]
    node _T_101 = eq(io.in.bits.func, UInt<7>("h58")) @[src/main/scala/nutcore/backend/fu/ALU.scala 188:42]
    node _T_102 = eq(io.in.bits.func, UInt<7>("h5c")) @[src/main/scala/nutcore/backend/fu/ALU.scala 188:68]
    node _T_103 = or(_T_101, _T_102) @[src/main/scala/nutcore/backend/fu/ALU.scala 188:60]
    node _T_104 = and(right, _T_103) @[src/main/scala/nutcore/backend/fu/ALU.scala 188:33]
    node _T_105 = eq(io.in.bits.func, UInt<7>("h58")) @[src/main/scala/nutcore/backend/fu/ALU.scala 189:42]
    node _T_106 = eq(io.in.bits.func, UInt<7>("h5c")) @[src/main/scala/nutcore/backend/fu/ALU.scala 189:68]
    node _T_107 = or(_T_105, _T_106) @[src/main/scala/nutcore/backend/fu/ALU.scala 189:60]
    node _T_108 = and(wrong, _T_107) @[src/main/scala/nutcore/backend/fu/ALU.scala 189:33]
    node _T_109 = eq(io.in.bits.func, UInt<7>("h5a")) @[src/main/scala/nutcore/backend/fu/ALU.scala 190:41]
    node _T_110 = and(right, _T_109) @[src/main/scala/nutcore/backend/fu/ALU.scala 190:33]
    node _T_111 = eq(io.in.bits.func, UInt<7>("h5a")) @[src/main/scala/nutcore/backend/fu/ALU.scala 191:41]
    node _T_112 = and(wrong, _T_111) @[src/main/scala/nutcore/backend/fu/ALU.scala 191:33]
    node _T_113 = eq(io.in.bits.func, UInt<7>("h5e")) @[src/main/scala/nutcore/backend/fu/ALU.scala 192:41]
    node _T_114 = and(right, _T_113) @[src/main/scala/nutcore/backend/fu/ALU.scala 192:33]
    node _T_115 = eq(io.in.bits.func, UInt<7>("h5e")) @[src/main/scala/nutcore/backend/fu/ALU.scala 193:41]
    node _T_116 = and(wrong, _T_115) @[src/main/scala/nutcore/backend/fu/ALU.scala 193:33]

  module LSExecUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip wdata : UInt<64>, flip instr : UInt<32>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, isMMIO : UInt<1>, dtlbPF : UInt<1>, dtlbAF : UInt<1>, vaddr : UInt<64>, loadAddrMisaligned : UInt<1>, storeAddrMisaligned : UInt<1>, loadAccessFault : UInt<1>, storeAccessFault : UInt<1>} @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 377:14]

    node _io_vaddr_T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire _io_vaddr_WIRE : UInt<64> @[src/main/scala/utils/Hold.scala 23:81]
    _io_vaddr_WIRE <= UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:81]
    reg io_vaddr_r : UInt, clock with :
      reset => (reset, _io_vaddr_WIRE) @[src/main/scala/utils/Hold.scala 23:65]
    when _io_vaddr_T : @[src/main/scala/utils/Hold.scala 23:65]
      io_vaddr_r <= io.in.bits.src1 @[src/main/scala/utils/Hold.scala 23:65]
    node _io_vaddr_T_1 = mux(_io_vaddr_T, io.in.bits.src1, io_vaddr_r) @[src/main/scala/utils/Hold.scala 23:48]
    io.vaddr <= _io_vaddr_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 380:12]
    reg addrLatch : UInt, clock with :
      reset => (UInt<1>("h0"), addrLatch) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 422:26]
    addrLatch <= io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 422:26]
    node _isStore_T = bits(io.in.bits.func, 3, 3) @[src/main/scala/nutcore/backend/fu/LSU.scala 55:39]
    node isStore = and(io.in.valid, _isStore_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 423:23]
    node _partialLoad_T = eq(isStore, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 424:21]
    node _partialLoad_T_1 = neq(io.in.bits.func, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 424:39]
    node partialLoad = and(_partialLoad_T, _partialLoad_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 424:30]
    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 427:22]
    wire dtlbFinish : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:28]
    dtlbFinish <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:28]
    wire dtlbPF : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:24]
    dtlbPF <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:24]
    wire dtlbAF : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 431:24]
    dtlbAF <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 431:24]
    wire dtlbEnable : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 432:28]
    dtlbEnable <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 432:28]
    wire scIsSuccess : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 433:29]
    scIsSuccess <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 433:29]
    node _vaddrPF_T = and(io.in.valid, dtlbEnable) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:23]
    node _vaddrPF_T_1 = bits(io.vaddr, 39, 39) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_2 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_3 = neq(_vaddrPF_T_1, _vaddrPF_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_4 = bits(io.vaddr, 40, 40) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_5 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_6 = neq(_vaddrPF_T_4, _vaddrPF_T_5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_7 = bits(io.vaddr, 41, 41) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_8 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_9 = neq(_vaddrPF_T_7, _vaddrPF_T_8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_10 = bits(io.vaddr, 42, 42) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_11 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_12 = neq(_vaddrPF_T_10, _vaddrPF_T_11) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_13 = bits(io.vaddr, 43, 43) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_14 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_15 = neq(_vaddrPF_T_13, _vaddrPF_T_14) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_16 = bits(io.vaddr, 44, 44) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_17 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_18 = neq(_vaddrPF_T_16, _vaddrPF_T_17) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_19 = bits(io.vaddr, 45, 45) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_20 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_21 = neq(_vaddrPF_T_19, _vaddrPF_T_20) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_22 = bits(io.vaddr, 46, 46) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_23 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_24 = neq(_vaddrPF_T_22, _vaddrPF_T_23) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_25 = bits(io.vaddr, 47, 47) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_26 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_27 = neq(_vaddrPF_T_25, _vaddrPF_T_26) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_28 = bits(io.vaddr, 48, 48) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_29 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_30 = neq(_vaddrPF_T_28, _vaddrPF_T_29) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_31 = bits(io.vaddr, 49, 49) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_32 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_33 = neq(_vaddrPF_T_31, _vaddrPF_T_32) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_34 = bits(io.vaddr, 50, 50) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_35 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_36 = neq(_vaddrPF_T_34, _vaddrPF_T_35) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_37 = bits(io.vaddr, 51, 51) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_38 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_39 = neq(_vaddrPF_T_37, _vaddrPF_T_38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_40 = bits(io.vaddr, 52, 52) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_41 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_42 = neq(_vaddrPF_T_40, _vaddrPF_T_41) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_43 = bits(io.vaddr, 53, 53) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_44 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_45 = neq(_vaddrPF_T_43, _vaddrPF_T_44) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_46 = bits(io.vaddr, 54, 54) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_47 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_48 = neq(_vaddrPF_T_46, _vaddrPF_T_47) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_49 = bits(io.vaddr, 55, 55) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_50 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_51 = neq(_vaddrPF_T_49, _vaddrPF_T_50) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_52 = bits(io.vaddr, 56, 56) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_53 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_54 = neq(_vaddrPF_T_52, _vaddrPF_T_53) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_55 = bits(io.vaddr, 57, 57) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_56 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_57 = neq(_vaddrPF_T_55, _vaddrPF_T_56) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_58 = bits(io.vaddr, 58, 58) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_59 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_60 = neq(_vaddrPF_T_58, _vaddrPF_T_59) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_61 = bits(io.vaddr, 59, 59) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_62 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_63 = neq(_vaddrPF_T_61, _vaddrPF_T_62) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_64 = bits(io.vaddr, 60, 60) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_65 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_66 = neq(_vaddrPF_T_64, _vaddrPF_T_65) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_67 = bits(io.vaddr, 61, 61) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_68 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_69 = neq(_vaddrPF_T_67, _vaddrPF_T_68) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_70 = bits(io.vaddr, 62, 62) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_71 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_72 = neq(_vaddrPF_T_70, _vaddrPF_T_71) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node _vaddrPF_T_73 = bits(io.vaddr, 63, 63) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:75]
    node _vaddrPF_T_74 = bits(io.vaddr, 38, 38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:91]
    node _vaddrPF_T_75 = neq(_vaddrPF_T_73, _vaddrPF_T_74) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:79]
    node vaddrPF_lo_lo_lo_hi = cat(_vaddrPF_T_69, _vaddrPF_T_72) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_lo_lo_lo = cat(vaddrPF_lo_lo_lo_hi, _vaddrPF_T_75) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_lo_lo_hi_hi = cat(_vaddrPF_T_60, _vaddrPF_T_63) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_lo_lo_hi = cat(vaddrPF_lo_lo_hi_hi, _vaddrPF_T_66) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_lo_lo = cat(vaddrPF_lo_lo_hi, vaddrPF_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_lo_hi_lo_hi = cat(_vaddrPF_T_51, _vaddrPF_T_54) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_lo_hi_lo = cat(vaddrPF_lo_hi_lo_hi, _vaddrPF_T_57) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_lo_hi_hi_hi = cat(_vaddrPF_T_42, _vaddrPF_T_45) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_lo_hi_hi = cat(vaddrPF_lo_hi_hi_hi, _vaddrPF_T_48) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_lo_hi = cat(vaddrPF_lo_hi_hi, vaddrPF_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_lo = cat(vaddrPF_lo_hi, vaddrPF_lo_lo) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi_lo_lo_hi = cat(_vaddrPF_T_33, _vaddrPF_T_36) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi_lo_lo = cat(vaddrPF_hi_lo_lo_hi, _vaddrPF_T_39) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi_lo_hi_hi = cat(_vaddrPF_T_24, _vaddrPF_T_27) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi_lo_hi = cat(vaddrPF_hi_lo_hi_hi, _vaddrPF_T_30) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi_lo = cat(vaddrPF_hi_lo_hi, vaddrPF_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi_hi_lo_hi = cat(_vaddrPF_T_15, _vaddrPF_T_18) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi_hi_lo = cat(vaddrPF_hi_hi_lo_hi, _vaddrPF_T_21) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi_hi_hi_lo = cat(_vaddrPF_T_9, _vaddrPF_T_12) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi_hi_hi_hi = cat(_vaddrPF_T_3, _vaddrPF_T_6) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi_hi_hi = cat(vaddrPF_hi_hi_hi_hi, vaddrPF_hi_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi_hi = cat(vaddrPF_hi_hi_hi, vaddrPF_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node vaddrPF_hi = cat(vaddrPF_hi_hi, vaddrPF_hi_lo) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node _vaddrPF_T_76 = cat(vaddrPF_hi, vaddrPF_lo) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:43]
    node _vaddrPF_T_77 = orr(_vaddrPF_T_76) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:98]
    node vaddrPF = and(_vaddrPF_T, _vaddrPF_T_77) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 442:37]
    node _io_dtlbPF_T = or(dtlbPF, vaddrPF) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 443:23]
    io.dtlbPF <= _io_dtlbPF_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 443:13]
    io.dtlbAF <= dtlbAF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 444:13]
    node dtlbHasException = or(dtlbPF, dtlbAF) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 446:33]
    node _T = eq(UInt<2>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 447:18]
    when _T : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 447:18]
      node _T_1 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _T_2 = and(_T_1, dtlbEnable) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 449:29]
      when _T_2 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 449:45]
        state <= UInt<2>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 449:53]
      node _T_3 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _T_4 = eq(dtlbEnable, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 450:32]
      node _T_5 = and(_T_3, _T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 450:29]
      when _T_5 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 450:45]
        state <= UInt<2>("h2") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 450:53]
    else :
      node _T_6 = eq(UInt<2>("h1"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 447:18]
      when _T_6 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 447:18]
        node _T_7 = eq(scIsSuccess, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 454:48]
        node _T_8 = or(dtlbHasException, _T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 454:45]
        node _T_9 = and(dtlbFinish, _T_8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 454:24]
        when _T_9 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 454:63]
          state <= UInt<2>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 454:71]
        node _T_10 = eq(dtlbHasException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 455:27]
        node _T_11 = and(dtlbFinish, _T_10) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 455:24]
        node _T_12 = and(_T_11, scIsSuccess) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 455:45]
        when _T_12 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 455:61]
          state <= UInt<2>("h2") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 455:69]
      else :
        node _T_13 = eq(UInt<2>("h2"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 447:18]
        when _T_13 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 447:18]
          node _T_14 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_14 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 457:48]
            node _state_T = mux(partialLoad, UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 457:62]
            state <= _state_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 457:56]
        else :
          node _T_15 = eq(UInt<2>("h3"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 447:18]
          when _T_15 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 447:18]
            state <= UInt<2>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 458:32]
    node _T_16 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_17 = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 461:85]
    node _T_18 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_19 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_20 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_21 = and(dtlbFinish, dtlbEnable) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 463:20]
    node _T_22 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_23 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node size = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 465:18]
    node reqAddr = bits(io.in.bits.src1, 38, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 466:68]
    node _reqWdata_T = bits(io.wdata, 7, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 399:30]
    node _reqWdata_T_1 = cat(_reqWdata_T, _reqWdata_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 399:22]
    node _reqWdata_T_2 = cat(_reqWdata_T_1, _reqWdata_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 399:22]
    node _reqWdata_T_3 = cat(_reqWdata_T_2, _reqWdata_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 399:22]
    node _reqWdata_T_4 = bits(io.wdata, 15, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 400:30]
    node _reqWdata_T_5 = cat(_reqWdata_T_4, _reqWdata_T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 400:22]
    node _reqWdata_T_6 = cat(_reqWdata_T_5, _reqWdata_T_5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 400:22]
    node _reqWdata_T_7 = bits(io.wdata, 31, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 401:30]
    node _reqWdata_T_8 = cat(_reqWdata_T_7, _reqWdata_T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 401:22]
    node _reqWdata_T_9 = eq(UInt<1>("h0"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_10 = eq(UInt<1>("h1"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_11 = eq(UInt<2>("h2"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_12 = eq(UInt<2>("h3"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_13 = mux(_reqWdata_T_9, _reqWdata_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_14 = mux(_reqWdata_T_10, _reqWdata_T_6, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_15 = mux(_reqWdata_T_11, _reqWdata_T_8, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_16 = mux(_reqWdata_T_12, io.wdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_17 = or(_reqWdata_T_13, _reqWdata_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_18 = or(_reqWdata_T_17, _reqWdata_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_19 = or(_reqWdata_T_18, _reqWdata_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire reqWdata : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    reqWdata <= _reqWdata_T_19 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T = eq(UInt<1>("h0"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_1 = eq(UInt<1>("h1"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_2 = eq(UInt<2>("h2"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_3 = eq(UInt<2>("h3"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_4 = mux(_reqWmask_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_5 = mux(_reqWmask_T_1, UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_6 = mux(_reqWmask_T_2, UInt<4>("hf"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_7 = mux(_reqWmask_T_3, UInt<8>("hff"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_8 = or(_reqWmask_T_4, _reqWmask_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_9 = or(_reqWmask_T_8, _reqWmask_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_10 = or(_reqWmask_T_9, _reqWmask_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _reqWmask_WIRE : UInt<8> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _reqWmask_WIRE <= _reqWmask_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_11 = bits(io.in.bits.src1, 2, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 395:15]
    node reqWmask = dshl(_reqWmask_WIRE, _reqWmask_T_11) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 395:8]
    node x14 = mux(isStore, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 474:14]
    io.dmem.req.bits.addr <= reqAddr @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io.dmem.req.bits.cmd <= x14 @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io.dmem.req.bits.size <= size @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io.dmem.req.bits.wdata <= reqWdata @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io.dmem.req.bits.wmask <= reqWmask @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node _hasException_T = or(io.loadAccessFault, io.storeAccessFault) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 476:41]
    node hasException = or(_hasException_T, vaddrPF) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 476:64]
    node _io_dmem_req_valid_T = eq(state, UInt<2>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 477:37]
    node _io_dmem_req_valid_T_1 = and(io.in.valid, _io_dmem_req_valid_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 477:27]
    node _io_dmem_req_valid_T_2 = eq(hasException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 477:52]
    node _io_dmem_req_valid_T_3 = and(_io_dmem_req_valid_T_1, _io_dmem_req_valid_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 477:49]
    io.dmem.req.valid <= _io_dmem_req_valid_T_3 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 477:18]
    io.dmem.resp.ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 478:19]
    node _io_out_valid_T = neq(state, UInt<2>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 480:49]
    node _io_out_valid_T_1 = and(dtlbHasException, _io_out_valid_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 480:40]
    node _io_out_valid_T_2 = or(_io_out_valid_T_1, hasException) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 480:60]
    node _io_out_valid_T_3 = eq(state, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 483:13]
    node _io_out_valid_T_4 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_out_valid_T_5 = eq(state, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 484:32]
    node _io_out_valid_T_6 = and(_io_out_valid_T_4, _io_out_valid_T_5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 484:22]
    node _io_out_valid_T_7 = mux(partialLoad, _io_out_valid_T_3, _io_out_valid_T_6) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 482:8]
    node _io_out_valid_T_8 = mux(_io_out_valid_T_2, UInt<1>("h1"), _io_out_valid_T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 480:22]
    io.out.valid <= _io_out_valid_T_8 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 480:16]
    node _io_in_ready_T = eq(state, UInt<2>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 487:25]
    node _io_in_ready_T_1 = or(_io_in_ready_T, dtlbHasException) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 487:37]
    io.in.ready <= _io_in_ready_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 487:15]
    node _T_24 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_25 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg rdataLatch : UInt, clock with :
      reset => (UInt<1>("h0"), rdataLatch) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 492:27]
    rdataLatch <= io.dmem.resp.bits.rdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 492:27]
    node _rdataSel64_T = bits(addrLatch, 2, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 493:40]
    node _rdataSel64_T_1 = bits(rdataLatch, 63, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 494:27]
    node _rdataSel64_T_2 = bits(rdataLatch, 63, 8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 495:27]
    node _rdataSel64_T_3 = bits(rdataLatch, 63, 16) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 496:27]
    node _rdataSel64_T_4 = bits(rdataLatch, 63, 24) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 497:27]
    node _rdataSel64_T_5 = bits(rdataLatch, 63, 32) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 498:27]
    node _rdataSel64_T_6 = bits(rdataLatch, 63, 40) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 499:27]
    node _rdataSel64_T_7 = bits(rdataLatch, 63, 48) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 500:27]
    node _rdataSel64_T_8 = bits(rdataLatch, 63, 56) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 501:27]
    node _rdataSel64_T_9 = eq(UInt<1>("h0"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_10 = eq(UInt<1>("h1"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_11 = eq(UInt<2>("h2"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_12 = eq(UInt<2>("h3"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_13 = eq(UInt<3>("h4"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_14 = eq(UInt<3>("h5"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_15 = eq(UInt<3>("h6"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_16 = eq(UInt<3>("h7"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_17 = mux(_rdataSel64_T_9, _rdataSel64_T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_18 = mux(_rdataSel64_T_10, _rdataSel64_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_19 = mux(_rdataSel64_T_11, _rdataSel64_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_20 = mux(_rdataSel64_T_12, _rdataSel64_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_21 = mux(_rdataSel64_T_13, _rdataSel64_T_5, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_22 = mux(_rdataSel64_T_14, _rdataSel64_T_6, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_23 = mux(_rdataSel64_T_15, _rdataSel64_T_7, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_24 = mux(_rdataSel64_T_16, _rdataSel64_T_8, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_25 = or(_rdataSel64_T_17, _rdataSel64_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_26 = or(_rdataSel64_T_25, _rdataSel64_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_27 = or(_rdataSel64_T_26, _rdataSel64_T_20) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_28 = or(_rdataSel64_T_27, _rdataSel64_T_21) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_29 = or(_rdataSel64_T_28, _rdataSel64_T_22) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_30 = or(_rdataSel64_T_29, _rdataSel64_T_23) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_31 = or(_rdataSel64_T_30, _rdataSel64_T_24) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rdataSel64 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    rdataSel64 <= _rdataSel64_T_31 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T = bits(addrLatch, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 503:40]
    node _rdataSel32_T_1 = bits(rdataLatch, 31, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 504:26]
    node _rdataSel32_T_2 = bits(rdataLatch, 31, 8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 505:26]
    node _rdataSel32_T_3 = bits(rdataLatch, 31, 16) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 506:26]
    node _rdataSel32_T_4 = bits(rdataLatch, 31, 24) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 507:26]
    node _rdataSel32_T_5 = eq(UInt<1>("h0"), _rdataSel32_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel32_T_6 = eq(UInt<1>("h1"), _rdataSel32_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel32_T_7 = eq(UInt<2>("h2"), _rdataSel32_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel32_T_8 = eq(UInt<2>("h3"), _rdataSel32_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel32_T_9 = mux(_rdataSel32_T_5, _rdataSel32_T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_10 = mux(_rdataSel32_T_6, _rdataSel32_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_11 = mux(_rdataSel32_T_7, _rdataSel32_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_12 = mux(_rdataSel32_T_8, _rdataSel32_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_13 = or(_rdataSel32_T_9, _rdataSel32_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_14 = or(_rdataSel32_T_13, _rdataSel32_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel32_T_15 = or(_rdataSel32_T_14, _rdataSel32_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rdataSel32 : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    rdataSel32 <= _rdataSel32_T_15 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T = bits(rdataSel64, 7, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 511:41]
    node rdataPartialLoad_signBit = bits(_rdataPartialLoad_T, 7, 7) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _rdataPartialLoad_T_1 = mux(rdataPartialLoad_signBit, UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_2 = cat(_rdataPartialLoad_T_1, _rdataPartialLoad_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _rdataPartialLoad_T_3 = bits(rdataSel64, 15, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 512:41]
    node rdataPartialLoad_signBit_1 = bits(_rdataPartialLoad_T_3, 15, 15) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _rdataPartialLoad_T_4 = mux(rdataPartialLoad_signBit_1, UInt<48>("hffffffffffff"), UInt<48>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_5 = cat(_rdataPartialLoad_T_4, _rdataPartialLoad_T_3) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _rdataPartialLoad_T_6 = bits(rdataSel64, 31, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 513:41]
    node rdataPartialLoad_signBit_2 = bits(_rdataPartialLoad_T_6, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _rdataPartialLoad_T_7 = mux(rdataPartialLoad_signBit_2, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_8 = cat(_rdataPartialLoad_T_7, _rdataPartialLoad_T_6) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _rdataPartialLoad_T_9 = bits(rdataSel64, 7, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 514:41]
    node _rdataPartialLoad_T_10 = cat(UInt<56>("h0"), _rdataPartialLoad_T_9) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _rdataPartialLoad_T_11 = bits(rdataSel64, 15, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 515:41]
    node _rdataPartialLoad_T_12 = cat(UInt<48>("h0"), _rdataPartialLoad_T_11) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _rdataPartialLoad_T_13 = bits(rdataSel64, 31, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 516:41]
    node _rdataPartialLoad_T_14 = cat(UInt<32>("h0"), _rdataPartialLoad_T_13) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _rdataPartialLoad_T_15 = eq(UInt<1>("h0"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_16 = eq(UInt<1>("h1"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_17 = eq(UInt<2>("h2"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_18 = eq(UInt<3>("h4"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_19 = eq(UInt<3>("h5"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_20 = eq(UInt<3>("h6"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_21 = mux(_rdataPartialLoad_T_15, _rdataPartialLoad_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_22 = mux(_rdataPartialLoad_T_16, _rdataPartialLoad_T_5, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_23 = mux(_rdataPartialLoad_T_17, _rdataPartialLoad_T_8, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_24 = mux(_rdataPartialLoad_T_18, _rdataPartialLoad_T_10, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_25 = mux(_rdataPartialLoad_T_19, _rdataPartialLoad_T_12, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_26 = mux(_rdataPartialLoad_T_20, _rdataPartialLoad_T_14, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_27 = or(_rdataPartialLoad_T_21, _rdataPartialLoad_T_22) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_28 = or(_rdataPartialLoad_T_27, _rdataPartialLoad_T_23) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_29 = or(_rdataPartialLoad_T_28, _rdataPartialLoad_T_24) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_30 = or(_rdataPartialLoad_T_29, _rdataPartialLoad_T_25) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_31 = or(_rdataPartialLoad_T_30, _rdataPartialLoad_T_26) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire rdataPartialLoad : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    rdataPartialLoad <= _rdataPartialLoad_T_31 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_T = bits(io.dmem.resp.bits.rdata, 63, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 520:58]
    node _io_out_bits_T_1 = mux(partialLoad, rdataPartialLoad, _io_out_bits_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 520:21]
    io.out.bits <= _io_out_bits_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 520:15]
    io.isMMIO is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 522:13]
    wire isAMO : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 524:23]
    isAMO <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 524:23]
    io.loadAddrMisaligned is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 527:25]
    io.storeAddrMisaligned is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 528:26]
    wire vmEnable : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 529:26]
    vmEnable <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 529:26]
    node _io_loadAccessFault_T = eq(vmEnable, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 531:35]
    node _io_loadAccessFault_T_1 = and(io.in.valid, _io_loadAccessFault_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 531:32]
    node _io_loadAccessFault_T_2 = or(isStore, isAMO) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 531:58]
    node _io_loadAccessFault_T_3 = eq(_io_loadAccessFault_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 531:48]
    node _io_loadAccessFault_T_4 = and(_io_loadAccessFault_T_1, _io_loadAccessFault_T_3) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 531:45]
    node _io_loadAccessFault_T_5 = geq(io.in.bits.src1, UInt<30>("h38000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_loadAccessFault_T_6 = lt(io.in.bits.src1, UInt<30>("h38010000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_loadAccessFault_T_7 = and(_io_loadAccessFault_T_5, _io_loadAccessFault_T_6) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_loadAccessFault_T_8 = geq(io.in.bits.src1, UInt<30>("h3c000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_loadAccessFault_T_9 = lt(io.in.bits.src1, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_loadAccessFault_T_10 = and(_io_loadAccessFault_T_8, _io_loadAccessFault_T_9) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_loadAccessFault_T_11 = geq(io.in.bits.src1, UInt<31>("h40600000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_loadAccessFault_T_12 = lt(io.in.bits.src1, UInt<31>("h40600010")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_loadAccessFault_T_13 = and(_io_loadAccessFault_T_11, _io_loadAccessFault_T_12) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_loadAccessFault_T_14 = geq(io.in.bits.src1, UInt<31>("h50000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_loadAccessFault_T_15 = lt(io.in.bits.src1, UInt<31>("h50400000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_loadAccessFault_T_16 = and(_io_loadAccessFault_T_14, _io_loadAccessFault_T_15) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_loadAccessFault_T_17 = geq(io.in.bits.src1, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_loadAccessFault_T_18 = lt(io.in.bits.src1, UInt<31>("h40001008")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_loadAccessFault_T_19 = and(_io_loadAccessFault_T_17, _io_loadAccessFault_T_18) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_loadAccessFault_T_20 = geq(io.in.bits.src1, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_loadAccessFault_T_21 = lt(io.in.bits.src1, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_loadAccessFault_T_22 = and(_io_loadAccessFault_T_20, _io_loadAccessFault_T_21) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_loadAccessFault_T_23 = geq(io.in.bits.src1, UInt<31>("h40002000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_loadAccessFault_T_24 = lt(io.in.bits.src1, UInt<31>("h40003000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_loadAccessFault_T_25 = and(_io_loadAccessFault_T_23, _io_loadAccessFault_T_24) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_loadAccessFault_T_26 = geq(io.in.bits.src1, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_loadAccessFault_T_27 = lt(io.in.bits.src1, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_loadAccessFault_T_28 = and(_io_loadAccessFault_T_26, _io_loadAccessFault_T_27) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _io_loadAccessFault_WIRE : UInt<1>[8] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_loadAccessFault_WIRE[0] <= _io_loadAccessFault_T_7 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_loadAccessFault_WIRE[1] <= _io_loadAccessFault_T_10 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_loadAccessFault_WIRE[2] <= _io_loadAccessFault_T_13 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_loadAccessFault_WIRE[3] <= _io_loadAccessFault_T_16 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_loadAccessFault_WIRE[4] <= _io_loadAccessFault_T_19 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_loadAccessFault_WIRE[5] <= _io_loadAccessFault_T_22 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_loadAccessFault_WIRE[6] <= _io_loadAccessFault_T_25 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_loadAccessFault_WIRE[7] <= _io_loadAccessFault_T_28 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node io_loadAccessFault_lo_lo = cat(_io_loadAccessFault_WIRE[1], _io_loadAccessFault_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node io_loadAccessFault_lo_hi = cat(_io_loadAccessFault_WIRE[3], _io_loadAccessFault_WIRE[2]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node io_loadAccessFault_lo = cat(io_loadAccessFault_lo_hi, io_loadAccessFault_lo_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node io_loadAccessFault_hi_lo = cat(_io_loadAccessFault_WIRE[5], _io_loadAccessFault_WIRE[4]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node io_loadAccessFault_hi_hi = cat(_io_loadAccessFault_WIRE[7], _io_loadAccessFault_WIRE[6]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node io_loadAccessFault_hi = cat(io_loadAccessFault_hi_hi, io_loadAccessFault_hi_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _io_loadAccessFault_T_29 = cat(io_loadAccessFault_hi, io_loadAccessFault_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _io_loadAccessFault_T_30 = orr(_io_loadAccessFault_T_29) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _io_loadAccessFault_T_31 = eq(_io_loadAccessFault_T_30, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 531:71]
    node _io_loadAccessFault_T_32 = and(_io_loadAccessFault_T_4, _io_loadAccessFault_T_31) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 531:68]
    io.loadAccessFault <= _io_loadAccessFault_T_32 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 531:23]
    node _io_storeAccessFault_T = eq(vmEnable, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 532:35]
    node _io_storeAccessFault_T_1 = and(io.in.valid, _io_storeAccessFault_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 532:32]
    node _io_storeAccessFault_T_2 = geq(io.in.bits.src1, UInt<30>("h38000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_storeAccessFault_T_3 = lt(io.in.bits.src1, UInt<30>("h38010000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_storeAccessFault_T_4 = and(_io_storeAccessFault_T_2, _io_storeAccessFault_T_3) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_storeAccessFault_T_5 = geq(io.in.bits.src1, UInt<30>("h3c000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_storeAccessFault_T_6 = lt(io.in.bits.src1, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_storeAccessFault_T_7 = and(_io_storeAccessFault_T_5, _io_storeAccessFault_T_6) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_storeAccessFault_T_8 = geq(io.in.bits.src1, UInt<31>("h40600000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_storeAccessFault_T_9 = lt(io.in.bits.src1, UInt<31>("h40600010")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_storeAccessFault_T_10 = and(_io_storeAccessFault_T_8, _io_storeAccessFault_T_9) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_storeAccessFault_T_11 = geq(io.in.bits.src1, UInt<31>("h50000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_storeAccessFault_T_12 = lt(io.in.bits.src1, UInt<31>("h50400000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_storeAccessFault_T_13 = and(_io_storeAccessFault_T_11, _io_storeAccessFault_T_12) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_storeAccessFault_T_14 = geq(io.in.bits.src1, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_storeAccessFault_T_15 = lt(io.in.bits.src1, UInt<31>("h40001008")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_storeAccessFault_T_16 = and(_io_storeAccessFault_T_14, _io_storeAccessFault_T_15) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_storeAccessFault_T_17 = geq(io.in.bits.src1, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_storeAccessFault_T_18 = lt(io.in.bits.src1, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_storeAccessFault_T_19 = and(_io_storeAccessFault_T_17, _io_storeAccessFault_T_18) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_storeAccessFault_T_20 = geq(io.in.bits.src1, UInt<31>("h40002000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_storeAccessFault_T_21 = lt(io.in.bits.src1, UInt<31>("h40003000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_storeAccessFault_T_22 = and(_io_storeAccessFault_T_20, _io_storeAccessFault_T_21) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _io_storeAccessFault_T_23 = geq(io.in.bits.src1, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_storeAccessFault_T_24 = lt(io.in.bits.src1, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_storeAccessFault_T_25 = and(_io_storeAccessFault_T_23, _io_storeAccessFault_T_24) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _io_storeAccessFault_WIRE : UInt<1>[8] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_storeAccessFault_WIRE[0] <= _io_storeAccessFault_T_4 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_storeAccessFault_WIRE[1] <= _io_storeAccessFault_T_7 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_storeAccessFault_WIRE[2] <= _io_storeAccessFault_T_10 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_storeAccessFault_WIRE[3] <= _io_storeAccessFault_T_13 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_storeAccessFault_WIRE[4] <= _io_storeAccessFault_T_16 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_storeAccessFault_WIRE[5] <= _io_storeAccessFault_T_19 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_storeAccessFault_WIRE[6] <= _io_storeAccessFault_T_22 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_storeAccessFault_WIRE[7] <= _io_storeAccessFault_T_25 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node io_storeAccessFault_lo_lo = cat(_io_storeAccessFault_WIRE[1], _io_storeAccessFault_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node io_storeAccessFault_lo_hi = cat(_io_storeAccessFault_WIRE[3], _io_storeAccessFault_WIRE[2]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node io_storeAccessFault_lo = cat(io_storeAccessFault_lo_hi, io_storeAccessFault_lo_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node io_storeAccessFault_hi_lo = cat(_io_storeAccessFault_WIRE[5], _io_storeAccessFault_WIRE[4]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node io_storeAccessFault_hi_hi = cat(_io_storeAccessFault_WIRE[7], _io_storeAccessFault_WIRE[6]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node io_storeAccessFault_hi = cat(io_storeAccessFault_hi_hi, io_storeAccessFault_hi_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _io_storeAccessFault_T_26 = cat(io_storeAccessFault_hi, io_storeAccessFault_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _io_storeAccessFault_T_27 = orr(_io_storeAccessFault_T_26) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _io_storeAccessFault_T_28 = eq(_io_storeAccessFault_T_27, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 532:61]
    node _io_storeAccessFault_T_29 = and(isStore, _io_storeAccessFault_T_28) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 532:58]
    node _io_storeAccessFault_T_30 = geq(io.in.bits.src1, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _io_storeAccessFault_T_31 = lt(io.in.bits.src1, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _io_storeAccessFault_T_32 = and(_io_storeAccessFault_T_30, _io_storeAccessFault_T_31) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _io_storeAccessFault_WIRE_1 : UInt<1>[1] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _io_storeAccessFault_WIRE_1[0] <= _io_storeAccessFault_T_32 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node _io_storeAccessFault_T_33 = orr(_io_storeAccessFault_WIRE_1[0]) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _io_storeAccessFault_T_34 = eq(_io_storeAccessFault_T_33, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 532:99]
    node _io_storeAccessFault_T_35 = and(isAMO, _io_storeAccessFault_T_34) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 532:96]
    node _io_storeAccessFault_T_36 = or(_io_storeAccessFault_T_29, _io_storeAccessFault_T_35) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 532:86]
    node _io_storeAccessFault_T_37 = and(_io_storeAccessFault_T_1, _io_storeAccessFault_T_36) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 532:45]
    io.storeAccessFault <= _io_storeAccessFault_T_37 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 532:23]
    node _T_26 = bits(io.dmem.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_28 = bits(io.dmem.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_29 = eq(_T_28, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_30 = and(_T_27, _T_29) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_31 = and(io.dmem.req.valid, _T_30) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:29]
    node _T_32 = and(io.dmem.req.ready, io.dmem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_33 = and(_T_31, _T_32) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 534:39]
    node _T_34 = bits(io.dmem.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_35 = eq(_T_34, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_36 = bits(io.dmem.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_37 = eq(_T_36, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_38 = and(_T_35, _T_37) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_39 = and(io.dmem.req.valid, _T_38) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:29]
    node _T_40 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _T_39 : @[src/main/scala/utils/StopWatch.scala 30:20]
      r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when _T_40 : @[src/main/scala/utils/StopWatch.scala 31:19]
      r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _T_41 = bits(io.dmem.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_42 = and(io.dmem.req.valid, _T_41) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _T_43 = and(io.dmem.resp.ready, io.dmem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg r_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _T_42 : @[src/main/scala/utils/StopWatch.scala 30:20]
      r_1 <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when _T_43 : @[src/main/scala/utils/StopWatch.scala 31:19]
      r_1 <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]


  module AtomALU :
    input clock : Clock
    input reset : Reset
    output io : { flip src1 : UInt<64>, flip src2 : UInt<64>, flip func : UInt<7>, flip isWordOp : UInt<1>, result : UInt<64>} @[src/main/scala/nutcore/backend/fu/LSU.scala 173:14]

    node _src1_T = bits(io.src1, 31, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 183:46]
    node src1_signBit = bits(_src1_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _src1_T_1 = mux(src1_signBit, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _src1_T_2 = cat(_src1_T_1, _src1_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node src1 = mux(io.isWordOp, _src1_T_2, io.src1) @[src/main/scala/nutcore/backend/fu/LSU.scala 183:17]
    node _src2_T = bits(io.src2, 31, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 184:46]
    node src2_signBit = bits(_src2_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _src2_T_1 = mux(src2_signBit, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _src2_T_2 = cat(_src2_T_1, _src2_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node src2 = mux(io.isWordOp, _src2_T_2, io.src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 184:17]
    node _isAdderSub_T = bits(io.func, 6, 6) @[src/main/scala/nutcore/backend/fu/LSU.scala 53:31]
    node isAdderSub = eq(_isAdderSub_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 186:20]
    node _adderRes_T = mux(isAdderSub, UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 187:39]
    node _adderRes_T_1 = xor(src2, _adderRes_T) @[src/main/scala/nutcore/backend/fu/LSU.scala 187:33]
    node _adderRes_T_2 = add(src1, _adderRes_T_1) @[src/main/scala/nutcore/backend/fu/LSU.scala 187:24]
    node _adderRes_T_3 = add(_adderRes_T_2, isAdderSub) @[src/main/scala/nutcore/backend/fu/LSU.scala 187:60]
    node adderRes = tail(_adderRes_T_3, 1) @[src/main/scala/nutcore/backend/fu/LSU.scala 187:60]
    node xorRes = xor(src1, src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 188:21]
    node _sltu_T = bits(adderRes, 64, 64) @[src/main/scala/nutcore/backend/fu/LSU.scala 189:23]
    node sltu = eq(_sltu_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 189:14]
    node _slt_T = bits(xorRes, 63, 63) @[src/main/scala/nutcore/backend/fu/LSU.scala 190:19]
    node slt = xor(_slt_T, sltu) @[src/main/scala/nutcore/backend/fu/LSU.scala 190:28]
    node _res_T = bits(io.func, 5, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 192:35]
    node _res_T_1 = and(src1, src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 196:32]
    node _res_T_2 = or(src1, src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 197:32]
    node _res_T_3 = bits(slt, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 198:33]
    node _res_T_4 = mux(_res_T_3, src1, src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 198:29]
    node _res_T_5 = bits(slt, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 199:33]
    node _res_T_6 = mux(_res_T_5, src2, src1) @[src/main/scala/nutcore/backend/fu/LSU.scala 199:29]
    node _res_T_7 = bits(sltu, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 200:34]
    node _res_T_8 = mux(_res_T_7, src1, src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 200:29]
    node _res_T_9 = bits(sltu, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 201:34]
    node _res_T_10 = mux(_res_T_9, src2, src1) @[src/main/scala/nutcore/backend/fu/LSU.scala 201:29]
    node _res_T_11 = eq(UInt<6>("h22"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_12 = mux(_res_T_11, src2, adderRes) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_13 = eq(UInt<6>("h24"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_14 = mux(_res_T_13, xorRes, _res_T_12) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_15 = eq(UInt<6>("h25"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_16 = mux(_res_T_15, _res_T_1, _res_T_14) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_17 = eq(UInt<6>("h26"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_18 = mux(_res_T_17, _res_T_2, _res_T_16) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_19 = eq(UInt<6>("h37"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_20 = mux(_res_T_19, _res_T_4, _res_T_18) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_21 = eq(UInt<6>("h30"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_22 = mux(_res_T_21, _res_T_6, _res_T_20) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_23 = eq(UInt<6>("h31"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_24 = mux(_res_T_23, _res_T_8, _res_T_22) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_25 = eq(UInt<6>("h32"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node res = mux(_res_T_25, _res_T_10, _res_T_24) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    io.result <= res @[src/main/scala/nutcore/backend/fu/LSU.scala 204:13]

  module UnpipelinedLSU :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip wdata : UInt<64>, flip instr : UInt<32>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, isMMIO : UInt<1>, dtlbPF : UInt<1>, dtlbAF : UInt<1>, vaddr : UInt<64>, loadAddrMisaligned : UInt<1>, storeAddrMisaligned : UInt<1>, loadAccessFault : UInt<1>, storeAccessFault : UInt<1>} @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 45:14]

    node isAtomic = bits(io.in.bits.func, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node _isAmo_T = bits(io.in.bits.func, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node _isAmo_T_1 = eq(io.in.bits.func, UInt<6>("h20")) @[src/main/scala/nutcore/backend/fu/LSU.scala 57:37]
    node _isAmo_T_2 = eq(_isAmo_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:49]
    node _isAmo_T_3 = and(_isAmo_T, _isAmo_T_2) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:46]
    node _isAmo_T_4 = eq(io.in.bits.func, UInt<6>("h21")) @[src/main/scala/nutcore/backend/fu/LSU.scala 58:37]
    node _isAmo_T_5 = eq(_isAmo_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:64]
    node isAmo = and(_isAmo_T_3, _isAmo_T_5) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:61]
    node isLr = eq(io.in.bits.func, UInt<6>("h20")) @[src/main/scala/nutcore/backend/fu/LSU.scala 57:37]
    node isSc = eq(io.in.bits.func, UInt<6>("h21")) @[src/main/scala/nutcore/backend/fu/LSU.scala 58:37]
    node _in_vaddr_T = add(io.in.bits.src1, io.in.bits.src2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 62:43]
    node _in_vaddr_T_1 = tail(_in_vaddr_T, 1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 62:43]
    node in_vaddr = mux(isAtomic, io.in.bits.src1, _in_vaddr_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 62:21]
    node _in_func_T = bits(io.instr, 12, 12) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 66:43]
    node _in_func_T_1 = mux(_in_func_T, UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 66:34]
    node _in_func_T_2 = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 66:72]
    node in_func = mux(isAtomic, _in_func_T_1, _in_func_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 66:20]
    node _addrAligned_T = bits(in_vaddr, 0, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 69:25]
    node _addrAligned_T_1 = eq(_addrAligned_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 69:29]
    node _addrAligned_T_2 = bits(in_vaddr, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 70:25]
    node _addrAligned_T_3 = eq(_addrAligned_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 70:32]
    node _addrAligned_T_4 = bits(in_vaddr, 2, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 71:25]
    node _addrAligned_T_5 = eq(_addrAligned_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 71:32]
    node _addrAligned_T_6 = eq(UInt<1>("h0"), in_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_7 = eq(UInt<1>("h1"), in_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_8 = eq(UInt<2>("h2"), in_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_9 = eq(UInt<2>("h3"), in_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_10 = mux(_addrAligned_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_11 = mux(_addrAligned_T_7, _addrAligned_T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_12 = mux(_addrAligned_T_8, _addrAligned_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_13 = mux(_addrAligned_T_9, _addrAligned_T_5, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_14 = or(_addrAligned_T_10, _addrAligned_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_15 = or(_addrAligned_T_14, _addrAligned_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_16 = or(_addrAligned_T_15, _addrAligned_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire addrAligned : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    addrAligned <= _addrAligned_T_16 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hasAddrMisaligned_T = eq(addrAligned, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 73:39]
    node hasAddrMisaligned = and(io.in.valid, _hasAddrMisaligned_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 73:36]
    node _io_loadAddrMisaligned_T = bits(io.in.bits.func, 3, 3) @[src/main/scala/nutcore/backend/fu/LSU.scala 55:39]
    node _io_loadAddrMisaligned_T_1 = eq(_io_loadAddrMisaligned_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 56:34]
    node _io_loadAddrMisaligned_T_2 = bits(io.in.bits.func, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node _io_loadAddrMisaligned_T_3 = eq(_io_loadAddrMisaligned_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 56:51]
    node _io_loadAddrMisaligned_T_4 = and(_io_loadAddrMisaligned_T_1, _io_loadAddrMisaligned_T_3) @[src/main/scala/nutcore/backend/fu/LSU.scala 56:49]
    node _io_loadAddrMisaligned_T_5 = or(_io_loadAddrMisaligned_T_4, isLr) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 74:73]
    node _io_loadAddrMisaligned_T_6 = and(hasAddrMisaligned, _io_loadAddrMisaligned_T_5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 74:46]
    io.loadAddrMisaligned <= _io_loadAddrMisaligned_T_6 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 74:25]
    node _io_storeAddrMisaligned_T = bits(io.in.bits.func, 3, 3) @[src/main/scala/nutcore/backend/fu/LSU.scala 55:39]
    node _io_storeAddrMisaligned_T_1 = or(_io_storeAddrMisaligned_T, isAmo) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 75:75]
    node _io_storeAddrMisaligned_T_2 = or(_io_storeAddrMisaligned_T_1, isSc) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 75:84]
    node _io_storeAddrMisaligned_T_3 = and(hasAddrMisaligned, _io_storeAddrMisaligned_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 75:47]
    io.storeAddrMisaligned <= _io_storeAddrMisaligned_T_3 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 75:26]
    wire dtlbFinish : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 78:28]
    dtlbFinish <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 78:28]
    wire dtlbEnable : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 79:28]
    dtlbEnable <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 79:28]
    node _hasScAccessFault_T = and(io.in.valid, isSc) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 84:35]
    node _hasScAccessFault_T_1 = eq(dtlbEnable, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 84:46]
    node _hasScAccessFault_T_2 = and(_hasScAccessFault_T, _hasScAccessFault_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 84:43]
    node _hasScAccessFault_T_3 = geq(in_vaddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _hasScAccessFault_T_4 = lt(in_vaddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _hasScAccessFault_T_5 = and(_hasScAccessFault_T_3, _hasScAccessFault_T_4) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _hasScAccessFault_WIRE : UInt<1>[1] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _hasScAccessFault_WIRE[0] <= _hasScAccessFault_T_5 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node _hasScAccessFault_T_6 = orr(_hasScAccessFault_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _hasScAccessFault_T_7 = eq(_hasScAccessFault_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 84:61]
    node hasScAccessFault = and(_hasScAccessFault_T_2, _hasScAccessFault_T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 84:58]
    node _valid_T = and(io.in.valid, addrAligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 86:24]
    node _valid_T_1 = eq(hasScAccessFault, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 86:42]
    node valid = and(_valid_T, _valid_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 86:39]
    inst lsExecUnit of LSExecUnit @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 88:26]
    lsExecUnit.clock <= clock
    lsExecUnit.reset <= reset
    lsExecUnit.io.instr is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 89:23]
    node _io_vaddr_T = or(io.loadAddrMisaligned, io.storeAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 90:41]
    node _io_vaddr_T_1 = or(_io_vaddr_T, hasScAccessFault) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 90:67]
    node _io_vaddr_T_2 = or(hasAddrMisaligned, hasScAccessFault) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 91:44]
    wire _io_vaddr_WIRE : UInt<64> @[src/main/scala/utils/Hold.scala 23:81]
    _io_vaddr_WIRE <= UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:81]
    reg io_vaddr_r : UInt, clock with :
      reset => (reset, _io_vaddr_WIRE) @[src/main/scala/utils/Hold.scala 23:65]
    when _io_vaddr_T_2 : @[src/main/scala/utils/Hold.scala 23:65]
      io_vaddr_r <= in_vaddr @[src/main/scala/utils/Hold.scala 23:65]
    node _io_vaddr_T_3 = mux(_io_vaddr_T_2, in_vaddr, io_vaddr_r) @[src/main/scala/utils/Hold.scala 23:48]
    node _io_vaddr_T_4 = mux(_io_vaddr_T_1, _io_vaddr_T_3, lsExecUnit.io.vaddr) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 90:18]
    io.vaddr <= _io_vaddr_T_4 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 90:12]
    io.dtlbPF <= lsExecUnit.io.dtlbPF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 94:13]
    io.dtlbAF <= lsExecUnit.io.dtlbAF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 95:13]
    node atomReq = and(valid, isAtomic) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 97:23]
    node amoReq = and(valid, isAmo) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 98:22]
    node lrReq = and(valid, isLr) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 99:21]
    node scReq = and(valid, isSc) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 100:21]
    node aq = bits(io.instr, 26, 26) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 106:20]
    node rl = bits(io.instr, 25, 25) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 107:20]
    node funct3 = bits(io.instr, 14, 12) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 108:24]
    node _atomWidthW_T = bits(funct3, 0, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 110:27]
    node atomWidthW = eq(_atomWidthW_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 110:20]
    node atomWidthD = bits(funct3, 0, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 111:26]
    wire setLr : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 114:19]
    wire setLrVal : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 115:22]
    wire setLrAddr : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 116:23]
    wire lr : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 117:20]
    lr <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 117:20]
    wire lrAddr : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 118:24]
    lrAddr is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 118:24]
    node _scInvalid_T = neq(io.in.bits.src1, lrAddr) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 126:34]
    node _scInvalid_T_1 = eq(lr, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 126:48]
    node _scInvalid_T_2 = or(_scInvalid_T, _scInvalid_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 126:45]
    node _scInvalid_T_3 = and(scReq, _scInvalid_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 126:25]
    node _scInvalid_T_4 = eq(dtlbEnable, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 126:56]
    node scInvalid = and(_scInvalid_T_3, _scInvalid_T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 126:53]
    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 132:22]
    reg atomMemReg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), atomMemReg) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 133:23]
    reg atomRegReg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), atomRegReg) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 134:23]
    inst atomALU of AtomALU @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 135:23]
    atomALU.clock <= clock
    atomALU.reset <= reset
    atomALU.io.src1 <= atomMemReg @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 136:19]
    atomALU.io.src2 <= io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 137:19]
    atomALU.io.func <= io.in.bits.func @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 138:19]
    atomALU.io.isWordOp <= atomWidthW @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 139:23]
    wire scInflight : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 142:24]
    node _scInflight_T = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 143:23]
    scInflight <= _scInflight_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 143:14]
    lsExecUnit.io.in.valid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 160:30]
    lsExecUnit.io.out.ready is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 161:30]
    lsExecUnit.io.in.bits.src1 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 162:30]
    lsExecUnit.io.in.bits.src2 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 163:30]
    lsExecUnit.io.in.bits.func is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 164:30]
    lsExecUnit.io.wdata is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 165:30]
    io.out.valid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 166:30]
    io.in.ready <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:30]
    wire scIsSuccess : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 169:29]
    scIsSuccess <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 169:29]
    node _T = eq(UInt<3>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
    when _T : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
      lsExecUnit.io.in.valid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 173:34]
      lsExecUnit.io.out.ready is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 174:34]
      lsExecUnit.io.in.bits.src1 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 175:34]
      lsExecUnit.io.in.bits.src2 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 176:34]
      lsExecUnit.io.in.bits.func is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 177:34]
      lsExecUnit.io.wdata is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 178:34]
      node _io_in_ready_T = or(UInt<1>("h0"), scInvalid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 179:45]
      io.in.ready <= _io_in_ready_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 179:34]
      node _io_out_valid_T = or(UInt<1>("h0"), scInvalid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 180:45]
      io.out.valid <= _io_out_valid_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 180:34]
      when valid : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 181:18]
        state <= UInt<3>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 181:25]
      node _lsExecUnit_io_in_valid_T = eq(atomReq, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 184:48]
      node _lsExecUnit_io_in_valid_T_1 = and(valid, _lsExecUnit_io_in_valid_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 184:45]
      lsExecUnit.io.in.valid <= _lsExecUnit_io_in_valid_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 184:36]
      lsExecUnit.io.out.ready <= io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 185:36]
      node _lsExecUnit_io_in_bits_src1_T = add(io.in.bits.src1, io.in.bits.src2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 186:44]
      node _lsExecUnit_io_in_bits_src1_T_1 = tail(_lsExecUnit_io_in_bits_src1_T, 1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 186:44]
      lsExecUnit.io.in.bits.src1 <= _lsExecUnit_io_in_bits_src1_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 186:36]
      lsExecUnit.io.in.bits.src2 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 187:36]
      lsExecUnit.io.in.bits.func <= io.in.bits.func @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 188:36]
      lsExecUnit.io.wdata <= io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 189:36]
      node _io_in_ready_T_1 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _io_in_ready_T_2 = or(_io_in_ready_T_1, scInvalid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 190:64]
      io.in.ready <= _io_in_ready_T_2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 190:36]
      node _io_out_valid_T_1 = or(lsExecUnit.io.out.valid, scInvalid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 191:64]
      io.out.valid <= _io_out_valid_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 191:36]
      state <= UInt<3>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 192:15]
      when amoReq : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 195:19]
        state <= UInt<3>("h5") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 195:26]
      when lrReq : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 196:18]
        state <= UInt<3>("h3") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 196:25]
      when scReq : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 197:18]
        node _state_T = mux(scInvalid, UInt<3>("h0"), UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 197:31]
        state <= _state_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 197:25]
    else :
      node _T_1 = eq(UInt<3>("h1"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
      when _T_1 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
        lsExecUnit.io.in.valid <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 202:34]
        lsExecUnit.io.out.ready <= io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 203:34]
        lsExecUnit.io.in.bits.src1 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 204:34]
        lsExecUnit.io.in.bits.src2 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 205:34]
        lsExecUnit.io.in.bits.func <= io.in.bits.func @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 206:34]
        lsExecUnit.io.wdata <= io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 207:34]
        node _io_in_ready_T_3 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        io.in.ready <= _io_in_ready_T_3 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 208:34]
        io.out.valid <= lsExecUnit.io.out.valid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 209:34]
        node _T_2 = eq(atomReq, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:14]
        node _T_3 = eq(amoReq, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:26]
        node _T_4 = or(_T_2, _T_3) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:23]
        node _T_5 = eq(lrReq, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:37]
        node _T_6 = or(_T_4, _T_5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:34]
        node _T_7 = eq(scReq, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:47]
        node _T_8 = or(_T_6, _T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:44]
        node _T_9 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:13]
        node _T_10 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:13]
        when _T_10 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:13]
          node _T_11 = eq(_T_8, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:13]
          when _T_11 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:13]
            printf(clock, UInt<1>("h1"), "Assertion failed\n    at UnpipelinedLSU.scala:210 assert(!atomReq || !amoReq || !lrReq || !scReq)\n") : printf @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:13]
          assert(clock, _T_8, UInt<1>("h1"), "") : assert @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 210:13]
        node _T_12 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        when _T_12 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 211:26]
          state <= UInt<3>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 211:33]
      else :
        node _T_13 = eq(UInt<3>("h5"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
        when _T_13 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
          lsExecUnit.io.in.valid <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 227:34]
          lsExecUnit.io.out.ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 228:34]
          lsExecUnit.io.in.bits.src1 <= io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 229:34]
          lsExecUnit.io.in.bits.src2 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 230:34]
          node _lsExecUnit_io_in_bits_func_T = mux(atomWidthD, UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 231:40]
          lsExecUnit.io.in.bits.func <= _lsExecUnit_io_in_bits_func_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 231:34]
          lsExecUnit.io.wdata is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 232:34]
          io.in.ready <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 233:34]
          io.out.valid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 234:34]
          node _T_14 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_14 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 235:37]
            state <= UInt<3>("h6") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 236:15]
          atomMemReg <= lsExecUnit.io.out.bits @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 239:18]
          atomRegReg <= lsExecUnit.io.out.bits @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 240:18]
        else :
          node _T_15 = eq(UInt<3>("h6"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
          when _T_15 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
            lsExecUnit.io.in.valid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 244:34]
            lsExecUnit.io.out.ready <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 245:34]
            lsExecUnit.io.in.bits.src1 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 246:34]
            lsExecUnit.io.in.bits.src2 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 247:34]
            lsExecUnit.io.in.bits.func is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 248:34]
            lsExecUnit.io.wdata is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 249:34]
            io.in.ready <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 250:34]
            io.out.valid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 251:34]
            state <= UInt<3>("h7") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 252:13]
            atomMemReg <= atomALU.io.result @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 253:18]
          else :
            node _T_16 = eq(UInt<3>("h7"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
            when _T_16 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
              lsExecUnit.io.in.valid <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 258:34]
              lsExecUnit.io.out.ready <= io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 259:34]
              lsExecUnit.io.in.bits.src1 <= io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 260:34]
              lsExecUnit.io.in.bits.src2 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 261:34]
              node _lsExecUnit_io_in_bits_func_T_1 = mux(atomWidthD, UInt<4>("hb"), UInt<4>("ha")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 262:40]
              lsExecUnit.io.in.bits.func <= _lsExecUnit_io_in_bits_func_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 262:34]
              lsExecUnit.io.wdata <= atomMemReg @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 263:34]
              node _io_in_ready_T_4 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
              io.in.ready <= _io_in_ready_T_4 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 264:34]
              node _io_out_valid_T_2 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
              io.out.valid <= _io_out_valid_T_2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 265:34]
              node _T_17 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
              when _T_17 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 266:37]
                state <= UInt<3>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 267:15]
            else :
              node _T_18 = eq(UInt<3>("h3"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
              when _T_18 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
                lsExecUnit.io.in.valid <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 272:34]
                lsExecUnit.io.out.ready <= io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 273:34]
                lsExecUnit.io.in.bits.src1 <= io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:34]
                lsExecUnit.io.in.bits.src2 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 275:34]
                node _lsExecUnit_io_in_bits_func_T_2 = mux(atomWidthD, UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 276:40]
                lsExecUnit.io.in.bits.func <= _lsExecUnit_io_in_bits_func_T_2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 276:34]
                lsExecUnit.io.wdata is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 277:34]
                node _io_in_ready_T_5 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
                io.in.ready <= _io_in_ready_T_5 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 278:34]
                node _io_out_valid_T_3 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
                io.out.valid <= _io_out_valid_T_3 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 279:34]
                node _T_19 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
                when _T_19 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 280:37]
                  state <= UInt<3>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 281:15]
              else :
                node _T_20 = eq(UInt<3>("h4"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
                when _T_20 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 171:18]
                  lsExecUnit.io.in.valid <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 286:34]
                  lsExecUnit.io.out.ready <= io.out.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 287:34]
                  lsExecUnit.io.in.bits.src1 <= io.in.bits.src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 288:34]
                  lsExecUnit.io.in.bits.src2 is invalid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 289:34]
                  node _lsExecUnit_io_in_bits_func_T_3 = mux(atomWidthD, UInt<4>("hb"), UInt<4>("ha")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:40]
                  lsExecUnit.io.in.bits.func <= _lsExecUnit_io_in_bits_func_T_3 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:34]
                  lsExecUnit.io.wdata <= io.wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 291:34]
                  node _io_in_ready_T_6 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
                  node _io_in_ready_T_7 = eq(scIsSuccess, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 292:63]
                  node _io_in_ready_T_8 = or(_io_in_ready_T_6, _io_in_ready_T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 292:60]
                  io.in.ready <= _io_in_ready_T_8 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 292:34]
                  node _io_out_valid_T_4 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
                  node _io_out_valid_T_5 = eq(scIsSuccess, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 293:63]
                  node _io_out_valid_T_6 = or(_io_out_valid_T_4, _io_out_valid_T_5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 293:60]
                  io.out.valid <= _io_out_valid_T_6 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 293:34]
                  node _T_21 = and(lsExecUnit.io.out.ready, lsExecUnit.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
                  node _T_22 = eq(scIsSuccess, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 294:38]
                  node _T_23 = or(_T_21, _T_22) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 294:35]
                  when _T_23 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 294:51]
                    state <= UInt<3>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 295:15]
    node _hasException_T = or(lsExecUnit.io.dtlbAF, lsExecUnit.io.dtlbPF) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 300:43]
    node _hasException_T_1 = or(_hasException_T, io.loadAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 300:67]
    node _hasException_T_2 = or(_hasException_T_1, io.storeAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 301:27]
    node _hasException_T_3 = or(_hasException_T_2, io.loadAccessFault) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 301:53]
    node hasException = or(_hasException_T_3, io.storeAccessFault) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 302:24]
    when hasException : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 303:23]
      state <= UInt<3>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 304:11]
      io.out.valid <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 305:18]
      io.in.ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 306:17]
    node _T_24 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire lr_paddr : UInt<32> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 316:26]
    lr_paddr <= UInt<32>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 316:26]
    node _setLr_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _setLr_T_1 = or(lrReq, scReq) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 318:34]
    node _setLr_T_2 = and(_setLr_T, _setLr_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 318:24]
    setLr <= _setLr_T_2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 318:9]
    node _setLrVal_T = eq(hasException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 319:24]
    node _setLrVal_T_1 = and(lrReq, _setLrVal_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 319:21]
    setLrVal <= _setLrVal_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 319:12]
    node _setLrAddr_T = mux(dtlbEnable, lr_paddr, io.in.bits.src1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 320:19]
    setLrAddr <= _setLrAddr_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 320:13]
    lsExecUnit.io.dmem.resp <= io.dmem.resp @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 322:11]
    io.dmem.req.bits <= lsExecUnit.io.dmem.req.bits @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 322:11]
    io.dmem.req.valid <= lsExecUnit.io.dmem.req.valid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 322:11]
    lsExecUnit.io.dmem.req.ready <= io.dmem.req.ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 322:11]
    node _io_out_bits_T = eq(scIsSuccess, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 324:42]
    node _io_out_bits_T_1 = or(scInvalid, _io_out_bits_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 324:39]
    node _io_out_bits_T_2 = eq(state, UInt<3>("h7")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 324:66]
    node _io_out_bits_T_3 = mux(_io_out_bits_T_2, atomRegReg, lsExecUnit.io.out.bits) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 324:59]
    node _io_out_bits_T_4 = mux(scReq, _io_out_bits_T_1, _io_out_bits_T_3) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 324:21]
    io.out.bits <= _io_out_bits_T_4 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 324:15]
    wire lsuMMIO : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 326:25]
    lsuMMIO <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 326:25]
    reg mmioReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 329:24]
    node _T_25 = eq(mmioReg, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 330:9]
    when _T_25 : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 330:19]
      mmioReg <= lsuMMIO @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 330:29]
    when io.out.valid : @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 331:23]
      mmioReg <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 331:33]
    node _io_isMMIO_T = and(mmioReg, io.out.valid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 332:24]
    io.isMMIO <= _io_isMMIO_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 332:13]
    io.loadAccessFault <= lsExecUnit.io.loadAccessFault @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 334:22]
    node _io_storeAccessFault_T = or(lsExecUnit.io.storeAccessFault, hasScAccessFault) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 335:57]
    io.storeAccessFault <= _io_storeAccessFault_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 335:23]

  module Multiplier :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<65>[2]}, flip sign : UInt<1>, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<130>}} @[src/main/scala/nutcore/backend/fu/MDU.scala 53:14]

    reg mulRes_REG : UInt, clock with :
      reset => (UInt<1>("h0"), mulRes_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    mulRes_REG <= io.in.bits[0] @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    node _mulRes_T = asSInt(mulRes_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 58:42]
    reg mulRes_REG_1 : UInt, clock with :
      reset => (UInt<1>("h0"), mulRes_REG_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    mulRes_REG_1 <= io.in.bits[1] @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    node _mulRes_T_1 = asSInt(mulRes_REG_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 58:76]
    node mulRes = mul(_mulRes_T, _mulRes_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 58:49]
    reg io_out_bits_REG : SInt, clock with :
      reset => (UInt<1>("h0"), io_out_bits_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    io_out_bits_REG <= mulRes @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    reg io_out_bits_REG_1 : SInt, clock with :
      reset => (UInt<1>("h0"), io_out_bits_REG_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    io_out_bits_REG_1 <= io_out_bits_REG @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    reg io_out_bits_REG_2 : SInt, clock with :
      reset => (UInt<1>("h0"), io_out_bits_REG_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    io_out_bits_REG_2 <= io_out_bits_REG_1 @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    node _io_out_bits_T = asUInt(io_out_bits_REG_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 59:37]
    io.out.bits <= _io_out_bits_T @[src/main/scala/nutcore/backend/fu/MDU.scala 59:15]
    node _io_out_valid_T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_out_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    io_out_valid_REG <= _io_out_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    reg io_out_valid_REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    io_out_valid_REG_1 <= io_out_valid_REG @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    reg io_out_valid_REG_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    io_out_valid_REG_2 <= io_out_valid_REG_1 @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    reg io_out_valid_REG_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG_3) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    io_out_valid_REG_3 <= io_out_valid_REG_2 @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    io.out.valid <= io_out_valid_REG_3 @[src/main/scala/nutcore/backend/fu/MDU.scala 60:16]
    reg busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 62:21]
    node _T = eq(busy, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 63:24]
    node _T_1 = and(io.in.valid, _T) @[src/main/scala/nutcore/backend/fu/MDU.scala 63:21]
    when _T_1 : @[src/main/scala/nutcore/backend/fu/MDU.scala 63:31]
      busy <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/MDU.scala 63:38]
    when io.out.valid : @[src/main/scala/nutcore/backend/fu/MDU.scala 64:23]
      busy <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/MDU.scala 64:30]
    node _io_in_ready_T = eq(busy, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 65:49]
    io.in.ready <= _io_in_ready_T @[src/main/scala/nutcore/backend/fu/MDU.scala 65:15]

  module Divider :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>[2]}, flip sign : UInt<1>, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}} @[src/main/scala/nutcore/backend/fu/MDU.scala 69:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 77:22]
    node _newReq_T = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 78:23]
    node _newReq_T_1 = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node newReq = and(_newReq_T, _newReq_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 78:35]
    node divBy0 = eq(io.in.bits[1], UInt<64>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 81:18]
    reg shiftReg : UInt<129>, clock with :
      reset => (UInt<1>("h0"), shiftReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 83:21]
    node hi = bits(shiftReg, 128, 64) @[src/main/scala/nutcore/backend/fu/MDU.scala 84:20]
    node lo = bits(shiftReg, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 85:20]
    node _s_T = bits(io.in.bits[0], 63, 63) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:14]
    node aSign = and(_s_T, io.sign) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:24]
    node _T = sub(UInt<1>("h0"), io.in.bits[0]) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node _T_1 = tail(_T, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node aVal = mux(aSign, _T_1, io.in.bits[0]) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:12]
    node _s_T_1 = bits(io.in.bits[1], 63, 63) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:14]
    node bSign = and(_s_T_1, io.sign) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:24]
    node _T_2 = sub(UInt<1>("h0"), io.in.bits[1]) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node _T_3 = tail(_T_2, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node bVal = mux(bSign, _T_3, io.in.bits[1]) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:12]
    reg aSignReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), aSignReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 89:27]
    when newReq : @[src/main/scala/nutcore/backend/fu/MDU.scala 89:27]
      aSignReg <= aSign @[src/main/scala/nutcore/backend/fu/MDU.scala 89:27]
    node _qSignReg_T = xor(aSign, bSign) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:35]
    node _qSignReg_T_1 = eq(divBy0, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:47]
    node _qSignReg_T_2 = and(_qSignReg_T, _qSignReg_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:44]
    reg qSignReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), qSignReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:27]
    when newReq : @[src/main/scala/nutcore/backend/fu/MDU.scala 90:27]
      qSignReg <= _qSignReg_T_2 @[src/main/scala/nutcore/backend/fu/MDU.scala 90:27]
    reg bReg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), bReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 91:23]
    when newReq : @[src/main/scala/nutcore/backend/fu/MDU.scala 91:23]
      bReg <= bVal @[src/main/scala/nutcore/backend/fu/MDU.scala 91:23]
    node _aValx2Reg_T = cat(aVal, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 92:32]
    reg aValx2Reg : UInt<65>, clock with :
      reset => (UInt<1>("h0"), aValx2Reg) @[src/main/scala/nutcore/backend/fu/MDU.scala 92:28]
    when newReq : @[src/main/scala/nutcore/backend/fu/MDU.scala 92:28]
      aValx2Reg <= _aValx2Reg_T @[src/main/scala/nutcore/backend/fu/MDU.scala 92:28]
    reg cnt_value : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    when newReq : @[src/main/scala/nutcore/backend/fu/MDU.scala 95:17]
      state <= UInt<3>("h1") @[src/main/scala/nutcore/backend/fu/MDU.scala 96:11]
    else :
      node _T_4 = eq(state, UInt<3>("h1")) @[src/main/scala/nutcore/backend/fu/MDU.scala 97:22]
      when _T_4 : @[src/main/scala/nutcore/backend/fu/MDU.scala 97:34]
        node canSkipShift_hi = bits(bReg, 63, 32) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo = bits(bReg, 31, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi = orr(canSkipShift_hi) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_1 = bits(canSkipShift_hi, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_1 = bits(canSkipShift_hi, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_1 = orr(canSkipShift_hi_1) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_2 = bits(canSkipShift_hi_1, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_2 = bits(canSkipShift_hi_1, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_2 = orr(canSkipShift_hi_2) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_3 = bits(canSkipShift_hi_2, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_3 = bits(canSkipShift_hi_2, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_3 = orr(canSkipShift_hi_3) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T = bits(canSkipShift_hi_3, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_1 = bits(canSkipShift_hi_3, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_2 = bits(canSkipShift_hi_3, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_3 = mux(_canSkipShift_T_1, UInt<2>("h2"), _canSkipShift_T_2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_4 = mux(_canSkipShift_T, UInt<2>("h3"), _canSkipShift_T_3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_5 = bits(canSkipShift_lo_3, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_6 = bits(canSkipShift_lo_3, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_7 = bits(canSkipShift_lo_3, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_8 = mux(_canSkipShift_T_6, UInt<2>("h2"), _canSkipShift_T_7) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_9 = mux(_canSkipShift_T_5, UInt<2>("h3"), _canSkipShift_T_8) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_10 = mux(canSkipShift_useHi_3, _canSkipShift_T_4, _canSkipShift_T_9) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_11 = cat(canSkipShift_useHi_3, _canSkipShift_T_10) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_4 = bits(canSkipShift_lo_2, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_4 = bits(canSkipShift_lo_2, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_4 = orr(canSkipShift_hi_4) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_12 = bits(canSkipShift_hi_4, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_13 = bits(canSkipShift_hi_4, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_14 = bits(canSkipShift_hi_4, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_15 = mux(_canSkipShift_T_13, UInt<2>("h2"), _canSkipShift_T_14) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_16 = mux(_canSkipShift_T_12, UInt<2>("h3"), _canSkipShift_T_15) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_17 = bits(canSkipShift_lo_4, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_18 = bits(canSkipShift_lo_4, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_19 = bits(canSkipShift_lo_4, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_20 = mux(_canSkipShift_T_18, UInt<2>("h2"), _canSkipShift_T_19) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_21 = mux(_canSkipShift_T_17, UInt<2>("h3"), _canSkipShift_T_20) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_22 = mux(canSkipShift_useHi_4, _canSkipShift_T_16, _canSkipShift_T_21) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_23 = cat(canSkipShift_useHi_4, _canSkipShift_T_22) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_24 = mux(canSkipShift_useHi_2, _canSkipShift_T_11, _canSkipShift_T_23) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_25 = cat(canSkipShift_useHi_2, _canSkipShift_T_24) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_5 = bits(canSkipShift_lo_1, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_5 = bits(canSkipShift_lo_1, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_5 = orr(canSkipShift_hi_5) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_6 = bits(canSkipShift_hi_5, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_6 = bits(canSkipShift_hi_5, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_6 = orr(canSkipShift_hi_6) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_26 = bits(canSkipShift_hi_6, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_27 = bits(canSkipShift_hi_6, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_28 = bits(canSkipShift_hi_6, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_29 = mux(_canSkipShift_T_27, UInt<2>("h2"), _canSkipShift_T_28) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_30 = mux(_canSkipShift_T_26, UInt<2>("h3"), _canSkipShift_T_29) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_31 = bits(canSkipShift_lo_6, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_32 = bits(canSkipShift_lo_6, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_33 = bits(canSkipShift_lo_6, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_34 = mux(_canSkipShift_T_32, UInt<2>("h2"), _canSkipShift_T_33) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_35 = mux(_canSkipShift_T_31, UInt<2>("h3"), _canSkipShift_T_34) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_36 = mux(canSkipShift_useHi_6, _canSkipShift_T_30, _canSkipShift_T_35) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_37 = cat(canSkipShift_useHi_6, _canSkipShift_T_36) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_7 = bits(canSkipShift_lo_5, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_7 = bits(canSkipShift_lo_5, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_7 = orr(canSkipShift_hi_7) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_38 = bits(canSkipShift_hi_7, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_39 = bits(canSkipShift_hi_7, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_40 = bits(canSkipShift_hi_7, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_41 = mux(_canSkipShift_T_39, UInt<2>("h2"), _canSkipShift_T_40) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_42 = mux(_canSkipShift_T_38, UInt<2>("h3"), _canSkipShift_T_41) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_43 = bits(canSkipShift_lo_7, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_44 = bits(canSkipShift_lo_7, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_45 = bits(canSkipShift_lo_7, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_46 = mux(_canSkipShift_T_44, UInt<2>("h2"), _canSkipShift_T_45) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_47 = mux(_canSkipShift_T_43, UInt<2>("h3"), _canSkipShift_T_46) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_48 = mux(canSkipShift_useHi_7, _canSkipShift_T_42, _canSkipShift_T_47) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_49 = cat(canSkipShift_useHi_7, _canSkipShift_T_48) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_50 = mux(canSkipShift_useHi_5, _canSkipShift_T_37, _canSkipShift_T_49) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_51 = cat(canSkipShift_useHi_5, _canSkipShift_T_50) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_52 = mux(canSkipShift_useHi_1, _canSkipShift_T_25, _canSkipShift_T_51) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_53 = cat(canSkipShift_useHi_1, _canSkipShift_T_52) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_8 = bits(canSkipShift_lo, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_8 = bits(canSkipShift_lo, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_8 = orr(canSkipShift_hi_8) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_9 = bits(canSkipShift_hi_8, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_9 = bits(canSkipShift_hi_8, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_9 = orr(canSkipShift_hi_9) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_10 = bits(canSkipShift_hi_9, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_10 = bits(canSkipShift_hi_9, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_10 = orr(canSkipShift_hi_10) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_54 = bits(canSkipShift_hi_10, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_55 = bits(canSkipShift_hi_10, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_56 = bits(canSkipShift_hi_10, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_57 = mux(_canSkipShift_T_55, UInt<2>("h2"), _canSkipShift_T_56) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_58 = mux(_canSkipShift_T_54, UInt<2>("h3"), _canSkipShift_T_57) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_59 = bits(canSkipShift_lo_10, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_60 = bits(canSkipShift_lo_10, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_61 = bits(canSkipShift_lo_10, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_62 = mux(_canSkipShift_T_60, UInt<2>("h2"), _canSkipShift_T_61) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_63 = mux(_canSkipShift_T_59, UInt<2>("h3"), _canSkipShift_T_62) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_64 = mux(canSkipShift_useHi_10, _canSkipShift_T_58, _canSkipShift_T_63) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_65 = cat(canSkipShift_useHi_10, _canSkipShift_T_64) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_11 = bits(canSkipShift_lo_9, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_11 = bits(canSkipShift_lo_9, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_11 = orr(canSkipShift_hi_11) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_66 = bits(canSkipShift_hi_11, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_67 = bits(canSkipShift_hi_11, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_68 = bits(canSkipShift_hi_11, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_69 = mux(_canSkipShift_T_67, UInt<2>("h2"), _canSkipShift_T_68) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_70 = mux(_canSkipShift_T_66, UInt<2>("h3"), _canSkipShift_T_69) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_71 = bits(canSkipShift_lo_11, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_72 = bits(canSkipShift_lo_11, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_73 = bits(canSkipShift_lo_11, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_74 = mux(_canSkipShift_T_72, UInt<2>("h2"), _canSkipShift_T_73) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_75 = mux(_canSkipShift_T_71, UInt<2>("h3"), _canSkipShift_T_74) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_76 = mux(canSkipShift_useHi_11, _canSkipShift_T_70, _canSkipShift_T_75) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_77 = cat(canSkipShift_useHi_11, _canSkipShift_T_76) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_78 = mux(canSkipShift_useHi_9, _canSkipShift_T_65, _canSkipShift_T_77) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_79 = cat(canSkipShift_useHi_9, _canSkipShift_T_78) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_12 = bits(canSkipShift_lo_8, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_12 = bits(canSkipShift_lo_8, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_12 = orr(canSkipShift_hi_12) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_13 = bits(canSkipShift_hi_12, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_13 = bits(canSkipShift_hi_12, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_13 = orr(canSkipShift_hi_13) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_80 = bits(canSkipShift_hi_13, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_81 = bits(canSkipShift_hi_13, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_82 = bits(canSkipShift_hi_13, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_83 = mux(_canSkipShift_T_81, UInt<2>("h2"), _canSkipShift_T_82) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_84 = mux(_canSkipShift_T_80, UInt<2>("h3"), _canSkipShift_T_83) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_85 = bits(canSkipShift_lo_13, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_86 = bits(canSkipShift_lo_13, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_87 = bits(canSkipShift_lo_13, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_88 = mux(_canSkipShift_T_86, UInt<2>("h2"), _canSkipShift_T_87) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_89 = mux(_canSkipShift_T_85, UInt<2>("h3"), _canSkipShift_T_88) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_90 = mux(canSkipShift_useHi_13, _canSkipShift_T_84, _canSkipShift_T_89) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_91 = cat(canSkipShift_useHi_13, _canSkipShift_T_90) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_14 = bits(canSkipShift_lo_12, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_14 = bits(canSkipShift_lo_12, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_14 = orr(canSkipShift_hi_14) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_92 = bits(canSkipShift_hi_14, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_93 = bits(canSkipShift_hi_14, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_94 = bits(canSkipShift_hi_14, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_95 = mux(_canSkipShift_T_93, UInt<2>("h2"), _canSkipShift_T_94) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_96 = mux(_canSkipShift_T_92, UInt<2>("h3"), _canSkipShift_T_95) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_97 = bits(canSkipShift_lo_14, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_98 = bits(canSkipShift_lo_14, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_99 = bits(canSkipShift_lo_14, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_100 = mux(_canSkipShift_T_98, UInt<2>("h2"), _canSkipShift_T_99) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_101 = mux(_canSkipShift_T_97, UInt<2>("h3"), _canSkipShift_T_100) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_102 = mux(canSkipShift_useHi_14, _canSkipShift_T_96, _canSkipShift_T_101) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_103 = cat(canSkipShift_useHi_14, _canSkipShift_T_102) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_104 = mux(canSkipShift_useHi_12, _canSkipShift_T_91, _canSkipShift_T_103) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_105 = cat(canSkipShift_useHi_12, _canSkipShift_T_104) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_106 = mux(canSkipShift_useHi_8, _canSkipShift_T_79, _canSkipShift_T_105) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_107 = cat(canSkipShift_useHi_8, _canSkipShift_T_106) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_108 = mux(canSkipShift_useHi, _canSkipShift_T_53, _canSkipShift_T_107) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_109 = cat(canSkipShift_useHi, _canSkipShift_T_108) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_110 = or(UInt<7>("h40"), _canSkipShift_T_109) @[src/main/scala/nutcore/backend/fu/MDU.scala 105:31]
        node canSkipShift_hi_15 = bits(aValx2Reg, 64, 64) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_15 = bits(aValx2Reg, 63, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_15 = orr(canSkipShift_hi_15) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_16 = bits(canSkipShift_lo_15, 63, 32) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_16 = bits(canSkipShift_lo_15, 31, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_16 = orr(canSkipShift_hi_16) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_17 = bits(canSkipShift_hi_16, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_17 = bits(canSkipShift_hi_16, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_17 = orr(canSkipShift_hi_17) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_18 = bits(canSkipShift_hi_17, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_18 = bits(canSkipShift_hi_17, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_18 = orr(canSkipShift_hi_18) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_19 = bits(canSkipShift_hi_18, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_19 = bits(canSkipShift_hi_18, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_19 = orr(canSkipShift_hi_19) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_111 = bits(canSkipShift_hi_19, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_112 = bits(canSkipShift_hi_19, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_113 = bits(canSkipShift_hi_19, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_114 = mux(_canSkipShift_T_112, UInt<2>("h2"), _canSkipShift_T_113) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_115 = mux(_canSkipShift_T_111, UInt<2>("h3"), _canSkipShift_T_114) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_116 = bits(canSkipShift_lo_19, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_117 = bits(canSkipShift_lo_19, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_118 = bits(canSkipShift_lo_19, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_119 = mux(_canSkipShift_T_117, UInt<2>("h2"), _canSkipShift_T_118) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_120 = mux(_canSkipShift_T_116, UInt<2>("h3"), _canSkipShift_T_119) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_121 = mux(canSkipShift_useHi_19, _canSkipShift_T_115, _canSkipShift_T_120) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_122 = cat(canSkipShift_useHi_19, _canSkipShift_T_121) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_20 = bits(canSkipShift_lo_18, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_20 = bits(canSkipShift_lo_18, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_20 = orr(canSkipShift_hi_20) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_123 = bits(canSkipShift_hi_20, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_124 = bits(canSkipShift_hi_20, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_125 = bits(canSkipShift_hi_20, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_126 = mux(_canSkipShift_T_124, UInt<2>("h2"), _canSkipShift_T_125) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_127 = mux(_canSkipShift_T_123, UInt<2>("h3"), _canSkipShift_T_126) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_128 = bits(canSkipShift_lo_20, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_129 = bits(canSkipShift_lo_20, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_130 = bits(canSkipShift_lo_20, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_131 = mux(_canSkipShift_T_129, UInt<2>("h2"), _canSkipShift_T_130) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_132 = mux(_canSkipShift_T_128, UInt<2>("h3"), _canSkipShift_T_131) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_133 = mux(canSkipShift_useHi_20, _canSkipShift_T_127, _canSkipShift_T_132) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_134 = cat(canSkipShift_useHi_20, _canSkipShift_T_133) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_135 = mux(canSkipShift_useHi_18, _canSkipShift_T_122, _canSkipShift_T_134) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_136 = cat(canSkipShift_useHi_18, _canSkipShift_T_135) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_21 = bits(canSkipShift_lo_17, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_21 = bits(canSkipShift_lo_17, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_21 = orr(canSkipShift_hi_21) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_22 = bits(canSkipShift_hi_21, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_22 = bits(canSkipShift_hi_21, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_22 = orr(canSkipShift_hi_22) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_137 = bits(canSkipShift_hi_22, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_138 = bits(canSkipShift_hi_22, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_139 = bits(canSkipShift_hi_22, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_140 = mux(_canSkipShift_T_138, UInt<2>("h2"), _canSkipShift_T_139) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_141 = mux(_canSkipShift_T_137, UInt<2>("h3"), _canSkipShift_T_140) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_142 = bits(canSkipShift_lo_22, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_143 = bits(canSkipShift_lo_22, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_144 = bits(canSkipShift_lo_22, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_145 = mux(_canSkipShift_T_143, UInt<2>("h2"), _canSkipShift_T_144) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_146 = mux(_canSkipShift_T_142, UInt<2>("h3"), _canSkipShift_T_145) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_147 = mux(canSkipShift_useHi_22, _canSkipShift_T_141, _canSkipShift_T_146) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_148 = cat(canSkipShift_useHi_22, _canSkipShift_T_147) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_23 = bits(canSkipShift_lo_21, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_23 = bits(canSkipShift_lo_21, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_23 = orr(canSkipShift_hi_23) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_149 = bits(canSkipShift_hi_23, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_150 = bits(canSkipShift_hi_23, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_151 = bits(canSkipShift_hi_23, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_152 = mux(_canSkipShift_T_150, UInt<2>("h2"), _canSkipShift_T_151) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_153 = mux(_canSkipShift_T_149, UInt<2>("h3"), _canSkipShift_T_152) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_154 = bits(canSkipShift_lo_23, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_155 = bits(canSkipShift_lo_23, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_156 = bits(canSkipShift_lo_23, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_157 = mux(_canSkipShift_T_155, UInt<2>("h2"), _canSkipShift_T_156) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_158 = mux(_canSkipShift_T_154, UInt<2>("h3"), _canSkipShift_T_157) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_159 = mux(canSkipShift_useHi_23, _canSkipShift_T_153, _canSkipShift_T_158) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_160 = cat(canSkipShift_useHi_23, _canSkipShift_T_159) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_161 = mux(canSkipShift_useHi_21, _canSkipShift_T_148, _canSkipShift_T_160) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_162 = cat(canSkipShift_useHi_21, _canSkipShift_T_161) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_163 = mux(canSkipShift_useHi_17, _canSkipShift_T_136, _canSkipShift_T_162) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_164 = cat(canSkipShift_useHi_17, _canSkipShift_T_163) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_24 = bits(canSkipShift_lo_16, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_24 = bits(canSkipShift_lo_16, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_24 = orr(canSkipShift_hi_24) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_25 = bits(canSkipShift_hi_24, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_25 = bits(canSkipShift_hi_24, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_25 = orr(canSkipShift_hi_25) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_26 = bits(canSkipShift_hi_25, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_26 = bits(canSkipShift_hi_25, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_26 = orr(canSkipShift_hi_26) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_165 = bits(canSkipShift_hi_26, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_166 = bits(canSkipShift_hi_26, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_167 = bits(canSkipShift_hi_26, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_168 = mux(_canSkipShift_T_166, UInt<2>("h2"), _canSkipShift_T_167) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_169 = mux(_canSkipShift_T_165, UInt<2>("h3"), _canSkipShift_T_168) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_170 = bits(canSkipShift_lo_26, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_171 = bits(canSkipShift_lo_26, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_172 = bits(canSkipShift_lo_26, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_173 = mux(_canSkipShift_T_171, UInt<2>("h2"), _canSkipShift_T_172) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_174 = mux(_canSkipShift_T_170, UInt<2>("h3"), _canSkipShift_T_173) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_175 = mux(canSkipShift_useHi_26, _canSkipShift_T_169, _canSkipShift_T_174) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_176 = cat(canSkipShift_useHi_26, _canSkipShift_T_175) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_27 = bits(canSkipShift_lo_25, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_27 = bits(canSkipShift_lo_25, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_27 = orr(canSkipShift_hi_27) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_177 = bits(canSkipShift_hi_27, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_178 = bits(canSkipShift_hi_27, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_179 = bits(canSkipShift_hi_27, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_180 = mux(_canSkipShift_T_178, UInt<2>("h2"), _canSkipShift_T_179) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_181 = mux(_canSkipShift_T_177, UInt<2>("h3"), _canSkipShift_T_180) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_182 = bits(canSkipShift_lo_27, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_183 = bits(canSkipShift_lo_27, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_184 = bits(canSkipShift_lo_27, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_185 = mux(_canSkipShift_T_183, UInt<2>("h2"), _canSkipShift_T_184) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_186 = mux(_canSkipShift_T_182, UInt<2>("h3"), _canSkipShift_T_185) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_187 = mux(canSkipShift_useHi_27, _canSkipShift_T_181, _canSkipShift_T_186) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_188 = cat(canSkipShift_useHi_27, _canSkipShift_T_187) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_189 = mux(canSkipShift_useHi_25, _canSkipShift_T_176, _canSkipShift_T_188) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_190 = cat(canSkipShift_useHi_25, _canSkipShift_T_189) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_28 = bits(canSkipShift_lo_24, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_28 = bits(canSkipShift_lo_24, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_28 = orr(canSkipShift_hi_28) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node canSkipShift_hi_29 = bits(canSkipShift_hi_28, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_29 = bits(canSkipShift_hi_28, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_29 = orr(canSkipShift_hi_29) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_191 = bits(canSkipShift_hi_29, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_192 = bits(canSkipShift_hi_29, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_193 = bits(canSkipShift_hi_29, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_194 = mux(_canSkipShift_T_192, UInt<2>("h2"), _canSkipShift_T_193) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_195 = mux(_canSkipShift_T_191, UInt<2>("h3"), _canSkipShift_T_194) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_196 = bits(canSkipShift_lo_29, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_197 = bits(canSkipShift_lo_29, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_198 = bits(canSkipShift_lo_29, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_199 = mux(_canSkipShift_T_197, UInt<2>("h2"), _canSkipShift_T_198) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_200 = mux(_canSkipShift_T_196, UInt<2>("h3"), _canSkipShift_T_199) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_201 = mux(canSkipShift_useHi_29, _canSkipShift_T_195, _canSkipShift_T_200) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_202 = cat(canSkipShift_useHi_29, _canSkipShift_T_201) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node canSkipShift_hi_30 = bits(canSkipShift_lo_28, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
        node canSkipShift_lo_30 = bits(canSkipShift_lo_28, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
        node canSkipShift_useHi_30 = orr(canSkipShift_hi_30) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
        node _canSkipShift_T_203 = bits(canSkipShift_hi_30, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_204 = bits(canSkipShift_hi_30, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_205 = bits(canSkipShift_hi_30, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_206 = mux(_canSkipShift_T_204, UInt<2>("h2"), _canSkipShift_T_205) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_207 = mux(_canSkipShift_T_203, UInt<2>("h3"), _canSkipShift_T_206) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_208 = bits(canSkipShift_lo_30, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_209 = bits(canSkipShift_lo_30, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
        node _canSkipShift_T_210 = bits(canSkipShift_lo_30, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
        node _canSkipShift_T_211 = mux(_canSkipShift_T_209, UInt<2>("h2"), _canSkipShift_T_210) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_212 = mux(_canSkipShift_T_208, UInt<2>("h3"), _canSkipShift_T_211) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
        node _canSkipShift_T_213 = mux(canSkipShift_useHi_30, _canSkipShift_T_207, _canSkipShift_T_212) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_214 = cat(canSkipShift_useHi_30, _canSkipShift_T_213) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_215 = mux(canSkipShift_useHi_28, _canSkipShift_T_202, _canSkipShift_T_214) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_216 = cat(canSkipShift_useHi_28, _canSkipShift_T_215) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_217 = mux(canSkipShift_useHi_24, _canSkipShift_T_190, _canSkipShift_T_216) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_218 = cat(canSkipShift_useHi_24, _canSkipShift_T_217) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_219 = mux(canSkipShift_useHi_16, _canSkipShift_T_164, _canSkipShift_T_218) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_220 = cat(canSkipShift_useHi_16, _canSkipShift_T_219) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_221 = mux(canSkipShift_useHi_15, UInt<1>("h0"), _canSkipShift_T_220) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
        node _canSkipShift_T_222 = cat(canSkipShift_useHi_15, _canSkipShift_T_221) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
        node _canSkipShift_T_223 = sub(_canSkipShift_T_110, _canSkipShift_T_222) @[src/main/scala/nutcore/backend/fu/MDU.scala 105:45]
        node canSkipShift = tail(_canSkipShift_T_223, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 105:45]
        node _value_T = geq(canSkipShift, UInt<6>("h3f")) @[src/main/scala/nutcore/backend/fu/MDU.scala 109:52]
        node _value_T_1 = mux(_value_T, UInt<6>("h3f"), canSkipShift) @[src/main/scala/nutcore/backend/fu/MDU.scala 109:38]
        node _value_T_2 = mux(divBy0, UInt<1>("h0"), _value_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 109:21]
        cnt_value <= _value_T_2 @[src/main/scala/nutcore/backend/fu/MDU.scala 109:15]
        state <= UInt<3>("h2") @[src/main/scala/nutcore/backend/fu/MDU.scala 110:11]
      else :
        node _T_5 = eq(state, UInt<3>("h2")) @[src/main/scala/nutcore/backend/fu/MDU.scala 111:22]
        when _T_5 : @[src/main/scala/nutcore/backend/fu/MDU.scala 111:35]
          node _shiftReg_T = dshl(aValx2Reg, cnt_value) @[src/main/scala/nutcore/backend/fu/MDU.scala 112:27]
          shiftReg <= _shiftReg_T @[src/main/scala/nutcore/backend/fu/MDU.scala 112:14]
          state <= UInt<3>("h3") @[src/main/scala/nutcore/backend/fu/MDU.scala 113:11]
        else :
          node _T_6 = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/backend/fu/MDU.scala 114:22]
          when _T_6 : @[src/main/scala/nutcore/backend/fu/MDU.scala 114:37]
            node enough = geq(hi, bReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 115:28]
            node _shiftReg_T_1 = sub(hi, bReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:36]
            node _shiftReg_T_2 = tail(_shiftReg_T_1, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:36]
            node _shiftReg_T_3 = mux(enough, _shiftReg_T_2, hi) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:24]
            node _shiftReg_T_4 = bits(_shiftReg_T_3, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:47]
            node shiftReg_hi = cat(_shiftReg_T_4, lo) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:20]
            node _shiftReg_T_5 = cat(shiftReg_hi, enough) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:20]
            shiftReg <= _shiftReg_T_5 @[src/main/scala/nutcore/backend/fu/MDU.scala 116:14]
            node wrap = eq(cnt_value, UInt<6>("h3f")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
            node _value_T_3 = add(cnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
            node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
            cnt_value <= _value_T_4 @[src/main/scala/chisel3/util/Counter.scala 77:15]
            node _T_7 = eq(cnt_value, UInt<6>("h3f")) @[src/main/scala/nutcore/backend/fu/MDU.scala 118:21]
            when _T_7 : @[src/main/scala/nutcore/backend/fu/MDU.scala 118:36]
              state <= UInt<3>("h4") @[src/main/scala/nutcore/backend/fu/MDU.scala 118:44]
          else :
            node _T_8 = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/MDU.scala 119:22]
            when _T_8 : @[src/main/scala/nutcore/backend/fu/MDU.scala 119:36]
              state <= UInt<3>("h0") @[src/main/scala/nutcore/backend/fu/MDU.scala 120:11]
    node r = bits(hi, 64, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 123:13]
    node _resQ_T = sub(UInt<1>("h0"), lo) @[src/main/scala/nutcore/backend/fu/MDU.scala 124:28]
    node _resQ_T_1 = tail(_resQ_T, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 124:28]
    node resQ = mux(qSignReg, _resQ_T_1, lo) @[src/main/scala/nutcore/backend/fu/MDU.scala 124:17]
    node _resR_T = sub(UInt<1>("h0"), r) @[src/main/scala/nutcore/backend/fu/MDU.scala 125:28]
    node _resR_T_1 = tail(_resR_T, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 125:28]
    node resR = mux(aSignReg, _resR_T_1, r) @[src/main/scala/nutcore/backend/fu/MDU.scala 125:17]
    node _io_out_bits_T = cat(resR, resQ) @[src/main/scala/nutcore/backend/fu/MDU.scala 126:21]
    io.out.bits <= _io_out_bits_T @[src/main/scala/nutcore/backend/fu/MDU.scala 126:15]
    node _io_out_valid_T = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/MDU.scala 128:39]
    io.out.valid <= _io_out_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 128:16]
    node _io_in_ready_T = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 129:25]
    io.in.ready <= _io_in_ready_T @[src/main/scala/nutcore/backend/fu/MDU.scala 129:15]

  module MDU :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}} @[src/main/scala/nutcore/backend/fu/MDU.scala 136:14]

    node isDiv = bits(io.in.bits.func, 2, 2) @[src/main/scala/nutcore/backend/fu/MDU.scala 41:27]
    node _isDivSign_T = bits(io.in.bits.func, 2, 2) @[src/main/scala/nutcore/backend/fu/MDU.scala 41:27]
    node _isDivSign_T_1 = bits(io.in.bits.func, 0, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 42:45]
    node _isDivSign_T_2 = eq(_isDivSign_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 42:42]
    node isDivSign = and(_isDivSign_T, _isDivSign_T_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 42:39]
    node isW = bits(io.in.bits.func, 3, 3) @[src/main/scala/nutcore/backend/fu/MDU.scala 43:25]
    inst mul of Multiplier @[src/main/scala/nutcore/backend/fu/MDU.scala 151:19]
    mul.clock <= clock
    mul.reset <= reset
    inst div of Divider @[src/main/scala/nutcore/backend/fu/MDU.scala 152:19]
    div.clock <= clock
    div.reset <= reset
    mul.io.sign <= isDivSign @[src/main/scala/nutcore/backend/fu/MDU.scala 154:12]
    mul.io.out.ready <= io.out.ready @[src/main/scala/nutcore/backend/fu/MDU.scala 155:17]
    div.io.sign <= isDivSign @[src/main/scala/nutcore/backend/fu/MDU.scala 154:12]
    div.io.out.ready <= io.out.ready @[src/main/scala/nutcore/backend/fu/MDU.scala 155:17]
    node _mul_io_in_bits_0_T = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 166:39]
    node _mul_io_in_bits_0_T_1 = cat(UInt<1>("h0"), io.in.bits.src1) @[src/main/scala/utils/BitUtils.scala 49:41]
    node mul_io_in_bits_0_signBit = bits(io.in.bits.src1, 63, 63) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _mul_io_in_bits_0_T_2 = cat(mul_io_in_bits_0_signBit, io.in.bits.src1) @[src/main/scala/utils/BitUtils.scala 42:41]
    node mul_io_in_bits_0_signBit_1 = bits(io.in.bits.src1, 63, 63) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _mul_io_in_bits_0_T_3 = cat(mul_io_in_bits_0_signBit_1, io.in.bits.src1) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _mul_io_in_bits_0_T_4 = cat(UInt<1>("h0"), io.in.bits.src1) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mul_io_in_bits_0_T_5 = eq(UInt<2>("h0"), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_6 = eq(UInt<2>("h1"), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_7 = eq(UInt<2>("h2"), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_8 = eq(UInt<2>("h3"), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_9 = mux(_mul_io_in_bits_0_T_5, _mul_io_in_bits_0_T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_10 = mux(_mul_io_in_bits_0_T_6, _mul_io_in_bits_0_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_11 = mux(_mul_io_in_bits_0_T_7, _mul_io_in_bits_0_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_12 = mux(_mul_io_in_bits_0_T_8, _mul_io_in_bits_0_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_13 = or(_mul_io_in_bits_0_T_9, _mul_io_in_bits_0_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_14 = or(_mul_io_in_bits_0_T_13, _mul_io_in_bits_0_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_15 = or(_mul_io_in_bits_0_T_14, _mul_io_in_bits_0_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _mul_io_in_bits_0_WIRE : UInt<65> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _mul_io_in_bits_0_WIRE <= _mul_io_in_bits_0_T_15 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    mul.io.in.bits[0] <= _mul_io_in_bits_0_WIRE @[src/main/scala/nutcore/backend/fu/MDU.scala 166:21]
    node _mul_io_in_bits_1_T = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 167:39]
    node _mul_io_in_bits_1_T_1 = cat(UInt<1>("h0"), io.in.bits.src2) @[src/main/scala/utils/BitUtils.scala 49:41]
    node mul_io_in_bits_1_signBit = bits(io.in.bits.src2, 63, 63) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _mul_io_in_bits_1_T_2 = cat(mul_io_in_bits_1_signBit, io.in.bits.src2) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _mul_io_in_bits_1_T_3 = cat(UInt<1>("h0"), io.in.bits.src2) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mul_io_in_bits_1_T_4 = cat(UInt<1>("h0"), io.in.bits.src2) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mul_io_in_bits_1_T_5 = eq(UInt<2>("h0"), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_6 = eq(UInt<2>("h1"), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_7 = eq(UInt<2>("h2"), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_8 = eq(UInt<2>("h3"), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_9 = mux(_mul_io_in_bits_1_T_5, _mul_io_in_bits_1_T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_10 = mux(_mul_io_in_bits_1_T_6, _mul_io_in_bits_1_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_11 = mux(_mul_io_in_bits_1_T_7, _mul_io_in_bits_1_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_12 = mux(_mul_io_in_bits_1_T_8, _mul_io_in_bits_1_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_13 = or(_mul_io_in_bits_1_T_9, _mul_io_in_bits_1_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_14 = or(_mul_io_in_bits_1_T_13, _mul_io_in_bits_1_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_15 = or(_mul_io_in_bits_1_T_14, _mul_io_in_bits_1_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _mul_io_in_bits_1_WIRE : UInt<65> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _mul_io_in_bits_1_WIRE <= _mul_io_in_bits_1_T_15 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    mul.io.in.bits[1] <= _mul_io_in_bits_1_WIRE @[src/main/scala/nutcore/backend/fu/MDU.scala 167:21]
    node _div_io_in_bits_0_T = bits(io.in.bits.src1, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:68]
    node div_io_in_bits_0_signBit = bits(_div_io_in_bits_0_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _div_io_in_bits_0_T_1 = mux(div_io_in_bits_0_signBit, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _div_io_in_bits_0_T_2 = cat(_div_io_in_bits_0_T_1, _div_io_in_bits_0_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _div_io_in_bits_0_T_3 = bits(io.in.bits.src1, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:92]
    node _div_io_in_bits_0_T_4 = cat(UInt<32>("h0"), _div_io_in_bits_0_T_3) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _div_io_in_bits_0_T_5 = mux(isDivSign, _div_io_in_bits_0_T_2, _div_io_in_bits_0_T_4) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:47]
    node _div_io_in_bits_0_T_6 = mux(isW, _div_io_in_bits_0_T_5, io.in.bits.src1) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:38]
    div.io.in.bits[0] <= _div_io_in_bits_0_T_6 @[src/main/scala/nutcore/backend/fu/MDU.scala 170:21]
    node _div_io_in_bits_1_T = bits(io.in.bits.src2, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:68]
    node div_io_in_bits_1_signBit = bits(_div_io_in_bits_1_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _div_io_in_bits_1_T_1 = mux(div_io_in_bits_1_signBit, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _div_io_in_bits_1_T_2 = cat(_div_io_in_bits_1_T_1, _div_io_in_bits_1_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _div_io_in_bits_1_T_3 = bits(io.in.bits.src2, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:92]
    node _div_io_in_bits_1_T_4 = cat(UInt<32>("h0"), _div_io_in_bits_1_T_3) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _div_io_in_bits_1_T_5 = mux(isDivSign, _div_io_in_bits_1_T_2, _div_io_in_bits_1_T_4) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:47]
    node _div_io_in_bits_1_T_6 = mux(isW, _div_io_in_bits_1_T_5, io.in.bits.src2) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:38]
    div.io.in.bits[1] <= _div_io_in_bits_1_T_6 @[src/main/scala/nutcore/backend/fu/MDU.scala 171:21]
    node _mul_io_in_valid_T = eq(isDiv, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 173:37]
    node _mul_io_in_valid_T_1 = and(io.in.valid, _mul_io_in_valid_T) @[src/main/scala/nutcore/backend/fu/MDU.scala 173:34]
    mul.io.in.valid <= _mul_io_in_valid_T_1 @[src/main/scala/nutcore/backend/fu/MDU.scala 173:19]
    node _div_io_in_valid_T = and(io.in.valid, isDiv) @[src/main/scala/nutcore/backend/fu/MDU.scala 174:34]
    div.io.in.valid <= _div_io_in_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 174:19]
    node _mulRes_T = bits(io.in.bits.func, 1, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:24]
    node _mulRes_T_1 = eq(_mulRes_T, UInt<2>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:30]
    node _mulRes_T_2 = bits(mul.io.out.bits, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:69]
    node _mulRes_T_3 = bits(mul.io.out.bits, 127, 64) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:96]
    node mulRes = mux(_mulRes_T_1, _mulRes_T_2, _mulRes_T_3) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:19]
    node _divRes_T = bits(io.in.bits.func, 1, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:24]
    node _divRes_T_1 = bits(div.io.out.bits, 127, 64) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:54]
    node _divRes_T_2 = bits(div.io.out.bits, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:86]
    node divRes = mux(_divRes_T, _divRes_T_1, _divRes_T_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:19]
    node res = mux(isDiv, divRes, mulRes) @[src/main/scala/nutcore/backend/fu/MDU.scala 178:16]
    node _io_out_bits_T = bits(res, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 179:38]
    node io_out_bits_signBit = bits(_io_out_bits_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_T_1 = mux(io_out_bits_signBit, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_2 = cat(_io_out_bits_T_1, _io_out_bits_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_T_3 = mux(isW, _io_out_bits_T_2, res) @[src/main/scala/nutcore/backend/fu/MDU.scala 179:21]
    io.out.bits <= _io_out_bits_T_3 @[src/main/scala/nutcore/backend/fu/MDU.scala 179:15]
    node _isDivReg_T = and(io.in.ready, io.in.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg isDivReg_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isDivReg_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 181:50]
    isDivReg_REG <= isDiv @[src/main/scala/nutcore/backend/fu/MDU.scala 181:50]
    node isDivReg = mux(_isDivReg_T, isDiv, isDivReg_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 181:21]
    node _io_in_ready_T = mux(isDiv, div.io.in.ready, mul.io.in.ready) @[src/main/scala/nutcore/backend/fu/MDU.scala 182:21]
    io.in.ready <= _io_in_ready_T @[src/main/scala/nutcore/backend/fu/MDU.scala 182:15]
    node _io_out_valid_T = mux(isDivReg, div.io.out.valid, mul.io.out.valid) @[src/main/scala/nutcore/backend/fu/MDU.scala 183:22]
    io.out.valid <= _io_out_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 183:16]
    node _T = and(mul.io.out.ready, mul.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]

  extmodule DifftestCSRState :
    input clock : Clock
    input enable : UInt<1>
    input io : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>}
    defname = DifftestCSRState

  module DummyDPICWrapper_1 :
    input clock : Clock
    input reset : Reset
    input control : { enable : UInt<1>} @[difftest/src/main/scala/DPIC.scala 271:19]
    input io : { valid : UInt<1>, bits : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>}} @[difftest/src/main/scala/DPIC.scala 272:14]

    inst dpic of DifftestCSRState @[difftest/src/main/scala/DPIC.scala 273:20]
    dpic.clock <= clock @[difftest/src/main/scala/DPIC.scala 274:14]
    node _dpic_enable_T = and(io.valid, control.enable) @[difftest/src/main/scala/DPIC.scala 275:27]
    dpic.enable <= _dpic_enable_T @[difftest/src/main/scala/DPIC.scala 275:15]
    dpic.io.coreid <= io.bits.coreid @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.medeleg <= io.bits.medeleg @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.mideleg <= io.bits.mideleg @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.sscratch <= io.bits.sscratch @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.mscratch <= io.bits.mscratch @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.mie <= io.bits.mie @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.mip <= io.bits.mip @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.satp <= io.bits.satp @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.scause <= io.bits.scause @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.mcause <= io.bits.mcause @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.stvec <= io.bits.stvec @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.mtvec <= io.bits.mtvec @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.stval <= io.bits.stval @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.mtval <= io.bits.mtval @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.sepc <= io.bits.sepc @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.mepc <= io.bits.mepc @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.sstatus <= io.bits.sstatus @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.mstatus <= io.bits.mstatus @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.privilegeMode <= io.bits.privilegeMode @[difftest/src/main/scala/DPIC.scala 277:11]

  extmodule DifftestArchEvent :
    input clock : Clock
    input enable : UInt<1>
    input io : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>}
    defname = DifftestArchEvent

  module DummyDPICWrapper_2 :
    input clock : Clock
    input reset : Reset
    input control : { enable : UInt<1>} @[difftest/src/main/scala/DPIC.scala 271:19]
    input io : { valid : UInt<1>, bits : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>}} @[difftest/src/main/scala/DPIC.scala 272:14]

    inst dpic of DifftestArchEvent @[difftest/src/main/scala/DPIC.scala 273:20]
    dpic.clock <= clock @[difftest/src/main/scala/DPIC.scala 274:14]
    node _dpic_enable_T = and(io.valid, control.enable) @[difftest/src/main/scala/DPIC.scala 275:27]
    dpic.enable <= _dpic_enable_T @[difftest/src/main/scala/DPIC.scala 275:15]
    dpic.io.coreid <= io.bits.coreid @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.exceptionInst <= io.bits.exceptionInst @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.exceptionPC <= io.bits.exceptionPC @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.exception <= io.bits.exception @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.interrupt <= io.bits.interrupt @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.valid <= io.bits.valid @[difftest/src/main/scala/DPIC.scala 277:11]

  module CSRDiffWrapper :
    input clock : Clock
    input reset : Reset
    output io : { flip csrState : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>}, flip archEvent : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 1042:18]

    wire difftest : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Difftest.scala 460:27]
    wire _difftest_bundle_WIRE : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.coreid <= UInt<8>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.medeleg <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.mideleg <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.sscratch <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.mscratch <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.mie <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.mip <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.satp <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.scause <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.mcause <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.stvec <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.mtvec <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.stval <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.mtval <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.sepc <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.mepc <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.sstatus <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.mstatus <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.privilegeMode <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    wire difftest_bundle : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:26]
    difftest_bundle <= _difftest_bundle_WIRE @[difftest/src/main/scala/Gateway.scala 136:26]
    wire _difftest_control_WIRE : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:44]
    _difftest_control_WIRE.enable <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 142:44]
    wire difftest_control : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:31]
    difftest_control <= _difftest_control_WIRE @[difftest/src/main/scala/Gateway.scala 142:31]
    difftest_control.enable <= UInt<1>("h1") @[difftest/src/main/scala/Gateway.scala 143:24]
    wire difftest_gen : { valid : UInt<1>, bits : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>}} @[difftest/src/main/scala/Difftest.scala 157:19]
    difftest_gen.valid <= UInt<1>("h1") @[difftest/src/main/scala/Difftest.scala 158:15]
    difftest_gen.bits <= difftest_bundle @[difftest/src/main/scala/Difftest.scala 159:14]
    inst difftest_module of DummyDPICWrapper_1 @[difftest/src/main/scala/DPIC.scala 299:24]
    difftest_module.clock <= clock
    difftest_module.reset <= reset
    difftest_module.control.enable <= difftest_control.enable @[difftest/src/main/scala/DPIC.scala 300:20]
    difftest_module.io.bits.coreid <= difftest_gen.bits.coreid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.medeleg <= difftest_gen.bits.medeleg @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.mideleg <= difftest_gen.bits.mideleg @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.sscratch <= difftest_gen.bits.sscratch @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.mscratch <= difftest_gen.bits.mscratch @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.mie <= difftest_gen.bits.mie @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.mip <= difftest_gen.bits.mip @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.satp <= difftest_gen.bits.satp @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.scause <= difftest_gen.bits.scause @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.mcause <= difftest_gen.bits.mcause @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.stvec <= difftest_gen.bits.stvec @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.mtvec <= difftest_gen.bits.mtvec @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.stval <= difftest_gen.bits.stval @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.mtval <= difftest_gen.bits.mtval @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.sepc <= difftest_gen.bits.sepc @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.mepc <= difftest_gen.bits.mepc @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.sstatus <= difftest_gen.bits.sstatus @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.mstatus <= difftest_gen.bits.mstatus @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.privilegeMode <= difftest_gen.bits.privilegeMode @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.valid <= difftest_gen.valid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_bundle <= difftest @[difftest/src/main/scala/Difftest.scala 462:27]
    reg difftest_REG : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>}, clock with :
      reset => (UInt<1>("h0"), difftest_REG) @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.coreid <= io.csrState.coreid @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.medeleg <= io.csrState.medeleg @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.mideleg <= io.csrState.mideleg @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.sscratch <= io.csrState.sscratch @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.mscratch <= io.csrState.mscratch @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.mie <= io.csrState.mie @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.mip <= io.csrState.mip @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.satp <= io.csrState.satp @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.scause <= io.csrState.scause @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.mcause <= io.csrState.mcause @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.stvec <= io.csrState.stvec @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.mtvec <= io.csrState.mtvec @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.stval <= io.csrState.stval @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.mtval <= io.csrState.mtval @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.sepc <= io.csrState.sepc @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.mepc <= io.csrState.mepc @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.sstatus <= io.csrState.sstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.mstatus <= io.csrState.mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest_REG.privilegeMode <= io.csrState.privilegeMode @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:26]
    difftest <= difftest_REG @[src/main/scala/nutcore/backend/fu/CSR.scala 1048:16]
    difftest.coreid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 1049:23]
    wire difftestArchEvent : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>} @[difftest/src/main/scala/Difftest.scala 460:27]
    wire _difftestArchEvent_bundle_WIRE : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftestArchEvent_bundle_WIRE.coreid <= UInt<8>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftestArchEvent_bundle_WIRE.exceptionInst <= UInt<32>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftestArchEvent_bundle_WIRE.exceptionPC <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftestArchEvent_bundle_WIRE.exception <= UInt<32>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftestArchEvent_bundle_WIRE.interrupt <= UInt<32>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftestArchEvent_bundle_WIRE.valid <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    wire difftestArchEvent_bundle : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:26]
    difftestArchEvent_bundle <= _difftestArchEvent_bundle_WIRE @[difftest/src/main/scala/Gateway.scala 136:26]
    wire _difftestArchEvent_control_WIRE : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:44]
    _difftestArchEvent_control_WIRE.enable <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 142:44]
    wire difftestArchEvent_control : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:31]
    difftestArchEvent_control <= _difftestArchEvent_control_WIRE @[difftest/src/main/scala/Gateway.scala 142:31]
    difftestArchEvent_control.enable <= UInt<1>("h1") @[difftest/src/main/scala/Gateway.scala 143:24]
    wire difftestArchEvent_gen : { valid : UInt<1>, bits : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>}} @[difftest/src/main/scala/Difftest.scala 157:19]
    difftestArchEvent_gen.valid <= difftestArchEvent_bundle.valid @[difftest/src/main/scala/Difftest.scala 158:15]
    difftestArchEvent_gen.bits <= difftestArchEvent_bundle @[difftest/src/main/scala/Difftest.scala 159:14]
    inst difftestArchEvent_module of DummyDPICWrapper_2 @[difftest/src/main/scala/DPIC.scala 299:24]
    difftestArchEvent_module.clock <= clock
    difftestArchEvent_module.reset <= reset
    difftestArchEvent_module.control.enable <= difftestArchEvent_control.enable @[difftest/src/main/scala/DPIC.scala 300:20]
    difftestArchEvent_module.io.bits.coreid <= difftestArchEvent_gen.bits.coreid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftestArchEvent_module.io.bits.exceptionInst <= difftestArchEvent_gen.bits.exceptionInst @[difftest/src/main/scala/DPIC.scala 301:15]
    difftestArchEvent_module.io.bits.exceptionPC <= difftestArchEvent_gen.bits.exceptionPC @[difftest/src/main/scala/DPIC.scala 301:15]
    difftestArchEvent_module.io.bits.exception <= difftestArchEvent_gen.bits.exception @[difftest/src/main/scala/DPIC.scala 301:15]
    difftestArchEvent_module.io.bits.interrupt <= difftestArchEvent_gen.bits.interrupt @[difftest/src/main/scala/DPIC.scala 301:15]
    difftestArchEvent_module.io.bits.valid <= difftestArchEvent_gen.bits.valid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftestArchEvent_module.io.valid <= difftestArchEvent_gen.valid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftestArchEvent_bundle <= difftestArchEvent @[difftest/src/main/scala/Difftest.scala 462:27]
    reg difftestArchEvent_REG : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>}, clock with :
      reset => (UInt<1>("h0"), difftestArchEvent_REG) @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:43]
    difftestArchEvent_REG.coreid <= io.archEvent.coreid @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:43]
    difftestArchEvent_REG.exceptionInst <= io.archEvent.exceptionInst @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:43]
    difftestArchEvent_REG.exceptionPC <= io.archEvent.exceptionPC @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:43]
    difftestArchEvent_REG.exception <= io.archEvent.exception @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:43]
    difftestArchEvent_REG.interrupt <= io.archEvent.interrupt @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:43]
    difftestArchEvent_REG.valid <= io.archEvent.valid @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:43]
    reg difftestArchEvent_REG_1 : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>}, clock with :
      reset => (UInt<1>("h0"), difftestArchEvent_REG_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:35]
    difftestArchEvent_REG_1.coreid <= difftestArchEvent_REG.coreid @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:35]
    difftestArchEvent_REG_1.exceptionInst <= difftestArchEvent_REG.exceptionInst @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:35]
    difftestArchEvent_REG_1.exceptionPC <= difftestArchEvent_REG.exceptionPC @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:35]
    difftestArchEvent_REG_1.exception <= difftestArchEvent_REG.exception @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:35]
    difftestArchEvent_REG_1.interrupt <= difftestArchEvent_REG.interrupt @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:35]
    difftestArchEvent_REG_1.valid <= difftestArchEvent_REG.valid @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:35]
    difftestArchEvent <= difftestArchEvent_REG_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 1052:25]
    difftestArchEvent.coreid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 1053:32]

  module CSR :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip cfIn : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, flip instrValid : UInt<1>, flip isBackendException : UInt<1>, flip illegalJump : { valid : UInt<1>, bits : UInt<64>}, flip dmemExceptionAddr : UInt<64>, xretIsIllegal : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, intrNO : UInt<64>, flip imemMMU : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, laf : UInt<1>, saf : UInt<1>}, flip dmemMMU : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, laf : UInt<1>, saf : UInt<1>}, wenFix : UInt<1>, isPerfRead : UInt<1>, isExit : UInt<1>, vmEnable : UInt<1>, flip rfWenReal : UInt<1>, sfence_vma_invalid : UInt<1>, wfi_invalid : UInt<1>} @[src/main/scala/nutcore/backend/fu/CSR.scala 200:14]

    reg csrNotImplemented : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 220:34]
    reg priviledgeMode : UInt<2>, clock with :
      reset => (reset, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:31]
    reg mtvec : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 266:22]
    reg mcounteren : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 268:27]
    reg mcause : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:23]
    reg mtval : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 270:22]
    reg mepc : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 273:21]
    reg mie : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 276:20]
    wire _mipWire_WIRE : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.s.u <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.s.s <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.s.h <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.s.m <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.t.u <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.t.s <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.t.h <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.t.m <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.e.u <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.e.s <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.e.h <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    _mipWire_WIRE.e.m <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 278:38]
    wire mipWire : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 278:25]
    mipWire <= _mipWire_WIRE @[src/main/scala/nutcore/backend/fu/CSR.scala 278:25]
    reg mipReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 279:24]
    node mip_lo_lo_hi = cat(mipWire.s.h, mipWire.s.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:22]
    node mip_lo_lo = cat(mip_lo_lo_hi, mipWire.s.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:22]
    node mip_lo_hi_hi = cat(mipWire.t.s, mipWire.t.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:22]
    node mip_lo_hi = cat(mip_lo_hi_hi, mipWire.s.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:22]
    node mip_lo = cat(mip_lo_hi, mip_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:22]
    node mip_hi_lo_hi = cat(mipWire.e.u, mipWire.t.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:22]
    node mip_hi_lo = cat(mip_hi_lo_hi, mipWire.t.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:22]
    node mip_hi_hi_hi = cat(mipWire.e.m, mipWire.e.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:22]
    node mip_hi_hi = cat(mip_hi_hi_hi, mipWire.e.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:22]
    node mip_hi = cat(mip_hi_hi, mip_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:22]
    node _mip_T = cat(mip_hi, mip_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:22]
    node _mip_T_1 = or(_mip_T, mipReg) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:29]
    wire mip : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    wire _mip_WIRE : UInt<12> @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    _mip_WIRE <= _mip_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_2 = bits(_mip_WIRE, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.s.u <= _mip_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_3 = bits(_mip_WIRE, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.s.s <= _mip_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_4 = bits(_mip_WIRE, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.s.h <= _mip_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_5 = bits(_mip_WIRE, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.s.m <= _mip_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_6 = bits(_mip_WIRE, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.t.u <= _mip_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_7 = bits(_mip_WIRE, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.t.s <= _mip_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_8 = bits(_mip_WIRE, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.t.h <= _mip_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_9 = bits(_mip_WIRE, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.t.m <= _mip_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_10 = bits(_mip_WIRE, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.e.u <= _mip_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_11 = bits(_mip_WIRE, 9, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.e.s <= _mip_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_12 = bits(_mip_WIRE, 10, 10) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.e.h <= _mip_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _mip_T_13 = bits(_mip_WIRE, 11, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    mip.e.m <= _mip_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 281:47]
    node _misaInitVal_T = shl(UInt<2>("h2"), 62) @[src/main/scala/nutcore/backend/fu/CSR.scala 283:45]
    node _misaInitVal_T_1 = shl(UInt<1>("h1"), 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 284:44]
    node _misaInitVal_T_2 = or(UInt<1>("h0"), _misaInitVal_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 288:75]
    node _misaInitVal_T_3 = shl(UInt<1>("h1"), 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 284:44]
    node _misaInitVal_T_4 = or(_misaInitVal_T_2, _misaInitVal_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 288:75]
    node _misaInitVal_T_5 = shl(UInt<1>("h1"), 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 284:44]
    node _misaInitVal_T_6 = or(_misaInitVal_T_4, _misaInitVal_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 288:75]
    node _misaInitVal_T_7 = shl(UInt<1>("h1"), 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 284:44]
    node _misaInitVal_T_8 = or(_misaInitVal_T_6, _misaInitVal_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 288:75]
    node _misaInitVal_T_9 = shl(UInt<1>("h1"), 12) @[src/main/scala/nutcore/backend/fu/CSR.scala 284:44]
    node _misaInitVal_T_10 = or(_misaInitVal_T_8, _misaInitVal_T_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 288:75]
    node _misaInitVal_T_11 = shl(UInt<1>("h1"), 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 284:44]
    node _misaInitVal_T_12 = or(_misaInitVal_T_10, _misaInitVal_T_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 288:75]
    node misaInitVal = or(_misaInitVal_T, _misaInitVal_T_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 288:35]
    reg misa : UInt<64>, clock with :
      reset => (reset, misaInitVal) @[src/main/scala/nutcore/backend/fu/CSR.scala 289:21]
    reg mvendorid : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 293:26]
    reg marchid : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 294:24]
    reg mimpid : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 295:23]
    reg mhartid : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 296:24]
    reg mstatus : UInt<64>, clock with :
      reset => (reset, UInt<36>("ha00001800")) @[src/main/scala/nutcore/backend/fu/CSR.scala 297:24]
    wire mstatusStruct : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    wire _mstatusStruct_WIRE : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    _mstatusStruct_WIRE <= mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T = bits(_mstatusStruct_WIRE, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.ie.u <= _mstatusStruct_T @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_1 = bits(_mstatusStruct_WIRE, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.ie.s <= _mstatusStruct_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_2 = bits(_mstatusStruct_WIRE, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.ie.h <= _mstatusStruct_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_3 = bits(_mstatusStruct_WIRE, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.ie.m <= _mstatusStruct_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_4 = bits(_mstatusStruct_WIRE, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.pie.u <= _mstatusStruct_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_5 = bits(_mstatusStruct_WIRE, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.pie.s <= _mstatusStruct_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_6 = bits(_mstatusStruct_WIRE, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.pie.h <= _mstatusStruct_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_7 = bits(_mstatusStruct_WIRE, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.pie.m <= _mstatusStruct_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_8 = bits(_mstatusStruct_WIRE, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.spp <= _mstatusStruct_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_9 = bits(_mstatusStruct_WIRE, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.hpp <= _mstatusStruct_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_10 = bits(_mstatusStruct_WIRE, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.mpp <= _mstatusStruct_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_11 = bits(_mstatusStruct_WIRE, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.fs <= _mstatusStruct_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_12 = bits(_mstatusStruct_WIRE, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.xs <= _mstatusStruct_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_13 = bits(_mstatusStruct_WIRE, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.mprv <= _mstatusStruct_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_14 = bits(_mstatusStruct_WIRE, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.sum <= _mstatusStruct_T_14 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_15 = bits(_mstatusStruct_WIRE, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.mxr <= _mstatusStruct_T_15 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_16 = bits(_mstatusStruct_WIRE, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.tvm <= _mstatusStruct_T_16 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_17 = bits(_mstatusStruct_WIRE, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.tw <= _mstatusStruct_T_17 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_18 = bits(_mstatusStruct_WIRE, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.tsr <= _mstatusStruct_T_18 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_19 = bits(_mstatusStruct_WIRE, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.pad0 <= _mstatusStruct_T_19 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_20 = bits(_mstatusStruct_WIRE, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.uxl <= _mstatusStruct_T_20 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_21 = bits(_mstatusStruct_WIRE, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.sxl <= _mstatusStruct_T_21 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_22 = bits(_mstatusStruct_WIRE, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.pad1 <= _mstatusStruct_T_22 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    node _mstatusStruct_T_23 = bits(_mstatusStruct_WIRE, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    mstatusStruct.sd <= _mstatusStruct_T_23 @[src/main/scala/nutcore/backend/fu/CSR.scala 318:39]
    wire _mstatusWMask_WIRE : UInt<1>[63] @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[0] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[1] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[2] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[3] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[4] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[5] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[6] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[7] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[8] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[9] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[10] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[11] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[12] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[13] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[14] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[15] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[16] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[17] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[18] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[19] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[20] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[21] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[22] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[23] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[24] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[25] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[26] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[27] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[28] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[29] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[30] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[31] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[32] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[33] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[34] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[35] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[36] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[37] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[38] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[39] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[40] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[41] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[42] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[43] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[44] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[45] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[46] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[47] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[48] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[49] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[50] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[51] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[52] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[53] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[54] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[55] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[56] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[57] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[58] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[59] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[60] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[61] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE[62] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    node mstatusWMask_lo_lo_lo_lo_hi = cat(_mstatusWMask_WIRE[2], _mstatusWMask_WIRE[1]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_lo_lo = cat(mstatusWMask_lo_lo_lo_lo_hi, _mstatusWMask_WIRE[0]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_lo_hi_lo = cat(_mstatusWMask_WIRE[4], _mstatusWMask_WIRE[3]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_lo_hi_hi = cat(_mstatusWMask_WIRE[6], _mstatusWMask_WIRE[5]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_lo_hi = cat(mstatusWMask_lo_lo_lo_hi_hi, mstatusWMask_lo_lo_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_lo = cat(mstatusWMask_lo_lo_lo_hi, mstatusWMask_lo_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_lo_lo = cat(_mstatusWMask_WIRE[8], _mstatusWMask_WIRE[7]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_lo_hi = cat(_mstatusWMask_WIRE[10], _mstatusWMask_WIRE[9]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_lo = cat(mstatusWMask_lo_lo_hi_lo_hi, mstatusWMask_lo_lo_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_hi_lo = cat(_mstatusWMask_WIRE[12], _mstatusWMask_WIRE[11]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_hi_hi = cat(_mstatusWMask_WIRE[14], _mstatusWMask_WIRE[13]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_hi = cat(mstatusWMask_lo_lo_hi_hi_hi, mstatusWMask_lo_lo_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi = cat(mstatusWMask_lo_lo_hi_hi, mstatusWMask_lo_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo = cat(mstatusWMask_lo_lo_hi, mstatusWMask_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_lo_lo = cat(_mstatusWMask_WIRE[16], _mstatusWMask_WIRE[15]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_lo_hi = cat(_mstatusWMask_WIRE[18], _mstatusWMask_WIRE[17]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_lo = cat(mstatusWMask_lo_hi_lo_lo_hi, mstatusWMask_lo_hi_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_hi_lo = cat(_mstatusWMask_WIRE[20], _mstatusWMask_WIRE[19]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_hi_hi = cat(_mstatusWMask_WIRE[22], _mstatusWMask_WIRE[21]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_hi = cat(mstatusWMask_lo_hi_lo_hi_hi, mstatusWMask_lo_hi_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo = cat(mstatusWMask_lo_hi_lo_hi, mstatusWMask_lo_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_lo_lo = cat(_mstatusWMask_WIRE[24], _mstatusWMask_WIRE[23]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_lo_hi = cat(_mstatusWMask_WIRE[26], _mstatusWMask_WIRE[25]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_lo = cat(mstatusWMask_lo_hi_hi_lo_hi, mstatusWMask_lo_hi_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_hi_lo = cat(_mstatusWMask_WIRE[28], _mstatusWMask_WIRE[27]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_hi_hi = cat(_mstatusWMask_WIRE[30], _mstatusWMask_WIRE[29]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_hi = cat(mstatusWMask_lo_hi_hi_hi_hi, mstatusWMask_lo_hi_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi = cat(mstatusWMask_lo_hi_hi_hi, mstatusWMask_lo_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi = cat(mstatusWMask_lo_hi_hi, mstatusWMask_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo = cat(mstatusWMask_lo_hi, mstatusWMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_lo_lo = cat(_mstatusWMask_WIRE[32], _mstatusWMask_WIRE[31]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_lo_hi = cat(_mstatusWMask_WIRE[34], _mstatusWMask_WIRE[33]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_lo = cat(mstatusWMask_hi_lo_lo_lo_hi, mstatusWMask_hi_lo_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_hi_lo = cat(_mstatusWMask_WIRE[36], _mstatusWMask_WIRE[35]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_hi_hi = cat(_mstatusWMask_WIRE[38], _mstatusWMask_WIRE[37]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_hi = cat(mstatusWMask_hi_lo_lo_hi_hi, mstatusWMask_hi_lo_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo = cat(mstatusWMask_hi_lo_lo_hi, mstatusWMask_hi_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_lo_lo = cat(_mstatusWMask_WIRE[40], _mstatusWMask_WIRE[39]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_lo_hi = cat(_mstatusWMask_WIRE[42], _mstatusWMask_WIRE[41]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_lo = cat(mstatusWMask_hi_lo_hi_lo_hi, mstatusWMask_hi_lo_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_hi_lo = cat(_mstatusWMask_WIRE[44], _mstatusWMask_WIRE[43]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_hi_hi = cat(_mstatusWMask_WIRE[46], _mstatusWMask_WIRE[45]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_hi = cat(mstatusWMask_hi_lo_hi_hi_hi, mstatusWMask_hi_lo_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi = cat(mstatusWMask_hi_lo_hi_hi, mstatusWMask_hi_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo = cat(mstatusWMask_hi_lo_hi, mstatusWMask_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_lo_lo = cat(_mstatusWMask_WIRE[48], _mstatusWMask_WIRE[47]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_lo_hi = cat(_mstatusWMask_WIRE[50], _mstatusWMask_WIRE[49]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_lo = cat(mstatusWMask_hi_hi_lo_lo_hi, mstatusWMask_hi_hi_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_hi_lo = cat(_mstatusWMask_WIRE[52], _mstatusWMask_WIRE[51]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_hi_hi = cat(_mstatusWMask_WIRE[54], _mstatusWMask_WIRE[53]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_hi = cat(mstatusWMask_hi_hi_lo_hi_hi, mstatusWMask_hi_hi_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo = cat(mstatusWMask_hi_hi_lo_hi, mstatusWMask_hi_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_lo_lo = cat(_mstatusWMask_WIRE[56], _mstatusWMask_WIRE[55]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_lo_hi = cat(_mstatusWMask_WIRE[58], _mstatusWMask_WIRE[57]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_lo = cat(mstatusWMask_hi_hi_hi_lo_hi, mstatusWMask_hi_hi_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_hi_lo = cat(_mstatusWMask_WIRE[60], _mstatusWMask_WIRE[59]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_hi_hi = cat(_mstatusWMask_WIRE[62], _mstatusWMask_WIRE[61]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_hi = cat(mstatusWMask_hi_hi_hi_hi_hi, mstatusWMask_hi_hi_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi = cat(mstatusWMask_hi_hi_hi_hi, mstatusWMask_hi_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi = cat(mstatusWMask_hi_hi_hi, mstatusWMask_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi = cat(mstatusWMask_hi_hi, mstatusWMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T = cat(mstatusWMask_hi, mstatusWMask_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T_1 = shr(_mstatusWMask_T, 36) @[src/main/scala/utils/BitUtils.scala 56:50]
    node _mstatusWMask_T_2 = shl(_mstatusWMask_T_1, 36) @[src/main/scala/utils/BitUtils.scala 56:57]
    wire _mstatusWMask_WIRE_1 : UInt<1>[36] @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[0] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[1] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[2] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[3] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[4] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[5] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[6] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[7] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[8] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[9] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[10] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[11] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[12] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[13] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[14] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[15] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[16] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[17] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[18] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[19] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[20] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[21] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[22] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[23] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[24] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[25] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[26] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[27] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[28] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[29] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[30] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[31] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[32] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[33] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[34] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_1[35] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    node mstatusWMask_lo_lo_lo_lo_1 = cat(_mstatusWMask_WIRE_1[1], _mstatusWMask_WIRE_1[0]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_lo_hi_1 = cat(_mstatusWMask_WIRE_1[3], _mstatusWMask_WIRE_1[2]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_lo_1 = cat(mstatusWMask_lo_lo_lo_hi_1, mstatusWMask_lo_lo_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_lo_1 = cat(_mstatusWMask_WIRE_1[5], _mstatusWMask_WIRE_1[4]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_hi_hi_1 = cat(_mstatusWMask_WIRE_1[8], _mstatusWMask_WIRE_1[7]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_hi_1 = cat(mstatusWMask_lo_lo_hi_hi_hi_1, _mstatusWMask_WIRE_1[6]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_1 = cat(mstatusWMask_lo_lo_hi_hi_1, mstatusWMask_lo_lo_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_1 = cat(mstatusWMask_lo_lo_hi_1, mstatusWMask_lo_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_lo_1 = cat(_mstatusWMask_WIRE_1[10], _mstatusWMask_WIRE_1[9]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_hi_1 = cat(_mstatusWMask_WIRE_1[12], _mstatusWMask_WIRE_1[11]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_1 = cat(mstatusWMask_lo_hi_lo_hi_1, mstatusWMask_lo_hi_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_lo_1 = cat(_mstatusWMask_WIRE_1[14], _mstatusWMask_WIRE_1[13]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_hi_hi_1 = cat(_mstatusWMask_WIRE_1[17], _mstatusWMask_WIRE_1[16]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_hi_1 = cat(mstatusWMask_lo_hi_hi_hi_hi_1, _mstatusWMask_WIRE_1[15]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_1 = cat(mstatusWMask_lo_hi_hi_hi_1, mstatusWMask_lo_hi_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_1 = cat(mstatusWMask_lo_hi_hi_1, mstatusWMask_lo_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_1 = cat(mstatusWMask_lo_hi_1, mstatusWMask_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_lo_1 = cat(_mstatusWMask_WIRE_1[19], _mstatusWMask_WIRE_1[18]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_hi_1 = cat(_mstatusWMask_WIRE_1[21], _mstatusWMask_WIRE_1[20]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_1 = cat(mstatusWMask_hi_lo_lo_hi_1, mstatusWMask_hi_lo_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_lo_1 = cat(_mstatusWMask_WIRE_1[23], _mstatusWMask_WIRE_1[22]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_hi_hi_1 = cat(_mstatusWMask_WIRE_1[26], _mstatusWMask_WIRE_1[25]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_hi_1 = cat(mstatusWMask_hi_lo_hi_hi_hi_1, _mstatusWMask_WIRE_1[24]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_1 = cat(mstatusWMask_hi_lo_hi_hi_1, mstatusWMask_hi_lo_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_1 = cat(mstatusWMask_hi_lo_hi_1, mstatusWMask_hi_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_lo_1 = cat(_mstatusWMask_WIRE_1[28], _mstatusWMask_WIRE_1[27]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_hi_1 = cat(_mstatusWMask_WIRE_1[30], _mstatusWMask_WIRE_1[29]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_1 = cat(mstatusWMask_hi_hi_lo_hi_1, mstatusWMask_hi_hi_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_lo_1 = cat(_mstatusWMask_WIRE_1[32], _mstatusWMask_WIRE_1[31]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_hi_hi_1 = cat(_mstatusWMask_WIRE_1[35], _mstatusWMask_WIRE_1[34]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_hi_1 = cat(mstatusWMask_hi_hi_hi_hi_hi_1, _mstatusWMask_WIRE_1[33]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_1 = cat(mstatusWMask_hi_hi_hi_hi_1, mstatusWMask_hi_hi_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_1 = cat(mstatusWMask_hi_hi_hi_1, mstatusWMask_hi_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_1 = cat(mstatusWMask_hi_hi_1, mstatusWMask_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T_3 = cat(mstatusWMask_hi_1, mstatusWMask_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T_4 = shr(_mstatusWMask_T_3, 32) @[src/main/scala/utils/BitUtils.scala 56:50]
    node _mstatusWMask_T_5 = shl(_mstatusWMask_T_4, 32) @[src/main/scala/utils/BitUtils.scala 56:57]
    node _mstatusWMask_T_6 = or(_mstatusWMask_T_2, _mstatusWMask_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 330:27]
    wire _mstatusWMask_WIRE_2 : UInt<1>[32] @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[0] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[1] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[2] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[3] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[4] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[5] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[6] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[7] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[8] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[9] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[10] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[11] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[12] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[13] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[14] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[15] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[16] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[17] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[18] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[19] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[20] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[21] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[22] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[23] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[24] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[25] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[26] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[27] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[28] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[29] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[30] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_2[31] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    node mstatusWMask_lo_lo_lo_lo_2 = cat(_mstatusWMask_WIRE_2[1], _mstatusWMask_WIRE_2[0]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_lo_hi_2 = cat(_mstatusWMask_WIRE_2[3], _mstatusWMask_WIRE_2[2]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_lo_2 = cat(mstatusWMask_lo_lo_lo_hi_2, mstatusWMask_lo_lo_lo_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_lo_2 = cat(_mstatusWMask_WIRE_2[5], _mstatusWMask_WIRE_2[4]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_hi_2 = cat(_mstatusWMask_WIRE_2[7], _mstatusWMask_WIRE_2[6]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_2 = cat(mstatusWMask_lo_lo_hi_hi_2, mstatusWMask_lo_lo_hi_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_2 = cat(mstatusWMask_lo_lo_hi_2, mstatusWMask_lo_lo_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_lo_2 = cat(_mstatusWMask_WIRE_2[9], _mstatusWMask_WIRE_2[8]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_hi_2 = cat(_mstatusWMask_WIRE_2[11], _mstatusWMask_WIRE_2[10]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_2 = cat(mstatusWMask_lo_hi_lo_hi_2, mstatusWMask_lo_hi_lo_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_lo_2 = cat(_mstatusWMask_WIRE_2[13], _mstatusWMask_WIRE_2[12]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_hi_2 = cat(_mstatusWMask_WIRE_2[15], _mstatusWMask_WIRE_2[14]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_2 = cat(mstatusWMask_lo_hi_hi_hi_2, mstatusWMask_lo_hi_hi_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_2 = cat(mstatusWMask_lo_hi_hi_2, mstatusWMask_lo_hi_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_2 = cat(mstatusWMask_lo_hi_2, mstatusWMask_lo_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_lo_2 = cat(_mstatusWMask_WIRE_2[17], _mstatusWMask_WIRE_2[16]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_hi_2 = cat(_mstatusWMask_WIRE_2[19], _mstatusWMask_WIRE_2[18]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_2 = cat(mstatusWMask_hi_lo_lo_hi_2, mstatusWMask_hi_lo_lo_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_lo_2 = cat(_mstatusWMask_WIRE_2[21], _mstatusWMask_WIRE_2[20]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_hi_2 = cat(_mstatusWMask_WIRE_2[23], _mstatusWMask_WIRE_2[22]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_2 = cat(mstatusWMask_hi_lo_hi_hi_2, mstatusWMask_hi_lo_hi_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_2 = cat(mstatusWMask_hi_lo_hi_2, mstatusWMask_hi_lo_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_lo_2 = cat(_mstatusWMask_WIRE_2[25], _mstatusWMask_WIRE_2[24]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_hi_2 = cat(_mstatusWMask_WIRE_2[27], _mstatusWMask_WIRE_2[26]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_2 = cat(mstatusWMask_hi_hi_lo_hi_2, mstatusWMask_hi_hi_lo_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_lo_2 = cat(_mstatusWMask_WIRE_2[29], _mstatusWMask_WIRE_2[28]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_hi_2 = cat(_mstatusWMask_WIRE_2[31], _mstatusWMask_WIRE_2[30]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_2 = cat(mstatusWMask_hi_hi_hi_hi_2, mstatusWMask_hi_hi_hi_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_2 = cat(mstatusWMask_hi_hi_hi_2, mstatusWMask_hi_hi_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_2 = cat(mstatusWMask_hi_hi_2, mstatusWMask_hi_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T_7 = cat(mstatusWMask_hi_2, mstatusWMask_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T_8 = shr(_mstatusWMask_T_7, 23) @[src/main/scala/utils/BitUtils.scala 56:50]
    node _mstatusWMask_T_9 = shl(_mstatusWMask_T_8, 23) @[src/main/scala/utils/BitUtils.scala 56:57]
    node _mstatusWMask_T_10 = or(_mstatusWMask_T_6, _mstatusWMask_T_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 331:27]
    wire _mstatusWMask_WIRE_3 : UInt<1>[17] @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[0] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[1] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[2] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[3] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[4] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[5] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[6] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[7] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[8] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[9] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[10] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[11] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[12] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[13] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[14] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[15] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_3[16] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    node mstatusWMask_lo_lo_lo_3 = cat(_mstatusWMask_WIRE_3[1], _mstatusWMask_WIRE_3[0]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_hi_3 = cat(_mstatusWMask_WIRE_3[3], _mstatusWMask_WIRE_3[2]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_3 = cat(mstatusWMask_lo_lo_hi_3, mstatusWMask_lo_lo_lo_3) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_3 = cat(_mstatusWMask_WIRE_3[5], _mstatusWMask_WIRE_3[4]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_3 = cat(_mstatusWMask_WIRE_3[7], _mstatusWMask_WIRE_3[6]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_3 = cat(mstatusWMask_lo_hi_hi_3, mstatusWMask_lo_hi_lo_3) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_3 = cat(mstatusWMask_lo_hi_3, mstatusWMask_lo_lo_3) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_3 = cat(_mstatusWMask_WIRE_3[9], _mstatusWMask_WIRE_3[8]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_3 = cat(_mstatusWMask_WIRE_3[11], _mstatusWMask_WIRE_3[10]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_3 = cat(mstatusWMask_hi_lo_hi_3, mstatusWMask_hi_lo_lo_3) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_3 = cat(_mstatusWMask_WIRE_3[13], _mstatusWMask_WIRE_3[12]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_hi_3 = cat(_mstatusWMask_WIRE_3[16], _mstatusWMask_WIRE_3[15]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_3 = cat(mstatusWMask_hi_hi_hi_hi_3, _mstatusWMask_WIRE_3[14]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_3 = cat(mstatusWMask_hi_hi_hi_3, mstatusWMask_hi_hi_lo_3) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_3 = cat(mstatusWMask_hi_hi_3, mstatusWMask_hi_lo_3) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T_11 = cat(mstatusWMask_hi_3, mstatusWMask_lo_3) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T_12 = shr(_mstatusWMask_T_11, 15) @[src/main/scala/utils/BitUtils.scala 56:50]
    node _mstatusWMask_T_13 = shl(_mstatusWMask_T_12, 15) @[src/main/scala/utils/BitUtils.scala 56:57]
    node _mstatusWMask_T_14 = or(_mstatusWMask_T_10, _mstatusWMask_T_13) @[src/main/scala/nutcore/backend/fu/CSR.scala 332:27]
    wire _mstatusWMask_WIRE_4 : UInt<1>[15] @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[0] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[1] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[2] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[3] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[4] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[5] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[6] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[7] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[8] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[9] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[10] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[11] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[12] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[13] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_4[14] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    node mstatusWMask_lo_lo_hi_4 = cat(_mstatusWMask_WIRE_4[2], _mstatusWMask_WIRE_4[1]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_lo_4 = cat(mstatusWMask_lo_lo_hi_4, _mstatusWMask_WIRE_4[0]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_lo_4 = cat(_mstatusWMask_WIRE_4[4], _mstatusWMask_WIRE_4[3]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_4 = cat(_mstatusWMask_WIRE_4[6], _mstatusWMask_WIRE_4[5]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_4 = cat(mstatusWMask_lo_hi_hi_4, mstatusWMask_lo_hi_lo_4) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_4 = cat(mstatusWMask_lo_hi_4, mstatusWMask_lo_lo_4) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_lo_4 = cat(_mstatusWMask_WIRE_4[8], _mstatusWMask_WIRE_4[7]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_4 = cat(_mstatusWMask_WIRE_4[10], _mstatusWMask_WIRE_4[9]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_4 = cat(mstatusWMask_hi_lo_hi_4, mstatusWMask_hi_lo_lo_4) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_lo_4 = cat(_mstatusWMask_WIRE_4[12], _mstatusWMask_WIRE_4[11]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_4 = cat(_mstatusWMask_WIRE_4[14], _mstatusWMask_WIRE_4[13]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_4 = cat(mstatusWMask_hi_hi_hi_4, mstatusWMask_hi_hi_lo_4) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_4 = cat(mstatusWMask_hi_hi_4, mstatusWMask_hi_lo_4) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T_15 = cat(mstatusWMask_hi_4, mstatusWMask_lo_4) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T_16 = shr(_mstatusWMask_T_15, 13) @[src/main/scala/utils/BitUtils.scala 56:50]
    node _mstatusWMask_T_17 = shl(_mstatusWMask_T_16, 13) @[src/main/scala/utils/BitUtils.scala 56:57]
    node _mstatusWMask_T_18 = or(_mstatusWMask_T_14, _mstatusWMask_T_17) @[src/main/scala/nutcore/backend/fu/CSR.scala 333:27]
    wire _mstatusWMask_WIRE_5 : UInt<1>[11] @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_5[0] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_5[1] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_5[2] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_5[3] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_5[4] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_5[5] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_5[6] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_5[7] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_5[8] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_5[9] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusWMask_WIRE_5[10] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    node mstatusWMask_lo_lo_5 = cat(_mstatusWMask_WIRE_5[1], _mstatusWMask_WIRE_5[0]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_hi_5 = cat(_mstatusWMask_WIRE_5[4], _mstatusWMask_WIRE_5[3]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_hi_5 = cat(mstatusWMask_lo_hi_hi_5, _mstatusWMask_WIRE_5[2]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_lo_5 = cat(mstatusWMask_lo_hi_5, mstatusWMask_lo_lo_5) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_hi_5 = cat(_mstatusWMask_WIRE_5[7], _mstatusWMask_WIRE_5[6]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_lo_5 = cat(mstatusWMask_hi_lo_hi_5, _mstatusWMask_WIRE_5[5]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_hi_5 = cat(_mstatusWMask_WIRE_5[10], _mstatusWMask_WIRE_5[9]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_hi_5 = cat(mstatusWMask_hi_hi_hi_5, _mstatusWMask_WIRE_5[8]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusWMask_hi_5 = cat(mstatusWMask_hi_hi_5, mstatusWMask_hi_lo_5) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T_19 = cat(mstatusWMask_hi_5, mstatusWMask_lo_5) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusWMask_T_20 = shr(_mstatusWMask_T_19, 9) @[src/main/scala/utils/BitUtils.scala 56:50]
    node _mstatusWMask_T_21 = shl(_mstatusWMask_T_20, 9) @[src/main/scala/utils/BitUtils.scala 56:57]
    node _mstatusWMask_T_22 = or(_mstatusWMask_T_18, _mstatusWMask_T_21) @[src/main/scala/nutcore/backend/fu/CSR.scala 334:27]
    node _mstatusWMask_T_23 = shl(UInt<1>("h1"), 6) @[src/main/scala/utils/BitUtils.scala 59:10]
    node _mstatusWMask_T_24 = or(_mstatusWMask_T_22, _mstatusWMask_T_23) @[src/main/scala/nutcore/backend/fu/CSR.scala 335:27]
    node _mstatusWMask_T_25 = shl(UInt<1>("h1"), 4) @[src/main/scala/utils/BitUtils.scala 59:10]
    node _mstatusWMask_T_26 = or(_mstatusWMask_T_24, _mstatusWMask_T_25) @[src/main/scala/nutcore/backend/fu/CSR.scala 336:27]
    node _mstatusWMask_T_27 = shl(UInt<1>("h1"), 2) @[src/main/scala/utils/BitUtils.scala 59:10]
    node _mstatusWMask_T_28 = or(_mstatusWMask_T_26, _mstatusWMask_T_27) @[src/main/scala/nutcore/backend/fu/CSR.scala 337:27]
    node _mstatusWMask_T_29 = shl(UInt<1>("h1"), 0) @[src/main/scala/utils/BitUtils.scala 59:10]
    node _mstatusWMask_T_30 = or(_mstatusWMask_T_28, _mstatusWMask_T_29) @[src/main/scala/nutcore/backend/fu/CSR.scala 338:27]
    node _mstatusWMask_T_31 = cat(UInt<1>("h0"), _mstatusWMask_T_30) @[src/main/scala/utils/BitUtils.scala 49:41]
    node mstatusWMask = not(_mstatusWMask_T_31) @[src/main/scala/nutcore/backend/fu/CSR.scala 329:23]
    wire _mstatusMask_WIRE : UInt<1>[63] @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[0] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[1] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[2] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[3] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[4] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[5] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[6] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[7] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[8] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[9] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[10] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[11] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[12] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[13] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[14] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[15] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[16] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[17] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[18] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[19] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[20] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[21] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[22] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[23] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[24] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[25] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[26] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[27] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[28] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[29] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[30] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[31] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[32] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[33] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[34] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[35] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[36] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[37] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[38] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[39] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[40] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[41] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[42] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[43] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[44] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[45] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[46] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[47] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[48] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[49] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[50] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[51] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[52] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[53] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[54] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[55] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[56] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[57] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[58] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[59] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[60] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[61] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE[62] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    node mstatusMask_lo_lo_lo_lo_hi = cat(_mstatusMask_WIRE[2], _mstatusMask_WIRE[1]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_lo_lo = cat(mstatusMask_lo_lo_lo_lo_hi, _mstatusMask_WIRE[0]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_lo_hi_lo = cat(_mstatusMask_WIRE[4], _mstatusMask_WIRE[3]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_lo_hi_hi = cat(_mstatusMask_WIRE[6], _mstatusMask_WIRE[5]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_lo_hi = cat(mstatusMask_lo_lo_lo_hi_hi, mstatusMask_lo_lo_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_lo = cat(mstatusMask_lo_lo_lo_hi, mstatusMask_lo_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_hi_lo_lo = cat(_mstatusMask_WIRE[8], _mstatusMask_WIRE[7]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_hi_lo_hi = cat(_mstatusMask_WIRE[10], _mstatusMask_WIRE[9]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_hi_lo = cat(mstatusMask_lo_lo_hi_lo_hi, mstatusMask_lo_lo_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_hi_hi_lo = cat(_mstatusMask_WIRE[12], _mstatusMask_WIRE[11]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_hi_hi_hi = cat(_mstatusMask_WIRE[14], _mstatusMask_WIRE[13]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_hi_hi = cat(mstatusMask_lo_lo_hi_hi_hi, mstatusMask_lo_lo_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_hi = cat(mstatusMask_lo_lo_hi_hi, mstatusMask_lo_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo = cat(mstatusMask_lo_lo_hi, mstatusMask_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_lo_lo_lo = cat(_mstatusMask_WIRE[16], _mstatusMask_WIRE[15]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_lo_lo_hi = cat(_mstatusMask_WIRE[18], _mstatusMask_WIRE[17]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_lo_lo = cat(mstatusMask_lo_hi_lo_lo_hi, mstatusMask_lo_hi_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_lo_hi_lo = cat(_mstatusMask_WIRE[20], _mstatusMask_WIRE[19]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_lo_hi_hi = cat(_mstatusMask_WIRE[22], _mstatusMask_WIRE[21]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_lo_hi = cat(mstatusMask_lo_hi_lo_hi_hi, mstatusMask_lo_hi_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_lo = cat(mstatusMask_lo_hi_lo_hi, mstatusMask_lo_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_hi_lo_lo = cat(_mstatusMask_WIRE[24], _mstatusMask_WIRE[23]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_hi_lo_hi = cat(_mstatusMask_WIRE[26], _mstatusMask_WIRE[25]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_hi_lo = cat(mstatusMask_lo_hi_hi_lo_hi, mstatusMask_lo_hi_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_hi_hi_lo = cat(_mstatusMask_WIRE[28], _mstatusMask_WIRE[27]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_hi_hi_hi = cat(_mstatusMask_WIRE[30], _mstatusMask_WIRE[29]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_hi_hi = cat(mstatusMask_lo_hi_hi_hi_hi, mstatusMask_lo_hi_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_hi = cat(mstatusMask_lo_hi_hi_hi, mstatusMask_lo_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi = cat(mstatusMask_lo_hi_hi, mstatusMask_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo = cat(mstatusMask_lo_hi, mstatusMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_lo_lo_lo = cat(_mstatusMask_WIRE[32], _mstatusMask_WIRE[31]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_lo_lo_hi = cat(_mstatusMask_WIRE[34], _mstatusMask_WIRE[33]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_lo_lo = cat(mstatusMask_hi_lo_lo_lo_hi, mstatusMask_hi_lo_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_lo_hi_lo = cat(_mstatusMask_WIRE[36], _mstatusMask_WIRE[35]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_lo_hi_hi = cat(_mstatusMask_WIRE[38], _mstatusMask_WIRE[37]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_lo_hi = cat(mstatusMask_hi_lo_lo_hi_hi, mstatusMask_hi_lo_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_lo = cat(mstatusMask_hi_lo_lo_hi, mstatusMask_hi_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_hi_lo_lo = cat(_mstatusMask_WIRE[40], _mstatusMask_WIRE[39]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_hi_lo_hi = cat(_mstatusMask_WIRE[42], _mstatusMask_WIRE[41]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_hi_lo = cat(mstatusMask_hi_lo_hi_lo_hi, mstatusMask_hi_lo_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_hi_hi_lo = cat(_mstatusMask_WIRE[44], _mstatusMask_WIRE[43]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_hi_hi_hi = cat(_mstatusMask_WIRE[46], _mstatusMask_WIRE[45]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_hi_hi = cat(mstatusMask_hi_lo_hi_hi_hi, mstatusMask_hi_lo_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_hi = cat(mstatusMask_hi_lo_hi_hi, mstatusMask_hi_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo = cat(mstatusMask_hi_lo_hi, mstatusMask_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_lo_lo_lo = cat(_mstatusMask_WIRE[48], _mstatusMask_WIRE[47]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_lo_lo_hi = cat(_mstatusMask_WIRE[50], _mstatusMask_WIRE[49]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_lo_lo = cat(mstatusMask_hi_hi_lo_lo_hi, mstatusMask_hi_hi_lo_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_lo_hi_lo = cat(_mstatusMask_WIRE[52], _mstatusMask_WIRE[51]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_lo_hi_hi = cat(_mstatusMask_WIRE[54], _mstatusMask_WIRE[53]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_lo_hi = cat(mstatusMask_hi_hi_lo_hi_hi, mstatusMask_hi_hi_lo_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_lo = cat(mstatusMask_hi_hi_lo_hi, mstatusMask_hi_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_hi_lo_lo = cat(_mstatusMask_WIRE[56], _mstatusMask_WIRE[55]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_hi_lo_hi = cat(_mstatusMask_WIRE[58], _mstatusMask_WIRE[57]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_hi_lo = cat(mstatusMask_hi_hi_hi_lo_hi, mstatusMask_hi_hi_hi_lo_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_hi_hi_lo = cat(_mstatusMask_WIRE[60], _mstatusMask_WIRE[59]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_hi_hi_hi = cat(_mstatusMask_WIRE[62], _mstatusMask_WIRE[61]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_hi_hi = cat(mstatusMask_hi_hi_hi_hi_hi, mstatusMask_hi_hi_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_hi = cat(mstatusMask_hi_hi_hi_hi, mstatusMask_hi_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi = cat(mstatusMask_hi_hi_hi, mstatusMask_hi_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi = cat(mstatusMask_hi_hi, mstatusMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusMask_T = cat(mstatusMask_hi, mstatusMask_lo) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusMask_T_1 = shr(_mstatusMask_T, 36) @[src/main/scala/utils/BitUtils.scala 56:50]
    node _mstatusMask_T_2 = shl(_mstatusMask_T_1, 36) @[src/main/scala/utils/BitUtils.scala 56:57]
    wire _mstatusMask_WIRE_1 : UInt<1>[32] @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[0] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[1] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[2] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[3] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[4] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[5] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[6] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[7] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[8] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[9] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[10] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[11] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[12] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[13] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[14] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[15] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[16] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[17] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[18] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[19] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[20] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[21] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[22] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[23] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[24] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[25] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[26] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[27] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[28] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[29] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[30] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_1[31] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    node mstatusMask_lo_lo_lo_lo_1 = cat(_mstatusMask_WIRE_1[1], _mstatusMask_WIRE_1[0]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_lo_hi_1 = cat(_mstatusMask_WIRE_1[3], _mstatusMask_WIRE_1[2]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_lo_1 = cat(mstatusMask_lo_lo_lo_hi_1, mstatusMask_lo_lo_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_hi_lo_1 = cat(_mstatusMask_WIRE_1[5], _mstatusMask_WIRE_1[4]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_hi_hi_1 = cat(_mstatusMask_WIRE_1[7], _mstatusMask_WIRE_1[6]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_hi_1 = cat(mstatusMask_lo_lo_hi_hi_1, mstatusMask_lo_lo_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_lo_1 = cat(mstatusMask_lo_lo_hi_1, mstatusMask_lo_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_lo_lo_1 = cat(_mstatusMask_WIRE_1[9], _mstatusMask_WIRE_1[8]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_lo_hi_1 = cat(_mstatusMask_WIRE_1[11], _mstatusMask_WIRE_1[10]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_lo_1 = cat(mstatusMask_lo_hi_lo_hi_1, mstatusMask_lo_hi_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_hi_lo_1 = cat(_mstatusMask_WIRE_1[13], _mstatusMask_WIRE_1[12]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_hi_hi_1 = cat(_mstatusMask_WIRE_1[15], _mstatusMask_WIRE_1[14]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_hi_1 = cat(mstatusMask_lo_hi_hi_hi_1, mstatusMask_lo_hi_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_1 = cat(mstatusMask_lo_hi_hi_1, mstatusMask_lo_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_1 = cat(mstatusMask_lo_hi_1, mstatusMask_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_lo_lo_1 = cat(_mstatusMask_WIRE_1[17], _mstatusMask_WIRE_1[16]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_lo_hi_1 = cat(_mstatusMask_WIRE_1[19], _mstatusMask_WIRE_1[18]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_lo_1 = cat(mstatusMask_hi_lo_lo_hi_1, mstatusMask_hi_lo_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_hi_lo_1 = cat(_mstatusMask_WIRE_1[21], _mstatusMask_WIRE_1[20]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_hi_hi_1 = cat(_mstatusMask_WIRE_1[23], _mstatusMask_WIRE_1[22]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_hi_1 = cat(mstatusMask_hi_lo_hi_hi_1, mstatusMask_hi_lo_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_1 = cat(mstatusMask_hi_lo_hi_1, mstatusMask_hi_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_lo_lo_1 = cat(_mstatusMask_WIRE_1[25], _mstatusMask_WIRE_1[24]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_lo_hi_1 = cat(_mstatusMask_WIRE_1[27], _mstatusMask_WIRE_1[26]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_lo_1 = cat(mstatusMask_hi_hi_lo_hi_1, mstatusMask_hi_hi_lo_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_hi_lo_1 = cat(_mstatusMask_WIRE_1[29], _mstatusMask_WIRE_1[28]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_hi_hi_1 = cat(_mstatusMask_WIRE_1[31], _mstatusMask_WIRE_1[30]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_hi_1 = cat(mstatusMask_hi_hi_hi_hi_1, mstatusMask_hi_hi_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_1 = cat(mstatusMask_hi_hi_hi_1, mstatusMask_hi_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_1 = cat(mstatusMask_hi_hi_1, mstatusMask_hi_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusMask_T_3 = cat(mstatusMask_hi_1, mstatusMask_lo_1) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusMask_T_4 = shr(_mstatusMask_T_3, 23) @[src/main/scala/utils/BitUtils.scala 56:50]
    node _mstatusMask_T_5 = shl(_mstatusMask_T_4, 23) @[src/main/scala/utils/BitUtils.scala 56:57]
    node _mstatusMask_T_6 = or(_mstatusMask_T_2, _mstatusMask_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 342:27]
    wire _mstatusMask_WIRE_2 : UInt<1>[11] @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_2[0] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_2[1] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_2[2] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_2[3] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_2[4] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_2[5] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_2[6] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_2[7] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_2[8] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_2[9] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    _mstatusMask_WIRE_2[10] <= UInt<1>("h1") @[src/main/scala/utils/BitUtils.scala 56:13]
    node mstatusMask_lo_lo_2 = cat(_mstatusMask_WIRE_2[1], _mstatusMask_WIRE_2[0]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_hi_2 = cat(_mstatusMask_WIRE_2[4], _mstatusMask_WIRE_2[3]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_hi_2 = cat(mstatusMask_lo_hi_hi_2, _mstatusMask_WIRE_2[2]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_lo_2 = cat(mstatusMask_lo_hi_2, mstatusMask_lo_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_hi_2 = cat(_mstatusMask_WIRE_2[7], _mstatusMask_WIRE_2[6]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_lo_2 = cat(mstatusMask_hi_lo_hi_2, _mstatusMask_WIRE_2[5]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_hi_2 = cat(_mstatusMask_WIRE_2[10], _mstatusMask_WIRE_2[9]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_hi_2 = cat(mstatusMask_hi_hi_hi_2, _mstatusMask_WIRE_2[8]) @[src/main/scala/utils/BitUtils.scala 56:43]
    node mstatusMask_hi_2 = cat(mstatusMask_hi_hi_2, mstatusMask_hi_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusMask_T_7 = cat(mstatusMask_hi_2, mstatusMask_lo_2) @[src/main/scala/utils/BitUtils.scala 56:43]
    node _mstatusMask_T_8 = shr(_mstatusMask_T_7, 9) @[src/main/scala/utils/BitUtils.scala 56:50]
    node _mstatusMask_T_9 = shl(_mstatusMask_T_8, 9) @[src/main/scala/utils/BitUtils.scala 56:57]
    node _mstatusMask_T_10 = or(_mstatusMask_T_6, _mstatusMask_T_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 343:27]
    node _mstatusMask_T_11 = shl(UInt<1>("h1"), 6) @[src/main/scala/utils/BitUtils.scala 59:10]
    node _mstatusMask_T_12 = or(_mstatusMask_T_10, _mstatusMask_T_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 344:27]
    node _mstatusMask_T_13 = shl(UInt<1>("h1"), 4) @[src/main/scala/utils/BitUtils.scala 59:10]
    node _mstatusMask_T_14 = or(_mstatusMask_T_12, _mstatusMask_T_13) @[src/main/scala/nutcore/backend/fu/CSR.scala 345:27]
    node _mstatusMask_T_15 = shl(UInt<1>("h1"), 2) @[src/main/scala/utils/BitUtils.scala 59:10]
    node _mstatusMask_T_16 = or(_mstatusMask_T_14, _mstatusMask_T_15) @[src/main/scala/nutcore/backend/fu/CSR.scala 346:27]
    node _mstatusMask_T_17 = shl(UInt<1>("h1"), 0) @[src/main/scala/utils/BitUtils.scala 59:10]
    node _mstatusMask_T_18 = or(_mstatusMask_T_16, _mstatusMask_T_17) @[src/main/scala/nutcore/backend/fu/CSR.scala 347:27]
    node _mstatusMask_T_19 = cat(UInt<1>("h0"), _mstatusMask_T_18) @[src/main/scala/utils/BitUtils.scala 49:41]
    node mstatusMask = not(_mstatusMask_T_19) @[src/main/scala/nutcore/backend/fu/CSR.scala 341:22]
    reg medeleg : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 351:24]
    reg mideleg : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 352:24]
    reg mscratch : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 353:25]
    node sstatusWmask = and(UInt<64>("hc6122"), mstatusWMask) @[src/main/scala/nutcore/backend/fu/CSR.scala 367:39]
    node sstatusRmask = or(sstatusWmask, UInt<64>("h8000000300018000")) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:35]
    reg stvec : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 376:22]
    node sieMask = and(UInt<64>("h222"), mideleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 379:32]
    node sipMask = and(UInt<64>("h222"), mideleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 380:33]
    reg satp : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 382:21]
    node satpMask = cat(UInt<20>("h8ffff"), UInt<44>("hfffff")) @[src/main/scala/nutcore/backend/fu/CSR.scala 383:21]
    wire satpStruct : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/nutcore/backend/fu/CSR.scala 384:33]
    wire _satpStruct_WIRE : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 384:33]
    _satpStruct_WIRE <= satp @[src/main/scala/nutcore/backend/fu/CSR.scala 384:33]
    node _satpStruct_T = bits(_satpStruct_WIRE, 43, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 384:33]
    satpStruct.ppn <= _satpStruct_T @[src/main/scala/nutcore/backend/fu/CSR.scala 384:33]
    node _satpStruct_T_1 = bits(_satpStruct_WIRE, 59, 44) @[src/main/scala/nutcore/backend/fu/CSR.scala 384:33]
    satpStruct.asid <= _satpStruct_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 384:33]
    node _satpStruct_T_2 = bits(_satpStruct_WIRE, 63, 60) @[src/main/scala/nutcore/backend/fu/CSR.scala 384:33]
    satpStruct.mode <= _satpStruct_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 384:33]
    node _vmEnable_T = eq(satpStruct.mode, UInt<4>("h8")) @[src/main/scala/nutcore/backend/fu/CSR.scala 251:12]
    node _vmEnable_T_1 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 251:38]
    node vmEnable = and(_vmEnable_T, _vmEnable_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 251:20]
    reg sepc : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 388:21]
    reg scause : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 391:23]
    reg stval : UInt<64>, clock with :
      reset => (UInt<1>("h0"), stval) @[src/main/scala/nutcore/backend/fu/CSR.scala 392:18]
    reg sscratch : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 393:25]
    reg scounteren : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 394:27]
    reg uepc : UInt<64>, clock with :
      reset => (UInt<1>("h0"), uepc) @[src/main/scala/nutcore/backend/fu/CSR.scala 401:17]
    wire setLr : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 404:23]
    setLr <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 404:23]
    wire setLrVal : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 405:26]
    setLrVal <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 405:26]
    wire setLrAddr : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 406:27]
    setLrAddr is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 406:27]
    reg lr : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 407:19]
    reg lrAddr : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 408:23]
    when setLr : @[src/main/scala/nutcore/backend/fu/CSR.scala 415:14]
      lr <= setLrVal @[src/main/scala/nutcore/backend/fu/CSR.scala 416:8]
      lrAddr <= setLrAddr @[src/main/scala/nutcore/backend/fu/CSR.scala 417:12]
    reg perfCnts_0 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 424:47]
    reg perfCnts_1 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 424:47]
    reg perfCnts_2 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 424:47]
    node _T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_1 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_2 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_3 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_4 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_5 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_6 = bits(perfCnts_0, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 426:99]
    node _T_7 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_8 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_9 = bits(perfCnts_1, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 426:99]
    node _T_10 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_11 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_12 = bits(perfCnts_2, 63, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 426:99]
    node _T_13 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_14 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_15 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_16 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_17 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_18 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_19 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_20 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_21 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_22 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_23 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_24 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node lo_lo_hi = cat(mip.s.h, mip.s.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 467:27]
    node lo_lo = cat(lo_lo_hi, mip.s.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 467:27]
    node lo_hi_hi = cat(mip.t.s, mip.t.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 467:27]
    node lo_hi = cat(lo_hi_hi, mip.s.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 467:27]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 467:27]
    node hi_lo_hi = cat(mip.e.u, mip.t.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 467:27]
    node hi_lo = cat(hi_lo_hi, mip.t.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 467:27]
    node hi_hi_hi = cat(mip.e.m, mip.e.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 467:27]
    node hi_hi = cat(hi_hi_hi, mip.e.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 467:27]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 467:27]
    node _T_25 = cat(hi, lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 467:27]
    node _T_26 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_27 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_28 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_29 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_30 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_31 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_32 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_33 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_34 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_35 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_36 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_37 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_38 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_39 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_40 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_41 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_42 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_43 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_44 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node lo_lo_hi_1 = cat(mip.s.h, mip.s.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 493:27]
    node lo_lo_1 = cat(lo_lo_hi_1, mip.s.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 493:27]
    node lo_hi_hi_1 = cat(mip.t.s, mip.t.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 493:27]
    node lo_hi_1 = cat(lo_hi_hi_1, mip.s.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 493:27]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 493:27]
    node hi_lo_hi_1 = cat(mip.e.u, mip.t.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 493:27]
    node hi_lo_1 = cat(hi_lo_hi_1, mip.t.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 493:27]
    node hi_hi_hi_1 = cat(mip.e.m, mip.e.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 493:27]
    node hi_hi_1 = cat(hi_hi_hi_1, mip.e.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 493:27]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 493:27]
    node _T_45 = cat(hi_1, lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 493:27]
    node _T_46 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node addr = bits(io.in.bits.src2, 11, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 507:18]
    wire rdata : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 508:19]
    node _csri_T = bits(io.cfIn.instr, 19, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 509:35]
    node csri = cat(UInt<59>("h0"), _csri_T) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _wdata_T = or(rdata, io.in.bits.src1) @[src/main/scala/nutcore/backend/fu/CSR.scala 512:30]
    node _wdata_T_1 = not(io.in.bits.src1) @[src/main/scala/nutcore/backend/fu/CSR.scala 513:33]
    node _wdata_T_2 = and(rdata, _wdata_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 513:30]
    node _wdata_T_3 = or(rdata, csri) @[src/main/scala/nutcore/backend/fu/CSR.scala 515:30]
    node _wdata_T_4 = not(csri) @[src/main/scala/nutcore/backend/fu/CSR.scala 516:33]
    node _wdata_T_5 = and(rdata, _wdata_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 516:30]
    node _wdata_T_6 = eq(UInt<1>("h1"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_7 = eq(UInt<2>("h2"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_8 = eq(UInt<2>("h3"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_9 = eq(UInt<3>("h5"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_10 = eq(UInt<3>("h6"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_11 = eq(UInt<3>("h7"), io.in.bits.func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_12 = mux(_wdata_T_6, io.in.bits.src1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_13 = mux(_wdata_T_7, _wdata_T, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_14 = mux(_wdata_T_8, _wdata_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_15 = mux(_wdata_T_9, csri, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_16 = mux(_wdata_T_10, _wdata_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_17 = mux(_wdata_T_11, _wdata_T_5, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_18 = or(_wdata_T_12, _wdata_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_19 = or(_wdata_T_18, _wdata_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_20 = or(_wdata_T_19, _wdata_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_21 = or(_wdata_T_20, _wdata_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_22 = or(_wdata_T_21, _wdata_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire wdata : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wdata <= _wdata_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _satpLegalMode_WIRE : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/nutcore/backend/fu/CSR.scala 522:38]
    wire _satpLegalMode_WIRE_1 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 522:38]
    _satpLegalMode_WIRE_1 <= wdata @[src/main/scala/nutcore/backend/fu/CSR.scala 522:38]
    node _satpLegalMode_T = bits(_satpLegalMode_WIRE_1, 43, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 522:38]
    _satpLegalMode_WIRE.ppn <= _satpLegalMode_T @[src/main/scala/nutcore/backend/fu/CSR.scala 522:38]
    node _satpLegalMode_T_1 = bits(_satpLegalMode_WIRE_1, 59, 44) @[src/main/scala/nutcore/backend/fu/CSR.scala 522:38]
    _satpLegalMode_WIRE.asid <= _satpLegalMode_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 522:38]
    node _satpLegalMode_T_2 = bits(_satpLegalMode_WIRE_1, 63, 60) @[src/main/scala/nutcore/backend/fu/CSR.scala 522:38]
    _satpLegalMode_WIRE.mode <= _satpLegalMode_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 522:38]
    node _satpLegalMode_T_3 = eq(_satpLegalMode_WIRE.mode, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 522:60]
    wire _satpLegalMode_WIRE_2 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/nutcore/backend/fu/CSR.scala 522:87]
    wire _satpLegalMode_WIRE_3 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 522:87]
    _satpLegalMode_WIRE_3 <= wdata @[src/main/scala/nutcore/backend/fu/CSR.scala 522:87]
    node _satpLegalMode_T_4 = bits(_satpLegalMode_WIRE_3, 43, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 522:87]
    _satpLegalMode_WIRE_2.ppn <= _satpLegalMode_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 522:87]
    node _satpLegalMode_T_5 = bits(_satpLegalMode_WIRE_3, 59, 44) @[src/main/scala/nutcore/backend/fu/CSR.scala 522:87]
    _satpLegalMode_WIRE_2.asid <= _satpLegalMode_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 522:87]
    node _satpLegalMode_T_6 = bits(_satpLegalMode_WIRE_3, 63, 60) @[src/main/scala/nutcore/backend/fu/CSR.scala 522:87]
    _satpLegalMode_WIRE_2.mode <= _satpLegalMode_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 522:87]
    node _satpLegalMode_T_7 = eq(_satpLegalMode_WIRE_2.mode, UInt<4>("h8")) @[src/main/scala/nutcore/backend/fu/CSR.scala 522:109]
    node satpLegalMode = or(_satpLegalMode_T_3, _satpLegalMode_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 522:69]
    node wen_lo_lo_lo = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_lo_lo_hi = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_lo_lo = cat(wen_lo_lo_hi, wen_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_lo_hi_lo = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_lo_hi_hi = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_lo_hi = cat(wen_lo_hi_hi, wen_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_lo = cat(wen_lo_hi, wen_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_hi_lo_lo = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_hi_lo_hi = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_hi_lo = cat(wen_hi_lo_hi, wen_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_hi_hi_lo = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_hi_hi_hi = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_hi_hi = cat(wen_hi_hi_hi, wen_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node wen_hi = cat(wen_hi_hi, wen_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node _wen_T = cat(wen_hi, wen_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:45]
    node _wen_T_1 = orr(_wen_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:52]
    node _wen_T_2 = eq(_wen_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:23]
    node _wen_T_3 = and(io.in.valid, _wen_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:20]
    node _wen_T_4 = neq(io.in.bits.func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:64]
    node _wen_T_5 = and(_wen_T_3, _wen_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:56]
    node _wen_T_6 = eq(io.isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:86]
    node wen = and(_wen_T_5, _wen_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 525:83]
    node _isIllegalMode_T = bits(addr, 9, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 526:45]
    node isIllegalMode = lt(priviledgeMode, _isIllegalMode_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 526:39]
    node _isCSRRS_T = eq(io.in.bits.func, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/CSR.scala 531:22]
    node _isCSRRS_T_1 = eq(io.in.bits.func, UInt<3>("h6")) @[src/main/scala/nutcore/backend/fu/CSR.scala 531:48]
    node isCSRRS = or(_isCSRRS_T, _isCSRRS_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 531:40]
    node _isCSRRC_T = eq(io.in.bits.func, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 532:22]
    node _isCSRRC_T_1 = eq(io.in.bits.func, UInt<3>("h7")) @[src/main/scala/nutcore/backend/fu/CSR.scala 532:48]
    node isCSRRC = or(_isCSRRC_T, _isCSRRC_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 532:40]
    node _noWriteSideEffect_T = or(isCSRRS, isCSRRC) @[src/main/scala/nutcore/backend/fu/CSR.scala 533:36]
    node _noWriteSideEffect_T_1 = bits(io.cfIn.instr, 19, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 533:64]
    node _noWriteSideEffect_T_2 = eq(_noWriteSideEffect_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 533:73]
    node noWriteSideEffect = and(_noWriteSideEffect_T, _noWriteSideEffect_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 533:48]
    node _isIllegalWrite_T = bits(addr, 11, 10) @[src/main/scala/nutcore/backend/fu/CSR.scala 535:36]
    node _isIllegalWrite_T_1 = eq(_isIllegalWrite_T, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 535:45]
    node _isIllegalWrite_T_2 = and(wen, _isIllegalWrite_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 535:28]
    node _isIllegalWrite_T_3 = eq(noWriteSideEffect, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 535:61]
    node isIllegalWrite = and(_isIllegalWrite_T_2, _isIllegalWrite_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 535:58]
    node _tvm_T = neq(mstatusStruct.tvm, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 541:31]
    node _tvm_T_1 = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 541:57]
    node tvm = and(_tvm_T, _tvm_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 541:39]
    node _io_sfence_vma_invalid_T = eq(priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 542:43]
    node _io_sfence_vma_invalid_T_1 = or(_io_sfence_vma_invalid_T, tvm) @[src/main/scala/nutcore/backend/fu/CSR.scala 542:53]
    io.sfence_vma_invalid <= _io_sfence_vma_invalid_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 542:25]
    node _isIllegalTVM_T = and(tvm, wen) @[src/main/scala/nutcore/backend/fu/CSR.scala 543:27]
    node _isIllegalTVM_T_1 = eq(addr, UInt<9>("h180")) @[src/main/scala/nutcore/backend/fu/CSR.scala 543:42]
    node isIllegalTVM = and(_isIllegalTVM_T, _isIllegalTVM_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 543:34]
    node _isIllegalAccess_T = or(isIllegalMode, isIllegalWrite) @[src/main/scala/nutcore/backend/fu/CSR.scala 544:39]
    node isIllegalAccess = or(_isIllegalAccess_T, isIllegalTVM) @[src/main/scala/nutcore/backend/fu/CSR.scala 544:57]
    node _io_wfi_invalid_T = neq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 546:36]
    node _io_wfi_invalid_T_1 = and(_io_wfi_invalid_T, mstatusStruct.tw) @[src/main/scala/nutcore/backend/fu/CSR.scala 546:46]
    io.wfi_invalid <= _io_wfi_invalid_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 546:18]
    node _canWriteCSR_T = eq(isIllegalAccess, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 548:28]
    node _canWriteCSR_T_1 = and(wen, _canWriteCSR_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 548:25]
    node _canWriteCSR_T_2 = neq(addr, UInt<9>("h180")) @[src/main/scala/nutcore/backend/fu/CSR.scala 548:54]
    node _canWriteCSR_T_3 = or(_canWriteCSR_T_2, satpLegalMode) @[src/main/scala/nutcore/backend/fu/CSR.scala 548:65]
    node canWriteCSR = and(_canWriteCSR_T_1, _canWriteCSR_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 548:45]
    node _rdata_T = and(marchid, _T_28) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_1 = and(satp, _T_26) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_2 = and(sscratch, _T_19) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_3 = and(mcounteren, _T_37) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_4 = and(mvendorid, _T_27) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_5 = and(mie, sieMask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_6 = and(_T_25, sipMask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_7 = and(mstatus, sstatusRmask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_8 = and(mtvec, _T_35) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_9 = and(mstatus, mstatusMask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_10 = and(mimpid, _T_29) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_11 = and(mscratch, _T_39) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_12 = and(scause, _T_22) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_13 = and(medeleg, _T_32) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_14 = and(stvec, _T_15) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_15 = and(sepc, _T_20) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_16 = and(mcause, _T_42) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_17 = and(mie, _T_34) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_18 = and(perfCnts_1, _T_3) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_19 = and(stval, _T_24) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_20 = and(misa, _T_31) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_21 = and(perfCnts_0, _T_1) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_22 = and(_T_45, _T_46) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_23 = and(perfCnts_2, _T_5) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_24 = and(mideleg, _T_33) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_25 = and(mhartid, _T_30) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_26 = and(mepc, _T_40) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_27 = and(mtval, _T_44) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_28 = and(scounteren, _T_17) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_29 = eq(UInt<12>("hf12"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_30 = eq(UInt<9>("h180"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_31 = eq(UInt<9>("h140"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_32 = eq(UInt<10>("h306"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_33 = eq(UInt<12>("hf11"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_34 = eq(UInt<9>("h104"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_35 = eq(UInt<9>("h144"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_36 = eq(UInt<9>("h100"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_37 = eq(UInt<10>("h305"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_38 = eq(UInt<10>("h300"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_39 = eq(UInt<12>("hf13"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_40 = eq(UInt<10>("h340"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_41 = eq(UInt<9>("h142"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_42 = eq(UInt<10>("h302"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_43 = eq(UInt<9>("h105"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_44 = eq(UInt<9>("h141"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_45 = eq(UInt<10>("h342"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_46 = eq(UInt<10>("h304"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_47 = eq(UInt<12>("hb01"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_48 = eq(UInt<9>("h143"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_49 = eq(UInt<10>("h301"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_50 = eq(UInt<12>("hb00"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_51 = eq(UInt<10>("h344"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_52 = eq(UInt<12>("hb02"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_53 = eq(UInt<10>("h303"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_54 = eq(UInt<12>("hf14"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_55 = eq(UInt<10>("h341"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_56 = eq(UInt<10>("h343"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_57 = eq(UInt<9>("h106"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_58 = mux(_rdata_T_29, _rdata_T, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_59 = mux(_rdata_T_30, _rdata_T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_60 = mux(_rdata_T_31, _rdata_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_61 = mux(_rdata_T_32, _rdata_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_62 = mux(_rdata_T_33, _rdata_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_63 = mux(_rdata_T_34, _rdata_T_5, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_64 = mux(_rdata_T_35, _rdata_T_6, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_65 = mux(_rdata_T_36, _rdata_T_7, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_66 = mux(_rdata_T_37, _rdata_T_8, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_67 = mux(_rdata_T_38, _rdata_T_9, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_68 = mux(_rdata_T_39, _rdata_T_10, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_69 = mux(_rdata_T_40, _rdata_T_11, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_70 = mux(_rdata_T_41, _rdata_T_12, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_71 = mux(_rdata_T_42, _rdata_T_13, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_72 = mux(_rdata_T_43, _rdata_T_14, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_73 = mux(_rdata_T_44, _rdata_T_15, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_74 = mux(_rdata_T_45, _rdata_T_16, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_75 = mux(_rdata_T_46, _rdata_T_17, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_76 = mux(_rdata_T_47, _rdata_T_18, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_77 = mux(_rdata_T_48, _rdata_T_19, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_78 = mux(_rdata_T_49, _rdata_T_20, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_79 = mux(_rdata_T_50, _rdata_T_21, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_80 = mux(_rdata_T_51, _rdata_T_22, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_81 = mux(_rdata_T_52, _rdata_T_23, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_82 = mux(_rdata_T_53, _rdata_T_24, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_83 = mux(_rdata_T_54, _rdata_T_25, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_84 = mux(_rdata_T_55, _rdata_T_26, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_85 = mux(_rdata_T_56, _rdata_T_27, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_86 = mux(_rdata_T_57, _rdata_T_28, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_87 = or(_rdata_T_58, _rdata_T_59) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_88 = or(_rdata_T_87, _rdata_T_60) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_89 = or(_rdata_T_88, _rdata_T_61) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_90 = or(_rdata_T_89, _rdata_T_62) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_91 = or(_rdata_T_90, _rdata_T_63) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_92 = or(_rdata_T_91, _rdata_T_64) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_93 = or(_rdata_T_92, _rdata_T_65) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_94 = or(_rdata_T_93, _rdata_T_66) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_95 = or(_rdata_T_94, _rdata_T_67) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_96 = or(_rdata_T_95, _rdata_T_68) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_97 = or(_rdata_T_96, _rdata_T_69) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_98 = or(_rdata_T_97, _rdata_T_70) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_99 = or(_rdata_T_98, _rdata_T_71) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_100 = or(_rdata_T_99, _rdata_T_72) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_101 = or(_rdata_T_100, _rdata_T_73) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_102 = or(_rdata_T_101, _rdata_T_74) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_103 = or(_rdata_T_102, _rdata_T_75) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_104 = or(_rdata_T_103, _rdata_T_76) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_105 = or(_rdata_T_104, _rdata_T_77) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_106 = or(_rdata_T_105, _rdata_T_78) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_107 = or(_rdata_T_106, _rdata_T_79) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_108 = or(_rdata_T_107, _rdata_T_80) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_109 = or(_rdata_T_108, _rdata_T_81) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_110 = or(_rdata_T_109, _rdata_T_82) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_111 = or(_rdata_T_110, _rdata_T_83) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_112 = or(_rdata_T_111, _rdata_T_84) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_113 = or(_rdata_T_112, _rdata_T_85) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_114 = or(_rdata_T_113, _rdata_T_86) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _rdata_WIRE : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _rdata_WIRE <= _rdata_T_114 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    rdata <= _rdata_WIRE @[src/main/scala/utils/RegMap.scala 48:11]
    node _T_47 = eq(addr, UInt<9>("h180")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_48 = and(canWriteCSR, _T_47) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_48 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _satp_T = and(wdata, satpMask) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _satp_T_1 = not(satpMask) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _satp_T_2 = and(satp, _satp_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _satp_T_3 = or(_satp_T, _satp_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      satp <= _satp_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_49 = eq(addr, UInt<9>("h140")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_50 = and(canWriteCSR, _T_49) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_50 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _sscratch_T = and(wdata, _T_18) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _sscratch_T_1 = not(_T_18) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _sscratch_T_2 = and(sscratch, _sscratch_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _sscratch_T_3 = or(_sscratch_T, _sscratch_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      sscratch <= _sscratch_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_51 = eq(addr, UInt<10>("h306")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_52 = and(canWriteCSR, _T_51) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_52 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mcounteren_T = and(wdata, _T_36) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mcounteren_T_1 = not(_T_36) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mcounteren_T_2 = and(mcounteren, _mcounteren_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mcounteren_T_3 = or(_mcounteren_T, _mcounteren_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      mcounteren <= _mcounteren_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_53 = eq(addr, UInt<9>("h104")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_54 = and(canWriteCSR, _T_53) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_54 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mie_T = and(wdata, sieMask) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mie_T_1 = not(sieMask) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mie_T_2 = and(mie, _mie_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mie_T_3 = or(_mie_T, _mie_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      mie <= _mie_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_55 = eq(addr, UInt<9>("h100")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_56 = and(canWriteCSR, _T_55) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_56 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mstatus_T = and(wdata, sstatusWmask) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mstatus_T_1 = not(sstatusWmask) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mstatus_T_2 = and(mstatus, _mstatus_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mstatus_T_3 = or(_mstatus_T, _mstatus_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      wire _mstatus_mstatusOld_WIRE : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      wire _mstatus_mstatusOld_WIRE_1 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_1 <= _mstatus_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T = bits(_mstatus_mstatusOld_WIRE_1, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.ie.u <= _mstatus_mstatusOld_T @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_1 = bits(_mstatus_mstatusOld_WIRE_1, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.ie.s <= _mstatus_mstatusOld_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_2 = bits(_mstatus_mstatusOld_WIRE_1, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.ie.h <= _mstatus_mstatusOld_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_3 = bits(_mstatus_mstatusOld_WIRE_1, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.ie.m <= _mstatus_mstatusOld_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_4 = bits(_mstatus_mstatusOld_WIRE_1, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.pie.u <= _mstatus_mstatusOld_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_5 = bits(_mstatus_mstatusOld_WIRE_1, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.pie.s <= _mstatus_mstatusOld_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_6 = bits(_mstatus_mstatusOld_WIRE_1, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.pie.h <= _mstatus_mstatusOld_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_7 = bits(_mstatus_mstatusOld_WIRE_1, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.pie.m <= _mstatus_mstatusOld_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_8 = bits(_mstatus_mstatusOld_WIRE_1, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.spp <= _mstatus_mstatusOld_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_9 = bits(_mstatus_mstatusOld_WIRE_1, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.hpp <= _mstatus_mstatusOld_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_10 = bits(_mstatus_mstatusOld_WIRE_1, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.mpp <= _mstatus_mstatusOld_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_11 = bits(_mstatus_mstatusOld_WIRE_1, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.fs <= _mstatus_mstatusOld_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_12 = bits(_mstatus_mstatusOld_WIRE_1, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.xs <= _mstatus_mstatusOld_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_13 = bits(_mstatus_mstatusOld_WIRE_1, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.mprv <= _mstatus_mstatusOld_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_14 = bits(_mstatus_mstatusOld_WIRE_1, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.sum <= _mstatus_mstatusOld_T_14 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_15 = bits(_mstatus_mstatusOld_WIRE_1, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.mxr <= _mstatus_mstatusOld_T_15 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_16 = bits(_mstatus_mstatusOld_WIRE_1, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.tvm <= _mstatus_mstatusOld_T_16 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_17 = bits(_mstatus_mstatusOld_WIRE_1, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.tw <= _mstatus_mstatusOld_T_17 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_18 = bits(_mstatus_mstatusOld_WIRE_1, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.tsr <= _mstatus_mstatusOld_T_18 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_19 = bits(_mstatus_mstatusOld_WIRE_1, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.pad0 <= _mstatus_mstatusOld_T_19 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_20 = bits(_mstatus_mstatusOld_WIRE_1, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.uxl <= _mstatus_mstatusOld_T_20 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_21 = bits(_mstatus_mstatusOld_WIRE_1, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.sxl <= _mstatus_mstatusOld_T_21 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_22 = bits(_mstatus_mstatusOld_WIRE_1, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.pad1 <= _mstatus_mstatusOld_T_22 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_23 = bits(_mstatus_mstatusOld_WIRE_1, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE.sd <= _mstatus_mstatusOld_T_23 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      wire mstatus_mstatusOld : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 320:30]
      mstatus_mstatusOld <= _mstatus_mstatusOld_WIRE @[src/main/scala/nutcore/backend/fu/CSR.scala 320:30]
      node _mstatus_mppFix_T = eq(mstatus_mstatusOld.mpp, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/CSR.scala 324:37]
      node mstatus_mppFix = mux(_mstatus_mppFix_T, UInt<1>("h0"), mstatus_mstatusOld.mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 324:21]
      node _mstatus_mstatusNew_T = eq(mstatus_mstatusOld.fs, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:40]
      node _mstatus_mstatusNew_T_1 = bits(_mstatus_T_3, 62, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:60]
      node _mstatus_mstatusNew_T_2 = bits(_mstatus_T_3, 10, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:91]
      node mstatus_mstatusNew_lo = cat(mstatus_mppFix, _mstatus_mstatusNew_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:25]
      node mstatus_mstatusNew_hi = cat(_mstatus_mstatusNew_T, _mstatus_mstatusNew_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:25]
      node mstatus_mstatusNew = cat(mstatus_mstatusNew_hi, mstatus_mstatusNew_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:25]
      mstatus <= mstatus_mstatusNew @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_57 = eq(addr, UInt<10>("h305")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_58 = and(canWriteCSR, _T_57) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_58 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mtvec_T = and(wdata, UInt<64>("hfffffffffffffffc")) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mtvec_T_1 = not(UInt<64>("hfffffffffffffffc")) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mtvec_T_2 = and(mtvec, _mtvec_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mtvec_T_3 = or(_mtvec_T, _mtvec_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      mtvec <= _mtvec_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_59 = eq(addr, UInt<10>("h300")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_60 = and(canWriteCSR, _T_59) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_60 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mstatus_T_4 = and(wdata, mstatusWMask) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mstatus_T_5 = not(mstatusWMask) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mstatus_T_6 = and(mstatus, _mstatus_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mstatus_T_7 = or(_mstatus_T_4, _mstatus_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
      wire _mstatus_mstatusOld_WIRE_2 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      wire _mstatus_mstatusOld_WIRE_3 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_3 <= _mstatus_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_24 = bits(_mstatus_mstatusOld_WIRE_3, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.ie.u <= _mstatus_mstatusOld_T_24 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_25 = bits(_mstatus_mstatusOld_WIRE_3, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.ie.s <= _mstatus_mstatusOld_T_25 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_26 = bits(_mstatus_mstatusOld_WIRE_3, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.ie.h <= _mstatus_mstatusOld_T_26 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_27 = bits(_mstatus_mstatusOld_WIRE_3, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.ie.m <= _mstatus_mstatusOld_T_27 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_28 = bits(_mstatus_mstatusOld_WIRE_3, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.pie.u <= _mstatus_mstatusOld_T_28 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_29 = bits(_mstatus_mstatusOld_WIRE_3, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.pie.s <= _mstatus_mstatusOld_T_29 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_30 = bits(_mstatus_mstatusOld_WIRE_3, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.pie.h <= _mstatus_mstatusOld_T_30 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_31 = bits(_mstatus_mstatusOld_WIRE_3, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.pie.m <= _mstatus_mstatusOld_T_31 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_32 = bits(_mstatus_mstatusOld_WIRE_3, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.spp <= _mstatus_mstatusOld_T_32 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_33 = bits(_mstatus_mstatusOld_WIRE_3, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.hpp <= _mstatus_mstatusOld_T_33 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_34 = bits(_mstatus_mstatusOld_WIRE_3, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.mpp <= _mstatus_mstatusOld_T_34 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_35 = bits(_mstatus_mstatusOld_WIRE_3, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.fs <= _mstatus_mstatusOld_T_35 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_36 = bits(_mstatus_mstatusOld_WIRE_3, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.xs <= _mstatus_mstatusOld_T_36 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_37 = bits(_mstatus_mstatusOld_WIRE_3, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.mprv <= _mstatus_mstatusOld_T_37 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_38 = bits(_mstatus_mstatusOld_WIRE_3, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.sum <= _mstatus_mstatusOld_T_38 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_39 = bits(_mstatus_mstatusOld_WIRE_3, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.mxr <= _mstatus_mstatusOld_T_39 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_40 = bits(_mstatus_mstatusOld_WIRE_3, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.tvm <= _mstatus_mstatusOld_T_40 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_41 = bits(_mstatus_mstatusOld_WIRE_3, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.tw <= _mstatus_mstatusOld_T_41 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_42 = bits(_mstatus_mstatusOld_WIRE_3, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.tsr <= _mstatus_mstatusOld_T_42 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_43 = bits(_mstatus_mstatusOld_WIRE_3, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.pad0 <= _mstatus_mstatusOld_T_43 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_44 = bits(_mstatus_mstatusOld_WIRE_3, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.uxl <= _mstatus_mstatusOld_T_44 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_45 = bits(_mstatus_mstatusOld_WIRE_3, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.sxl <= _mstatus_mstatusOld_T_45 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_46 = bits(_mstatus_mstatusOld_WIRE_3, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.pad1 <= _mstatus_mstatusOld_T_46 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      node _mstatus_mstatusOld_T_47 = bits(_mstatus_mstatusOld_WIRE_3, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      _mstatus_mstatusOld_WIRE_2.sd <= _mstatus_mstatusOld_T_47 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:47]
      wire mstatus_mstatusOld_1 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 320:30]
      mstatus_mstatusOld_1 <= _mstatus_mstatusOld_WIRE_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 320:30]
      node _mstatus_mppFix_T_1 = eq(mstatus_mstatusOld_1.mpp, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/CSR.scala 324:37]
      node mstatus_mppFix_1 = mux(_mstatus_mppFix_T_1, UInt<1>("h0"), mstatus_mstatusOld_1.mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 324:21]
      node _mstatus_mstatusNew_T_3 = eq(mstatus_mstatusOld_1.fs, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:40]
      node _mstatus_mstatusNew_T_4 = bits(_mstatus_T_7, 62, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:60]
      node _mstatus_mstatusNew_T_5 = bits(_mstatus_T_7, 10, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:91]
      node mstatus_mstatusNew_lo_1 = cat(mstatus_mppFix_1, _mstatus_mstatusNew_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:25]
      node mstatus_mstatusNew_hi_1 = cat(_mstatus_mstatusNew_T_3, _mstatus_mstatusNew_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:25]
      node mstatus_mstatusNew_1 = cat(mstatus_mstatusNew_hi_1, mstatus_mstatusNew_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 325:25]
      mstatus <= mstatus_mstatusNew_1 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_61 = eq(addr, UInt<10>("h340")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_62 = and(canWriteCSR, _T_61) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_62 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mscratch_T = and(wdata, _T_38) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mscratch_T_1 = not(_T_38) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mscratch_T_2 = and(mscratch, _mscratch_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mscratch_T_3 = or(_mscratch_T, _mscratch_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      mscratch <= _mscratch_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_63 = eq(addr, UInt<9>("h142")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_64 = and(canWriteCSR, _T_63) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_64 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _scause_T = and(wdata, _T_21) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _scause_T_1 = not(_T_21) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _scause_T_2 = and(scause, _scause_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _scause_T_3 = or(_scause_T, _scause_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      scause <= _scause_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_65 = eq(addr, UInt<10>("h302")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_66 = and(canWriteCSR, _T_65) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_66 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _medeleg_T = and(wdata, UInt<64>("hb3ff")) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _medeleg_T_1 = not(UInt<64>("hb3ff")) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _medeleg_T_2 = and(medeleg, _medeleg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _medeleg_T_3 = or(_medeleg_T, _medeleg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      medeleg <= _medeleg_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_67 = eq(addr, UInt<9>("h105")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_68 = and(canWriteCSR, _T_67) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_68 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _stvec_T = and(wdata, UInt<64>("hfffffffffffffffc")) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _stvec_T_1 = not(UInt<64>("hfffffffffffffffc")) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _stvec_T_2 = and(stvec, _stvec_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _stvec_T_3 = or(_stvec_T, _stvec_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      stvec <= _stvec_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_69 = eq(addr, UInt<9>("h141")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_70 = and(canWriteCSR, _T_69) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_70 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _sepc_T = and(wdata, UInt<64>("hfffffffffffffffe")) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _sepc_T_1 = not(UInt<64>("hfffffffffffffffe")) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _sepc_T_2 = and(sepc, _sepc_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _sepc_T_3 = or(_sepc_T, _sepc_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      sepc <= _sepc_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_71 = eq(addr, UInt<10>("h342")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_72 = and(canWriteCSR, _T_71) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_72 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mcause_T = and(wdata, _T_41) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mcause_T_1 = not(_T_41) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mcause_T_2 = and(mcause, _mcause_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mcause_T_3 = or(_mcause_T, _mcause_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      mcause <= _mcause_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_73 = eq(addr, UInt<10>("h304")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_74 = and(canWriteCSR, _T_73) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_74 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mie_T_4 = and(wdata, UInt<64>("haaa")) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mie_T_5 = not(UInt<64>("haaa")) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mie_T_6 = and(mie, _mie_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mie_T_7 = or(_mie_T_4, _mie_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
      mie <= _mie_T_7 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_75 = eq(addr, UInt<12>("hb01")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_76 = and(canWriteCSR, _T_75) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_76 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_1_T = and(wdata, _T_2) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_1_T_1 = not(_T_2) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_1_T_2 = and(perfCnts_1, _perfCnts_1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_1_T_3 = or(_perfCnts_1_T, _perfCnts_1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      perfCnts_1 <= _perfCnts_1_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_77 = eq(addr, UInt<9>("h143")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_78 = and(canWriteCSR, _T_77) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_78 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _stval_T = and(wdata, _T_23) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _stval_T_1 = not(_T_23) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _stval_T_2 = and(stval, _stval_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _stval_T_3 = or(_stval_T, _stval_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      stval <= _stval_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_79 = eq(addr, UInt<12>("hb00")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_80 = and(canWriteCSR, _T_79) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_80 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_0_T = and(wdata, _T) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_0_T_1 = not(_T) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_0_T_2 = and(perfCnts_0, _perfCnts_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_0_T_3 = or(_perfCnts_0_T, _perfCnts_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      perfCnts_0 <= _perfCnts_0_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_81 = eq(addr, UInt<12>("hb02")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_82 = and(canWriteCSR, _T_81) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_82 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _perfCnts_2_T = and(wdata, _T_4) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _perfCnts_2_T_1 = not(_T_4) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _perfCnts_2_T_2 = and(perfCnts_2, _perfCnts_2_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _perfCnts_2_T_3 = or(_perfCnts_2_T, _perfCnts_2_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      perfCnts_2 <= _perfCnts_2_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_83 = eq(addr, UInt<10>("h303")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_84 = and(canWriteCSR, _T_83) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_84 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mideleg_T = and(wdata, UInt<64>("h222")) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mideleg_T_1 = not(UInt<64>("h222")) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mideleg_T_2 = and(mideleg, _mideleg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mideleg_T_3 = or(_mideleg_T, _mideleg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      mideleg <= _mideleg_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_85 = eq(addr, UInt<10>("h341")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_86 = and(canWriteCSR, _T_85) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_86 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mepc_T = and(wdata, UInt<64>("hfffffffffffffffe")) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mepc_T_1 = not(UInt<64>("hfffffffffffffffe")) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mepc_T_2 = and(mepc, _mepc_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mepc_T_3 = or(_mepc_T, _mepc_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      mepc <= _mepc_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_87 = eq(addr, UInt<10>("h343")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_88 = and(canWriteCSR, _T_87) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_88 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mtval_T = and(wdata, _T_43) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mtval_T_1 = not(_T_43) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mtval_T_2 = and(mtval, _mtval_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mtval_T_3 = or(_mtval_T, _mtval_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      mtval <= _mtval_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_89 = eq(addr, UInt<9>("h106")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_90 = and(canWriteCSR, _T_89) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_90 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _scounteren_T = and(wdata, _T_16) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _scounteren_T_1 = not(_T_16) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _scounteren_T_2 = and(scounteren, _scounteren_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _scounteren_T_3 = or(_scounteren_T, _scounteren_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      scounteren <= _scounteren_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    wire isIllegalAddr : UInt<1> @[src/main/scala/utils/RegMap.scala 54:27]
    node _isIllegalAddr_illegalAddr_T = eq(UInt<12>("hf12"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_1 = mux(_isIllegalAddr_illegalAddr_T, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_2 = eq(UInt<9>("h180"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_3 = mux(_isIllegalAddr_illegalAddr_T_2, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_1) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_4 = eq(UInt<9>("h140"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_5 = mux(_isIllegalAddr_illegalAddr_T_4, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_6 = eq(UInt<10>("h306"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_7 = mux(_isIllegalAddr_illegalAddr_T_6, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_5) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_8 = eq(UInt<12>("hf11"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_9 = mux(_isIllegalAddr_illegalAddr_T_8, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_7) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_10 = eq(UInt<9>("h104"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_11 = mux(_isIllegalAddr_illegalAddr_T_10, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_9) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_12 = eq(UInt<9>("h144"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_13 = mux(_isIllegalAddr_illegalAddr_T_12, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_11) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_14 = eq(UInt<9>("h100"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_15 = mux(_isIllegalAddr_illegalAddr_T_14, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_13) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_16 = eq(UInt<10>("h305"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_17 = mux(_isIllegalAddr_illegalAddr_T_16, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_15) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_18 = eq(UInt<10>("h300"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_19 = mux(_isIllegalAddr_illegalAddr_T_18, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_17) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_20 = eq(UInt<12>("hf13"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_21 = mux(_isIllegalAddr_illegalAddr_T_20, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_19) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_22 = eq(UInt<10>("h340"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_23 = mux(_isIllegalAddr_illegalAddr_T_22, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_21) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_24 = eq(UInt<9>("h142"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_25 = mux(_isIllegalAddr_illegalAddr_T_24, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_23) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_26 = eq(UInt<10>("h302"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_27 = mux(_isIllegalAddr_illegalAddr_T_26, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_25) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_28 = eq(UInt<9>("h105"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_29 = mux(_isIllegalAddr_illegalAddr_T_28, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_27) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_30 = eq(UInt<9>("h141"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_31 = mux(_isIllegalAddr_illegalAddr_T_30, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_29) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_32 = eq(UInt<10>("h342"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_33 = mux(_isIllegalAddr_illegalAddr_T_32, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_31) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_34 = eq(UInt<10>("h304"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_35 = mux(_isIllegalAddr_illegalAddr_T_34, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_33) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_36 = eq(UInt<12>("hb01"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_37 = mux(_isIllegalAddr_illegalAddr_T_36, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_35) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_38 = eq(UInt<9>("h143"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_39 = mux(_isIllegalAddr_illegalAddr_T_38, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_37) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_40 = eq(UInt<10>("h301"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_41 = mux(_isIllegalAddr_illegalAddr_T_40, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_39) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_42 = eq(UInt<12>("hb00"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_43 = mux(_isIllegalAddr_illegalAddr_T_42, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_41) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_44 = eq(UInt<10>("h344"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_45 = mux(_isIllegalAddr_illegalAddr_T_44, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_43) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_46 = eq(UInt<12>("hb02"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_47 = mux(_isIllegalAddr_illegalAddr_T_46, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_45) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_48 = eq(UInt<10>("h303"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_49 = mux(_isIllegalAddr_illegalAddr_T_48, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_47) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_50 = eq(UInt<12>("hf14"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_51 = mux(_isIllegalAddr_illegalAddr_T_50, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_49) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_52 = eq(UInt<10>("h341"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_53 = mux(_isIllegalAddr_illegalAddr_T_52, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_51) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_54 = eq(UInt<10>("h343"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_55 = mux(_isIllegalAddr_illegalAddr_T_54, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_53) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_56 = eq(UInt<9>("h106"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_57 = mux(_isIllegalAddr_illegalAddr_T_56, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_55) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    isIllegalAddr <= _isIllegalAddr_illegalAddr_T_57 @[src/main/scala/utils/RegMap.scala 56:17]
    node _resetSatp_T = eq(addr, UInt<9>("h180")) @[src/main/scala/nutcore/backend/fu/CSR.scala 552:24]
    node _resetSatp_T_1 = and(_resetSatp_T, wen) @[src/main/scala/nutcore/backend/fu/CSR.scala 552:35]
    node _resetSatp_T_2 = eq(isIllegalAccess, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 552:45]
    node resetSatp = and(_resetSatp_T_1, _resetSatp_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 552:42]
    io.out.bits <= rdata @[src/main/scala/nutcore/backend/fu/CSR.scala 553:15]
    node _io_isPerfRead_T = geq(addr, UInt<12>("hb00")) @[src/main/scala/nutcore/backend/fu/CSR.scala 554:41]
    node _io_isPerfRead_T_1 = and(io.out.valid, _io_isPerfRead_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 554:33]
    node _io_isPerfRead_T_2 = lt(addr, UInt<12>("hb03")) @[src/main/scala/nutcore/backend/fu/CSR.scala 554:60]
    node _io_isPerfRead_T_3 = and(_io_isPerfRead_T_1, _io_isPerfRead_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 554:52]
    io.isPerfRead <= _io_isPerfRead_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 554:17]
    node _io_isExit_T = eq(addr, UInt<10>("h344")) @[src/main/scala/nutcore/backend/fu/CSR.scala 555:38]
    node _io_isExit_T_1 = eq(addr, UInt<9>("h144")) @[src/main/scala/nutcore/backend/fu/CSR.scala 555:56]
    node _io_isExit_T_2 = or(_io_isExit_T, _io_isExit_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 555:48]
    node _io_isExit_T_3 = and(io.out.valid, _io_isExit_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 555:29]
    node _io_isExit_T_4 = neq(io.in.bits.func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 555:75]
    node _io_isExit_T_5 = and(_io_isExit_T_3, _io_isExit_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 555:67]
    node _io_isExit_T_6 = eq(isIllegalAccess, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 556:13]
    node _io_isExit_T_7 = and(wen, _io_isExit_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 556:10]
    node _io_isExit_T_8 = eq(wen, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 556:33]
    node _io_isExit_T_9 = or(_io_isExit_T_7, _io_isExit_T_8) @[src/main/scala/nutcore/backend/fu/CSR.scala 556:30]
    node _io_isExit_T_10 = and(_io_isExit_T_5, _io_isExit_T_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 555:93]
    node _io_isExit_T_11 = and(_io_isExit_T_10, io.rfWenReal) @[src/main/scala/nutcore/backend/fu/CSR.scala 556:39]
    node _io_isExit_T_12 = neq(rdata, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 556:64]
    node _io_isExit_T_13 = and(_io_isExit_T_11, _io_isExit_T_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 556:55]
    io.isExit <= _io_isExit_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 555:13]
    node _T_91 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    wire rdataDummy : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 563:24]
    node _T_92 = eq(isIllegalAccess, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 564:62]
    node _T_93 = and(wen, _T_92) @[src/main/scala/nutcore/backend/fu/CSR.scala 564:59]
    node _rdataDummy_T = and(mipReg, _T_91) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdataDummy_T_1 = and(mipReg, sipMask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdataDummy_T_2 = eq(UInt<10>("h344"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataDummy_T_3 = eq(UInt<9>("h144"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataDummy_T_4 = mux(_rdataDummy_T_2, _rdataDummy_T, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataDummy_T_5 = mux(_rdataDummy_T_3, _rdataDummy_T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataDummy_T_6 = or(_rdataDummy_T_4, _rdataDummy_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _rdataDummy_WIRE : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _rdataDummy_WIRE <= _rdataDummy_T_6 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    rdataDummy <= _rdataDummy_WIRE @[src/main/scala/utils/RegMap.scala 48:11]
    node _T_94 = eq(addr, UInt<10>("h344")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_95 = and(_T_93, _T_94) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_95 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mipReg_T = and(wdata, UInt<64>("h77f")) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mipReg_T_1 = not(UInt<64>("h77f")) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mipReg_T_2 = and(mipReg, _mipReg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mipReg_T_3 = or(_mipReg_T, _mipReg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      mipReg <= _mipReg_T_3 @[src/main/scala/utils/RegMap.scala 50:76]
    node _T_96 = eq(addr, UInt<9>("h144")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_97 = and(_T_93, _T_96) @[src/main/scala/utils/RegMap.scala 50:56]
    when _T_97 : @[src/main/scala/utils/RegMap.scala 50:72]
      node _mipReg_T_4 = and(wdata, sipMask) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mipReg_T_5 = not(sipMask) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mipReg_T_6 = and(mipReg, _mipReg_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mipReg_T_7 = or(_mipReg_T_4, _mipReg_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
      mipReg <= _mipReg_T_7 @[src/main/scala/utils/RegMap.scala 50:76]
    wire ret : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 567:17]
    node _isEbreak_T = eq(addr, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:23]
    node _isEbreak_T_1 = eq(io.in.bits.func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:46]
    node _isEbreak_T_2 = and(_isEbreak_T, _isEbreak_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:38]
    node _isEbreak_T_3 = eq(io.isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:67]
    node _isEbreak_T_4 = and(_isEbreak_T_2, _isEbreak_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:64]
    node isEbreak_lo_lo_lo = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_lo_lo_hi = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_lo_lo = cat(isEbreak_lo_lo_hi, isEbreak_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_lo_hi_lo = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_lo_hi_hi = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_lo_hi = cat(isEbreak_lo_hi_hi, isEbreak_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_lo = cat(isEbreak_lo_hi, isEbreak_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_hi_lo_lo = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_hi_lo_hi = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_hi_lo = cat(isEbreak_hi_lo_hi, isEbreak_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_hi_hi_lo = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_hi_hi_hi = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_hi_hi = cat(isEbreak_hi_hi_hi, isEbreak_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node isEbreak_hi = cat(isEbreak_hi_hi, isEbreak_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node _isEbreak_T_5 = cat(isEbreak_hi, isEbreak_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:115]
    node _isEbreak_T_6 = orr(_isEbreak_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:122]
    node _isEbreak_T_7 = eq(_isEbreak_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:93]
    node isEbreak = and(_isEbreak_T_4, _isEbreak_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 568:90]
    node _isEcall_T = eq(addr, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:22]
    node _isEcall_T_1 = eq(io.in.bits.func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:44]
    node _isEcall_T_2 = and(_isEcall_T, _isEcall_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:36]
    node _isEcall_T_3 = eq(io.isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:65]
    node _isEcall_T_4 = and(_isEcall_T_2, _isEcall_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:62]
    node isEcall_lo_lo_lo = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_lo_lo_hi = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_lo_lo = cat(isEcall_lo_lo_hi, isEcall_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_lo_hi_lo = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_lo_hi_hi = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_lo_hi = cat(isEcall_lo_hi_hi, isEcall_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_lo = cat(isEcall_lo_hi, isEcall_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_hi_lo_lo = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_hi_lo_hi = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_hi_lo = cat(isEcall_hi_lo_hi, isEcall_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_hi_hi_lo = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_hi_hi_hi = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_hi_hi = cat(isEcall_hi_hi_hi, isEcall_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node isEcall_hi = cat(isEcall_hi_hi, isEcall_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node _isEcall_T_5 = cat(isEcall_hi, isEcall_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:113]
    node _isEcall_T_6 = orr(_isEcall_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:120]
    node _isEcall_T_7 = eq(_isEcall_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:91]
    node isEcall = and(_isEcall_T_4, _isEcall_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 569:88]
    node _isMret_T = eq(addr, UInt<10>("h302")) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:21]
    node _isMret_T_1 = eq(io.in.bits.func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:44]
    node _isMret_T_2 = and(_isMret_T, _isMret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:36]
    node _isMret_T_3 = eq(io.isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:65]
    node _isMret_T_4 = and(_isMret_T_2, _isMret_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:62]
    node isMret_lo_lo_lo = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_lo_lo_hi = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_lo_lo = cat(isMret_lo_lo_hi, isMret_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_lo_hi_lo = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_lo_hi_hi = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_lo_hi = cat(isMret_lo_hi_hi, isMret_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_lo = cat(isMret_lo_hi, isMret_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_hi_lo_lo = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_hi_lo_hi = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_hi_lo = cat(isMret_hi_lo_hi, isMret_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_hi_hi_lo = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_hi_hi_hi = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_hi_hi = cat(isMret_hi_hi_hi, isMret_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node isMret_hi = cat(isMret_hi_hi, isMret_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node _isMret_T_5 = cat(isMret_hi, isMret_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:113]
    node _isMret_T_6 = orr(_isMret_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:120]
    node _isMret_T_7 = eq(_isMret_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:91]
    node isMret = and(_isMret_T_4, _isMret_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 570:88]
    node _isSret_T = eq(addr, UInt<9>("h102")) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:21]
    node _isSret_T_1 = eq(io.in.bits.func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:44]
    node _isSret_T_2 = and(_isSret_T, _isSret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:36]
    node _isSret_T_3 = eq(io.isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:65]
    node _isSret_T_4 = and(_isSret_T_2, _isSret_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:62]
    node isSret_lo_lo_lo = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_lo_lo_hi = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_lo_lo = cat(isSret_lo_lo_hi, isSret_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_lo_hi_lo = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_lo_hi_hi = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_lo_hi = cat(isSret_lo_hi_hi, isSret_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_lo = cat(isSret_lo_hi, isSret_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_hi_lo_lo = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_hi_lo_hi = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_hi_lo = cat(isSret_hi_lo_hi, isSret_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_hi_hi_lo = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_hi_hi_hi = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_hi_hi = cat(isSret_hi_hi_hi, isSret_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node isSret_hi = cat(isSret_hi_hi, isSret_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node _isSret_T_5 = cat(isSret_hi, isSret_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:113]
    node _isSret_T_6 = orr(_isSret_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:120]
    node _isSret_T_7 = eq(_isSret_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:91]
    node isSret = and(_isSret_T_4, _isSret_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 571:88]
    node _isUret_T = eq(addr, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:21]
    node _isUret_T_1 = eq(io.in.bits.func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:44]
    node _isUret_T_2 = and(_isUret_T, _isUret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:36]
    node _isUret_T_3 = eq(io.isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:65]
    node _isUret_T_4 = and(_isUret_T_2, _isUret_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:62]
    node isUret_lo_lo_lo = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_lo_lo_hi = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_lo_lo = cat(isUret_lo_lo_hi, isUret_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_lo_hi_lo = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_lo_hi_hi = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_lo_hi = cat(isUret_lo_hi_hi, isUret_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_lo = cat(isUret_lo_hi, isUret_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_hi_lo_lo = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_hi_lo_hi = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_hi_lo = cat(isUret_hi_lo_hi, isUret_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_hi_hi_lo = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_hi_hi_hi = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_hi_hi = cat(isUret_hi_hi_hi, isUret_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node isUret_hi = cat(isUret_hi_hi, isUret_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node _isUret_T_5 = cat(isUret_hi, isUret_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:113]
    node _isUret_T_6 = orr(_isUret_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:120]
    node _isUret_T_7 = eq(_isUret_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:91]
    node isUret = and(_isUret_T_4, _isUret_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 572:88]
    reg c : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    c <= _c_T_1 @[src/main/scala/utils/GTimer.scala 25:7]
    io.imemMMU.priviledgeMode <= priviledgeMode @[src/main/scala/nutcore/backend/fu/CSR.scala 603:29]
    node _io_dmemMMU_priviledgeMode_T = bits(mstatusStruct.mprv, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 604:55]
    node _io_dmemMMU_priviledgeMode_T_1 = mux(_io_dmemMMU_priviledgeMode_T, mstatusStruct.mpp, priviledgeMode) @[src/main/scala/nutcore/backend/fu/CSR.scala 604:35]
    io.dmemMMU.priviledgeMode <= _io_dmemMMU_priviledgeMode_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:29]
    node _io_imemMMU_status_sum_T = bits(mstatusStruct.sum, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:46]
    io.imemMMU.status_sum <= _io_imemMMU_status_sum_T @[src/main/scala/nutcore/backend/fu/CSR.scala 605:25]
    node _io_dmemMMU_status_sum_T = bits(mstatusStruct.sum, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:46]
    io.dmemMMU.status_sum <= _io_dmemMMU_status_sum_T @[src/main/scala/nutcore/backend/fu/CSR.scala 606:25]
    io.imemMMU.status_mxr is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 607:25]
    node _io_dmemMMU_status_mxr_T = bits(mstatusStruct.mxr, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 608:46]
    io.dmemMMU.status_mxr <= _io_dmemMMU_status_mxr_T @[src/main/scala/nutcore/backend/fu/CSR.scala 608:25]
    wire hasInstrPageFault : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 610:31]
    wire hasLoadPageFault : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 611:30]
    wire hasStorePageFault : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 612:31]
    wire hasInstrAccessFault : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 613:33]
    wire hasLoadAccessFault : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 614:32]
    wire hasStoreAccessFault : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 615:33]
    wire hasStoreAddrMisaligned : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 616:36]
    wire hasLoadAddrMisaligned : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 617:35]
    wire exceptionPC : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 619:25]
    wire imemExceptionAddr : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 620:31]
    wire dmemExceptionAddr : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 621:31]
    wire lsuAddr : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 622:25]
    lsuAddr <= UInt<64>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 622:25]
    node _hasInstrPageFault_T = and(io.cfIn.exceptionVec[12], io.instrValid) @[src/main/scala/nutcore/backend/fu/CSR.scala 632:63]
    hasInstrPageFault <= _hasInstrPageFault_T @[src/main/scala/nutcore/backend/fu/CSR.scala 632:23]
    node _hasInstrAccessFault_T = and(io.cfIn.exceptionVec[1], io.instrValid) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:67]
    hasInstrAccessFault <= _hasInstrAccessFault_T @[src/main/scala/nutcore/backend/fu/CSR.scala 633:25]
    node _hasLoadPageFault_T = or(io.dmemMMU.loadPF, io.cfIn.exceptionVec[13]) @[src/main/scala/nutcore/backend/fu/CSR.scala 634:43]
    hasLoadPageFault <= _hasLoadPageFault_T @[src/main/scala/nutcore/backend/fu/CSR.scala 634:22]
    node _hasStorePageFault_T = or(io.dmemMMU.storePF, io.cfIn.exceptionVec[15]) @[src/main/scala/nutcore/backend/fu/CSR.scala 635:45]
    hasStorePageFault <= _hasStorePageFault_T @[src/main/scala/nutcore/backend/fu/CSR.scala 635:23]
    node _hasLoadAccessFault_T = or(io.dmemMMU.laf, io.cfIn.exceptionVec[5]) @[src/main/scala/nutcore/backend/fu/CSR.scala 636:42]
    hasLoadAccessFault <= _hasLoadAccessFault_T @[src/main/scala/nutcore/backend/fu/CSR.scala 636:24]
    node _hasStoreAccessFault_T = or(io.dmemMMU.saf, io.cfIn.exceptionVec[7]) @[src/main/scala/nutcore/backend/fu/CSR.scala 637:43]
    hasStoreAccessFault <= _hasStoreAccessFault_T @[src/main/scala/nutcore/backend/fu/CSR.scala 637:25]
    hasStoreAddrMisaligned <= io.cfIn.exceptionVec[6] @[src/main/scala/nutcore/backend/fu/CSR.scala 638:28]
    hasLoadAddrMisaligned <= io.cfIn.exceptionVec[4] @[src/main/scala/nutcore/backend/fu/CSR.scala 639:27]
    dmemExceptionAddr <= io.dmemExceptionAddr @[src/main/scala/nutcore/backend/fu/CSR.scala 640:23]
    node _imemExceptionAddr_T = add(io.cfIn.pc, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/CSR.scala 644:42]
    node _imemExceptionAddr_T_1 = tail(_imemExceptionAddr_T, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 644:42]
    node imemExceptionAddr_signBit = bits(_imemExceptionAddr_T_1, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imemExceptionAddr_T_2 = mux(imemExceptionAddr_signBit, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imemExceptionAddr_T_3 = cat(_imemExceptionAddr_T_2, _imemExceptionAddr_T_1) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imemExceptionAddr_T_4 = add(io.cfIn.pc, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/CSR.scala 644:75]
    node _imemExceptionAddr_T_5 = tail(_imemExceptionAddr_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 644:75]
    node _imemExceptionAddr_T_6 = cat(UInt<25>("h0"), _imemExceptionAddr_T_5) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _imemExceptionAddr_T_7 = mux(vmEnable, _imemExceptionAddr_T_3, _imemExceptionAddr_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 644:12]
    node imemExceptionAddr_signBit_1 = bits(io.cfIn.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imemExceptionAddr_T_8 = mux(imemExceptionAddr_signBit_1, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imemExceptionAddr_T_9 = cat(_imemExceptionAddr_T_8, io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imemExceptionAddr_T_10 = cat(UInt<25>("h0"), io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _imemExceptionAddr_T_11 = mux(vmEnable, _imemExceptionAddr_T_9, _imemExceptionAddr_T_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 645:12]
    node _imemExceptionAddr_T_12 = mux(io.cfIn.crossBoundaryFault, _imemExceptionAddr_T_7, _imemExceptionAddr_T_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:10]
    node _imemExceptionAddr_T_13 = mux(io.illegalJump.valid, io.illegalJump.bits, _imemExceptionAddr_T_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 641:29]
    imemExceptionAddr <= _imemExceptionAddr_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 641:23]
    node exceptionPC_signBit = bits(io.cfIn.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _exceptionPC_T = mux(exceptionPC_signBit, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _exceptionPC_T_1 = cat(_exceptionPC_T, io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _exceptionPC_T_2 = cat(UInt<25>("h0"), io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _exceptionPC_T_3 = mux(vmEnable, _exceptionPC_T_1, _exceptionPC_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:10]
    node _exceptionPC_T_4 = mux(io.illegalJump.valid, io.illegalJump.bits, _exceptionPC_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 648:23]
    exceptionPC <= _exceptionPC_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 648:17]
    wire mtip : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 658:22]
    mtip <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 658:22]
    wire meip : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 659:22]
    meip <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 659:22]
    wire msip : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 660:22]
    msip <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 660:22]
    mipWire.t.m <= mtip @[src/main/scala/nutcore/backend/fu/CSR.scala 664:15]
    mipWire.e.m <= meip @[src/main/scala/nutcore/backend/fu/CSR.scala 665:15]
    mipWire.s.m <= msip @[src/main/scala/nutcore/backend/fu/CSR.scala 666:15]
    wire mipRaiseIntr : { e : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, t : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, s : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 671:30]
    mipRaiseIntr <= mip @[src/main/scala/nutcore/backend/fu/CSR.scala 671:30]
    node _mipRaiseIntr_e_s_T = or(mip.e.s, meip) @[src/main/scala/nutcore/backend/fu/CSR.scala 672:31]
    mipRaiseIntr.e.s <= _mipRaiseIntr_e_s_T @[src/main/scala/nutcore/backend/fu/CSR.scala 672:20]
    node ideleg_lo_lo_hi = cat(mipRaiseIntr.s.h, mipRaiseIntr.s.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:41]
    node ideleg_lo_lo = cat(ideleg_lo_lo_hi, mipRaiseIntr.s.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:41]
    node ideleg_lo_hi_hi = cat(mipRaiseIntr.t.s, mipRaiseIntr.t.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:41]
    node ideleg_lo_hi = cat(ideleg_lo_hi_hi, mipRaiseIntr.s.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:41]
    node ideleg_lo = cat(ideleg_lo_hi, ideleg_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:41]
    node ideleg_hi_lo_hi = cat(mipRaiseIntr.e.u, mipRaiseIntr.t.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:41]
    node ideleg_hi_lo = cat(ideleg_hi_lo_hi, mipRaiseIntr.t.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:41]
    node ideleg_hi_hi_hi = cat(mipRaiseIntr.e.m, mipRaiseIntr.e.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:41]
    node ideleg_hi_hi = cat(ideleg_hi_hi_hi, mipRaiseIntr.e.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:41]
    node ideleg_hi = cat(ideleg_hi_hi, ideleg_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:41]
    node _ideleg_T = cat(ideleg_hi, ideleg_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:41]
    node ideleg = and(mideleg, _ideleg_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:26]
    wire intrVecEnable : UInt<1>[12] @[src/main/scala/nutcore/backend/fu/CSR.scala 678:27]
    node _T_98 = bits(ideleg, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_99 = bits(ideleg, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_100 = bits(ideleg, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_101 = bits(ideleg, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_102 = bits(ideleg, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_103 = bits(ideleg, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_104 = bits(ideleg, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_105 = bits(ideleg, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_106 = bits(ideleg, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_107 = bits(ideleg, 9, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_108 = bits(ideleg, 10, 10) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_109 = bits(ideleg, 11, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_110 = bits(ideleg, 12, 12) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_111 = bits(ideleg, 13, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_112 = bits(ideleg, 14, 14) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_113 = bits(ideleg, 15, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_114 = bits(ideleg, 16, 16) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_115 = bits(ideleg, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_116 = bits(ideleg, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_117 = bits(ideleg, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_118 = bits(ideleg, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_119 = bits(ideleg, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_120 = bits(ideleg, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_121 = bits(ideleg, 23, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_122 = bits(ideleg, 24, 24) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_123 = bits(ideleg, 25, 25) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_124 = bits(ideleg, 26, 26) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_125 = bits(ideleg, 27, 27) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_126 = bits(ideleg, 28, 28) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_127 = bits(ideleg, 29, 29) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_128 = bits(ideleg, 30, 30) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_129 = bits(ideleg, 31, 31) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_130 = bits(ideleg, 32, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_131 = bits(ideleg, 33, 33) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_132 = bits(ideleg, 34, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_133 = bits(ideleg, 35, 35) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_134 = bits(ideleg, 36, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_135 = bits(ideleg, 37, 37) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_136 = bits(ideleg, 38, 38) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_137 = bits(ideleg, 39, 39) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_138 = bits(ideleg, 40, 40) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_139 = bits(ideleg, 41, 41) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_140 = bits(ideleg, 42, 42) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_141 = bits(ideleg, 43, 43) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_142 = bits(ideleg, 44, 44) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_143 = bits(ideleg, 45, 45) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_144 = bits(ideleg, 46, 46) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_145 = bits(ideleg, 47, 47) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_146 = bits(ideleg, 48, 48) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_147 = bits(ideleg, 49, 49) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_148 = bits(ideleg, 50, 50) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_149 = bits(ideleg, 51, 51) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_150 = bits(ideleg, 52, 52) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_151 = bits(ideleg, 53, 53) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_152 = bits(ideleg, 54, 54) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_153 = bits(ideleg, 55, 55) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_154 = bits(ideleg, 56, 56) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_155 = bits(ideleg, 57, 57) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_156 = bits(ideleg, 58, 58) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_157 = bits(ideleg, 59, 59) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_158 = bits(ideleg, 60, 60) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_159 = bits(ideleg, 61, 61) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_160 = bits(ideleg, 62, 62) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _T_161 = bits(ideleg, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:28]
    node _intrVecEnable_0_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_0_T_1 = and(_intrVecEnable_0_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_0_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_0_T_3 = or(_intrVecEnable_0_T_1, _intrVecEnable_0_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_0_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_0_T_5 = and(_intrVecEnable_0_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_0_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_0_T_7 = or(_intrVecEnable_0_T_5, _intrVecEnable_0_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_0_T_8 = mux(_T_98, _intrVecEnable_0_T_3, _intrVecEnable_0_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[0] <= _intrVecEnable_0_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVecEnable_1_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_1_T_1 = and(_intrVecEnable_1_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_1_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_1_T_3 = or(_intrVecEnable_1_T_1, _intrVecEnable_1_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_1_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_1_T_5 = and(_intrVecEnable_1_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_1_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_1_T_7 = or(_intrVecEnable_1_T_5, _intrVecEnable_1_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_1_T_8 = mux(_T_99, _intrVecEnable_1_T_3, _intrVecEnable_1_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[1] <= _intrVecEnable_1_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVecEnable_2_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_2_T_1 = and(_intrVecEnable_2_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_2_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_2_T_3 = or(_intrVecEnable_2_T_1, _intrVecEnable_2_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_2_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_2_T_5 = and(_intrVecEnable_2_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_2_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_2_T_7 = or(_intrVecEnable_2_T_5, _intrVecEnable_2_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_2_T_8 = mux(_T_100, _intrVecEnable_2_T_3, _intrVecEnable_2_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[2] <= _intrVecEnable_2_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVecEnable_3_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_3_T_1 = and(_intrVecEnable_3_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_3_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_3_T_3 = or(_intrVecEnable_3_T_1, _intrVecEnable_3_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_3_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_3_T_5 = and(_intrVecEnable_3_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_3_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_3_T_7 = or(_intrVecEnable_3_T_5, _intrVecEnable_3_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_3_T_8 = mux(_T_101, _intrVecEnable_3_T_3, _intrVecEnable_3_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[3] <= _intrVecEnable_3_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVecEnable_4_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_4_T_1 = and(_intrVecEnable_4_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_4_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_4_T_3 = or(_intrVecEnable_4_T_1, _intrVecEnable_4_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_4_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_4_T_5 = and(_intrVecEnable_4_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_4_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_4_T_7 = or(_intrVecEnable_4_T_5, _intrVecEnable_4_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_4_T_8 = mux(_T_102, _intrVecEnable_4_T_3, _intrVecEnable_4_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[4] <= _intrVecEnable_4_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVecEnable_5_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_5_T_1 = and(_intrVecEnable_5_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_5_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_5_T_3 = or(_intrVecEnable_5_T_1, _intrVecEnable_5_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_5_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_5_T_5 = and(_intrVecEnable_5_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_5_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_5_T_7 = or(_intrVecEnable_5_T_5, _intrVecEnable_5_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_5_T_8 = mux(_T_103, _intrVecEnable_5_T_3, _intrVecEnable_5_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[5] <= _intrVecEnable_5_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVecEnable_6_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_6_T_1 = and(_intrVecEnable_6_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_6_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_6_T_3 = or(_intrVecEnable_6_T_1, _intrVecEnable_6_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_6_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_6_T_5 = and(_intrVecEnable_6_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_6_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_6_T_7 = or(_intrVecEnable_6_T_5, _intrVecEnable_6_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_6_T_8 = mux(_T_104, _intrVecEnable_6_T_3, _intrVecEnable_6_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[6] <= _intrVecEnable_6_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVecEnable_7_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_7_T_1 = and(_intrVecEnable_7_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_7_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_7_T_3 = or(_intrVecEnable_7_T_1, _intrVecEnable_7_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_7_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_7_T_5 = and(_intrVecEnable_7_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_7_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_7_T_7 = or(_intrVecEnable_7_T_5, _intrVecEnable_7_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_7_T_8 = mux(_T_105, _intrVecEnable_7_T_3, _intrVecEnable_7_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[7] <= _intrVecEnable_7_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVecEnable_8_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_8_T_1 = and(_intrVecEnable_8_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_8_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_8_T_3 = or(_intrVecEnable_8_T_1, _intrVecEnable_8_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_8_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_8_T_5 = and(_intrVecEnable_8_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_8_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_8_T_7 = or(_intrVecEnable_8_T_5, _intrVecEnable_8_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_8_T_8 = mux(_T_106, _intrVecEnable_8_T_3, _intrVecEnable_8_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[8] <= _intrVecEnable_8_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVecEnable_9_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_9_T_1 = and(_intrVecEnable_9_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_9_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_9_T_3 = or(_intrVecEnable_9_T_1, _intrVecEnable_9_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_9_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_9_T_5 = and(_intrVecEnable_9_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_9_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_9_T_7 = or(_intrVecEnable_9_T_5, _intrVecEnable_9_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_9_T_8 = mux(_T_107, _intrVecEnable_9_T_3, _intrVecEnable_9_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[9] <= _intrVecEnable_9_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVecEnable_10_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_10_T_1 = and(_intrVecEnable_10_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_10_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_10_T_3 = or(_intrVecEnable_10_T_1, _intrVecEnable_10_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_10_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_10_T_5 = and(_intrVecEnable_10_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_10_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_10_T_7 = or(_intrVecEnable_10_T_5, _intrVecEnable_10_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_10_T_8 = mux(_T_108, _intrVecEnable_10_T_3, _intrVecEnable_10_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[10] <= _intrVecEnable_10_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVecEnable_11_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:72]
    node _intrVecEnable_11_T_1 = and(_intrVecEnable_11_T, mstatusStruct.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:83]
    node _intrVecEnable_11_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:125]
    node _intrVecEnable_11_T_3 = or(_intrVecEnable_11_T_1, _intrVecEnable_11_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:106]
    node _intrVecEnable_11_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:53]
    node _intrVecEnable_11_T_5 = and(_intrVecEnable_11_T_4, mstatusStruct.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:64]
    node _intrVecEnable_11_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:106]
    node _intrVecEnable_11_T_7 = or(_intrVecEnable_11_T_5, _intrVecEnable_11_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:87]
    node _intrVecEnable_11_T_8 = mux(_T_109, _intrVecEnable_11_T_3, _intrVecEnable_11_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:51]
    intrVecEnable[11] <= _intrVecEnable_11_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 679:56]
    node _intrVec_T = bits(mie, 11, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:20]
    node intrVec_lo_lo_hi = cat(mipRaiseIntr.s.h, mipRaiseIntr.s.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:42]
    node intrVec_lo_lo = cat(intrVec_lo_lo_hi, mipRaiseIntr.s.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:42]
    node intrVec_lo_hi_hi = cat(mipRaiseIntr.t.s, mipRaiseIntr.t.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:42]
    node intrVec_lo_hi = cat(intrVec_lo_hi_hi, mipRaiseIntr.s.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:42]
    node intrVec_lo = cat(intrVec_lo_hi, intrVec_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:42]
    node intrVec_hi_lo_hi = cat(mipRaiseIntr.e.u, mipRaiseIntr.t.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:42]
    node intrVec_hi_lo = cat(intrVec_hi_lo_hi, mipRaiseIntr.t.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:42]
    node intrVec_hi_hi_hi = cat(mipRaiseIntr.e.m, mipRaiseIntr.e.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:42]
    node intrVec_hi_hi = cat(intrVec_hi_hi_hi, mipRaiseIntr.e.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:42]
    node intrVec_hi = cat(intrVec_hi_hi, intrVec_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:42]
    node _intrVec_T_1 = cat(intrVec_hi, intrVec_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:42]
    node _intrVec_T_2 = and(_intrVec_T, _intrVec_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:27]
    node intrVec_lo_lo_hi_1 = cat(intrVecEnable[2], intrVecEnable[1]) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:65]
    node intrVec_lo_lo_1 = cat(intrVec_lo_lo_hi_1, intrVecEnable[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:65]
    node intrVec_lo_hi_hi_1 = cat(intrVecEnable[5], intrVecEnable[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:65]
    node intrVec_lo_hi_1 = cat(intrVec_lo_hi_hi_1, intrVecEnable[3]) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:65]
    node intrVec_lo_1 = cat(intrVec_lo_hi_1, intrVec_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:65]
    node intrVec_hi_lo_hi_1 = cat(intrVecEnable[8], intrVecEnable[7]) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:65]
    node intrVec_hi_lo_1 = cat(intrVec_hi_lo_hi_1, intrVecEnable[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:65]
    node intrVec_hi_hi_hi_1 = cat(intrVecEnable[11], intrVecEnable[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:65]
    node intrVec_hi_hi_1 = cat(intrVec_hi_hi_hi_1, intrVecEnable[9]) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:65]
    node intrVec_hi_1 = cat(intrVec_hi_hi_1, intrVec_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:65]
    node _intrVec_T_3 = cat(intrVec_hi_1, intrVec_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:65]
    node intrVec = and(_intrVec_T_2, _intrVec_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 680:49]
    node _intrVecIDU_T = bits(intrVec, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:82]
    node _intrVecIDU_T_1 = bits(intrVec, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:82]
    node _intrVecIDU_T_2 = bits(intrVec, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:82]
    node _intrVecIDU_T_3 = bits(intrVec, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:82]
    node _intrVecIDU_T_4 = bits(intrVec, 9, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:82]
    node _intrVecIDU_T_5 = bits(intrVec, 11, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:82]
    wire _intrVecIDU_WIRE : UInt<1>[12] @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[0] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[1] <= _intrVecIDU_T @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[2] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[3] <= _intrVecIDU_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[4] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[5] <= _intrVecIDU_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[6] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[7] <= _intrVecIDU_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[8] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[9] <= _intrVecIDU_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[10] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    _intrVecIDU_WIRE[11] <= _intrVecIDU_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 681:40]
    node intrVecIDU_lo_lo_hi = cat(_intrVecIDU_WIRE[2], _intrVecIDU_WIRE[1]) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:100]
    node intrVecIDU_lo_lo = cat(intrVecIDU_lo_lo_hi, _intrVecIDU_WIRE[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:100]
    node intrVecIDU_lo_hi_hi = cat(_intrVecIDU_WIRE[5], _intrVecIDU_WIRE[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:100]
    node intrVecIDU_lo_hi = cat(intrVecIDU_lo_hi_hi, _intrVecIDU_WIRE[3]) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:100]
    node intrVecIDU_lo = cat(intrVecIDU_lo_hi, intrVecIDU_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:100]
    node intrVecIDU_hi_lo_hi = cat(_intrVecIDU_WIRE[8], _intrVecIDU_WIRE[7]) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:100]
    node intrVecIDU_hi_lo = cat(intrVecIDU_hi_lo_hi, _intrVecIDU_WIRE[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:100]
    node intrVecIDU_hi_hi_hi = cat(_intrVecIDU_WIRE[11], _intrVecIDU_WIRE[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:100]
    node intrVecIDU_hi_hi = cat(intrVecIDU_hi_hi_hi, _intrVecIDU_WIRE[9]) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:100]
    node intrVecIDU_hi = cat(intrVecIDU_hi_hi, intrVecIDU_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:100]
    node intrVecIDU = cat(intrVecIDU_hi, intrVecIDU_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 681:100]
    node _intrNO_T = mux(io.cfIn.intrVec[5], UInt<3>("h5"), UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 685:69]
    node _intrNO_T_1 = mux(io.cfIn.intrVec[9], UInt<4>("h9"), _intrNO_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 685:69]
    node _intrNO_T_2 = mux(io.cfIn.intrVec[1], UInt<1>("h1"), _intrNO_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 685:69]
    node _intrNO_T_3 = mux(io.cfIn.intrVec[7], UInt<3>("h7"), _intrNO_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 685:69]
    node _intrNO_T_4 = mux(io.cfIn.intrVec[11], UInt<4>("hb"), _intrNO_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 685:69]
    node intrNO = mux(io.cfIn.intrVec[3], UInt<2>("h3"), _intrNO_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 685:69]
    wire _raiseIntr_WIRE : UInt<1>[6] @[src/main/scala/nutcore/backend/fu/CSR.scala 687:26]
    _raiseIntr_WIRE[0] <= io.cfIn.intrVec[3] @[src/main/scala/nutcore/backend/fu/CSR.scala 687:26]
    _raiseIntr_WIRE[1] <= io.cfIn.intrVec[11] @[src/main/scala/nutcore/backend/fu/CSR.scala 687:26]
    _raiseIntr_WIRE[2] <= io.cfIn.intrVec[7] @[src/main/scala/nutcore/backend/fu/CSR.scala 687:26]
    _raiseIntr_WIRE[3] <= io.cfIn.intrVec[1] @[src/main/scala/nutcore/backend/fu/CSR.scala 687:26]
    _raiseIntr_WIRE[4] <= io.cfIn.intrVec[9] @[src/main/scala/nutcore/backend/fu/CSR.scala 687:26]
    _raiseIntr_WIRE[5] <= io.cfIn.intrVec[5] @[src/main/scala/nutcore/backend/fu/CSR.scala 687:26]
    node raiseIntr_lo_hi = cat(_raiseIntr_WIRE[2], _raiseIntr_WIRE[1]) @[src/main/scala/nutcore/backend/fu/CSR.scala 687:69]
    node raiseIntr_lo = cat(raiseIntr_lo_hi, _raiseIntr_WIRE[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 687:69]
    node raiseIntr_hi_hi = cat(_raiseIntr_WIRE[5], _raiseIntr_WIRE[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 687:69]
    node raiseIntr_hi = cat(raiseIntr_hi_hi, _raiseIntr_WIRE[3]) @[src/main/scala/nutcore/backend/fu/CSR.scala 687:69]
    node _raiseIntr_T = cat(raiseIntr_hi, raiseIntr_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 687:69]
    node raiseIntr = orr(_raiseIntr_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 687:76]
    node _illegalMret_T = and(io.in.valid, isMret) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:33]
    node _illegalMret_T_1 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:61]
    node illegalMret = and(_illegalMret_T, _illegalMret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 690:43]
    node _illegalSret_T = and(io.in.valid, isSret) @[src/main/scala/nutcore/backend/fu/CSR.scala 691:33]
    node _illegalSret_T_1 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 691:61]
    node illegalSret = and(_illegalSret_T, _illegalSret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 691:43]
    node _illegalSModeSret_T = and(io.in.valid, isSret) @[src/main/scala/nutcore/backend/fu/CSR.scala 692:38]
    node _illegalSModeSret_T_1 = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 692:66]
    node _illegalSModeSret_T_2 = and(_illegalSModeSret_T, _illegalSModeSret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 692:48]
    node _illegalSModeSret_T_3 = bits(mstatusStruct.tsr, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 692:97]
    node illegalSModeSret = and(_illegalSModeSret_T_2, _illegalSModeSret_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 692:76]
    node _isIllegalPrivOp_T = or(illegalMret, illegalSret) @[src/main/scala/nutcore/backend/fu/CSR.scala 693:37]
    node isIllegalPrivOp = or(_isIllegalPrivOp_T, illegalSModeSret) @[src/main/scala/nutcore/backend/fu/CSR.scala 693:52]
    wire csrExceptionVec : UInt<1>[16] @[src/main/scala/nutcore/backend/fu/CSR.scala 696:29]
    csrExceptionVec[0] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[1] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[2] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[3] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[4] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[5] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[6] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[7] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[8] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[9] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[10] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[11] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[12] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[13] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[14] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    csrExceptionVec[15] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 697:25]
    node _csrExceptionVec_3_T = and(io.in.valid, isEbreak) @[src/main/scala/nutcore/backend/fu/CSR.scala 698:46]
    csrExceptionVec[3] <= _csrExceptionVec_3_T @[src/main/scala/nutcore/backend/fu/CSR.scala 698:31]
    node _csrExceptionVec_11_T = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 699:45]
    node _csrExceptionVec_11_T_1 = and(_csrExceptionVec_11_T, io.in.valid) @[src/main/scala/nutcore/backend/fu/CSR.scala 699:55]
    node _csrExceptionVec_11_T_2 = and(_csrExceptionVec_11_T_1, isEcall) @[src/main/scala/nutcore/backend/fu/CSR.scala 699:70]
    csrExceptionVec[11] <= _csrExceptionVec_11_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 699:27]
    node _csrExceptionVec_9_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:45]
    node _csrExceptionVec_9_T_1 = and(_csrExceptionVec_9_T, io.in.valid) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:55]
    node _csrExceptionVec_9_T_2 = and(_csrExceptionVec_9_T_1, isEcall) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:70]
    csrExceptionVec[9] <= _csrExceptionVec_9_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:27]
    node _csrExceptionVec_8_T = eq(priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 701:45]
    node _csrExceptionVec_8_T_1 = and(_csrExceptionVec_8_T, io.in.valid) @[src/main/scala/nutcore/backend/fu/CSR.scala 701:55]
    node _csrExceptionVec_8_T_2 = and(_csrExceptionVec_8_T_1, isEcall) @[src/main/scala/nutcore/backend/fu/CSR.scala 701:70]
    csrExceptionVec[8] <= _csrExceptionVec_8_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 701:27]
    node _csrExceptionVec_2_T = or(isIllegalAddr, isIllegalAccess) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:52]
    node _csrExceptionVec_2_T_1 = and(_csrExceptionVec_2_T, wen) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:72]
    node _csrExceptionVec_2_T_2 = or(_csrExceptionVec_2_T_1, isIllegalPrivOp) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:79]
    node _csrExceptionVec_2_T_3 = eq(io.isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:102]
    node _csrExceptionVec_2_T_4 = and(_csrExceptionVec_2_T_2, _csrExceptionVec_2_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:99]
    csrExceptionVec[2] <= _csrExceptionVec_2_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 702:33]
    csrExceptionVec[13] <= hasLoadPageFault @[src/main/scala/nutcore/backend/fu/CSR.scala 703:34]
    csrExceptionVec[15] <= hasStorePageFault @[src/main/scala/nutcore/backend/fu/CSR.scala 704:35]
    csrExceptionVec[1] <= hasInstrAccessFault @[src/main/scala/nutcore/backend/fu/CSR.scala 705:37]
    csrExceptionVec[5] <= hasLoadAccessFault @[src/main/scala/nutcore/backend/fu/CSR.scala 706:36]
    csrExceptionVec[7] <= hasStoreAccessFault @[src/main/scala/nutcore/backend/fu/CSR.scala 707:37]
    node raiseExceptionVec_lo_lo_lo = cat(csrExceptionVec[1], csrExceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_lo_lo_hi = cat(csrExceptionVec[3], csrExceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_lo_lo = cat(raiseExceptionVec_lo_lo_hi, raiseExceptionVec_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_lo_hi_lo = cat(csrExceptionVec[5], csrExceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_lo_hi_hi = cat(csrExceptionVec[7], csrExceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_lo_hi = cat(raiseExceptionVec_lo_hi_hi, raiseExceptionVec_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_lo = cat(raiseExceptionVec_lo_hi, raiseExceptionVec_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_hi_lo_lo = cat(csrExceptionVec[9], csrExceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_hi_lo_hi = cat(csrExceptionVec[11], csrExceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_hi_lo = cat(raiseExceptionVec_hi_lo_hi, raiseExceptionVec_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_hi_hi_lo = cat(csrExceptionVec[13], csrExceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_hi_hi_hi = cat(csrExceptionVec[15], csrExceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_hi_hi = cat(raiseExceptionVec_hi_hi_hi, raiseExceptionVec_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_hi = cat(raiseExceptionVec_hi_hi, raiseExceptionVec_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node _raiseExceptionVec_T = cat(raiseExceptionVec_hi, raiseExceptionVec_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:43]
    node raiseExceptionVec_lo_lo_lo_1 = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_lo_lo_hi_1 = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_lo_lo_1 = cat(raiseExceptionVec_lo_lo_hi_1, raiseExceptionVec_lo_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_lo_hi_lo_1 = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_lo_hi_hi_1 = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_lo_hi_1 = cat(raiseExceptionVec_lo_hi_hi_1, raiseExceptionVec_lo_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_lo_1 = cat(raiseExceptionVec_lo_hi_1, raiseExceptionVec_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_hi_lo_lo_1 = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_hi_lo_hi_1 = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_hi_lo_1 = cat(raiseExceptionVec_hi_lo_hi_1, raiseExceptionVec_hi_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_hi_hi_lo_1 = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_hi_hi_hi_1 = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_hi_hi_1 = cat(raiseExceptionVec_hi_hi_hi_1, raiseExceptionVec_hi_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec_hi_1 = cat(raiseExceptionVec_hi_hi_1, raiseExceptionVec_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node _raiseExceptionVec_T_1 = cat(raiseExceptionVec_hi_1, raiseExceptionVec_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:68]
    node raiseExceptionVec = or(_raiseExceptionVec_T, _raiseExceptionVec_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:50]
    node raiseException = orr(raiseExceptionVec) @[src/main/scala/nutcore/backend/fu/CSR.scala 710:42]
    node _exceptionNO_T = bits(raiseExceptionVec, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_1 = mux(_exceptionNO_T, UInt<3>("h5"), UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_2 = bits(raiseExceptionVec, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_3 = mux(_exceptionNO_T_2, UInt<3>("h7"), _exceptionNO_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_4 = bits(raiseExceptionVec, 13, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_5 = mux(_exceptionNO_T_4, UInt<4>("hd"), _exceptionNO_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_6 = bits(raiseExceptionVec, 15, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_7 = mux(_exceptionNO_T_6, UInt<4>("hf"), _exceptionNO_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_8 = bits(raiseExceptionVec, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_9 = mux(_exceptionNO_T_8, UInt<3>("h4"), _exceptionNO_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_10 = bits(raiseExceptionVec, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_11 = mux(_exceptionNO_T_10, UInt<3>("h6"), _exceptionNO_T_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_12 = bits(raiseExceptionVec, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_13 = mux(_exceptionNO_T_12, UInt<4>("h8"), _exceptionNO_T_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_14 = bits(raiseExceptionVec, 9, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_15 = mux(_exceptionNO_T_14, UInt<4>("h9"), _exceptionNO_T_13) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_16 = bits(raiseExceptionVec, 11, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_17 = mux(_exceptionNO_T_16, UInt<4>("hb"), _exceptionNO_T_15) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_18 = bits(raiseExceptionVec, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_19 = mux(_exceptionNO_T_18, UInt<1>("h0"), _exceptionNO_T_17) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_20 = bits(raiseExceptionVec, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_21 = mux(_exceptionNO_T_20, UInt<2>("h2"), _exceptionNO_T_19) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_22 = bits(raiseExceptionVec, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_23 = mux(_exceptionNO_T_22, UInt<1>("h1"), _exceptionNO_T_21) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_24 = bits(raiseExceptionVec, 12, 12) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node _exceptionNO_T_25 = mux(_exceptionNO_T_24, UInt<4>("hc"), _exceptionNO_T_23) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    node _exceptionNO_T_26 = bits(raiseExceptionVec, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:92]
    node exceptionNO = mux(_exceptionNO_T_26, UInt<2>("h3"), _exceptionNO_T_25) @[src/main/scala/nutcore/backend/fu/CSR.scala 711:74]
    io.wenFix <= raiseException @[src/main/scala/nutcore/backend/fu/CSR.scala 712:13]
    node _causeNO_T = shl(raiseIntr, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 714:28]
    node _causeNO_T_1 = mux(raiseIntr, intrNO, exceptionNO) @[src/main/scala/nutcore/backend/fu/CSR.scala 714:53]
    node causeNO = or(_causeNO_T, _causeNO_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 714:48]
    node _io_intrNO_T = mux(raiseIntr, causeNO, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 715:19]
    io.intrNO <= _io_intrNO_T @[src/main/scala/nutcore/backend/fu/CSR.scala 715:13]
    node _raiseExceptionIntr_T = or(raiseException, raiseIntr) @[src/main/scala/nutcore/backend/fu/CSR.scala 717:44]
    node raiseExceptionIntr = and(_raiseExceptionIntr_T, io.instrValid) @[src/main/scala/nutcore/backend/fu/CSR.scala 717:58]
    wire retTarget : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 718:23]
    wire trapTarget : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 719:24]
    node redirectTarget_signBit = bits(io.cfIn.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _redirectTarget_T = mux(redirectTarget_signBit, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _redirectTarget_T_1 = cat(_redirectTarget_T, io.cfIn.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _redirectTarget_T_2 = add(_redirectTarget_T_1, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:31]
    node _redirectTarget_T_3 = tail(_redirectTarget_T_2, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 721:31]
    node _redirectTarget_T_4 = mux(raiseExceptionIntr, trapTarget, retTarget) @[src/main/scala/nutcore/backend/fu/CSR.scala 722:8]
    node redirectTarget = mux(resetSatp, _redirectTarget_T_3, _redirectTarget_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 720:27]
    node _io_redirect_valid_T = eq(io.in.bits.func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 727:39]
    node _io_redirect_valid_T_1 = and(io.in.valid, _io_redirect_valid_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 727:31]
    node _io_redirect_valid_T_2 = or(_io_redirect_valid_T_1, raiseExceptionIntr) @[src/main/scala/nutcore/backend/fu/CSR.scala 727:58]
    node _io_redirect_valid_T_3 = or(_io_redirect_valid_T_2, resetSatp) @[src/main/scala/nutcore/backend/fu/CSR.scala 727:80]
    io.redirect.valid <= _io_redirect_valid_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 727:21]
    io.redirect.rtype <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 728:21]
    io.redirect.target <= redirectTarget @[src/main/scala/nutcore/backend/fu/CSR.scala 729:22]
    reg redirectTargetReg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), redirectTargetReg) @[src/main/scala/nutcore/backend/fu/CSR.scala 733:36]
    when io.redirect.valid : @[src/main/scala/nutcore/backend/fu/CSR.scala 733:36]
      redirectTargetReg <= redirectTarget @[src/main/scala/nutcore/backend/fu/CSR.scala 733:36]
    node _addrNotLegal_T = bits(redirectTargetReg, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 735:52]
    node addrNotLegal_signBit = bits(_addrNotLegal_T, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _addrNotLegal_T_1 = mux(addrNotLegal_signBit, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _addrNotLegal_T_2 = cat(_addrNotLegal_T_1, _addrNotLegal_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _addrNotLegal_T_3 = neq(redirectTargetReg, _addrNotLegal_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 735:23]
    node _addrNotLegal_T_4 = bits(redirectTargetReg, 63, 39) @[src/main/scala/nutcore/backend/fu/CSR.scala 736:22]
    node _addrNotLegal_T_5 = orr(_addrNotLegal_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 736:44]
    node addrNotLegal = mux(vmEnable, _addrNotLegal_T_3, _addrNotLegal_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 734:25]
    reg hasIllegalXRET : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 738:31]
    reg isIllegalXRET_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isIllegalXRET_REG) @[src/main/scala/nutcore/backend/fu/CSR.scala 739:30]
    isIllegalXRET_REG <= io.redirect.valid @[src/main/scala/nutcore/backend/fu/CSR.scala 739:30]
    node isIllegalXRET = and(isIllegalXRET_REG, addrNotLegal) @[src/main/scala/nutcore/backend/fu/CSR.scala 739:50]
    when isIllegalXRET : @[src/main/scala/nutcore/backend/fu/CSR.scala 740:24]
      hasIllegalXRET <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 741:20]
    else :
      node _T_162 = and(io.xretIsIllegal.ready, io.xretIsIllegal.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T_162 : @[src/main/scala/nutcore/backend/fu/CSR.scala 742:38]
        hasIllegalXRET <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 743:20]
    io.xretIsIllegal.valid <= hasIllegalXRET @[src/main/scala/nutcore/backend/fu/CSR.scala 745:26]
    io.xretIsIllegal.bits <= redirectTargetReg @[src/main/scala/nutcore/backend/fu/CSR.scala 746:25]
    io.vmEnable <= vmEnable @[src/main/scala/nutcore/backend/fu/CSR.scala 747:15]
    node lo_lo_lo = cat(csrExceptionVec[1], csrExceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node lo_lo_hi_2 = cat(csrExceptionVec[3], csrExceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node lo_lo_2 = cat(lo_lo_hi_2, lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node lo_hi_lo = cat(csrExceptionVec[5], csrExceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node lo_hi_hi_2 = cat(csrExceptionVec[7], csrExceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node lo_hi_2 = cat(lo_hi_hi_2, lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node lo_2 = cat(lo_hi_2, lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node hi_lo_lo = cat(csrExceptionVec[9], csrExceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node hi_lo_hi_2 = cat(csrExceptionVec[11], csrExceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node hi_lo_2 = cat(hi_lo_hi_2, hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node hi_hi_lo = cat(csrExceptionVec[13], csrExceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node hi_hi_hi_2 = cat(csrExceptionVec[15], csrExceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node hi_hi_2 = cat(hi_hi_hi_2, hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node hi_2 = cat(hi_hi_2, hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node _T_163 = cat(hi_2, lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:67]
    node lo_lo_lo_1 = cat(io.cfIn.exceptionVec[1], io.cfIn.exceptionVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node lo_lo_hi_3 = cat(io.cfIn.exceptionVec[3], io.cfIn.exceptionVec[2]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node lo_lo_3 = cat(lo_lo_hi_3, lo_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node lo_hi_lo_1 = cat(io.cfIn.exceptionVec[5], io.cfIn.exceptionVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node lo_hi_hi_3 = cat(io.cfIn.exceptionVec[7], io.cfIn.exceptionVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node lo_hi_3 = cat(lo_hi_hi_3, lo_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node lo_3 = cat(lo_hi_3, lo_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node hi_lo_lo_1 = cat(io.cfIn.exceptionVec[9], io.cfIn.exceptionVec[8]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node hi_lo_hi_3 = cat(io.cfIn.exceptionVec[11], io.cfIn.exceptionVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node hi_lo_3 = cat(hi_lo_hi_3, hi_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node hi_hi_lo_1 = cat(io.cfIn.exceptionVec[13], io.cfIn.exceptionVec[12]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node hi_hi_hi_3 = cat(io.cfIn.exceptionVec[15], io.cfIn.exceptionVec[14]) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node hi_hi_3 = cat(hi_hi_hi_3, hi_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node hi_3 = cat(hi_hi_3, hi_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node _T_164 = cat(hi_3, lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 750:91]
    node lo_lo_hi_4 = cat(io.cfIn.intrVec[2], io.cfIn.intrVec[1]) @[src/main/scala/nutcore/backend/fu/CSR.scala 751:109]
    node lo_lo_4 = cat(lo_lo_hi_4, io.cfIn.intrVec[0]) @[src/main/scala/nutcore/backend/fu/CSR.scala 751:109]
    node lo_hi_hi_4 = cat(io.cfIn.intrVec[5], io.cfIn.intrVec[4]) @[src/main/scala/nutcore/backend/fu/CSR.scala 751:109]
    node lo_hi_4 = cat(lo_hi_hi_4, io.cfIn.intrVec[3]) @[src/main/scala/nutcore/backend/fu/CSR.scala 751:109]
    node lo_4 = cat(lo_hi_4, lo_lo_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 751:109]
    node hi_lo_hi_4 = cat(io.cfIn.intrVec[8], io.cfIn.intrVec[7]) @[src/main/scala/nutcore/backend/fu/CSR.scala 751:109]
    node hi_lo_4 = cat(hi_lo_hi_4, io.cfIn.intrVec[6]) @[src/main/scala/nutcore/backend/fu/CSR.scala 751:109]
    node hi_hi_hi_4 = cat(io.cfIn.intrVec[11], io.cfIn.intrVec[10]) @[src/main/scala/nutcore/backend/fu/CSR.scala 751:109]
    node hi_hi_4 = cat(hi_hi_hi_4, io.cfIn.intrVec[9]) @[src/main/scala/nutcore/backend/fu/CSR.scala 751:109]
    node hi_4 = cat(hi_hi_4, hi_lo_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 751:109]
    node _T_165 = cat(hi_4, lo_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 751:109]
    reg c_1 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    c_1 <= _c_T_3 @[src/main/scala/utils/GTimer.scala 25:7]
    node deleg = mux(raiseIntr, mideleg, medeleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 758:18]
    node _delegS_T = bits(causeNO, 3, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 760:29]
    node _delegS_T_1 = dshr(deleg, _delegS_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 760:21]
    node _delegS_T_2 = bits(_delegS_T_1, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 760:21]
    node _delegS_T_3 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 760:55]
    node delegS = and(_delegS_T_2, _delegS_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 760:36]
    node _isPageFault_T = or(hasInstrPageFault, hasLoadPageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 761:39]
    node isPageFault = or(_isPageFault_T, hasStorePageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 761:59]
    node isAddrMisAligned = or(hasLoadAddrMisaligned, hasStoreAddrMisaligned) @[src/main/scala/nutcore/backend/fu/CSR.scala 762:48]
    node _isAccessFault_T = or(hasInstrAccessFault, hasLoadAccessFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 763:43]
    node isAccessFault = or(_isAccessFault_T, hasStoreAccessFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 763:65]
    node _ret_T = or(isMret, isSret) @[src/main/scala/nutcore/backend/fu/CSR.scala 765:17]
    node _ret_T_1 = or(_ret_T, isUret) @[src/main/scala/nutcore/backend/fu/CSR.scala 765:27]
    ret <= _ret_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 765:7]
    node _trapTarget_T = mux(delegS, stvec, mtvec) @[src/main/scala/nutcore/backend/fu/CSR.scala 766:20]
    trapTarget <= _trapTarget_T @[src/main/scala/nutcore/backend/fu/CSR.scala 766:14]
    retTarget is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 767:13]
    when io.instrValid : @[src/main/scala/nutcore/backend/fu/CSR.scala 769:24]
      node _T_166 = or(hasLoadAddrMisaligned, hasStoreAddrMisaligned) @[src/main/scala/nutcore/backend/fu/CSR.scala 770:33]
      when _T_166 : @[src/main/scala/nutcore/backend/fu/CSR.scala 770:60]
        when delegS : @[src/main/scala/nutcore/backend/fu/CSR.scala 771:21]
          stval <= dmemExceptionAddr @[src/main/scala/nutcore/backend/fu/CSR.scala 772:15]
        else :
          mtval <= dmemExceptionAddr @[src/main/scala/nutcore/backend/fu/CSR.scala 774:15]
        reg c_2 : UInt<64>, clock with :
          reset => (reset, UInt<64>("h0")) @[src/main/scala/utils/GTimer.scala 24:20]
        node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
        node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
        c_2 <= _c_T_5 @[src/main/scala/utils/GTimer.scala 25:7]
      else :
        node _T_167 = or(hasInstrPageFault, hasLoadPageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 778:35]
        node _T_168 = or(_T_167, hasStorePageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 778:55]
        when _T_168 : @[src/main/scala/nutcore/backend/fu/CSR.scala 778:77]
          node tval = mux(hasInstrPageFault, imemExceptionAddr, dmemExceptionAddr) @[src/main/scala/nutcore/backend/fu/CSR.scala 779:21]
          when delegS : @[src/main/scala/nutcore/backend/fu/CSR.scala 780:21]
            stval <= tval @[src/main/scala/nutcore/backend/fu/CSR.scala 781:15]
          else :
            mtval <= tval @[src/main/scala/nutcore/backend/fu/CSR.scala 783:15]
          reg c_3 : UInt<64>, clock with :
            reset => (reset, UInt<64>("h0")) @[src/main/scala/utils/GTimer.scala 24:20]
          node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
          node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
          c_3 <= _c_T_7 @[src/main/scala/utils/GTimer.scala 25:7]
        else :
          node _T_169 = or(hasInstrAccessFault, hasLoadAccessFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 787:37]
          node _T_170 = or(_T_169, hasStoreAccessFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 787:59]
          when _T_170 : @[src/main/scala/nutcore/backend/fu/CSR.scala 787:83]
            node tval_1 = mux(hasInstrAccessFault, imemExceptionAddr, dmemExceptionAddr) @[src/main/scala/nutcore/backend/fu/CSR.scala 788:21]
            when delegS : @[src/main/scala/nutcore/backend/fu/CSR.scala 789:21]
              stval <= tval_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 790:15]
            else :
              mtval <= tval_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 792:15]
    node _T_171 = and(io.in.valid, isMret) @[src/main/scala/nutcore/backend/fu/CSR.scala 797:15]
    node _T_172 = eq(illegalMret, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 797:28]
    node _T_173 = and(_T_171, _T_172) @[src/main/scala/nutcore/backend/fu/CSR.scala 797:25]
    when _T_173 : @[src/main/scala/nutcore/backend/fu/CSR.scala 797:42]
      wire _mstatusOld_WIRE : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      wire _mstatusOld_WIRE_1 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE_1 <= mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T = bits(_mstatusOld_WIRE_1, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.ie.u <= _mstatusOld_T @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_1 = bits(_mstatusOld_WIRE_1, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.ie.s <= _mstatusOld_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_2 = bits(_mstatusOld_WIRE_1, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.ie.h <= _mstatusOld_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_3 = bits(_mstatusOld_WIRE_1, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.ie.m <= _mstatusOld_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_4 = bits(_mstatusOld_WIRE_1, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.pie.u <= _mstatusOld_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_5 = bits(_mstatusOld_WIRE_1, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.pie.s <= _mstatusOld_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_6 = bits(_mstatusOld_WIRE_1, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.pie.h <= _mstatusOld_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_7 = bits(_mstatusOld_WIRE_1, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.pie.m <= _mstatusOld_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_8 = bits(_mstatusOld_WIRE_1, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.spp <= _mstatusOld_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_9 = bits(_mstatusOld_WIRE_1, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.hpp <= _mstatusOld_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_10 = bits(_mstatusOld_WIRE_1, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.mpp <= _mstatusOld_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_11 = bits(_mstatusOld_WIRE_1, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.fs <= _mstatusOld_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_12 = bits(_mstatusOld_WIRE_1, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.xs <= _mstatusOld_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_13 = bits(_mstatusOld_WIRE_1, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.mprv <= _mstatusOld_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_14 = bits(_mstatusOld_WIRE_1, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.sum <= _mstatusOld_T_14 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_15 = bits(_mstatusOld_WIRE_1, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.mxr <= _mstatusOld_T_15 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_16 = bits(_mstatusOld_WIRE_1, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.tvm <= _mstatusOld_T_16 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_17 = bits(_mstatusOld_WIRE_1, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.tw <= _mstatusOld_T_17 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_18 = bits(_mstatusOld_WIRE_1, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.tsr <= _mstatusOld_T_18 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_19 = bits(_mstatusOld_WIRE_1, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.pad0 <= _mstatusOld_T_19 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_20 = bits(_mstatusOld_WIRE_1, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.uxl <= _mstatusOld_T_20 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_21 = bits(_mstatusOld_WIRE_1, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.sxl <= _mstatusOld_T_21 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_22 = bits(_mstatusOld_WIRE_1, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.pad1 <= _mstatusOld_T_22 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      node _mstatusOld_T_23 = bits(_mstatusOld_WIRE_1, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      _mstatusOld_WIRE.sd <= _mstatusOld_T_23 @[src/main/scala/nutcore/backend/fu/CSR.scala 798:47]
      wire mstatusOld : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 798:30]
      mstatusOld <= _mstatusOld_WIRE @[src/main/scala/nutcore/backend/fu/CSR.scala 798:30]
      wire _mstatusNew_WIRE : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      wire _mstatusNew_WIRE_1 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE_1 <= mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T = bits(_mstatusNew_WIRE_1, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.ie.u <= _mstatusNew_T @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_1 = bits(_mstatusNew_WIRE_1, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.ie.s <= _mstatusNew_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_2 = bits(_mstatusNew_WIRE_1, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.ie.h <= _mstatusNew_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_3 = bits(_mstatusNew_WIRE_1, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.ie.m <= _mstatusNew_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_4 = bits(_mstatusNew_WIRE_1, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.pie.u <= _mstatusNew_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_5 = bits(_mstatusNew_WIRE_1, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.pie.s <= _mstatusNew_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_6 = bits(_mstatusNew_WIRE_1, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.pie.h <= _mstatusNew_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_7 = bits(_mstatusNew_WIRE_1, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.pie.m <= _mstatusNew_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_8 = bits(_mstatusNew_WIRE_1, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.spp <= _mstatusNew_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_9 = bits(_mstatusNew_WIRE_1, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.hpp <= _mstatusNew_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_10 = bits(_mstatusNew_WIRE_1, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.mpp <= _mstatusNew_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_11 = bits(_mstatusNew_WIRE_1, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.fs <= _mstatusNew_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_12 = bits(_mstatusNew_WIRE_1, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.xs <= _mstatusNew_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_13 = bits(_mstatusNew_WIRE_1, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.mprv <= _mstatusNew_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_14 = bits(_mstatusNew_WIRE_1, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.sum <= _mstatusNew_T_14 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_15 = bits(_mstatusNew_WIRE_1, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.mxr <= _mstatusNew_T_15 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_16 = bits(_mstatusNew_WIRE_1, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.tvm <= _mstatusNew_T_16 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_17 = bits(_mstatusNew_WIRE_1, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.tw <= _mstatusNew_T_17 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_18 = bits(_mstatusNew_WIRE_1, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.tsr <= _mstatusNew_T_18 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_19 = bits(_mstatusNew_WIRE_1, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.pad0 <= _mstatusNew_T_19 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_20 = bits(_mstatusNew_WIRE_1, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.uxl <= _mstatusNew_T_20 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_21 = bits(_mstatusNew_WIRE_1, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.sxl <= _mstatusNew_T_21 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_22 = bits(_mstatusNew_WIRE_1, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.pad1 <= _mstatusNew_T_22 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      node _mstatusNew_T_23 = bits(_mstatusNew_WIRE_1, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      _mstatusNew_WIRE.sd <= _mstatusNew_T_23 @[src/main/scala/nutcore/backend/fu/CSR.scala 799:47]
      wire mstatusNew : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 799:30]
      mstatusNew <= _mstatusNew_WIRE @[src/main/scala/nutcore/backend/fu/CSR.scala 799:30]
      mstatusNew.ie.m <= mstatusOld.pie.m @[src/main/scala/nutcore/backend/fu/CSR.scala 801:21]
      priviledgeMode <= mstatusOld.mpp @[src/main/scala/nutcore/backend/fu/CSR.scala 802:20]
      node _T_174 = neq(mstatusOld.mpp, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 803:26]
      when _T_174 : @[src/main/scala/nutcore/backend/fu/CSR.scala 803:37]
        mstatusNew.mprv <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 804:23]
      mstatusNew.pie.m <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 806:22]
      mstatusNew.mpp <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 807:20]
      node mstatus_lo_lo_lo_hi = cat(mstatusNew.ie.h, mstatusNew.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_lo_lo_lo = cat(mstatus_lo_lo_lo_hi, mstatusNew.ie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_lo_lo_hi_hi = cat(mstatusNew.pie.s, mstatusNew.pie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_lo_lo_hi = cat(mstatus_lo_lo_hi_hi, mstatusNew.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_lo_lo = cat(mstatus_lo_lo_hi, mstatus_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_lo_hi_lo_hi = cat(mstatusNew.spp, mstatusNew.pie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_lo_hi_lo = cat(mstatus_lo_hi_lo_hi, mstatusNew.pie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_lo_hi_hi_hi = cat(mstatusNew.fs, mstatusNew.mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_lo_hi_hi = cat(mstatus_lo_hi_hi_hi, mstatusNew.hpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_lo_hi = cat(mstatus_lo_hi_hi, mstatus_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_lo = cat(mstatus_lo_hi, mstatus_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_hi_lo_lo_hi = cat(mstatusNew.sum, mstatusNew.mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_hi_lo_lo = cat(mstatus_hi_lo_lo_hi, mstatusNew.xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_hi_lo_hi_hi = cat(mstatusNew.tw, mstatusNew.tvm) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_hi_lo_hi = cat(mstatus_hi_lo_hi_hi, mstatusNew.mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_hi_lo = cat(mstatus_hi_lo_hi, mstatus_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_hi_hi_lo_hi = cat(mstatusNew.uxl, mstatusNew.pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_hi_hi_lo = cat(mstatus_hi_hi_lo_hi, mstatusNew.tsr) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_hi_hi_hi_hi = cat(mstatusNew.sd, mstatusNew.pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_hi_hi_hi = cat(mstatus_hi_hi_hi_hi, mstatusNew.sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_hi_hi = cat(mstatus_hi_hi_hi, mstatus_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node mstatus_hi = cat(mstatus_hi_hi, mstatus_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      node _mstatus_T_8 = cat(mstatus_hi, mstatus_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 808:27]
      mstatus <= _mstatus_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 808:13]
      lr <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 809:8]
      retTarget <= mepc @[src/main/scala/nutcore/backend/fu/CSR.scala 810:15]
    node _T_175 = and(io.in.valid, isSret) @[src/main/scala/nutcore/backend/fu/CSR.scala 813:15]
    node _T_176 = eq(illegalSret, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 813:28]
    node _T_177 = and(_T_175, _T_176) @[src/main/scala/nutcore/backend/fu/CSR.scala 813:25]
    node _T_178 = eq(illegalSModeSret, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 813:44]
    node _T_179 = and(_T_177, _T_178) @[src/main/scala/nutcore/backend/fu/CSR.scala 813:41]
    when _T_179 : @[src/main/scala/nutcore/backend/fu/CSR.scala 813:63]
      wire _mstatusOld_WIRE_2 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      wire _mstatusOld_WIRE_3 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_3 <= mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_24 = bits(_mstatusOld_WIRE_3, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.ie.u <= _mstatusOld_T_24 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_25 = bits(_mstatusOld_WIRE_3, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.ie.s <= _mstatusOld_T_25 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_26 = bits(_mstatusOld_WIRE_3, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.ie.h <= _mstatusOld_T_26 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_27 = bits(_mstatusOld_WIRE_3, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.ie.m <= _mstatusOld_T_27 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_28 = bits(_mstatusOld_WIRE_3, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.pie.u <= _mstatusOld_T_28 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_29 = bits(_mstatusOld_WIRE_3, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.pie.s <= _mstatusOld_T_29 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_30 = bits(_mstatusOld_WIRE_3, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.pie.h <= _mstatusOld_T_30 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_31 = bits(_mstatusOld_WIRE_3, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.pie.m <= _mstatusOld_T_31 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_32 = bits(_mstatusOld_WIRE_3, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.spp <= _mstatusOld_T_32 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_33 = bits(_mstatusOld_WIRE_3, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.hpp <= _mstatusOld_T_33 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_34 = bits(_mstatusOld_WIRE_3, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.mpp <= _mstatusOld_T_34 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_35 = bits(_mstatusOld_WIRE_3, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.fs <= _mstatusOld_T_35 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_36 = bits(_mstatusOld_WIRE_3, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.xs <= _mstatusOld_T_36 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_37 = bits(_mstatusOld_WIRE_3, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.mprv <= _mstatusOld_T_37 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_38 = bits(_mstatusOld_WIRE_3, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.sum <= _mstatusOld_T_38 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_39 = bits(_mstatusOld_WIRE_3, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.mxr <= _mstatusOld_T_39 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_40 = bits(_mstatusOld_WIRE_3, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.tvm <= _mstatusOld_T_40 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_41 = bits(_mstatusOld_WIRE_3, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.tw <= _mstatusOld_T_41 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_42 = bits(_mstatusOld_WIRE_3, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.tsr <= _mstatusOld_T_42 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_43 = bits(_mstatusOld_WIRE_3, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.pad0 <= _mstatusOld_T_43 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_44 = bits(_mstatusOld_WIRE_3, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.uxl <= _mstatusOld_T_44 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_45 = bits(_mstatusOld_WIRE_3, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.sxl <= _mstatusOld_T_45 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_46 = bits(_mstatusOld_WIRE_3, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.pad1 <= _mstatusOld_T_46 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      node _mstatusOld_T_47 = bits(_mstatusOld_WIRE_3, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      _mstatusOld_WIRE_2.sd <= _mstatusOld_T_47 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:47]
      wire mstatusOld_1 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 814:30]
      mstatusOld_1 <= _mstatusOld_WIRE_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 814:30]
      wire _mstatusNew_WIRE_2 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      wire _mstatusNew_WIRE_3 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_3 <= mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_24 = bits(_mstatusNew_WIRE_3, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.ie.u <= _mstatusNew_T_24 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_25 = bits(_mstatusNew_WIRE_3, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.ie.s <= _mstatusNew_T_25 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_26 = bits(_mstatusNew_WIRE_3, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.ie.h <= _mstatusNew_T_26 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_27 = bits(_mstatusNew_WIRE_3, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.ie.m <= _mstatusNew_T_27 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_28 = bits(_mstatusNew_WIRE_3, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.pie.u <= _mstatusNew_T_28 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_29 = bits(_mstatusNew_WIRE_3, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.pie.s <= _mstatusNew_T_29 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_30 = bits(_mstatusNew_WIRE_3, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.pie.h <= _mstatusNew_T_30 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_31 = bits(_mstatusNew_WIRE_3, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.pie.m <= _mstatusNew_T_31 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_32 = bits(_mstatusNew_WIRE_3, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.spp <= _mstatusNew_T_32 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_33 = bits(_mstatusNew_WIRE_3, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.hpp <= _mstatusNew_T_33 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_34 = bits(_mstatusNew_WIRE_3, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.mpp <= _mstatusNew_T_34 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_35 = bits(_mstatusNew_WIRE_3, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.fs <= _mstatusNew_T_35 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_36 = bits(_mstatusNew_WIRE_3, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.xs <= _mstatusNew_T_36 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_37 = bits(_mstatusNew_WIRE_3, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.mprv <= _mstatusNew_T_37 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_38 = bits(_mstatusNew_WIRE_3, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.sum <= _mstatusNew_T_38 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_39 = bits(_mstatusNew_WIRE_3, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.mxr <= _mstatusNew_T_39 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_40 = bits(_mstatusNew_WIRE_3, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.tvm <= _mstatusNew_T_40 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_41 = bits(_mstatusNew_WIRE_3, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.tw <= _mstatusNew_T_41 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_42 = bits(_mstatusNew_WIRE_3, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.tsr <= _mstatusNew_T_42 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_43 = bits(_mstatusNew_WIRE_3, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.pad0 <= _mstatusNew_T_43 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_44 = bits(_mstatusNew_WIRE_3, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.uxl <= _mstatusNew_T_44 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_45 = bits(_mstatusNew_WIRE_3, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.sxl <= _mstatusNew_T_45 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_46 = bits(_mstatusNew_WIRE_3, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.pad1 <= _mstatusNew_T_46 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      node _mstatusNew_T_47 = bits(_mstatusNew_WIRE_3, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      _mstatusNew_WIRE_2.sd <= _mstatusNew_T_47 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:47]
      wire mstatusNew_1 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 815:30]
      mstatusNew_1 <= _mstatusNew_WIRE_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 815:30]
      mstatusNew_1.ie.s <= mstatusOld_1.pie.s @[src/main/scala/nutcore/backend/fu/CSR.scala 817:21]
      node _priviledgeMode_T = cat(UInt<1>("h0"), mstatusOld_1.spp) @[src/main/scala/nutcore/backend/fu/CSR.scala 818:26]
      priviledgeMode <= _priviledgeMode_T @[src/main/scala/nutcore/backend/fu/CSR.scala 818:20]
      node _T_180 = neq(mstatusOld_1.spp, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 819:26]
      when _T_180 : @[src/main/scala/nutcore/backend/fu/CSR.scala 819:37]
        mstatusNew_1.mprv <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 820:23]
      mstatusNew_1.pie.s <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 822:22]
      mstatusNew_1.spp <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 823:20]
      node mstatus_lo_lo_lo_hi_1 = cat(mstatusNew_1.ie.h, mstatusNew_1.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_lo_lo_lo_1 = cat(mstatus_lo_lo_lo_hi_1, mstatusNew_1.ie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_lo_lo_hi_hi_1 = cat(mstatusNew_1.pie.s, mstatusNew_1.pie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_lo_lo_hi_1 = cat(mstatus_lo_lo_hi_hi_1, mstatusNew_1.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_lo_lo_1 = cat(mstatus_lo_lo_hi_1, mstatus_lo_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_lo_hi_lo_hi_1 = cat(mstatusNew_1.spp, mstatusNew_1.pie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_lo_hi_lo_1 = cat(mstatus_lo_hi_lo_hi_1, mstatusNew_1.pie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_lo_hi_hi_hi_1 = cat(mstatusNew_1.fs, mstatusNew_1.mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_lo_hi_hi_1 = cat(mstatus_lo_hi_hi_hi_1, mstatusNew_1.hpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_lo_hi_1 = cat(mstatus_lo_hi_hi_1, mstatus_lo_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_lo_1 = cat(mstatus_lo_hi_1, mstatus_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_hi_lo_lo_hi_1 = cat(mstatusNew_1.sum, mstatusNew_1.mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_hi_lo_lo_1 = cat(mstatus_hi_lo_lo_hi_1, mstatusNew_1.xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_hi_lo_hi_hi_1 = cat(mstatusNew_1.tw, mstatusNew_1.tvm) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_hi_lo_hi_1 = cat(mstatus_hi_lo_hi_hi_1, mstatusNew_1.mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_hi_lo_1 = cat(mstatus_hi_lo_hi_1, mstatus_hi_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_hi_hi_lo_hi_1 = cat(mstatusNew_1.uxl, mstatusNew_1.pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_hi_hi_lo_1 = cat(mstatus_hi_hi_lo_hi_1, mstatusNew_1.tsr) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_hi_hi_hi_hi_1 = cat(mstatusNew_1.sd, mstatusNew_1.pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_hi_hi_hi_1 = cat(mstatus_hi_hi_hi_hi_1, mstatusNew_1.sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_hi_hi_1 = cat(mstatus_hi_hi_hi_1, mstatus_hi_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node mstatus_hi_1 = cat(mstatus_hi_hi_1, mstatus_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      node _mstatus_T_9 = cat(mstatus_hi_1, mstatus_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 824:27]
      mstatus <= _mstatus_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 824:13]
      lr <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 825:8]
      retTarget <= sepc @[src/main/scala/nutcore/backend/fu/CSR.scala 826:15]
    node _T_181 = and(io.in.valid, isUret) @[src/main/scala/nutcore/backend/fu/CSR.scala 829:15]
    when _T_181 : @[src/main/scala/nutcore/backend/fu/CSR.scala 829:26]
      wire _mstatusOld_WIRE_4 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      wire _mstatusOld_WIRE_5 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_5 <= mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_48 = bits(_mstatusOld_WIRE_5, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.ie.u <= _mstatusOld_T_48 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_49 = bits(_mstatusOld_WIRE_5, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.ie.s <= _mstatusOld_T_49 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_50 = bits(_mstatusOld_WIRE_5, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.ie.h <= _mstatusOld_T_50 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_51 = bits(_mstatusOld_WIRE_5, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.ie.m <= _mstatusOld_T_51 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_52 = bits(_mstatusOld_WIRE_5, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.pie.u <= _mstatusOld_T_52 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_53 = bits(_mstatusOld_WIRE_5, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.pie.s <= _mstatusOld_T_53 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_54 = bits(_mstatusOld_WIRE_5, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.pie.h <= _mstatusOld_T_54 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_55 = bits(_mstatusOld_WIRE_5, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.pie.m <= _mstatusOld_T_55 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_56 = bits(_mstatusOld_WIRE_5, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.spp <= _mstatusOld_T_56 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_57 = bits(_mstatusOld_WIRE_5, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.hpp <= _mstatusOld_T_57 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_58 = bits(_mstatusOld_WIRE_5, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.mpp <= _mstatusOld_T_58 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_59 = bits(_mstatusOld_WIRE_5, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.fs <= _mstatusOld_T_59 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_60 = bits(_mstatusOld_WIRE_5, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.xs <= _mstatusOld_T_60 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_61 = bits(_mstatusOld_WIRE_5, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.mprv <= _mstatusOld_T_61 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_62 = bits(_mstatusOld_WIRE_5, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.sum <= _mstatusOld_T_62 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_63 = bits(_mstatusOld_WIRE_5, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.mxr <= _mstatusOld_T_63 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_64 = bits(_mstatusOld_WIRE_5, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.tvm <= _mstatusOld_T_64 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_65 = bits(_mstatusOld_WIRE_5, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.tw <= _mstatusOld_T_65 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_66 = bits(_mstatusOld_WIRE_5, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.tsr <= _mstatusOld_T_66 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_67 = bits(_mstatusOld_WIRE_5, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.pad0 <= _mstatusOld_T_67 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_68 = bits(_mstatusOld_WIRE_5, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.uxl <= _mstatusOld_T_68 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_69 = bits(_mstatusOld_WIRE_5, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.sxl <= _mstatusOld_T_69 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_70 = bits(_mstatusOld_WIRE_5, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.pad1 <= _mstatusOld_T_70 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      node _mstatusOld_T_71 = bits(_mstatusOld_WIRE_5, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      _mstatusOld_WIRE_4.sd <= _mstatusOld_T_71 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:47]
      wire mstatusOld_2 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 830:30]
      mstatusOld_2 <= _mstatusOld_WIRE_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 830:30]
      wire _mstatusNew_WIRE_4 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      wire _mstatusNew_WIRE_5 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_5 <= mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_48 = bits(_mstatusNew_WIRE_5, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.ie.u <= _mstatusNew_T_48 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_49 = bits(_mstatusNew_WIRE_5, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.ie.s <= _mstatusNew_T_49 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_50 = bits(_mstatusNew_WIRE_5, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.ie.h <= _mstatusNew_T_50 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_51 = bits(_mstatusNew_WIRE_5, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.ie.m <= _mstatusNew_T_51 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_52 = bits(_mstatusNew_WIRE_5, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.pie.u <= _mstatusNew_T_52 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_53 = bits(_mstatusNew_WIRE_5, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.pie.s <= _mstatusNew_T_53 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_54 = bits(_mstatusNew_WIRE_5, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.pie.h <= _mstatusNew_T_54 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_55 = bits(_mstatusNew_WIRE_5, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.pie.m <= _mstatusNew_T_55 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_56 = bits(_mstatusNew_WIRE_5, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.spp <= _mstatusNew_T_56 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_57 = bits(_mstatusNew_WIRE_5, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.hpp <= _mstatusNew_T_57 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_58 = bits(_mstatusNew_WIRE_5, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.mpp <= _mstatusNew_T_58 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_59 = bits(_mstatusNew_WIRE_5, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.fs <= _mstatusNew_T_59 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_60 = bits(_mstatusNew_WIRE_5, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.xs <= _mstatusNew_T_60 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_61 = bits(_mstatusNew_WIRE_5, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.mprv <= _mstatusNew_T_61 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_62 = bits(_mstatusNew_WIRE_5, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.sum <= _mstatusNew_T_62 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_63 = bits(_mstatusNew_WIRE_5, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.mxr <= _mstatusNew_T_63 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_64 = bits(_mstatusNew_WIRE_5, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.tvm <= _mstatusNew_T_64 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_65 = bits(_mstatusNew_WIRE_5, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.tw <= _mstatusNew_T_65 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_66 = bits(_mstatusNew_WIRE_5, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.tsr <= _mstatusNew_T_66 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_67 = bits(_mstatusNew_WIRE_5, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.pad0 <= _mstatusNew_T_67 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_68 = bits(_mstatusNew_WIRE_5, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.uxl <= _mstatusNew_T_68 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_69 = bits(_mstatusNew_WIRE_5, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.sxl <= _mstatusNew_T_69 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_70 = bits(_mstatusNew_WIRE_5, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.pad1 <= _mstatusNew_T_70 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      node _mstatusNew_T_71 = bits(_mstatusNew_WIRE_5, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      _mstatusNew_WIRE_4.sd <= _mstatusNew_T_71 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:47]
      wire mstatusNew_2 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 831:30]
      mstatusNew_2 <= _mstatusNew_WIRE_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 831:30]
      mstatusNew_2.ie.u <= mstatusOld_2.pie.u @[src/main/scala/nutcore/backend/fu/CSR.scala 833:21]
      priviledgeMode <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 834:20]
      mstatusNew_2.pie.u <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 835:22]
      node mstatus_lo_lo_lo_hi_2 = cat(mstatusNew_2.ie.h, mstatusNew_2.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_lo_lo_lo_2 = cat(mstatus_lo_lo_lo_hi_2, mstatusNew_2.ie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_lo_lo_hi_hi_2 = cat(mstatusNew_2.pie.s, mstatusNew_2.pie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_lo_lo_hi_2 = cat(mstatus_lo_lo_hi_hi_2, mstatusNew_2.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_lo_lo_2 = cat(mstatus_lo_lo_hi_2, mstatus_lo_lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_lo_hi_lo_hi_2 = cat(mstatusNew_2.spp, mstatusNew_2.pie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_lo_hi_lo_2 = cat(mstatus_lo_hi_lo_hi_2, mstatusNew_2.pie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_lo_hi_hi_hi_2 = cat(mstatusNew_2.fs, mstatusNew_2.mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_lo_hi_hi_2 = cat(mstatus_lo_hi_hi_hi_2, mstatusNew_2.hpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_lo_hi_2 = cat(mstatus_lo_hi_hi_2, mstatus_lo_hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_lo_2 = cat(mstatus_lo_hi_2, mstatus_lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_hi_lo_lo_hi_2 = cat(mstatusNew_2.sum, mstatusNew_2.mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_hi_lo_lo_2 = cat(mstatus_hi_lo_lo_hi_2, mstatusNew_2.xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_hi_lo_hi_hi_2 = cat(mstatusNew_2.tw, mstatusNew_2.tvm) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_hi_lo_hi_2 = cat(mstatus_hi_lo_hi_hi_2, mstatusNew_2.mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_hi_lo_2 = cat(mstatus_hi_lo_hi_2, mstatus_hi_lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_hi_hi_lo_hi_2 = cat(mstatusNew_2.uxl, mstatusNew_2.pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_hi_hi_lo_2 = cat(mstatus_hi_hi_lo_hi_2, mstatusNew_2.tsr) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_hi_hi_hi_hi_2 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_hi_hi_hi_2 = cat(mstatus_hi_hi_hi_hi_2, mstatusNew_2.sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_hi_hi_2 = cat(mstatus_hi_hi_hi_2, mstatus_hi_hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node mstatus_hi_2 = cat(mstatus_hi_hi_2, mstatus_hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      node _mstatus_T_10 = cat(mstatus_hi_2, mstatus_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 836:27]
      mstatus <= _mstatus_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 836:13]
      retTarget <= uepc @[src/main/scala/nutcore/backend/fu/CSR.scala 837:15]
    node _tvalZeroWen_T = or(isPageFault, isAddrMisAligned) @[src/main/scala/nutcore/backend/fu/CSR.scala 840:35]
    node _tvalZeroWen_T_1 = or(_tvalZeroWen_T, isAccessFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 840:55]
    node _tvalZeroWen_T_2 = eq(_tvalZeroWen_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 840:21]
    node tvalZeroWen = or(_tvalZeroWen_T_2, raiseIntr) @[src/main/scala/nutcore/backend/fu/CSR.scala 840:73]
    when raiseExceptionIntr : @[src/main/scala/nutcore/backend/fu/CSR.scala 841:29]
      wire _mstatusOld_WIRE_6 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      wire _mstatusOld_WIRE_7 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_7 <= mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_72 = bits(_mstatusOld_WIRE_7, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.ie.u <= _mstatusOld_T_72 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_73 = bits(_mstatusOld_WIRE_7, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.ie.s <= _mstatusOld_T_73 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_74 = bits(_mstatusOld_WIRE_7, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.ie.h <= _mstatusOld_T_74 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_75 = bits(_mstatusOld_WIRE_7, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.ie.m <= _mstatusOld_T_75 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_76 = bits(_mstatusOld_WIRE_7, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.pie.u <= _mstatusOld_T_76 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_77 = bits(_mstatusOld_WIRE_7, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.pie.s <= _mstatusOld_T_77 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_78 = bits(_mstatusOld_WIRE_7, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.pie.h <= _mstatusOld_T_78 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_79 = bits(_mstatusOld_WIRE_7, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.pie.m <= _mstatusOld_T_79 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_80 = bits(_mstatusOld_WIRE_7, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.spp <= _mstatusOld_T_80 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_81 = bits(_mstatusOld_WIRE_7, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.hpp <= _mstatusOld_T_81 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_82 = bits(_mstatusOld_WIRE_7, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.mpp <= _mstatusOld_T_82 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_83 = bits(_mstatusOld_WIRE_7, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.fs <= _mstatusOld_T_83 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_84 = bits(_mstatusOld_WIRE_7, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.xs <= _mstatusOld_T_84 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_85 = bits(_mstatusOld_WIRE_7, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.mprv <= _mstatusOld_T_85 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_86 = bits(_mstatusOld_WIRE_7, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.sum <= _mstatusOld_T_86 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_87 = bits(_mstatusOld_WIRE_7, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.mxr <= _mstatusOld_T_87 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_88 = bits(_mstatusOld_WIRE_7, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.tvm <= _mstatusOld_T_88 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_89 = bits(_mstatusOld_WIRE_7, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.tw <= _mstatusOld_T_89 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_90 = bits(_mstatusOld_WIRE_7, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.tsr <= _mstatusOld_T_90 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_91 = bits(_mstatusOld_WIRE_7, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.pad0 <= _mstatusOld_T_91 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_92 = bits(_mstatusOld_WIRE_7, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.uxl <= _mstatusOld_T_92 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_93 = bits(_mstatusOld_WIRE_7, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.sxl <= _mstatusOld_T_93 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_94 = bits(_mstatusOld_WIRE_7, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.pad1 <= _mstatusOld_T_94 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      node _mstatusOld_T_95 = bits(_mstatusOld_WIRE_7, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      _mstatusOld_WIRE_6.sd <= _mstatusOld_T_95 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:47]
      wire mstatusOld_3 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 842:30]
      mstatusOld_3 <= _mstatusOld_WIRE_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 842:30]
      wire _mstatusNew_WIRE_6 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      wire _mstatusNew_WIRE_7 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_7 <= mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_72 = bits(_mstatusNew_WIRE_7, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.ie.u <= _mstatusNew_T_72 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_73 = bits(_mstatusNew_WIRE_7, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.ie.s <= _mstatusNew_T_73 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_74 = bits(_mstatusNew_WIRE_7, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.ie.h <= _mstatusNew_T_74 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_75 = bits(_mstatusNew_WIRE_7, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.ie.m <= _mstatusNew_T_75 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_76 = bits(_mstatusNew_WIRE_7, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.pie.u <= _mstatusNew_T_76 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_77 = bits(_mstatusNew_WIRE_7, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.pie.s <= _mstatusNew_T_77 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_78 = bits(_mstatusNew_WIRE_7, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.pie.h <= _mstatusNew_T_78 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_79 = bits(_mstatusNew_WIRE_7, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.pie.m <= _mstatusNew_T_79 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_80 = bits(_mstatusNew_WIRE_7, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.spp <= _mstatusNew_T_80 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_81 = bits(_mstatusNew_WIRE_7, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.hpp <= _mstatusNew_T_81 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_82 = bits(_mstatusNew_WIRE_7, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.mpp <= _mstatusNew_T_82 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_83 = bits(_mstatusNew_WIRE_7, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.fs <= _mstatusNew_T_83 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_84 = bits(_mstatusNew_WIRE_7, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.xs <= _mstatusNew_T_84 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_85 = bits(_mstatusNew_WIRE_7, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.mprv <= _mstatusNew_T_85 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_86 = bits(_mstatusNew_WIRE_7, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.sum <= _mstatusNew_T_86 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_87 = bits(_mstatusNew_WIRE_7, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.mxr <= _mstatusNew_T_87 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_88 = bits(_mstatusNew_WIRE_7, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.tvm <= _mstatusNew_T_88 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_89 = bits(_mstatusNew_WIRE_7, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.tw <= _mstatusNew_T_89 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_90 = bits(_mstatusNew_WIRE_7, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.tsr <= _mstatusNew_T_90 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_91 = bits(_mstatusNew_WIRE_7, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.pad0 <= _mstatusNew_T_91 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_92 = bits(_mstatusNew_WIRE_7, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.uxl <= _mstatusNew_T_92 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_93 = bits(_mstatusNew_WIRE_7, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.sxl <= _mstatusNew_T_93 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_94 = bits(_mstatusNew_WIRE_7, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.pad1 <= _mstatusNew_T_94 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      node _mstatusNew_T_95 = bits(_mstatusNew_WIRE_7, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      _mstatusNew_WIRE_6.sd <= _mstatusNew_T_95 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:47]
      wire mstatusNew_3 : { sd : UInt<1>, pad1 : UInt<27>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, pie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}, ie : { m : UInt<1>, h : UInt<1>, s : UInt<1>, u : UInt<1>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 843:30]
      mstatusNew_3 <= _mstatusNew_WIRE_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 843:30]
      when delegS : @[src/main/scala/nutcore/backend/fu/CSR.scala 845:19]
        scause <= causeNO @[src/main/scala/nutcore/backend/fu/CSR.scala 846:14]
        sepc <= exceptionPC @[src/main/scala/nutcore/backend/fu/CSR.scala 847:12]
        mstatusNew_3.spp <= priviledgeMode @[src/main/scala/nutcore/backend/fu/CSR.scala 848:22]
        mstatusNew_3.pie.s <= mstatusOld_3.ie.s @[src/main/scala/nutcore/backend/fu/CSR.scala 849:24]
        mstatusNew_3.ie.s <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 850:23]
        priviledgeMode <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 851:22]
        when tvalZeroWen : @[src/main/scala/nutcore/backend/fu/CSR.scala 852:26]
          stval <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 853:15]
      else :
        mcause <= causeNO @[src/main/scala/nutcore/backend/fu/CSR.scala 858:14]
        mepc <= exceptionPC @[src/main/scala/nutcore/backend/fu/CSR.scala 859:12]
        mstatusNew_3.mpp <= priviledgeMode @[src/main/scala/nutcore/backend/fu/CSR.scala 860:22]
        mstatusNew_3.pie.m <= mstatusOld_3.ie.m @[src/main/scala/nutcore/backend/fu/CSR.scala 861:24]
        mstatusNew_3.ie.m <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 862:23]
        priviledgeMode <= UInt<2>("h3") @[src/main/scala/nutcore/backend/fu/CSR.scala 863:22]
        when tvalZeroWen : @[src/main/scala/nutcore/backend/fu/CSR.scala 864:26]
          mtval <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 865:15]
      node mstatus_lo_lo_lo_hi_3 = cat(mstatusNew_3.ie.h, mstatusNew_3.ie.s) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_lo_lo_lo_3 = cat(mstatus_lo_lo_lo_hi_3, mstatusNew_3.ie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_lo_lo_hi_hi_3 = cat(mstatusNew_3.pie.s, mstatusNew_3.pie.u) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_lo_lo_hi_3 = cat(mstatus_lo_lo_hi_hi_3, mstatusNew_3.ie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_lo_lo_3 = cat(mstatus_lo_lo_hi_3, mstatus_lo_lo_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_lo_hi_lo_hi_3 = cat(mstatusNew_3.spp, mstatusNew_3.pie.m) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_lo_hi_lo_3 = cat(mstatus_lo_hi_lo_hi_3, mstatusNew_3.pie.h) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_lo_hi_hi_hi_3 = cat(mstatusNew_3.fs, mstatusNew_3.mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_lo_hi_hi_3 = cat(mstatus_lo_hi_hi_hi_3, mstatusNew_3.hpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_lo_hi_3 = cat(mstatus_lo_hi_hi_3, mstatus_lo_hi_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_lo_3 = cat(mstatus_lo_hi_3, mstatus_lo_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_hi_lo_lo_hi_3 = cat(mstatusNew_3.sum, mstatusNew_3.mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_hi_lo_lo_3 = cat(mstatus_hi_lo_lo_hi_3, mstatusNew_3.xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_hi_lo_hi_hi_3 = cat(mstatusNew_3.tw, mstatusNew_3.tvm) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_hi_lo_hi_3 = cat(mstatus_hi_lo_hi_hi_3, mstatusNew_3.mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_hi_lo_3 = cat(mstatus_hi_lo_hi_3, mstatus_hi_lo_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_hi_hi_lo_hi_3 = cat(mstatusNew_3.uxl, mstatusNew_3.pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_hi_hi_lo_3 = cat(mstatus_hi_hi_lo_hi_3, mstatusNew_3.tsr) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_hi_hi_hi_hi_3 = cat(mstatusNew_3.sd, mstatusNew_3.pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_hi_hi_hi_3 = cat(mstatus_hi_hi_hi_hi_3, mstatusNew_3.sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_hi_hi_3 = cat(mstatus_hi_hi_hi_3, mstatus_hi_hi_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node mstatus_hi_3 = cat(mstatus_hi_hi_3, mstatus_hi_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      node _mstatus_T_11 = cat(mstatus_hi_3, mstatus_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 876:27]
      mstatus <= _mstatus_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 876:13]
    io.in.ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 879:15]
    io.out.valid <= io.in.valid @[src/main/scala/nutcore/backend/fu/CSR.scala 880:16]
    wire perfCntCond_0 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_0 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_1 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_1 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_2 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_2 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_3 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_3 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_4 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_4 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_5 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_5 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_6 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_6 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_7 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_7 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_8 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_8 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_9 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_9 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_10 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_10 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_11 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_11 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_12 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_12 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_13 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_13 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_14 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_14 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_15 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_15 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_16 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_16 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_17 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_17 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_18 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_18 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_19 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_19 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_20 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_20 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_21 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_21 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_22 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_22 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_23 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_23 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_24 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_24 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_25 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_25 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_26 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_26 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_27 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_27 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_28 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_28 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_29 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_29 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_30 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_30 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_31 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_31 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_32 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_32 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_33 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_33 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_34 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_34 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_35 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_35 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_36 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_36 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_37 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_37 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_38 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_38 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_39 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_39 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_40 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_40 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_41 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_41 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_42 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_42 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_43 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_43 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_44 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_44 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_45 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_45 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_46 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_46 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_47 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_47 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_48 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_48 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_49 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_49 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_50 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_50 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_51 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_51 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_52 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_52 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_53 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_53 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_54 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_54 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_55 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_55 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_56 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_56 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_57 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_57 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_58 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_58 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_59 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_59 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_60 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_60 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_61 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_61 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_62 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_62 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_63 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_63 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_64 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_64 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_65 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_65 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_66 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_66 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_67 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_67 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_68 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_68 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_69 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_69 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_70 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_70 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_71 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_71 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_72 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_72 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_73 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_73 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_74 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_74 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_75 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_75 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_76 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_76 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_77 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_77 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_78 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_78 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_79 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_79 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_80 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_80 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_81 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_81 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_82 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_82 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_83 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_83 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_84 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_84 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_85 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_85 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_86 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_86 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_87 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_87 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_88 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_88 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_89 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_89 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_90 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_90 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_91 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_91 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_92 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_92 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_93 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_93 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_94 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_94 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_95 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_95 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_96 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_96 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_97 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_97 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_98 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_98 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_99 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_99 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_100 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_100 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_101 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_101 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_102 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_102 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_103 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_103 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_104 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_104 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_105 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_105 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_106 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_106 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_107 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_107 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_108 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_108 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_109 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_109 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_110 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_110 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_111 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_111 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_112 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_112 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_113 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_113 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_114 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_114 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_115 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_115 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_116 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_116 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_117 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_117 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_118 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_118 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_119 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_119 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_120 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_120 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_121 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_121 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_122 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_122 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_123 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_123 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_124 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_124 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_125 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_125 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_126 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_126 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCond_127 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    perfCntCond_127 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 984:45]
    wire perfCntCondDisable_0 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_0 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_1 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_1 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_2 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_2 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_3 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_3 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_4 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_4 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_5 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_5 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_6 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_6 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_7 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_7 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_8 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_8 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_9 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_9 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_10 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_10 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_11 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_11 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_12 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_12 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_13 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_13 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_14 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_14 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_15 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_15 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_16 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_16 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_17 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_17 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_18 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_18 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_19 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_19 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_20 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_20 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_21 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_21 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_22 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_22 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_23 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_23 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_24 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_24 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_25 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_25 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_26 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_26 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_27 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_27 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_28 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_28 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_29 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_29 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_30 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_30 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_31 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_31 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_32 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_32 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_33 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_33 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_34 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_34 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_35 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_35 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_36 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_36 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_37 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_37 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_38 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_38 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_39 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_39 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_40 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_40 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_41 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_41 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_42 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_42 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_43 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_43 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_44 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_44 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_45 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_45 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_46 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_46 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_47 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_47 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_48 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_48 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_49 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_49 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_50 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_50 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_51 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_51 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_52 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_52 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_53 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_53 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_54 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_54 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_55 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_55 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_56 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_56 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_57 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_57 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_58 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_58 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_59 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_59 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_60 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_60 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_61 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_61 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_62 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_62 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_63 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_63 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_64 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_64 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_65 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_65 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_66 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_66 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_67 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_67 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_68 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_68 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_69 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_69 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_70 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_70 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_71 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_71 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_72 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_72 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_73 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_73 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_74 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_74 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_75 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_75 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_76 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_76 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_77 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_77 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_78 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_78 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_79 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_79 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_80 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_80 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_81 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_81 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_82 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_82 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_83 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_83 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_84 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_84 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_85 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_85 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_86 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_86 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_87 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_87 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_88 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_88 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_89 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_89 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_90 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_90 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_91 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_91 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_92 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_92 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_93 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_93 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_94 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_94 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_95 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_95 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_96 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_96 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_97 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_97 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_98 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_98 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_99 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_99 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_100 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_100 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_101 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_101 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_102 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_102 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_103 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_103 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_104 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_104 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_105 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_105 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_106 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_106 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_107 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_107 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_108 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_108 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_109 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_109 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_110 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_110 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_111 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_111 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_112 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_112 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_113 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_113 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_114 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_114 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_115 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_115 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_116 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_116 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_117 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_117 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_118 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_118 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_119 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_119 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_120 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_120 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_121 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_121 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_122 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_122 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_123 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_123 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_124 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_124 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_125 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_125 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_126 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_126 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    wire perfCntCondDisable_127 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    perfCntCondDisable_127 <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 985:52]
    node _T_182 = eq(perfCntCondDisable_0, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:92]
    node _T_183 = and(perfCntCond_0, _T_182) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:89]
    when _T_183 : @[src/main/scala/nutcore/backend/fu/CSR.scala 986:96]
      node _perfCnts_0_T_4 = add(perfCnts_0, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:105]
      node _perfCnts_0_T_5 = tail(_perfCnts_0_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:105]
      perfCnts_0 <= _perfCnts_0_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 986:100]
    node _T_184 = eq(perfCntCondDisable_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:92]
    node _T_185 = and(perfCntCond_1, _T_184) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:89]
    when _T_185 : @[src/main/scala/nutcore/backend/fu/CSR.scala 986:96]
      node _perfCnts_1_T_4 = add(perfCnts_1, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:105]
      node _perfCnts_1_T_5 = tail(_perfCnts_1_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:105]
      perfCnts_1 <= _perfCnts_1_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 986:100]
    node _T_186 = eq(perfCntCondDisable_2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:92]
    node _T_187 = and(perfCntCond_2, _T_186) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:89]
    when _T_187 : @[src/main/scala/nutcore/backend/fu/CSR.scala 986:96]
      node _perfCnts_2_T_4 = add(perfCnts_2, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:105]
      node _perfCnts_2_T_5 = tail(_perfCnts_2_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 986:105]
      perfCnts_2 <= _perfCnts_2_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 986:100]
    wire pendingLS : UInt<5> @[src/main/scala/nutcore/backend/fu/CSR.scala 988:27]
    pendingLS <= UInt<5>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 988:27]
    wire pendingSCmt : UInt<5> @[src/main/scala/nutcore/backend/fu/CSR.scala 989:29]
    pendingSCmt <= UInt<5>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 989:29]
    wire pendingSReq : UInt<5> @[src/main/scala/nutcore/backend/fu/CSR.scala 990:29]
    pendingSReq <= UInt<5>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 990:29]
    when perfCntCond_3 : @[src/main/scala/nutcore/backend/fu/CSR.scala 994:35]
      node _perfCnts_2_T_6 = add(perfCnts_2, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/CSR.scala 994:86]
      node _perfCnts_2_T_7 = tail(_perfCnts_2_T_6, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 994:86]
      perfCnts_2 <= _perfCnts_2_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 994:60]
    wire _WIRE : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 1001:33]
    _WIRE <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1001:33]
    perfCntCondDisable_24 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_28 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_12 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_23 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_5 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_21 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_6 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_7 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_3 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_19 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_4 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_8 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_52 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_20 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_27 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_50 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    node _T_188 = eq(addr, UInt<12>("hb00")) @[src/main/scala/nutcore/backend/fu/CSR.scala 1010:27]
    node _T_189 = and(wen, _T_188) @[src/main/scala/nutcore/backend/fu/CSR.scala 1010:19]
    node _T_190 = eq(isIllegalMode, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 1010:45]
    node _T_191 = and(_T_189, _T_190) @[src/main/scala/nutcore/backend/fu/CSR.scala 1010:42]
    when _T_191 : @[src/main/scala/nutcore/backend/fu/CSR.scala 1010:61]
      perfCntCondDisable_0 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1011:47]
    perfCntCondDisable_31 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_14 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_17 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_13 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_32 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_22 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_18 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_26 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_51 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_29 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_25 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_53 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_10 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_16 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_15 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_49 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_9 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_30 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    perfCntCondDisable_11 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1007:45]
    node _T_192 = eq(addr, UInt<12>("hb02")) @[src/main/scala/nutcore/backend/fu/CSR.scala 1010:27]
    node _T_193 = and(wen, _T_192) @[src/main/scala/nutcore/backend/fu/CSR.scala 1010:19]
    node _T_194 = eq(isIllegalMode, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 1010:45]
    node _T_195 = and(_T_193, _T_194) @[src/main/scala/nutcore/backend/fu/CSR.scala 1010:42]
    when _T_195 : @[src/main/scala/nutcore/backend/fu/CSR.scala 1010:61]
      perfCntCondDisable_2 <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 1011:47]
    wire nutcoretrap : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 1017:29]
    nutcoretrap <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 1017:29]
    inst CSRDiffWrapper of CSRDiffWrapper @[src/main/scala/nutcore/backend/fu/CSR.scala 1062:29]
    CSRDiffWrapper.clock <= clock
    CSRDiffWrapper.reset <= reset
    CSRDiffWrapper.io.archEvent.coreid is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.archEvent.exceptionInst is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.archEvent.exceptionPC is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.archEvent.exception is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.archEvent.interrupt is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.archEvent.valid is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.coreid is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.medeleg is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.mideleg is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.sscratch is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.mscratch is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.mie is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.mip is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.satp is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.scause is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.mcause is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.stvec is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.mtvec is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.stval is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.mtval is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.sepc is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.mepc is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.sstatus is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.mstatus is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.privilegeMode is invalid @[src/main/scala/nutcore/backend/fu/CSR.scala 1063:17]
    CSRDiffWrapper.io.csrState.privilegeMode <= priviledgeMode @[src/main/scala/nutcore/backend/fu/CSR.scala 1066:28]
    CSRDiffWrapper.io.csrState.mstatus <= mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 1067:22]
    node _T_196 = and(mstatus, sstatusRmask) @[src/main/scala/nutcore/backend/fu/CSR.scala 1068:33]
    CSRDiffWrapper.io.csrState.sstatus <= _T_196 @[src/main/scala/nutcore/backend/fu/CSR.scala 1068:22]
    CSRDiffWrapper.io.csrState.mepc <= mepc @[src/main/scala/nutcore/backend/fu/CSR.scala 1069:19]
    CSRDiffWrapper.io.csrState.sepc <= sepc @[src/main/scala/nutcore/backend/fu/CSR.scala 1070:19]
    CSRDiffWrapper.io.csrState.mtval <= mtval @[src/main/scala/nutcore/backend/fu/CSR.scala 1071:19]
    CSRDiffWrapper.io.csrState.stval <= stval @[src/main/scala/nutcore/backend/fu/CSR.scala 1072:19]
    CSRDiffWrapper.io.csrState.mtvec <= mtvec @[src/main/scala/nutcore/backend/fu/CSR.scala 1073:20]
    CSRDiffWrapper.io.csrState.stvec <= stvec @[src/main/scala/nutcore/backend/fu/CSR.scala 1074:20]
    CSRDiffWrapper.io.csrState.mcause <= mcause @[src/main/scala/nutcore/backend/fu/CSR.scala 1075:21]
    CSRDiffWrapper.io.csrState.scause <= scause @[src/main/scala/nutcore/backend/fu/CSR.scala 1076:21]
    CSRDiffWrapper.io.csrState.satp <= satp @[src/main/scala/nutcore/backend/fu/CSR.scala 1077:19]
    CSRDiffWrapper.io.csrState.mip <= mipReg @[src/main/scala/nutcore/backend/fu/CSR.scala 1078:18]
    CSRDiffWrapper.io.csrState.mie <= mie @[src/main/scala/nutcore/backend/fu/CSR.scala 1079:18]
    CSRDiffWrapper.io.csrState.mscratch <= mscratch @[src/main/scala/nutcore/backend/fu/CSR.scala 1080:23]
    CSRDiffWrapper.io.csrState.sscratch <= sscratch @[src/main/scala/nutcore/backend/fu/CSR.scala 1081:23]
    CSRDiffWrapper.io.csrState.mideleg <= mideleg @[src/main/scala/nutcore/backend/fu/CSR.scala 1082:22]
    CSRDiffWrapper.io.csrState.medeleg <= medeleg @[src/main/scala/nutcore/backend/fu/CSR.scala 1083:22]
    CSRDiffWrapper.io.archEvent.valid <= raiseExceptionIntr @[src/main/scala/nutcore/backend/fu/CSR.scala 1086:37]
    node _T_197 = and(raiseIntr, io.instrValid) @[src/main/scala/nutcore/backend/fu/CSR.scala 1087:54]
    node _T_198 = mux(_T_197, intrNO, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 1087:43]
    CSRDiffWrapper.io.archEvent.interrupt <= _T_198 @[src/main/scala/nutcore/backend/fu/CSR.scala 1087:37]
    node _T_199 = and(raiseException, io.instrValid) @[src/main/scala/nutcore/backend/fu/CSR.scala 1088:59]
    node _T_200 = mux(_T_199, exceptionNO, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 1088:43]
    CSRDiffWrapper.io.archEvent.exception <= _T_200 @[src/main/scala/nutcore/backend/fu/CSR.scala 1088:37]
    CSRDiffWrapper.io.archEvent.exceptionPC <= exceptionPC @[src/main/scala/nutcore/backend/fu/CSR.scala 1089:37]
    CSRDiffWrapper.io.archEvent.exceptionInst <= io.cfIn.instr @[src/main/scala/nutcore/backend/fu/CSR.scala 1090:37]

  module MOU :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { src1 : UInt<64>, src2 : UInt<64>, func : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip cfIn : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}} @[src/main/scala/nutcore/backend/fu/MOU.scala 38:14]

    node _io_redirect_target_T = add(io.cfIn.pc, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/MOU.scala 49:36]
    node _io_redirect_target_T_1 = tail(_io_redirect_target_T, 1) @[src/main/scala/nutcore/backend/fu/MOU.scala 49:36]
    io.redirect.target <= _io_redirect_target_T_1 @[src/main/scala/nutcore/backend/fu/MOU.scala 49:22]
    io.redirect.valid <= io.in.valid @[src/main/scala/nutcore/backend/fu/MOU.scala 50:21]
    io.redirect.rtype <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/MOU.scala 51:21]
    node _flushICache_T = eq(io.in.bits.func, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/MOU.scala 52:36]
    node flushICache = and(io.in.valid, _flushICache_T) @[src/main/scala/nutcore/backend/fu/MOU.scala 52:27]
    node _flushTLB_T = eq(io.in.bits.func, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/MOU.scala 56:33]
    node flushTLB = and(io.in.valid, _flushTLB_T) @[src/main/scala/nutcore/backend/fu/MOU.scala 56:24]
    io.out.bits <= UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/MOU.scala 60:15]
    io.in.ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/MOU.scala 61:15]
    io.out.valid <= io.in.valid @[src/main/scala/nutcore/backend/fu/MOU.scala 62:16]

  extmodule DifftestTrapEvent :
    input clock : Clock
    input enable : UInt<1>
    input io : { hasTrap : UInt<1>, cycleCnt : UInt<64>, instrCnt : UInt<64>, hasWFI : UInt<1>, code : UInt<32>, pc : UInt<64>, coreid : UInt<8>}
    defname = DifftestTrapEvent

  module DummyDPICWrapper_3 :
    input clock : Clock
    input reset : Reset
    input control : { enable : UInt<1>} @[difftest/src/main/scala/DPIC.scala 271:19]
    input io : { valid : UInt<1>, bits : { hasTrap : UInt<1>, cycleCnt : UInt<64>, instrCnt : UInt<64>, hasWFI : UInt<1>, code : UInt<32>, pc : UInt<64>, coreid : UInt<8>}} @[difftest/src/main/scala/DPIC.scala 272:14]

    inst dpic of DifftestTrapEvent @[difftest/src/main/scala/DPIC.scala 273:20]
    dpic.clock <= clock @[difftest/src/main/scala/DPIC.scala 274:14]
    node _dpic_enable_T = and(io.valid, control.enable) @[difftest/src/main/scala/DPIC.scala 275:27]
    dpic.enable <= _dpic_enable_T @[difftest/src/main/scala/DPIC.scala 275:15]
    dpic.io.coreid <= io.bits.coreid @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.pc <= io.bits.pc @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.code <= io.bits.code @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.hasWFI <= io.bits.hasWFI @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.instrCnt <= io.bits.instrCnt @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.cycleCnt <= io.bits.cycleCnt @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.hasTrap <= io.bits.hasTrap @[difftest/src/main/scala/DPIC.scala 277:11]

  module EXUDiffWrapper :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}, flip flush : UInt<1>} @[src/main/scala/nutcore/backend/seq/EXU.scala 179:14]

    reg cycleCnt : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 185:25]
    node _cycleCnt_T = add(cycleCnt, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/EXU.scala 186:24]
    node _cycleCnt_T_1 = tail(_cycleCnt_T, 1) @[src/main/scala/nutcore/backend/seq/EXU.scala 186:24]
    cycleCnt <= _cycleCnt_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 186:12]
    reg instrCnt : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 187:25]
    wire instrCommit : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 188:29]
    instrCommit <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 188:29]
    when instrCommit : @[src/main/scala/nutcore/backend/seq/EXU.scala 189:22]
      node _instrCnt_T = add(instrCnt, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/EXU.scala 190:26]
      node _instrCnt_T_1 = tail(_instrCnt_T, 1) @[src/main/scala/nutcore/backend/seq/EXU.scala 190:26]
      instrCnt <= _instrCnt_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 190:14]
    node _nutcoretrap_T = and(io.in.bits.ctrl.isNutCoreTrap, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 194:51]
    node _nutcoretrap_T_1 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 194:69]
    node nutcoretrap = and(_nutcoretrap_T, _nutcoretrap_T_1) @[src/main/scala/nutcore/backend/seq/EXU.scala 194:66]
    wire difftest : { hasTrap : UInt<1>, cycleCnt : UInt<64>, instrCnt : UInt<64>, hasWFI : UInt<1>, code : UInt<32>, pc : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Difftest.scala 460:27]
    wire _difftest_bundle_WIRE : { hasTrap : UInt<1>, cycleCnt : UInt<64>, instrCnt : UInt<64>, hasWFI : UInt<1>, code : UInt<32>, pc : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.coreid <= UInt<8>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.pc <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.code <= UInt<32>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.hasWFI <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.instrCnt <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.cycleCnt <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.hasTrap <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    wire difftest_bundle : { hasTrap : UInt<1>, cycleCnt : UInt<64>, instrCnt : UInt<64>, hasWFI : UInt<1>, code : UInt<32>, pc : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:26]
    difftest_bundle <= _difftest_bundle_WIRE @[difftest/src/main/scala/Gateway.scala 136:26]
    wire _difftest_control_WIRE : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:44]
    _difftest_control_WIRE.enable <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 142:44]
    wire difftest_control : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:31]
    difftest_control <= _difftest_control_WIRE @[difftest/src/main/scala/Gateway.scala 142:31]
    difftest_control.enable <= UInt<1>("h1") @[difftest/src/main/scala/Gateway.scala 143:24]
    wire difftest_gen : { valid : UInt<1>, bits : { hasTrap : UInt<1>, cycleCnt : UInt<64>, instrCnt : UInt<64>, hasWFI : UInt<1>, code : UInt<32>, pc : UInt<64>, coreid : UInt<8>}} @[difftest/src/main/scala/Difftest.scala 157:19]
    difftest_gen.valid <= UInt<1>("h1") @[difftest/src/main/scala/Difftest.scala 158:15]
    difftest_gen.bits <= difftest_bundle @[difftest/src/main/scala/Difftest.scala 159:14]
    inst difftest_module of DummyDPICWrapper_3 @[difftest/src/main/scala/DPIC.scala 299:24]
    difftest_module.clock <= clock
    difftest_module.reset <= reset
    difftest_module.control.enable <= difftest_control.enable @[difftest/src/main/scala/DPIC.scala 300:20]
    difftest_module.io.bits.coreid <= difftest_gen.bits.coreid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.pc <= difftest_gen.bits.pc @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.code <= difftest_gen.bits.code @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.hasWFI <= difftest_gen.bits.hasWFI @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.instrCnt <= difftest_gen.bits.instrCnt @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.cycleCnt <= difftest_gen.bits.cycleCnt @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.hasTrap <= difftest_gen.bits.hasTrap @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.valid <= difftest_gen.valid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_bundle <= difftest @[difftest/src/main/scala/Difftest.scala 462:27]
    difftest.coreid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 198:21]
    difftest.hasTrap <= nutcoretrap @[src/main/scala/nutcore/backend/seq/EXU.scala 199:21]
    difftest.code <= io.in.bits.data.src1 @[src/main/scala/nutcore/backend/seq/EXU.scala 200:21]
    difftest.pc <= io.in.bits.cf.pc @[src/main/scala/nutcore/backend/seq/EXU.scala 201:21]
    difftest.cycleCnt <= cycleCnt @[src/main/scala/nutcore/backend/seq/EXU.scala 202:21]
    difftest.instrCnt <= instrCnt @[src/main/scala/nutcore/backend/seq/EXU.scala 203:21]
    difftest.hasWFI <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 204:21]

  module EXU :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { decode : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}, isMMIO : UInt<1>, intrNO : UInt<64>, commits : UInt<64>[5], isExit : UInt<1>}}, flip flush : UInt<1>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, forward : { valid : UInt<1>, wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<64>}, fuType : UInt<3>}, flip memMMU : { imem : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, laf : UInt<1>, saf : UInt<1>}, dmem : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, laf : UInt<1>, saf : UInt<1>}}, sfence_vma_invalid : UInt<1>, wfi_invalid : UInt<1>} @[src/main/scala/nutcore/backend/seq/EXU.scala 30:14]

    node src1 = bits(io.in.bits.data.src1, 63, 0) @[src/main/scala/nutcore/backend/seq/EXU.scala 41:34]
    node src2 = bits(io.in.bits.data.src2, 63, 0) @[src/main/scala/nutcore/backend/seq/EXU.scala 42:34]
    wire fuValids : UInt<1>[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 46:22]
    node _fuValids_0_T = eq(io.in.bits.ctrl.fuType, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:57]
    node _fuValids_0_T_1 = and(_fuValids_0_T, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:66]
    node _fuValids_0_T_2 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:84]
    node _fuValids_0_T_3 = and(_fuValids_0_T_1, _fuValids_0_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:81]
    node fuValids_0_lo_lo_lo = cat(io.in.bits.cf.exceptionVec[1], io.in.bits.cf.exceptionVec[0]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_lo_lo_hi = cat(io.in.bits.cf.exceptionVec[3], io.in.bits.cf.exceptionVec[2]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_lo_lo = cat(fuValids_0_lo_lo_hi, fuValids_0_lo_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_lo_hi_lo = cat(io.in.bits.cf.exceptionVec[5], io.in.bits.cf.exceptionVec[4]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_lo_hi_hi = cat(io.in.bits.cf.exceptionVec[7], io.in.bits.cf.exceptionVec[6]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_lo_hi = cat(fuValids_0_lo_hi_hi, fuValids_0_lo_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_lo = cat(fuValids_0_lo_hi, fuValids_0_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_hi_lo_lo = cat(io.in.bits.cf.exceptionVec[9], io.in.bits.cf.exceptionVec[8]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_hi_lo_hi = cat(io.in.bits.cf.exceptionVec[11], io.in.bits.cf.exceptionVec[10]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_hi_lo = cat(fuValids_0_hi_lo_hi, fuValids_0_hi_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_hi_hi_lo = cat(io.in.bits.cf.exceptionVec[13], io.in.bits.cf.exceptionVec[12]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_hi_hi_hi = cat(io.in.bits.cf.exceptionVec[15], io.in.bits.cf.exceptionVec[14]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_hi_hi = cat(fuValids_0_hi_hi_hi, fuValids_0_hi_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_0_hi = cat(fuValids_0_hi_hi, fuValids_0_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node _fuValids_0_T_4 = cat(fuValids_0_hi, fuValids_0_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node _fuValids_0_T_5 = orr(_fuValids_0_T_4) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:132]
    node _fuValids_0_T_6 = eq(_fuValids_0_T_5, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:97]
    node _fuValids_0_T_7 = and(_fuValids_0_T_3, _fuValids_0_T_6) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:94]
    fuValids[0] <= _fuValids_0_T_7 @[src/main/scala/nutcore/backend/seq/EXU.scala 47:46]
    node _fuValids_1_T = eq(io.in.bits.ctrl.fuType, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:57]
    node _fuValids_1_T_1 = and(_fuValids_1_T, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:66]
    node _fuValids_1_T_2 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:84]
    node _fuValids_1_T_3 = and(_fuValids_1_T_1, _fuValids_1_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:81]
    node fuValids_1_lo_lo_lo = cat(io.in.bits.cf.exceptionVec[1], io.in.bits.cf.exceptionVec[0]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_lo_lo_hi = cat(io.in.bits.cf.exceptionVec[3], io.in.bits.cf.exceptionVec[2]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_lo_lo = cat(fuValids_1_lo_lo_hi, fuValids_1_lo_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_lo_hi_lo = cat(io.in.bits.cf.exceptionVec[5], io.in.bits.cf.exceptionVec[4]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_lo_hi_hi = cat(io.in.bits.cf.exceptionVec[7], io.in.bits.cf.exceptionVec[6]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_lo_hi = cat(fuValids_1_lo_hi_hi, fuValids_1_lo_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_lo = cat(fuValids_1_lo_hi, fuValids_1_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_hi_lo_lo = cat(io.in.bits.cf.exceptionVec[9], io.in.bits.cf.exceptionVec[8]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_hi_lo_hi = cat(io.in.bits.cf.exceptionVec[11], io.in.bits.cf.exceptionVec[10]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_hi_lo = cat(fuValids_1_hi_lo_hi, fuValids_1_hi_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_hi_hi_lo = cat(io.in.bits.cf.exceptionVec[13], io.in.bits.cf.exceptionVec[12]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_hi_hi_hi = cat(io.in.bits.cf.exceptionVec[15], io.in.bits.cf.exceptionVec[14]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_hi_hi = cat(fuValids_1_hi_hi_hi, fuValids_1_hi_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_1_hi = cat(fuValids_1_hi_hi, fuValids_1_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node _fuValids_1_T_4 = cat(fuValids_1_hi, fuValids_1_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node _fuValids_1_T_5 = orr(_fuValids_1_T_4) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:132]
    node _fuValids_1_T_6 = eq(_fuValids_1_T_5, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:97]
    node _fuValids_1_T_7 = and(_fuValids_1_T_3, _fuValids_1_T_6) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:94]
    fuValids[1] <= _fuValids_1_T_7 @[src/main/scala/nutcore/backend/seq/EXU.scala 47:46]
    node _fuValids_2_T = eq(io.in.bits.ctrl.fuType, UInt<2>("h2")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:57]
    node _fuValids_2_T_1 = and(_fuValids_2_T, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:66]
    node _fuValids_2_T_2 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:84]
    node _fuValids_2_T_3 = and(_fuValids_2_T_1, _fuValids_2_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:81]
    node fuValids_2_lo_lo_lo = cat(io.in.bits.cf.exceptionVec[1], io.in.bits.cf.exceptionVec[0]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_lo_lo_hi = cat(io.in.bits.cf.exceptionVec[3], io.in.bits.cf.exceptionVec[2]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_lo_lo = cat(fuValids_2_lo_lo_hi, fuValids_2_lo_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_lo_hi_lo = cat(io.in.bits.cf.exceptionVec[5], io.in.bits.cf.exceptionVec[4]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_lo_hi_hi = cat(io.in.bits.cf.exceptionVec[7], io.in.bits.cf.exceptionVec[6]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_lo_hi = cat(fuValids_2_lo_hi_hi, fuValids_2_lo_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_lo = cat(fuValids_2_lo_hi, fuValids_2_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_hi_lo_lo = cat(io.in.bits.cf.exceptionVec[9], io.in.bits.cf.exceptionVec[8]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_hi_lo_hi = cat(io.in.bits.cf.exceptionVec[11], io.in.bits.cf.exceptionVec[10]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_hi_lo = cat(fuValids_2_hi_lo_hi, fuValids_2_hi_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_hi_hi_lo = cat(io.in.bits.cf.exceptionVec[13], io.in.bits.cf.exceptionVec[12]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_hi_hi_hi = cat(io.in.bits.cf.exceptionVec[15], io.in.bits.cf.exceptionVec[14]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_hi_hi = cat(fuValids_2_hi_hi_hi, fuValids_2_hi_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_2_hi = cat(fuValids_2_hi_hi, fuValids_2_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node _fuValids_2_T_4 = cat(fuValids_2_hi, fuValids_2_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node _fuValids_2_T_5 = orr(_fuValids_2_T_4) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:132]
    node _fuValids_2_T_6 = eq(_fuValids_2_T_5, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:97]
    node _fuValids_2_T_7 = and(_fuValids_2_T_3, _fuValids_2_T_6) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:94]
    fuValids[2] <= _fuValids_2_T_7 @[src/main/scala/nutcore/backend/seq/EXU.scala 47:46]
    node _fuValids_3_T = eq(io.in.bits.ctrl.fuType, UInt<2>("h3")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:57]
    node _fuValids_3_T_1 = and(_fuValids_3_T, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:66]
    node _fuValids_3_T_2 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:84]
    node _fuValids_3_T_3 = and(_fuValids_3_T_1, _fuValids_3_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:81]
    node fuValids_3_lo_lo_lo = cat(io.in.bits.cf.exceptionVec[1], io.in.bits.cf.exceptionVec[0]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_lo_lo_hi = cat(io.in.bits.cf.exceptionVec[3], io.in.bits.cf.exceptionVec[2]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_lo_lo = cat(fuValids_3_lo_lo_hi, fuValids_3_lo_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_lo_hi_lo = cat(io.in.bits.cf.exceptionVec[5], io.in.bits.cf.exceptionVec[4]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_lo_hi_hi = cat(io.in.bits.cf.exceptionVec[7], io.in.bits.cf.exceptionVec[6]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_lo_hi = cat(fuValids_3_lo_hi_hi, fuValids_3_lo_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_lo = cat(fuValids_3_lo_hi, fuValids_3_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_hi_lo_lo = cat(io.in.bits.cf.exceptionVec[9], io.in.bits.cf.exceptionVec[8]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_hi_lo_hi = cat(io.in.bits.cf.exceptionVec[11], io.in.bits.cf.exceptionVec[10]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_hi_lo = cat(fuValids_3_hi_lo_hi, fuValids_3_hi_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_hi_hi_lo = cat(io.in.bits.cf.exceptionVec[13], io.in.bits.cf.exceptionVec[12]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_hi_hi_hi = cat(io.in.bits.cf.exceptionVec[15], io.in.bits.cf.exceptionVec[14]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_hi_hi = cat(fuValids_3_hi_hi_hi, fuValids_3_hi_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_3_hi = cat(fuValids_3_hi_hi, fuValids_3_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node _fuValids_3_T_4 = cat(fuValids_3_hi, fuValids_3_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node _fuValids_3_T_5 = orr(_fuValids_3_T_4) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:132]
    node _fuValids_3_T_6 = eq(_fuValids_3_T_5, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:97]
    node _fuValids_3_T_7 = and(_fuValids_3_T_3, _fuValids_3_T_6) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:94]
    fuValids[3] <= _fuValids_3_T_7 @[src/main/scala/nutcore/backend/seq/EXU.scala 47:46]
    node _fuValids_4_T = eq(io.in.bits.ctrl.fuType, UInt<3>("h4")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:57]
    node _fuValids_4_T_1 = and(_fuValids_4_T, io.in.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:66]
    node _fuValids_4_T_2 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:84]
    node _fuValids_4_T_3 = and(_fuValids_4_T_1, _fuValids_4_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:81]
    node fuValids_4_lo_lo_lo = cat(io.in.bits.cf.exceptionVec[1], io.in.bits.cf.exceptionVec[0]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_lo_lo_hi = cat(io.in.bits.cf.exceptionVec[3], io.in.bits.cf.exceptionVec[2]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_lo_lo = cat(fuValids_4_lo_lo_hi, fuValids_4_lo_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_lo_hi_lo = cat(io.in.bits.cf.exceptionVec[5], io.in.bits.cf.exceptionVec[4]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_lo_hi_hi = cat(io.in.bits.cf.exceptionVec[7], io.in.bits.cf.exceptionVec[6]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_lo_hi = cat(fuValids_4_lo_hi_hi, fuValids_4_lo_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_lo = cat(fuValids_4_lo_hi, fuValids_4_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_hi_lo_lo = cat(io.in.bits.cf.exceptionVec[9], io.in.bits.cf.exceptionVec[8]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_hi_lo_hi = cat(io.in.bits.cf.exceptionVec[11], io.in.bits.cf.exceptionVec[10]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_hi_lo = cat(fuValids_4_hi_lo_hi, fuValids_4_hi_lo_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_hi_hi_lo = cat(io.in.bits.cf.exceptionVec[13], io.in.bits.cf.exceptionVec[12]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_hi_hi_hi = cat(io.in.bits.cf.exceptionVec[15], io.in.bits.cf.exceptionVec[14]) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_hi_hi = cat(fuValids_4_hi_hi_hi, fuValids_4_hi_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node fuValids_4_hi = cat(fuValids_4_hi_hi, fuValids_4_hi_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node _fuValids_4_T_4 = cat(fuValids_4_hi, fuValids_4_lo) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:125]
    node _fuValids_4_T_5 = orr(_fuValids_4_T_4) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:132]
    node _fuValids_4_T_6 = eq(_fuValids_4_T_5, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:97]
    node _fuValids_4_T_7 = and(_fuValids_4_T_3, _fuValids_4_T_6) @[src/main/scala/nutcore/backend/seq/EXU.scala 47:94]
    fuValids[4] <= _fuValids_4_T_7 @[src/main/scala/nutcore/backend/seq/EXU.scala 47:46]
    inst alu of ALU @[src/main/scala/nutcore/backend/seq/EXU.scala 49:19]
    alu.clock <= clock
    alu.reset <= reset
    alu.io.in.valid <= fuValids[0] @[src/main/scala/nutcore/backend/fu/ALU.scala 82:16]
    alu.io.in.bits.src1 <= src1 @[src/main/scala/nutcore/backend/fu/ALU.scala 83:15]
    alu.io.in.bits.src2 <= src2 @[src/main/scala/nutcore/backend/fu/ALU.scala 84:15]
    alu.io.in.bits.func <= io.in.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/fu/ALU.scala 85:15]
    alu.io.cfIn.isExit <= io.in.bits.cf.isExit @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.isBranch <= io.in.bits.cf.isBranch @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.runahead_checkpoint_id <= io.in.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.crossBoundaryFault <= io.in.bits.cf.crossBoundaryFault @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.isRVC <= io.in.bits.cf.isRVC @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.brIdx <= io.in.bits.cf.brIdx @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[0] <= io.in.bits.cf.intrVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[1] <= io.in.bits.cf.intrVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[2] <= io.in.bits.cf.intrVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[3] <= io.in.bits.cf.intrVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[4] <= io.in.bits.cf.intrVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[5] <= io.in.bits.cf.intrVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[6] <= io.in.bits.cf.intrVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[7] <= io.in.bits.cf.intrVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[8] <= io.in.bits.cf.intrVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[9] <= io.in.bits.cf.intrVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[10] <= io.in.bits.cf.intrVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.intrVec[11] <= io.in.bits.cf.intrVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[0] <= io.in.bits.cf.exceptionVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[1] <= io.in.bits.cf.exceptionVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[2] <= io.in.bits.cf.exceptionVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[3] <= io.in.bits.cf.exceptionVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[4] <= io.in.bits.cf.exceptionVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[5] <= io.in.bits.cf.exceptionVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[6] <= io.in.bits.cf.exceptionVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[7] <= io.in.bits.cf.exceptionVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[8] <= io.in.bits.cf.exceptionVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[9] <= io.in.bits.cf.exceptionVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[10] <= io.in.bits.cf.exceptionVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[11] <= io.in.bits.cf.exceptionVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[12] <= io.in.bits.cf.exceptionVec[12] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[13] <= io.in.bits.cf.exceptionVec[13] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[14] <= io.in.bits.cf.exceptionVec[14] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.exceptionVec[15] <= io.in.bits.cf.exceptionVec[15] @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.redirect.valid <= io.in.bits.cf.redirect.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.redirect.rtype <= io.in.bits.cf.redirect.rtype @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.redirect.target <= io.in.bits.cf.redirect.target @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.pnpc <= io.in.bits.cf.pnpc @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.pc <= io.in.bits.cf.pc @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.cfIn.instr <= io.in.bits.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 51:15]
    alu.io.offset <= io.in.bits.data.imm @[src/main/scala/nutcore/backend/seq/EXU.scala 52:17]
    alu.io.out.ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 53:20]
    inst lsu of UnpipelinedLSU @[src/main/scala/nutcore/backend/seq/EXU.scala 57:19]
    lsu.clock <= clock
    lsu.reset <= reset
    wire lsuTlbPF : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 58:26]
    lsuTlbPF <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 58:26]
    lsu.io.in.valid <= fuValids[1] @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 49:17]
    lsu.io.in.bits.src1 <= src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 50:21]
    lsu.io.in.bits.src2 <= io.in.bits.data.imm @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 51:21]
    lsu.io.in.bits.func <= io.in.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 52:21]
    lsuTlbPF <= lsu.io.dtlbPF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 53:12]
    lsu.io.wdata <= src2 @[src/main/scala/nutcore/backend/seq/EXU.scala 60:16]
    lsu.io.instr <= io.in.bits.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 61:16]
    io.out.bits.isMMIO <= lsu.io.isMMIO @[src/main/scala/nutcore/backend/seq/EXU.scala 62:22]
    lsu.io.dmem.resp <= io.dmem.resp @[src/main/scala/nutcore/backend/seq/EXU.scala 63:11]
    io.dmem.req.bits <= lsu.io.dmem.req.bits @[src/main/scala/nutcore/backend/seq/EXU.scala 63:11]
    io.dmem.req.valid <= lsu.io.dmem.req.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 63:11]
    lsu.io.dmem.req.ready <= io.dmem.req.ready @[src/main/scala/nutcore/backend/seq/EXU.scala 63:11]
    lsu.io.out.ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 64:20]
    inst mdu of MDU @[src/main/scala/nutcore/backend/seq/EXU.scala 66:19]
    mdu.clock <= clock
    mdu.reset <= reset
    mdu.io.in.valid <= fuValids[2] @[src/main/scala/nutcore/backend/fu/MDU.scala 140:16]
    mdu.io.in.bits.src1 <= src1 @[src/main/scala/nutcore/backend/fu/MDU.scala 141:15]
    mdu.io.in.bits.src2 <= src2 @[src/main/scala/nutcore/backend/fu/MDU.scala 142:15]
    mdu.io.in.bits.func <= io.in.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/fu/MDU.scala 143:15]
    mdu.io.out.ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 68:20]
    inst csr of CSR @[src/main/scala/nutcore/backend/seq/EXU.scala 71:19]
    csr.clock <= clock
    csr.reset <= reset
    csr.io.in.valid <= fuValids[3] @[src/main/scala/nutcore/backend/fu/CSR.scala 204:16]
    csr.io.in.bits.src1 <= src1 @[src/main/scala/nutcore/backend/fu/CSR.scala 205:15]
    csr.io.in.bits.src2 <= src2 @[src/main/scala/nutcore/backend/fu/CSR.scala 206:15]
    csr.io.in.bits.func <= io.in.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/fu/CSR.scala 207:15]
    csr.io.cfIn.isExit <= io.in.bits.cf.isExit @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.isBranch <= io.in.bits.cf.isBranch @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.runahead_checkpoint_id <= io.in.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.crossBoundaryFault <= io.in.bits.cf.crossBoundaryFault @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.isRVC <= io.in.bits.cf.isRVC @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.brIdx <= io.in.bits.cf.brIdx @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[0] <= io.in.bits.cf.intrVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[1] <= io.in.bits.cf.intrVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[2] <= io.in.bits.cf.intrVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[3] <= io.in.bits.cf.intrVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[4] <= io.in.bits.cf.intrVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[5] <= io.in.bits.cf.intrVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[6] <= io.in.bits.cf.intrVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[7] <= io.in.bits.cf.intrVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[8] <= io.in.bits.cf.intrVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[9] <= io.in.bits.cf.intrVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[10] <= io.in.bits.cf.intrVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.intrVec[11] <= io.in.bits.cf.intrVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[0] <= io.in.bits.cf.exceptionVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[1] <= io.in.bits.cf.exceptionVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[2] <= io.in.bits.cf.exceptionVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[3] <= io.in.bits.cf.exceptionVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[4] <= io.in.bits.cf.exceptionVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[5] <= io.in.bits.cf.exceptionVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[6] <= io.in.bits.cf.exceptionVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[7] <= io.in.bits.cf.exceptionVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[8] <= io.in.bits.cf.exceptionVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[9] <= io.in.bits.cf.exceptionVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[10] <= io.in.bits.cf.exceptionVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[11] <= io.in.bits.cf.exceptionVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[12] <= io.in.bits.cf.exceptionVec[12] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[13] <= io.in.bits.cf.exceptionVec[13] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[14] <= io.in.bits.cf.exceptionVec[14] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[15] <= io.in.bits.cf.exceptionVec[15] @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.redirect.valid <= io.in.bits.cf.redirect.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.redirect.rtype <= io.in.bits.cf.redirect.rtype @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.redirect.target <= io.in.bits.cf.redirect.target @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.pnpc <= io.in.bits.cf.pnpc @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.pc <= io.in.bits.cf.pc @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.instr <= io.in.bits.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 73:15]
    csr.io.cfIn.exceptionVec[4] <= lsu.io.loadAddrMisaligned @[src/main/scala/nutcore/backend/seq/EXU.scala 74:48]
    csr.io.cfIn.exceptionVec[6] <= lsu.io.storeAddrMisaligned @[src/main/scala/nutcore/backend/seq/EXU.scala 75:49]
    csr.io.cfIn.exceptionVec[5] <= lsu.io.loadAccessFault @[src/main/scala/nutcore/backend/seq/EXU.scala 76:45]
    csr.io.cfIn.exceptionVec[7] <= lsu.io.storeAccessFault @[src/main/scala/nutcore/backend/seq/EXU.scala 77:46]
    node _csr_io_cfIn_exceptionVec_13_T = and(lsu.io.in.valid, lsu.io.dtlbPF) @[src/main/scala/nutcore/backend/seq/EXU.scala 78:62]
    node _csr_io_cfIn_exceptionVec_13_T_1 = bits(io.in.bits.ctrl.fuOpType, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node _csr_io_cfIn_exceptionVec_13_T_2 = eq(io.in.bits.ctrl.fuOpType, UInt<6>("h20")) @[src/main/scala/nutcore/backend/fu/LSU.scala 57:37]
    node _csr_io_cfIn_exceptionVec_13_T_3 = eq(_csr_io_cfIn_exceptionVec_13_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 64:57]
    node _csr_io_cfIn_exceptionVec_13_T_4 = and(_csr_io_cfIn_exceptionVec_13_T_1, _csr_io_cfIn_exceptionVec_13_T_3) @[src/main/scala/nutcore/backend/fu/LSU.scala 64:54]
    node _csr_io_cfIn_exceptionVec_13_T_5 = bits(io.in.bits.ctrl.fuOpType, 3, 3) @[src/main/scala/nutcore/backend/fu/LSU.scala 55:39]
    node _csr_io_cfIn_exceptionVec_13_T_6 = or(_csr_io_cfIn_exceptionVec_13_T_4, _csr_io_cfIn_exceptionVec_13_T_5) @[src/main/scala/nutcore/backend/fu/LSU.scala 64:69]
    node _csr_io_cfIn_exceptionVec_13_T_7 = eq(_csr_io_cfIn_exceptionVec_13_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 65:40]
    node _csr_io_cfIn_exceptionVec_13_T_8 = and(_csr_io_cfIn_exceptionVec_13_T, _csr_io_cfIn_exceptionVec_13_T_7) @[src/main/scala/nutcore/backend/seq/EXU.scala 78:79]
    csr.io.cfIn.exceptionVec[13] <= _csr_io_cfIn_exceptionVec_13_T_8 @[src/main/scala/nutcore/backend/seq/EXU.scala 78:43]
    node _csr_io_cfIn_exceptionVec_15_T = and(lsu.io.in.valid, lsu.io.dtlbPF) @[src/main/scala/nutcore/backend/seq/EXU.scala 79:63]
    node _csr_io_cfIn_exceptionVec_15_T_1 = bits(io.in.bits.ctrl.fuOpType, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node _csr_io_cfIn_exceptionVec_15_T_2 = eq(io.in.bits.ctrl.fuOpType, UInt<6>("h20")) @[src/main/scala/nutcore/backend/fu/LSU.scala 57:37]
    node _csr_io_cfIn_exceptionVec_15_T_3 = eq(_csr_io_cfIn_exceptionVec_15_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 64:57]
    node _csr_io_cfIn_exceptionVec_15_T_4 = and(_csr_io_cfIn_exceptionVec_15_T_1, _csr_io_cfIn_exceptionVec_15_T_3) @[src/main/scala/nutcore/backend/fu/LSU.scala 64:54]
    node _csr_io_cfIn_exceptionVec_15_T_5 = bits(io.in.bits.ctrl.fuOpType, 3, 3) @[src/main/scala/nutcore/backend/fu/LSU.scala 55:39]
    node _csr_io_cfIn_exceptionVec_15_T_6 = or(_csr_io_cfIn_exceptionVec_15_T_4, _csr_io_cfIn_exceptionVec_15_T_5) @[src/main/scala/nutcore/backend/fu/LSU.scala 64:69]
    node _csr_io_cfIn_exceptionVec_15_T_7 = and(_csr_io_cfIn_exceptionVec_15_T, _csr_io_cfIn_exceptionVec_15_T_6) @[src/main/scala/nutcore/backend/seq/EXU.scala 79:80]
    csr.io.cfIn.exceptionVec[15] <= _csr_io_cfIn_exceptionVec_15_T_7 @[src/main/scala/nutcore/backend/seq/EXU.scala 79:44]
    node _csr_io_instrValid_T = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 80:39]
    node _csr_io_instrValid_T_1 = and(io.in.valid, _csr_io_instrValid_T) @[src/main/scala/nutcore/backend/seq/EXU.scala 80:36]
    csr.io.instrValid <= _csr_io_instrValid_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 80:21]
    csr.io.isBackendException <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 81:29]
    io.out.bits.intrNO <= csr.io.intrNO @[src/main/scala/nutcore/backend/seq/EXU.scala 82:22]
    csr.io.isBackendException <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 83:29]
    csr.io.out.ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 84:20]
    node _csr_io_rfWenReal_T = neq(io.in.bits.ctrl.rfDest, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 85:71]
    node _csr_io_rfWenReal_T_1 = and(io.in.bits.ctrl.rfWen, _csr_io_rfWenReal_T) @[src/main/scala/nutcore/backend/seq/EXU.scala 85:45]
    csr.io.rfWenReal <= _csr_io_rfWenReal_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 85:20]
    io.sfence_vma_invalid <= csr.io.sfence_vma_invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 86:25]
    io.wfi_invalid <= csr.io.wfi_invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 87:18]
    csr.io.imemMMU <= io.memMMU.imem @[src/main/scala/nutcore/backend/seq/EXU.scala 89:18]
    alu.io.iVmEnable <= csr.io.vmEnable @[src/main/scala/nutcore/backend/seq/EXU.scala 90:20]
    csr.io.dmemMMU <= io.memMMU.dmem @[src/main/scala/nutcore/backend/seq/EXU.scala 91:18]
    csr.io.dmemExceptionAddr <= lsu.io.vaddr @[src/main/scala/nutcore/backend/seq/EXU.scala 92:28]
    node _csr_io_illegalJump_valid_T = or(alu.io.jumpIsIllegal.valid, csr.io.xretIsIllegal.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 95:60]
    csr.io.illegalJump.valid <= _csr_io_illegalJump_valid_T @[src/main/scala/nutcore/backend/seq/EXU.scala 95:30]
    node _csr_io_illegalJump_bits_T = mux(alu.io.jumpIsIllegal.valid, alu.io.jumpIsIllegal.bits, csr.io.xretIsIllegal.bits) @[src/main/scala/nutcore/backend/seq/EXU.scala 96:36]
    csr.io.illegalJump.bits <= _csr_io_illegalJump_bits_T @[src/main/scala/nutcore/backend/seq/EXU.scala 96:30]
    node _alu_io_jumpIsIllegal_ready_T = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 97:48]
    node _alu_io_jumpIsIllegal_ready_T_1 = and(io.in.valid, _alu_io_jumpIsIllegal_ready_T) @[src/main/scala/nutcore/backend/seq/EXU.scala 97:45]
    alu.io.jumpIsIllegal.ready <= _alu_io_jumpIsIllegal_ready_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 97:30]
    node _csr_io_xretIsIllegal_ready_T = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 98:48]
    node _csr_io_xretIsIllegal_ready_T_1 = and(io.in.valid, _csr_io_xretIsIllegal_ready_T) @[src/main/scala/nutcore/backend/seq/EXU.scala 98:45]
    csr.io.xretIsIllegal.ready <= _csr_io_xretIsIllegal_ready_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 98:30]
    node _T = and(alu.io.jumpIsIllegal.ready, alu.io.jumpIsIllegal.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_1 = and(csr.io.xretIsIllegal.ready, csr.io.xretIsIllegal.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_2 = or(_T, _T_1) @[src/main/scala/nutcore/backend/seq/EXU.scala 99:35]
    when _T_2 : @[src/main/scala/nutcore/backend/seq/EXU.scala 99:65]
      fuValids[0] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 101:9]
      fuValids[1] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 101:9]
      fuValids[2] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 101:9]
      fuValids[3] <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 101:9]
      fuValids[4] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 101:9]
      when csr.io.vmEnable : @[src/main/scala/nutcore/backend/seq/EXU.scala 103:28]
        csr.io.cfIn.exceptionVec[12] <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 104:48]
      else :
        csr.io.cfIn.exceptionVec[1] <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 106:50]
    node _T_3 = and(io.out.bits.decode.ctrl.rfWen, csr.io.isPerfRead) @[src/main/scala/nutcore/backend/seq/EXU.scala 111:39]
    when _T_3 : @[src/main/scala/nutcore/backend/seq/EXU.scala 111:61]
      io.out.bits.isMMIO <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 112:24]
    inst mou of MOU @[src/main/scala/nutcore/backend/seq/EXU.scala 115:19]
    mou.clock <= clock
    mou.reset <= reset
    mou.io.in.valid <= fuValids[4] @[src/main/scala/nutcore/backend/fu/MOU.scala 42:16]
    mou.io.in.bits.src1 <= src1 @[src/main/scala/nutcore/backend/fu/MOU.scala 43:15]
    mou.io.in.bits.src2 <= src2 @[src/main/scala/nutcore/backend/fu/MOU.scala 44:15]
    mou.io.in.bits.func <= io.in.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/fu/MOU.scala 45:15]
    mou.io.cfIn.isExit <= io.in.bits.cf.isExit @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.isBranch <= io.in.bits.cf.isBranch @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.runahead_checkpoint_id <= io.in.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.crossBoundaryFault <= io.in.bits.cf.crossBoundaryFault @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.isRVC <= io.in.bits.cf.isRVC @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.brIdx <= io.in.bits.cf.brIdx @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[0] <= io.in.bits.cf.intrVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[1] <= io.in.bits.cf.intrVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[2] <= io.in.bits.cf.intrVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[3] <= io.in.bits.cf.intrVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[4] <= io.in.bits.cf.intrVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[5] <= io.in.bits.cf.intrVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[6] <= io.in.bits.cf.intrVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[7] <= io.in.bits.cf.intrVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[8] <= io.in.bits.cf.intrVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[9] <= io.in.bits.cf.intrVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[10] <= io.in.bits.cf.intrVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.intrVec[11] <= io.in.bits.cf.intrVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[0] <= io.in.bits.cf.exceptionVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[1] <= io.in.bits.cf.exceptionVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[2] <= io.in.bits.cf.exceptionVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[3] <= io.in.bits.cf.exceptionVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[4] <= io.in.bits.cf.exceptionVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[5] <= io.in.bits.cf.exceptionVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[6] <= io.in.bits.cf.exceptionVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[7] <= io.in.bits.cf.exceptionVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[8] <= io.in.bits.cf.exceptionVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[9] <= io.in.bits.cf.exceptionVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[10] <= io.in.bits.cf.exceptionVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[11] <= io.in.bits.cf.exceptionVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[12] <= io.in.bits.cf.exceptionVec[12] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[13] <= io.in.bits.cf.exceptionVec[13] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[14] <= io.in.bits.cf.exceptionVec[14] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.exceptionVec[15] <= io.in.bits.cf.exceptionVec[15] @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.redirect.valid <= io.in.bits.cf.redirect.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.redirect.rtype <= io.in.bits.cf.redirect.rtype @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.redirect.target <= io.in.bits.cf.redirect.target @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.pnpc <= io.in.bits.cf.pnpc @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.pc <= io.in.bits.cf.pc @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.cfIn.instr <= io.in.bits.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 118:15]
    mou.io.out.ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 119:20]
    io.out.bits.decode.data.imm is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.data.src2 is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.data.src1 is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.isBlocked is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.noSpecExec is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.isSrc2Forward is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.isSrc1Forward is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.isNutCoreTrap is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.rfDest is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.rfWen is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.rfSrc2 is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.rfSrc1 is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.fuOpType is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.fuType is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.src2Type is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.ctrl.src1Type is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.isExit is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.isBranch is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.runahead_checkpoint_id is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.crossBoundaryFault is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.isRVC is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.brIdx is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[0] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[1] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[2] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[3] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[4] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[5] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[6] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[7] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[8] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[9] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[10] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.intrVec[11] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[0] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[1] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[2] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[3] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[4] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[5] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[6] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[7] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[8] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[9] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[10] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[11] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[12] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[13] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[14] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.exceptionVec[15] is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.redirect.valid is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.redirect.rtype is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.redirect.target is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.pnpc is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.pc is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    io.out.bits.decode.cf.instr is invalid @[src/main/scala/nutcore/backend/seq/EXU.scala 121:22]
    node _hasException_T = or(lsuTlbPF, lsu.io.dtlbAF) @[src/main/scala/nutcore/backend/seq/EXU.scala 123:33]
    node _hasException_T_1 = or(_hasException_T, lsu.io.loadAddrMisaligned) @[src/main/scala/nutcore/backend/seq/EXU.scala 123:50]
    node _hasException_T_2 = or(_hasException_T_1, lsu.io.storeAddrMisaligned) @[src/main/scala/nutcore/backend/seq/EXU.scala 124:33]
    node _hasException_T_3 = or(_hasException_T_2, lsu.io.loadAccessFault) @[src/main/scala/nutcore/backend/seq/EXU.scala 124:63]
    node hasException = or(_hasException_T_3, lsu.io.storeAccessFault) @[src/main/scala/nutcore/backend/seq/EXU.scala 125:30]
    node _io_out_bits_decode_ctrl_rfWen_T = eq(hasException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 126:28]
    node _io_out_bits_decode_ctrl_rfWen_T_1 = eq(fuValids[1], UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 126:45]
    node _io_out_bits_decode_ctrl_rfWen_T_2 = or(_io_out_bits_decode_ctrl_rfWen_T, _io_out_bits_decode_ctrl_rfWen_T_1) @[src/main/scala/nutcore/backend/seq/EXU.scala 126:42]
    node _io_out_bits_decode_ctrl_rfWen_T_3 = and(io.in.bits.ctrl.rfWen, _io_out_bits_decode_ctrl_rfWen_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 126:24]
    node _io_out_bits_decode_ctrl_rfWen_T_4 = and(csr.io.wenFix, fuValids[3]) @[src/main/scala/nutcore/backend/seq/EXU.scala 126:87]
    node _io_out_bits_decode_ctrl_rfWen_T_5 = eq(_io_out_bits_decode_ctrl_rfWen_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 126:71]
    node _io_out_bits_decode_ctrl_rfWen_T_6 = and(_io_out_bits_decode_ctrl_rfWen_T_3, _io_out_bits_decode_ctrl_rfWen_T_5) @[src/main/scala/nutcore/backend/seq/EXU.scala 126:68]
    io.out.bits.decode.ctrl.rfWen <= _io_out_bits_decode_ctrl_rfWen_T_6 @[src/main/scala/nutcore/backend/seq/EXU.scala 126:13]
    io.out.bits.decode.ctrl.rfDest <= io.in.bits.ctrl.rfDest @[src/main/scala/nutcore/backend/seq/EXU.scala 127:14]
    io.out.bits.decode.ctrl.fuType <= io.in.bits.ctrl.fuType @[src/main/scala/nutcore/backend/seq/EXU.scala 128:14]
    io.out.bits.decode.cf.pc <= io.in.bits.cf.pc @[src/main/scala/nutcore/backend/seq/EXU.scala 130:28]
    io.out.bits.decode.cf.instr <= io.in.bits.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 131:31]
    io.out.bits.decode.cf.runahead_checkpoint_id <= io.in.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/backend/seq/EXU.scala 132:48]
    io.out.bits.decode.cf.isBranch <= io.in.bits.cf.isBranch @[src/main/scala/nutcore/backend/seq/EXU.scala 133:34]
    io.out.bits.isExit <= csr.io.isExit @[src/main/scala/nutcore/backend/seq/EXU.scala 134:22]
    node _io_out_bits_decode_cf_redirect_T = mux(csr.io.redirect.valid, csr.io.redirect, alu.io.redirect) @[src/main/scala/nutcore/backend/seq/EXU.scala 137:10]
    node _io_out_bits_decode_cf_redirect_T_1 = mux(mou.io.redirect.valid, mou.io.redirect, _io_out_bits_decode_cf_redirect_T) @[src/main/scala/nutcore/backend/seq/EXU.scala 136:8]
    io.out.bits.decode.cf.redirect <= _io_out_bits_decode_cf_redirect_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 135:34]
    node _T_4 = or(mou.io.redirect.valid, csr.io.redirect.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 139:31]
    node _T_5 = or(_T_4, alu.io.redirect.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 139:56]
    node _T_6 = or(mou.io.redirect.valid, csr.io.redirect.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 140:31]
    node _T_7 = or(_T_6, alu.io.redirect.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 140:56]
    node _io_out_valid_T = eq(UInt<1>("h1"), io.in.bits.ctrl.fuType) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_out_valid_T_1 = mux(_io_out_valid_T, lsu.io.out.valid, UInt<1>("h1")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_out_valid_T_2 = eq(UInt<2>("h2"), io.in.bits.ctrl.fuType) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_out_valid_T_3 = mux(_io_out_valid_T_2, mdu.io.out.valid, _io_out_valid_T_1) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_out_valid_T_4 = or(_io_out_valid_T_3, csr.io.illegalJump.valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 146:6]
    node _io_out_valid_T_5 = and(io.in.valid, _io_out_valid_T_4) @[src/main/scala/nutcore/backend/seq/EXU.scala 143:31]
    io.out.valid <= _io_out_valid_T_5 @[src/main/scala/nutcore/backend/seq/EXU.scala 143:16]
    io.out.bits.commits[0] <= alu.io.out.bits @[src/main/scala/nutcore/backend/seq/EXU.scala 148:35]
    io.out.bits.commits[1] <= lsu.io.out.bits @[src/main/scala/nutcore/backend/seq/EXU.scala 149:35]
    io.out.bits.commits[3] <= csr.io.out.bits @[src/main/scala/nutcore/backend/seq/EXU.scala 150:35]
    io.out.bits.commits[2] <= mdu.io.out.bits @[src/main/scala/nutcore/backend/seq/EXU.scala 151:35]
    io.out.bits.commits[4] <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 152:35]
    node _io_in_ready_T = eq(io.in.valid, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 154:18]
    node _io_in_ready_T_1 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/backend/seq/EXU.scala 154:31]
    io.in.ready <= _io_in_ready_T_2 @[src/main/scala/nutcore/backend/seq/EXU.scala 154:15]
    io.forward.valid <= io.in.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 156:20]
    io.forward.wb.rfWen <= io.in.bits.ctrl.rfWen @[src/main/scala/nutcore/backend/seq/EXU.scala 157:23]
    io.forward.wb.rfDest <= io.in.bits.ctrl.rfDest @[src/main/scala/nutcore/backend/seq/EXU.scala 158:24]
    node _io_forward_wb_rfData_T = and(alu.io.out.ready, alu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_forward_wb_rfData_T_1 = mux(_io_forward_wb_rfData_T, alu.io.out.bits, lsu.io.out.bits) @[src/main/scala/nutcore/backend/seq/EXU.scala 159:30]
    io.forward.wb.rfData <= _io_forward_wb_rfData_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 159:24]
    io.forward.fuType <= io.in.bits.ctrl.fuType @[src/main/scala/nutcore/backend/seq/EXU.scala 160:21]
    node isBru = bits(io.in.bits.ctrl.fuOpType, 4, 4) @[src/main/scala/nutcore/backend/fu/ALU.scala 62:31]
    node _T_8 = and(alu.io.out.ready, alu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_9 = eq(isBru, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 163:46]
    node _T_10 = and(_T_8, _T_9) @[src/main/scala/nutcore/backend/seq/EXU.scala 163:43]
    node _T_11 = and(alu.io.out.ready, alu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_12 = and(_T_11, isBru) @[src/main/scala/nutcore/backend/seq/EXU.scala 164:43]
    node _T_13 = and(lsu.io.out.ready, lsu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_14 = and(mdu.io.out.ready, mdu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_15 = and(csr.io.out.ready, csr.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    inst diffMod of EXUDiffWrapper @[src/main/scala/nutcore/backend/seq/EXU.scala 170:25]
    diffMod.clock <= clock
    diffMod.reset <= reset
    diffMod.io.in.valid <= io.in.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 171:25]
    diffMod.io.in.bits.data.imm <= io.in.bits.data.imm @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.data.src2 <= io.in.bits.data.src2 @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.data.src1 <= io.in.bits.data.src1 @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.isBlocked <= io.in.bits.ctrl.isBlocked @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.noSpecExec <= io.in.bits.ctrl.noSpecExec @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.isSrc2Forward <= io.in.bits.ctrl.isSrc2Forward @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.isSrc1Forward <= io.in.bits.ctrl.isSrc1Forward @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.isNutCoreTrap <= io.in.bits.ctrl.isNutCoreTrap @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.rfDest <= io.in.bits.ctrl.rfDest @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.rfWen <= io.in.bits.ctrl.rfWen @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.rfSrc2 <= io.in.bits.ctrl.rfSrc2 @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.rfSrc1 <= io.in.bits.ctrl.rfSrc1 @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.fuOpType <= io.in.bits.ctrl.fuOpType @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.fuType <= io.in.bits.ctrl.fuType @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.src2Type <= io.in.bits.ctrl.src2Type @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.ctrl.src1Type <= io.in.bits.ctrl.src1Type @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.isExit <= io.in.bits.cf.isExit @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.isBranch <= io.in.bits.cf.isBranch @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.runahead_checkpoint_id <= io.in.bits.cf.runahead_checkpoint_id @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.crossBoundaryFault <= io.in.bits.cf.crossBoundaryFault @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.isRVC <= io.in.bits.cf.isRVC @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.brIdx <= io.in.bits.cf.brIdx @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[0] <= io.in.bits.cf.intrVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[1] <= io.in.bits.cf.intrVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[2] <= io.in.bits.cf.intrVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[3] <= io.in.bits.cf.intrVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[4] <= io.in.bits.cf.intrVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[5] <= io.in.bits.cf.intrVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[6] <= io.in.bits.cf.intrVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[7] <= io.in.bits.cf.intrVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[8] <= io.in.bits.cf.intrVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[9] <= io.in.bits.cf.intrVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[10] <= io.in.bits.cf.intrVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.intrVec[11] <= io.in.bits.cf.intrVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[0] <= io.in.bits.cf.exceptionVec[0] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[1] <= io.in.bits.cf.exceptionVec[1] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[2] <= io.in.bits.cf.exceptionVec[2] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[3] <= io.in.bits.cf.exceptionVec[3] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[4] <= io.in.bits.cf.exceptionVec[4] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[5] <= io.in.bits.cf.exceptionVec[5] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[6] <= io.in.bits.cf.exceptionVec[6] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[7] <= io.in.bits.cf.exceptionVec[7] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[8] <= io.in.bits.cf.exceptionVec[8] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[9] <= io.in.bits.cf.exceptionVec[9] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[10] <= io.in.bits.cf.exceptionVec[10] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[11] <= io.in.bits.cf.exceptionVec[11] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[12] <= io.in.bits.cf.exceptionVec[12] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[13] <= io.in.bits.cf.exceptionVec[13] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[14] <= io.in.bits.cf.exceptionVec[14] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.exceptionVec[15] <= io.in.bits.cf.exceptionVec[15] @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.redirect.valid <= io.in.bits.cf.redirect.valid @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.redirect.rtype <= io.in.bits.cf.redirect.rtype @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.redirect.target <= io.in.bits.cf.redirect.target @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.pnpc <= io.in.bits.cf.pnpc @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.pc <= io.in.bits.cf.pc @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.in.bits.cf.instr <= io.in.bits.cf.instr @[src/main/scala/nutcore/backend/seq/EXU.scala 172:24]
    diffMod.io.flush <= io.flush @[src/main/scala/nutcore/backend/seq/EXU.scala 173:22]

  extmodule DifftestInstrCommit :
    input clock : Clock
    input enable : UInt<1>
    input io : { valid : UInt<1>, skip : UInt<1>, isRVC : UInt<1>, rfwen : UInt<1>, fpwen : UInt<1>, vecwen : UInt<1>, wpdest : UInt<5>, wdest : UInt<8>, pc : UInt<64>, instr : UInt<32>, robIdx : UInt<10>, lqIdx : UInt<7>, sqIdx : UInt<7>, isLoad : UInt<1>, isStore : UInt<1>, nFused : UInt<8>, special : UInt<8>, coreid : UInt<8>, index : UInt<8>}
    defname = DifftestInstrCommit

  module DummyDPICWrapper_4 :
    input clock : Clock
    input reset : Reset
    input control : { enable : UInt<1>} @[difftest/src/main/scala/DPIC.scala 271:19]
    input io : { valid : UInt<1>, bits : { valid : UInt<1>, skip : UInt<1>, isRVC : UInt<1>, rfwen : UInt<1>, fpwen : UInt<1>, vecwen : UInt<1>, wpdest : UInt<5>, wdest : UInt<8>, pc : UInt<64>, instr : UInt<32>, robIdx : UInt<10>, lqIdx : UInt<7>, sqIdx : UInt<7>, isLoad : UInt<1>, isStore : UInt<1>, nFused : UInt<8>, special : UInt<8>, coreid : UInt<8>, index : UInt<8>}} @[difftest/src/main/scala/DPIC.scala 272:14]

    inst dpic of DifftestInstrCommit @[difftest/src/main/scala/DPIC.scala 273:20]
    dpic.clock <= clock @[difftest/src/main/scala/DPIC.scala 274:14]
    node _dpic_enable_T = and(io.valid, control.enable) @[difftest/src/main/scala/DPIC.scala 275:27]
    dpic.enable <= _dpic_enable_T @[difftest/src/main/scala/DPIC.scala 275:15]
    dpic.io.index <= io.bits.index @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.coreid <= io.bits.coreid @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.special <= io.bits.special @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.nFused <= io.bits.nFused @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.isStore <= io.bits.isStore @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.isLoad <= io.bits.isLoad @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.sqIdx <= io.bits.sqIdx @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.lqIdx <= io.bits.lqIdx @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.robIdx <= io.bits.robIdx @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.instr <= io.bits.instr @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.pc <= io.bits.pc @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.wdest <= io.bits.wdest @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.wpdest <= io.bits.wpdest @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.vecwen <= io.bits.vecwen @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.fpwen <= io.bits.fpwen @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.rfwen <= io.bits.rfwen @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.isRVC <= io.bits.isRVC @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.skip <= io.bits.skip @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.valid <= io.bits.valid @[difftest/src/main/scala/DPIC.scala 277:11]

  module DiffInstrCommitWrapper :
    input clock : Clock
    input reset : Reset
    input io : { valid : UInt<1>, skip : UInt<1>, isRVC : UInt<1>, rfwen : UInt<1>, fpwen : UInt<1>, vecwen : UInt<1>, wpdest : UInt<5>, wdest : UInt<8>, pc : UInt<64>, instr : UInt<32>, robIdx : UInt<10>, lqIdx : UInt<7>, sqIdx : UInt<7>, isLoad : UInt<1>, isStore : UInt<1>, nFused : UInt<8>, special : UInt<8>, coreid : UInt<8>, index : UInt<8>} @[src/main/scala/nutcore/backend/seq/WBU.scala 64:18]

    wire difftest : { valid : UInt<1>, skip : UInt<1>, isRVC : UInt<1>, rfwen : UInt<1>, fpwen : UInt<1>, vecwen : UInt<1>, wpdest : UInt<5>, wdest : UInt<8>, pc : UInt<64>, instr : UInt<32>, robIdx : UInt<10>, lqIdx : UInt<7>, sqIdx : UInt<7>, isLoad : UInt<1>, isStore : UInt<1>, nFused : UInt<8>, special : UInt<8>, coreid : UInt<8>, index : UInt<8>} @[difftest/src/main/scala/Difftest.scala 460:27]
    wire _difftest_bundle_WIRE : { valid : UInt<1>, skip : UInt<1>, isRVC : UInt<1>, rfwen : UInt<1>, fpwen : UInt<1>, vecwen : UInt<1>, wpdest : UInt<5>, wdest : UInt<8>, pc : UInt<64>, instr : UInt<32>, robIdx : UInt<10>, lqIdx : UInt<7>, sqIdx : UInt<7>, isLoad : UInt<1>, isStore : UInt<1>, nFused : UInt<8>, special : UInt<8>, coreid : UInt<8>, index : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.index <= UInt<8>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.coreid <= UInt<8>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.special <= UInt<8>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.nFused <= UInt<8>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.isStore <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.isLoad <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.sqIdx <= UInt<7>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.lqIdx <= UInt<7>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.robIdx <= UInt<10>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.instr <= UInt<32>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.pc <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.wdest <= UInt<8>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.wpdest <= UInt<5>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.vecwen <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.fpwen <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.rfwen <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.isRVC <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.skip <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.valid <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    wire difftest_bundle : { valid : UInt<1>, skip : UInt<1>, isRVC : UInt<1>, rfwen : UInt<1>, fpwen : UInt<1>, vecwen : UInt<1>, wpdest : UInt<5>, wdest : UInt<8>, pc : UInt<64>, instr : UInt<32>, robIdx : UInt<10>, lqIdx : UInt<7>, sqIdx : UInt<7>, isLoad : UInt<1>, isStore : UInt<1>, nFused : UInt<8>, special : UInt<8>, coreid : UInt<8>, index : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:26]
    difftest_bundle <= _difftest_bundle_WIRE @[difftest/src/main/scala/Gateway.scala 136:26]
    wire _difftest_control_WIRE : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:44]
    _difftest_control_WIRE.enable <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 142:44]
    wire difftest_control : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:31]
    difftest_control <= _difftest_control_WIRE @[difftest/src/main/scala/Gateway.scala 142:31]
    difftest_control.enable <= UInt<1>("h1") @[difftest/src/main/scala/Gateway.scala 143:24]
    wire difftest_gen : { valid : UInt<1>, bits : { valid : UInt<1>, skip : UInt<1>, isRVC : UInt<1>, rfwen : UInt<1>, fpwen : UInt<1>, vecwen : UInt<1>, wpdest : UInt<5>, wdest : UInt<8>, pc : UInt<64>, instr : UInt<32>, robIdx : UInt<10>, lqIdx : UInt<7>, sqIdx : UInt<7>, isLoad : UInt<1>, isStore : UInt<1>, nFused : UInt<8>, special : UInt<8>, coreid : UInt<8>, index : UInt<8>}} @[difftest/src/main/scala/Difftest.scala 157:19]
    difftest_gen.valid <= difftest_bundle.valid @[difftest/src/main/scala/Difftest.scala 158:15]
    difftest_gen.bits <= difftest_bundle @[difftest/src/main/scala/Difftest.scala 159:14]
    inst difftest_module of DummyDPICWrapper_4 @[difftest/src/main/scala/DPIC.scala 299:24]
    difftest_module.clock <= clock
    difftest_module.reset <= reset
    difftest_module.control.enable <= difftest_control.enable @[difftest/src/main/scala/DPIC.scala 300:20]
    difftest_module.io.bits.index <= difftest_gen.bits.index @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.coreid <= difftest_gen.bits.coreid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.special <= difftest_gen.bits.special @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.nFused <= difftest_gen.bits.nFused @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.isStore <= difftest_gen.bits.isStore @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.isLoad <= difftest_gen.bits.isLoad @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.sqIdx <= difftest_gen.bits.sqIdx @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.lqIdx <= difftest_gen.bits.lqIdx @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.robIdx <= difftest_gen.bits.robIdx @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.instr <= difftest_gen.bits.instr @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.pc <= difftest_gen.bits.pc @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.wdest <= difftest_gen.bits.wdest @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.wpdest <= difftest_gen.bits.wpdest @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.vecwen <= difftest_gen.bits.vecwen @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.fpwen <= difftest_gen.bits.fpwen @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.rfwen <= difftest_gen.bits.rfwen @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.isRVC <= difftest_gen.bits.isRVC @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.skip <= difftest_gen.bits.skip @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.valid <= difftest_gen.bits.valid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.valid <= difftest_gen.valid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_bundle <= difftest @[difftest/src/main/scala/Difftest.scala 462:27]
    reg difftest_REG : { valid : UInt<1>, skip : UInt<1>, isRVC : UInt<1>, rfwen : UInt<1>, fpwen : UInt<1>, vecwen : UInt<1>, wpdest : UInt<5>, wdest : UInt<8>, pc : UInt<64>, instr : UInt<32>, robIdx : UInt<10>, lqIdx : UInt<7>, sqIdx : UInt<7>, isLoad : UInt<1>, isStore : UInt<1>, nFused : UInt<8>, special : UInt<8>, coreid : UInt<8>, index : UInt<8>}, clock with :
      reset => (UInt<1>("h0"), difftest_REG) @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.index <= io.index @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.coreid <= io.coreid @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.special <= io.special @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.nFused <= io.nFused @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.isStore <= io.isStore @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.isLoad <= io.isLoad @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.sqIdx <= io.sqIdx @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.lqIdx <= io.lqIdx @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.robIdx <= io.robIdx @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.instr <= io.instr @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.pc <= io.pc @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.wdest <= io.wdest @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.wpdest <= io.wpdest @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.vecwen <= io.vecwen @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.fpwen <= io.fpwen @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.rfwen <= io.rfwen @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.isRVC <= io.isRVC @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.skip <= io.skip @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest_REG.valid <= io.valid @[src/main/scala/nutcore/backend/seq/WBU.scala 67:26]
    difftest <= difftest_REG @[src/main/scala/nutcore/backend/seq/WBU.scala 67:16]
    difftest.coreid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/WBU.scala 68:23]
    difftest.index <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/WBU.scala 69:22]
    difftest.fpwen <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/WBU.scala 70:22]

  extmodule DifftestIntWriteback :
    input clock : Clock
    input enable : UInt<1>
    input io : { valid : UInt<1>, address : UInt<5>, data : UInt<64>, coreid : UInt<8>}
    defname = DifftestIntWriteback

  module DummyDPICWrapper_5 :
    input clock : Clock
    input reset : Reset
    input control : { enable : UInt<1>} @[difftest/src/main/scala/DPIC.scala 271:19]
    input io : { valid : UInt<1>, bits : { valid : UInt<1>, address : UInt<5>, data : UInt<64>, coreid : UInt<8>}} @[difftest/src/main/scala/DPIC.scala 272:14]

    inst dpic of DifftestIntWriteback @[difftest/src/main/scala/DPIC.scala 273:20]
    dpic.clock <= clock @[difftest/src/main/scala/DPIC.scala 274:14]
    node _dpic_enable_T = and(io.valid, control.enable) @[difftest/src/main/scala/DPIC.scala 275:27]
    dpic.enable <= _dpic_enable_T @[difftest/src/main/scala/DPIC.scala 275:15]
    dpic.io.coreid <= io.bits.coreid @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.data <= io.bits.data @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.address <= io.bits.address @[difftest/src/main/scala/DPIC.scala 277:11]
    dpic.io.valid <= io.bits.valid @[difftest/src/main/scala/DPIC.scala 277:11]

  module DiffIntWbWrapper :
    input clock : Clock
    input reset : Reset
    input io : { valid : UInt<1>, address : UInt<5>, data : UInt<64>, coreid : UInt<8>} @[src/main/scala/nutcore/backend/seq/WBU.scala 100:18]

    wire difftest : { valid : UInt<1>, address : UInt<5>, data : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Difftest.scala 460:27]
    wire _difftest_bundle_WIRE : { valid : UInt<1>, address : UInt<5>, data : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.coreid <= UInt<8>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.data <= UInt<64>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.address <= UInt<5>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    _difftest_bundle_WIRE.valid <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 136:39]
    wire difftest_bundle : { valid : UInt<1>, address : UInt<5>, data : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 136:26]
    difftest_bundle <= _difftest_bundle_WIRE @[difftest/src/main/scala/Gateway.scala 136:26]
    wire _difftest_control_WIRE : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:44]
    _difftest_control_WIRE.enable <= UInt<1>("h0") @[difftest/src/main/scala/Gateway.scala 142:44]
    wire difftest_control : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 142:31]
    difftest_control <= _difftest_control_WIRE @[difftest/src/main/scala/Gateway.scala 142:31]
    difftest_control.enable <= UInt<1>("h1") @[difftest/src/main/scala/Gateway.scala 143:24]
    wire difftest_gen : { valid : UInt<1>, bits : { valid : UInt<1>, address : UInt<5>, data : UInt<64>, coreid : UInt<8>}} @[difftest/src/main/scala/Difftest.scala 157:19]
    difftest_gen.valid <= difftest_bundle.valid @[difftest/src/main/scala/Difftest.scala 158:15]
    difftest_gen.bits <= difftest_bundle @[difftest/src/main/scala/Difftest.scala 159:14]
    inst difftest_module of DummyDPICWrapper_5 @[difftest/src/main/scala/DPIC.scala 299:24]
    difftest_module.clock <= clock
    difftest_module.reset <= reset
    difftest_module.control.enable <= difftest_control.enable @[difftest/src/main/scala/DPIC.scala 300:20]
    difftest_module.io.bits.coreid <= difftest_gen.bits.coreid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.data <= difftest_gen.bits.data @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.address <= difftest_gen.bits.address @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.bits.valid <= difftest_gen.bits.valid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_module.io.valid <= difftest_gen.valid @[difftest/src/main/scala/DPIC.scala 301:15]
    difftest_bundle <= difftest @[difftest/src/main/scala/Difftest.scala 462:27]
    reg difftest_REG : { valid : UInt<1>, address : UInt<5>, data : UInt<64>, coreid : UInt<8>}, clock with :
      reset => (UInt<1>("h0"), difftest_REG) @[src/main/scala/nutcore/backend/seq/WBU.scala 102:26]
    difftest_REG.coreid <= io.coreid @[src/main/scala/nutcore/backend/seq/WBU.scala 102:26]
    difftest_REG.data <= io.data @[src/main/scala/nutcore/backend/seq/WBU.scala 102:26]
    difftest_REG.address <= io.address @[src/main/scala/nutcore/backend/seq/WBU.scala 102:26]
    difftest_REG.valid <= io.valid @[src/main/scala/nutcore/backend/seq/WBU.scala 102:26]
    difftest <= difftest_REG @[src/main/scala/nutcore/backend/seq/WBU.scala 102:16]
    difftest.coreid <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/WBU.scala 103:23]

  module WBU :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { decode : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}, isMMIO : UInt<1>, intrNO : UInt<64>, commits : UInt<64>[5], isExit : UInt<1>}}, wb : { rfWen : UInt<1>, rfDest : UInt<5>, rfData : UInt<64>}, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}} @[src/main/scala/nutcore/backend/seq/WBU.scala 29:14]

    node _io_wb_rfWen_T = and(io.in.bits.decode.ctrl.rfWen, io.in.valid) @[src/main/scala/nutcore/backend/seq/WBU.scala 35:47]
    io.wb.rfWen <= _io_wb_rfWen_T @[src/main/scala/nutcore/backend/seq/WBU.scala 35:15]
    io.wb.rfDest <= io.in.bits.decode.ctrl.rfDest @[src/main/scala/nutcore/backend/seq/WBU.scala 36:16]
    io.wb.rfData <= io.in.bits.commits[io.in.bits.decode.ctrl.fuType] @[src/main/scala/nutcore/backend/seq/WBU.scala 37:16]
    io.in.ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/WBU.scala 39:15]
    io.redirect <= io.in.bits.decode.cf.redirect @[src/main/scala/nutcore/backend/seq/WBU.scala 41:15]
    node _io_redirect_valid_T = and(io.in.bits.decode.cf.redirect.valid, io.in.valid) @[src/main/scala/nutcore/backend/seq/WBU.scala 42:60]
    io.redirect.valid <= _io_redirect_valid_T @[src/main/scala/nutcore/backend/seq/WBU.scala 42:21]
    wire falseWire : UInt<1> @[src/main/scala/nutcore/backend/seq/WBU.scala 58:27]
    falseWire <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/WBU.scala 58:27]
    inst DiffInstrCommitWrapper of DiffInstrCommitWrapper @[src/main/scala/nutcore/backend/seq/WBU.scala 78:26]
    DiffInstrCommitWrapper.clock <= clock
    DiffInstrCommitWrapper.reset <= reset
    DiffInstrCommitWrapper.io.index is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.coreid is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.special is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.nFused is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.isStore is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.isLoad is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.sqIdx is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.lqIdx is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.robIdx is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.instr is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.pc is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.wdest is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.wpdest is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.vecwen is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.fpwen is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.rfwen is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.isRVC is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.skip is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.valid is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 79:14]
    DiffInstrCommitWrapper.io.valid <= io.in.valid @[src/main/scala/nutcore/backend/seq/WBU.scala 80:20]
    node signBit = bits(io.in.bits.decode.cf.pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _T = mux(signBit, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _T_1 = cat(_T, io.in.bits.decode.cf.pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    DiffInstrCommitWrapper.io.pc <= _T_1 @[src/main/scala/nutcore/backend/seq/WBU.scala 81:17]
    DiffInstrCommitWrapper.io.instr <= io.in.bits.decode.cf.instr @[src/main/scala/nutcore/backend/seq/WBU.scala 82:20]
    DiffInstrCommitWrapper.io.skip <= io.in.bits.isMMIO @[src/main/scala/nutcore/backend/seq/WBU.scala 83:19]
    node _T_2 = bits(io.in.bits.decode.cf.instr, 1, 0) @[src/main/scala/nutcore/backend/seq/WBU.scala 84:49]
    node _T_3 = neq(_T_2, UInt<2>("h3")) @[src/main/scala/nutcore/backend/seq/WBU.scala 84:56]
    DiffInstrCommitWrapper.io.isRVC <= _T_3 @[src/main/scala/nutcore/backend/seq/WBU.scala 84:20]
    node _T_4 = neq(io.wb.rfDest, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/WBU.scala 85:51]
    node _T_5 = and(io.wb.rfWen, _T_4) @[src/main/scala/nutcore/backend/seq/WBU.scala 85:35]
    DiffInstrCommitWrapper.io.rfwen <= _T_5 @[src/main/scala/nutcore/backend/seq/WBU.scala 85:20]
    DiffInstrCommitWrapper.io.wdest <= io.wb.rfDest @[src/main/scala/nutcore/backend/seq/WBU.scala 86:20]
    DiffInstrCommitWrapper.io.wpdest <= io.wb.rfDest @[src/main/scala/nutcore/backend/seq/WBU.scala 87:21]
    node _T_6 = cat(io.in.bits.isExit, UInt<1>("h0")) @[difftest/src/main/scala/Bundles.scala 81:19]
    DiffInstrCommitWrapper.io.special <= _T_6 @[difftest/src/main/scala/Bundles.scala 81:13]
    inst DiffIntWbWrapper of DiffIntWbWrapper @[src/main/scala/nutcore/backend/seq/WBU.scala 110:26]
    DiffIntWbWrapper.clock <= clock
    DiffIntWbWrapper.reset <= reset
    DiffIntWbWrapper.io.coreid is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 111:14]
    DiffIntWbWrapper.io.data is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 111:14]
    DiffIntWbWrapper.io.address is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 111:14]
    DiffIntWbWrapper.io.valid is invalid @[src/main/scala/nutcore/backend/seq/WBU.scala 111:14]
    node _T_7 = neq(io.wb.rfDest, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/WBU.scala 112:51]
    node _T_8 = and(io.wb.rfWen, _T_7) @[src/main/scala/nutcore/backend/seq/WBU.scala 112:35]
    DiffIntWbWrapper.io.valid <= _T_8 @[src/main/scala/nutcore/backend/seq/WBU.scala 112:20]
    DiffIntWbWrapper.io.address <= io.wb.rfDest @[src/main/scala/nutcore/backend/seq/WBU.scala 113:22]
    DiffIntWbWrapper.io.data <= io.wb.rfData @[src/main/scala/nutcore/backend/seq/WBU.scala 114:19]

  module Backend_inorder :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}}[2], flip flush : UInt<2>, dmem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip memMMU : { imem : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, laf : UInt<1>, saf : UInt<1>}, dmem : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, laf : UInt<1>, saf : UInt<1>}}, sfence_vma_invalid : UInt<1>, wfi_invalid : UInt<1>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}} @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]

    inst isu of ISU @[src/main/scala/nutcore/backend/ooo/Backend.scala 679:20]
    isu.clock <= clock
    isu.reset <= reset
    inst exu of EXU @[src/main/scala/nutcore/backend/ooo/Backend.scala 680:20]
    exu.clock <= clock
    exu.reset <= reset
    inst wbu of WBU @[src/main/scala/nutcore/backend/ooo/Backend.scala 681:20]
    wbu.clock <= clock
    wbu.reset <= reset
    node _T = and(exu.io.out.ready, exu.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_1 = bits(io.flush, 0, 0) @[src/main/scala/nutcore/backend/ooo/Backend.scala 683:69]
    reg valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/Pipeline.scala 24:24]
    when _T : @[src/main/scala/utils/Pipeline.scala 25:25]
      valid <= UInt<1>("h0") @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_2 = and(isu.io.out.valid, exu.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_2 : @[src/main/scala/utils/Pipeline.scala 26:38]
      valid <= UInt<1>("h1") @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_1 : @[src/main/scala/utils/Pipeline.scala 27:20]
      valid <= UInt<1>("h0") @[src/main/scala/utils/Pipeline.scala 27:28]
    isu.io.out.ready <= exu.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _exu_io_in_bits_T = and(isu.io.out.valid, exu.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg exu_io_in_bits_r : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r) @[src/main/scala/utils/Pipeline.scala 30:28]
    when _exu_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      exu_io_in_bits_r <= isu.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    exu.io.in.bits.data.imm <= exu_io_in_bits_r.data.imm @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.data.src2 <= exu_io_in_bits_r.data.src2 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.data.src1 <= exu_io_in_bits_r.data.src1 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.isBlocked <= exu_io_in_bits_r.ctrl.isBlocked @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.noSpecExec <= exu_io_in_bits_r.ctrl.noSpecExec @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.isSrc2Forward <= exu_io_in_bits_r.ctrl.isSrc2Forward @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.isSrc1Forward <= exu_io_in_bits_r.ctrl.isSrc1Forward @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.isNutCoreTrap <= exu_io_in_bits_r.ctrl.isNutCoreTrap @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.rfDest <= exu_io_in_bits_r.ctrl.rfDest @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.rfWen <= exu_io_in_bits_r.ctrl.rfWen @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.rfSrc2 <= exu_io_in_bits_r.ctrl.rfSrc2 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.rfSrc1 <= exu_io_in_bits_r.ctrl.rfSrc1 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.fuOpType <= exu_io_in_bits_r.ctrl.fuOpType @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.fuType <= exu_io_in_bits_r.ctrl.fuType @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.src2Type <= exu_io_in_bits_r.ctrl.src2Type @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.ctrl.src1Type <= exu_io_in_bits_r.ctrl.src1Type @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.isExit <= exu_io_in_bits_r.cf.isExit @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.isBranch <= exu_io_in_bits_r.cf.isBranch @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.runahead_checkpoint_id <= exu_io_in_bits_r.cf.runahead_checkpoint_id @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.crossBoundaryFault <= exu_io_in_bits_r.cf.crossBoundaryFault @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.isRVC <= exu_io_in_bits_r.cf.isRVC @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.brIdx <= exu_io_in_bits_r.cf.brIdx @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[0] <= exu_io_in_bits_r.cf.intrVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[1] <= exu_io_in_bits_r.cf.intrVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[2] <= exu_io_in_bits_r.cf.intrVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[3] <= exu_io_in_bits_r.cf.intrVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[4] <= exu_io_in_bits_r.cf.intrVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[5] <= exu_io_in_bits_r.cf.intrVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[6] <= exu_io_in_bits_r.cf.intrVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[7] <= exu_io_in_bits_r.cf.intrVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[8] <= exu_io_in_bits_r.cf.intrVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[9] <= exu_io_in_bits_r.cf.intrVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[10] <= exu_io_in_bits_r.cf.intrVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.intrVec[11] <= exu_io_in_bits_r.cf.intrVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[0] <= exu_io_in_bits_r.cf.exceptionVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[1] <= exu_io_in_bits_r.cf.exceptionVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[2] <= exu_io_in_bits_r.cf.exceptionVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[3] <= exu_io_in_bits_r.cf.exceptionVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[4] <= exu_io_in_bits_r.cf.exceptionVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[5] <= exu_io_in_bits_r.cf.exceptionVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[6] <= exu_io_in_bits_r.cf.exceptionVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[7] <= exu_io_in_bits_r.cf.exceptionVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[8] <= exu_io_in_bits_r.cf.exceptionVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[9] <= exu_io_in_bits_r.cf.exceptionVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[10] <= exu_io_in_bits_r.cf.exceptionVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[11] <= exu_io_in_bits_r.cf.exceptionVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[12] <= exu_io_in_bits_r.cf.exceptionVec[12] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[13] <= exu_io_in_bits_r.cf.exceptionVec[13] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[14] <= exu_io_in_bits_r.cf.exceptionVec[14] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.exceptionVec[15] <= exu_io_in_bits_r.cf.exceptionVec[15] @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.redirect.valid <= exu_io_in_bits_r.cf.redirect.valid @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.redirect.rtype <= exu_io_in_bits_r.cf.redirect.rtype @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.redirect.target <= exu_io_in_bits_r.cf.redirect.target @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.pnpc <= exu_io_in_bits_r.cf.pnpc @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.pc <= exu_io_in_bits_r.cf.pc @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.bits.cf.instr <= exu_io_in_bits_r.cf.instr @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io.in.valid <= valid @[src/main/scala/utils/Pipeline.scala 31:17]
    node _T_3 = bits(io.flush, 1, 1) @[src/main/scala/nutcore/backend/ooo/Backend.scala 684:58]
    reg valid_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/Pipeline.scala 24:24]
    when UInt<1>("h1") : @[src/main/scala/utils/Pipeline.scala 25:25]
      valid_1 <= UInt<1>("h0") @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_4 = and(exu.io.out.valid, wbu.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_4 : @[src/main/scala/utils/Pipeline.scala 26:38]
      valid_1 <= UInt<1>("h1") @[src/main/scala/utils/Pipeline.scala 26:46]
    when _T_3 : @[src/main/scala/utils/Pipeline.scala 27:20]
      valid_1 <= UInt<1>("h0") @[src/main/scala/utils/Pipeline.scala 27:28]
    exu.io.out.ready <= wbu.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _wbu_io_in_bits_T = and(exu.io.out.valid, wbu.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg wbu_io_in_bits_r : { decode : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}, isMMIO : UInt<1>, intrNO : UInt<64>, commits : UInt<64>[5], isExit : UInt<1>}, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r) @[src/main/scala/utils/Pipeline.scala 30:28]
    when _wbu_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      wbu_io_in_bits_r <= exu.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    wbu.io.in.bits.isExit <= wbu_io_in_bits_r.isExit @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.commits[0] <= wbu_io_in_bits_r.commits[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.commits[1] <= wbu_io_in_bits_r.commits[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.commits[2] <= wbu_io_in_bits_r.commits[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.commits[3] <= wbu_io_in_bits_r.commits[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.commits[4] <= wbu_io_in_bits_r.commits[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.intrNO <= wbu_io_in_bits_r.intrNO @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.isMMIO <= wbu_io_in_bits_r.isMMIO @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.data.imm <= wbu_io_in_bits_r.decode.data.imm @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.data.src2 <= wbu_io_in_bits_r.decode.data.src2 @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.data.src1 <= wbu_io_in_bits_r.decode.data.src1 @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.isBlocked <= wbu_io_in_bits_r.decode.ctrl.isBlocked @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.noSpecExec <= wbu_io_in_bits_r.decode.ctrl.noSpecExec @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.isSrc2Forward <= wbu_io_in_bits_r.decode.ctrl.isSrc2Forward @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.isSrc1Forward <= wbu_io_in_bits_r.decode.ctrl.isSrc1Forward @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.isNutCoreTrap <= wbu_io_in_bits_r.decode.ctrl.isNutCoreTrap @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.rfDest <= wbu_io_in_bits_r.decode.ctrl.rfDest @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.rfWen <= wbu_io_in_bits_r.decode.ctrl.rfWen @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.rfSrc2 <= wbu_io_in_bits_r.decode.ctrl.rfSrc2 @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.rfSrc1 <= wbu_io_in_bits_r.decode.ctrl.rfSrc1 @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.fuOpType <= wbu_io_in_bits_r.decode.ctrl.fuOpType @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.fuType <= wbu_io_in_bits_r.decode.ctrl.fuType @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.src2Type <= wbu_io_in_bits_r.decode.ctrl.src2Type @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.ctrl.src1Type <= wbu_io_in_bits_r.decode.ctrl.src1Type @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.isExit <= wbu_io_in_bits_r.decode.cf.isExit @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.isBranch <= wbu_io_in_bits_r.decode.cf.isBranch @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.runahead_checkpoint_id <= wbu_io_in_bits_r.decode.cf.runahead_checkpoint_id @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.crossBoundaryFault <= wbu_io_in_bits_r.decode.cf.crossBoundaryFault @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.isRVC <= wbu_io_in_bits_r.decode.cf.isRVC @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.brIdx <= wbu_io_in_bits_r.decode.cf.brIdx @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[0] <= wbu_io_in_bits_r.decode.cf.intrVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[1] <= wbu_io_in_bits_r.decode.cf.intrVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[2] <= wbu_io_in_bits_r.decode.cf.intrVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[3] <= wbu_io_in_bits_r.decode.cf.intrVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[4] <= wbu_io_in_bits_r.decode.cf.intrVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[5] <= wbu_io_in_bits_r.decode.cf.intrVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[6] <= wbu_io_in_bits_r.decode.cf.intrVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[7] <= wbu_io_in_bits_r.decode.cf.intrVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[8] <= wbu_io_in_bits_r.decode.cf.intrVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[9] <= wbu_io_in_bits_r.decode.cf.intrVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[10] <= wbu_io_in_bits_r.decode.cf.intrVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.intrVec[11] <= wbu_io_in_bits_r.decode.cf.intrVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[0] <= wbu_io_in_bits_r.decode.cf.exceptionVec[0] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[1] <= wbu_io_in_bits_r.decode.cf.exceptionVec[1] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[2] <= wbu_io_in_bits_r.decode.cf.exceptionVec[2] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[3] <= wbu_io_in_bits_r.decode.cf.exceptionVec[3] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[4] <= wbu_io_in_bits_r.decode.cf.exceptionVec[4] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[5] <= wbu_io_in_bits_r.decode.cf.exceptionVec[5] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[6] <= wbu_io_in_bits_r.decode.cf.exceptionVec[6] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[7] <= wbu_io_in_bits_r.decode.cf.exceptionVec[7] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[8] <= wbu_io_in_bits_r.decode.cf.exceptionVec[8] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[9] <= wbu_io_in_bits_r.decode.cf.exceptionVec[9] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[10] <= wbu_io_in_bits_r.decode.cf.exceptionVec[10] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[11] <= wbu_io_in_bits_r.decode.cf.exceptionVec[11] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[12] <= wbu_io_in_bits_r.decode.cf.exceptionVec[12] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[13] <= wbu_io_in_bits_r.decode.cf.exceptionVec[13] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[14] <= wbu_io_in_bits_r.decode.cf.exceptionVec[14] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.exceptionVec[15] <= wbu_io_in_bits_r.decode.cf.exceptionVec[15] @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.redirect.valid <= wbu_io_in_bits_r.decode.cf.redirect.valid @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.redirect.rtype <= wbu_io_in_bits_r.decode.cf.redirect.rtype @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.redirect.target <= wbu_io_in_bits_r.decode.cf.redirect.target @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.pnpc <= wbu_io_in_bits_r.decode.cf.pnpc @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.pc <= wbu_io_in_bits_r.decode.cf.pc @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.bits.decode.cf.instr <= wbu_io_in_bits_r.decode.cf.instr @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io.in.valid <= valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    isu.io.in[0] <= io.in[0] @[src/main/scala/nutcore/backend/ooo/Backend.scala 686:13]
    isu.io.in[1] <= io.in[1] @[src/main/scala/nutcore/backend/ooo/Backend.scala 686:13]
    node _isu_io_flush_T = bits(io.flush, 0, 0) @[src/main/scala/nutcore/backend/ooo/Backend.scala 688:27]
    isu.io.flush <= _isu_io_flush_T @[src/main/scala/nutcore/backend/ooo/Backend.scala 688:16]
    node _exu_io_flush_T = bits(io.flush, 1, 1) @[src/main/scala/nutcore/backend/ooo/Backend.scala 689:27]
    exu.io.flush <= _exu_io_flush_T @[src/main/scala/nutcore/backend/ooo/Backend.scala 689:16]
    isu.io.wb <= wbu.io.wb @[src/main/scala/nutcore/backend/ooo/Backend.scala 691:13]
    io.sfence_vma_invalid <= exu.io.sfence_vma_invalid @[src/main/scala/nutcore/backend/ooo/Backend.scala 692:25]
    io.wfi_invalid <= exu.io.wfi_invalid @[src/main/scala/nutcore/backend/ooo/Backend.scala 693:18]
    io.redirect <= wbu.io.redirect @[src/main/scala/nutcore/backend/ooo/Backend.scala 694:15]
    isu.io.forward <= exu.io.forward @[src/main/scala/nutcore/backend/ooo/Backend.scala 696:18]
    exu.io.memMMU.imem <= io.memMMU.imem @[src/main/scala/nutcore/backend/ooo/Backend.scala 698:18]
    exu.io.memMMU.dmem <= io.memMMU.dmem @[src/main/scala/nutcore/backend/ooo/Backend.scala 699:18]
    exu.io.dmem.resp <= io.dmem.resp @[src/main/scala/nutcore/backend/ooo/Backend.scala 700:11]
    io.dmem.req.bits <= exu.io.dmem.req.bits @[src/main/scala/nutcore/backend/ooo/Backend.scala 700:11]
    io.dmem.req.valid <= exu.io.dmem.req.valid @[src/main/scala/nutcore/backend/ooo/Backend.scala 700:11]
    exu.io.dmem.req.ready <= io.dmem.req.ready @[src/main/scala/nutcore/backend/ooo/Backend.scala 700:11]

  module LockingArbiter :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 52:14]

    wire io_chosen_choice : UInt @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    io_chosen_choice <= UInt<1>("h1") @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    io.chosen <= io_chosen_choice @[src/main/scala/chisel3/util/Arbiter.scala 54:13]
    io.out.valid <= io.in[io.chosen].valid @[src/main/scala/chisel3/util/Arbiter.scala 55:16]
    io.out.bits <= io.in[io.chosen].bits @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    reg lockCount_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg lockIdx : UInt, clock with :
      reset => (UInt<1>("h0"), lockIdx) @[src/main/scala/chisel3/util/Arbiter.scala 60:22]
    node locked = neq(lockCount_value, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 61:34]
    node _wantsLock_T = bits(io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wantsLock_T_1 = bits(io.out.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node wantsLock = and(_wantsLock_T, _wantsLock_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 94:62]
    node _T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_1 = and(_T, wantsLock) @[src/main/scala/chisel3/util/Arbiter.scala 64:22]
    when _T_1 : @[src/main/scala/chisel3/util/Arbiter.scala 64:36]
      lockIdx <= io.chosen @[src/main/scala/chisel3/util/Arbiter.scala 65:15]
      node wrap = eq(lockCount_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(lockCount_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      lockCount_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when locked : @[src/main/scala/chisel3/util/Arbiter.scala 69:18]
      io.chosen <= lockIdx @[src/main/scala/chisel3/util/Arbiter.scala 69:30]
    node _T_2 = eq(io.in[0].valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = eq(lockIdx, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_0_ready_T_1 = mux(locked, _io_in_0_ready_T, UInt<1>("h1")) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_0_ready_T_2 = and(_io_in_0_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    io.in[0].ready <= _io_in_0_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    node _io_in_1_ready_T = eq(lockIdx, UInt<1>("h1")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_1_ready_T_1 = mux(locked, _io_in_1_ready_T, _T_2) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_1_ready_T_2 = and(_io_in_1_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    io.in[1].ready <= _io_in_1_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 103:26]
      io_chosen_choice <= UInt<1>("h0") @[src/main/scala/chisel3/util/Arbiter.scala 103:35]


  module SimpleBusCrossbarNto1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}[2], out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]

    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 92:22]
    inst inputArb of LockingArbiter @[src/main/scala/bus/simplebus/Crossbar.scala 95:24]
    inputArb.clock <= clock
    inputArb.reset <= reset
    inputArb.io.in[0] <= io.in[0].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io.in[1] <= io.in[1].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    node _T = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_2 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:29]
    node _T_6 = and(inputArb.io.out.valid, _T_5) @[src/main/scala/bus/simplebus/Crossbar.scala 98:26]
    node _T_7 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:55]
    node _T_9 = and(_T_6, _T_8) @[src/main/scala/bus/simplebus/Crossbar.scala 98:52]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:10]
    node _T_11 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    when _T_12 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      node _T_13 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      when _T_13 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Crossbar.scala:98 assert(!(thisReq.valid && !thisReq.bits.isRead() && !thisReq.bits.isWrite()))\n") : printf @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      assert(clock, _T_10, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    reg inflightSrc : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 99:28]
    io.out.req.bits <= inputArb.io.out.bits @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    node _io_out_req_valid_T = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 103:47]
    node _io_out_req_valid_T_1 = and(inputArb.io.out.valid, _io_out_req_valid_T) @[src/main/scala/bus/simplebus/Crossbar.scala 103:37]
    io.out.req.valid <= _io_out_req_valid_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 103:20]
    node _inputArb_io_out_ready_T = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 104:47]
    node _inputArb_io_out_ready_T_1 = and(io.out.req.ready, _inputArb_io_out_ready_T) @[src/main/scala/bus/simplebus/Crossbar.scala 104:37]
    inputArb.io.out.ready <= _inputArb_io_out_ready_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 104:17]
    io.in[0].resp.bits <= io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io.in[1].resp.bits <= io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io.in[0].resp.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    io.in[1].resp.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    io.in[inflightSrc].resp.valid <= io.out.resp.valid @[src/main/scala/bus/simplebus/Crossbar.scala 109:13]
    io.out.resp.ready <= io.in[inflightSrc].resp.ready @[src/main/scala/bus/simplebus/Crossbar.scala 110:13]
    node _T_14 = eq(UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    when _T_14 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      node _T_15 = and(inputArb.io.out.ready, inputArb.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T_15 : @[src/main/scala/bus/simplebus/Crossbar.scala 115:29]
        inflightSrc <= inputArb.io.chosen @[src/main/scala/bus/simplebus/Crossbar.scala 116:21]
        node _T_16 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
        node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
        node _T_18 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
        node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
        node _T_20 = and(_T_17, _T_19) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
        when _T_20 : @[src/main/scala/bus/simplebus/Crossbar.scala 117:38]
          state <= UInt<2>("h1") @[src/main/scala/bus/simplebus/Crossbar.scala 117:46]
        else :
          node _T_21 = eq(inputArb.io.out.bits.cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
          node _T_22 = eq(inputArb.io.out.bits.cmd, UInt<1>("h1")) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
          node _T_23 = or(_T_21, _T_22) @[src/main/scala/bus/simplebus/Crossbar.scala 118:47]
          when _T_23 : @[src/main/scala/bus/simplebus/Crossbar.scala 118:80]
            state <= UInt<2>("h2") @[src/main/scala/bus/simplebus/Crossbar.scala 118:88]
    else :
      node _T_24 = eq(UInt<2>("h1"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      when _T_24 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        node _T_25 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        node _T_26 = eq(io.out.resp.bits.cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:26]
        node _T_27 = and(_T_25, _T_26) @[src/main/scala/bus/simplebus/Crossbar.scala 121:48]
        when _T_27 : @[src/main/scala/bus/simplebus/Crossbar.scala 121:82]
          state <= UInt<2>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 121:90]
      else :
        node _T_28 = eq(UInt<2>("h2"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        when _T_28 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
          node _T_29 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_29 : @[src/main/scala/bus/simplebus/Crossbar.scala 122:50]
            state <= UInt<2>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 122:58]


  module LockingArbiter_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}[4], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, chosen : UInt<2>} @[src/main/scala/chisel3/util/Arbiter.scala 52:14]

    wire io_chosen_choice : UInt @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    io_chosen_choice <= UInt<2>("h3") @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    io.chosen <= io_chosen_choice @[src/main/scala/chisel3/util/Arbiter.scala 54:13]
    io.out.valid <= io.in[io.chosen].valid @[src/main/scala/chisel3/util/Arbiter.scala 55:16]
    io.out.bits <= io.in[io.chosen].bits @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    reg lockCount_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg lockIdx : UInt, clock with :
      reset => (UInt<1>("h0"), lockIdx) @[src/main/scala/chisel3/util/Arbiter.scala 60:22]
    node locked = neq(lockCount_value, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 61:34]
    node _wantsLock_T = bits(io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wantsLock_T_1 = bits(io.out.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node wantsLock = and(_wantsLock_T, _wantsLock_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 94:62]
    node _T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_1 = and(_T, wantsLock) @[src/main/scala/chisel3/util/Arbiter.scala 64:22]
    when _T_1 : @[src/main/scala/chisel3/util/Arbiter.scala 64:36]
      lockIdx <= io.chosen @[src/main/scala/chisel3/util/Arbiter.scala 65:15]
      node wrap = eq(lockCount_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(lockCount_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      lockCount_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when locked : @[src/main/scala/chisel3/util/Arbiter.scala 69:18]
      io.chosen <= lockIdx @[src/main/scala/chisel3/util/Arbiter.scala 69:30]
    node _T_2 = or(io.in[0].valid, io.in[1].valid) @[src/main/scala/chisel3/util/Arbiter.scala 45:68]
    node _T_3 = or(_T_2, io.in[2].valid) @[src/main/scala/chisel3/util/Arbiter.scala 45:68]
    node _T_4 = eq(io.in[0].valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _T_5 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _T_6 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = eq(lockIdx, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_0_ready_T_1 = mux(locked, _io_in_0_ready_T, UInt<1>("h1")) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_0_ready_T_2 = and(_io_in_0_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    io.in[0].ready <= _io_in_0_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    node _io_in_1_ready_T = eq(lockIdx, UInt<1>("h1")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_1_ready_T_1 = mux(locked, _io_in_1_ready_T, _T_4) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_1_ready_T_2 = and(_io_in_1_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    io.in[1].ready <= _io_in_1_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    node _io_in_2_ready_T = eq(lockIdx, UInt<2>("h2")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_2_ready_T_1 = mux(locked, _io_in_2_ready_T, _T_5) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_2_ready_T_2 = and(_io_in_2_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    io.in[2].ready <= _io_in_2_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    node _io_in_3_ready_T = eq(lockIdx, UInt<2>("h3")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_3_ready_T_1 = mux(locked, _io_in_3_ready_T, _T_6) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_3_ready_T_2 = and(_io_in_3_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    io.in[3].ready <= _io_in_3_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    when io.in[2].valid : @[src/main/scala/chisel3/util/Arbiter.scala 103:26]
      io_chosen_choice <= UInt<2>("h2") @[src/main/scala/chisel3/util/Arbiter.scala 103:35]
    when io.in[1].valid : @[src/main/scala/chisel3/util/Arbiter.scala 103:26]
      io_chosen_choice <= UInt<1>("h1") @[src/main/scala/chisel3/util/Arbiter.scala 103:35]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 103:26]
      io_chosen_choice <= UInt<1>("h0") @[src/main/scala/chisel3/util/Arbiter.scala 103:35]


  module SimpleBusCrossbarNto1_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}[4], out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]

    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 92:22]
    inst inputArb of LockingArbiter_1 @[src/main/scala/bus/simplebus/Crossbar.scala 95:24]
    inputArb.clock <= clock
    inputArb.reset <= reset
    inputArb.io.in[0] <= io.in[0].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io.in[1] <= io.in[1].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io.in[2] <= io.in[2].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io.in[3] <= io.in[3].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    node _T = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_2 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:29]
    node _T_6 = and(inputArb.io.out.valid, _T_5) @[src/main/scala/bus/simplebus/Crossbar.scala 98:26]
    node _T_7 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:55]
    node _T_9 = and(_T_6, _T_8) @[src/main/scala/bus/simplebus/Crossbar.scala 98:52]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:10]
    node _T_11 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    when _T_12 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      node _T_13 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      when _T_13 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Crossbar.scala:98 assert(!(thisReq.valid && !thisReq.bits.isRead() && !thisReq.bits.isWrite()))\n") : printf @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      assert(clock, _T_10, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    reg inflightSrc : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 99:28]
    io.out.req.bits <= inputArb.io.out.bits @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    node _io_out_req_valid_T = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 103:47]
    node _io_out_req_valid_T_1 = and(inputArb.io.out.valid, _io_out_req_valid_T) @[src/main/scala/bus/simplebus/Crossbar.scala 103:37]
    io.out.req.valid <= _io_out_req_valid_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 103:20]
    node _inputArb_io_out_ready_T = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 104:47]
    node _inputArb_io_out_ready_T_1 = and(io.out.req.ready, _inputArb_io_out_ready_T) @[src/main/scala/bus/simplebus/Crossbar.scala 104:37]
    inputArb.io.out.ready <= _inputArb_io_out_ready_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 104:17]
    io.in[0].resp.bits <= io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io.in[1].resp.bits <= io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io.in[2].resp.bits <= io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io.in[3].resp.bits <= io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io.in[0].resp.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    io.in[1].resp.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    io.in[2].resp.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    io.in[3].resp.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    io.in[inflightSrc].resp.valid <= io.out.resp.valid @[src/main/scala/bus/simplebus/Crossbar.scala 109:13]
    io.out.resp.ready <= io.in[inflightSrc].resp.ready @[src/main/scala/bus/simplebus/Crossbar.scala 110:13]
    node _T_14 = eq(UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    when _T_14 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      node _T_15 = and(inputArb.io.out.ready, inputArb.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T_15 : @[src/main/scala/bus/simplebus/Crossbar.scala 115:29]
        inflightSrc <= inputArb.io.chosen @[src/main/scala/bus/simplebus/Crossbar.scala 116:21]
        node _T_16 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
        node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
        node _T_18 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
        node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
        node _T_20 = and(_T_17, _T_19) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
        when _T_20 : @[src/main/scala/bus/simplebus/Crossbar.scala 117:38]
          state <= UInt<2>("h1") @[src/main/scala/bus/simplebus/Crossbar.scala 117:46]
        else :
          node _T_21 = eq(inputArb.io.out.bits.cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
          node _T_22 = eq(inputArb.io.out.bits.cmd, UInt<1>("h1")) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
          node _T_23 = or(_T_21, _T_22) @[src/main/scala/bus/simplebus/Crossbar.scala 118:47]
          when _T_23 : @[src/main/scala/bus/simplebus/Crossbar.scala 118:80]
            state <= UInt<2>("h2") @[src/main/scala/bus/simplebus/Crossbar.scala 118:88]
    else :
      node _T_24 = eq(UInt<2>("h1"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      when _T_24 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        node _T_25 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        node _T_26 = eq(io.out.resp.bits.cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:26]
        node _T_27 = and(_T_25, _T_26) @[src/main/scala/bus/simplebus/Crossbar.scala 121:48]
        when _T_27 : @[src/main/scala/bus/simplebus/Crossbar.scala 121:82]
          state <= UInt<2>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 121:90]
      else :
        node _T_28 = eq(UInt<2>("h2"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        when _T_28 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
          node _T_29 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_29 : @[src/main/scala/bus/simplebus/Crossbar.scala 122:50]
            state <= UInt<2>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 122:58]


  module EmbeddedTLBExec :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, flip md : UInt<145>[4], mdWrite : { wen : UInt<1>, windex : UInt<1>, waymask : UInt<4>, wdata : UInt<145>}, flip mdReady : UInt<1>, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<1>, flip satp : UInt<64>, pf : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, laf : UInt<1>, saf : UInt<1>}, ipf : UInt<1>, iaf : UInt<1>, isFinish : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:14]

    wire _vpn_WIRE : { vpn : UInt<27>, off : UInt<12>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    wire _vpn_WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    _vpn_WIRE_1 <= io.in.bits.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    node _vpn_T = bits(_vpn_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    _vpn_WIRE.off <= _vpn_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    node _vpn_T_1 = bits(_vpn_WIRE_1, 38, 12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    _vpn_WIRE.vpn <= _vpn_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    wire vpn : { vpn2 : UInt<9>, vpn1 : UInt<9>, vpn0 : UInt<9>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    wire _vpn_WIRE_2 : UInt<27> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    _vpn_WIRE_2 <= _vpn_WIRE.vpn @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    node _vpn_T_2 = bits(_vpn_WIRE_2, 8, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    vpn.vpn0 <= _vpn_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    node _vpn_T_3 = bits(_vpn_WIRE_2, 17, 9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    vpn.vpn1 <= _vpn_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    node _vpn_T_4 = bits(_vpn_WIRE_2, 26, 18) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    vpn.vpn2 <= _vpn_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    wire satp : { mode : UInt<4>, asid : UInt<16>, res : UInt<0>, ppn : UInt<44>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    wire _satp_WIRE : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    _satp_WIRE <= io.satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    node _satp_T = bits(_satp_WIRE, 43, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    satp.ppn <= _satp_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    satp.res is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    node _satp_T_1 = bits(_satp_WIRE, 59, 44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    satp.asid <= _satp_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    node _satp_T_2 = bits(_satp_WIRE, 63, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    satp.mode <= _satp_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    wire _hitVec_WIRE : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_1 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_1 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T = bits(_hitVec_WIRE_1, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.pteaddr <= _hitVec_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_1 = bits(_hitVec_WIRE_1, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.ppn <= _hitVec_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_2 = bits(_hitVec_WIRE_1, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.flag <= _hitVec_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_3 = bits(_hitVec_WIRE_1, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.mask <= _hitVec_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_4 = bits(_hitVec_WIRE_1, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.asid <= _hitVec_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_5 = bits(_hitVec_WIRE_1, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.vpn <= _hitVec_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_2 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_3 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_3 <= _hitVec_WIRE.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_6 = bits(_hitVec_WIRE_3, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.v <= _hitVec_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_7 = bits(_hitVec_WIRE_3, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.r <= _hitVec_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_8 = bits(_hitVec_WIRE_3, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.w <= _hitVec_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_9 = bits(_hitVec_WIRE_3, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.x <= _hitVec_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_10 = bits(_hitVec_WIRE_3, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.u <= _hitVec_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_11 = bits(_hitVec_WIRE_3, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.g <= _hitVec_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_12 = bits(_hitVec_WIRE_3, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.a <= _hitVec_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_13 = bits(_hitVec_WIRE_3, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.d <= _hitVec_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_4 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    wire _hitVec_WIRE_5 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_5 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_14 = bits(_hitVec_WIRE_5, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.pteaddr <= _hitVec_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_15 = bits(_hitVec_WIRE_5, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.ppn <= _hitVec_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_16 = bits(_hitVec_WIRE_5, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.flag <= _hitVec_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_17 = bits(_hitVec_WIRE_5, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.mask <= _hitVec_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_18 = bits(_hitVec_WIRE_5, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.asid <= _hitVec_T_18 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_19 = bits(_hitVec_WIRE_5, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.vpn <= _hitVec_T_19 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_20 = eq(_hitVec_WIRE_4.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:117]
    node _hitVec_T_21 = and(_hitVec_WIRE_2.v, _hitVec_T_20) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:86]
    wire _hitVec_WIRE_6 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_7 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_7 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_22 = bits(_hitVec_WIRE_7, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.pteaddr <= _hitVec_T_22 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_23 = bits(_hitVec_WIRE_7, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.ppn <= _hitVec_T_23 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_24 = bits(_hitVec_WIRE_7, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.flag <= _hitVec_T_24 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_25 = bits(_hitVec_WIRE_7, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.mask <= _hitVec_T_25 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_26 = bits(_hitVec_WIRE_7, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.asid <= _hitVec_T_26 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_27 = bits(_hitVec_WIRE_7, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.vpn <= _hitVec_T_27 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_8 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    wire _hitVec_WIRE_9 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_9 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_28 = bits(_hitVec_WIRE_9, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.pteaddr <= _hitVec_T_28 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_29 = bits(_hitVec_WIRE_9, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.ppn <= _hitVec_T_29 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_30 = bits(_hitVec_WIRE_9, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.flag <= _hitVec_T_30 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_31 = bits(_hitVec_WIRE_9, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.mask <= _hitVec_T_31 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_32 = bits(_hitVec_WIRE_9, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.asid <= _hitVec_T_32 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_33 = bits(_hitVec_WIRE_9, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.vpn <= _hitVec_T_33 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node hitVec_hi = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_34 = cat(hitVec_hi, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_35 = cat(UInt<9>("h1ff"), _hitVec_WIRE_6.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_36 = and(_hitVec_T_35, _hitVec_WIRE_8.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_37 = cat(UInt<9>("h1ff"), _hitVec_WIRE_6.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_38 = and(_hitVec_T_37, _hitVec_T_34) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_39 = eq(_hitVec_T_36, _hitVec_T_38) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_40 = and(_hitVec_T_21, _hitVec_T_39) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:132]
    wire _hitVec_WIRE_10 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_11 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_11 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_41 = bits(_hitVec_WIRE_11, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.pteaddr <= _hitVec_T_41 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_42 = bits(_hitVec_WIRE_11, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.ppn <= _hitVec_T_42 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_43 = bits(_hitVec_WIRE_11, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.flag <= _hitVec_T_43 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_44 = bits(_hitVec_WIRE_11, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.mask <= _hitVec_T_44 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_45 = bits(_hitVec_WIRE_11, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.asid <= _hitVec_T_45 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_46 = bits(_hitVec_WIRE_11, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.vpn <= _hitVec_T_46 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_12 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_13 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_13 <= _hitVec_WIRE_10.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_47 = bits(_hitVec_WIRE_13, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.v <= _hitVec_T_47 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_48 = bits(_hitVec_WIRE_13, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.r <= _hitVec_T_48 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_49 = bits(_hitVec_WIRE_13, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.w <= _hitVec_T_49 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_50 = bits(_hitVec_WIRE_13, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.x <= _hitVec_T_50 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_51 = bits(_hitVec_WIRE_13, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.u <= _hitVec_T_51 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_52 = bits(_hitVec_WIRE_13, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.g <= _hitVec_T_52 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_53 = bits(_hitVec_WIRE_13, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.a <= _hitVec_T_53 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_54 = bits(_hitVec_WIRE_13, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.d <= _hitVec_T_54 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_14 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    wire _hitVec_WIRE_15 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_15 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_55 = bits(_hitVec_WIRE_15, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.pteaddr <= _hitVec_T_55 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_56 = bits(_hitVec_WIRE_15, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.ppn <= _hitVec_T_56 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_57 = bits(_hitVec_WIRE_15, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.flag <= _hitVec_T_57 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_58 = bits(_hitVec_WIRE_15, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.mask <= _hitVec_T_58 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_59 = bits(_hitVec_WIRE_15, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.asid <= _hitVec_T_59 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_60 = bits(_hitVec_WIRE_15, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.vpn <= _hitVec_T_60 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_61 = eq(_hitVec_WIRE_14.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:117]
    node _hitVec_T_62 = and(_hitVec_WIRE_12.v, _hitVec_T_61) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:86]
    wire _hitVec_WIRE_16 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_17 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_17 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_63 = bits(_hitVec_WIRE_17, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.pteaddr <= _hitVec_T_63 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_64 = bits(_hitVec_WIRE_17, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.ppn <= _hitVec_T_64 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_65 = bits(_hitVec_WIRE_17, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.flag <= _hitVec_T_65 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_66 = bits(_hitVec_WIRE_17, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.mask <= _hitVec_T_66 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_67 = bits(_hitVec_WIRE_17, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.asid <= _hitVec_T_67 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_68 = bits(_hitVec_WIRE_17, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.vpn <= _hitVec_T_68 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_18 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    wire _hitVec_WIRE_19 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_19 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_69 = bits(_hitVec_WIRE_19, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.pteaddr <= _hitVec_T_69 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_70 = bits(_hitVec_WIRE_19, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.ppn <= _hitVec_T_70 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_71 = bits(_hitVec_WIRE_19, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.flag <= _hitVec_T_71 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_72 = bits(_hitVec_WIRE_19, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.mask <= _hitVec_T_72 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_73 = bits(_hitVec_WIRE_19, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.asid <= _hitVec_T_73 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_74 = bits(_hitVec_WIRE_19, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.vpn <= _hitVec_T_74 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node hitVec_hi_1 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_75 = cat(hitVec_hi_1, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_76 = cat(UInt<9>("h1ff"), _hitVec_WIRE_16.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_77 = and(_hitVec_T_76, _hitVec_WIRE_18.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_78 = cat(UInt<9>("h1ff"), _hitVec_WIRE_16.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_79 = and(_hitVec_T_78, _hitVec_T_75) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_80 = eq(_hitVec_T_77, _hitVec_T_79) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_81 = and(_hitVec_T_62, _hitVec_T_80) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:132]
    wire _hitVec_WIRE_20 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_21 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_21 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_82 = bits(_hitVec_WIRE_21, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.pteaddr <= _hitVec_T_82 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_83 = bits(_hitVec_WIRE_21, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.ppn <= _hitVec_T_83 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_84 = bits(_hitVec_WIRE_21, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.flag <= _hitVec_T_84 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_85 = bits(_hitVec_WIRE_21, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.mask <= _hitVec_T_85 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_86 = bits(_hitVec_WIRE_21, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.asid <= _hitVec_T_86 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_87 = bits(_hitVec_WIRE_21, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.vpn <= _hitVec_T_87 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_22 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_23 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_23 <= _hitVec_WIRE_20.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_88 = bits(_hitVec_WIRE_23, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.v <= _hitVec_T_88 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_89 = bits(_hitVec_WIRE_23, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.r <= _hitVec_T_89 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_90 = bits(_hitVec_WIRE_23, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.w <= _hitVec_T_90 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_91 = bits(_hitVec_WIRE_23, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.x <= _hitVec_T_91 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_92 = bits(_hitVec_WIRE_23, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.u <= _hitVec_T_92 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_93 = bits(_hitVec_WIRE_23, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.g <= _hitVec_T_93 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_94 = bits(_hitVec_WIRE_23, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.a <= _hitVec_T_94 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_95 = bits(_hitVec_WIRE_23, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.d <= _hitVec_T_95 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_24 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    wire _hitVec_WIRE_25 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_25 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_96 = bits(_hitVec_WIRE_25, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.pteaddr <= _hitVec_T_96 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_97 = bits(_hitVec_WIRE_25, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.ppn <= _hitVec_T_97 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_98 = bits(_hitVec_WIRE_25, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.flag <= _hitVec_T_98 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_99 = bits(_hitVec_WIRE_25, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.mask <= _hitVec_T_99 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_100 = bits(_hitVec_WIRE_25, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.asid <= _hitVec_T_100 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_101 = bits(_hitVec_WIRE_25, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.vpn <= _hitVec_T_101 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_102 = eq(_hitVec_WIRE_24.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:117]
    node _hitVec_T_103 = and(_hitVec_WIRE_22.v, _hitVec_T_102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:86]
    wire _hitVec_WIRE_26 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_27 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_27 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_104 = bits(_hitVec_WIRE_27, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.pteaddr <= _hitVec_T_104 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_105 = bits(_hitVec_WIRE_27, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.ppn <= _hitVec_T_105 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_106 = bits(_hitVec_WIRE_27, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.flag <= _hitVec_T_106 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_107 = bits(_hitVec_WIRE_27, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.mask <= _hitVec_T_107 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_108 = bits(_hitVec_WIRE_27, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.asid <= _hitVec_T_108 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_109 = bits(_hitVec_WIRE_27, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.vpn <= _hitVec_T_109 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_28 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    wire _hitVec_WIRE_29 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_29 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_110 = bits(_hitVec_WIRE_29, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.pteaddr <= _hitVec_T_110 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_111 = bits(_hitVec_WIRE_29, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.ppn <= _hitVec_T_111 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_112 = bits(_hitVec_WIRE_29, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.flag <= _hitVec_T_112 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_113 = bits(_hitVec_WIRE_29, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.mask <= _hitVec_T_113 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_114 = bits(_hitVec_WIRE_29, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.asid <= _hitVec_T_114 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_115 = bits(_hitVec_WIRE_29, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.vpn <= _hitVec_T_115 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node hitVec_hi_2 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_116 = cat(hitVec_hi_2, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_117 = cat(UInt<9>("h1ff"), _hitVec_WIRE_26.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_118 = and(_hitVec_T_117, _hitVec_WIRE_28.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_119 = cat(UInt<9>("h1ff"), _hitVec_WIRE_26.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_120 = and(_hitVec_T_119, _hitVec_T_116) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_121 = eq(_hitVec_T_118, _hitVec_T_120) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_122 = and(_hitVec_T_103, _hitVec_T_121) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:132]
    wire _hitVec_WIRE_30 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_31 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_31 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_123 = bits(_hitVec_WIRE_31, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.pteaddr <= _hitVec_T_123 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_124 = bits(_hitVec_WIRE_31, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.ppn <= _hitVec_T_124 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_125 = bits(_hitVec_WIRE_31, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.flag <= _hitVec_T_125 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_126 = bits(_hitVec_WIRE_31, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.mask <= _hitVec_T_126 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_127 = bits(_hitVec_WIRE_31, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.asid <= _hitVec_T_127 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_128 = bits(_hitVec_WIRE_31, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.vpn <= _hitVec_T_128 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_32 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_33 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_33 <= _hitVec_WIRE_30.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_129 = bits(_hitVec_WIRE_33, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.v <= _hitVec_T_129 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_130 = bits(_hitVec_WIRE_33, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.r <= _hitVec_T_130 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_131 = bits(_hitVec_WIRE_33, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.w <= _hitVec_T_131 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_132 = bits(_hitVec_WIRE_33, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.x <= _hitVec_T_132 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_133 = bits(_hitVec_WIRE_33, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.u <= _hitVec_T_133 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_134 = bits(_hitVec_WIRE_33, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.g <= _hitVec_T_134 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_135 = bits(_hitVec_WIRE_33, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.a <= _hitVec_T_135 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_136 = bits(_hitVec_WIRE_33, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.d <= _hitVec_T_136 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_34 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    wire _hitVec_WIRE_35 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_35 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_137 = bits(_hitVec_WIRE_35, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.pteaddr <= _hitVec_T_137 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_138 = bits(_hitVec_WIRE_35, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.ppn <= _hitVec_T_138 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_139 = bits(_hitVec_WIRE_35, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.flag <= _hitVec_T_139 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_140 = bits(_hitVec_WIRE_35, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.mask <= _hitVec_T_140 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_141 = bits(_hitVec_WIRE_35, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.asid <= _hitVec_T_141 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_142 = bits(_hitVec_WIRE_35, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.vpn <= _hitVec_T_142 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_143 = eq(_hitVec_WIRE_34.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:117]
    node _hitVec_T_144 = and(_hitVec_WIRE_32.v, _hitVec_T_143) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:86]
    wire _hitVec_WIRE_36 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_37 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_37 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_145 = bits(_hitVec_WIRE_37, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.pteaddr <= _hitVec_T_145 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_146 = bits(_hitVec_WIRE_37, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.ppn <= _hitVec_T_146 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_147 = bits(_hitVec_WIRE_37, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.flag <= _hitVec_T_147 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_148 = bits(_hitVec_WIRE_37, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.mask <= _hitVec_T_148 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_149 = bits(_hitVec_WIRE_37, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.asid <= _hitVec_T_149 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_150 = bits(_hitVec_WIRE_37, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.vpn <= _hitVec_T_150 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_38 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    wire _hitVec_WIRE_39 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_39 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_151 = bits(_hitVec_WIRE_39, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.pteaddr <= _hitVec_T_151 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_152 = bits(_hitVec_WIRE_39, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.ppn <= _hitVec_T_152 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_153 = bits(_hitVec_WIRE_39, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.flag <= _hitVec_T_153 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_154 = bits(_hitVec_WIRE_39, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.mask <= _hitVec_T_154 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_155 = bits(_hitVec_WIRE_39, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.asid <= _hitVec_T_155 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_156 = bits(_hitVec_WIRE_39, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.vpn <= _hitVec_T_156 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node hitVec_hi_3 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_157 = cat(hitVec_hi_3, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_158 = cat(UInt<9>("h1ff"), _hitVec_WIRE_36.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_159 = and(_hitVec_T_158, _hitVec_WIRE_38.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_160 = cat(UInt<9>("h1ff"), _hitVec_WIRE_36.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_161 = and(_hitVec_T_160, _hitVec_T_157) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_162 = eq(_hitVec_T_159, _hitVec_T_161) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_163 = and(_hitVec_T_144, _hitVec_T_162) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:132]
    wire _hitVec_WIRE_40 : UInt<1>[4] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:23]
    _hitVec_WIRE_40[0] <= _hitVec_T_40 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:23]
    _hitVec_WIRE_40[1] <= _hitVec_T_81 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:23]
    _hitVec_WIRE_40[2] <= _hitVec_T_122 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:23]
    _hitVec_WIRE_40[3] <= _hitVec_T_163 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:23]
    node hitVec_lo = cat(_hitVec_WIRE_40[1], _hitVec_WIRE_40[0]) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:211]
    node hitVec_hi_4 = cat(_hitVec_WIRE_40[3], _hitVec_WIRE_40[2]) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:211]
    node hitVec = cat(hitVec_hi_4, hitVec_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:211]
    node _hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 249:35]
    node hit = and(io.in.valid, _hit_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 249:25]
    node _miss_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 250:37]
    node _miss_T_1 = eq(_miss_T, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 250:29]
    node miss = and(io.in.valid, _miss_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 250:26]
    reg victimWaymask_lfsr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h1234567887654321")) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    when UInt<1>("h1") : @[src/main/scala/utils/LFSR64.scala 27:22]
      node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>("h0")) @[src/main/scala/utils/LFSR64.scala 28:24]
      node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
      node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
      node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>("h1"), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
      victimWaymask_lfsr <= _victimWaymask_lfsr_T_3 @[src/main/scala/utils/LFSR64.scala 28:12]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 252:53]
    node victimWaymask = dshl(UInt<1>("h1"), _victimWaymask_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 252:42]
    node waymask = mux(hit, hitVec, victimWaymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:20]
    wire loadPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 255:24]
    loadPF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 255:24]
    wire storePF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25]
    storePF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25]
    wire instrAF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:25]
    instrAF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:25]
    wire loadAF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:24]
    loadAF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:24]
    wire storeAF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:25]
    storeAF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:25]
    node _hitMeta_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_4 = mux(_hitMeta_T, io.md[0], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_5 = mux(_hitMeta_T_1, io.md[1], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_6 = mux(_hitMeta_T_2, io.md[2], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_7 = mux(_hitMeta_T_3, io.md[3], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_8 = or(_hitMeta_T_4, _hitMeta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_9 = or(_hitMeta_T_8, _hitMeta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_10 = or(_hitMeta_T_9, _hitMeta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitMeta_WIRE : UInt<145> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _hitMeta_WIRE <= _hitMeta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitMeta_WIRE_1 : { meta : UInt<69>, data : UInt<76>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    wire _hitMeta_WIRE_2 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    _hitMeta_WIRE_2 <= _hitMeta_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    node _hitMeta_T_11 = bits(_hitMeta_WIRE_2, 75, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    _hitMeta_WIRE_1.data <= _hitMeta_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    node _hitMeta_T_12 = bits(_hitMeta_WIRE_2, 144, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    _hitMeta_WIRE_1.meta <= _hitMeta_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    wire hitMeta : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    wire _hitMeta_WIRE_3 : UInt<69> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    _hitMeta_WIRE_3 <= _hitMeta_WIRE_1.meta @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    node _hitMeta_T_13 = bits(_hitMeta_WIRE_3, 7, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    hitMeta.flag <= _hitMeta_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    node _hitMeta_T_14 = bits(_hitMeta_WIRE_3, 25, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    hitMeta.mask <= _hitMeta_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    node _hitMeta_T_15 = bits(_hitMeta_WIRE_3, 41, 26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    hitMeta.asid <= _hitMeta_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    node _hitMeta_T_16 = bits(_hitMeta_WIRE_3, 68, 42) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    hitMeta.vpn <= _hitMeta_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    node _hitData_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_4 = mux(_hitData_T, io.md[0], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_5 = mux(_hitData_T_1, io.md[1], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_6 = mux(_hitData_T_2, io.md[2], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_7 = mux(_hitData_T_3, io.md[3], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_8 = or(_hitData_T_4, _hitData_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_9 = or(_hitData_T_8, _hitData_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_10 = or(_hitData_T_9, _hitData_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitData_WIRE : UInt<145> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _hitData_WIRE <= _hitData_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitData_WIRE_1 : { meta : UInt<69>, data : UInt<76>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    wire _hitData_WIRE_2 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    _hitData_WIRE_2 <= _hitData_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    node _hitData_T_11 = bits(_hitData_WIRE_2, 75, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    _hitData_WIRE_1.data <= _hitData_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    node _hitData_T_12 = bits(_hitData_WIRE_2, 144, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    _hitData_WIRE_1.meta <= _hitData_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    wire hitData : { ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    wire _hitData_WIRE_3 : UInt<76> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    _hitData_WIRE_3 <= _hitData_WIRE_1.data @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    node _hitData_T_13 = bits(_hitData_WIRE_3, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    hitData.pteaddr <= _hitData_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    node _hitData_T_14 = bits(_hitData_WIRE_3, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    hitData.ppn <= _hitData_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    wire hitFlag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    wire _hitFlag_WIRE : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    _hitFlag_WIRE <= hitMeta.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T = bits(_hitFlag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.v <= _hitFlag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_1 = bits(_hitFlag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.r <= _hitFlag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_2 = bits(_hitFlag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.w <= _hitFlag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_3 = bits(_hitFlag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.x <= _hitFlag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_4 = bits(_hitFlag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.u <= _hitFlag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_5 = bits(_hitFlag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.g <= _hitFlag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_6 = bits(_hitFlag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.a <= _hitFlag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_7 = bits(_hitFlag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.d <= _hitFlag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    wire hitinstrPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 267:28]
    hitinstrPF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 267:28]
    node _hitRefillFlag_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitRefillFlag_hi = cat(_hitRefillFlag_T, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:26]
    node _hitRefillFlag_T_1 = cat(hitRefillFlag_hi, UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:26]
    node hitRefillFlag_lo_lo = cat(hitFlag.r, hitFlag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag_lo_hi = cat(hitFlag.x, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag_lo = cat(hitRefillFlag_lo_hi, hitRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag_hi_lo = cat(hitFlag.g, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag_hi_hi = cat(hitFlag.d, hitFlag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag_hi_1 = cat(hitRefillFlag_hi_hi, hitRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node _hitRefillFlag_T_2 = cat(hitRefillFlag_hi_1, hitRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag = or(_hitRefillFlag_T_1, _hitRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:69]
    node hitWBStore_lo = cat(UInt<2>("h0"), hitRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:33]
    node hitWBStore_hi = cat(UInt<10>("h0"), hitData.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:33]
    node _hitWBStore_T = cat(hitWBStore_hi, hitWBStore_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:33]
    reg hitWBStore : UInt<64>, clock with :
      reset => (UInt<1>("h0"), hitWBStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:29]
    when UInt<1>("h0") : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:29]
      hitWBStore <= _hitWBStore_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:29]
    node _hitCheck_T = eq(io.pf.priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:62]
    node _hitCheck_T_1 = eq(hitFlag.u, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:75]
    node _hitCheck_T_2 = and(_hitCheck_T, _hitCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:72]
    node _hitCheck_T_3 = eq(_hitCheck_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:42]
    node _hitCheck_T_4 = and(hit, _hitCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:39]
    node _hitCheck_T_5 = eq(io.pf.priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:110]
    node _hitCheck_T_6 = and(_hitCheck_T_5, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:120]
    node _hitCheck_T_7 = eq(io.pf.status_sum, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:137]
    node _hitCheck_T_8 = or(_hitCheck_T_7, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:152]
    node _hitCheck_T_9 = and(_hitCheck_T_6, _hitCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:133]
    node _hitCheck_T_10 = eq(_hitCheck_T_9, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:90]
    node hitCheck = and(_hitCheck_T_4, _hitCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:87]
    node _hitADCheck_T = eq(hitFlag.a, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 274:20]
    node _hitADCheck_T_1 = eq(hitFlag.d, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 274:34]
    node _hitADCheck_T_2 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _hitADCheck_T_3 = and(_hitADCheck_T_1, _hitADCheck_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 274:45]
    node hitADCheck = or(_hitADCheck_T, _hitADCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 274:31]
    node _hitExec_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:29]
    node _hitExec_T_1 = and(hitCheck, _hitExec_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:26]
    node hitExec = and(_hitExec_T_1, hitFlag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:41]
    node _hitLoad_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 276:29]
    node _hitLoad_T_1 = and(hitCheck, _hitLoad_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 276:26]
    node _hitLoad_T_2 = and(io.pf.status_mxr, hitFlag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 276:72]
    node _hitLoad_T_3 = or(hitFlag.r, _hitLoad_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 276:55]
    node hitLoad = and(_hitLoad_T_1, _hitLoad_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 276:41]
    node _hitStore_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:30]
    node _hitStore_T_1 = and(hitCheck, _hitStore_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:27]
    node hitStore = and(_hitStore_T_1, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:42]
    wire isAMO : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 279:23]
    isAMO <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 279:23]
    reg io_pf_loadPF_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 284:26]
    io_pf_loadPF_REG <= loadPF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 284:26]
    io.pf.loadPF <= io_pf_loadPF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 284:16]
    reg io_pf_storePF_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 285:27]
    io_pf_storePF_REG <= storePF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 285:27]
    io.pf.storePF <= io_pf_storePF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 285:17]
    reg io_pf_laf_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 287:23]
    io_pf_laf_REG <= loadAF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 287:23]
    io.pf.laf <= io_pf_laf_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 287:13]
    reg io_pf_saf_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 288:23]
    io_pf_saf_REG <= storeAF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 288:23]
    io.pf.saf <= io_pf_saf_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 288:13]
    node _hitinstrPF_T = eq(hitExec, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 290:42]
    node _hitinstrPF_T_1 = and(_hitinstrPF_T, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 290:52]
    hitinstrPF <= _hitinstrPF_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 290:39]
    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:22]
    reg level : UInt<2>, clock with :
      reset => (reset, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:22]
    reg memRespStore : UInt<64>, clock with :
      reset => (UInt<1>("h0"), memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 301:25]
    wire missMask : UInt<18> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 302:26]
    missMask <= UInt<18>("h3ffff") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 302:26]
    reg missMaskStore : UInt<18>, clock with :
      reset => (UInt<1>("h0"), missMaskStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:26]
    wire missMetaRefill : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:32]
    missMetaRefill <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:32]
    wire missRefillFlag : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 305:32]
    missRefillFlag <= UInt<8>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 305:32]
    wire memRdata : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    wire _memRdata_WIRE : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    _memRdata_WIRE <= io.mem.resp.bits.rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T = bits(_memRdata_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.v <= _memRdata_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_1 = bits(_memRdata_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.r <= _memRdata_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_2 = bits(_memRdata_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.w <= _memRdata_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_3 = bits(_memRdata_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.x <= _memRdata_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_4 = bits(_memRdata_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.u <= _memRdata_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_5 = bits(_memRdata_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.g <= _memRdata_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_6 = bits(_memRdata_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.a <= _memRdata_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_7 = bits(_memRdata_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.d <= _memRdata_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_8 = bits(_memRdata_WIRE, 9, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.rsw <= _memRdata_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_9 = bits(_memRdata_WIRE, 53, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.ppn <= _memRdata_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_10 = bits(_memRdata_WIRE, 63, 54) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.reserved <= _memRdata_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    reg raddr : UInt<56>, clock with :
      reset => (UInt<1>("h0"), raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 307:18]
    node _raddrCancel_T = geq(raddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _raddrCancel_T_1 = lt(raddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _raddrCancel_T_2 = and(_raddrCancel_T, _raddrCancel_T_1) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _raddrCancel_WIRE : UInt<1>[1] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _raddrCancel_WIRE[0] <= _raddrCancel_T_2 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node _raddrCancel_T_3 = orr(_raddrCancel_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node raddrCancel = eq(_raddrCancel_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 308:21]
    node _alreadyOutFire_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg alreadyOutFire : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 309:33]
    when _alreadyOutFire_T : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 309:33]
      alreadyOutFire <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 309:33]
    reg needFlush : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 312:26]
    node isFlush = or(needFlush, io.flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 314:27]
    node _T = neq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 315:27]
    node _T_1 = and(io.flush, _T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 315:17]
    when _T_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 315:40]
      needFlush <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 315:52]
    node _T_2 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_3 = and(_T_2, needFlush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 316:23]
    when _T_3 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 316:37]
      needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 316:49]
    reg missIPF : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 318:24]
    reg missPTEAF : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:26]
    node _T_4 = eq(UInt<3>("h0"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
    when _T_4 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
      node _T_5 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:13]
      node _T_6 = and(_T_5, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:22]
      when _T_6 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:32]
        state <= UInt<3>("h3") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 325:15]
        needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:19]
        alreadyOutFire <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:24]
      else :
        node _T_7 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:27]
        node _T_8 = and(miss, _T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:24]
        when _T_8 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:37]
          state <= UInt<3>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 329:15]
          node _raddr_T = cat(satp.ppn, vpn.vpn2) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
          node _raddr_T_1 = cat(_raddr_T, UInt<3>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
          raddr <= _raddr_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 330:15]
          level <= UInt<2>("h3") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 331:15]
          needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 332:19]
          alreadyOutFire <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 333:24]
    else :
      node _T_9 = eq(UInt<3>("h1"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
      when _T_9 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
        when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 338:22]
          state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 339:15]
          needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 340:19]
        else :
          node _T_10 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_10 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 341:38]
            state <= UInt<3>("h2") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 342:15]
          else :
            when raddrCancel : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 343:32]
              state <= UInt<3>("h4") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 344:29]
              missPTEAF <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 345:19]
      else :
        node _T_11 = eq(UInt<3>("h2"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
        when _T_11 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
          wire missflag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_lo_lo = cat(memRdata.flag.r, memRdata.flag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_lo_hi = cat(memRdata.flag.x, memRdata.flag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_lo = cat(missflag_lo_hi, missflag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_hi_lo = cat(memRdata.flag.g, memRdata.flag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_hi_hi = cat(memRdata.flag.d, memRdata.flag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_hi = cat(missflag_hi_hi, missflag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T = cat(missflag_hi, missflag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          wire _missflag_WIRE : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          _missflag_WIRE <= _missflag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_1 = bits(_missflag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.v <= _missflag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_2 = bits(_missflag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.r <= _missflag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_3 = bits(_missflag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.w <= _missflag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_4 = bits(_missflag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.x <= _missflag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_5 = bits(_missflag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.u <= _missflag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_6 = bits(_missflag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.g <= _missflag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_7 = bits(_missflag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.a <= _missflag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_8 = bits(_missflag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.d <= _missflag_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _T_12 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_12 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 351:33]
            when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 352:24]
              state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 353:17]
              needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 354:21]
            else :
              node _T_13 = or(missflag.r, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:34]
              node _T_14 = eq(_T_13, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:21]
              node _T_15 = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:58]
              node _T_16 = eq(level, UInt<2>("h2")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:73]
              node _T_17 = or(_T_15, _T_16) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:65]
              node _T_18 = and(_T_14, _T_17) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:49]
              when _T_18 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:82]
                node _T_19 = eq(missflag.v, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:16]
                node _T_20 = eq(missflag.r, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:32]
                node _T_21 = and(_T_20, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:44]
                node _T_22 = or(_T_19, _T_21) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:28]
                when _T_22 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:60]
                  state <= UInt<3>("h4") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 357:43]
                  missIPF <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 358:45]
                else :
                  state <= UInt<3>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 368:19]
                  node _raddr_T_2 = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 369:57]
                  node _raddr_T_3 = mux(_raddr_T_2, vpn.vpn1, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 369:50]
                  node _raddr_T_4 = cat(memRdata.ppn, _raddr_T_3) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
                  node _raddr_T_5 = cat(_raddr_T_4, UInt<3>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
                  raddr <= _raddr_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 369:19]
                  node is_reserved = neq(memRdata.reserved, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 370:49]
                  when is_reserved : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 371:32]
                    state <= UInt<3>("h4") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 372:21]
                    missIPF <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:25]
              else :
                node _T_23 = neq(level, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 383:27]
                when _T_23 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 383:36]
                  node _pg_mask_T = eq(level, UInt<2>("h2")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 384:35]
                  node pg_mask = mux(_pg_mask_T, UInt<9>("h1ff"), UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 384:28]
                  node _misaligned_T = bits(level, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:33]
                  node _misaligned_T_1 = and(memRdata.ppn, pg_mask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:54]
                  node _misaligned_T_2 = orr(_misaligned_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:72]
                  node _misaligned_T_3 = and(_misaligned_T, _misaligned_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:37]
                  node _misaligned_T_4 = neq(memRdata.reserved, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:97]
                  node misaligned = or(_misaligned_T_3, _misaligned_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:76]
                  node _permCheck_T = eq(io.pf.priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:61]
                  node _permCheck_T_1 = eq(missflag.u, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:74]
                  node _permCheck_T_2 = and(_permCheck_T, _permCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:71]
                  node _permCheck_T_3 = eq(_permCheck_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:41]
                  node _permCheck_T_4 = and(missflag.v, _permCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:38]
                  node _permCheck_T_5 = eq(io.pf.priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:110]
                  node _permCheck_T_6 = and(_permCheck_T_5, missflag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:120]
                  node _permCheck_T_7 = eq(io.pf.status_sum, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:138]
                  node _permCheck_T_8 = or(_permCheck_T_7, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:153]
                  node _permCheck_T_9 = and(_permCheck_T_6, _permCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:134]
                  node _permCheck_T_10 = eq(_permCheck_T_9, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:90]
                  node permCheck = and(_permCheck_T_4, _permCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:87]
                  node _permWNoR_T = eq(missflag.r, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:26]
                  node permWNoR = and(_permWNoR_T, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:38]
                  node _permAD_T = eq(missflag.a, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 388:24]
                  node _permAD_T_1 = eq(missflag.d, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 388:40]
                  node _permAD_T_2 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node _permAD_T_3 = and(_permAD_T_1, _permAD_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 388:52]
                  node permAD = or(_permAD_T, _permAD_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 388:36]
                  node _permExec_T = eq(permWNoR, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:39]
                  node _permExec_T_1 = and(permCheck, _permExec_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:36]
                  node _permExec_T_2 = eq(permAD, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:52]
                  node _permExec_T_3 = and(_permExec_T_1, _permExec_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:49]
                  node _permExec_T_4 = eq(misaligned, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:63]
                  node _permExec_T_5 = and(_permExec_T_3, _permExec_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:60]
                  node permExec = and(_permExec_T_5, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:75]
                  node _permLoad_T = eq(permWNoR, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:39]
                  node _permLoad_T_1 = and(permCheck, _permLoad_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:36]
                  node _permLoad_T_2 = eq(permAD, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:52]
                  node _permLoad_T_3 = and(_permLoad_T_1, _permLoad_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:49]
                  node _permLoad_T_4 = eq(misaligned, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:63]
                  node _permLoad_T_5 = and(_permLoad_T_3, _permLoad_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:60]
                  node _permLoad_T_6 = and(io.pf.status_mxr, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:107]
                  node _permLoad_T_7 = or(missflag.r, _permLoad_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:90]
                  node permLoad = and(_permLoad_T_5, _permLoad_T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:75]
                  node _permStore_T = eq(permWNoR, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:40]
                  node _permStore_T_1 = and(permCheck, _permStore_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:37]
                  node _permStore_T_2 = eq(permAD, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:53]
                  node _permStore_T_3 = and(_permStore_T_1, _permStore_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:50]
                  node _permStore_T_4 = eq(misaligned, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:64]
                  node _permStore_T_5 = and(_permStore_T_3, _permStore_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:61]
                  node permStore = and(_permStore_T_5, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:76]
                  node _updateData_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node updateData_lo = cat(UInt<1>("h1"), UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:31]
                  node updateData_hi = cat(UInt<56>("h0"), _updateData_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:31]
                  node updateData = cat(updateData_hi, updateData_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:31]
                  node _missRefillFlag_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node missRefillFlag_hi = cat(_missRefillFlag_T, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:32]
                  node _missRefillFlag_T_1 = cat(missRefillFlag_hi, UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:32]
                  node missRefillFlag_lo_lo = cat(missflag.r, missflag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node missRefillFlag_lo_hi = cat(missflag.x, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node missRefillFlag_lo = cat(missRefillFlag_lo_hi, missRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node missRefillFlag_hi_lo = cat(missflag.g, missflag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node missRefillFlag_hi_hi = cat(missflag.d, missflag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node missRefillFlag_hi_1 = cat(missRefillFlag_hi_hi, missRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node _missRefillFlag_T_2 = cat(missRefillFlag_hi_1, missRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node _missRefillFlag_T_3 = or(_missRefillFlag_T_1, _missRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:68]
                  missRefillFlag <= _missRefillFlag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:26]
                  node _memRespStore_T = or(io.mem.resp.bits.rdata, updateData) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 394:50]
                  memRespStore <= _memRespStore_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 394:24]
                  node _T_24 = eq(permExec, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:19]
                  when _T_24 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:30]
                    missIPF <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:40]
                    state <= UInt<3>("h4") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:58]
                  else :
                    state <= UInt<3>("h4") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:21]
                    missMetaRefill <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:30]
                  node _missMask_T = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 412:32]
                  node _missMask_T_1 = eq(level, UInt<2>("h2")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 412:65]
                  node _missMask_T_2 = mux(_missMask_T_1, UInt<18>("h3fe00"), UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 412:59]
                  node _missMask_T_3 = mux(_missMask_T, UInt<18>("h0"), _missMask_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 412:26]
                  missMask <= _missMask_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 412:20]
                  missMaskStore <= missMask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 413:25]
            node _level_T = sub(level, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 415:24]
            node _level_T_1 = tail(_level_T, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 415:24]
            level <= _level_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 415:15]
        else :
          node _T_25 = eq(UInt<3>("h3"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
          when _T_25 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
            when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 420:22]
              state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 421:15]
              needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 422:19]
            else :
              node _T_26 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
              when _T_26 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 423:38]
                state <= UInt<3>("h4") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 423:46]
          else :
            node _T_27 = eq(UInt<3>("h4"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
            when _T_27 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
              node _T_28 = or(io.isFinish, io.flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 426:42]
              node _T_29 = or(_T_28, alreadyOutFire) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 426:53]
              when _T_29 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 426:71]
                state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 427:13]
                missIPF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 428:15]
                missPTEAF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 429:17]
                alreadyOutFire <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:22]
            else :
              node _T_30 = eq(UInt<3>("h5"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
              when _T_30 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
                state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 434:13]
                missPTEAF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 435:17]
    node _cmd_T = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 440:23]
    node cmd = mux(_cmd_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 440:16]
    node _T_31 = mux(UInt<1>("h0"), hitData.pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 441:35]
    node _T_32 = mux(UInt<1>("h0"), hitWBStore, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 441:138]
    io.mem.req.bits.addr <= _T_31 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io.mem.req.bits.cmd <= cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io.mem.req.bits.size <= UInt<2>("h3") @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io.mem.req.bits.wdata <= _T_32 @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io.mem.req.bits.wmask <= UInt<8>("hff") @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node _io_mem_req_valid_T = eq(state, UInt<3>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:30]
    node _io_mem_req_valid_T_1 = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:56]
    node _io_mem_req_valid_T_2 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:47]
    node _io_mem_req_valid_T_3 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:76]
    node _io_mem_req_valid_T_4 = and(_io_mem_req_valid_T_2, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:73]
    node _io_mem_req_valid_T_5 = eq(raddrCancel, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:88]
    node _io_mem_req_valid_T_6 = and(_io_mem_req_valid_T_4, _io_mem_req_valid_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:85]
    io.mem.req.valid <= _io_mem_req_valid_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:20]
    io.mem.resp.ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 443:21]
    node _T_33 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:53]
    node _T_34 = and(missMetaRefill, _T_33) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:50]
    node _T_35 = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:82]
    node _T_36 = and(UInt<1>("h0"), _T_35) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:73]
    node _T_37 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:96]
    node _T_38 = and(_T_36, _T_37) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:93]
    node _T_39 = or(_T_34, _T_38) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:63]
    reg REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:33]
    REG <= _T_39 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:33]
    wire _WIRE : { tag : UInt<26>, index : UInt<1>, off : UInt<12>} @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    wire _WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _WIRE_1 <= io.in.bits.addr @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _T_40 = bits(_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _WIRE.off <= _T_40 @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _T_41 = bits(_WIRE_1, 12, 12) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _WIRE.index <= _T_41 @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _T_42 = bits(_WIRE_1, 38, 13) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _WIRE.tag <= _T_42 @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    reg REG_1 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:21]
    REG_1 <= _WIRE.index @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:21]
    reg REG_2 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:60]
    REG_2 <= waymask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:60]
    node hi = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:89]
    node _T_43 = cat(hi, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:89]
    reg REG_3 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:84]
    REG_3 <= _T_43 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:84]
    node _T_44 = mux(UInt<1>("h0"), hitMeta.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:23]
    reg REG_4 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:19]
    REG_4 <= _T_44 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:19]
    node _T_45 = mux(UInt<1>("h0"), hitMeta.mask, missMask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:76]
    reg REG_5 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:72]
    REG_5 <= _T_45 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:72]
    node _T_46 = mux(UInt<1>("h0"), hitRefillFlag, missRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:23]
    reg REG_6 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:19]
    REG_6 <= _T_46 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:19]
    node _T_47 = mux(UInt<1>("h0"), hitData.ppn, memRdata.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:81]
    reg REG_7 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:77]
    REG_7 <= _T_47 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:77]
    node _T_48 = mux(UInt<1>("h0"), hitData.pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 450:27]
    reg REG_8 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 450:22]
    REG_8 <= _T_48 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 450:22]
    io.mdWrite.wen <= REG @[src/main/scala/nutcore/mem/TLB.scala 217:14]
    io.mdWrite.windex <= REG_1 @[src/main/scala/nutcore/mem/TLB.scala 218:17]
    io.mdWrite.waymask <= REG_2 @[src/main/scala/nutcore/mem/TLB.scala 219:18]
    node io_mdWrite_wdata_lo_hi = cat(REG_6, REG_7) @[src/main/scala/nutcore/mem/TLB.scala 220:22]
    node io_mdWrite_wdata_lo = cat(io_mdWrite_wdata_lo_hi, REG_8) @[src/main/scala/nutcore/mem/TLB.scala 220:22]
    node io_mdWrite_wdata_hi_hi = cat(REG_3, REG_4) @[src/main/scala/nutcore/mem/TLB.scala 220:22]
    node io_mdWrite_wdata_hi = cat(io_mdWrite_wdata_hi_hi, REG_5) @[src/main/scala/nutcore/mem/TLB.scala 220:22]
    node _io_mdWrite_wdata_T = cat(io_mdWrite_wdata_hi, io_mdWrite_wdata_lo) @[src/main/scala/nutcore/mem/TLB.scala 220:22]
    io.mdWrite.wdata <= _io_mdWrite_wdata_T @[src/main/scala/nutcore/mem/TLB.scala 220:16]
    node mdWriteAddr = cat(memRdata.ppn, UInt<12>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 451:24]
    node _mdMayHasAF_T = geq(mdWriteAddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_1 = lt(mdWriteAddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_2 = and(_mdMayHasAF_T, _mdMayHasAF_T_1) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_3 = geq(mdWriteAddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_4 = lt(mdWriteAddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_5 = and(_mdMayHasAF_T_3, _mdMayHasAF_T_4) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _mdMayHasAF_WIRE : UInt<1>[2] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE[0] <= _mdMayHasAF_T_2 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE[1] <= _mdMayHasAF_T_5 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node _mdMayHasAF_T_6 = cat(_mdMayHasAF_WIRE[1], _mdMayHasAF_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _mdMayHasAF_T_7 = orr(_mdMayHasAF_T_6) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _mdMayHasAF_T_8 = eq(_mdMayHasAF_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 452:20]
    node _mdMayHasAF_T_9 = geq(mdWriteAddr, UInt<30>("h38000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_10 = lt(mdWriteAddr, UInt<30>("h38010000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_11 = and(_mdMayHasAF_T_9, _mdMayHasAF_T_10) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_12 = geq(mdWriteAddr, UInt<30>("h3c000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_13 = lt(mdWriteAddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_14 = and(_mdMayHasAF_T_12, _mdMayHasAF_T_13) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_15 = geq(mdWriteAddr, UInt<31>("h40600000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_16 = lt(mdWriteAddr, UInt<31>("h40600010")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_17 = and(_mdMayHasAF_T_15, _mdMayHasAF_T_16) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_18 = geq(mdWriteAddr, UInt<31>("h50000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_19 = lt(mdWriteAddr, UInt<31>("h50400000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_20 = and(_mdMayHasAF_T_18, _mdMayHasAF_T_19) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_21 = geq(mdWriteAddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_22 = lt(mdWriteAddr, UInt<31>("h40001008")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_23 = and(_mdMayHasAF_T_21, _mdMayHasAF_T_22) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_24 = geq(mdWriteAddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_25 = lt(mdWriteAddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_26 = and(_mdMayHasAF_T_24, _mdMayHasAF_T_25) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_27 = geq(mdWriteAddr, UInt<31>("h40002000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_28 = lt(mdWriteAddr, UInt<31>("h40003000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_29 = and(_mdMayHasAF_T_27, _mdMayHasAF_T_28) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_30 = geq(mdWriteAddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_31 = lt(mdWriteAddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_32 = and(_mdMayHasAF_T_30, _mdMayHasAF_T_31) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _mdMayHasAF_WIRE_1 : UInt<1>[8] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[0] <= _mdMayHasAF_T_11 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[1] <= _mdMayHasAF_T_14 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[2] <= _mdMayHasAF_T_17 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[3] <= _mdMayHasAF_T_20 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[4] <= _mdMayHasAF_T_23 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[5] <= _mdMayHasAF_T_26 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[6] <= _mdMayHasAF_T_29 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[7] <= _mdMayHasAF_T_32 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node mdMayHasAF_lo_lo = cat(_mdMayHasAF_WIRE_1[1], _mdMayHasAF_WIRE_1[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_lo_hi = cat(_mdMayHasAF_WIRE_1[3], _mdMayHasAF_WIRE_1[2]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_lo = cat(mdMayHasAF_lo_hi, mdMayHasAF_lo_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi_lo = cat(_mdMayHasAF_WIRE_1[5], _mdMayHasAF_WIRE_1[4]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi_hi = cat(_mdMayHasAF_WIRE_1[7], _mdMayHasAF_WIRE_1[6]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi = cat(mdMayHasAF_hi_hi, mdMayHasAF_hi_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _mdMayHasAF_T_33 = cat(mdMayHasAF_hi, mdMayHasAF_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _mdMayHasAF_T_34 = orr(_mdMayHasAF_T_33) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _mdMayHasAF_T_35 = eq(_mdMayHasAF_T_34, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 452:54]
    node _mdMayHasAF_T_36 = or(_mdMayHasAF_T_8, _mdMayHasAF_T_35) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 452:51]
    node _mdMayHasAF_T_37 = geq(mdWriteAddr, UInt<30>("h38000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_38 = lt(mdWriteAddr, UInt<30>("h38010000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_39 = and(_mdMayHasAF_T_37, _mdMayHasAF_T_38) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_40 = geq(mdWriteAddr, UInt<30>("h3c000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_41 = lt(mdWriteAddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_42 = and(_mdMayHasAF_T_40, _mdMayHasAF_T_41) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_43 = geq(mdWriteAddr, UInt<31>("h40600000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_44 = lt(mdWriteAddr, UInt<31>("h40600010")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_45 = and(_mdMayHasAF_T_43, _mdMayHasAF_T_44) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_46 = geq(mdWriteAddr, UInt<31>("h50000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_47 = lt(mdWriteAddr, UInt<31>("h50400000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_48 = and(_mdMayHasAF_T_46, _mdMayHasAF_T_47) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_49 = geq(mdWriteAddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_50 = lt(mdWriteAddr, UInt<31>("h40001008")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_51 = and(_mdMayHasAF_T_49, _mdMayHasAF_T_50) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_52 = geq(mdWriteAddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_53 = lt(mdWriteAddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_54 = and(_mdMayHasAF_T_52, _mdMayHasAF_T_53) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_55 = geq(mdWriteAddr, UInt<31>("h40002000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_56 = lt(mdWriteAddr, UInt<31>("h40003000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_57 = and(_mdMayHasAF_T_55, _mdMayHasAF_T_56) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_58 = geq(mdWriteAddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_59 = lt(mdWriteAddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_60 = and(_mdMayHasAF_T_58, _mdMayHasAF_T_59) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _mdMayHasAF_WIRE_2 : UInt<1>[8] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[0] <= _mdMayHasAF_T_39 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[1] <= _mdMayHasAF_T_42 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[2] <= _mdMayHasAF_T_45 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[3] <= _mdMayHasAF_T_48 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[4] <= _mdMayHasAF_T_51 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[5] <= _mdMayHasAF_T_54 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[6] <= _mdMayHasAF_T_57 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[7] <= _mdMayHasAF_T_60 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node mdMayHasAF_lo_lo_1 = cat(_mdMayHasAF_WIRE_2[1], _mdMayHasAF_WIRE_2[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_lo_hi_1 = cat(_mdMayHasAF_WIRE_2[3], _mdMayHasAF_WIRE_2[2]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_lo_1 = cat(mdMayHasAF_lo_hi_1, mdMayHasAF_lo_lo_1) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi_lo_1 = cat(_mdMayHasAF_WIRE_2[5], _mdMayHasAF_WIRE_2[4]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi_hi_1 = cat(_mdMayHasAF_WIRE_2[7], _mdMayHasAF_WIRE_2[6]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi_1 = cat(mdMayHasAF_hi_hi_1, mdMayHasAF_hi_lo_1) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _mdMayHasAF_T_61 = cat(mdMayHasAF_hi_1, mdMayHasAF_lo_1) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _mdMayHasAF_T_62 = orr(_mdMayHasAF_T_61) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _mdMayHasAF_T_63 = eq(_mdMayHasAF_T_62, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 452:87]
    node mdMayHasAF = or(_mdMayHasAF_T_36, _mdMayHasAF_T_63) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 452:84]
    node _blockRefill_T = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 453:47]
    node _blockRefill_T_1 = and(missMetaRefill, _blockRefill_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 453:44]
    node _blockRefill_T_2 = and(_blockRefill_T_1, mdMayHasAF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 453:56]
    reg blockRefill : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 453:28]
    blockRefill <= _blockRefill_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 453:28]
    when blockRefill : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 454:22]
      io.mdWrite.wen <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 455:20]
    node _vaddr_ext_T = bits(io.in.bits.addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 459:35]
    node vaddr_ext = cat(UInt<24>("h0"), _vaddr_ext_T) @[src/main/scala/utils/BitUtils.scala 49:41]
    wire paddr : UInt<56> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 460:19]
    node _paddr_T = cat(hitData.ppn, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _paddr_T_1 = mux(UInt<1>("h1"), UInt<26>("h3ffffff"), UInt<26>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node paddr_hi = cat(_paddr_T_1, hitMeta.mask) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _paddr_T_2 = cat(paddr_hi, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _paddr_T_3 = and(_paddr_T, _paddr_T_2) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _paddr_T_4 = not(_paddr_T_2) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _paddr_T_5 = and(vaddr_ext, _paddr_T_4) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _paddr_T_6 = or(_paddr_T_3, _paddr_T_5) @[src/main/scala/utils/BitUtils.scala 34:26]
    wire _paddr_WIRE : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    wire _paddr_WIRE_1 : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE_1 <= memRespStore @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_7 = bits(_paddr_WIRE_1, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.v <= _paddr_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_8 = bits(_paddr_WIRE_1, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.r <= _paddr_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_9 = bits(_paddr_WIRE_1, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.w <= _paddr_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_10 = bits(_paddr_WIRE_1, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.x <= _paddr_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_11 = bits(_paddr_WIRE_1, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.u <= _paddr_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_12 = bits(_paddr_WIRE_1, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.g <= _paddr_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_13 = bits(_paddr_WIRE_1, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.a <= _paddr_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_14 = bits(_paddr_WIRE_1, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.d <= _paddr_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_15 = bits(_paddr_WIRE_1, 9, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.rsw <= _paddr_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_16 = bits(_paddr_WIRE_1, 53, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.ppn <= _paddr_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_17 = bits(_paddr_WIRE_1, 63, 54) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.reserved <= _paddr_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_18 = cat(_paddr_WIRE.ppn, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _paddr_T_19 = mux(UInt<1>("h1"), UInt<26>("h3ffffff"), UInt<26>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node paddr_hi_1 = cat(_paddr_T_19, missMaskStore) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _paddr_T_20 = cat(paddr_hi_1, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _paddr_T_21 = and(_paddr_T_18, _paddr_T_20) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _paddr_T_22 = not(_paddr_T_20) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _paddr_T_23 = and(vaddr_ext, _paddr_T_22) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _paddr_T_24 = or(_paddr_T_21, _paddr_T_23) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _paddr_T_25 = mux(hit, _paddr_T_6, _paddr_T_24) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 461:15]
    paddr <= _paddr_T_25 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 461:9]
    wire scIsSuccess : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 467:29]
    scIsSuccess <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 467:29]
    io.out.bits <= io.in.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 482:15]
    io.out.bits.addr <= paddr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 483:20]
    node _out_req_valid_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 484:47]
    node _out_req_valid_T_1 = and(hit, _out_req_valid_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 484:44]
    node _out_req_valid_T_2 = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 484:64]
    node _out_req_valid_T_3 = or(_out_req_valid_T_1, _out_req_valid_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 484:55]
    node out_req_valid = and(io.in.valid, _out_req_valid_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 484:35]
    node _instrAF_T = geq(paddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _instrAF_T_1 = lt(paddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _instrAF_T_2 = and(_instrAF_T, _instrAF_T_1) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _instrAF_T_3 = geq(paddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _instrAF_T_4 = lt(paddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _instrAF_T_5 = and(_instrAF_T_3, _instrAF_T_4) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _instrAF_WIRE : UInt<1>[2] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _instrAF_WIRE[0] <= _instrAF_T_2 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _instrAF_WIRE[1] <= _instrAF_T_5 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node _instrAF_T_6 = cat(_instrAF_WIRE[1], _instrAF_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _instrAF_T_7 = orr(_instrAF_T_6) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _instrAF_T_8 = eq(_instrAF_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 486:34]
    node _instrAF_T_9 = or(_instrAF_T_8, missPTEAF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 486:59]
    node _instrAF_T_10 = and(out_req_valid, _instrAF_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 486:30]
    instrAF <= _instrAF_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 486:13]
    node _hasException_T = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 134:23]
    node _hasException_T_1 = or(io.pf.laf, io.pf.saf) @[src/main/scala/nutcore/Bundle.scala 135:24]
    node _hasException_T_2 = or(_hasException_T, _hasException_T_1) @[src/main/scala/nutcore/Bundle.scala 136:35]
    node _hasException_T_3 = or(_hasException_T_2, loadPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 494:41]
    node _hasException_T_4 = or(_hasException_T_3, storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 494:51]
    node _hasException_T_5 = or(_hasException_T_4, loadAF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 494:62]
    node hasException = or(_hasException_T_5, storeAF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 494:72]
    node _io_out_valid_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:42]
    node _io_out_valid_T_1 = and(hit, _io_out_valid_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:39]
    node _io_out_valid_T_2 = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:58]
    node _io_out_valid_T_3 = or(_io_out_valid_T_1, _io_out_valid_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:49]
    node _io_out_valid_T_4 = and(io.in.valid, _io_out_valid_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:31]
    node _io_out_valid_T_5 = eq(hasException, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:78]
    node _io_out_valid_T_6 = and(_io_out_valid_T_4, _io_out_valid_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:75]
    node _io_out_valid_T_7 = and(_io_out_valid_T_6, scIsSuccess) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:92]
    io.out.valid <= _io_out_valid_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:16]
    node _io_in_ready_T = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:41]
    node _io_in_ready_T_1 = and(io.out.ready, _io_in_ready_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:31]
    node _io_in_ready_T_2 = eq(miss, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:56]
    node _io_in_ready_T_3 = and(_io_in_ready_T_1, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:53]
    node _io_in_ready_T_4 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:65]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:62]
    node _io_in_ready_T_6 = and(_io_in_ready_T_5, io.mdReady) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:72]
    node _io_in_ready_T_7 = eq(hasException, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:89]
    node _io_in_ready_T_8 = and(_io_in_ready_T_6, _io_in_ready_T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:86]
    io.in.ready <= _io_in_ready_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:15]
    node _io_ipf_T = mux(hit, hitinstrPF, missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 500:16]
    io.ipf <= _io_ipf_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 500:10]
    io.iaf <= instrAF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 501:10]
    node _io_isFinish_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_isFinish_T_1 = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 134:23]
    node _io_isFinish_T_2 = or(io.pf.laf, io.pf.saf) @[src/main/scala/nutcore/Bundle.scala 135:24]
    node _io_isFinish_T_3 = or(_io_isFinish_T_1, _io_isFinish_T_2) @[src/main/scala/nutcore/Bundle.scala 136:35]
    node _io_isFinish_T_4 = or(_io_isFinish_T, _io_isFinish_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 502:32]
    node _io_isFinish_T_5 = eq(scIsSuccess, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 502:57]
    node _io_isFinish_T_6 = or(_io_isFinish_T_4, _io_isFinish_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 502:54]
    io.isFinish <= _io_isFinish_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 502:15]
    node lo_lo = cat(hitFlag.r, hitFlag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node lo_hi = cat(hitFlag.x, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node hi_lo = cat(hitFlag.g, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node hi_hi = cat(hitFlag.d, hitFlag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node hi_1 = cat(hi_hi, hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node _T_49 = cat(hi_1, lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node lo_lo_1 = cat(memRdata.flag.r, memRdata.flag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node lo_hi_hi = cat(memRdata.flag.u, memRdata.flag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node lo_hi_1 = cat(lo_hi_hi, memRdata.flag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node hi_lo_hi = cat(memRdata.flag.d, memRdata.flag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node hi_lo_1 = cat(hi_lo_hi, memRdata.flag.g) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node hi_hi_hi = cat(memRdata.reserved, memRdata.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node hi_hi_1 = cat(hi_hi_hi, memRdata.rsw) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node hi_2 = cat(hi_hi_1, hi_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node _T_50 = cat(hi_2, lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    wire _WIRE_2 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    wire _WIRE_3 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_3 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_51 = bits(_WIRE_3, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.pteaddr <= _T_51 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_52 = bits(_WIRE_3, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.ppn <= _T_52 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_53 = bits(_WIRE_3, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.flag <= _T_53 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_54 = bits(_WIRE_3, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.mask <= _T_54 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_55 = bits(_WIRE_3, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.asid <= _T_55 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_56 = bits(_WIRE_3, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.vpn <= _T_56 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    wire _WIRE_4 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    wire _WIRE_5 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_5 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_57 = bits(_WIRE_5, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.pteaddr <= _T_57 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_58 = bits(_WIRE_5, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.ppn <= _T_58 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_59 = bits(_WIRE_5, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.flag <= _T_59 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_60 = bits(_WIRE_5, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.mask <= _T_60 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_61 = bits(_WIRE_5, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.asid <= _T_61 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_62 = bits(_WIRE_5, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.vpn <= _T_62 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    wire _WIRE_6 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    wire _WIRE_7 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_7 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_63 = bits(_WIRE_7, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.pteaddr <= _T_63 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_64 = bits(_WIRE_7, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.ppn <= _T_64 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_65 = bits(_WIRE_7, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.flag <= _T_65 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_66 = bits(_WIRE_7, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.mask <= _T_66 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_67 = bits(_WIRE_7, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.asid <= _T_67 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_68 = bits(_WIRE_7, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.vpn <= _T_68 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    wire _WIRE_8 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    wire _WIRE_9 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_9 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_69 = bits(_WIRE_9, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.pteaddr <= _T_69 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_70 = bits(_WIRE_9, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.ppn <= _T_70 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_71 = bits(_WIRE_9, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.flag <= _T_71 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_72 = bits(_WIRE_9, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.mask <= _T_72 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_73 = bits(_WIRE_9, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.asid <= _T_73 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_74 = bits(_WIRE_9, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.vpn <= _T_74 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    wire _WIRE_10 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    wire _WIRE_11 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_11 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_75 = bits(_WIRE_11, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.pteaddr <= _T_75 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_76 = bits(_WIRE_11, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.ppn <= _T_76 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_77 = bits(_WIRE_11, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.flag <= _T_77 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_78 = bits(_WIRE_11, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.mask <= _T_78 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_79 = bits(_WIRE_11, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.asid <= _T_79 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_80 = bits(_WIRE_11, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.vpn <= _T_80 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    wire _WIRE_12 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    wire _WIRE_13 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_13 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_81 = bits(_WIRE_13, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.pteaddr <= _T_81 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_82 = bits(_WIRE_13, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.ppn <= _T_82 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_83 = bits(_WIRE_13, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.flag <= _T_83 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_84 = bits(_WIRE_13, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.mask <= _T_84 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_85 = bits(_WIRE_13, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.asid <= _T_85 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_86 = bits(_WIRE_13, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.vpn <= _T_86 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    wire _WIRE_14 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    wire _WIRE_15 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_15 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_87 = bits(_WIRE_15, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.pteaddr <= _T_87 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_88 = bits(_WIRE_15, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.ppn <= _T_88 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_89 = bits(_WIRE_15, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.flag <= _T_89 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_90 = bits(_WIRE_15, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.mask <= _T_90 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_91 = bits(_WIRE_15, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.asid <= _T_91 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_92 = bits(_WIRE_15, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.vpn <= _T_92 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    wire _WIRE_16 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    wire _WIRE_17 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_17 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_93 = bits(_WIRE_17, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.pteaddr <= _T_93 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_94 = bits(_WIRE_17, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.ppn <= _T_94 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_95 = bits(_WIRE_17, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.flag <= _T_95 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_96 = bits(_WIRE_17, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.mask <= _T_96 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_97 = bits(_WIRE_17, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.asid <= _T_97 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_98 = bits(_WIRE_17, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.vpn <= _T_98 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    wire _WIRE_18 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    wire _WIRE_19 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_19 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_99 = bits(_WIRE_19, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.pteaddr <= _T_99 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_100 = bits(_WIRE_19, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.ppn <= _T_100 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_101 = bits(_WIRE_19, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.flag <= _T_101 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_102 = bits(_WIRE_19, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.mask <= _T_102 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_103 = bits(_WIRE_19, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.asid <= _T_103 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_104 = bits(_WIRE_19, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.vpn <= _T_104 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    wire _WIRE_20 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    wire _WIRE_21 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_21 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_105 = bits(_WIRE_21, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.pteaddr <= _T_105 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_106 = bits(_WIRE_21, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.ppn <= _T_106 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_107 = bits(_WIRE_21, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.flag <= _T_107 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_108 = bits(_WIRE_21, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.mask <= _T_108 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_109 = bits(_WIRE_21, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.asid <= _T_109 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_110 = bits(_WIRE_21, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.vpn <= _T_110 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    wire _WIRE_22 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    wire _WIRE_23 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_23 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_111 = bits(_WIRE_23, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.pteaddr <= _T_111 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_112 = bits(_WIRE_23, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.ppn <= _T_112 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_113 = bits(_WIRE_23, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.flag <= _T_113 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_114 = bits(_WIRE_23, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.mask <= _T_114 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_115 = bits(_WIRE_23, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.asid <= _T_115 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_116 = bits(_WIRE_23, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.vpn <= _T_116 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    wire _WIRE_24 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    wire _WIRE_25 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_25 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_117 = bits(_WIRE_25, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.pteaddr <= _T_117 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_118 = bits(_WIRE_25, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.ppn <= _T_118 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_119 = bits(_WIRE_25, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.flag <= _T_119 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_120 = bits(_WIRE_25, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.mask <= _T_120 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_121 = bits(_WIRE_25, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.asid <= _T_121 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_122 = bits(_WIRE_25, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.vpn <= _T_122 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    wire _WIRE_26 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    wire _WIRE_27 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_27 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_123 = bits(_WIRE_27, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.pteaddr <= _T_123 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_124 = bits(_WIRE_27, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.ppn <= _T_124 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_125 = bits(_WIRE_27, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.flag <= _T_125 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_126 = bits(_WIRE_27, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.mask <= _T_126 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_127 = bits(_WIRE_27, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.asid <= _T_127 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_128 = bits(_WIRE_27, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.vpn <= _T_128 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    wire _WIRE_28 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    wire _WIRE_29 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_29 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_129 = bits(_WIRE_29, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.pteaddr <= _T_129 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_130 = bits(_WIRE_29, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.ppn <= _T_130 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_131 = bits(_WIRE_29, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.flag <= _T_131 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_132 = bits(_WIRE_29, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.mask <= _T_132 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_133 = bits(_WIRE_29, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.asid <= _T_133 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_134 = bits(_WIRE_29, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.vpn <= _T_134 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    wire _WIRE_30 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    wire _WIRE_31 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_31 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_135 = bits(_WIRE_31, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.pteaddr <= _T_135 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_136 = bits(_WIRE_31, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.ppn <= _T_136 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_137 = bits(_WIRE_31, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.flag <= _T_137 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_138 = bits(_WIRE_31, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.mask <= _T_138 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_139 = bits(_WIRE_31, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.asid <= _T_139 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_140 = bits(_WIRE_31, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.vpn <= _T_140 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    wire _WIRE_32 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    wire _WIRE_33 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_33 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_141 = bits(_WIRE_33, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.pteaddr <= _T_141 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_142 = bits(_WIRE_33, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.ppn <= _T_142 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_143 = bits(_WIRE_33, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.flag <= _T_143 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_144 = bits(_WIRE_33, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.mask <= _T_144 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_145 = bits(_WIRE_33, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.asid <= _T_145 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_146 = bits(_WIRE_33, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.vpn <= _T_146 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    wire _WIRE_34 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    wire _WIRE_35 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_35 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_147 = bits(_WIRE_35, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.pteaddr <= _T_147 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_148 = bits(_WIRE_35, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.ppn <= _T_148 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_149 = bits(_WIRE_35, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.flag <= _T_149 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_150 = bits(_WIRE_35, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.mask <= _T_150 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_151 = bits(_WIRE_35, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.asid <= _T_151 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_152 = bits(_WIRE_35, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.vpn <= _T_152 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    wire _WIRE_36 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    wire _WIRE_37 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_37 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_153 = bits(_WIRE_37, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.pteaddr <= _T_153 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_154 = bits(_WIRE_37, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.ppn <= _T_154 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_155 = bits(_WIRE_37, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.flag <= _T_155 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_156 = bits(_WIRE_37, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.mask <= _T_156 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_157 = bits(_WIRE_37, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.asid <= _T_157 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_158 = bits(_WIRE_37, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.vpn <= _T_158 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    wire _WIRE_38 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    wire _WIRE_39 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_39 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_159 = bits(_WIRE_39, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.pteaddr <= _T_159 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_160 = bits(_WIRE_39, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.ppn <= _T_160 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_161 = bits(_WIRE_39, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.flag <= _T_161 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_162 = bits(_WIRE_39, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.mask <= _T_162 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_163 = bits(_WIRE_39, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.asid <= _T_163 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_164 = bits(_WIRE_39, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.vpn <= _T_164 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]

  module EmbeddedTLBEmpty :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 531:14]

    io.out <= io.in @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 536:10]

  module EmbeddedTLBMD :
    input clock : Clock
    input reset : Reset
    output io : { tlbmd : UInt<145>[4], flip write : { wen : UInt<1>, windex : UInt<1>, waymask : UInt<4>, wdata : UInt<145>}, flip rindex : UInt<1>, ready : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 44:14]

    cmem tlbmd : UInt<145>[4] [1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 52:18]
    infer mport MPORT = tlbmd[UInt<1>("h0")], clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 53:20]
    io.tlbmd <= MPORT @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 53:12]
    reg resetState : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 56:27]
    wire resetSet : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    resetSet <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire resetFinish : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    resetFinish <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when resetState : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      resetFinish <= UInt<1>("h1") @[src/main/scala/chisel3/util/Counter.scala 118:23]
    when resetFinish : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 58:22]
      resetState <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 58:35]
    node wen = mux(resetState, UInt<1>("h1"), io.write.wen) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 65:16]
    node setIdx = mux(resetState, resetSet, io.write.windex) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:19]
    node _waymask_T = mux(UInt<1>("h1"), UInt<4>("hf"), UInt<4>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 67:37]
    node waymask = mux(resetState, _waymask_T, io.write.waymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 67:20]
    node dataword = mux(resetState, UInt<1>("h0"), io.write.wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:21]
    wire wdata : UInt<145>[4] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:22]
    wdata[0] <= dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:22]
    wdata[1] <= dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:22]
    wdata[2] <= dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:22]
    wdata[3] <= dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:22]
    when wen : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 71:14]
      node _T = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 71:51]
      node _T_1 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 71:51]
      node _T_2 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 71:51]
      node _T_3 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 71:51]
      write mport MPORT_1 = tlbmd[UInt<1>("h0")], clock
      when _T :
        MPORT_1[0] <= wdata[0]
      when _T_1 :
        MPORT_1[1] <= wdata[1]
      when _T_2 :
        MPORT_1[2] <= wdata[2]
      when _T_3 :
        MPORT_1[3] <= wdata[3]
    node _io_ready_T = eq(resetState, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 73:15]
    io.ready <= _io_ready_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 73:12]

  module EmbeddedTLB :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<87>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<87>}}}, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<1>, csrMMU : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, laf : UInt<1>, saf : UInt<1>}, flip cacheEmpty : UInt<1>, ipf : UInt<1>, iaf : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 40:14]

    wire satp : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 80:22]
    satp <= UInt<64>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 80:22]
    inst tlbExec of EmbeddedTLBExec @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 84:23]
    tlbExec.clock <= clock
    tlbExec.reset <= reset
    inst tlbEmpty of EmbeddedTLBEmpty @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 85:24]
    tlbEmpty.clock <= clock
    tlbEmpty.reset <= reset
    inst mdTLB of EmbeddedTLBMD @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 86:21]
    mdTLB.clock <= clock
    mdTLB.reset <= reset
    wire mdUpdate : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 87:22]
    wire _vmEnable_WIRE : { mode : UInt<4>, asid : UInt<16>, res : UInt<0>, ppn : UInt<44>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    wire _vmEnable_WIRE_1 : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    _vmEnable_WIRE_1 <= satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    node _vmEnable_T = bits(_vmEnable_WIRE_1, 43, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    _vmEnable_WIRE.ppn <= _vmEnable_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    _vmEnable_WIRE.res is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    node _vmEnable_T_1 = bits(_vmEnable_WIRE_1, 59, 44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    _vmEnable_WIRE.asid <= _vmEnable_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    node _vmEnable_T_2 = bits(_vmEnable_WIRE_1, 63, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    _vmEnable_WIRE.mode <= _vmEnable_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    node _vmEnable_T_3 = eq(_vmEnable_WIRE.mode, UInt<4>("h8")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:49]
    node _vmEnable_T_4 = lt(io.csrMMU.priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:86]
    node vmEnable = and(_vmEnable_T_3, _vmEnable_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:57]
    tlbExec.io.flush <= io.flush @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:20]
    tlbExec.io.satp <= satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:19]
    tlbExec.io.mem.resp <= io.mem.resp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:18]
    io.mem.req.bits <= tlbExec.io.mem.req.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:18]
    io.mem.req.valid <= tlbExec.io.mem.req.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:18]
    tlbExec.io.mem.req.ready <= io.mem.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:18]
    io.csrMMU.saf <= tlbExec.io.pf.saf @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    io.csrMMU.laf <= tlbExec.io.pf.laf @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    io.csrMMU.storePF <= tlbExec.io.pf.storePF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    io.csrMMU.loadPF <= tlbExec.io.pf.loadPF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    tlbExec.io.pf.status_mxr <= io.csrMMU.status_mxr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    tlbExec.io.pf.status_sum <= io.csrMMU.status_sum @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    tlbExec.io.pf.priviledgeMode <= io.csrMMU.priviledgeMode @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    reg r : UInt<145>[4], clock with :
      reset => (UInt<1>("h0"), r) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 96:29]
    when mdUpdate : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 96:29]
      r <= mdTLB.io.tlbmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 96:29]
    tlbExec.io.md <= r @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 96:17]
    tlbExec.io.mdReady <= mdTLB.io.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 97:22]
    wire _mdTLB_io_rindex_WIRE : { tag : UInt<26>, index : UInt<1>, off : UInt<12>} @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    wire _mdTLB_io_rindex_WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _mdTLB_io_rindex_WIRE_1 <= io.in.req.bits.addr @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _mdTLB_io_rindex_T = bits(_mdTLB_io_rindex_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _mdTLB_io_rindex_WIRE.off <= _mdTLB_io_rindex_T @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _mdTLB_io_rindex_T_1 = bits(_mdTLB_io_rindex_WIRE_1, 12, 12) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _mdTLB_io_rindex_WIRE.index <= _mdTLB_io_rindex_T_1 @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _mdTLB_io_rindex_T_2 = bits(_mdTLB_io_rindex_WIRE_1, 38, 13) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _mdTLB_io_rindex_WIRE.tag <= _mdTLB_io_rindex_T_2 @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    mdTLB.io.rindex <= _mdTLB_io_rindex_WIRE.index @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 98:19]
    mdTLB.io.write <= tlbExec.io.mdWrite @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 99:18]
    wire flushTLB : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 102:26]
    flushTLB <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 102:26]
    node _mdTLB_reset_T = asUInt(reset) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:24]
    node _mdTLB_reset_T_1 = or(_mdTLB_reset_T, flushTLB) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:31]
    mdTLB.reset <= _mdTLB_reset_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:15]
    node _reqIsLegalInstr_T = geq(io.in.req.bits.addr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _reqIsLegalInstr_T_1 = lt(io.in.req.bits.addr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _reqIsLegalInstr_T_2 = and(_reqIsLegalInstr_T, _reqIsLegalInstr_T_1) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _reqIsLegalInstr_T_3 = geq(io.in.req.bits.addr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _reqIsLegalInstr_T_4 = lt(io.in.req.bits.addr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _reqIsLegalInstr_T_5 = and(_reqIsLegalInstr_T_3, _reqIsLegalInstr_T_4) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _reqIsLegalInstr_WIRE : UInt<1>[2] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _reqIsLegalInstr_WIRE[0] <= _reqIsLegalInstr_T_2 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _reqIsLegalInstr_WIRE[1] <= _reqIsLegalInstr_T_5 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node _reqIsLegalInstr_T_6 = cat(_reqIsLegalInstr_WIRE[1], _reqIsLegalInstr_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _reqIsLegalInstr_T_7 = orr(_reqIsLegalInstr_T_6) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node reqIsLegalInstr = or(vmEnable, _reqIsLegalInstr_T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 119:34]
    reg hasInflight : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 120:28]
    node _lastReqAddr_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _lastReqAddr_T_1 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 121:70]
    node _lastReqAddr_T_2 = and(_lastReqAddr_T, _lastReqAddr_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 121:67]
    reg lastReqAddr : UInt<39>, clock with :
      reset => (UInt<1>("h0"), lastReqAddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 121:30]
    when _lastReqAddr_T_2 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 121:30]
      lastReqAddr <= io.in.req.bits.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 121:30]
    when io.flush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 123:21]
      hasInflight <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 124:19]
    else :
      node _T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 125:33]
        hasInflight <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 126:19]
      else :
        node _T_1 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        node _T_2 = bits(io.in.resp.bits.user, 38, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 127:60]
        node _T_3 = eq(_T_2, lastReqAddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 127:79]
        node _T_4 = and(_T_1, _T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 127:33]
        when _T_4 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 127:96]
          hasInflight <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19]
    reg hasIllegalInflight : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 131:35]
    node _T_5 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_6 = or(_T_5, io.flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 132:25]
    when _T_6 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 132:38]
      hasIllegalInflight <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 133:24]
    else :
      node _T_7 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _T_8 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 134:33]
      node _T_9 = and(_T_7, _T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 134:30]
      when _T_9 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 134:44]
        node _hasIllegalInflight_T = eq(reqIsLegalInstr, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 135:27]
        hasIllegalInflight <= _hasIllegalInflight_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 135:24]
    tlbEmpty.io.in.bits.user is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.bits.wdata is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.bits.wmask is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.bits.cmd is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.bits.size is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.bits.addr is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.valid is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.ready is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.out.ready is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 139:25]
    reg valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:24]
    when tlbExec.io.isFinish : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 108:25]
      valid <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 108:33]
    node _T_10 = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 109:22]
    node _T_11 = and(_T_10, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 109:37]
    when _T_11 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 109:50]
      valid <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 109:58]
    when io.flush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:20]
      valid <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:28]
    io.in.req.ready <= tlbExec.io.in.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:16]
    node _tlbExec_io_in_bits_T = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:51]
    reg tlbExec_io_in_bits_r : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:28]
    when _tlbExec_io_in_bits_T : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:28]
      tlbExec_io_in_bits_r <= io.in.req.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:28]
    tlbExec.io.in.bits <= tlbExec_io_in_bits_r @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:16]
    tlbExec.io.in.valid <= valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 114:17]
    node _mdUpdate_T = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:26]
    mdUpdate <= _mdUpdate_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:12]
    node _T_12 = eq(vmEnable, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 144:8]
    when _T_12 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 144:19]
      tlbExec.io.out.ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 145:26]
      node _io_out_req_valid_T = and(io.in.req.valid, reqIsLegalInstr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 156:43]
      io.out.req.valid <= _io_out_req_valid_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 156:24]
      io.in.req.ready <= io.out.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 157:23]
      node _T_13 = eq(reqIsLegalInstr, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 158:32]
      node _T_14 = and(io.in.req.valid, _T_13) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 158:29]
      when _T_14 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 158:50]
        node _io_in_req_ready_T = eq(hasInflight, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 159:28]
        io.in.req.ready <= _io_in_req_ready_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 159:25]
      node _io_out_req_bits_addr_T = bits(io.in.req.bits.addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 162:48]
      io.out.req.bits.addr <= _io_out_req_bits_addr_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 162:26]
      io.out.req.bits.size <= io.in.req.bits.size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 163:26]
      io.out.req.bits.cmd <= io.in.req.bits.cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 164:25]
      io.out.req.bits.wmask <= io.in.req.bits.wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 165:27]
      io.out.req.bits.wdata <= io.in.req.bits.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 166:27]
      io.out.req.bits.user <= io.in.req.bits.user @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 167:32]
    else :
      io.out.req.bits <= tlbExec.io.out.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 170:23]
      io.out.req.valid <= tlbExec.io.out.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 170:23]
      tlbExec.io.out.ready <= io.out.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 170:23]
    io.in.resp <= io.out.resp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 172:15]
    node _T_15 = or(tlbExec.io.ipf, tlbExec.io.iaf) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 189:27]
    node _T_16 = and(_T_15, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 189:46]
    when _T_16 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 189:59]
      node _tlbExec_io_out_ready_T = and(io.cacheEmpty, io.in.resp.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 190:45]
      tlbExec.io.out.ready <= _tlbExec_io_out_ready_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 190:28]
      io.out.req.valid <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 191:24]
    node _T_17 = or(tlbExec.io.ipf, tlbExec.io.iaf) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 194:27]
    node _T_18 = and(_T_17, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 194:46]
    node _T_19 = and(_T_18, io.cacheEmpty) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 194:58]
    when _T_19 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 194:76]
      io.in.resp.valid <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 195:24]
      io.in.resp.bits.rdata <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 196:29]
      io.in.resp.bits.cmd <= UInt<3>("h6") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 197:27]
      io.in.resp.bits.user <= tlbExec.io.in.bits.user @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:34]
    node _T_20 = and(hasIllegalInflight, io.iaf) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 201:30]
    when _T_20 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 201:41]
      io.in.resp.valid <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 202:24]
      io.in.resp.bits.rdata <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 203:29]
      io.in.resp.bits.cmd <= UInt<3>("h6") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 204:27]
      node _userBits_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _userBits_T_1 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 205:86]
      node _userBits_T_2 = and(_userBits_T, _userBits_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 205:83]
      reg userBits : UInt<87>, clock with :
        reset => (UInt<1>("h0"), userBits) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 205:31]
      when _userBits_T_2 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 205:31]
        userBits <= io.in.req.bits.user @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 205:31]
      io.in.resp.bits.user <= userBits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 206:34]
    node _io_ipf_T = and(vmEnable, tlbExec.io.ipf) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:22]
    node _io_ipf_T_1 = and(_io_ipf_T, io.cacheEmpty) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:40]
    io.ipf <= _io_ipf_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:10]
    node _io_iaf_T = mux(vmEnable, tlbExec.io.iaf, hasIllegalInflight) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 212:16]
    io.iaf <= _io_iaf_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 212:10]

  module PTERequestFilter :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip u : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 549:14]

    io.out <= io.in @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 556:10]
    reg hasInflight : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 559:28]
    node _isLegal_T = geq(io.in.req.bits.addr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _isLegal_T_1 = lt(io.in.req.bits.addr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _isLegal_T_2 = and(_isLegal_T, _isLegal_T_1) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _isLegal_WIRE : UInt<1>[1] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _isLegal_WIRE[0] <= _isLegal_T_2 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node isLegal = orr(_isLegal_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _io_out_req_valid_T = and(io.in.req.valid, isLegal) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 561:39]
    io.out.req.valid <= _io_out_req_valid_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 561:20]
    node _io_in_req_ready_T = eq(hasInflight, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 562:53]
    node _io_in_req_ready_T_1 = mux(isLegal, io.out.req.ready, _io_in_req_ready_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 562:25]
    io.in.req.ready <= _io_in_req_ready_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 562:19]
    node _hasInflight_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _hasInflight_T_1 = eq(isLegal, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 564:36]
    node _hasInflight_T_2 = and(_hasInflight_T, _hasInflight_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 564:33]
    hasInflight <= _hasInflight_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 564:15]
    node _request_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _request_T_1 = eq(isLegal, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 565:61]
    node _request_T_2 = and(_request_T, _request_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 565:58]
    reg request : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, clock with :
      reset => (UInt<1>("h0"), request) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 565:26]
    when _request_T_2 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 565:26]
      request <= io.in.req.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 565:26]
    node _T = eq(io.out.resp.valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 566:9]
    node _T_1 = and(_T, hasInflight) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 566:28]
    when _T_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 566:44]
      io.in.resp.valid <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 567:22]
      io.in.resp.bits.cmd <= request.cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 568:25]
      node io_in_resp_bits_rdata_hi = cat(UInt<3>("h7"), io.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 570:33]
      node _io_in_resp_bits_rdata_T = cat(io_in_resp_bits_rdata_hi, UInt<4>("hf")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 570:33]
      io.in.resp.bits.rdata <= _io_in_resp_bits_rdata_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 570:27]
      when io.in.resp.ready : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 577:29]
        hasInflight <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 578:19]


  module Cache_fake :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>, user : UInt<87>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>, user : UInt<87>}}}, flip flush : UInt<2>, out : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, empty : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 124:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 558:22]
    node _ismmio_T = xor(io.in.req.bits.addr, UInt<30>("h30000000")) @[src/main/scala/nutcore/NutCore.scala 114:11]
    node _ismmio_T_1 = bits(_ismmio_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 114:24]
    node _ismmio_T_2 = eq(_ismmio_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 114:44]
    node _ismmio_T_3 = xor(io.in.req.bits.addr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 114:11]
    node _ismmio_T_4 = bits(_ismmio_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 114:24]
    node _ismmio_T_5 = eq(_ismmio_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 114:44]
    node ismmio = or(_ismmio_T_2, _ismmio_T_5) @[src/main/scala/nutcore/NutCore.scala 115:15]
    node _ismmioRec_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg ismmioRec : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ismmioRec) @[src/main/scala/nutcore/mem/Cache.scala 561:28]
    when _ismmioRec_T : @[src/main/scala/nutcore/mem/Cache.scala 561:28]
      ismmioRec <= ismmio @[src/main/scala/nutcore/mem/Cache.scala 561:28]
    reg needFlush : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 566:26]
    node _T = bits(io.flush, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 567:17]
    node _T_1 = neq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 567:31]
    node _T_2 = and(_T, _T_1) @[src/main/scala/nutcore/mem/Cache.scala 567:21]
    when _T_2 : @[src/main/scala/nutcore/mem/Cache.scala 567:44]
      needFlush <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 567:56]
    node _T_3 = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 568:15]
    node _T_4 = and(_T_3, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 568:26]
    when _T_4 : @[src/main/scala/nutcore/mem/Cache.scala 568:40]
      needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/Cache.scala 568:52]
    node _alreadyOutFire_T = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg alreadyOutFire : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 570:33]
    when _alreadyOutFire_T : @[src/main/scala/nutcore/mem/Cache.scala 570:33]
      alreadyOutFire <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 570:33]
    node _T_5 = eq(UInt<3>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
    when _T_5 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
      alreadyOutFire <= UInt<1>("h0") @[src/main/scala/nutcore/mem/Cache.scala 574:22]
      node _T_6 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _T_7 = bits(io.flush, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 575:42]
      node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 575:33]
      node _T_9 = and(_T_6, _T_8) @[src/main/scala/nutcore/mem/Cache.scala 575:30]
      when _T_9 : @[src/main/scala/nutcore/mem/Cache.scala 575:47]
        node _state_T = mux(ismmio, UInt<3>("h3"), UInt<3>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 575:61]
        state <= _state_T @[src/main/scala/nutcore/mem/Cache.scala 575:55]
    else :
      node _T_10 = eq(UInt<3>("h1"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
      when _T_10 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
        node _T_11 = and(io.out.mem.req.ready, io.out.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        when _T_11 : @[src/main/scala/nutcore/mem/Cache.scala 578:36]
          state <= UInt<3>("h2") @[src/main/scala/nutcore/mem/Cache.scala 578:44]
      else :
        node _T_12 = eq(UInt<3>("h2"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
        when _T_12 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
          node _T_13 = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_13 : @[src/main/scala/nutcore/mem/Cache.scala 581:37]
            state <= UInt<3>("h5") @[src/main/scala/nutcore/mem/Cache.scala 581:45]
        else :
          node _T_14 = eq(UInt<3>("h3"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
          when _T_14 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
            node _T_15 = and(io.mmio.req.ready, io.mmio.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
            when _T_15 : @[src/main/scala/nutcore/mem/Cache.scala 584:33]
              state <= UInt<3>("h4") @[src/main/scala/nutcore/mem/Cache.scala 584:41]
          else :
            node _T_16 = eq(UInt<3>("h4"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
            when _T_16 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
              node _T_17 = and(io.mmio.resp.ready, io.mmio.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
              node _T_18 = or(_T_17, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 587:33]
              when _T_18 : @[src/main/scala/nutcore/mem/Cache.scala 587:52]
                state <= UInt<3>("h5") @[src/main/scala/nutcore/mem/Cache.scala 587:60]
            else :
              node _T_19 = eq(UInt<3>("h5"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
              when _T_19 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
                node _T_20 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
                node _T_21 = or(_T_20, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 590:31]
                node _T_22 = or(_T_21, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 590:44]
                when _T_22 : @[src/main/scala/nutcore/mem/Cache.scala 590:63]
                  state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/Cache.scala 590:71]
    node _reqaddr_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg reqaddr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reqaddr) @[src/main/scala/nutcore/mem/Cache.scala 594:26]
    when _reqaddr_T : @[src/main/scala/nutcore/mem/Cache.scala 594:26]
      reqaddr <= io.in.req.bits.addr @[src/main/scala/nutcore/mem/Cache.scala 594:26]
    node _cmd_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), cmd) @[src/main/scala/nutcore/mem/Cache.scala 595:22]
    when _cmd_T : @[src/main/scala/nutcore/mem/Cache.scala 595:22]
      cmd <= io.in.req.bits.cmd @[src/main/scala/nutcore/mem/Cache.scala 595:22]
    node _size_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), size) @[src/main/scala/nutcore/mem/Cache.scala 596:23]
    when _size_T : @[src/main/scala/nutcore/mem/Cache.scala 596:23]
      size <= io.in.req.bits.size @[src/main/scala/nutcore/mem/Cache.scala 596:23]
    node _wdata_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), wdata) @[src/main/scala/nutcore/mem/Cache.scala 597:24]
    when _wdata_T : @[src/main/scala/nutcore/mem/Cache.scala 597:24]
      wdata <= io.in.req.bits.wdata @[src/main/scala/nutcore/mem/Cache.scala 597:24]
    node _wmask_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), wmask) @[src/main/scala/nutcore/mem/Cache.scala 598:24]
    when _wmask_T : @[src/main/scala/nutcore/mem/Cache.scala 598:24]
      wmask <= io.in.req.bits.wmask @[src/main/scala/nutcore/mem/Cache.scala 598:24]
    node _io_in_req_ready_T = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 600:29]
    io.in.req.ready <= _io_in_req_ready_T @[src/main/scala/nutcore/mem/Cache.scala 600:19]
    node _io_in_resp_valid_T = eq(state, UInt<3>("h5")) @[src/main/scala/nutcore/mem/Cache.scala 601:30]
    node _io_in_resp_valid_T_1 = eq(needFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 601:51]
    node _io_in_resp_valid_T_2 = and(_io_in_resp_valid_T, _io_in_resp_valid_T_1) @[src/main/scala/nutcore/mem/Cache.scala 601:47]
    io.in.resp.valid <= _io_in_resp_valid_T_2 @[src/main/scala/nutcore/mem/Cache.scala 601:20]
    node _mmiordata_T = and(io.mmio.resp.ready, io.mmio.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg mmiordata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mmiordata) @[src/main/scala/nutcore/mem/Cache.scala 603:28]
    when _mmiordata_T : @[src/main/scala/nutcore/mem/Cache.scala 603:28]
      mmiordata <= io.mmio.resp.bits.rdata @[src/main/scala/nutcore/mem/Cache.scala 603:28]
    node _mmiocmd_T = and(io.mmio.resp.ready, io.mmio.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg mmiocmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), mmiocmd) @[src/main/scala/nutcore/mem/Cache.scala 604:26]
    when _mmiocmd_T : @[src/main/scala/nutcore/mem/Cache.scala 604:26]
      mmiocmd <= io.mmio.resp.bits.cmd @[src/main/scala/nutcore/mem/Cache.scala 604:26]
    node _memrdata_T = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg memrdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), memrdata) @[src/main/scala/nutcore/mem/Cache.scala 605:27]
    when _memrdata_T : @[src/main/scala/nutcore/mem/Cache.scala 605:27]
      memrdata <= io.out.mem.resp.bits.rdata @[src/main/scala/nutcore/mem/Cache.scala 605:27]
    node _memcmd_T = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg memcmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), memcmd) @[src/main/scala/nutcore/mem/Cache.scala 606:25]
    when _memcmd_T : @[src/main/scala/nutcore/mem/Cache.scala 606:25]
      memcmd <= io.out.mem.resp.bits.cmd @[src/main/scala/nutcore/mem/Cache.scala 606:25]
    node _io_in_resp_bits_rdata_T = mux(ismmioRec, mmiordata, memrdata) @[src/main/scala/nutcore/mem/Cache.scala 608:31]
    io.in.resp.bits.rdata <= _io_in_resp_bits_rdata_T @[src/main/scala/nutcore/mem/Cache.scala 608:25]
    node _io_in_resp_bits_cmd_T = mux(ismmioRec, mmiocmd, memcmd) @[src/main/scala/nutcore/mem/Cache.scala 609:29]
    io.in.resp.bits.cmd <= _io_in_resp_bits_cmd_T @[src/main/scala/nutcore/mem/Cache.scala 609:23]
    node _memuser_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg memuser : UInt<87>, clock with :
      reset => (UInt<1>("h0"), memuser) @[src/main/scala/nutcore/mem/Cache.scala 611:26]
    when _memuser_T : @[src/main/scala/nutcore/mem/Cache.scala 611:26]
      memuser <= io.in.req.bits.user @[src/main/scala/nutcore/mem/Cache.scala 611:26]
    io.in.resp.bits.user <= memuser @[src/main/scala/nutcore/mem/Cache.scala 612:93]
    io.out.mem.req.bits.addr <= reqaddr @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io.out.mem.req.bits.cmd <= cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io.out.mem.req.bits.size <= size @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io.out.mem.req.bits.wdata <= wdata @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io.out.mem.req.bits.wmask <= wmask @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node _io_out_mem_req_valid_T = eq(state, UInt<3>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 617:34]
    io.out.mem.req.valid <= _io_out_mem_req_valid_T @[src/main/scala/nutcore/mem/Cache.scala 617:24]
    io.out.mem.resp.ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 618:25]
    io.mmio.req.bits.addr <= reqaddr @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io.mmio.req.bits.cmd <= cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io.mmio.req.bits.size <= size @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io.mmio.req.bits.wdata <= wdata @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io.mmio.req.bits.wmask <= wmask @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node _io_mmio_req_valid_T = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 623:31]
    io.mmio.req.valid <= _io_mmio_req_valid_T @[src/main/scala/nutcore/mem/Cache.scala 623:21]
    io.mmio.resp.ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 624:22]
    io.empty <= UInt<1>("h0") @[src/main/scala/nutcore/mem/Cache.scala 626:12]
    io.out.coh.resp.bits.rdata is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.resp.bits.cmd is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.resp.valid is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.resp.ready is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.bits.wdata is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.bits.wmask is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.bits.cmd is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.bits.size is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.bits.addr is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.valid is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.ready is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    node _T_23 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_24 = and(io.out.mem.req.ready, io.out.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_25 = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_26 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]

  module EmbeddedTLBExec_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip md : UInt<145>[4], mdWrite : { wen : UInt<1>, windex : UInt<4>, waymask : UInt<4>, wdata : UInt<145>}, flip mdReady : UInt<1>, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<1>, flip satp : UInt<64>, pf : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, laf : UInt<1>, saf : UInt<1>}, ipf : UInt<1>, iaf : UInt<1>, isFinish : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:14]

    wire _vpn_WIRE : { vpn : UInt<27>, off : UInt<12>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    wire _vpn_WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    _vpn_WIRE_1 <= io.in.bits.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    node _vpn_T = bits(_vpn_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    _vpn_WIRE.off <= _vpn_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    node _vpn_T_1 = bits(_vpn_WIRE_1, 38, 12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    _vpn_WIRE.vpn <= _vpn_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:30]
    wire vpn : { vpn2 : UInt<9>, vpn1 : UInt<9>, vpn0 : UInt<9>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    wire _vpn_WIRE_2 : UInt<27> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    _vpn_WIRE_2 <= _vpn_WIRE.vpn @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    node _vpn_T_2 = bits(_vpn_WIRE_2, 8, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    vpn.vpn0 <= _vpn_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    node _vpn_T_3 = bits(_vpn_WIRE_2, 17, 9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    vpn.vpn1 <= _vpn_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    node _vpn_T_4 = bits(_vpn_WIRE_2, 26, 18) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    vpn.vpn2 <= _vpn_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:54]
    wire satp : { mode : UInt<4>, asid : UInt<16>, res : UInt<0>, ppn : UInt<44>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    wire _satp_WIRE : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    _satp_WIRE <= io.satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    node _satp_T = bits(_satp_WIRE, 43, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    satp.ppn <= _satp_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    satp.res is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    node _satp_T_1 = bits(_satp_WIRE, 59, 44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    satp.asid <= _satp_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    node _satp_T_2 = bits(_satp_WIRE, 63, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    satp.mode <= _satp_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 244:30]
    wire _hitVec_WIRE : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_1 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_1 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T = bits(_hitVec_WIRE_1, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.pteaddr <= _hitVec_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_1 = bits(_hitVec_WIRE_1, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.ppn <= _hitVec_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_2 = bits(_hitVec_WIRE_1, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.flag <= _hitVec_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_3 = bits(_hitVec_WIRE_1, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.mask <= _hitVec_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_4 = bits(_hitVec_WIRE_1, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.asid <= _hitVec_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_5 = bits(_hitVec_WIRE_1, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE.vpn <= _hitVec_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_2 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_3 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_3 <= _hitVec_WIRE.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_6 = bits(_hitVec_WIRE_3, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.v <= _hitVec_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_7 = bits(_hitVec_WIRE_3, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.r <= _hitVec_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_8 = bits(_hitVec_WIRE_3, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.w <= _hitVec_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_9 = bits(_hitVec_WIRE_3, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.x <= _hitVec_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_10 = bits(_hitVec_WIRE_3, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.u <= _hitVec_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_11 = bits(_hitVec_WIRE_3, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.g <= _hitVec_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_12 = bits(_hitVec_WIRE_3, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.a <= _hitVec_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_13 = bits(_hitVec_WIRE_3, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_2.d <= _hitVec_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_4 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    wire _hitVec_WIRE_5 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_5 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_14 = bits(_hitVec_WIRE_5, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.pteaddr <= _hitVec_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_15 = bits(_hitVec_WIRE_5, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.ppn <= _hitVec_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_16 = bits(_hitVec_WIRE_5, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.flag <= _hitVec_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_17 = bits(_hitVec_WIRE_5, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.mask <= _hitVec_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_18 = bits(_hitVec_WIRE_5, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.asid <= _hitVec_T_18 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_19 = bits(_hitVec_WIRE_5, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_4.vpn <= _hitVec_T_19 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_20 = eq(_hitVec_WIRE_4.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:117]
    node _hitVec_T_21 = and(_hitVec_WIRE_2.v, _hitVec_T_20) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:86]
    wire _hitVec_WIRE_6 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_7 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_7 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_22 = bits(_hitVec_WIRE_7, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.pteaddr <= _hitVec_T_22 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_23 = bits(_hitVec_WIRE_7, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.ppn <= _hitVec_T_23 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_24 = bits(_hitVec_WIRE_7, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.flag <= _hitVec_T_24 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_25 = bits(_hitVec_WIRE_7, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.mask <= _hitVec_T_25 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_26 = bits(_hitVec_WIRE_7, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.asid <= _hitVec_T_26 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_27 = bits(_hitVec_WIRE_7, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_6.vpn <= _hitVec_T_27 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_8 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    wire _hitVec_WIRE_9 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_9 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_28 = bits(_hitVec_WIRE_9, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.pteaddr <= _hitVec_T_28 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_29 = bits(_hitVec_WIRE_9, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.ppn <= _hitVec_T_29 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_30 = bits(_hitVec_WIRE_9, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.flag <= _hitVec_T_30 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_31 = bits(_hitVec_WIRE_9, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.mask <= _hitVec_T_31 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_32 = bits(_hitVec_WIRE_9, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.asid <= _hitVec_T_32 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_33 = bits(_hitVec_WIRE_9, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_8.vpn <= _hitVec_T_33 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node hitVec_hi = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_34 = cat(hitVec_hi, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_35 = cat(UInt<9>("h1ff"), _hitVec_WIRE_6.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_36 = and(_hitVec_T_35, _hitVec_WIRE_8.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_37 = cat(UInt<9>("h1ff"), _hitVec_WIRE_6.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_38 = and(_hitVec_T_37, _hitVec_T_34) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_39 = eq(_hitVec_T_36, _hitVec_T_38) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_40 = and(_hitVec_T_21, _hitVec_T_39) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:132]
    wire _hitVec_WIRE_10 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_11 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_11 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_41 = bits(_hitVec_WIRE_11, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.pteaddr <= _hitVec_T_41 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_42 = bits(_hitVec_WIRE_11, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.ppn <= _hitVec_T_42 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_43 = bits(_hitVec_WIRE_11, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.flag <= _hitVec_T_43 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_44 = bits(_hitVec_WIRE_11, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.mask <= _hitVec_T_44 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_45 = bits(_hitVec_WIRE_11, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.asid <= _hitVec_T_45 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_46 = bits(_hitVec_WIRE_11, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_10.vpn <= _hitVec_T_46 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_12 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_13 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_13 <= _hitVec_WIRE_10.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_47 = bits(_hitVec_WIRE_13, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.v <= _hitVec_T_47 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_48 = bits(_hitVec_WIRE_13, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.r <= _hitVec_T_48 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_49 = bits(_hitVec_WIRE_13, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.w <= _hitVec_T_49 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_50 = bits(_hitVec_WIRE_13, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.x <= _hitVec_T_50 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_51 = bits(_hitVec_WIRE_13, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.u <= _hitVec_T_51 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_52 = bits(_hitVec_WIRE_13, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.g <= _hitVec_T_52 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_53 = bits(_hitVec_WIRE_13, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.a <= _hitVec_T_53 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_54 = bits(_hitVec_WIRE_13, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_12.d <= _hitVec_T_54 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_14 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    wire _hitVec_WIRE_15 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_15 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_55 = bits(_hitVec_WIRE_15, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.pteaddr <= _hitVec_T_55 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_56 = bits(_hitVec_WIRE_15, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.ppn <= _hitVec_T_56 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_57 = bits(_hitVec_WIRE_15, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.flag <= _hitVec_T_57 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_58 = bits(_hitVec_WIRE_15, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.mask <= _hitVec_T_58 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_59 = bits(_hitVec_WIRE_15, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.asid <= _hitVec_T_59 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_60 = bits(_hitVec_WIRE_15, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_14.vpn <= _hitVec_T_60 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_61 = eq(_hitVec_WIRE_14.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:117]
    node _hitVec_T_62 = and(_hitVec_WIRE_12.v, _hitVec_T_61) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:86]
    wire _hitVec_WIRE_16 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_17 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_17 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_63 = bits(_hitVec_WIRE_17, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.pteaddr <= _hitVec_T_63 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_64 = bits(_hitVec_WIRE_17, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.ppn <= _hitVec_T_64 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_65 = bits(_hitVec_WIRE_17, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.flag <= _hitVec_T_65 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_66 = bits(_hitVec_WIRE_17, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.mask <= _hitVec_T_66 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_67 = bits(_hitVec_WIRE_17, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.asid <= _hitVec_T_67 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_68 = bits(_hitVec_WIRE_17, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_16.vpn <= _hitVec_T_68 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_18 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    wire _hitVec_WIRE_19 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_19 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_69 = bits(_hitVec_WIRE_19, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.pteaddr <= _hitVec_T_69 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_70 = bits(_hitVec_WIRE_19, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.ppn <= _hitVec_T_70 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_71 = bits(_hitVec_WIRE_19, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.flag <= _hitVec_T_71 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_72 = bits(_hitVec_WIRE_19, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.mask <= _hitVec_T_72 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_73 = bits(_hitVec_WIRE_19, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.asid <= _hitVec_T_73 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_74 = bits(_hitVec_WIRE_19, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_18.vpn <= _hitVec_T_74 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node hitVec_hi_1 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_75 = cat(hitVec_hi_1, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_76 = cat(UInt<9>("h1ff"), _hitVec_WIRE_16.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_77 = and(_hitVec_T_76, _hitVec_WIRE_18.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_78 = cat(UInt<9>("h1ff"), _hitVec_WIRE_16.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_79 = and(_hitVec_T_78, _hitVec_T_75) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_80 = eq(_hitVec_T_77, _hitVec_T_79) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_81 = and(_hitVec_T_62, _hitVec_T_80) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:132]
    wire _hitVec_WIRE_20 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_21 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_21 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_82 = bits(_hitVec_WIRE_21, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.pteaddr <= _hitVec_T_82 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_83 = bits(_hitVec_WIRE_21, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.ppn <= _hitVec_T_83 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_84 = bits(_hitVec_WIRE_21, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.flag <= _hitVec_T_84 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_85 = bits(_hitVec_WIRE_21, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.mask <= _hitVec_T_85 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_86 = bits(_hitVec_WIRE_21, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.asid <= _hitVec_T_86 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_87 = bits(_hitVec_WIRE_21, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_20.vpn <= _hitVec_T_87 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_22 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_23 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_23 <= _hitVec_WIRE_20.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_88 = bits(_hitVec_WIRE_23, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.v <= _hitVec_T_88 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_89 = bits(_hitVec_WIRE_23, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.r <= _hitVec_T_89 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_90 = bits(_hitVec_WIRE_23, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.w <= _hitVec_T_90 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_91 = bits(_hitVec_WIRE_23, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.x <= _hitVec_T_91 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_92 = bits(_hitVec_WIRE_23, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.u <= _hitVec_T_92 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_93 = bits(_hitVec_WIRE_23, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.g <= _hitVec_T_93 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_94 = bits(_hitVec_WIRE_23, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.a <= _hitVec_T_94 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_95 = bits(_hitVec_WIRE_23, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_22.d <= _hitVec_T_95 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_24 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    wire _hitVec_WIRE_25 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_25 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_96 = bits(_hitVec_WIRE_25, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.pteaddr <= _hitVec_T_96 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_97 = bits(_hitVec_WIRE_25, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.ppn <= _hitVec_T_97 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_98 = bits(_hitVec_WIRE_25, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.flag <= _hitVec_T_98 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_99 = bits(_hitVec_WIRE_25, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.mask <= _hitVec_T_99 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_100 = bits(_hitVec_WIRE_25, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.asid <= _hitVec_T_100 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_101 = bits(_hitVec_WIRE_25, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_24.vpn <= _hitVec_T_101 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_102 = eq(_hitVec_WIRE_24.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:117]
    node _hitVec_T_103 = and(_hitVec_WIRE_22.v, _hitVec_T_102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:86]
    wire _hitVec_WIRE_26 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_27 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_27 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_104 = bits(_hitVec_WIRE_27, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.pteaddr <= _hitVec_T_104 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_105 = bits(_hitVec_WIRE_27, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.ppn <= _hitVec_T_105 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_106 = bits(_hitVec_WIRE_27, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.flag <= _hitVec_T_106 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_107 = bits(_hitVec_WIRE_27, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.mask <= _hitVec_T_107 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_108 = bits(_hitVec_WIRE_27, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.asid <= _hitVec_T_108 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_109 = bits(_hitVec_WIRE_27, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_26.vpn <= _hitVec_T_109 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_28 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    wire _hitVec_WIRE_29 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_29 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_110 = bits(_hitVec_WIRE_29, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.pteaddr <= _hitVec_T_110 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_111 = bits(_hitVec_WIRE_29, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.ppn <= _hitVec_T_111 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_112 = bits(_hitVec_WIRE_29, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.flag <= _hitVec_T_112 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_113 = bits(_hitVec_WIRE_29, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.mask <= _hitVec_T_113 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_114 = bits(_hitVec_WIRE_29, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.asid <= _hitVec_T_114 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_115 = bits(_hitVec_WIRE_29, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_28.vpn <= _hitVec_T_115 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node hitVec_hi_2 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_116 = cat(hitVec_hi_2, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_117 = cat(UInt<9>("h1ff"), _hitVec_WIRE_26.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_118 = and(_hitVec_T_117, _hitVec_WIRE_28.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_119 = cat(UInt<9>("h1ff"), _hitVec_WIRE_26.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_120 = and(_hitVec_T_119, _hitVec_T_116) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_121 = eq(_hitVec_T_118, _hitVec_T_120) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_122 = and(_hitVec_T_103, _hitVec_T_121) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:132]
    wire _hitVec_WIRE_30 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_31 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_31 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_123 = bits(_hitVec_WIRE_31, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.pteaddr <= _hitVec_T_123 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_124 = bits(_hitVec_WIRE_31, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.ppn <= _hitVec_T_124 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_125 = bits(_hitVec_WIRE_31, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.flag <= _hitVec_T_125 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_126 = bits(_hitVec_WIRE_31, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.mask <= _hitVec_T_126 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_127 = bits(_hitVec_WIRE_31, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.asid <= _hitVec_T_127 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    node _hitVec_T_128 = bits(_hitVec_WIRE_31, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    _hitVec_WIRE_30.vpn <= _hitVec_T_128 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:46]
    wire _hitVec_WIRE_32 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_33 : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_33 <= _hitVec_WIRE_30.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_129 = bits(_hitVec_WIRE_33, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.v <= _hitVec_T_129 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_130 = bits(_hitVec_WIRE_33, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.r <= _hitVec_T_130 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_131 = bits(_hitVec_WIRE_33, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.w <= _hitVec_T_131 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_132 = bits(_hitVec_WIRE_33, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.x <= _hitVec_T_132 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_133 = bits(_hitVec_WIRE_33, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.u <= _hitVec_T_133 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_134 = bits(_hitVec_WIRE_33, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.g <= _hitVec_T_134 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_135 = bits(_hitVec_WIRE_33, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.a <= _hitVec_T_135 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    node _hitVec_T_136 = bits(_hitVec_WIRE_33, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    _hitVec_WIRE_32.d <= _hitVec_T_136 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:71]
    wire _hitVec_WIRE_34 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    wire _hitVec_WIRE_35 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_35 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_137 = bits(_hitVec_WIRE_35, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.pteaddr <= _hitVec_T_137 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_138 = bits(_hitVec_WIRE_35, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.ppn <= _hitVec_T_138 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_139 = bits(_hitVec_WIRE_35, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.flag <= _hitVec_T_139 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_140 = bits(_hitVec_WIRE_35, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.mask <= _hitVec_T_140 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_141 = bits(_hitVec_WIRE_35, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.asid <= _hitVec_T_141 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_142 = bits(_hitVec_WIRE_35, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    _hitVec_WIRE_34.vpn <= _hitVec_T_142 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:100]
    node _hitVec_T_143 = eq(_hitVec_WIRE_34.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:117]
    node _hitVec_T_144 = and(_hitVec_WIRE_32.v, _hitVec_T_143) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:86]
    wire _hitVec_WIRE_36 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_37 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_37 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_145 = bits(_hitVec_WIRE_37, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.pteaddr <= _hitVec_T_145 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_146 = bits(_hitVec_WIRE_37, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.ppn <= _hitVec_T_146 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_147 = bits(_hitVec_WIRE_37, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.flag <= _hitVec_T_147 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_148 = bits(_hitVec_WIRE_37, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.mask <= _hitVec_T_148 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_149 = bits(_hitVec_WIRE_37, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.asid <= _hitVec_T_149 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    node _hitVec_T_150 = bits(_hitVec_WIRE_37, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    _hitVec_WIRE_36.vpn <= _hitVec_T_150 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:152]
    wire _hitVec_WIRE_38 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    wire _hitVec_WIRE_39 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_39 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_151 = bits(_hitVec_WIRE_39, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.pteaddr <= _hitVec_T_151 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_152 = bits(_hitVec_WIRE_39, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.ppn <= _hitVec_T_152 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_153 = bits(_hitVec_WIRE_39, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.flag <= _hitVec_T_153 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_154 = bits(_hitVec_WIRE_39, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.mask <= _hitVec_T_154 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_155 = bits(_hitVec_WIRE_39, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.asid <= _hitVec_T_155 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node _hitVec_T_156 = bits(_hitVec_WIRE_39, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    _hitVec_WIRE_38.vpn <= _hitVec_T_156 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:180]
    node hitVec_hi_3 = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_157 = cat(hitVec_hi_3, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:201]
    node _hitVec_T_158 = cat(UInt<9>("h1ff"), _hitVec_WIRE_36.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_T_159 = and(_hitVec_T_158, _hitVec_WIRE_38.vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_160 = cat(UInt<9>("h1ff"), _hitVec_WIRE_36.mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_161 = and(_hitVec_T_160, _hitVec_T_157) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_162 = eq(_hitVec_T_159, _hitVec_T_161) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_163 = and(_hitVec_T_144, _hitVec_T_162) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:132]
    wire _hitVec_WIRE_40 : UInt<1>[4] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:23]
    _hitVec_WIRE_40[0] <= _hitVec_T_40 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:23]
    _hitVec_WIRE_40[1] <= _hitVec_T_81 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:23]
    _hitVec_WIRE_40[2] <= _hitVec_T_122 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:23]
    _hitVec_WIRE_40[3] <= _hitVec_T_163 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:23]
    node hitVec_lo = cat(_hitVec_WIRE_40[1], _hitVec_WIRE_40[0]) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:211]
    node hitVec_hi_4 = cat(_hitVec_WIRE_40[3], _hitVec_WIRE_40[2]) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:211]
    node hitVec = cat(hitVec_hi_4, hitVec_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:211]
    node _hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 249:35]
    node hit = and(io.in.valid, _hit_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 249:25]
    node _miss_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 250:37]
    node _miss_T_1 = eq(_miss_T, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 250:29]
    node miss = and(io.in.valid, _miss_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 250:26]
    reg victimWaymask_lfsr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h1234567887654321")) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    when UInt<1>("h1") : @[src/main/scala/utils/LFSR64.scala 27:22]
      node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>("h0")) @[src/main/scala/utils/LFSR64.scala 28:24]
      node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
      node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
      node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>("h1"), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
      victimWaymask_lfsr <= _victimWaymask_lfsr_T_3 @[src/main/scala/utils/LFSR64.scala 28:12]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 252:53]
    node victimWaymask = dshl(UInt<1>("h1"), _victimWaymask_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 252:42]
    node waymask = mux(hit, hitVec, victimWaymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:20]
    wire loadPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 255:24]
    loadPF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 255:24]
    wire storePF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25]
    storePF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25]
    wire instrAF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:25]
    instrAF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:25]
    wire loadAF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:24]
    loadAF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:24]
    wire storeAF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:25]
    storeAF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:25]
    node _hitMeta_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_4 = mux(_hitMeta_T, io.md[0], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_5 = mux(_hitMeta_T_1, io.md[1], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_6 = mux(_hitMeta_T_2, io.md[2], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_7 = mux(_hitMeta_T_3, io.md[3], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_8 = or(_hitMeta_T_4, _hitMeta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_9 = or(_hitMeta_T_8, _hitMeta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_10 = or(_hitMeta_T_9, _hitMeta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitMeta_WIRE : UInt<145> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _hitMeta_WIRE <= _hitMeta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitMeta_WIRE_1 : { meta : UInt<69>, data : UInt<76>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    wire _hitMeta_WIRE_2 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    _hitMeta_WIRE_2 <= _hitMeta_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    node _hitMeta_T_11 = bits(_hitMeta_WIRE_2, 75, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    _hitMeta_WIRE_1.data <= _hitMeta_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    node _hitMeta_T_12 = bits(_hitMeta_WIRE_2, 144, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    _hitMeta_WIRE_1.meta <= _hitMeta_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:44]
    wire hitMeta : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    wire _hitMeta_WIRE_3 : UInt<69> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    _hitMeta_WIRE_3 <= _hitMeta_WIRE_1.meta @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    node _hitMeta_T_13 = bits(_hitMeta_WIRE_3, 7, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    hitMeta.flag <= _hitMeta_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    node _hitMeta_T_14 = bits(_hitMeta_WIRE_3, 25, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    hitMeta.mask <= _hitMeta_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    node _hitMeta_T_15 = bits(_hitMeta_WIRE_3, 41, 26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    hitMeta.asid <= _hitMeta_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    node _hitMeta_T_16 = bits(_hitMeta_WIRE_3, 68, 42) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    hitMeta.vpn <= _hitMeta_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:70]
    node _hitData_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_4 = mux(_hitData_T, io.md[0], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_5 = mux(_hitData_T_1, io.md[1], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_6 = mux(_hitData_T_2, io.md[2], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_7 = mux(_hitData_T_3, io.md[3], UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_8 = or(_hitData_T_4, _hitData_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_9 = or(_hitData_T_8, _hitData_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_10 = or(_hitData_T_9, _hitData_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitData_WIRE : UInt<145> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _hitData_WIRE <= _hitData_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _hitData_WIRE_1 : { meta : UInt<69>, data : UInt<76>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    wire _hitData_WIRE_2 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    _hitData_WIRE_2 <= _hitData_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    node _hitData_T_11 = bits(_hitData_WIRE_2, 75, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    _hitData_WIRE_1.data <= _hitData_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    node _hitData_T_12 = bits(_hitData_WIRE_2, 144, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    _hitData_WIRE_1.meta <= _hitData_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:44]
    wire hitData : { ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    wire _hitData_WIRE_3 : UInt<76> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    _hitData_WIRE_3 <= _hitData_WIRE_1.data @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    node _hitData_T_13 = bits(_hitData_WIRE_3, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    hitData.pteaddr <= _hitData_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    node _hitData_T_14 = bits(_hitData_WIRE_3, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    hitData.ppn <= _hitData_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:70]
    wire hitFlag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    wire _hitFlag_WIRE : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    _hitFlag_WIRE <= hitMeta.flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T = bits(_hitFlag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.v <= _hitFlag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_1 = bits(_hitFlag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.r <= _hitFlag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_2 = bits(_hitFlag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.w <= _hitFlag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_3 = bits(_hitFlag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.x <= _hitFlag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_4 = bits(_hitFlag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.u <= _hitFlag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_5 = bits(_hitFlag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.g <= _hitFlag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_6 = bits(_hitFlag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.a <= _hitFlag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    node _hitFlag_T_7 = bits(_hitFlag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    hitFlag.d <= _hitFlag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 264:38]
    wire hitinstrPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 267:28]
    hitinstrPF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 267:28]
    node _hitRefillFlag_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitRefillFlag_hi = cat(_hitRefillFlag_T, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:26]
    node _hitRefillFlag_T_1 = cat(hitRefillFlag_hi, UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:26]
    node hitRefillFlag_lo_lo = cat(hitFlag.r, hitFlag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag_lo_hi = cat(hitFlag.x, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag_lo = cat(hitRefillFlag_lo_hi, hitRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag_hi_lo = cat(hitFlag.g, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag_hi_hi = cat(hitFlag.d, hitFlag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag_hi_1 = cat(hitRefillFlag_hi_hi, hitRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node _hitRefillFlag_T_2 = cat(hitRefillFlag_hi_1, hitRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:79]
    node hitRefillFlag = or(_hitRefillFlag_T_1, _hitRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:69]
    node hitWBStore_lo = cat(UInt<2>("h0"), hitRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:33]
    node hitWBStore_hi = cat(UInt<10>("h0"), hitData.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:33]
    node _hitWBStore_T = cat(hitWBStore_hi, hitWBStore_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:33]
    reg hitWBStore : UInt<64>, clock with :
      reset => (UInt<1>("h0"), hitWBStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:29]
    when UInt<1>("h0") : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:29]
      hitWBStore <= _hitWBStore_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:29]
    node _hitCheck_T = eq(io.pf.priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:62]
    node _hitCheck_T_1 = eq(hitFlag.u, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:75]
    node _hitCheck_T_2 = and(_hitCheck_T, _hitCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:72]
    node _hitCheck_T_3 = eq(_hitCheck_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:42]
    node _hitCheck_T_4 = and(hit, _hitCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:39]
    node _hitCheck_T_5 = eq(io.pf.priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:110]
    node _hitCheck_T_6 = and(_hitCheck_T_5, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:120]
    node _hitCheck_T_7 = eq(io.pf.status_sum, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:137]
    node _hitCheck_T_8 = or(_hitCheck_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:152]
    node _hitCheck_T_9 = and(_hitCheck_T_6, _hitCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:133]
    node _hitCheck_T_10 = eq(_hitCheck_T_9, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:90]
    node hitCheck = and(_hitCheck_T_4, _hitCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 273:87]
    node _hitADCheck_T = eq(hitFlag.a, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 274:20]
    node _hitADCheck_T_1 = eq(hitFlag.d, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 274:34]
    node _hitADCheck_T_2 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _hitADCheck_T_3 = and(_hitADCheck_T_1, _hitADCheck_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 274:45]
    node hitADCheck = or(_hitADCheck_T, _hitADCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 274:31]
    node _hitExec_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:29]
    node _hitExec_T_1 = and(hitCheck, _hitExec_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:26]
    node hitExec = and(_hitExec_T_1, hitFlag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:41]
    node _hitLoad_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 276:29]
    node _hitLoad_T_1 = and(hitCheck, _hitLoad_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 276:26]
    node _hitLoad_T_2 = and(io.pf.status_mxr, hitFlag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 276:72]
    node _hitLoad_T_3 = or(hitFlag.r, _hitLoad_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 276:55]
    node hitLoad = and(_hitLoad_T_1, _hitLoad_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 276:41]
    node _hitStore_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:30]
    node _hitStore_T_1 = and(hitCheck, _hitStore_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:27]
    node hitStore = and(_hitStore_T_1, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:42]
    wire isAMO : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 279:23]
    isAMO <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 279:23]
    reg io_pf_loadPF_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 284:26]
    io_pf_loadPF_REG <= loadPF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 284:26]
    io.pf.loadPF <= io_pf_loadPF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 284:16]
    reg io_pf_storePF_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 285:27]
    io_pf_storePF_REG <= storePF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 285:27]
    io.pf.storePF <= io_pf_storePF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 285:17]
    reg io_pf_laf_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 287:23]
    io_pf_laf_REG <= loadAF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 287:23]
    io.pf.laf <= io_pf_laf_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 287:13]
    reg io_pf_saf_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 288:23]
    io_pf_saf_REG <= storeAF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 288:23]
    io.pf.saf <= io_pf_saf_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 288:13]
    node _loadPF_T = eq(hitLoad, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 292:15]
    node _loadPF_T_1 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _loadPF_T_2 = eq(_loadPF_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _loadPF_T_3 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _loadPF_T_4 = eq(_loadPF_T_3, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _loadPF_T_5 = and(_loadPF_T_2, _loadPF_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _loadPF_T_6 = and(_loadPF_T, _loadPF_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 292:24]
    node _loadPF_T_7 = and(_loadPF_T_6, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 292:40]
    node _loadPF_T_8 = eq(isAMO, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 292:50]
    node _loadPF_T_9 = and(_loadPF_T_7, _loadPF_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 292:47]
    loadPF <= _loadPF_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 292:12]
    node _storePF_T = eq(hitStore, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 293:17]
    node _storePF_T_1 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _storePF_T_2 = and(_storePF_T, _storePF_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 293:27]
    node _storePF_T_3 = and(_storePF_T_2, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 293:44]
    node _storePF_T_4 = eq(hitLoad, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 293:56]
    node _storePF_T_5 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _storePF_T_6 = eq(_storePF_T_5, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _storePF_T_7 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _storePF_T_8 = eq(_storePF_T_7, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _storePF_T_9 = and(_storePF_T_6, _storePF_T_8) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _storePF_T_10 = and(_storePF_T_4, _storePF_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 293:65]
    node _storePF_T_11 = and(_storePF_T_10, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 293:81]
    node _storePF_T_12 = and(_storePF_T_11, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 293:88]
    node _storePF_T_13 = or(_storePF_T_3, _storePF_T_12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 293:52]
    storePF <= _storePF_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 293:13]
    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:22]
    reg level : UInt<2>, clock with :
      reset => (reset, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:22]
    reg memRespStore : UInt<64>, clock with :
      reset => (UInt<1>("h0"), memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 301:25]
    wire missMask : UInt<18> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 302:26]
    missMask <= UInt<18>("h3ffff") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 302:26]
    reg missMaskStore : UInt<18>, clock with :
      reset => (UInt<1>("h0"), missMaskStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:26]
    wire missMetaRefill : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:32]
    missMetaRefill <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:32]
    wire missRefillFlag : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 305:32]
    missRefillFlag <= UInt<8>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 305:32]
    wire memRdata : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    wire _memRdata_WIRE : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    _memRdata_WIRE <= io.mem.resp.bits.rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T = bits(_memRdata_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.v <= _memRdata_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_1 = bits(_memRdata_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.r <= _memRdata_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_2 = bits(_memRdata_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.w <= _memRdata_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_3 = bits(_memRdata_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.x <= _memRdata_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_4 = bits(_memRdata_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.u <= _memRdata_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_5 = bits(_memRdata_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.g <= _memRdata_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_6 = bits(_memRdata_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.a <= _memRdata_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_7 = bits(_memRdata_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.flag.d <= _memRdata_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_8 = bits(_memRdata_WIRE, 9, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.rsw <= _memRdata_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_9 = bits(_memRdata_WIRE, 53, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.ppn <= _memRdata_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    node _memRdata_T_10 = bits(_memRdata_WIRE, 63, 54) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    memRdata.reserved <= _memRdata_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 306:49]
    reg raddr : UInt<56>, clock with :
      reset => (UInt<1>("h0"), raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 307:18]
    node _raddrCancel_T = geq(raddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _raddrCancel_T_1 = lt(raddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _raddrCancel_T_2 = and(_raddrCancel_T, _raddrCancel_T_1) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _raddrCancel_WIRE : UInt<1>[1] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _raddrCancel_WIRE[0] <= _raddrCancel_T_2 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node _raddrCancel_T_3 = orr(_raddrCancel_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node raddrCancel = eq(_raddrCancel_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 308:21]
    node _alreadyOutFire_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg alreadyOutFire : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 309:33]
    when _alreadyOutFire_T : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 309:33]
      alreadyOutFire <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 309:33]
    reg needFlush : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 312:26]
    node isFlush = or(needFlush, io.flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 314:27]
    node _T = neq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 315:27]
    node _T_1 = and(io.flush, _T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 315:17]
    when _T_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 315:40]
      needFlush <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 315:52]
    node _T_2 = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_3 = and(_T_2, needFlush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 316:23]
    when _T_3 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 316:37]
      needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 316:49]
    reg missIPF : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 318:24]
    reg missPTEAF : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:26]
    node _T_4 = eq(UInt<3>("h0"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
    when _T_4 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
      node _T_5 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:13]
      node _T_6 = and(_T_5, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:22]
      when _T_6 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:32]
        state <= UInt<3>("h3") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 325:15]
        needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:19]
        alreadyOutFire <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:24]
      else :
        node _T_7 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:27]
        node _T_8 = and(miss, _T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:24]
        when _T_8 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:37]
          state <= UInt<3>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 329:15]
          node _raddr_T = cat(satp.ppn, vpn.vpn2) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
          node _raddr_T_1 = cat(_raddr_T, UInt<3>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
          raddr <= _raddr_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 330:15]
          level <= UInt<2>("h3") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 331:15]
          needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 332:19]
          alreadyOutFire <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 333:24]
    else :
      node _T_9 = eq(UInt<3>("h1"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
      when _T_9 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
        when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 338:22]
          state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 339:15]
          needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 340:19]
        else :
          node _T_10 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_10 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 341:38]
            state <= UInt<3>("h2") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 342:15]
          else :
            when raddrCancel : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 343:32]
              state <= UInt<3>("h5") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 344:59]
              missPTEAF <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 345:19]
      else :
        node _T_11 = eq(UInt<3>("h2"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
        when _T_11 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
          wire missflag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_lo_lo = cat(memRdata.flag.r, memRdata.flag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_lo_hi = cat(memRdata.flag.x, memRdata.flag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_lo = cat(missflag_lo_hi, missflag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_hi_lo = cat(memRdata.flag.g, memRdata.flag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_hi_hi = cat(memRdata.flag.d, memRdata.flag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node missflag_hi = cat(missflag_hi_hi, missflag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T = cat(missflag_hi, missflag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          wire _missflag_WIRE : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          _missflag_WIRE <= _missflag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_1 = bits(_missflag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.v <= _missflag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_2 = bits(_missflag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.r <= _missflag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_3 = bits(_missflag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.w <= _missflag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_4 = bits(_missflag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.x <= _missflag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_5 = bits(_missflag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.u <= _missflag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_6 = bits(_missflag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.g <= _missflag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_7 = bits(_missflag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.a <= _missflag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _missflag_T_8 = bits(_missflag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          missflag.d <= _missflag_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 350:44]
          node _T_12 = and(io.mem.resp.ready, io.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_12 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 351:33]
            when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 352:24]
              state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 353:17]
              needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 354:21]
            else :
              node _T_13 = or(missflag.r, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:34]
              node _T_14 = eq(_T_13, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:21]
              node _T_15 = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:58]
              node _T_16 = eq(level, UInt<2>("h2")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:73]
              node _T_17 = or(_T_15, _T_16) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:65]
              node _T_18 = and(_T_14, _T_17) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:49]
              when _T_18 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 355:82]
                node _T_19 = eq(missflag.v, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:16]
                node _T_20 = eq(missflag.r, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:32]
                node _T_21 = and(_T_20, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:44]
                node _T_22 = or(_T_19, _T_21) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:28]
                when _T_22 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 356:60]
                  state <= UInt<3>("h5") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 357:73]
                  node _loadPF_T_10 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
                  node _loadPF_T_11 = eq(_loadPF_T_10, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
                  node _loadPF_T_12 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
                  node _loadPF_T_13 = eq(_loadPF_T_12, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
                  node _loadPF_T_14 = and(_loadPF_T_11, _loadPF_T_13) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
                  node _loadPF_T_15 = eq(isAMO, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:41]
                  node _loadPF_T_16 = and(_loadPF_T_14, _loadPF_T_15) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:38]
                  loadPF <= _loadPF_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:22]
                  node _storePF_T_14 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node _storePF_T_15 = or(_storePF_T_14, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 361:40]
                  storePF <= _storePF_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 361:23]
                else :
                  state <= UInt<3>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 368:19]
                  node _raddr_T_2 = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 369:57]
                  node _raddr_T_3 = mux(_raddr_T_2, vpn.vpn1, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 369:50]
                  node _raddr_T_4 = cat(memRdata.ppn, _raddr_T_3) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
                  node _raddr_T_5 = cat(_raddr_T_4, UInt<3>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
                  raddr <= _raddr_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 369:19]
                  node is_reserved = neq(memRdata.reserved, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 370:49]
                  when is_reserved : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 371:32]
                    state <= UInt<3>("h4") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 372:21]
                    state <= UInt<3>("h5") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 377:23]
                    node _loadPF_T_17 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
                    node _loadPF_T_18 = eq(_loadPF_T_17, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
                    node _loadPF_T_19 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
                    node _loadPF_T_20 = eq(_loadPF_T_19, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
                    node _loadPF_T_21 = and(_loadPF_T_18, _loadPF_T_20) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
                    node _loadPF_T_22 = eq(isAMO, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:43]
                    node _loadPF_T_23 = and(_loadPF_T_21, _loadPF_T_22) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:40]
                    loadPF <= _loadPF_T_23 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:24]
                    node _storePF_T_16 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                    node _storePF_T_17 = or(_storePF_T_16, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:42]
                    storePF <= _storePF_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:25]
              else :
                node _T_23 = neq(level, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 383:27]
                when _T_23 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 383:36]
                  node _pg_mask_T = eq(level, UInt<2>("h2")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 384:35]
                  node pg_mask = mux(_pg_mask_T, UInt<9>("h1ff"), UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 384:28]
                  node _misaligned_T = bits(level, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:33]
                  node _misaligned_T_1 = and(memRdata.ppn, pg_mask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:54]
                  node _misaligned_T_2 = orr(_misaligned_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:72]
                  node _misaligned_T_3 = and(_misaligned_T, _misaligned_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:37]
                  node _misaligned_T_4 = neq(memRdata.reserved, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:97]
                  node misaligned = or(_misaligned_T_3, _misaligned_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:76]
                  node _permCheck_T = eq(io.pf.priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:61]
                  node _permCheck_T_1 = eq(missflag.u, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:74]
                  node _permCheck_T_2 = and(_permCheck_T, _permCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:71]
                  node _permCheck_T_3 = eq(_permCheck_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:41]
                  node _permCheck_T_4 = and(missflag.v, _permCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:38]
                  node _permCheck_T_5 = eq(io.pf.priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:110]
                  node _permCheck_T_6 = and(_permCheck_T_5, missflag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:120]
                  node _permCheck_T_7 = eq(io.pf.status_sum, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:138]
                  node _permCheck_T_8 = or(_permCheck_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:153]
                  node _permCheck_T_9 = and(_permCheck_T_6, _permCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:134]
                  node _permCheck_T_10 = eq(_permCheck_T_9, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:90]
                  node permCheck = and(_permCheck_T_4, _permCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:87]
                  node _permWNoR_T = eq(missflag.r, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:26]
                  node permWNoR = and(_permWNoR_T, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:38]
                  node _permAD_T = eq(missflag.a, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 388:24]
                  node _permAD_T_1 = eq(missflag.d, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 388:40]
                  node _permAD_T_2 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node _permAD_T_3 = and(_permAD_T_1, _permAD_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 388:52]
                  node permAD = or(_permAD_T, _permAD_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 388:36]
                  node _permExec_T = eq(permWNoR, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:39]
                  node _permExec_T_1 = and(permCheck, _permExec_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:36]
                  node _permExec_T_2 = eq(permAD, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:52]
                  node _permExec_T_3 = and(_permExec_T_1, _permExec_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:49]
                  node _permExec_T_4 = eq(misaligned, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:63]
                  node _permExec_T_5 = and(_permExec_T_3, _permExec_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:60]
                  node permExec = and(_permExec_T_5, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:75]
                  node _permLoad_T = eq(permWNoR, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:39]
                  node _permLoad_T_1 = and(permCheck, _permLoad_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:36]
                  node _permLoad_T_2 = eq(permAD, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:52]
                  node _permLoad_T_3 = and(_permLoad_T_1, _permLoad_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:49]
                  node _permLoad_T_4 = eq(misaligned, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:63]
                  node _permLoad_T_5 = and(_permLoad_T_3, _permLoad_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:60]
                  node _permLoad_T_6 = and(io.pf.status_mxr, missflag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:107]
                  node _permLoad_T_7 = or(missflag.r, _permLoad_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:90]
                  node permLoad = and(_permLoad_T_5, _permLoad_T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 390:75]
                  node _permStore_T = eq(permWNoR, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:40]
                  node _permStore_T_1 = and(permCheck, _permStore_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:37]
                  node _permStore_T_2 = eq(permAD, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:53]
                  node _permStore_T_3 = and(_permStore_T_1, _permStore_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:50]
                  node _permStore_T_4 = eq(misaligned, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:64]
                  node _permStore_T_5 = and(_permStore_T_3, _permStore_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:61]
                  node permStore = and(_permStore_T_5, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:76]
                  node _updateData_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node updateData_lo = cat(UInt<1>("h1"), UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:31]
                  node updateData_hi = cat(UInt<56>("h0"), _updateData_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:31]
                  node updateData = cat(updateData_hi, updateData_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:31]
                  node _missRefillFlag_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node missRefillFlag_hi = cat(_missRefillFlag_T, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:32]
                  node _missRefillFlag_T_1 = cat(missRefillFlag_hi, UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:32]
                  node missRefillFlag_lo_lo = cat(missflag.r, missflag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node missRefillFlag_lo_hi = cat(missflag.x, missflag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node missRefillFlag_lo = cat(missRefillFlag_lo_hi, missRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node missRefillFlag_hi_lo = cat(missflag.g, missflag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node missRefillFlag_hi_hi = cat(missflag.d, missflag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node missRefillFlag_hi_1 = cat(missRefillFlag_hi_hi, missRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node _missRefillFlag_T_2 = cat(missRefillFlag_hi_1, missRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:79]
                  node _missRefillFlag_T_3 = or(_missRefillFlag_T_1, _missRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:68]
                  missRefillFlag <= _missRefillFlag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 393:26]
                  node _memRespStore_T = or(io.mem.resp.bits.rdata, updateData) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 394:50]
                  memRespStore <= _memRespStore_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 394:24]
                  node _T_24 = eq(permLoad, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 403:19]
                  node _T_25 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
                  node _T_26 = eq(_T_25, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
                  node _T_27 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
                  node _T_28 = eq(_T_27, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
                  node _T_29 = and(_T_26, _T_28) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
                  node _T_30 = and(_T_24, _T_29) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 403:29]
                  node _T_31 = eq(permStore, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 403:50]
                  node _T_32 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                  node _T_33 = and(_T_31, _T_32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 403:61]
                  node _T_34 = or(_T_30, _T_33) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 403:46]
                  when _T_34 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 403:80]
                    state <= UInt<3>("h5") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 404:21]
                    node _loadPF_T_24 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
                    node _loadPF_T_25 = eq(_loadPF_T_24, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
                    node _loadPF_T_26 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
                    node _loadPF_T_27 = eq(_loadPF_T_26, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
                    node _loadPF_T_28 = and(_loadPF_T_25, _loadPF_T_27) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
                    node _loadPF_T_29 = eq(isAMO, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:41]
                    node _loadPF_T_30 = and(_loadPF_T_28, _loadPF_T_29) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:38]
                    loadPF <= _loadPF_T_30 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:22]
                    node _storePF_T_18 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
                    node _storePF_T_19 = or(_storePF_T_18, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 406:40]
                    storePF <= _storePF_T_19 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 406:23]
                  else :
                    state <= UInt<3>("h4") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 408:21]
                    missMetaRefill <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 409:30]
                  node _missMask_T = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 412:32]
                  node _missMask_T_1 = eq(level, UInt<2>("h2")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 412:65]
                  node _missMask_T_2 = mux(_missMask_T_1, UInt<18>("h3fe00"), UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 412:59]
                  node _missMask_T_3 = mux(_missMask_T, UInt<18>("h0"), _missMask_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 412:26]
                  missMask <= _missMask_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 412:20]
                  missMaskStore <= missMask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 413:25]
            node _level_T = sub(level, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 415:24]
            node _level_T_1 = tail(_level_T, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 415:24]
            level <= _level_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 415:15]
        else :
          node _T_35 = eq(UInt<3>("h3"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
          when _T_35 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
            when isFlush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 420:22]
              state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 421:15]
              needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 422:19]
            else :
              node _T_36 = and(io.mem.req.ready, io.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
              when _T_36 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 423:38]
                state <= UInt<3>("h4") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 423:46]
          else :
            node _T_37 = eq(UInt<3>("h4"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
            when _T_37 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
              node _T_38 = or(io.isFinish, io.flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 426:42]
              node _T_39 = or(_T_38, alreadyOutFire) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 426:53]
              when _T_39 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 426:71]
                state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 427:13]
                missIPF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 428:15]
                missPTEAF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 429:17]
                alreadyOutFire <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:22]
            else :
              node _T_40 = eq(UInt<3>("h5"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
              when _T_40 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:18]
                state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 434:13]
                missPTEAF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 435:17]
    node _cmd_T = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 440:23]
    node cmd = mux(_cmd_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 440:16]
    node _T_41 = mux(UInt<1>("h0"), hitData.pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 441:35]
    node _T_42 = mux(UInt<1>("h0"), hitWBStore, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 441:138]
    io.mem.req.bits.addr <= _T_41 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io.mem.req.bits.cmd <= cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io.mem.req.bits.size <= UInt<2>("h3") @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io.mem.req.bits.wdata <= _T_42 @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io.mem.req.bits.wmask <= UInt<8>("hff") @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node _io_mem_req_valid_T = eq(state, UInt<3>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:30]
    node _io_mem_req_valid_T_1 = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:56]
    node _io_mem_req_valid_T_2 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:47]
    node _io_mem_req_valid_T_3 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:76]
    node _io_mem_req_valid_T_4 = and(_io_mem_req_valid_T_2, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:73]
    node _io_mem_req_valid_T_5 = eq(raddrCancel, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:88]
    node _io_mem_req_valid_T_6 = and(_io_mem_req_valid_T_4, _io_mem_req_valid_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:85]
    io.mem.req.valid <= _io_mem_req_valid_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 442:20]
    io.mem.resp.ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 443:21]
    node _T_43 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:53]
    node _T_44 = and(missMetaRefill, _T_43) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:50]
    node _T_45 = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:82]
    node _T_46 = and(UInt<1>("h0"), _T_45) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:73]
    node _T_47 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:96]
    node _T_48 = and(_T_46, _T_47) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:93]
    node _T_49 = or(_T_44, _T_48) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:63]
    reg REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:33]
    REG <= _T_49 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 446:33]
    wire _WIRE : { tag : UInt<23>, index : UInt<4>, off : UInt<12>} @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    wire _WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _WIRE_1 <= io.in.bits.addr @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _T_50 = bits(_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _WIRE.off <= _T_50 @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _T_51 = bits(_WIRE_1, 15, 12) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _WIRE.index <= _T_51 @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _T_52 = bits(_WIRE_1, 38, 16) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _WIRE.tag <= _T_52 @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    reg REG_1 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:21]
    REG_1 <= _WIRE.index @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:21]
    reg REG_2 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:60]
    REG_2 <= waymask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:60]
    node hi = cat(vpn.vpn2, vpn.vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:89]
    node _T_53 = cat(hi, vpn.vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:89]
    reg REG_3 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:84]
    REG_3 <= _T_53 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 447:84]
    node _T_54 = mux(UInt<1>("h0"), hitMeta.asid, satp.asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:23]
    reg REG_4 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:19]
    REG_4 <= _T_54 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:19]
    node _T_55 = mux(UInt<1>("h0"), hitMeta.mask, missMask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:76]
    reg REG_5 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:72]
    REG_5 <= _T_55 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 448:72]
    node _T_56 = mux(UInt<1>("h0"), hitRefillFlag, missRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:23]
    reg REG_6 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:19]
    REG_6 <= _T_56 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:19]
    node _T_57 = mux(UInt<1>("h0"), hitData.ppn, memRdata.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:81]
    reg REG_7 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:77]
    REG_7 <= _T_57 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 449:77]
    node _T_58 = mux(UInt<1>("h0"), hitData.pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 450:27]
    reg REG_8 : UInt, clock with :
      reset => (UInt<1>("h0"), REG_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 450:22]
    REG_8 <= _T_58 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 450:22]
    io.mdWrite.wen <= REG @[src/main/scala/nutcore/mem/TLB.scala 217:14]
    io.mdWrite.windex <= REG_1 @[src/main/scala/nutcore/mem/TLB.scala 218:17]
    io.mdWrite.waymask <= REG_2 @[src/main/scala/nutcore/mem/TLB.scala 219:18]
    node io_mdWrite_wdata_lo_hi = cat(REG_6, REG_7) @[src/main/scala/nutcore/mem/TLB.scala 220:22]
    node io_mdWrite_wdata_lo = cat(io_mdWrite_wdata_lo_hi, REG_8) @[src/main/scala/nutcore/mem/TLB.scala 220:22]
    node io_mdWrite_wdata_hi_hi = cat(REG_3, REG_4) @[src/main/scala/nutcore/mem/TLB.scala 220:22]
    node io_mdWrite_wdata_hi = cat(io_mdWrite_wdata_hi_hi, REG_5) @[src/main/scala/nutcore/mem/TLB.scala 220:22]
    node _io_mdWrite_wdata_T = cat(io_mdWrite_wdata_hi, io_mdWrite_wdata_lo) @[src/main/scala/nutcore/mem/TLB.scala 220:22]
    io.mdWrite.wdata <= _io_mdWrite_wdata_T @[src/main/scala/nutcore/mem/TLB.scala 220:16]
    node mdWriteAddr = cat(memRdata.ppn, UInt<12>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 451:24]
    node _mdMayHasAF_T = geq(mdWriteAddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_1 = lt(mdWriteAddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_2 = and(_mdMayHasAF_T, _mdMayHasAF_T_1) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_3 = geq(mdWriteAddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_4 = lt(mdWriteAddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_5 = and(_mdMayHasAF_T_3, _mdMayHasAF_T_4) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _mdMayHasAF_WIRE : UInt<1>[2] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE[0] <= _mdMayHasAF_T_2 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE[1] <= _mdMayHasAF_T_5 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node _mdMayHasAF_T_6 = cat(_mdMayHasAF_WIRE[1], _mdMayHasAF_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _mdMayHasAF_T_7 = orr(_mdMayHasAF_T_6) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _mdMayHasAF_T_8 = eq(_mdMayHasAF_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 452:20]
    node _mdMayHasAF_T_9 = geq(mdWriteAddr, UInt<30>("h38000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_10 = lt(mdWriteAddr, UInt<30>("h38010000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_11 = and(_mdMayHasAF_T_9, _mdMayHasAF_T_10) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_12 = geq(mdWriteAddr, UInt<30>("h3c000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_13 = lt(mdWriteAddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_14 = and(_mdMayHasAF_T_12, _mdMayHasAF_T_13) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_15 = geq(mdWriteAddr, UInt<31>("h40600000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_16 = lt(mdWriteAddr, UInt<31>("h40600010")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_17 = and(_mdMayHasAF_T_15, _mdMayHasAF_T_16) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_18 = geq(mdWriteAddr, UInt<31>("h50000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_19 = lt(mdWriteAddr, UInt<31>("h50400000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_20 = and(_mdMayHasAF_T_18, _mdMayHasAF_T_19) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_21 = geq(mdWriteAddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_22 = lt(mdWriteAddr, UInt<31>("h40001008")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_23 = and(_mdMayHasAF_T_21, _mdMayHasAF_T_22) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_24 = geq(mdWriteAddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_25 = lt(mdWriteAddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_26 = and(_mdMayHasAF_T_24, _mdMayHasAF_T_25) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_27 = geq(mdWriteAddr, UInt<31>("h40002000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_28 = lt(mdWriteAddr, UInt<31>("h40003000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_29 = and(_mdMayHasAF_T_27, _mdMayHasAF_T_28) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_30 = geq(mdWriteAddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_31 = lt(mdWriteAddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_32 = and(_mdMayHasAF_T_30, _mdMayHasAF_T_31) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _mdMayHasAF_WIRE_1 : UInt<1>[8] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[0] <= _mdMayHasAF_T_11 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[1] <= _mdMayHasAF_T_14 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[2] <= _mdMayHasAF_T_17 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[3] <= _mdMayHasAF_T_20 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[4] <= _mdMayHasAF_T_23 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[5] <= _mdMayHasAF_T_26 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[6] <= _mdMayHasAF_T_29 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_1[7] <= _mdMayHasAF_T_32 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node mdMayHasAF_lo_lo = cat(_mdMayHasAF_WIRE_1[1], _mdMayHasAF_WIRE_1[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_lo_hi = cat(_mdMayHasAF_WIRE_1[3], _mdMayHasAF_WIRE_1[2]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_lo = cat(mdMayHasAF_lo_hi, mdMayHasAF_lo_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi_lo = cat(_mdMayHasAF_WIRE_1[5], _mdMayHasAF_WIRE_1[4]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi_hi = cat(_mdMayHasAF_WIRE_1[7], _mdMayHasAF_WIRE_1[6]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi = cat(mdMayHasAF_hi_hi, mdMayHasAF_hi_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _mdMayHasAF_T_33 = cat(mdMayHasAF_hi, mdMayHasAF_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _mdMayHasAF_T_34 = orr(_mdMayHasAF_T_33) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _mdMayHasAF_T_35 = eq(_mdMayHasAF_T_34, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 452:54]
    node _mdMayHasAF_T_36 = or(_mdMayHasAF_T_8, _mdMayHasAF_T_35) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 452:51]
    node _mdMayHasAF_T_37 = geq(mdWriteAddr, UInt<30>("h38000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_38 = lt(mdWriteAddr, UInt<30>("h38010000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_39 = and(_mdMayHasAF_T_37, _mdMayHasAF_T_38) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_40 = geq(mdWriteAddr, UInt<30>("h3c000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_41 = lt(mdWriteAddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_42 = and(_mdMayHasAF_T_40, _mdMayHasAF_T_41) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_43 = geq(mdWriteAddr, UInt<31>("h40600000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_44 = lt(mdWriteAddr, UInt<31>("h40600010")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_45 = and(_mdMayHasAF_T_43, _mdMayHasAF_T_44) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_46 = geq(mdWriteAddr, UInt<31>("h50000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_47 = lt(mdWriteAddr, UInt<31>("h50400000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_48 = and(_mdMayHasAF_T_46, _mdMayHasAF_T_47) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_49 = geq(mdWriteAddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_50 = lt(mdWriteAddr, UInt<31>("h40001008")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_51 = and(_mdMayHasAF_T_49, _mdMayHasAF_T_50) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_52 = geq(mdWriteAddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_53 = lt(mdWriteAddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_54 = and(_mdMayHasAF_T_52, _mdMayHasAF_T_53) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_55 = geq(mdWriteAddr, UInt<31>("h40002000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_56 = lt(mdWriteAddr, UInt<31>("h40003000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_57 = and(_mdMayHasAF_T_55, _mdMayHasAF_T_56) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _mdMayHasAF_T_58 = geq(mdWriteAddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _mdMayHasAF_T_59 = lt(mdWriteAddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _mdMayHasAF_T_60 = and(_mdMayHasAF_T_58, _mdMayHasAF_T_59) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _mdMayHasAF_WIRE_2 : UInt<1>[8] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[0] <= _mdMayHasAF_T_39 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[1] <= _mdMayHasAF_T_42 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[2] <= _mdMayHasAF_T_45 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[3] <= _mdMayHasAF_T_48 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[4] <= _mdMayHasAF_T_51 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[5] <= _mdMayHasAF_T_54 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[6] <= _mdMayHasAF_T_57 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _mdMayHasAF_WIRE_2[7] <= _mdMayHasAF_T_60 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node mdMayHasAF_lo_lo_1 = cat(_mdMayHasAF_WIRE_2[1], _mdMayHasAF_WIRE_2[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_lo_hi_1 = cat(_mdMayHasAF_WIRE_2[3], _mdMayHasAF_WIRE_2[2]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_lo_1 = cat(mdMayHasAF_lo_hi_1, mdMayHasAF_lo_lo_1) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi_lo_1 = cat(_mdMayHasAF_WIRE_2[5], _mdMayHasAF_WIRE_2[4]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi_hi_1 = cat(_mdMayHasAF_WIRE_2[7], _mdMayHasAF_WIRE_2[6]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node mdMayHasAF_hi_1 = cat(mdMayHasAF_hi_hi_1, mdMayHasAF_hi_lo_1) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _mdMayHasAF_T_61 = cat(mdMayHasAF_hi_1, mdMayHasAF_lo_1) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _mdMayHasAF_T_62 = orr(_mdMayHasAF_T_61) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _mdMayHasAF_T_63 = eq(_mdMayHasAF_T_62, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 452:87]
    node mdMayHasAF = or(_mdMayHasAF_T_36, _mdMayHasAF_T_63) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 452:84]
    node _blockRefill_T = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 453:47]
    node _blockRefill_T_1 = and(missMetaRefill, _blockRefill_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 453:44]
    node _blockRefill_T_2 = and(_blockRefill_T_1, mdMayHasAF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 453:56]
    reg blockRefill : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 453:28]
    blockRefill <= _blockRefill_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 453:28]
    when blockRefill : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 454:22]
      io.mdWrite.wen <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 455:20]
    node _vaddr_ext_T = bits(io.in.bits.addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 459:35]
    node vaddr_ext = cat(UInt<24>("h0"), _vaddr_ext_T) @[src/main/scala/utils/BitUtils.scala 49:41]
    wire paddr : UInt<56> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 460:19]
    node _paddr_T = cat(hitData.ppn, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _paddr_T_1 = mux(UInt<1>("h1"), UInt<26>("h3ffffff"), UInt<26>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node paddr_hi = cat(_paddr_T_1, hitMeta.mask) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _paddr_T_2 = cat(paddr_hi, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _paddr_T_3 = and(_paddr_T, _paddr_T_2) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _paddr_T_4 = not(_paddr_T_2) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _paddr_T_5 = and(vaddr_ext, _paddr_T_4) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _paddr_T_6 = or(_paddr_T_3, _paddr_T_5) @[src/main/scala/utils/BitUtils.scala 34:26]
    wire _paddr_WIRE : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    wire _paddr_WIRE_1 : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE_1 <= memRespStore @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_7 = bits(_paddr_WIRE_1, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.v <= _paddr_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_8 = bits(_paddr_WIRE_1, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.r <= _paddr_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_9 = bits(_paddr_WIRE_1, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.w <= _paddr_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_10 = bits(_paddr_WIRE_1, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.x <= _paddr_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_11 = bits(_paddr_WIRE_1, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.u <= _paddr_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_12 = bits(_paddr_WIRE_1, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.g <= _paddr_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_13 = bits(_paddr_WIRE_1, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.a <= _paddr_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_14 = bits(_paddr_WIRE_1, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.flag.d <= _paddr_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_15 = bits(_paddr_WIRE_1, 9, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.rsw <= _paddr_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_16 = bits(_paddr_WIRE_1, 53, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.ppn <= _paddr_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_17 = bits(_paddr_WIRE_1, 63, 54) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    _paddr_WIRE.reserved <= _paddr_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 463:36]
    node _paddr_T_18 = cat(_paddr_WIRE.ppn, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _paddr_T_19 = mux(UInt<1>("h1"), UInt<26>("h3ffffff"), UInt<26>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node paddr_hi_1 = cat(_paddr_T_19, missMaskStore) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _paddr_T_20 = cat(paddr_hi_1, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _paddr_T_21 = and(_paddr_T_18, _paddr_T_20) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _paddr_T_22 = not(_paddr_T_20) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _paddr_T_23 = and(vaddr_ext, _paddr_T_22) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _paddr_T_24 = or(_paddr_T_21, _paddr_T_23) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _paddr_T_25 = mux(hit, _paddr_T_6, _paddr_T_24) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 461:15]
    paddr <= _paddr_T_25 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 461:9]
    wire scIsSuccess : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 467:29]
    scIsSuccess <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 467:29]
    wire scInflight : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 470:30]
    scInflight <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 470:30]
    wire lr : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 471:22]
    lr <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 471:22]
    wire lrAddr : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 472:26]
    lrAddr is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 472:26]
    node _T_59 = eq(scInflight, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 476:12]
    node _T_60 = eq(io.in.valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 476:27]
    node _T_61 = or(_T_59, _T_60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 476:24]
    node _T_62 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_63 = or(_T_61, _T_62) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 476:40]
    node _T_64 = asUInt(reset) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 476:11]
    node _T_65 = eq(_T_64, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 476:11]
    when _T_65 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 476:11]
      node _T_66 = eq(_T_63, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 476:11]
      when _T_66 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 476:11]
        printf(clock, UInt<1>("h1"), "Assertion failed: SC is inflight but TLB receives a read request\n    at EmbeddedTLB.scala:476 assert(!scInflight || !io.in.valid || req.isWrite(), \"SC is inflight but TLB receives a read request\")\n") : printf @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 476:11]
      assert(clock, _T_63, UInt<1>("h1"), "") : assert @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 476:11]
    node _scIsSuccess_T = eq(scInflight, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 477:20]
    node _scIsSuccess_T_1 = eq(lrAddr, paddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 477:49]
    node _scIsSuccess_T_2 = and(lr, _scIsSuccess_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 477:39]
    node _scIsSuccess_T_3 = or(_scIsSuccess_T, _scIsSuccess_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 477:32]
    node _scIsSuccess_T_4 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 477:73]
    node _scIsSuccess_T_5 = and(hit, _scIsSuccess_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 477:70]
    node _scIsSuccess_T_6 = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 477:90]
    node _scIsSuccess_T_7 = or(_scIsSuccess_T_5, _scIsSuccess_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 477:81]
    node _scIsSuccess_T_8 = eq(_scIsSuccess_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 477:63]
    node _scIsSuccess_T_9 = or(_scIsSuccess_T_3, _scIsSuccess_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 477:60]
    scIsSuccess <= _scIsSuccess_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 477:17]
    io.out.bits <= io.in.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 482:15]
    io.out.bits.addr <= paddr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 483:20]
    node _out_req_valid_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 484:47]
    node _out_req_valid_T_1 = and(hit, _out_req_valid_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 484:44]
    node _out_req_valid_T_2 = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 484:64]
    node _out_req_valid_T_3 = or(_out_req_valid_T_1, _out_req_valid_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 484:55]
    node out_req_valid = and(io.in.valid, _out_req_valid_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 484:35]
    node _ldReqAF_T = geq(paddr, UInt<30>("h38000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _ldReqAF_T_1 = lt(paddr, UInt<30>("h38010000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _ldReqAF_T_2 = and(_ldReqAF_T, _ldReqAF_T_1) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _ldReqAF_T_3 = geq(paddr, UInt<30>("h3c000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _ldReqAF_T_4 = lt(paddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _ldReqAF_T_5 = and(_ldReqAF_T_3, _ldReqAF_T_4) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _ldReqAF_T_6 = geq(paddr, UInt<31>("h40600000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _ldReqAF_T_7 = lt(paddr, UInt<31>("h40600010")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _ldReqAF_T_8 = and(_ldReqAF_T_6, _ldReqAF_T_7) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _ldReqAF_T_9 = geq(paddr, UInt<31>("h50000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _ldReqAF_T_10 = lt(paddr, UInt<31>("h50400000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _ldReqAF_T_11 = and(_ldReqAF_T_9, _ldReqAF_T_10) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _ldReqAF_T_12 = geq(paddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _ldReqAF_T_13 = lt(paddr, UInt<31>("h40001008")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _ldReqAF_T_14 = and(_ldReqAF_T_12, _ldReqAF_T_13) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _ldReqAF_T_15 = geq(paddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _ldReqAF_T_16 = lt(paddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _ldReqAF_T_17 = and(_ldReqAF_T_15, _ldReqAF_T_16) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _ldReqAF_T_18 = geq(paddr, UInt<31>("h40002000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _ldReqAF_T_19 = lt(paddr, UInt<31>("h40003000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _ldReqAF_T_20 = and(_ldReqAF_T_18, _ldReqAF_T_19) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _ldReqAF_T_21 = geq(paddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _ldReqAF_T_22 = lt(paddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _ldReqAF_T_23 = and(_ldReqAF_T_21, _ldReqAF_T_22) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _ldReqAF_WIRE : UInt<1>[8] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _ldReqAF_WIRE[0] <= _ldReqAF_T_2 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _ldReqAF_WIRE[1] <= _ldReqAF_T_5 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _ldReqAF_WIRE[2] <= _ldReqAF_T_8 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _ldReqAF_WIRE[3] <= _ldReqAF_T_11 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _ldReqAF_WIRE[4] <= _ldReqAF_T_14 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _ldReqAF_WIRE[5] <= _ldReqAF_T_17 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _ldReqAF_WIRE[6] <= _ldReqAF_T_20 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _ldReqAF_WIRE[7] <= _ldReqAF_T_23 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node ldReqAF_lo_lo = cat(_ldReqAF_WIRE[1], _ldReqAF_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node ldReqAF_lo_hi = cat(_ldReqAF_WIRE[3], _ldReqAF_WIRE[2]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node ldReqAF_lo = cat(ldReqAF_lo_hi, ldReqAF_lo_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node ldReqAF_hi_lo = cat(_ldReqAF_WIRE[5], _ldReqAF_WIRE[4]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node ldReqAF_hi_hi = cat(_ldReqAF_WIRE[7], _ldReqAF_WIRE[6]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node ldReqAF_hi = cat(ldReqAF_hi_hi, ldReqAF_hi_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _ldReqAF_T_24 = cat(ldReqAF_hi, ldReqAF_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _ldReqAF_T_25 = orr(_ldReqAF_T_24) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _ldReqAF_T_26 = eq(_ldReqAF_T_25, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 489:37]
    node ldReqAF = and(out_req_valid, _ldReqAF_T_26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 489:34]
    node _stReqAF_T = geq(paddr, UInt<30>("h38000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _stReqAF_T_1 = lt(paddr, UInt<30>("h38010000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _stReqAF_T_2 = and(_stReqAF_T, _stReqAF_T_1) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _stReqAF_T_3 = geq(paddr, UInt<30>("h3c000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _stReqAF_T_4 = lt(paddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _stReqAF_T_5 = and(_stReqAF_T_3, _stReqAF_T_4) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _stReqAF_T_6 = geq(paddr, UInt<31>("h40600000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _stReqAF_T_7 = lt(paddr, UInt<31>("h40600010")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _stReqAF_T_8 = and(_stReqAF_T_6, _stReqAF_T_7) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _stReqAF_T_9 = geq(paddr, UInt<31>("h50000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _stReqAF_T_10 = lt(paddr, UInt<31>("h50400000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _stReqAF_T_11 = and(_stReqAF_T_9, _stReqAF_T_10) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _stReqAF_T_12 = geq(paddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _stReqAF_T_13 = lt(paddr, UInt<31>("h40001008")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _stReqAF_T_14 = and(_stReqAF_T_12, _stReqAF_T_13) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _stReqAF_T_15 = geq(paddr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _stReqAF_T_16 = lt(paddr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _stReqAF_T_17 = and(_stReqAF_T_15, _stReqAF_T_16) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _stReqAF_T_18 = geq(paddr, UInt<31>("h40002000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _stReqAF_T_19 = lt(paddr, UInt<31>("h40003000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _stReqAF_T_20 = and(_stReqAF_T_18, _stReqAF_T_19) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _stReqAF_T_21 = geq(paddr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _stReqAF_T_22 = lt(paddr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _stReqAF_T_23 = and(_stReqAF_T_21, _stReqAF_T_22) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _stReqAF_WIRE : UInt<1>[8] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _stReqAF_WIRE[0] <= _stReqAF_T_2 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _stReqAF_WIRE[1] <= _stReqAF_T_5 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _stReqAF_WIRE[2] <= _stReqAF_T_8 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _stReqAF_WIRE[3] <= _stReqAF_T_11 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _stReqAF_WIRE[4] <= _stReqAF_T_14 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _stReqAF_WIRE[5] <= _stReqAF_T_17 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _stReqAF_WIRE[6] <= _stReqAF_T_20 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _stReqAF_WIRE[7] <= _stReqAF_T_23 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node stReqAF_lo_lo = cat(_stReqAF_WIRE[1], _stReqAF_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node stReqAF_lo_hi = cat(_stReqAF_WIRE[3], _stReqAF_WIRE[2]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node stReqAF_lo = cat(stReqAF_lo_hi, stReqAF_lo_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node stReqAF_hi_lo = cat(_stReqAF_WIRE[5], _stReqAF_WIRE[4]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node stReqAF_hi_hi = cat(_stReqAF_WIRE[7], _stReqAF_WIRE[6]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node stReqAF_hi = cat(stReqAF_hi_hi, stReqAF_hi_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _stReqAF_T_24 = cat(stReqAF_hi, stReqAF_lo) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _stReqAF_T_25 = orr(_stReqAF_T_24) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _stReqAF_T_26 = eq(_stReqAF_T_25, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 490:36]
    node stReqAF = and(out_req_valid, _stReqAF_T_26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 490:33]
    node _loadAF_T = or(ldReqAF, missPTEAF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 491:24]
    node _loadAF_T_1 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _loadAF_T_2 = eq(_loadAF_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _loadAF_T_3 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _loadAF_T_4 = eq(_loadAF_T_3, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _loadAF_T_5 = and(_loadAF_T_2, _loadAF_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _loadAF_T_6 = and(_loadAF_T, _loadAF_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 491:38]
    node _loadAF_T_7 = eq(isAMO, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 491:57]
    node _loadAF_T_8 = and(_loadAF_T_6, _loadAF_T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 491:54]
    loadAF <= _loadAF_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 491:12]
    node _storeAF_T = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _storeAF_T_1 = and(stReqAF, _storeAF_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 492:24]
    node _storeAF_T_2 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _storeAF_T_3 = eq(_storeAF_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _storeAF_T_4 = bits(io.in.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _storeAF_T_5 = eq(_storeAF_T_4, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _storeAF_T_6 = and(_storeAF_T_3, _storeAF_T_5) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _storeAF_T_7 = and(ldReqAF, _storeAF_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 492:53]
    node _storeAF_T_8 = and(_storeAF_T_7, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 492:69]
    node _storeAF_T_9 = or(_storeAF_T_1, _storeAF_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 492:41]
    node _storeAF_T_10 = bits(io.in.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _storeAF_T_11 = or(_storeAF_T_10, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 492:110]
    node _storeAF_T_12 = and(missPTEAF, _storeAF_T_11) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 492:92]
    node _storeAF_T_13 = or(_storeAF_T_9, _storeAF_T_12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 492:79]
    storeAF <= _storeAF_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 492:13]
    node _hasException_T = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 134:23]
    node _hasException_T_1 = or(io.pf.laf, io.pf.saf) @[src/main/scala/nutcore/Bundle.scala 135:24]
    node _hasException_T_2 = or(_hasException_T, _hasException_T_1) @[src/main/scala/nutcore/Bundle.scala 136:35]
    node _hasException_T_3 = or(_hasException_T_2, loadPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 494:41]
    node _hasException_T_4 = or(_hasException_T_3, storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 494:51]
    node _hasException_T_5 = or(_hasException_T_4, loadAF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 494:62]
    node hasException = or(_hasException_T_5, storeAF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 494:72]
    node _io_out_valid_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:42]
    node _io_out_valid_T_1 = and(hit, _io_out_valid_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:39]
    node _io_out_valid_T_2 = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:58]
    node _io_out_valid_T_3 = or(_io_out_valid_T_1, _io_out_valid_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:49]
    node _io_out_valid_T_4 = and(io.in.valid, _io_out_valid_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:31]
    node _io_out_valid_T_5 = eq(hasException, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:78]
    node _io_out_valid_T_6 = and(_io_out_valid_T_4, _io_out_valid_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:75]
    node _io_out_valid_T_7 = and(_io_out_valid_T_6, scIsSuccess) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:92]
    io.out.valid <= _io_out_valid_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 496:16]
    node _io_in_ready_T = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:41]
    node _io_in_ready_T_1 = and(io.out.ready, _io_in_ready_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:31]
    node _io_in_ready_T_2 = eq(miss, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:56]
    node _io_in_ready_T_3 = and(_io_in_ready_T_1, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:53]
    node _io_in_ready_T_4 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:65]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:62]
    node _io_in_ready_T_6 = and(_io_in_ready_T_5, io.mdReady) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:72]
    node _io_in_ready_T_7 = eq(hasException, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:89]
    node _io_in_ready_T_8 = and(_io_in_ready_T_6, _io_in_ready_T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:86]
    io.in.ready <= _io_in_ready_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 498:15]
    node _io_ipf_T = mux(hit, hitinstrPF, missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 500:16]
    io.ipf <= _io_ipf_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 500:10]
    io.iaf <= instrAF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 501:10]
    node _io_isFinish_T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_isFinish_T_1 = or(io.pf.loadPF, io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 134:23]
    node _io_isFinish_T_2 = or(io.pf.laf, io.pf.saf) @[src/main/scala/nutcore/Bundle.scala 135:24]
    node _io_isFinish_T_3 = or(_io_isFinish_T_1, _io_isFinish_T_2) @[src/main/scala/nutcore/Bundle.scala 136:35]
    node _io_isFinish_T_4 = or(_io_isFinish_T, _io_isFinish_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 502:32]
    node _io_isFinish_T_5 = eq(scIsSuccess, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 502:57]
    node _io_isFinish_T_6 = or(_io_isFinish_T_4, _io_isFinish_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 502:54]
    io.isFinish <= _io_isFinish_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 502:15]
    node lo_lo = cat(hitFlag.r, hitFlag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node lo_hi = cat(hitFlag.x, hitFlag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node hi_lo = cat(hitFlag.g, hitFlag.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node hi_hi = cat(hitFlag.d, hitFlag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node hi_1 = cat(hi_hi, hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node _T_67 = cat(hi_1, lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 509:38]
    node lo_lo_1 = cat(memRdata.flag.r, memRdata.flag.v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node lo_hi_hi = cat(memRdata.flag.u, memRdata.flag.x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node lo_hi_1 = cat(lo_hi_hi, memRdata.flag.w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node hi_lo_hi = cat(memRdata.flag.d, memRdata.flag.a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node hi_lo_1 = cat(hi_lo_hi, memRdata.flag.g) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node hi_hi_hi = cat(memRdata.reserved, memRdata.ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node hi_hi_1 = cat(hi_hi_hi, memRdata.rsw) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node hi_2 = cat(hi_hi_1, hi_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    node _T_68 = cat(hi_2, lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 511:41]
    wire _WIRE_2 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    wire _WIRE_3 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_3 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_69 = bits(_WIRE_3, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.pteaddr <= _T_69 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_70 = bits(_WIRE_3, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.ppn <= _T_70 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_71 = bits(_WIRE_3, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.flag <= _T_71 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_72 = bits(_WIRE_3, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.mask <= _T_72 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_73 = bits(_WIRE_3, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.asid <= _T_73 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    node _T_74 = bits(_WIRE_3, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    _WIRE_2.vpn <= _T_74 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:19]
    wire _WIRE_4 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    wire _WIRE_5 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_5 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_75 = bits(_WIRE_5, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.pteaddr <= _T_75 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_76 = bits(_WIRE_5, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.ppn <= _T_76 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_77 = bits(_WIRE_5, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.flag <= _T_77 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_78 = bits(_WIRE_5, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.mask <= _T_78 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_79 = bits(_WIRE_5, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.asid <= _T_79 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    node _T_80 = bits(_WIRE_5, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    _WIRE_4.vpn <= _T_80 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:50]
    wire _WIRE_6 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    wire _WIRE_7 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_7 <= io.md[0] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_81 = bits(_WIRE_7, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.pteaddr <= _T_81 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_82 = bits(_WIRE_7, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.ppn <= _T_82 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_83 = bits(_WIRE_7, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.flag <= _T_83 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_84 = bits(_WIRE_7, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.mask <= _T_84 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_85 = bits(_WIRE_7, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.asid <= _T_85 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    node _T_86 = bits(_WIRE_7, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    _WIRE_6.vpn <= _T_86 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 513:82]
    wire _WIRE_8 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    wire _WIRE_9 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_9 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_87 = bits(_WIRE_9, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.pteaddr <= _T_87 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_88 = bits(_WIRE_9, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.ppn <= _T_88 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_89 = bits(_WIRE_9, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.flag <= _T_89 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_90 = bits(_WIRE_9, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.mask <= _T_90 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_91 = bits(_WIRE_9, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.asid <= _T_91 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    node _T_92 = bits(_WIRE_9, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    _WIRE_8.vpn <= _T_92 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:19]
    wire _WIRE_10 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    wire _WIRE_11 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_11 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_93 = bits(_WIRE_11, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.pteaddr <= _T_93 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_94 = bits(_WIRE_11, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.ppn <= _T_94 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_95 = bits(_WIRE_11, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.flag <= _T_95 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_96 = bits(_WIRE_11, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.mask <= _T_96 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_97 = bits(_WIRE_11, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.asid <= _T_97 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    node _T_98 = bits(_WIRE_11, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    _WIRE_10.vpn <= _T_98 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:50]
    wire _WIRE_12 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    wire _WIRE_13 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_13 <= io.md[1] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_99 = bits(_WIRE_13, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.pteaddr <= _T_99 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_100 = bits(_WIRE_13, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.ppn <= _T_100 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_101 = bits(_WIRE_13, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.flag <= _T_101 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_102 = bits(_WIRE_13, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.mask <= _T_102 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_103 = bits(_WIRE_13, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.asid <= _T_103 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    node _T_104 = bits(_WIRE_13, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    _WIRE_12.vpn <= _T_104 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 514:82]
    wire _WIRE_14 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    wire _WIRE_15 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_15 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_105 = bits(_WIRE_15, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.pteaddr <= _T_105 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_106 = bits(_WIRE_15, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.ppn <= _T_106 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_107 = bits(_WIRE_15, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.flag <= _T_107 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_108 = bits(_WIRE_15, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.mask <= _T_108 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_109 = bits(_WIRE_15, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.asid <= _T_109 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    node _T_110 = bits(_WIRE_15, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    _WIRE_14.vpn <= _T_110 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:19]
    wire _WIRE_16 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    wire _WIRE_17 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_17 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_111 = bits(_WIRE_17, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.pteaddr <= _T_111 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_112 = bits(_WIRE_17, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.ppn <= _T_112 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_113 = bits(_WIRE_17, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.flag <= _T_113 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_114 = bits(_WIRE_17, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.mask <= _T_114 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_115 = bits(_WIRE_17, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.asid <= _T_115 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    node _T_116 = bits(_WIRE_17, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    _WIRE_16.vpn <= _T_116 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:50]
    wire _WIRE_18 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    wire _WIRE_19 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_19 <= io.md[2] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_117 = bits(_WIRE_19, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.pteaddr <= _T_117 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_118 = bits(_WIRE_19, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.ppn <= _T_118 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_119 = bits(_WIRE_19, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.flag <= _T_119 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_120 = bits(_WIRE_19, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.mask <= _T_120 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_121 = bits(_WIRE_19, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.asid <= _T_121 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    node _T_122 = bits(_WIRE_19, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    _WIRE_18.vpn <= _T_122 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 515:82]
    wire _WIRE_20 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    wire _WIRE_21 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_21 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_123 = bits(_WIRE_21, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.pteaddr <= _T_123 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_124 = bits(_WIRE_21, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.ppn <= _T_124 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_125 = bits(_WIRE_21, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.flag <= _T_125 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_126 = bits(_WIRE_21, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.mask <= _T_126 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_127 = bits(_WIRE_21, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.asid <= _T_127 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    node _T_128 = bits(_WIRE_21, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    _WIRE_20.vpn <= _T_128 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:19]
    wire _WIRE_22 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    wire _WIRE_23 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_23 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_129 = bits(_WIRE_23, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.pteaddr <= _T_129 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_130 = bits(_WIRE_23, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.ppn <= _T_130 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_131 = bits(_WIRE_23, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.flag <= _T_131 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_132 = bits(_WIRE_23, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.mask <= _T_132 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_133 = bits(_WIRE_23, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.asid <= _T_133 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    node _T_134 = bits(_WIRE_23, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    _WIRE_22.vpn <= _T_134 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:50]
    wire _WIRE_24 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    wire _WIRE_25 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_25 <= io.md[3] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_135 = bits(_WIRE_25, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.pteaddr <= _T_135 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_136 = bits(_WIRE_25, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.ppn <= _T_136 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_137 = bits(_WIRE_25, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.flag <= _T_137 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_138 = bits(_WIRE_25, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.mask <= _T_138 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_139 = bits(_WIRE_25, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.asid <= _T_139 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    node _T_140 = bits(_WIRE_25, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    _WIRE_24.vpn <= _T_140 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 516:82]
    wire _WIRE_26 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    wire _WIRE_27 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_27 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_141 = bits(_WIRE_27, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.pteaddr <= _T_141 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_142 = bits(_WIRE_27, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.ppn <= _T_142 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_143 = bits(_WIRE_27, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.flag <= _T_143 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_144 = bits(_WIRE_27, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.mask <= _T_144 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_145 = bits(_WIRE_27, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.asid <= _T_145 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    node _T_146 = bits(_WIRE_27, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    _WIRE_26.vpn <= _T_146 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 519:85]
    wire _WIRE_28 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    wire _WIRE_29 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_29 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_147 = bits(_WIRE_29, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.pteaddr <= _T_147 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_148 = bits(_WIRE_29, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.ppn <= _T_148 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_149 = bits(_WIRE_29, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.flag <= _T_149 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_150 = bits(_WIRE_29, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.mask <= _T_150 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_151 = bits(_WIRE_29, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.asid <= _T_151 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    node _T_152 = bits(_WIRE_29, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    _WIRE_28.vpn <= _T_152 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:30]
    wire _WIRE_30 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    wire _WIRE_31 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_31 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_153 = bits(_WIRE_31, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.pteaddr <= _T_153 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_154 = bits(_WIRE_31, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.ppn <= _T_154 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_155 = bits(_WIRE_31, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.flag <= _T_155 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_156 = bits(_WIRE_31, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.mask <= _T_156 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_157 = bits(_WIRE_31, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.asid <= _T_157 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    node _T_158 = bits(_WIRE_31, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    _WIRE_30.vpn <= _T_158 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 520:73]
    wire _WIRE_32 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    wire _WIRE_33 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_33 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_159 = bits(_WIRE_33, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.pteaddr <= _T_159 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_160 = bits(_WIRE_33, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.ppn <= _T_160 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_161 = bits(_WIRE_33, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.flag <= _T_161 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_162 = bits(_WIRE_33, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.mask <= _T_162 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_163 = bits(_WIRE_33, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.asid <= _T_163 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    node _T_164 = bits(_WIRE_33, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    _WIRE_32.vpn <= _T_164 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:30]
    wire _WIRE_34 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    wire _WIRE_35 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_35 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_165 = bits(_WIRE_35, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.pteaddr <= _T_165 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_166 = bits(_WIRE_35, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.ppn <= _T_166 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_167 = bits(_WIRE_35, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.flag <= _T_167 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_168 = bits(_WIRE_35, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.mask <= _T_168 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_169 = bits(_WIRE_35, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.asid <= _T_169 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    node _T_170 = bits(_WIRE_35, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    _WIRE_34.vpn <= _T_170 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 521:73]
    wire _WIRE_36 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    wire _WIRE_37 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_37 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_171 = bits(_WIRE_37, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.pteaddr <= _T_171 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_172 = bits(_WIRE_37, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.ppn <= _T_172 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_173 = bits(_WIRE_37, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.flag <= _T_173 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_174 = bits(_WIRE_37, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.mask <= _T_174 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_175 = bits(_WIRE_37, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.asid <= _T_175 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    node _T_176 = bits(_WIRE_37, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    _WIRE_36.vpn <= _T_176 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:30]
    wire _WIRE_38 : { vpn : UInt<27>, asid : UInt<16>, mask : UInt<18>, flag : UInt<8>, ppn : UInt<44>, pteaddr : UInt<32>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    wire _WIRE_39 : UInt<145> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_39 <= io.mdWrite.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_177 = bits(_WIRE_39, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.pteaddr <= _T_177 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_178 = bits(_WIRE_39, 75, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.ppn <= _T_178 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_179 = bits(_WIRE_39, 83, 76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.flag <= _T_179 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_180 = bits(_WIRE_39, 101, 84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.mask <= _T_180 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_181 = bits(_WIRE_39, 117, 102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.asid <= _T_181 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    node _T_182 = bits(_WIRE_39, 144, 118) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]
    _WIRE_38.vpn <= _T_182 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 522:72]

  module EmbeddedTLBEmpty_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 531:14]

    io.out <= io.in @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 536:10]

  module EmbeddedTLBMD_1 :
    input clock : Clock
    input reset : Reset
    output io : { tlbmd : UInt<145>[4], flip write : { wen : UInt<1>, windex : UInt<4>, waymask : UInt<4>, wdata : UInt<145>}, flip rindex : UInt<4>, ready : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 44:14]

    cmem tlbmd : UInt<145>[4] [16] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 52:18]
    infer mport MPORT = tlbmd[io.rindex], clock @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 53:20]
    io.tlbmd <= MPORT @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 53:12]
    reg resetState : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 56:27]
    reg resetSet : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire resetFinish : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    resetFinish <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when resetState : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(resetSet, UInt<4>("hf")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(resetSet, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      resetSet <= _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      resetFinish <= wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    when resetFinish : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 58:22]
      resetState <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 58:35]
    node wen = mux(resetState, UInt<1>("h1"), io.write.wen) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 65:16]
    node setIdx = mux(resetState, resetSet, io.write.windex) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:19]
    node _waymask_T = mux(UInt<1>("h1"), UInt<4>("hf"), UInt<4>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 67:37]
    node waymask = mux(resetState, _waymask_T, io.write.waymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 67:20]
    node dataword = mux(resetState, UInt<1>("h0"), io.write.wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:21]
    wire wdata : UInt<145>[4] @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:22]
    wdata[0] <= dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:22]
    wdata[1] <= dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:22]
    wdata[2] <= dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:22]
    wdata[3] <= dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:22]
    when wen : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 71:14]
      node _T = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 71:51]
      node _T_1 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 71:51]
      node _T_2 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 71:51]
      node _T_3 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 71:51]
      write mport MPORT_1 = tlbmd[setIdx], clock
      when _T :
        MPORT_1[0] <= wdata[0]
      when _T_1 :
        MPORT_1[1] <= wdata[1]
      when _T_2 :
        MPORT_1[2] <= wdata[2]
      when _T_3 :
        MPORT_1[3] <= wdata[3]
    node _io_ready_T = eq(resetState, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 73:15]
    io.ready <= _io_ready_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 73:12]

  module EmbeddedTLB_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<1>, csrMMU : { flip priviledgeMode : UInt<2>, flip status_sum : UInt<1>, flip status_mxr : UInt<1>, loadPF : UInt<1>, storePF : UInt<1>, laf : UInt<1>, saf : UInt<1>}, flip cacheEmpty : UInt<1>, ipf : UInt<1>, iaf : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 40:14]

    wire satp : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 80:22]
    satp <= UInt<64>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 80:22]
    inst tlbExec of EmbeddedTLBExec_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 84:23]
    tlbExec.clock <= clock
    tlbExec.reset <= reset
    inst tlbEmpty of EmbeddedTLBEmpty_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 85:24]
    tlbEmpty.clock <= clock
    tlbEmpty.reset <= reset
    inst mdTLB of EmbeddedTLBMD_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 86:21]
    mdTLB.clock <= clock
    mdTLB.reset <= reset
    wire mdUpdate : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 87:22]
    wire _vmEnable_WIRE : { mode : UInt<4>, asid : UInt<16>, res : UInt<0>, ppn : UInt<44>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    wire _vmEnable_WIRE_1 : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    _vmEnable_WIRE_1 <= satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    node _vmEnable_T = bits(_vmEnable_WIRE_1, 43, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    _vmEnable_WIRE.ppn <= _vmEnable_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    _vmEnable_WIRE.res is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    node _vmEnable_T_1 = bits(_vmEnable_WIRE_1, 59, 44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    _vmEnable_WIRE.asid <= _vmEnable_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    node _vmEnable_T_2 = bits(_vmEnable_WIRE_1, 63, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    _vmEnable_WIRE.mode <= _vmEnable_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:31]
    node _vmEnable_T_3 = eq(_vmEnable_WIRE.mode, UInt<4>("h8")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:49]
    node _vmEnable_T_4 = lt(io.csrMMU.priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:86]
    node vmEnable = and(_vmEnable_T_3, _vmEnable_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:57]
    tlbExec.io.flush <= io.flush @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:20]
    tlbExec.io.satp <= satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:19]
    tlbExec.io.mem.resp <= io.mem.resp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:18]
    io.mem.req.bits <= tlbExec.io.mem.req.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:18]
    io.mem.req.valid <= tlbExec.io.mem.req.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:18]
    tlbExec.io.mem.req.ready <= io.mem.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:18]
    io.csrMMU.saf <= tlbExec.io.pf.saf @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    io.csrMMU.laf <= tlbExec.io.pf.laf @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    io.csrMMU.storePF <= tlbExec.io.pf.storePF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    io.csrMMU.loadPF <= tlbExec.io.pf.loadPF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    tlbExec.io.pf.status_mxr <= io.csrMMU.status_mxr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    tlbExec.io.pf.status_sum <= io.csrMMU.status_sum @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    tlbExec.io.pf.priviledgeMode <= io.csrMMU.priviledgeMode @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:17]
    reg r : UInt<145>[4], clock with :
      reset => (UInt<1>("h0"), r) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 96:29]
    when mdUpdate : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 96:29]
      r <= mdTLB.io.tlbmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 96:29]
    tlbExec.io.md <= r @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 96:17]
    tlbExec.io.mdReady <= mdTLB.io.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 97:22]
    wire _mdTLB_io_rindex_WIRE : { tag : UInt<23>, index : UInt<4>, off : UInt<12>} @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    wire _mdTLB_io_rindex_WIRE_1 : UInt<39> @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _mdTLB_io_rindex_WIRE_1 <= io.in.req.bits.addr @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _mdTLB_io_rindex_T = bits(_mdTLB_io_rindex_WIRE_1, 11, 0) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _mdTLB_io_rindex_WIRE.off <= _mdTLB_io_rindex_T @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _mdTLB_io_rindex_T_1 = bits(_mdTLB_io_rindex_WIRE_1, 15, 12) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _mdTLB_io_rindex_WIRE.index <= _mdTLB_io_rindex_T_1 @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    node _mdTLB_io_rindex_T_2 = bits(_mdTLB_io_rindex_WIRE_1, 38, 16) @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    _mdTLB_io_rindex_WIRE.tag <= _mdTLB_io_rindex_T_2 @[src/main/scala/nutcore/mem/TLB.scala 203:19]
    mdTLB.io.rindex <= _mdTLB_io_rindex_WIRE.index @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 98:19]
    mdTLB.io.write <= tlbExec.io.mdWrite @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 99:18]
    wire flushTLB : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 102:26]
    flushTLB <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 102:26]
    node _mdTLB_reset_T = asUInt(reset) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:24]
    node _mdTLB_reset_T_1 = or(_mdTLB_reset_T, flushTLB) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:31]
    mdTLB.reset <= _mdTLB_reset_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:15]
    node _reqIsLegalInstr_T = geq(io.in.req.bits.addr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _reqIsLegalInstr_T_1 = lt(io.in.req.bits.addr, UInt<31>("h40001000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _reqIsLegalInstr_T_2 = and(_reqIsLegalInstr_T, _reqIsLegalInstr_T_1) @[src/main/scala/nutcore/NutCore.scala 70:41]
    node _reqIsLegalInstr_T_3 = geq(io.in.req.bits.addr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _reqIsLegalInstr_T_4 = lt(io.in.req.bits.addr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _reqIsLegalInstr_T_5 = and(_reqIsLegalInstr_T_3, _reqIsLegalInstr_T_4) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _reqIsLegalInstr_WIRE : UInt<1>[2] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _reqIsLegalInstr_WIRE[0] <= _reqIsLegalInstr_T_2 @[src/main/scala/nutcore/NutCore.scala 70:12]
    _reqIsLegalInstr_WIRE[1] <= _reqIsLegalInstr_T_5 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node _reqIsLegalInstr_T_6 = cat(_reqIsLegalInstr_WIRE[1], _reqIsLegalInstr_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:60]
    node _reqIsLegalInstr_T_7 = orr(_reqIsLegalInstr_T_6) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node reqIsLegalInstr = or(vmEnable, _reqIsLegalInstr_T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 119:34]
    reg hasInflight : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 120:28]
    node _lastReqAddr_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _lastReqAddr_T_1 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 121:70]
    node _lastReqAddr_T_2 = and(_lastReqAddr_T, _lastReqAddr_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 121:67]
    reg lastReqAddr : UInt<39>, clock with :
      reset => (UInt<1>("h0"), lastReqAddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 121:30]
    when _lastReqAddr_T_2 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 121:30]
      lastReqAddr <= io.in.req.bits.addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 121:30]
    reg hasIllegalInflight : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 131:35]
    node _T = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_1 = or(_T, io.flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 132:25]
    when _T_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 132:38]
      hasIllegalInflight <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 133:24]
    else :
      node _T_2 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _T_3 = eq(io.flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 134:33]
      node _T_4 = and(_T_2, _T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 134:30]
      when _T_4 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 134:44]
        node _hasIllegalInflight_T = eq(reqIsLegalInstr, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 135:27]
        hasIllegalInflight <= _hasIllegalInflight_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 135:24]
    tlbEmpty.io.in.bits.wdata is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.bits.wmask is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.bits.cmd is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.bits.size is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.bits.addr is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.valid is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.in.ready is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 138:18]
    tlbEmpty.io.out.ready is invalid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 139:25]
    reg valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:24]
    when tlbExec.io.isFinish : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 108:25]
      valid <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 108:33]
    node _T_5 = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 109:22]
    node _T_6 = and(_T_5, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 109:37]
    when _T_6 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 109:50]
      valid <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 109:58]
    when io.flush : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:20]
      valid <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:28]
    io.in.req.ready <= tlbExec.io.in.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:16]
    node _tlbExec_io_in_bits_T = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:51]
    reg tlbExec_io_in_bits_r : { addr : UInt<39>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:28]
    when _tlbExec_io_in_bits_T : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:28]
      tlbExec_io_in_bits_r <= io.in.req.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:28]
    tlbExec.io.in.bits <= tlbExec_io_in_bits_r @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:16]
    tlbExec.io.in.valid <= valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 114:17]
    node _mdUpdate_T = and(io.in.req.valid, tlbExec.io.in.ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:26]
    mdUpdate <= _mdUpdate_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:12]
    node _T_7 = and(tlbEmpty.io.out.ready, tlbEmpty.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg valid_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/Pipeline.scala 24:24]
    when _T_7 : @[src/main/scala/utils/Pipeline.scala 25:25]
      valid_1 <= UInt<1>("h0") @[src/main/scala/utils/Pipeline.scala 25:33]
    node _T_8 = and(tlbExec.io.out.valid, tlbEmpty.io.in.ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    when _T_8 : @[src/main/scala/utils/Pipeline.scala 26:38]
      valid_1 <= UInt<1>("h1") @[src/main/scala/utils/Pipeline.scala 26:46]
    when io.flush : @[src/main/scala/utils/Pipeline.scala 27:20]
      valid_1 <= UInt<1>("h0") @[src/main/scala/utils/Pipeline.scala 27:28]
    tlbExec.io.out.ready <= tlbEmpty.io.in.ready @[src/main/scala/utils/Pipeline.scala 29:16]
    node _tlbEmpty_io_in_bits_T = and(tlbExec.io.out.valid, tlbEmpty.io.in.ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg tlbEmpty_io_in_bits_r : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, clock with :
      reset => (UInt<1>("h0"), tlbEmpty_io_in_bits_r) @[src/main/scala/utils/Pipeline.scala 30:28]
    when _tlbEmpty_io_in_bits_T : @[src/main/scala/utils/Pipeline.scala 30:28]
      tlbEmpty_io_in_bits_r <= tlbExec.io.out.bits @[src/main/scala/utils/Pipeline.scala 30:28]
    tlbEmpty.io.in.bits.wdata <= tlbEmpty_io_in_bits_r.wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    tlbEmpty.io.in.bits.wmask <= tlbEmpty_io_in_bits_r.wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    tlbEmpty.io.in.bits.cmd <= tlbEmpty_io_in_bits_r.cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    tlbEmpty.io.in.bits.size <= tlbEmpty_io_in_bits_r.size @[src/main/scala/utils/Pipeline.scala 30:16]
    tlbEmpty.io.in.bits.addr <= tlbEmpty_io_in_bits_r.addr @[src/main/scala/utils/Pipeline.scala 30:16]
    tlbEmpty.io.in.valid <= valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    node _T_9 = eq(vmEnable, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 144:8]
    when _T_9 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 144:19]
      tlbExec.io.out.ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 145:26]
      tlbEmpty.io.out.ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 147:29]
      io.out.req.valid <= io.in.req.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 148:24]
      io.in.req.ready <= io.out.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 149:23]
      io.csrMMU.loadPF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 150:24]
      io.csrMMU.storePF <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 151:25]
      io.csrMMU.laf <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 152:21]
      io.csrMMU.saf <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 153:21]
      node _io_out_req_bits_addr_T = bits(io.in.req.bits.addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 162:48]
      io.out.req.bits.addr <= _io_out_req_bits_addr_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 162:26]
      io.out.req.bits.size <= io.in.req.bits.size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 163:26]
      io.out.req.bits.cmd <= io.in.req.bits.cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 164:25]
      io.out.req.bits.wmask <= io.in.req.bits.wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 165:27]
      io.out.req.bits.wdata <= io.in.req.bits.wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 166:27]
    else :
      io.out.req.bits <= tlbEmpty.io.out.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 169:41]
      io.out.req.valid <= tlbEmpty.io.out.valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 169:41]
      tlbEmpty.io.out.ready <= io.out.req.ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 169:41]
    io.in.resp <= io.out.resp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 172:15]
    node _alreadyOutFinish_T = eq(tlbExec.io.out.ready, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 176:79]
    node _alreadyOutFinish_T_1 = and(tlbExec.io.out.valid, _alreadyOutFinish_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 176:76]
    reg alreadyOutFinish : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 176:37]
    when _alreadyOutFinish_T_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 176:37]
      alreadyOutFinish <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 176:37]
    node _T_10 = and(tlbExec.io.out.ready, tlbExec.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_11 = and(alreadyOutFinish, _T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 177:27]
    when _T_11 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 177:53]
      alreadyOutFinish <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 177:72]
    wire scIsSuccess : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:31]
    scIsSuccess <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:31]
    node _tlbFinish_T = eq(alreadyOutFinish, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 180:46]
    node _tlbFinish_T_1 = and(tlbExec.io.out.valid, _tlbFinish_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 180:43]
    node _tlbFinish_T_2 = or(tlbExec.io.pf.loadPF, tlbExec.io.pf.storePF) @[src/main/scala/nutcore/Bundle.scala 134:23]
    node _tlbFinish_T_3 = or(tlbExec.io.pf.laf, tlbExec.io.pf.saf) @[src/main/scala/nutcore/Bundle.scala 135:24]
    node _tlbFinish_T_4 = or(_tlbFinish_T_2, _tlbFinish_T_3) @[src/main/scala/nutcore/Bundle.scala 136:35]
    node _tlbFinish_T_5 = or(_tlbFinish_T_1, _tlbFinish_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 180:65]
    node _tlbFinish_T_6 = eq(scIsSuccess, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 180:98]
    node tlbFinish = or(_tlbFinish_T_5, _tlbFinish_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 180:95]
    node _T_12 = or(io.csrMMU.loadPF, io.csrMMU.storePF) @[src/main/scala/nutcore/Bundle.scala 134:23]
    node _T_13 = or(io.csrMMU.laf, io.csrMMU.saf) @[src/main/scala/nutcore/Bundle.scala 135:24]
    node _io_ipf_T = and(vmEnable, tlbExec.io.ipf) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:22]
    node _io_ipf_T_1 = and(_io_ipf_T, io.cacheEmpty) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:40]
    io.ipf <= _io_ipf_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:10]
    node _io_iaf_T = mux(vmEnable, tlbExec.io.iaf, hasIllegalInflight) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 212:16]
    io.iaf <= _io_iaf_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 212:10]

  module PTERequestFilter_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip u : UInt<1>} @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 549:14]

    io.out <= io.in @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 556:10]
    reg hasInflight : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 559:28]
    node _isLegal_T = geq(io.in.req.bits.addr, UInt<32>("h80000000")) @[src/main/scala/nutcore/NutCore.scala 70:31]
    node _isLegal_T_1 = lt(io.in.req.bits.addr, UInt<33>("h100000000")) @[src/main/scala/nutcore/NutCore.scala 70:49]
    node _isLegal_T_2 = and(_isLegal_T, _isLegal_T_1) @[src/main/scala/nutcore/NutCore.scala 70:41]
    wire _isLegal_WIRE : UInt<1>[1] @[src/main/scala/nutcore/NutCore.scala 70:12]
    _isLegal_WIRE[0] <= _isLegal_T_2 @[src/main/scala/nutcore/NutCore.scala 70:12]
    node isLegal = orr(_isLegal_WIRE[0]) @[src/main/scala/nutcore/NutCore.scala 70:67]
    node _io_out_req_valid_T = and(io.in.req.valid, isLegal) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 561:39]
    io.out.req.valid <= _io_out_req_valid_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 561:20]
    node _io_in_req_ready_T = eq(hasInflight, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 562:53]
    node _io_in_req_ready_T_1 = mux(isLegal, io.out.req.ready, _io_in_req_ready_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 562:25]
    io.in.req.ready <= _io_in_req_ready_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 562:19]
    node _hasInflight_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _hasInflight_T_1 = eq(isLegal, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 564:36]
    node _hasInflight_T_2 = and(_hasInflight_T, _hasInflight_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 564:33]
    hasInflight <= _hasInflight_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 564:15]
    node _request_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _request_T_1 = eq(isLegal, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 565:61]
    node _request_T_2 = and(_request_T, _request_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 565:58]
    reg request : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, clock with :
      reset => (UInt<1>("h0"), request) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 565:26]
    when _request_T_2 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 565:26]
      request <= io.in.req.bits @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 565:26]
    node _T = eq(io.out.resp.valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 566:9]
    node _T_1 = and(_T, hasInflight) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 566:28]
    when _T_1 : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 566:44]
      io.in.resp.valid <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 567:22]
      io.in.resp.bits.cmd <= request.cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 568:25]
      node io_in_resp_bits_rdata_hi = cat(UInt<3>("h7"), io.u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 570:33]
      node _io_in_resp_bits_rdata_T = cat(io_in_resp_bits_rdata_hi, UInt<4>("hf")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 570:33]
      io.in.resp.bits.rdata <= _io_in_resp_bits_rdata_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 570:27]
      when io.in.resp.ready : @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 577:29]
        hasInflight <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 578:19]


  module Cache_fake_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip flush : UInt<2>, out : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, empty : UInt<1>} @[src/main/scala/nutcore/mem/Cache.scala 124:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 558:22]
    node _ismmio_T = xor(io.in.req.bits.addr, UInt<30>("h30000000")) @[src/main/scala/nutcore/NutCore.scala 114:11]
    node _ismmio_T_1 = bits(_ismmio_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 114:24]
    node _ismmio_T_2 = eq(_ismmio_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 114:44]
    node _ismmio_T_3 = xor(io.in.req.bits.addr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 114:11]
    node _ismmio_T_4 = bits(_ismmio_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 114:24]
    node _ismmio_T_5 = eq(_ismmio_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 114:44]
    node ismmio = or(_ismmio_T_2, _ismmio_T_5) @[src/main/scala/nutcore/NutCore.scala 115:15]
    node _ismmioRec_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg ismmioRec : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ismmioRec) @[src/main/scala/nutcore/mem/Cache.scala 561:28]
    when _ismmioRec_T : @[src/main/scala/nutcore/mem/Cache.scala 561:28]
      ismmioRec <= ismmio @[src/main/scala/nutcore/mem/Cache.scala 561:28]
    reg needFlush : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 566:26]
    node _T = bits(io.flush, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 567:17]
    node _T_1 = neq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 567:31]
    node _T_2 = and(_T, _T_1) @[src/main/scala/nutcore/mem/Cache.scala 567:21]
    when _T_2 : @[src/main/scala/nutcore/mem/Cache.scala 567:44]
      needFlush <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 567:56]
    node _T_3 = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 568:15]
    node _T_4 = and(_T_3, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 568:26]
    when _T_4 : @[src/main/scala/nutcore/mem/Cache.scala 568:40]
      needFlush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/Cache.scala 568:52]
    node _alreadyOutFire_T = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg alreadyOutFire : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 570:33]
    when _alreadyOutFire_T : @[src/main/scala/nutcore/mem/Cache.scala 570:33]
      alreadyOutFire <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 570:33]
    node _T_5 = eq(UInt<3>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
    when _T_5 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
      alreadyOutFire <= UInt<1>("h0") @[src/main/scala/nutcore/mem/Cache.scala 574:22]
      node _T_6 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _T_7 = bits(io.flush, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 575:42]
      node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 575:33]
      node _T_9 = and(_T_6, _T_8) @[src/main/scala/nutcore/mem/Cache.scala 575:30]
      when _T_9 : @[src/main/scala/nutcore/mem/Cache.scala 575:47]
        node _state_T = mux(ismmio, UInt<3>("h3"), UInt<3>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 575:61]
        state <= _state_T @[src/main/scala/nutcore/mem/Cache.scala 575:55]
    else :
      node _T_10 = eq(UInt<3>("h1"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
      when _T_10 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
        node _T_11 = and(io.out.mem.req.ready, io.out.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        when _T_11 : @[src/main/scala/nutcore/mem/Cache.scala 578:36]
          state <= UInt<3>("h2") @[src/main/scala/nutcore/mem/Cache.scala 578:44]
      else :
        node _T_12 = eq(UInt<3>("h2"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
        when _T_12 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
          node _T_13 = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_13 : @[src/main/scala/nutcore/mem/Cache.scala 581:37]
            state <= UInt<3>("h5") @[src/main/scala/nutcore/mem/Cache.scala 581:45]
        else :
          node _T_14 = eq(UInt<3>("h3"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
          when _T_14 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
            node _T_15 = and(io.mmio.req.ready, io.mmio.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
            when _T_15 : @[src/main/scala/nutcore/mem/Cache.scala 584:33]
              state <= UInt<3>("h4") @[src/main/scala/nutcore/mem/Cache.scala 584:41]
          else :
            node _T_16 = eq(UInt<3>("h4"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
            when _T_16 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
              node _T_17 = and(io.mmio.resp.ready, io.mmio.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
              node _T_18 = or(_T_17, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 587:33]
              when _T_18 : @[src/main/scala/nutcore/mem/Cache.scala 587:52]
                state <= UInt<3>("h5") @[src/main/scala/nutcore/mem/Cache.scala 587:60]
            else :
              node _T_19 = eq(UInt<3>("h5"), state) @[src/main/scala/nutcore/mem/Cache.scala 572:18]
              when _T_19 : @[src/main/scala/nutcore/mem/Cache.scala 572:18]
                node _T_20 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
                node _T_21 = or(_T_20, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 590:31]
                node _T_22 = or(_T_21, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 590:44]
                when _T_22 : @[src/main/scala/nutcore/mem/Cache.scala 590:63]
                  state <= UInt<3>("h0") @[src/main/scala/nutcore/mem/Cache.scala 590:71]
    node _reqaddr_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg reqaddr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reqaddr) @[src/main/scala/nutcore/mem/Cache.scala 594:26]
    when _reqaddr_T : @[src/main/scala/nutcore/mem/Cache.scala 594:26]
      reqaddr <= io.in.req.bits.addr @[src/main/scala/nutcore/mem/Cache.scala 594:26]
    node _cmd_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), cmd) @[src/main/scala/nutcore/mem/Cache.scala 595:22]
    when _cmd_T : @[src/main/scala/nutcore/mem/Cache.scala 595:22]
      cmd <= io.in.req.bits.cmd @[src/main/scala/nutcore/mem/Cache.scala 595:22]
    node _size_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), size) @[src/main/scala/nutcore/mem/Cache.scala 596:23]
    when _size_T : @[src/main/scala/nutcore/mem/Cache.scala 596:23]
      size <= io.in.req.bits.size @[src/main/scala/nutcore/mem/Cache.scala 596:23]
    node _wdata_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), wdata) @[src/main/scala/nutcore/mem/Cache.scala 597:24]
    when _wdata_T : @[src/main/scala/nutcore/mem/Cache.scala 597:24]
      wdata <= io.in.req.bits.wdata @[src/main/scala/nutcore/mem/Cache.scala 597:24]
    node _wmask_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), wmask) @[src/main/scala/nutcore/mem/Cache.scala 598:24]
    when _wmask_T : @[src/main/scala/nutcore/mem/Cache.scala 598:24]
      wmask <= io.in.req.bits.wmask @[src/main/scala/nutcore/mem/Cache.scala 598:24]
    node _io_in_req_ready_T = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 600:29]
    io.in.req.ready <= _io_in_req_ready_T @[src/main/scala/nutcore/mem/Cache.scala 600:19]
    node _io_in_resp_valid_T = eq(state, UInt<3>("h5")) @[src/main/scala/nutcore/mem/Cache.scala 601:30]
    node _io_in_resp_valid_T_1 = eq(needFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 601:51]
    node _io_in_resp_valid_T_2 = and(_io_in_resp_valid_T, _io_in_resp_valid_T_1) @[src/main/scala/nutcore/mem/Cache.scala 601:47]
    io.in.resp.valid <= _io_in_resp_valid_T_2 @[src/main/scala/nutcore/mem/Cache.scala 601:20]
    node _mmiordata_T = and(io.mmio.resp.ready, io.mmio.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg mmiordata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mmiordata) @[src/main/scala/nutcore/mem/Cache.scala 603:28]
    when _mmiordata_T : @[src/main/scala/nutcore/mem/Cache.scala 603:28]
      mmiordata <= io.mmio.resp.bits.rdata @[src/main/scala/nutcore/mem/Cache.scala 603:28]
    node _mmiocmd_T = and(io.mmio.resp.ready, io.mmio.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg mmiocmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), mmiocmd) @[src/main/scala/nutcore/mem/Cache.scala 604:26]
    when _mmiocmd_T : @[src/main/scala/nutcore/mem/Cache.scala 604:26]
      mmiocmd <= io.mmio.resp.bits.cmd @[src/main/scala/nutcore/mem/Cache.scala 604:26]
    node _memrdata_T = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg memrdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), memrdata) @[src/main/scala/nutcore/mem/Cache.scala 605:27]
    when _memrdata_T : @[src/main/scala/nutcore/mem/Cache.scala 605:27]
      memrdata <= io.out.mem.resp.bits.rdata @[src/main/scala/nutcore/mem/Cache.scala 605:27]
    node _memcmd_T = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg memcmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), memcmd) @[src/main/scala/nutcore/mem/Cache.scala 606:25]
    when _memcmd_T : @[src/main/scala/nutcore/mem/Cache.scala 606:25]
      memcmd <= io.out.mem.resp.bits.cmd @[src/main/scala/nutcore/mem/Cache.scala 606:25]
    node _io_in_resp_bits_rdata_T = mux(ismmioRec, mmiordata, memrdata) @[src/main/scala/nutcore/mem/Cache.scala 608:31]
    io.in.resp.bits.rdata <= _io_in_resp_bits_rdata_T @[src/main/scala/nutcore/mem/Cache.scala 608:25]
    node _io_in_resp_bits_cmd_T = mux(ismmioRec, mmiocmd, memcmd) @[src/main/scala/nutcore/mem/Cache.scala 609:29]
    io.in.resp.bits.cmd <= _io_in_resp_bits_cmd_T @[src/main/scala/nutcore/mem/Cache.scala 609:23]
    node _memuser_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg memuser : UInt<1>, clock with :
      reset => (UInt<1>("h0"), memuser) @[src/main/scala/nutcore/mem/Cache.scala 611:26]
    when _memuser_T : @[src/main/scala/nutcore/mem/Cache.scala 611:26]
      memuser <= UInt<1>("h0") @[src/main/scala/nutcore/mem/Cache.scala 611:26]
    io.out.mem.req.bits.addr <= reqaddr @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io.out.mem.req.bits.cmd <= cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io.out.mem.req.bits.size <= size @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io.out.mem.req.bits.wdata <= wdata @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io.out.mem.req.bits.wmask <= wmask @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node _io_out_mem_req_valid_T = eq(state, UInt<3>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 617:34]
    io.out.mem.req.valid <= _io_out_mem_req_valid_T @[src/main/scala/nutcore/mem/Cache.scala 617:24]
    io.out.mem.resp.ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 618:25]
    io.mmio.req.bits.addr <= reqaddr @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io.mmio.req.bits.cmd <= cmd @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io.mmio.req.bits.size <= size @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io.mmio.req.bits.wdata <= wdata @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io.mmio.req.bits.wmask <= wmask @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node _io_mmio_req_valid_T = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 623:31]
    io.mmio.req.valid <= _io_mmio_req_valid_T @[src/main/scala/nutcore/mem/Cache.scala 623:21]
    io.mmio.resp.ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 624:22]
    io.empty <= UInt<1>("h0") @[src/main/scala/nutcore/mem/Cache.scala 626:12]
    io.out.coh.resp.bits.rdata is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.resp.bits.cmd is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.resp.valid is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.resp.ready is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.bits.wdata is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.bits.wmask is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.bits.cmd is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.bits.size is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.bits.addr is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.valid is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    io.out.coh.req.ready is invalid @[src/main/scala/nutcore/mem/Cache.scala 627:14]
    node _T_23 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_24 = and(io.out.mem.req.ready, io.out.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_25 = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_26 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]

  module NutCore :
    input clock : Clock
    input reset : Reset
    output io : { imem : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}}, dmem : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip frontend : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/nutcore/NutCore.scala 125:14]

    inst frontend of Frontend_inorder @[src/main/scala/nutcore/NutCore.scala 131:34]
    frontend.clock <= clock
    frontend.reset <= reset
    inst backend of Backend_inorder @[src/main/scala/nutcore/NutCore.scala 174:25]
    backend.clock <= clock
    backend.reset <= reset
    node _T = bits(frontend.io.flushVec, 1, 1) @[src/main/scala/nutcore/NutCore.scala 176:138]
    wire _dataBuffer_WIRE : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}} @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.data.imm <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.data.src2 <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.data.src1 <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.isBlocked <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.noSpecExec <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.isSrc2Forward <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.isSrc1Forward <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.isNutCoreTrap <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.rfDest <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.rfWen <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.rfSrc2 <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.rfSrc1 <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.fuOpType <= UInt<7>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.fuType <= UInt<3>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.src2Type <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.ctrl.src1Type <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.isExit <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.isBranch <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.runahead_checkpoint_id <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.crossBoundaryFault <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.isRVC <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.brIdx <= UInt<4>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[0] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[1] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[2] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[3] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[4] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[5] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[6] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[7] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[8] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[9] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[10] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.intrVec[11] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[0] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[1] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[2] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[3] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[4] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[5] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[6] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[7] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[8] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[9] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[10] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[11] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[12] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[13] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[14] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.exceptionVec[15] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.redirect.valid <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.redirect.rtype <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.redirect.target <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.pnpc <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.pc <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE.cf.instr <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_1 : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}} @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.data.imm <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.data.src2 <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.data.src1 <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.isBlocked <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.noSpecExec <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.isSrc2Forward <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.isSrc1Forward <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.isNutCoreTrap <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.rfDest <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.rfWen <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.rfSrc2 <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.rfSrc1 <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.fuOpType <= UInt<7>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.fuType <= UInt<3>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.src2Type <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.ctrl.src1Type <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.isExit <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.isBranch <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.runahead_checkpoint_id <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.crossBoundaryFault <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.isRVC <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.brIdx <= UInt<4>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[0] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[1] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[2] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[3] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[4] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[5] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[6] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[7] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[8] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[9] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[10] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.intrVec[11] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[0] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[1] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[2] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[3] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[4] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[5] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[6] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[7] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[8] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[9] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[10] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[11] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[12] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[13] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[14] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.exceptionVec[15] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.redirect.valid <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.redirect.rtype <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.redirect.target <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.pnpc <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.pc <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_1.cf.instr <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_2 : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}} @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.data.imm <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.data.src2 <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.data.src1 <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.isBlocked <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.noSpecExec <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.isSrc2Forward <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.isSrc1Forward <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.isNutCoreTrap <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.rfDest <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.rfWen <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.rfSrc2 <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.rfSrc1 <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.fuOpType <= UInt<7>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.fuType <= UInt<3>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.src2Type <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.ctrl.src1Type <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.isExit <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.isBranch <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.runahead_checkpoint_id <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.crossBoundaryFault <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.isRVC <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.brIdx <= UInt<4>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[0] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[1] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[2] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[3] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[4] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[5] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[6] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[7] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[8] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[9] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[10] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.intrVec[11] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[0] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[1] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[2] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[3] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[4] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[5] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[6] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[7] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[8] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[9] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[10] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[11] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[12] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[13] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[14] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.exceptionVec[15] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.redirect.valid <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.redirect.rtype <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.redirect.target <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.pnpc <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.pc <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_2.cf.instr <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_3 : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}} @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.data.imm <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.data.src2 <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.data.src1 <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.isBlocked <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.noSpecExec <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.isSrc2Forward <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.isSrc1Forward <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.isNutCoreTrap <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.rfDest <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.rfWen <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.rfSrc2 <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.rfSrc1 <= UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.fuOpType <= UInt<7>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.fuType <= UInt<3>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.src2Type <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.ctrl.src1Type <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.isExit <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.isBranch <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.runahead_checkpoint_id <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.crossBoundaryFault <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.isRVC <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.brIdx <= UInt<4>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[0] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[1] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[2] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[3] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[4] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[5] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[6] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[7] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[8] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[9] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[10] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.intrVec[11] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[0] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[1] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[2] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[3] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[4] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[5] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[6] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[7] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[8] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[9] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[10] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[11] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[12] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[13] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[14] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.exceptionVec[15] <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.redirect.valid <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.redirect.rtype <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.redirect.target <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.pnpc <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.pc <= UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    _dataBuffer_WIRE_3.cf.instr <= UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:71]
    wire _dataBuffer_WIRE_4 : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}[4] @[src/main/scala/utils/PipelineVector.scala 29:37]
    _dataBuffer_WIRE_4[0] <= _dataBuffer_WIRE @[src/main/scala/utils/PipelineVector.scala 29:37]
    _dataBuffer_WIRE_4[1] <= _dataBuffer_WIRE_1 @[src/main/scala/utils/PipelineVector.scala 29:37]
    _dataBuffer_WIRE_4[2] <= _dataBuffer_WIRE_2 @[src/main/scala/utils/PipelineVector.scala 29:37]
    _dataBuffer_WIRE_4[3] <= _dataBuffer_WIRE_3 @[src/main/scala/utils/PipelineVector.scala 29:37]
    reg dataBuffer : { cf : { instr : UInt<64>, pc : UInt<39>, pnpc : UInt<39>, redirect : { target : UInt<39>, rtype : UInt<1>, valid : UInt<1>}, exceptionVec : UInt<1>[16], intrVec : UInt<1>[12], brIdx : UInt<4>, isRVC : UInt<1>, crossBoundaryFault : UInt<1>, runahead_checkpoint_id : UInt<64>, isBranch : UInt<1>, isExit : UInt<1>}, ctrl : { src1Type : UInt<1>, src2Type : UInt<1>, fuType : UInt<3>, fuOpType : UInt<7>, rfSrc1 : UInt<5>, rfSrc2 : UInt<5>, rfWen : UInt<1>, rfDest : UInt<5>, isNutCoreTrap : UInt<1>, isSrc1Forward : UInt<1>, isSrc2Forward : UInt<1>, noSpecExec : UInt<1>, isBlocked : UInt<1>}, data : { src1 : UInt<64>, src2 : UInt<64>, imm : UInt<64>}}[4], clock with :
      reset => (reset, _dataBuffer_WIRE_4) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg ringBufferHead : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/utils/PipelineVector.scala 30:33]
    reg ringBufferTail : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/utils/PipelineVector.scala 31:33]
    node ringBufferEmpty = eq(ringBufferHead, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 32:42]
    node _ringBufferAllowin_T = add(ringBufferHead, UInt<1>("h1")) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_1 = tail(_ringBufferAllowin_T, 1) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_2 = neq(_ringBufferAllowin_T_1, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 33:74]
    node _ringBufferAllowin_T_3 = add(ringBufferHead, UInt<2>("h2")) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_4 = tail(_ringBufferAllowin_T_3, 1) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_5 = neq(_ringBufferAllowin_T_4, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 33:74]
    node _ringBufferAllowin_T_6 = and(_ringBufferAllowin_T_5, UInt<1>("h1")) @[src/main/scala/utils/PipelineVector.scala 33:124]
    node ringBufferAllowin = and(_ringBufferAllowin_T_2, _ringBufferAllowin_T_6) @[src/main/scala/utils/PipelineVector.scala 33:124]
    wire needEnqueue : UInt<1>[2] @[src/main/scala/utils/PipelineVector.scala 36:27]
    needEnqueue[0] <= frontend.io.out[0].valid @[src/main/scala/utils/PipelineVector.scala 37:20]
    needEnqueue[1] <= frontend.io.out[1].valid @[src/main/scala/utils/PipelineVector.scala 38:20]
    node enqueueSize = add(needEnqueue[0], needEnqueue[1]) @[src/main/scala/utils/PipelineVector.scala 40:44]
    node enqueueFire_0 = geq(enqueueSize, UInt<1>("h1")) @[src/main/scala/utils/PipelineVector.scala 41:53]
    node enqueueFire_1 = geq(enqueueSize, UInt<2>("h2")) @[src/main/scala/utils/PipelineVector.scala 41:53]
    node _wen_T = and(frontend.io.out[0].ready, frontend.io.out[0].valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wen_T_1 = and(frontend.io.out[1].ready, frontend.io.out[1].valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node wen = or(_wen_T, _wen_T_1) @[src/main/scala/utils/PipelineVector.scala 43:26]
    when wen : @[src/main/scala/utils/PipelineVector.scala 44:14]
      when enqueueFire_0 : @[src/main/scala/utils/PipelineVector.scala 45:29]
        node _T_1 = add(UInt<1>("h0"), ringBufferHead) @[src/main/scala/utils/PipelineVector.scala 45:45]
        node _T_2 = tail(_T_1, 1) @[src/main/scala/utils/PipelineVector.scala 45:45]
        node _dataBuffer_T = mux(needEnqueue[0], frontend.io.out[0].bits, frontend.io.out[1].bits) @[src/main/scala/utils/PipelineVector.scala 45:69]
        dataBuffer[_T_2] <= _dataBuffer_T @[src/main/scala/utils/PipelineVector.scala 45:63]
      when enqueueFire_1 : @[src/main/scala/utils/PipelineVector.scala 46:29]
        node _T_3 = add(UInt<1>("h1"), ringBufferHead) @[src/main/scala/utils/PipelineVector.scala 46:45]
        node _T_4 = tail(_T_3, 1) @[src/main/scala/utils/PipelineVector.scala 46:45]
        dataBuffer[_T_4] <= frontend.io.out[1].bits @[src/main/scala/utils/PipelineVector.scala 46:63]
      node _ringBufferHead_T = add(ringBufferHead, enqueueSize) @[src/main/scala/utils/PipelineVector.scala 47:42]
      node _ringBufferHead_T_1 = tail(_ringBufferHead_T, 1) @[src/main/scala/utils/PipelineVector.scala 47:42]
      ringBufferHead <= _ringBufferHead_T_1 @[src/main/scala/utils/PipelineVector.scala 47:24]
    node _frontend_io_out_0_ready_T = eq(frontend.io.out[0].valid, UInt<1>("h0")) @[src/main/scala/utils/PipelineVector.scala 50:39]
    node _frontend_io_out_0_ready_T_1 = or(ringBufferAllowin, _frontend_io_out_0_ready_T) @[src/main/scala/utils/PipelineVector.scala 50:36]
    frontend.io.out[0].ready <= _frontend_io_out_0_ready_T_1 @[src/main/scala/utils/PipelineVector.scala 50:15]
    node _frontend_io_out_1_ready_T = eq(frontend.io.out[1].valid, UInt<1>("h0")) @[src/main/scala/utils/PipelineVector.scala 51:39]
    node _frontend_io_out_1_ready_T_1 = or(ringBufferAllowin, _frontend_io_out_1_ready_T) @[src/main/scala/utils/PipelineVector.scala 51:36]
    frontend.io.out[1].ready <= _frontend_io_out_1_ready_T_1 @[src/main/scala/utils/PipelineVector.scala 51:15]
    backend.io.in[0].bits.data.imm <= dataBuffer[ringBufferTail].data.imm @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.data.src2 <= dataBuffer[ringBufferTail].data.src2 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.data.src1 <= dataBuffer[ringBufferTail].data.src1 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.isBlocked <= dataBuffer[ringBufferTail].ctrl.isBlocked @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.noSpecExec <= dataBuffer[ringBufferTail].ctrl.noSpecExec @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.isSrc2Forward <= dataBuffer[ringBufferTail].ctrl.isSrc2Forward @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.isSrc1Forward <= dataBuffer[ringBufferTail].ctrl.isSrc1Forward @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.isNutCoreTrap <= dataBuffer[ringBufferTail].ctrl.isNutCoreTrap @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.rfDest <= dataBuffer[ringBufferTail].ctrl.rfDest @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.rfWen <= dataBuffer[ringBufferTail].ctrl.rfWen @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.rfSrc2 <= dataBuffer[ringBufferTail].ctrl.rfSrc2 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.rfSrc1 <= dataBuffer[ringBufferTail].ctrl.rfSrc1 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.fuOpType <= dataBuffer[ringBufferTail].ctrl.fuOpType @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.fuType <= dataBuffer[ringBufferTail].ctrl.fuType @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.src2Type <= dataBuffer[ringBufferTail].ctrl.src2Type @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.ctrl.src1Type <= dataBuffer[ringBufferTail].ctrl.src1Type @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.isExit <= dataBuffer[ringBufferTail].cf.isExit @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.isBranch <= dataBuffer[ringBufferTail].cf.isBranch @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.runahead_checkpoint_id <= dataBuffer[ringBufferTail].cf.runahead_checkpoint_id @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.crossBoundaryFault <= dataBuffer[ringBufferTail].cf.crossBoundaryFault @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.isRVC <= dataBuffer[ringBufferTail].cf.isRVC @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.brIdx <= dataBuffer[ringBufferTail].cf.brIdx @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[0] <= dataBuffer[ringBufferTail].cf.intrVec[0] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[1] <= dataBuffer[ringBufferTail].cf.intrVec[1] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[2] <= dataBuffer[ringBufferTail].cf.intrVec[2] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[3] <= dataBuffer[ringBufferTail].cf.intrVec[3] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[4] <= dataBuffer[ringBufferTail].cf.intrVec[4] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[5] <= dataBuffer[ringBufferTail].cf.intrVec[5] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[6] <= dataBuffer[ringBufferTail].cf.intrVec[6] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[7] <= dataBuffer[ringBufferTail].cf.intrVec[7] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[8] <= dataBuffer[ringBufferTail].cf.intrVec[8] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[9] <= dataBuffer[ringBufferTail].cf.intrVec[9] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[10] <= dataBuffer[ringBufferTail].cf.intrVec[10] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.intrVec[11] <= dataBuffer[ringBufferTail].cf.intrVec[11] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[0] <= dataBuffer[ringBufferTail].cf.exceptionVec[0] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[1] <= dataBuffer[ringBufferTail].cf.exceptionVec[1] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[2] <= dataBuffer[ringBufferTail].cf.exceptionVec[2] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[3] <= dataBuffer[ringBufferTail].cf.exceptionVec[3] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[4] <= dataBuffer[ringBufferTail].cf.exceptionVec[4] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[5] <= dataBuffer[ringBufferTail].cf.exceptionVec[5] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[6] <= dataBuffer[ringBufferTail].cf.exceptionVec[6] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[7] <= dataBuffer[ringBufferTail].cf.exceptionVec[7] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[8] <= dataBuffer[ringBufferTail].cf.exceptionVec[8] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[9] <= dataBuffer[ringBufferTail].cf.exceptionVec[9] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[10] <= dataBuffer[ringBufferTail].cf.exceptionVec[10] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[11] <= dataBuffer[ringBufferTail].cf.exceptionVec[11] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[12] <= dataBuffer[ringBufferTail].cf.exceptionVec[12] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[13] <= dataBuffer[ringBufferTail].cf.exceptionVec[13] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[14] <= dataBuffer[ringBufferTail].cf.exceptionVec[14] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.exceptionVec[15] <= dataBuffer[ringBufferTail].cf.exceptionVec[15] @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.redirect.valid <= dataBuffer[ringBufferTail].cf.redirect.valid @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.redirect.rtype <= dataBuffer[ringBufferTail].cf.redirect.rtype @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.redirect.target <= dataBuffer[ringBufferTail].cf.redirect.target @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.pnpc <= dataBuffer[ringBufferTail].cf.pnpc @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.pc <= dataBuffer[ringBufferTail].cf.pc @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io.in[0].bits.cf.instr <= dataBuffer[ringBufferTail].cf.instr @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _backend_io_in_0_valid_T = neq(ringBufferHead, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 56:34]
    backend.io.in[0].valid <= _backend_io_in_0_valid_T @[src/main/scala/utils/PipelineVector.scala 56:16]
    node _deq2_StartIndex_T = add(ringBufferTail, UInt<1>("h1")) @[src/main/scala/utils/PipelineVector.scala 59:42]
    node deq2_StartIndex = tail(_deq2_StartIndex_T, 1) @[src/main/scala/utils/PipelineVector.scala 59:42]
    backend.io.in[1].bits.data.imm <= dataBuffer[deq2_StartIndex].data.imm @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.data.src2 <= dataBuffer[deq2_StartIndex].data.src2 @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.data.src1 <= dataBuffer[deq2_StartIndex].data.src1 @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.isBlocked <= dataBuffer[deq2_StartIndex].ctrl.isBlocked @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.noSpecExec <= dataBuffer[deq2_StartIndex].ctrl.noSpecExec @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.isSrc2Forward <= dataBuffer[deq2_StartIndex].ctrl.isSrc2Forward @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.isSrc1Forward <= dataBuffer[deq2_StartIndex].ctrl.isSrc1Forward @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.isNutCoreTrap <= dataBuffer[deq2_StartIndex].ctrl.isNutCoreTrap @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.rfDest <= dataBuffer[deq2_StartIndex].ctrl.rfDest @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.rfWen <= dataBuffer[deq2_StartIndex].ctrl.rfWen @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.rfSrc2 <= dataBuffer[deq2_StartIndex].ctrl.rfSrc2 @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.rfSrc1 <= dataBuffer[deq2_StartIndex].ctrl.rfSrc1 @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.fuOpType <= dataBuffer[deq2_StartIndex].ctrl.fuOpType @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.fuType <= dataBuffer[deq2_StartIndex].ctrl.fuType @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.src2Type <= dataBuffer[deq2_StartIndex].ctrl.src2Type @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.ctrl.src1Type <= dataBuffer[deq2_StartIndex].ctrl.src1Type @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.isExit <= dataBuffer[deq2_StartIndex].cf.isExit @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.isBranch <= dataBuffer[deq2_StartIndex].cf.isBranch @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.runahead_checkpoint_id <= dataBuffer[deq2_StartIndex].cf.runahead_checkpoint_id @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.crossBoundaryFault <= dataBuffer[deq2_StartIndex].cf.crossBoundaryFault @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.isRVC <= dataBuffer[deq2_StartIndex].cf.isRVC @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.brIdx <= dataBuffer[deq2_StartIndex].cf.brIdx @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[0] <= dataBuffer[deq2_StartIndex].cf.intrVec[0] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[1] <= dataBuffer[deq2_StartIndex].cf.intrVec[1] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[2] <= dataBuffer[deq2_StartIndex].cf.intrVec[2] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[3] <= dataBuffer[deq2_StartIndex].cf.intrVec[3] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[4] <= dataBuffer[deq2_StartIndex].cf.intrVec[4] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[5] <= dataBuffer[deq2_StartIndex].cf.intrVec[5] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[6] <= dataBuffer[deq2_StartIndex].cf.intrVec[6] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[7] <= dataBuffer[deq2_StartIndex].cf.intrVec[7] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[8] <= dataBuffer[deq2_StartIndex].cf.intrVec[8] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[9] <= dataBuffer[deq2_StartIndex].cf.intrVec[9] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[10] <= dataBuffer[deq2_StartIndex].cf.intrVec[10] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.intrVec[11] <= dataBuffer[deq2_StartIndex].cf.intrVec[11] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[0] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[0] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[1] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[1] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[2] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[2] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[3] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[3] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[4] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[4] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[5] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[5] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[6] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[6] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[7] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[7] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[8] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[8] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[9] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[9] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[10] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[10] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[11] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[11] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[12] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[12] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[13] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[13] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[14] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[14] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.exceptionVec[15] <= dataBuffer[deq2_StartIndex].cf.exceptionVec[15] @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.redirect.valid <= dataBuffer[deq2_StartIndex].cf.redirect.valid @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.redirect.rtype <= dataBuffer[deq2_StartIndex].cf.redirect.rtype @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.redirect.target <= dataBuffer[deq2_StartIndex].cf.redirect.target @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.pnpc <= dataBuffer[deq2_StartIndex].cf.pnpc @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.pc <= dataBuffer[deq2_StartIndex].cf.pc @[src/main/scala/utils/PipelineVector.scala 60:15]
    backend.io.in[1].bits.cf.instr <= dataBuffer[deq2_StartIndex].cf.instr @[src/main/scala/utils/PipelineVector.scala 60:15]
    node _backend_io_in_1_valid_T = neq(ringBufferHead, deq2_StartIndex) @[src/main/scala/utils/PipelineVector.scala 61:34]
    node _backend_io_in_1_valid_T_1 = and(_backend_io_in_1_valid_T, backend.io.in[0].valid) @[src/main/scala/utils/PipelineVector.scala 61:54]
    backend.io.in[1].valid <= _backend_io_in_1_valid_T_1 @[src/main/scala/utils/PipelineVector.scala 61:16]
    node _dequeueSize_T = and(backend.io.in[0].ready, backend.io.in[0].valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _dequeueSize_T_1 = and(backend.io.in[1].ready, backend.io.in[1].valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node dequeueSize = add(_dequeueSize_T, _dequeueSize_T_1) @[src/main/scala/utils/PipelineVector.scala 64:42]
    node dequeueFire = gt(dequeueSize, UInt<1>("h0")) @[src/main/scala/utils/PipelineVector.scala 65:35]
    when dequeueFire : @[src/main/scala/utils/PipelineVector.scala 66:22]
      node _ringBufferTail_T = add(ringBufferTail, dequeueSize) @[src/main/scala/utils/PipelineVector.scala 67:42]
      node _ringBufferTail_T_1 = tail(_ringBufferTail_T, 1) @[src/main/scala/utils/PipelineVector.scala 67:42]
      ringBufferTail <= _ringBufferTail_T_1 @[src/main/scala/utils/PipelineVector.scala 67:24]
    when _T : @[src/main/scala/utils/PipelineVector.scala 71:16]
      ringBufferHead <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 72:24]
      ringBufferTail <= UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 73:24]
    inst mmioXbar of SimpleBusCrossbarNto1 @[src/main/scala/nutcore/NutCore.scala 178:26]
    mmioXbar.clock <= clock
    mmioXbar.reset <= reset
    inst dmemXbar of SimpleBusCrossbarNto1_1 @[src/main/scala/nutcore/NutCore.scala 179:26]
    dmemXbar.clock <= clock
    dmemXbar.reset <= reset
    node _T_5 = bits(frontend.io.flushVec, 0, 0) @[src/main/scala/nutcore/NutCore.scala 184:35]
    node _T_6 = or(_T_5, frontend.io.bpFlush) @[src/main/scala/nutcore/NutCore.scala 184:39]
    inst itlb of EmbeddedTLB @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 586:13]
    itlb.clock <= clock
    itlb.reset <= reset
    inst filter of PTERequestFilter @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 590:24]
    filter.clock <= clock
    filter.reset <= reset
    node _filter_io_u_T = eq(backend.io.memMMU.imem.priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 591:42]
    filter.io.u <= _filter_io_u_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 591:17]
    itlb.io.in <= frontend.io.imem @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 592:15]
    filter.io.in <= itlb.io.mem @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 593:16]
    dmemXbar.io.in[1] <= filter.io.out @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 594:19]
    itlb.io.flush <= _T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 595:18]
    backend.io.memMMU.imem <= itlb.io.csrMMU @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 596:19]
    frontend.io.ipf <= itlb.io.ipf @[src/main/scala/nutcore/NutCore.scala 188:21]
    frontend.io.iaf <= itlb.io.iaf @[src/main/scala/nutcore/NutCore.scala 189:21]
    node _io_imem_T = bits(frontend.io.flushVec, 0, 0) @[src/main/scala/nutcore/NutCore.scala 193:43]
    node _io_imem_T_1 = or(_io_imem_T, frontend.io.bpFlush) @[src/main/scala/nutcore/NutCore.scala 193:47]
    node _io_imem_T_2 = mux(_io_imem_T_1, UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/NutCore.scala 193:19]
    inst io_imem_cache of Cache_fake @[src/main/scala/nutcore/mem/Cache.scala 674:32]
    io_imem_cache.clock <= clock
    io_imem_cache.reset <= reset
    io_imem_cache.io.flush <= _io_imem_T_2 @[src/main/scala/nutcore/mem/Cache.scala 675:20]
    io_imem_cache.io.in <= itlb.io.out @[src/main/scala/nutcore/mem/Cache.scala 676:17]
    mmioXbar.io.in[0] <= io_imem_cache.io.mmio @[src/main/scala/nutcore/mem/Cache.scala 677:13]
    itlb.io.cacheEmpty <= io_imem_cache.io.empty @[src/main/scala/nutcore/mem/Cache.scala 678:11]
    io_imem_cache.io.out.coh <= io.imem.coh @[src/main/scala/nutcore/NutCore.scala 190:13]
    io_imem_cache.io.out.mem.resp <= io.imem.mem.resp @[src/main/scala/nutcore/NutCore.scala 190:13]
    io.imem.mem.req.bits <= io_imem_cache.io.out.mem.req.bits @[src/main/scala/nutcore/NutCore.scala 190:13]
    io.imem.mem.req.valid <= io_imem_cache.io.out.mem.req.valid @[src/main/scala/nutcore/NutCore.scala 190:13]
    io_imem_cache.io.out.mem.req.ready <= io.imem.mem.req.ready @[src/main/scala/nutcore/NutCore.scala 190:13]
    inst dtlb of EmbeddedTLB_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 586:13]
    dtlb.clock <= clock
    dtlb.reset <= reset
    inst filter_1 of PTERequestFilter_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 590:24]
    filter_1.clock <= clock
    filter_1.reset <= reset
    node _filter_io_u_T_1 = eq(backend.io.memMMU.dmem.priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 591:42]
    filter_1.io.u <= _filter_io_u_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 591:17]
    dtlb.io.in <= backend.io.dmem @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 592:15]
    filter_1.io.in <= dtlb.io.mem @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 593:16]
    dmemXbar.io.in[2] <= filter_1.io.out @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 594:19]
    dtlb.io.flush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 595:18]
    backend.io.memMMU.dmem <= dtlb.io.csrMMU @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 596:19]
    dmemXbar.io.in[0] <= dtlb.io.out @[src/main/scala/nutcore/NutCore.scala 206:23]
    inst io_dmem_cache of Cache_fake_1 @[src/main/scala/nutcore/mem/Cache.scala 674:32]
    io_dmem_cache.clock <= clock
    io_dmem_cache.reset <= reset
    io_dmem_cache.io.flush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/Cache.scala 675:20]
    io_dmem_cache.io.in <= dmemXbar.io.out @[src/main/scala/nutcore/mem/Cache.scala 676:17]
    mmioXbar.io.in[1] <= io_dmem_cache.io.mmio @[src/main/scala/nutcore/mem/Cache.scala 677:13]
    dtlb.io.cacheEmpty <= io_dmem_cache.io.empty @[src/main/scala/nutcore/mem/Cache.scala 678:11]
    io_dmem_cache.io.out.coh <= io.dmem.coh @[src/main/scala/nutcore/NutCore.scala 207:13]
    io_dmem_cache.io.out.mem.resp <= io.dmem.mem.resp @[src/main/scala/nutcore/NutCore.scala 207:13]
    io.dmem.mem.req.bits <= io_dmem_cache.io.out.mem.req.bits @[src/main/scala/nutcore/NutCore.scala 207:13]
    io.dmem.mem.req.valid <= io_dmem_cache.io.out.mem.req.valid @[src/main/scala/nutcore/NutCore.scala 207:13]
    io_dmem_cache.io.out.mem.req.ready <= io.dmem.mem.req.ready @[src/main/scala/nutcore/NutCore.scala 207:13]
    frontend.io.sfence_vma_invalid <= backend.io.sfence_vma_invalid @[src/main/scala/nutcore/NutCore.scala 215:36]
    frontend.io.wfi_invalid <= backend.io.wfi_invalid @[src/main/scala/nutcore/NutCore.scala 216:29]
    frontend.io.redirect <= backend.io.redirect @[src/main/scala/nutcore/NutCore.scala 218:26]
    node _backend_io_flush_T = bits(frontend.io.flushVec, 3, 2) @[src/main/scala/nutcore/NutCore.scala 219:45]
    backend.io.flush <= _backend_io_flush_T @[src/main/scala/nutcore/NutCore.scala 219:22]
    dmemXbar.io.in[3] <= io.frontend @[src/main/scala/nutcore/NutCore.scala 222:23]
    mmioXbar.io.out.resp <= io.mmio.resp @[src/main/scala/nutcore/NutCore.scala 224:13]
    io.mmio.req.bits <= mmioXbar.io.out.req.bits @[src/main/scala/nutcore/NutCore.scala 224:13]
    io.mmio.req.valid <= mmioXbar.io.out.req.valid @[src/main/scala/nutcore/NutCore.scala 224:13]
    mmioXbar.io.out.req.ready <= io.mmio.req.ready @[src/main/scala/nutcore/NutCore.scala 224:13]

  module CoherenceManager :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, coh : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}}} @[src/main/scala/system/Coherence.scala 31:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/system/Coherence.scala 45:22]
    node inflight = neq(state, UInt<3>("h0")) @[src/main/scala/system/Coherence.scala 46:24]
    node _T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 49:29]
    node _T_6 = and(io.in.req.valid, _T_5) @[src/main/scala/system/Coherence.scala 49:26]
    node _T_7 = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 49:55]
    node _T_9 = and(_T_6, _T_8) @[src/main/scala/system/Coherence.scala 49:52]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 49:10]
    node _T_11 = asUInt(reset) @[src/main/scala/system/Coherence.scala 49:9]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 49:9]
    when _T_12 : @[src/main/scala/system/Coherence.scala 49:9]
      node _T_13 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 49:9]
      when _T_13 : @[src/main/scala/system/Coherence.scala 49:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Coherence.scala:49 assert(!(thisReq.valid && !thisReq.bits.isRead() && !thisReq.bits.isWrite()))\n") : printf @[src/main/scala/system/Coherence.scala 49:9]
      assert(clock, _T_10, UInt<1>("h1"), "") : assert @[src/main/scala/system/Coherence.scala 49:9]
    node _reqLatch_T = eq(inflight, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 52:42]
    node _reqLatch_T_1 = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _reqLatch_T_2 = eq(_reqLatch_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _reqLatch_T_3 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _reqLatch_T_4 = eq(_reqLatch_T_3, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _reqLatch_T_5 = and(_reqLatch_T_2, _reqLatch_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _reqLatch_T_6 = and(_reqLatch_T, _reqLatch_T_5) @[src/main/scala/system/Coherence.scala 52:52]
    reg reqLatch : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}, clock with :
      reset => (UInt<1>("h0"), reqLatch) @[src/main/scala/system/Coherence.scala 52:27]
    when _reqLatch_T_6 : @[src/main/scala/system/Coherence.scala 52:27]
      reqLatch <= io.in.req.bits @[src/main/scala/system/Coherence.scala 52:27]
    io.out.coh.req.bits <= io.in.req.bits @[src/main/scala/system/Coherence.scala 54:16]
    io.out.coh.req.bits.cmd <= UInt<4>("h8") @[src/main/scala/system/Coherence.scala 55:20]
    io.out.coh.resp.ready <= UInt<1>("h1") @[src/main/scala/system/Coherence.scala 56:18]
    io.out.mem.req.bits <= io.in.req.bits @[src/main/scala/system/Coherence.scala 59:23]
    io.out.mem.req.valid <= UInt<1>("h0") @[src/main/scala/system/Coherence.scala 61:24]
    io.in.req.ready <= UInt<1>("h0") @[src/main/scala/system/Coherence.scala 62:17]
    io.out.coh.req.valid <= UInt<1>("h0") @[src/main/scala/system/Coherence.scala 63:24]
    when UInt<1>("h1") : @[src/main/scala/system/Coherence.scala 64:61]
      node _io_out_mem_req_valid_T = eq(inflight, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 65:46]
      node _io_out_mem_req_valid_T_1 = and(io.in.req.valid, _io_out_mem_req_valid_T) @[src/main/scala/system/Coherence.scala 65:43]
      io.out.mem.req.valid <= _io_out_mem_req_valid_T_1 @[src/main/scala/system/Coherence.scala 65:26]
      node _io_in_req_ready_T = eq(inflight, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 66:46]
      node _io_in_req_ready_T_1 = and(io.out.mem.req.ready, _io_in_req_ready_T) @[src/main/scala/system/Coherence.scala 66:43]
      io.in.req.ready <= _io_in_req_ready_T_1 @[src/main/scala/system/Coherence.scala 66:19]
    else :
      node _T_14 = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
      node _T_15 = eq(_T_14, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
      node _T_16 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
      node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
      node _T_18 = and(_T_15, _T_17) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
      when _T_18 : @[src/main/scala/system/Coherence.scala 67:39]
        node _io_out_coh_req_valid_T = eq(inflight, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 68:46]
        node _io_out_coh_req_valid_T_1 = and(io.in.req.valid, _io_out_coh_req_valid_T) @[src/main/scala/system/Coherence.scala 68:43]
        io.out.coh.req.valid <= _io_out_coh_req_valid_T_1 @[src/main/scala/system/Coherence.scala 68:26]
        node _io_in_req_ready_T_2 = eq(inflight, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 69:46]
        node _io_in_req_ready_T_3 = and(io.out.coh.req.ready, _io_in_req_ready_T_2) @[src/main/scala/system/Coherence.scala 69:43]
        io.in.req.ready <= _io_in_req_ready_T_3 @[src/main/scala/system/Coherence.scala 69:19]
    io.in.resp <= io.out.mem.resp @[src/main/scala/system/Coherence.scala 72:14]
    node _T_19 = eq(UInt<3>("h0"), state) @[src/main/scala/system/Coherence.scala 74:18]
    when _T_19 : @[src/main/scala/system/Coherence.scala 74:18]
      node _T_20 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T_20 : @[src/main/scala/system/Coherence.scala 76:29]
        node _T_21 = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
        node _T_22 = eq(_T_21, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
        node _T_23 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
        node _T_24 = eq(_T_23, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
        node _T_25 = and(_T_22, _T_24) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
        when _T_25 : @[src/main/scala/system/Coherence.scala 77:38]
          node _state_T = mux(UInt<1>("h0"), UInt<3>("h1"), UInt<3>("h4")) @[src/main/scala/system/Coherence.scala 77:52]
          state <= _state_T @[src/main/scala/system/Coherence.scala 77:46]
        else :
          node _T_26 = eq(io.in.req.bits.cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
          when _T_26 : @[src/main/scala/system/Coherence.scala 78:48]
            state <= UInt<3>("h5") @[src/main/scala/system/Coherence.scala 78:56]
    else :
      node _T_27 = eq(UInt<3>("h1"), state) @[src/main/scala/system/Coherence.scala 74:18]
      when _T_27 : @[src/main/scala/system/Coherence.scala 74:18]
        node _T_28 = and(io.out.coh.resp.ready, io.out.coh.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        when _T_28 : @[src/main/scala/system/Coherence.scala 82:37]
          node _state_T_1 = eq(io.out.coh.resp.bits.cmd, UInt<4>("hc")) @[src/main/scala/bus/simplebus/SimpleBus.scala 92:26]
          node _state_T_2 = mux(_state_T_1, UInt<3>("h2"), UInt<3>("h3")) @[src/main/scala/system/Coherence.scala 83:21]
          state <= _state_T_2 @[src/main/scala/system/Coherence.scala 83:15]
      else :
        node _T_29 = eq(UInt<3>("h2"), state) @[src/main/scala/system/Coherence.scala 74:18]
        when _T_29 : @[src/main/scala/system/Coherence.scala 74:18]
          io.in.resp <= io.out.coh.resp @[src/main/scala/system/Coherence.scala 88:16]
          node _T_30 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          node _T_31 = eq(io.in.resp.bits.cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:26]
          node _T_32 = and(_T_30, _T_31) @[src/main/scala/system/Coherence.scala 89:29]
          when _T_32 : @[src/main/scala/system/Coherence.scala 89:60]
            state <= UInt<3>("h0") @[src/main/scala/system/Coherence.scala 89:68]
        else :
          node _T_33 = eq(UInt<3>("h3"), state) @[src/main/scala/system/Coherence.scala 74:18]
          when _T_33 : @[src/main/scala/system/Coherence.scala 74:18]
            io.out.mem.req.bits <= reqLatch @[src/main/scala/system/Coherence.scala 92:27]
            io.out.mem.req.valid <= UInt<1>("h1") @[src/main/scala/system/Coherence.scala 93:28]
            node _T_34 = and(io.out.mem.req.ready, io.out.mem.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
            when _T_34 : @[src/main/scala/system/Coherence.scala 94:36]
              state <= UInt<3>("h4") @[src/main/scala/system/Coherence.scala 94:44]
          else :
            node _T_35 = eq(UInt<3>("h4"), state) @[src/main/scala/system/Coherence.scala 74:18]
            when _T_35 : @[src/main/scala/system/Coherence.scala 74:18]
              node _T_36 = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
              node _T_37 = eq(io.out.mem.resp.bits.cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:26]
              node _T_38 = and(_T_36, _T_37) @[src/main/scala/system/Coherence.scala 96:55]
              when _T_38 : @[src/main/scala/system/Coherence.scala 96:93]
                state <= UInt<3>("h0") @[src/main/scala/system/Coherence.scala 96:101]
            else :
              node _T_39 = eq(UInt<3>("h5"), state) @[src/main/scala/system/Coherence.scala 74:18]
              when _T_39 : @[src/main/scala/system/Coherence.scala 74:18]
                node _T_40 = and(io.out.mem.resp.ready, io.out.mem.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
                when _T_40 : @[src/main/scala/system/Coherence.scala 97:57]
                  state <= UInt<3>("h0") @[src/main/scala/system/Coherence.scala 97:65]


  module LockingArbiter_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}[2], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, chosen : UInt<1>} @[src/main/scala/chisel3/util/Arbiter.scala 52:14]

    wire io_chosen_choice : UInt @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    io_chosen_choice <= UInt<1>("h1") @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    io.chosen <= io_chosen_choice @[src/main/scala/chisel3/util/Arbiter.scala 54:13]
    io.out.valid <= io.in[io.chosen].valid @[src/main/scala/chisel3/util/Arbiter.scala 55:16]
    io.out.bits <= io.in[io.chosen].bits @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    reg lockCount_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg lockIdx : UInt, clock with :
      reset => (UInt<1>("h0"), lockIdx) @[src/main/scala/chisel3/util/Arbiter.scala 60:22]
    node locked = neq(lockCount_value, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 61:34]
    node _wantsLock_T = bits(io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wantsLock_T_1 = bits(io.out.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node wantsLock = and(_wantsLock_T, _wantsLock_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 94:62]
    node _T = and(io.out.ready, io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_1 = and(_T, wantsLock) @[src/main/scala/chisel3/util/Arbiter.scala 64:22]
    when _T_1 : @[src/main/scala/chisel3/util/Arbiter.scala 64:36]
      lockIdx <= io.chosen @[src/main/scala/chisel3/util/Arbiter.scala 65:15]
      node wrap = eq(lockCount_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(lockCount_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      lockCount_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when locked : @[src/main/scala/chisel3/util/Arbiter.scala 69:18]
      io.chosen <= lockIdx @[src/main/scala/chisel3/util/Arbiter.scala 69:30]
    node _T_2 = eq(io.in[0].valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = eq(lockIdx, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_0_ready_T_1 = mux(locked, _io_in_0_ready_T, UInt<1>("h1")) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_0_ready_T_2 = and(_io_in_0_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    io.in[0].ready <= _io_in_0_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    node _io_in_1_ready_T = eq(lockIdx, UInt<1>("h1")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_1_ready_T_1 = mux(locked, _io_in_1_ready_T, _T_2) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_1_ready_T_2 = and(_io_in_1_ready_T_1, io.out.ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    io.in[1].ready <= _io_in_1_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    when io.in[0].valid : @[src/main/scala/chisel3/util/Arbiter.scala 103:26]
      io_chosen_choice <= UInt<1>("h0") @[src/main/scala/chisel3/util/Arbiter.scala 103:35]


  module SimpleBusCrossbarNto1_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}[2], out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]

    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 92:22]
    inst inputArb of LockingArbiter_2 @[src/main/scala/bus/simplebus/Crossbar.scala 95:24]
    inputArb.clock <= clock
    inputArb.reset <= reset
    inputArb.io.in[0] <= io.in[0].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io.in[1] <= io.in[1].req @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    node _T = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_2 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:29]
    node _T_6 = and(inputArb.io.out.valid, _T_5) @[src/main/scala/bus/simplebus/Crossbar.scala 98:26]
    node _T_7 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:55]
    node _T_9 = and(_T_6, _T_8) @[src/main/scala/bus/simplebus/Crossbar.scala 98:52]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:10]
    node _T_11 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    when _T_12 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      node _T_13 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      when _T_13 : @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at Crossbar.scala:98 assert(!(thisReq.valid && !thisReq.bits.isRead() && !thisReq.bits.isWrite()))\n") : printf @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
      assert(clock, _T_10, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    reg inflightSrc : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 99:28]
    io.out.req.bits <= inputArb.io.out.bits @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    node _io_out_req_valid_T = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 103:47]
    node _io_out_req_valid_T_1 = and(inputArb.io.out.valid, _io_out_req_valid_T) @[src/main/scala/bus/simplebus/Crossbar.scala 103:37]
    io.out.req.valid <= _io_out_req_valid_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 103:20]
    node _inputArb_io_out_ready_T = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 104:47]
    node _inputArb_io_out_ready_T_1 = and(io.out.req.ready, _inputArb_io_out_ready_T) @[src/main/scala/bus/simplebus/Crossbar.scala 104:37]
    inputArb.io.out.ready <= _inputArb_io_out_ready_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 104:17]
    io.in[0].resp.bits <= io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io.in[1].resp.bits <= io.out.resp.bits @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io.in[0].resp.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    io.in[1].resp.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 107:26]
    io.in[inflightSrc].resp.valid <= io.out.resp.valid @[src/main/scala/bus/simplebus/Crossbar.scala 109:13]
    io.out.resp.ready <= io.in[inflightSrc].resp.ready @[src/main/scala/bus/simplebus/Crossbar.scala 110:13]
    node _T_14 = eq(UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    when _T_14 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      node _T_15 = and(inputArb.io.out.ready, inputArb.io.out.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T_15 : @[src/main/scala/bus/simplebus/Crossbar.scala 115:29]
        inflightSrc <= inputArb.io.chosen @[src/main/scala/bus/simplebus/Crossbar.scala 116:21]
        node _T_16 = bits(inputArb.io.out.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
        node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
        node _T_18 = bits(inputArb.io.out.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
        node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
        node _T_20 = and(_T_17, _T_19) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
        when _T_20 : @[src/main/scala/bus/simplebus/Crossbar.scala 117:38]
          state <= UInt<2>("h1") @[src/main/scala/bus/simplebus/Crossbar.scala 117:46]
        else :
          node _T_21 = eq(inputArb.io.out.bits.cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
          node _T_22 = eq(inputArb.io.out.bits.cmd, UInt<1>("h1")) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
          node _T_23 = or(_T_21, _T_22) @[src/main/scala/bus/simplebus/Crossbar.scala 118:47]
          when _T_23 : @[src/main/scala/bus/simplebus/Crossbar.scala 118:80]
            state <= UInt<2>("h2") @[src/main/scala/bus/simplebus/Crossbar.scala 118:88]
    else :
      node _T_24 = eq(UInt<2>("h1"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
      when _T_24 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        node _T_25 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        node _T_26 = eq(io.out.resp.bits.cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:26]
        node _T_27 = and(_T_25, _T_26) @[src/main/scala/bus/simplebus/Crossbar.scala 121:48]
        when _T_27 : @[src/main/scala/bus/simplebus/Crossbar.scala 121:82]
          state <= UInt<2>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 121:90]
      else :
        node _T_28 = eq(UInt<2>("h2"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
        when _T_28 : @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
          node _T_29 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_29 : @[src/main/scala/bus/simplebus/Crossbar.scala 122:50]
            state <= UInt<2>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 122:58]


  module AXI42SimpleBusConverter :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<18>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<18>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<18>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<18>, user : UInt<1>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]

    reg inflight_id_reg : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 38:32]
    reg inflight_type : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 40:30]
    wire default_mem : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    default_mem.resp.bits.rdata <= UInt<64>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    default_mem.resp.bits.cmd <= UInt<4>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    default_mem.resp.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    default_mem.resp.ready <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    default_mem.req.bits.wdata <= UInt<64>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    default_mem.req.bits.wmask <= UInt<8>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    default_mem.req.bits.cmd <= UInt<4>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    default_mem.req.bits.size <= UInt<3>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    default_mem.req.bits.addr <= UInt<32>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    default_mem.req.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    default_mem.req.ready <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:33]
    wire default_axi : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.r.bits.user <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.r.bits.id <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.r.bits.last <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.r.bits.data <= UInt<64>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.r.bits.resp <= UInt<2>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.r.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.r.ready <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.bits.qos <= UInt<4>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.bits.cache <= UInt<4>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.bits.lock <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.bits.burst <= UInt<2>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.bits.size <= UInt<3>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.bits.len <= UInt<8>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.bits.user <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.bits.id <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.bits.prot <= UInt<3>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.bits.addr <= UInt<32>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.ar.ready <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.b.bits.user <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.b.bits.id <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.b.bits.resp <= UInt<2>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.b.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.b.ready <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.w.bits.last <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.w.bits.strb <= UInt<8>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.w.bits.data <= UInt<64>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.w.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.w.ready <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.bits.qos <= UInt<4>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.bits.cache <= UInt<4>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.bits.lock <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.bits.burst <= UInt<2>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.bits.size <= UInt<3>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.bits.len <= UInt<8>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.bits.user <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.bits.id <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.bits.prot <= UInt<3>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.bits.addr <= UInt<32>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.valid <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    default_axi.aw.ready <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:33]
    io.out.req.bits <= default_mem.req.bits @[src/main/scala/bus/simplebus/ToAXI4.scala 59:7]
    io.in.r.bits <= default_axi.r.bits @[src/main/scala/bus/simplebus/ToAXI4.scala 60:5]
    io.in.b.bits <= default_axi.b.bits @[src/main/scala/bus/simplebus/ToAXI4.scala 61:5]
    node _T = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 64:9]
    node _T_3 = and(_T_2, io.in.ar.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 64:23]
    when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 64:40]
      io.out.req.valid <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 65:19]
      io.out.req.bits.addr <= io.in.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 66:14]
      node _io_out_req_bits_cmd_T = eq(io.in.ar.bits.len, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 67:27]
      node _io_out_req_bits_cmd_T_1 = mux(_io_out_req_bits_cmd_T, UInt<1>("h0"), UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 67:19]
      io.out.req.bits.cmd <= _io_out_req_bits_cmd_T_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 67:13]
      io.out.req.bits.size <= io.in.ar.bits.size @[src/main/scala/bus/simplebus/ToAXI4.scala 69:14]
      io.out.req.bits.wmask <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 71:15]
      io.out.req.bits.wdata <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 72:15]
      node _T_4 = and(io.out.req.ready, io.out.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T_4 : @[src/main/scala/bus/simplebus/ToAXI4.scala 74:25]
        inflight_id_reg <= io.in.ar.bits.id @[src/main/scala/bus/simplebus/ToAXI4.scala 42:21]
        inflight_type <= UInt<2>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 43:19]
    node _T_5 = eq(inflight_type, UInt<2>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_6 = and(_T_5, io.out.resp.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 79:27]
    when _T_6 : @[src/main/scala/bus/simplebus/ToAXI4.scala 79:46]
      io.in.r.valid <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 80:17]
      io.in.r.bits.data <= io.out.resp.bits.rdata @[src/main/scala/bus/simplebus/ToAXI4.scala 81:12]
      io.in.r.bits.id <= inflight_id_reg @[src/main/scala/bus/simplebus/ToAXI4.scala 82:10]
      io.in.r.bits.resp <= UInt<2>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 84:12]
      node _io_in_r_bits_last_T = eq(io.out.resp.bits.cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:26]
      io.in.r.bits.last <= _io_in_r_bits_last_T @[src/main/scala/bus/simplebus/ToAXI4.scala 85:12]
      node _T_7 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _T_8 = eq(io.out.resp.bits.cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:26]
      node _T_9 = and(_T_7, _T_8) @[src/main/scala/bus/simplebus/ToAXI4.scala 88:22]
      when _T_9 : @[src/main/scala/bus/simplebus/ToAXI4.scala 88:42]
        inflight_type <= UInt<2>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 46:19]
        inflight_id_reg <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 47:21]
    reg aw_reg : { addr : UInt<32>, prot : UInt<3>, id : UInt<18>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}, clock with :
      reset => (UInt<1>("h0"), aw_reg) @[src/main/scala/bus/simplebus/ToAXI4.scala 94:19]
    reg bresp_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 95:25]
    node _T_10 = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:9]
    node _T_13 = and(_T_12, io.in.aw.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:23]
    node _T_14 = eq(io.in.ar.valid, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:42]
    node _T_15 = and(_T_13, _T_14) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:39]
    when _T_15 : @[src/main/scala/bus/simplebus/ToAXI4.scala 97:57]
      aw_reg <= io.in.aw.bits @[src/main/scala/bus/simplebus/ToAXI4.scala 98:12]
      node _T_16 = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T_16 : @[src/main/scala/bus/simplebus/ToAXI4.scala 100:24]
        inflight_id_reg <= io.in.aw.bits.id @[src/main/scala/bus/simplebus/ToAXI4.scala 42:21]
        inflight_type <= UInt<2>("h2") @[src/main/scala/bus/simplebus/ToAXI4.scala 43:19]
    node _T_17 = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_18 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_19 = and(_T_17, _T_18) @[src/main/scala/bus/simplebus/ToAXI4.scala 105:28]
    when _T_19 : @[src/main/scala/bus/simplebus/ToAXI4.scala 105:45]
      io.out.req.valid <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 106:19]
      node _io_out_req_bits_cmd_T_2 = eq(aw_reg.len, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 107:31]
      node _io_out_req_bits_cmd_T_3 = mux(io.in.w.bits.last, UInt<3>("h7"), UInt<2>("h3")) @[src/main/scala/bus/simplebus/ToAXI4.scala 108:10]
      node _io_out_req_bits_cmd_T_4 = mux(_io_out_req_bits_cmd_T_2, UInt<1>("h1"), _io_out_req_bits_cmd_T_3) @[src/main/scala/bus/simplebus/ToAXI4.scala 107:19]
      io.out.req.bits.cmd <= _io_out_req_bits_cmd_T_4 @[src/main/scala/bus/simplebus/ToAXI4.scala 107:13]
      io.out.req.bits.addr <= aw_reg.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 109:14]
      io.out.req.bits.size <= aw_reg.size @[src/main/scala/bus/simplebus/ToAXI4.scala 110:14]
      io.out.req.bits.wmask <= io.in.w.bits.strb @[src/main/scala/bus/simplebus/ToAXI4.scala 111:15]
      io.out.req.bits.wdata <= io.in.w.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 112:15]
      when io.in.w.bits.last : @[src/main/scala/bus/simplebus/ToAXI4.scala 115:19]
        bresp_en <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 116:16]
    node _T_20 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    when _T_20 : @[src/main/scala/bus/simplebus/ToAXI4.scala 120:21]
      bresp_en <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 121:14]
      inflight_type <= UInt<2>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 46:19]
      inflight_id_reg <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 47:21]
    node _io_out_req_valid_T = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_req_valid_T_1 = eq(_io_out_req_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_out_req_valid_T_2 = eq(_io_out_req_valid_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:21]
    node _io_out_req_valid_T_3 = and(_io_out_req_valid_T_2, io.in.ar.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:35]
    node _io_out_req_valid_T_4 = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_req_valid_T_5 = and(_io_out_req_valid_T_4, io.in.w.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:75]
    node _io_out_req_valid_T_6 = or(_io_out_req_valid_T_3, _io_out_req_valid_T_5) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:52]
    io.out.req.valid <= _io_out_req_valid_T_6 @[src/main/scala/bus/simplebus/ToAXI4.scala 127:17]
    node _io_out_resp_ready_T = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_resp_ready_T_1 = eq(_io_out_resp_ready_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_out_resp_ready_T_2 = eq(_io_out_resp_ready_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:21]
    node _io_out_resp_ready_T_3 = eq(inflight_type, UInt<2>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_resp_ready_T_4 = and(_io_out_resp_ready_T_3, io.in.r.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:57]
    node _io_out_resp_ready_T_5 = or(_io_out_resp_ready_T_2, _io_out_resp_ready_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:35]
    node _io_out_resp_ready_T_6 = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_resp_ready_T_7 = and(_io_out_resp_ready_T_6, io.in.b.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:96]
    node _io_out_resp_ready_T_8 = or(_io_out_resp_ready_T_5, _io_out_resp_ready_T_7) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:73]
    io.out.resp.ready <= _io_out_resp_ready_T_8 @[src/main/scala/bus/simplebus/ToAXI4.scala 128:18]
    node _io_in_ar_ready_T = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_ar_ready_T_1 = eq(_io_in_ar_ready_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_in_ar_ready_T_2 = eq(_io_in_ar_ready_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 129:19]
    node _io_in_ar_ready_T_3 = and(_io_in_ar_ready_T_2, io.out.req.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 129:33]
    io.in.ar.ready <= _io_in_ar_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 129:16]
    node _io_in_r_valid_T = eq(inflight_type, UInt<2>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_r_valid_T_1 = and(_io_in_r_valid_T, io.out.resp.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 130:36]
    io.in.r.valid <= _io_in_r_valid_T_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 130:15]
    node _io_in_aw_ready_T = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_aw_ready_T_1 = eq(_io_in_aw_ready_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_in_aw_ready_T_2 = eq(_io_in_aw_ready_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 132:19]
    node _io_in_aw_ready_T_3 = eq(io.in.ar.valid, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 132:36]
    node _io_in_aw_ready_T_4 = and(_io_in_aw_ready_T_2, _io_in_aw_ready_T_3) @[src/main/scala/bus/simplebus/ToAXI4.scala 132:33]
    io.in.aw.ready <= _io_in_aw_ready_T_4 @[src/main/scala/bus/simplebus/ToAXI4.scala 132:16]
    node _io_in_w_ready_T = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_w_ready_T_1 = and(_io_in_w_ready_T, io.out.req.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 133:38]
    io.in.w.ready <= _io_in_w_ready_T_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 133:16]
    node _io_in_b_valid_T = and(bresp_en, io.out.resp.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 134:27]
    io.in.b.valid <= _io_in_b_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 134:15]
    io.in.b.bits.resp <= UInt<2>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 135:19]
    node _T_21 = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    when _T_21 : @[src/main/scala/bus/simplebus/ToAXI4.scala 137:24]
      node _T_22 = and(io.out.req.ready, io.out.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _T_23 = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
      node _T_24 = eq(_T_23, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
      node _T_25 = eq(_T_24, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:51]
      node _T_26 = and(_T_22, _T_25) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:48]
      node _T_27 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:32]
      node _T_28 = eq(_T_27, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:32]
      when _T_28 : @[src/main/scala/bus/simplebus/ToAXI4.scala 137:32]
        node _T_29 = eq(_T_26, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:32]
        when _T_29 : @[src/main/scala/bus/simplebus/ToAXI4.scala 137:32]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:137 when (axi.ar.fire()) { assert(mem.req.fire() && !isInflight()); }\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 137:32]
        assert(clock, _T_26, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 137:32]
    node _T_30 = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    when _T_30 : @[src/main/scala/bus/simplebus/ToAXI4.scala 138:24]
      node _T_31 = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
      node _T_32 = eq(_T_31, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
      node _T_33 = eq(_T_32, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:33]
      node _T_34 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:32]
      node _T_35 = eq(_T_34, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:32]
      when _T_35 : @[src/main/scala/bus/simplebus/ToAXI4.scala 138:32]
        node _T_36 = eq(_T_33, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:32]
        when _T_36 : @[src/main/scala/bus/simplebus/ToAXI4.scala 138:32]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:138 when (axi.aw.fire()) { assert(!isInflight()); }\n") : printf_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 138:32]
        assert(clock, _T_33, UInt<1>("h1"), "") : assert_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 138:32]
    node _T_37 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    when _T_37 : @[src/main/scala/bus/simplebus/ToAXI4.scala 139:23]
      node _T_38 = and(io.out.req.ready, io.out.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _T_39 = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
      node _T_40 = and(_T_38, _T_39) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:48]
      node _T_41 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:31]
      node _T_42 = eq(_T_41, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:31]
      when _T_42 : @[src/main/scala/bus/simplebus/ToAXI4.scala 139:31]
        node _T_43 = eq(_T_40, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:31]
        when _T_43 : @[src/main/scala/bus/simplebus/ToAXI4.scala 139:31]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:139 when (axi.w.fire()) { assert(mem.req .fire() && isState(axi_write)); }\n") : printf_2 @[src/main/scala/bus/simplebus/ToAXI4.scala 139:31]
        assert(clock, _T_40, UInt<1>("h1"), "") : assert_2 @[src/main/scala/bus/simplebus/ToAXI4.scala 139:31]
    node _T_44 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    when _T_44 : @[src/main/scala/bus/simplebus/ToAXI4.scala 140:23]
      node _T_45 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _T_46 = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
      node _T_47 = and(_T_45, _T_46) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:48]
      node _T_48 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:31]
      node _T_49 = eq(_T_48, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:31]
      when _T_49 : @[src/main/scala/bus/simplebus/ToAXI4.scala 140:31]
        node _T_50 = eq(_T_47, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:31]
        when _T_50 : @[src/main/scala/bus/simplebus/ToAXI4.scala 140:31]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:140 when (axi.b.fire()) { assert(mem.resp.fire() && isState(axi_write)); }\n") : printf_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 140:31]
        assert(clock, _T_47, UInt<1>("h1"), "") : assert_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 140:31]
    node _T_51 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    when _T_51 : @[src/main/scala/bus/simplebus/ToAXI4.scala 141:23]
      node _T_52 = and(io.out.resp.ready, io.out.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      node _T_53 = eq(inflight_type, UInt<2>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
      node _T_54 = and(_T_52, _T_53) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:48]
      node _T_55 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:31]
      node _T_56 = eq(_T_55, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:31]
      when _T_56 : @[src/main/scala/bus/simplebus/ToAXI4.scala 141:31]
        node _T_57 = eq(_T_54, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:31]
        when _T_57 : @[src/main/scala/bus/simplebus/ToAXI4.scala 141:31]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:141 when (axi.r.fire()) { assert(mem.resp.fire() && isState(axi_read)); }\n") : printf_4 @[src/main/scala/bus/simplebus/ToAXI4.scala 141:31]
        assert(clock, _T_54, UInt<1>("h1"), "") : assert_4 @[src/main/scala/bus/simplebus/ToAXI4.scala 141:31]


  module SimpleBus2MemPortConverter :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>}}}} @[src/main/scala/bus/simplebus/ToMemPort.scala 29:14]

    io.in.req.ready <= io.out.req.ready @[src/main/scala/bus/simplebus/ToMemPort.scala 34:19]
    io.in.resp.valid <= io.out.resp.valid @[src/main/scala/bus/simplebus/ToMemPort.scala 35:20]
    io.out.req.valid <= io.in.req.valid @[src/main/scala/bus/simplebus/ToMemPort.scala 36:20]
    io.out.resp.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToMemPort.scala 37:21]
    io.out.req.bits.addr <= io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToMemPort.scala 39:24]
    io.out.req.bits.data <= io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToMemPort.scala 40:24]
    node _io_out_req_bits_fcn_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_req_bits_fcn_T_1 = eq(_io_out_req_bits_fcn_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_req_bits_fcn_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_req_bits_fcn_T_3 = eq(_io_out_req_bits_fcn_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_req_bits_fcn_T_4 = and(_io_out_req_bits_fcn_T_1, _io_out_req_bits_fcn_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_req_bits_fcn_T_5 = mux(_io_out_req_bits_fcn_T_4, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/bus/simplebus/ToMemPort.scala 41:29]
    io.out.req.bits.fcn <= _io_out_req_bits_fcn_T_5 @[src/main/scala/bus/simplebus/ToMemPort.scala 41:23]
    io.out.req.bits.typ <= UInt<3>("h3") @[src/main/scala/bus/simplebus/ToMemPort.scala 42:23]
    io.in.resp.bits.rdata <= io.out.resp.bits.data @[src/main/scala/bus/simplebus/ToMemPort.scala 44:25]
    io.in.resp.bits.cmd <= UInt<3>("h6") @[src/main/scala/bus/simplebus/ToMemPort.scala 45:23]

  module SimpleBusAddressMapper :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}} @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]

    io.out <= io.in @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]

  module SimpleBus2AXI4Converter :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:153 assert(toAXI4Lite || toAXI4)\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    io.out.ar.bits.addr <= io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    io.out.ar.bits.prot <= UInt<3>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    io.out.w.bits.data <= io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    io.out.w.bits.strb <= io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    rlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    io.out.ar.bits.id <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 168:24]
    node _io_out_ar_bits_len_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _io_out_ar_bits_len_T_1 = mux(_io_out_ar_bits_len_T, UInt<3>("h7"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 169:30]
    io.out.ar.bits.len <= _io_out_ar_bits_len_T_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 169:24]
    io.out.ar.bits.size <= io.in.req.bits.size @[src/main/scala/bus/simplebus/ToAXI4.scala 170:24]
    io.out.ar.bits.burst <= UInt<2>("h2") @[src/main/scala/bus/simplebus/ToAXI4.scala 171:24]
    io.out.ar.bits.lock <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 173:24]
    io.out.ar.bits.cache <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 174:24]
    io.out.ar.bits.qos <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 175:24]
    io.out.ar.bits.user <= UInt<1>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 176:24]
    node _io_out_w_bits_last_T = eq(io.in.req.bits.cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _io_out_w_bits_last_T_1 = eq(io.in.req.bits.cmd, UInt<1>("h1")) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
    node _io_out_w_bits_last_T_2 = or(_io_out_w_bits_last_T, _io_out_w_bits_last_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 177:54]
    io.out.w.bits.last <= _io_out_w_bits_last_T_2 @[src/main/scala/bus/simplebus/ToAXI4.scala 177:24]
    wlast <= io.out.w.bits.last @[src/main/scala/bus/simplebus/ToAXI4.scala 178:11]
    rlast <= io.out.r.bits.last @[src/main/scala/bus/simplebus/ToAXI4.scala 179:11]
    io.out.aw.bits.qos <= io.out.ar.bits.qos @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.cache <= io.out.ar.bits.cache @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.lock <= io.out.ar.bits.lock @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.burst <= io.out.ar.bits.burst @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.size <= io.out.ar.bits.size @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.len <= io.out.ar.bits.len @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.user <= io.out.ar.bits.user @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.id <= io.out.ar.bits.id @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.prot <= io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.addr <= io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.in.resp.bits.rdata <= io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    io.in.resp.bits.cmd <= _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg awAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      awAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      awAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:41]
    reg wAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      wAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      wAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:27]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:43]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:63]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:53]
    wSend <= _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      wen <= _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:29]
    io.out.ar.valid <= _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:36]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:33]
    io.out.aw.valid <= _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:36]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:33]
    io.out.w.valid <= _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    io.in.req.ready <= _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    io.out.r.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    io.out.b.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    io.in.resp.valid <= _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module SimpleBusCrossbar1toN :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}[3]} @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]

    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 32:22]
    node _outMatchVec_T = geq(io.in.req.bits.addr, UInt<30>("h38000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_1 = lt(io.in.req.bits.addr, UInt<30>("h38010000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_2 = and(_outMatchVec_T, _outMatchVec_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_3 = geq(io.in.req.bits.addr, UInt<30>("h3c000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_4 = lt(io.in.req.bits.addr, UInt<31>("h40000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_5 = and(_outMatchVec_T_3, _outMatchVec_T_4) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_6 = geq(io.in.req.bits.addr, UInt<31>("h40000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_7 = lt(io.in.req.bits.addr, UInt<32>("h80000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_8 = and(_outMatchVec_T_6, _outMatchVec_T_7) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    wire outMatchVec : UInt<1>[3] @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    outMatchVec[0] <= _outMatchVec_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    outMatchVec[1] <= _outMatchVec_T_5 @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    outMatchVec[2] <= _outMatchVec_T_8 @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    node _outSelVec_enc_T = mux(outMatchVec[2], UInt<3>("h4"), UInt<3>("h0")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _outSelVec_enc_T_1 = mux(outMatchVec[1], UInt<3>("h2"), _outSelVec_enc_T) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node outSelVec_enc = mux(outMatchVec[0], UInt<3>("h1"), _outSelVec_enc_T_1) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _outSelVec_T = bits(outSelVec_enc, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_1 = bits(outSelVec_enc, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_2 = bits(outSelVec_enc, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    wire outSelVec : UInt<1>[3] @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    outSelVec[0] <= _outSelVec_T @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    outSelVec[1] <= _outSelVec_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    outSelVec[2] <= _outSelVec_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    wire _outSelRespVec_WIRE : UInt<1>[3] @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    _outSelRespVec_WIRE[0] <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    _outSelRespVec_WIRE[1] <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    _outSelRespVec_WIRE[2] <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    node _outSelRespVec_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _outSelRespVec_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 41:59]
    node _outSelRespVec_T_2 = and(_outSelRespVec_T, _outSelRespVec_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 41:50]
    reg outSelRespVec : UInt<1>[3], clock with :
      reset => (reset, _outSelRespVec_WIRE) @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    when _outSelRespVec_T_2 : @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
      outSelRespVec <= outSelVec @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    node reqInvalidAddr_hi = cat(outSelVec[2], outSelVec[1]) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node _reqInvalidAddr_T = cat(reqInvalidAddr_hi, outSelVec[0]) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node _reqInvalidAddr_T_1 = orr(_reqInvalidAddr_T) @[src/main/scala/bus/simplebus/Crossbar.scala 42:61]
    node _reqInvalidAddr_T_2 = eq(_reqInvalidAddr_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 42:43]
    node reqInvalidAddr = and(io.in.req.valid, _reqInvalidAddr_T_2) @[src/main/scala/bus/simplebus/Crossbar.scala 42:40]
    when reqInvalidAddr : @[src/main/scala/bus/simplebus/Crossbar.scala 44:25]
      skip
    node _T = eq(reqInvalidAddr, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:10]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    when _T_2 : @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
      node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
      when _T_3 : @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
        printf(clock, UInt<1>("h1"), "Assertion failed: address decode error, bad addr = 0x%x\n\n    at Crossbar.scala:49 assert(!reqInvalidAddr, \"address decode error, bad addr = 0x%%%%x\\n\", addr)\n", io.in.req.bits.addr) : printf @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_4 = eq(UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    when _T_4 : @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
      node _T_5 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T_5 : @[src/main/scala/bus/simplebus/Crossbar.scala 53:31]
        state <= UInt<2>("h1") @[src/main/scala/bus/simplebus/Crossbar.scala 53:39]
      when reqInvalidAddr : @[src/main/scala/bus/simplebus/Crossbar.scala 54:29]
        state <= UInt<2>("h2") @[src/main/scala/bus/simplebus/Crossbar.scala 54:37]
    else :
      node _T_6 = eq(UInt<2>("h1"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
      when _T_6 : @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
        node _T_7 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        when _T_7 : @[src/main/scala/bus/simplebus/Crossbar.scala 56:44]
          state <= UInt<2>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 56:52]
      else :
        node _T_8 = eq(UInt<2>("h2"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
        when _T_8 : @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
          node _T_9 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_9 : @[src/main/scala/bus/simplebus/Crossbar.scala 57:45]
            state <= UInt<2>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 57:53]
    node _io_in_req_ready_T = mux(outSelVec[0], io.out[0].req.ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_1 = mux(outSelVec[1], io.out[1].req.ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_2 = mux(outSelVec[2], io.out[2].req.ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_3 = or(_io_in_req_ready_T, _io_in_req_ready_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_4 = or(_io_in_req_ready_T_3, _io_in_req_ready_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_req_ready_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_req_ready_WIRE <= _io_in_req_ready_T_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_5 = or(_io_in_req_ready_WIRE, reqInvalidAddr) @[src/main/scala/bus/simplebus/Crossbar.scala 61:64]
    io.in.req.ready <= _io_in_req_ready_T_5 @[src/main/scala/bus/simplebus/Crossbar.scala 61:19]
    node _io_out_0_req_valid_T = and(outSelVec[0], io.in.req.valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_0_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_0_req_valid_T_2 = and(_io_out_0_req_valid_T, _io_out_0_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    io.out[0].req.valid <= _io_out_0_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io.out[0].req.bits <= io.in.req.bits @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    node _io_out_1_req_valid_T = and(outSelVec[1], io.in.req.valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_1_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_1_req_valid_T_2 = and(_io_out_1_req_valid_T, _io_out_1_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    io.out[1].req.valid <= _io_out_1_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io.out[1].req.bits <= io.in.req.bits @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    node _io_out_2_req_valid_T = and(outSelVec[2], io.in.req.valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_2_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_2_req_valid_T_2 = and(_io_out_2_req_valid_T, _io_out_2_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    io.out[2].req.valid <= _io_out_2_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io.out[2].req.bits <= io.in.req.bits @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    node _io_out_0_resp_ready_T = and(outSelRespVec[0], io.in.resp.ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_0_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_0_resp_ready_T_2 = and(_io_out_0_resp_ready_T, _io_out_0_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    io.out[0].resp.ready <= _io_out_0_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    node _io_out_1_resp_ready_T = and(outSelRespVec[1], io.in.resp.ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_1_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_1_resp_ready_T_2 = and(_io_out_1_resp_ready_T, _io_out_1_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    io.out[1].resp.ready <= _io_out_1_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    node _io_out_2_resp_ready_T = and(outSelRespVec[2], io.in.resp.ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_2_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_2_resp_ready_T_2 = and(_io_out_2_resp_ready_T, _io_out_2_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    io.out[2].resp.ready <= _io_out_2_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    node _io_in_resp_valid_T = mux(outSelRespVec[0], io.out[0].resp.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_1 = mux(outSelRespVec[1], io.out[1].resp.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_2 = mux(outSelRespVec[2], io.out[2].resp.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_3 = or(_io_in_resp_valid_T, _io_in_resp_valid_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_4 = or(_io_in_resp_valid_T_3, _io_in_resp_valid_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_resp_valid_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_resp_valid_WIRE <= _io_in_resp_valid_T_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_5 = eq(state, UInt<2>("h2")) @[src/main/scala/bus/simplebus/Crossbar.scala 71:79]
    node _io_in_resp_valid_T_6 = or(_io_in_resp_valid_WIRE, _io_in_resp_valid_T_5) @[src/main/scala/bus/simplebus/Crossbar.scala 71:70]
    io.in.resp.valid <= _io_in_resp_valid_T_6 @[src/main/scala/bus/simplebus/Crossbar.scala 71:20]
    wire _io_in_resp_bits_WIRE : { cmd : UInt<4>, rdata : UInt<64>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T = mux(outSelRespVec[0], io.out[0].resp.bits.rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_1 = mux(outSelRespVec[1], io.out[1].resp.bits.rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_2 = mux(outSelRespVec[2], io.out[2].resp.bits.rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_3 = or(_io_in_resp_bits_T, _io_in_resp_bits_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_4 = or(_io_in_resp_bits_T_3, _io_in_resp_bits_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_resp_bits_WIRE_1 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_resp_bits_WIRE_1 <= _io_in_resp_bits_T_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_resp_bits_WIRE.rdata <= _io_in_resp_bits_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_5 = mux(outSelRespVec[0], io.out[0].resp.bits.cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_6 = mux(outSelRespVec[1], io.out[1].resp.bits.cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_7 = mux(outSelRespVec[2], io.out[2].resp.bits.cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_8 = or(_io_in_resp_bits_T_5, _io_in_resp_bits_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_9 = or(_io_in_resp_bits_T_8, _io_in_resp_bits_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_resp_bits_WIRE_2 : UInt<4> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_resp_bits_WIRE_2 <= _io_in_resp_bits_T_9 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_resp_bits_WIRE.cmd <= _io_in_resp_bits_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.in.resp.bits <= _io_in_resp_bits_WIRE @[src/main/scala/bus/simplebus/Crossbar.scala 72:19]

  module AXI4CLINT :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}, extra : { mtip : UInt<1>, msip : UInt<1>}} @[src/main/scala/device/AXI4Slave.scala 28:14]

    node _fullMask_T = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_1 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_2 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_3 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_4 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_5 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_6 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_7 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_8 = mux(_fullMask_T, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_9 = mux(_fullMask_T_1, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_10 = mux(_fullMask_T_2, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_11 = mux(_fullMask_T_3, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_12 = mux(_fullMask_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_13 = mux(_fullMask_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_14 = mux(_fullMask_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_15 = mux(_fullMask_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node fullMask_lo_lo = cat(_fullMask_T_9, _fullMask_T_8) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo_hi = cat(_fullMask_T_11, _fullMask_T_10) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo = cat(fullMask_lo_hi, fullMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_lo = cat(_fullMask_T_13, _fullMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_hi = cat(_fullMask_T_15, _fullMask_T_14) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi = cat(fullMask_hi_hi, fullMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask = cat(fullMask_hi, fullMask_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    wire raddr : UInt @[src/main/scala/device/AXI4Slave.scala 37:19]
    wire ren : UInt<1> @[src/main/scala/device/AXI4Slave.scala 38:17]
    raddr <= io.in.ar.bits.addr @[src/main/scala/device/AXI4Slave.scala 66:13]
    node _r_busy_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:56]
    reg r_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _r_busy_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      r_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _r_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      r_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io.in.r.ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    io.in.ar.ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io.in.r.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 72:18]
    node _ren_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:17]
    ren_REG <= _ren_T @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:65]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:62]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:46]
    ren <= _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 73:7]
    node _io_in_r_valid_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:52]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_r_valid_T_3 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_r_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_r_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_r_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.r.valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    wire waddr : UInt @[src/main/scala/device/AXI4Slave.scala 77:19]
    waddr <= io.in.aw.bits.addr @[src/main/scala/device/AXI4Slave.scala 89:13]
    node _w_busy_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _w_busy_T_1 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg w_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _w_busy_T_1 : @[src/main/scala/utils/StopWatch.scala 26:19]
      w_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _w_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      w_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    io.in.aw.ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    node _io_in_w_ready_T = or(io.in.aw.valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    io.in.w.ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io.in.b.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 96:18]
    node _io_in_b_valid_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:43]
    node _io_in_b_valid_T_2 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_b_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_b_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_b_valid_T_1 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_b_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.b.valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    reg mtime : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/device/AXI4CLINT.scala 32:22]
    reg mtimecmp : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/device/AXI4CLINT.scala 33:25]
    reg msip : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[src/main/scala/device/AXI4CLINT.scala 34:21]
    reg freq_reg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h2710")) @[src/main/scala/device/AXI4CLINT.scala 37:25]
    node freq = bits(freq_reg, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 38:22]
    reg inc_reg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h1")) @[src/main/scala/device/AXI4CLINT.scala 39:24]
    node inc = bits(inc_reg, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 40:20]
    reg cnt : UInt<16>, clock with :
      reset => (reset, UInt<16>("h0")) @[src/main/scala/device/AXI4CLINT.scala 42:20]
    node _nextCnt_T = add(cnt, UInt<1>("h1")) @[src/main/scala/device/AXI4CLINT.scala 43:21]
    node nextCnt = tail(_nextCnt_T, 1) @[src/main/scala/device/AXI4CLINT.scala 43:21]
    node _cnt_T = lt(nextCnt, freq) @[src/main/scala/device/AXI4CLINT.scala 44:22]
    node _cnt_T_1 = mux(_cnt_T, nextCnt, UInt<1>("h0")) @[src/main/scala/device/AXI4CLINT.scala 44:13]
    cnt <= _cnt_T_1 @[src/main/scala/device/AXI4CLINT.scala 44:7]
    node tick = eq(nextCnt, freq) @[src/main/scala/device/AXI4CLINT.scala 45:23]
    when tick : @[src/main/scala/device/AXI4CLINT.scala 46:15]
      node _mtime_T = add(mtime, inc) @[src/main/scala/device/AXI4CLINT.scala 46:32]
      node _mtime_T_1 = tail(_mtime_T, 1) @[src/main/scala/device/AXI4CLINT.scala 46:32]
      mtime <= _mtime_T_1 @[src/main/scala/device/AXI4CLINT.scala 46:23]
    wire isWFI : UInt<1> @[src/main/scala/device/AXI4CLINT.scala 49:25]
    isWFI <= UInt<1>("h0") @[src/main/scala/device/AXI4CLINT.scala 49:25]
    when isWFI : @[src/main/scala/device/AXI4CLINT.scala 51:18]
      node _mtime_T_2 = add(mtime, UInt<17>("h186a0")) @[src/main/scala/device/AXI4CLINT.scala 51:35]
      node _mtime_T_3 = tail(_mtime_T_2, 1) @[src/main/scala/device/AXI4CLINT.scala 51:35]
      mtime <= _mtime_T_3 @[src/main/scala/device/AXI4CLINT.scala 51:26]
    node _T = bits(raddr, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 61:35]
    node _T_1 = bits(waddr, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 61:35]
    node _T_2 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_3 = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_4 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_5 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_6 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_7 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_8 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_9 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_10 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_11 = mux(_T_3, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_12 = mux(_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_13 = mux(_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_14 = mux(_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_15 = mux(_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_16 = mux(_T_8, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_17 = mux(_T_9, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_18 = mux(_T_10, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node lo_lo = cat(_T_12, _T_11) @[src/main/scala/utils/BitUtils.scala 27:27]
    node lo_hi = cat(_T_14, _T_13) @[src/main/scala/utils/BitUtils.scala 27:27]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi_lo = cat(_T_16, _T_15) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi_hi = cat(_T_18, _T_17) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _T_19 = cat(hi, lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _io_in_r_bits_data_T = eq(UInt<1>("h0"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_1 = eq(UInt<16>("h8000"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_2 = eq(UInt<16>("hbff8"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_3 = eq(UInt<16>("h8008"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_4 = eq(UInt<15>("h4000"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_5 = mux(_io_in_r_bits_data_T, msip, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_6 = mux(_io_in_r_bits_data_T_1, freq_reg, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_7 = mux(_io_in_r_bits_data_T_2, mtime, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_8 = mux(_io_in_r_bits_data_T_3, inc_reg, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_9 = mux(_io_in_r_bits_data_T_4, mtimecmp, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_10 = or(_io_in_r_bits_data_T_5, _io_in_r_bits_data_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_11 = or(_io_in_r_bits_data_T_10, _io_in_r_bits_data_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_12 = or(_io_in_r_bits_data_T_11, _io_in_r_bits_data_T_8) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_13 = or(_io_in_r_bits_data_T_12, _io_in_r_bits_data_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_r_bits_data_WIRE : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_r_bits_data_WIRE <= _io_in_r_bits_data_T_13 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.in.r.bits.data <= _io_in_r_bits_data_WIRE @[src/main/scala/utils/RegMap.scala 30:11]
    node _T_20 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_21 = and(_T_2, _T_20) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_21 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _msip_T = and(io.in.w.bits.data, _T_19) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _msip_T_1 = not(_T_19) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _msip_T_2 = and(msip, _msip_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _msip_T_3 = or(_msip_T, _msip_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      msip <= _msip_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_22 = eq(_T_1, UInt<16>("h8000")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_23 = and(_T_2, _T_22) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_23 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _freq_reg_T = and(io.in.w.bits.data, _T_19) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _freq_reg_T_1 = not(_T_19) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _freq_reg_T_2 = and(freq_reg, _freq_reg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _freq_reg_T_3 = or(_freq_reg_T, _freq_reg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      freq_reg <= _freq_reg_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_24 = eq(_T_1, UInt<16>("hbff8")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_25 = and(_T_2, _T_24) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_25 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _mtime_T_4 = and(io.in.w.bits.data, _T_19) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mtime_T_5 = not(_T_19) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mtime_T_6 = and(mtime, _mtime_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mtime_T_7 = or(_mtime_T_4, _mtime_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
      mtime <= _mtime_T_7 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_26 = eq(_T_1, UInt<16>("h8008")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_27 = and(_T_2, _T_26) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_27 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _inc_reg_T = and(io.in.w.bits.data, _T_19) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _inc_reg_T_1 = not(_T_19) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _inc_reg_T_2 = and(inc_reg, _inc_reg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _inc_reg_T_3 = or(_inc_reg_T, _inc_reg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      inc_reg <= _inc_reg_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_28 = eq(_T_1, UInt<15>("h4000")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_29 = and(_T_2, _T_28) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_29 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _mtimecmp_T = and(io.in.w.bits.data, _T_19) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _mtimecmp_T_1 = not(_T_19) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _mtimecmp_T_2 = and(mtimecmp, _mtimecmp_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _mtimecmp_T_3 = or(_mtimecmp_T, _mtimecmp_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      mtimecmp <= _mtimecmp_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _io_extra_mtip_T = geq(mtime, mtimecmp) @[src/main/scala/device/AXI4CLINT.scala 66:38]
    reg io_extra_mtip_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_extra_mtip_REG) @[src/main/scala/device/AXI4CLINT.scala 66:31]
    io_extra_mtip_REG <= _io_extra_mtip_T @[src/main/scala/device/AXI4CLINT.scala 66:31]
    io.extra.mtip <= io_extra_mtip_REG @[src/main/scala/device/AXI4CLINT.scala 66:21]
    node _io_extra_msip_T = neq(msip, UInt<1>("h0")) @[src/main/scala/device/AXI4CLINT.scala 67:37]
    reg io_extra_msip_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_extra_msip_REG) @[src/main/scala/device/AXI4CLINT.scala 67:31]
    io_extra_msip_REG <= _io_extra_msip_T @[src/main/scala/device/AXI4CLINT.scala 67:31]
    io.extra.msip <= io_extra_msip_REG @[src/main/scala/device/AXI4CLINT.scala 67:21]

  module SimpleBus2AXI4Converter_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:153 assert(toAXI4Lite || toAXI4)\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    io.out.ar.bits.addr <= io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    io.out.ar.bits.prot <= UInt<3>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    io.out.w.bits.data <= io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    io.out.w.bits.strb <= io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    rlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    io.out.aw.bits.prot <= io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.addr <= io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.in.resp.bits.rdata <= io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    io.in.resp.bits.cmd <= _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg awAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      awAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      awAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:41]
    reg wAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      wAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      wAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:27]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:43]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:63]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:53]
    wSend <= _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      wen <= _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:29]
    io.out.ar.valid <= _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:36]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:33]
    io.out.aw.valid <= _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:36]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:33]
    io.out.w.valid <= _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    io.in.req.ready <= _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    io.out.r.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    io.out.b.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    io.in.resp.valid <= _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module AXI4PLIC :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}, extra : { flip intrVec : UInt<1>, meip : UInt<1>[1]}} @[src/main/scala/device/AXI4Slave.scala 28:14]

    node _fullMask_T = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_1 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_2 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_3 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_4 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_5 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_6 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_7 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_8 = mux(_fullMask_T, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_9 = mux(_fullMask_T_1, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_10 = mux(_fullMask_T_2, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_11 = mux(_fullMask_T_3, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_12 = mux(_fullMask_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_13 = mux(_fullMask_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_14 = mux(_fullMask_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_15 = mux(_fullMask_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node fullMask_lo_lo = cat(_fullMask_T_9, _fullMask_T_8) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo_hi = cat(_fullMask_T_11, _fullMask_T_10) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo = cat(fullMask_lo_hi, fullMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_lo = cat(_fullMask_T_13, _fullMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_hi = cat(_fullMask_T_15, _fullMask_T_14) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi = cat(fullMask_hi_hi, fullMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask = cat(fullMask_hi, fullMask_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    wire raddr : UInt @[src/main/scala/device/AXI4Slave.scala 37:19]
    wire ren : UInt<1> @[src/main/scala/device/AXI4Slave.scala 38:17]
    raddr <= io.in.ar.bits.addr @[src/main/scala/device/AXI4Slave.scala 66:13]
    node _r_busy_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:56]
    reg r_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _r_busy_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      r_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _r_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      r_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io.in.r.ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    io.in.ar.ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io.in.r.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 72:18]
    node _ren_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:17]
    ren_REG <= _ren_T @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:65]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:62]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:46]
    ren <= _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 73:7]
    node _io_in_r_valid_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:52]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_r_valid_T_3 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_r_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_r_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_r_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.r.valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    wire waddr : UInt @[src/main/scala/device/AXI4Slave.scala 77:19]
    waddr <= io.in.aw.bits.addr @[src/main/scala/device/AXI4Slave.scala 89:13]
    node _w_busy_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _w_busy_T_1 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg w_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _w_busy_T_1 : @[src/main/scala/utils/StopWatch.scala 26:19]
      w_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _w_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      w_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    io.in.aw.ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    node _io_in_w_ready_T = or(io.in.aw.valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    io.in.w.ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io.in.b.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 96:18]
    node _io_in_b_valid_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:43]
    node _io_in_b_valid_T_2 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_b_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_b_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_b_valid_T_1 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_b_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.b.valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    reg priority_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), priority_0) @[src/main/scala/device/AXI4PLIC.scala 37:39]
    wire _pending_WIRE : UInt<1>[32] @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[0] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[1] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[2] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[3] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[4] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[5] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[6] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[7] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[8] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[9] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[10] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[11] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[12] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[13] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[14] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[15] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[16] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[17] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[18] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[19] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[20] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[21] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[22] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[23] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[24] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[25] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[26] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[27] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[28] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[29] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[30] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    _pending_WIRE[31] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:59]
    reg pending_0 : UInt<1>[32], clock with :
      reset => (reset, _pending_WIRE) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    node lo_lo_lo_lo = cat(pending_0[1], pending_0[0]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo_lo_hi = cat(pending_0[3], pending_0[2]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo_lo = cat(lo_lo_lo_hi, lo_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo_hi_lo = cat(pending_0[5], pending_0[4]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo_hi_hi = cat(pending_0[7], pending_0[6]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo_hi = cat(lo_lo_hi_hi, lo_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo = cat(lo_lo_hi, lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_lo_lo = cat(pending_0[9], pending_0[8]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_lo_hi = cat(pending_0[11], pending_0[10]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_lo = cat(lo_hi_lo_hi, lo_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_hi_lo = cat(pending_0[13], pending_0[12]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_hi_hi = cat(pending_0[15], pending_0[14]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_hi = cat(lo_hi_hi_hi, lo_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_lo_lo = cat(pending_0[17], pending_0[16]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_lo_hi = cat(pending_0[19], pending_0[18]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_lo = cat(hi_lo_lo_hi, hi_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_hi_lo = cat(pending_0[21], pending_0[20]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_hi_hi = cat(pending_0[23], pending_0[22]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_hi = cat(hi_lo_hi_hi, hi_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo = cat(hi_lo_hi, hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_lo_lo = cat(pending_0[25], pending_0[24]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_lo_hi = cat(pending_0[27], pending_0[26]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_lo = cat(hi_hi_lo_hi, hi_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_hi_lo = cat(pending_0[29], pending_0[28]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_hi_hi = cat(pending_0[31], pending_0[30]) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_hi = cat(hi_hi_hi_hi, hi_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi = cat(hi_hi_hi, hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node _T = cat(hi, lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    reg enable_0_0 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4PLIC.scala 48:64]
    reg threshold_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), threshold_0) @[src/main/scala/device/AXI4PLIC.scala 53:40]
    wire _inHandle_WIRE : UInt<1>[2] @[src/main/scala/device/AXI4PLIC.scala 58:38]
    _inHandle_WIRE[0] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 58:38]
    _inHandle_WIRE[1] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 58:38]
    reg inHandle : UInt<1>[2], clock with :
      reset => (reset, _inHandle_WIRE) @[src/main/scala/device/AXI4PLIC.scala 58:25]
    reg claimCompletion_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), claimCompletion_0) @[src/main/scala/device/AXI4PLIC.scala 64:46]
    node _T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_2 = bits(raddr, 25, 0) @[src/main/scala/device/AXI4PLIC.scala 35:35]
    node _T_3 = eq(_T_2, UInt<22>("h200004")) @[src/main/scala/device/AXI4PLIC.scala 68:46]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/device/AXI4PLIC.scala 68:25]
    when _T_4 : @[src/main/scala/device/AXI4PLIC.scala 68:59]
      node _T_5 = bits(claimCompletion_0, 0, 0)
      inHandle[_T_5] <= UInt<1>("h1") @[src/main/scala/device/AXI4PLIC.scala 68:73]
    node _T_6 = bits(io.extra.intrVec, 0, 0) @[src/main/scala/device/AXI4PLIC.scala 73:24]
    when _T_6 : @[src/main/scala/device/AXI4PLIC.scala 75:17]
      pending_0[1] <= UInt<1>("h1") @[src/main/scala/device/AXI4PLIC.scala 75:45]
    when inHandle[1] : @[src/main/scala/device/AXI4PLIC.scala 76:25]
      pending_0[1] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 76:53]
    node pendingVec_lo_lo_lo_lo = cat(pending_0[1], pending_0[0]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_lo_hi = cat(pending_0[3], pending_0[2]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_lo = cat(pendingVec_lo_lo_lo_hi, pendingVec_lo_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_hi_lo = cat(pending_0[5], pending_0[4]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_hi_hi = cat(pending_0[7], pending_0[6]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_hi = cat(pendingVec_lo_lo_hi_hi, pendingVec_lo_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo = cat(pendingVec_lo_lo_hi, pendingVec_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_lo_lo = cat(pending_0[9], pending_0[8]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_lo_hi = cat(pending_0[11], pending_0[10]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_lo = cat(pendingVec_lo_hi_lo_hi, pendingVec_lo_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_hi_lo = cat(pending_0[13], pending_0[12]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_hi_hi = cat(pending_0[15], pending_0[14]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_hi = cat(pendingVec_lo_hi_hi_hi, pendingVec_lo_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi = cat(pendingVec_lo_hi_hi, pendingVec_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo = cat(pendingVec_lo_hi, pendingVec_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_lo_lo = cat(pending_0[17], pending_0[16]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_lo_hi = cat(pending_0[19], pending_0[18]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_lo = cat(pendingVec_hi_lo_lo_hi, pendingVec_hi_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_hi_lo = cat(pending_0[21], pending_0[20]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_hi_hi = cat(pending_0[23], pending_0[22]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_hi = cat(pendingVec_hi_lo_hi_hi, pendingVec_hi_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo = cat(pendingVec_hi_lo_hi, pendingVec_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_lo_lo = cat(pending_0[25], pending_0[24]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_lo_hi = cat(pending_0[27], pending_0[26]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_lo = cat(pendingVec_hi_hi_lo_hi, pendingVec_hi_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_hi_lo = cat(pending_0[29], pending_0[28]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_hi_hi = cat(pending_0[31], pending_0[30]) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_hi = cat(pendingVec_hi_hi_hi_hi, pendingVec_hi_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi = cat(pendingVec_hi_hi_hi, pendingVec_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi = cat(pendingVec_hi_hi, pendingVec_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec = cat(pendingVec_hi, pendingVec_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node takenVec = and(pendingVec, enable_0_0) @[src/main/scala/device/AXI4PLIC.scala 81:31]
    node _claimCompletion_0_T = eq(takenVec, UInt<1>("h0")) @[src/main/scala/device/AXI4PLIC.scala 82:23]
    node _claimCompletion_0_T_1 = bits(takenVec, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_2 = bits(takenVec, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_3 = bits(takenVec, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_4 = bits(takenVec, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_5 = bits(takenVec, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_6 = bits(takenVec, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_7 = bits(takenVec, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_8 = bits(takenVec, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_9 = bits(takenVec, 8, 8) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_10 = bits(takenVec, 9, 9) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_11 = bits(takenVec, 10, 10) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_12 = bits(takenVec, 11, 11) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_13 = bits(takenVec, 12, 12) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_14 = bits(takenVec, 13, 13) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_15 = bits(takenVec, 14, 14) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_16 = bits(takenVec, 15, 15) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_17 = bits(takenVec, 16, 16) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_18 = bits(takenVec, 17, 17) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_19 = bits(takenVec, 18, 18) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_20 = bits(takenVec, 19, 19) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_21 = bits(takenVec, 20, 20) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_22 = bits(takenVec, 21, 21) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_23 = bits(takenVec, 22, 22) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_24 = bits(takenVec, 23, 23) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_25 = bits(takenVec, 24, 24) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_26 = bits(takenVec, 25, 25) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_27 = bits(takenVec, 26, 26) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_28 = bits(takenVec, 27, 27) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_29 = bits(takenVec, 28, 28) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_30 = bits(takenVec, 29, 29) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_31 = bits(takenVec, 30, 30) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_32 = bits(takenVec, 31, 31) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_33 = mux(_claimCompletion_0_T_31, UInt<5>("h1e"), UInt<5>("h1f")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_34 = mux(_claimCompletion_0_T_30, UInt<5>("h1d"), _claimCompletion_0_T_33) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_35 = mux(_claimCompletion_0_T_29, UInt<5>("h1c"), _claimCompletion_0_T_34) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_36 = mux(_claimCompletion_0_T_28, UInt<5>("h1b"), _claimCompletion_0_T_35) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_37 = mux(_claimCompletion_0_T_27, UInt<5>("h1a"), _claimCompletion_0_T_36) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_38 = mux(_claimCompletion_0_T_26, UInt<5>("h19"), _claimCompletion_0_T_37) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_39 = mux(_claimCompletion_0_T_25, UInt<5>("h18"), _claimCompletion_0_T_38) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_40 = mux(_claimCompletion_0_T_24, UInt<5>("h17"), _claimCompletion_0_T_39) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_41 = mux(_claimCompletion_0_T_23, UInt<5>("h16"), _claimCompletion_0_T_40) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_42 = mux(_claimCompletion_0_T_22, UInt<5>("h15"), _claimCompletion_0_T_41) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_43 = mux(_claimCompletion_0_T_21, UInt<5>("h14"), _claimCompletion_0_T_42) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_44 = mux(_claimCompletion_0_T_20, UInt<5>("h13"), _claimCompletion_0_T_43) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_45 = mux(_claimCompletion_0_T_19, UInt<5>("h12"), _claimCompletion_0_T_44) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_46 = mux(_claimCompletion_0_T_18, UInt<5>("h11"), _claimCompletion_0_T_45) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_47 = mux(_claimCompletion_0_T_17, UInt<5>("h10"), _claimCompletion_0_T_46) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_48 = mux(_claimCompletion_0_T_16, UInt<4>("hf"), _claimCompletion_0_T_47) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_49 = mux(_claimCompletion_0_T_15, UInt<4>("he"), _claimCompletion_0_T_48) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_50 = mux(_claimCompletion_0_T_14, UInt<4>("hd"), _claimCompletion_0_T_49) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_51 = mux(_claimCompletion_0_T_13, UInt<4>("hc"), _claimCompletion_0_T_50) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_52 = mux(_claimCompletion_0_T_12, UInt<4>("hb"), _claimCompletion_0_T_51) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_53 = mux(_claimCompletion_0_T_11, UInt<4>("ha"), _claimCompletion_0_T_52) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_54 = mux(_claimCompletion_0_T_10, UInt<4>("h9"), _claimCompletion_0_T_53) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_55 = mux(_claimCompletion_0_T_9, UInt<4>("h8"), _claimCompletion_0_T_54) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_56 = mux(_claimCompletion_0_T_8, UInt<3>("h7"), _claimCompletion_0_T_55) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_57 = mux(_claimCompletion_0_T_7, UInt<3>("h6"), _claimCompletion_0_T_56) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_58 = mux(_claimCompletion_0_T_6, UInt<3>("h5"), _claimCompletion_0_T_57) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_59 = mux(_claimCompletion_0_T_5, UInt<3>("h4"), _claimCompletion_0_T_58) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_60 = mux(_claimCompletion_0_T_4, UInt<2>("h3"), _claimCompletion_0_T_59) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_61 = mux(_claimCompletion_0_T_3, UInt<2>("h2"), _claimCompletion_0_T_60) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_62 = mux(_claimCompletion_0_T_2, UInt<1>("h1"), _claimCompletion_0_T_61) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_63 = mux(_claimCompletion_0_T_1, UInt<1>("h0"), _claimCompletion_0_T_62) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_64 = mux(_claimCompletion_0_T, UInt<1>("h0"), _claimCompletion_0_T_63) @[src/main/scala/device/AXI4PLIC.scala 82:13]
    claimCompletion_0 <= _claimCompletion_0_T_64 @[src/main/scala/device/AXI4PLIC.scala 82:7]
    wire rdata : UInt<32> @[src/main/scala/device/AXI4PLIC.scala 87:19]
    node _T_7 = bits(raddr, 25, 0) @[src/main/scala/device/AXI4PLIC.scala 35:35]
    node _T_8 = bits(waddr, 25, 0) @[src/main/scala/device/AXI4PLIC.scala 35:35]
    node _T_9 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_10 = bits(io.in.w.bits.data, 31, 0) @[src/main/scala/device/AXI4PLIC.scala 89:50]
    node _T_11 = bits(waddr, 2, 0) @[src/main/scala/device/AXI4PLIC.scala 89:93]
    node _T_12 = dshr(io.in.w.bits.strb, _T_11) @[src/main/scala/device/AXI4PLIC.scala 89:85]
    node _T_13 = bits(_T_12, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_14 = bits(_T_12, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_15 = bits(_T_12, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_16 = bits(_T_12, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_17 = bits(_T_12, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_18 = bits(_T_12, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_19 = bits(_T_12, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_20 = bits(_T_12, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_21 = mux(_T_13, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_22 = mux(_T_14, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_23 = mux(_T_15, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_24 = mux(_T_16, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_25 = mux(_T_17, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_26 = mux(_T_18, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_27 = mux(_T_19, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_28 = mux(_T_20, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node lo_lo_1 = cat(_T_22, _T_21) @[src/main/scala/utils/BitUtils.scala 27:27]
    node lo_hi_1 = cat(_T_24, _T_23) @[src/main/scala/utils/BitUtils.scala 27:27]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi_lo_1 = cat(_T_26, _T_25) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi_hi_1 = cat(_T_28, _T_27) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _T_29 = cat(hi_1, lo_1) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _T_30 = bits(_T_29, 31, 0) @[src/main/scala/device/AXI4PLIC.scala 89:99]
    node _rdata_T = eq(UInt<13>("h1000"), _T_7) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_1 = eq(UInt<14>("h2000"), _T_7) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_2 = eq(UInt<22>("h200004"), _T_7) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_3 = eq(UInt<3>("h4"), _T_7) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_4 = eq(UInt<22>("h200000"), _T_7) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_5 = mux(_rdata_T, _T, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_6 = mux(_rdata_T_1, enable_0_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_7 = mux(_rdata_T_2, claimCompletion_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_8 = mux(_rdata_T_3, priority_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_9 = mux(_rdata_T_4, threshold_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_10 = or(_rdata_T_5, _rdata_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_11 = or(_rdata_T_10, _rdata_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_12 = or(_rdata_T_11, _rdata_T_8) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_13 = or(_rdata_T_12, _rdata_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _rdata_WIRE : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _rdata_WIRE <= _rdata_T_13 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    rdata <= _rdata_WIRE @[src/main/scala/utils/RegMap.scala 30:11]
    node _T_31 = eq(_T_8, UInt<14>("h2000")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_32 = and(_T_9, _T_31) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_32 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _enable_0_0_T = and(_T_10, _T_30) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _enable_0_0_T_1 = not(_T_30) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _enable_0_0_T_2 = and(enable_0_0, _enable_0_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _enable_0_0_T_3 = or(_enable_0_0_T, _enable_0_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      enable_0_0 <= _enable_0_0_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_33 = eq(_T_8, UInt<22>("h200004")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_34 = and(_T_9, _T_33) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_34 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _claimCompletion_0_T_65 = and(_T_10, _T_30) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _claimCompletion_0_T_66 = not(_T_30) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _claimCompletion_0_T_67 = and(claimCompletion_0, _claimCompletion_0_T_66) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _claimCompletion_0_T_68 = or(_claimCompletion_0_T_65, _claimCompletion_0_T_67) @[src/main/scala/utils/BitUtils.scala 34:26]
      node _claimCompletion_0_T_69 = bits(_claimCompletion_0_T_68, 31, 0) @[src/main/scala/device/AXI4PLIC.scala 60:19]
      node _claimCompletion_0_T_70 = bits(_claimCompletion_0_T_69, 0, 0)
      inHandle[_claimCompletion_0_T_70] <= UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 60:27]
      claimCompletion_0 <= UInt<1>("h0") @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_35 = eq(_T_8, UInt<3>("h4")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_36 = and(_T_9, _T_35) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_36 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _priority_0_T = and(_T_10, _T_30) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _priority_0_T_1 = not(_T_30) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _priority_0_T_2 = and(priority_0, _priority_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _priority_0_T_3 = or(_priority_0_T, _priority_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      priority_0 <= _priority_0_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_37 = eq(_T_8, UInt<22>("h200000")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_38 = and(_T_9, _T_37) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_38 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _threshold_0_T = and(_T_10, _T_30) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _threshold_0_T_1 = not(_T_30) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _threshold_0_T_2 = and(threshold_0, _threshold_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _threshold_0_T_3 = or(_threshold_0_T, _threshold_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      threshold_0 <= _threshold_0_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _io_in_r_bits_data_T = cat(rdata, rdata) @[src/main/scala/device/AXI4PLIC.scala 91:25]
    io.in.r.bits.data <= _io_in_r_bits_data_T @[src/main/scala/device/AXI4PLIC.scala 91:18]
    node _io_extra_meip_0_T = neq(claimCompletion_0, UInt<1>("h0")) @[src/main/scala/device/AXI4PLIC.scala 93:87]
    io.extra.meip[0] <= _io_extra_meip_0_T @[src/main/scala/device/AXI4PLIC.scala 93:62]

  module SimpleBus2AXI4Converter_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:153 assert(toAXI4Lite || toAXI4)\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    io.out.ar.bits.addr <= io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    io.out.ar.bits.prot <= UInt<3>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    io.out.w.bits.data <= io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    io.out.w.bits.strb <= io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    rlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    io.out.aw.bits.prot <= io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.addr <= io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.in.resp.bits.rdata <= io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    io.in.resp.bits.cmd <= _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg awAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      awAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      awAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:41]
    reg wAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      wAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      wAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:27]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:43]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:63]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:53]
    wSend <= _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      wen <= _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:29]
    io.out.ar.valid <= _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:36]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:33]
    io.out.aw.valid <= _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:36]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:33]
    io.out.w.valid <= _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    io.in.req.ready <= _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    io.out.r.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    io.out.b.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    io.in.resp.valid <= _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module NutShell :
    input clock : Clock
    input reset : Reset
    output io : { mem : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}, mmio : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, flip frontend : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}, flip meip : UInt<1>} @[src/main/scala/system/NutShell.scala 45:14]

    inst nutcore of NutCore @[src/main/scala/system/NutShell.scala 53:23]
    nutcore.clock <= clock
    nutcore.reset <= reset
    inst cohMg of CoherenceManager @[src/main/scala/system/NutShell.scala 54:21]
    cohMg.clock <= clock
    cohMg.reset <= reset
    inst xbar of SimpleBusCrossbarNto1_2 @[src/main/scala/system/NutShell.scala 55:20]
    xbar.clock <= clock
    xbar.reset <= reset
    cohMg.io.in <= nutcore.io.imem.mem @[src/main/scala/system/NutShell.scala 56:15]
    nutcore.io.dmem.coh <= cohMg.io.out.coh @[src/main/scala/system/NutShell.scala 57:23]
    xbar.io.in[0] <= cohMg.io.out.mem @[src/main/scala/system/NutShell.scala 58:17]
    xbar.io.in[1] <= nutcore.io.dmem.mem @[src/main/scala/system/NutShell.scala 59:17]
    inst axi2sb of AXI42SimpleBusConverter @[src/main/scala/system/NutShell.scala 61:22]
    axi2sb.clock <= clock
    axi2sb.reset <= reset
    axi2sb.io.in <= io.frontend @[src/main/scala/system/NutShell.scala 62:16]
    nutcore.io.frontend <= axi2sb.io.out @[src/main/scala/system/NutShell.scala 63:23]
    inst memport_bridge of SimpleBus2MemPortConverter @[src/main/scala/bus/simplebus/ToMemPort.scala 50:24]
    memport_bridge.clock <= clock
    memport_bridge.reset <= reset
    memport_bridge.io.in <= xbar.io.out @[src/main/scala/bus/simplebus/ToMemPort.scala 51:18]
    memport_bridge.io.out.resp.bits.data is invalid @[src/main/scala/system/NutShell.scala 66:26]
    memport_bridge.io.out.resp.valid is invalid @[src/main/scala/system/NutShell.scala 67:22]
    memport_bridge.io.out.req.ready is invalid @[src/main/scala/system/NutShell.scala 68:21]
    inst memAddrMap of SimpleBusAddressMapper @[src/main/scala/system/NutShell.scala 93:26]
    memAddrMap.clock <= clock
    memAddrMap.reset <= reset
    memAddrMap.io.in <= xbar.io.out @[src/main/scala/system/NutShell.scala 94:20]
    inst io_mem_bridge of SimpleBus2AXI4Converter @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    io_mem_bridge.clock <= clock
    io_mem_bridge.reset <= reset
    io_mem_bridge.io.in <= memAddrMap.io.out @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    io_mem_bridge.io.out.r <= io.mem.r @[src/main/scala/system/NutShell.scala 95:10]
    io.mem.ar.bits <= io_mem_bridge.io.out.ar.bits @[src/main/scala/system/NutShell.scala 95:10]
    io.mem.ar.valid <= io_mem_bridge.io.out.ar.valid @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_bridge.io.out.ar.ready <= io.mem.ar.ready @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_bridge.io.out.b <= io.mem.b @[src/main/scala/system/NutShell.scala 95:10]
    io.mem.w.bits <= io_mem_bridge.io.out.w.bits @[src/main/scala/system/NutShell.scala 95:10]
    io.mem.w.valid <= io_mem_bridge.io.out.w.valid @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_bridge.io.out.w.ready <= io.mem.w.ready @[src/main/scala/system/NutShell.scala 95:10]
    io.mem.aw.bits <= io_mem_bridge.io.out.aw.bits @[src/main/scala/system/NutShell.scala 95:10]
    io.mem.aw.valid <= io_mem_bridge.io.out.aw.valid @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_bridge.io.out.aw.ready <= io.mem.aw.ready @[src/main/scala/system/NutShell.scala 95:10]
    nutcore.io.imem.coh.resp.ready <= UInt<1>("h1") @[src/main/scala/system/NutShell.scala 97:34]
    nutcore.io.imem.coh.req.valid <= UInt<1>("h0") @[src/main/scala/system/NutShell.scala 98:33]
    nutcore.io.imem.coh.req.bits.wdata is invalid @[src/main/scala/system/NutShell.scala 99:32]
    nutcore.io.imem.coh.req.bits.wmask is invalid @[src/main/scala/system/NutShell.scala 99:32]
    nutcore.io.imem.coh.req.bits.cmd is invalid @[src/main/scala/system/NutShell.scala 99:32]
    nutcore.io.imem.coh.req.bits.size is invalid @[src/main/scala/system/NutShell.scala 99:32]
    nutcore.io.imem.coh.req.bits.addr is invalid @[src/main/scala/system/NutShell.scala 99:32]
    inst mmioXbar of SimpleBusCrossbar1toN @[src/main/scala/system/NutShell.scala 106:24]
    mmioXbar.clock <= clock
    mmioXbar.reset <= reset
    mmioXbar.io.in <= nutcore.io.mmio @[src/main/scala/system/NutShell.scala 107:18]
    mmioXbar.io.out[2].resp <= io.mmio.resp @[src/main/scala/system/NutShell.scala 111:18]
    io.mmio.req.bits <= mmioXbar.io.out[2].req.bits @[src/main/scala/system/NutShell.scala 111:18]
    io.mmio.req.valid <= mmioXbar.io.out[2].req.valid @[src/main/scala/system/NutShell.scala 111:18]
    mmioXbar.io.out[2].req.ready <= io.mmio.req.ready @[src/main/scala/system/NutShell.scala 111:18]
    inst clint of AXI4CLINT @[src/main/scala/system/NutShell.scala 113:21]
    clint.clock <= clock
    clint.reset <= reset
    inst clint_io_in_bridge of SimpleBus2AXI4Converter_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    clint_io_in_bridge.clock <= clock
    clint_io_in_bridge.reset <= reset
    clint_io_in_bridge.io.in <= mmioXbar.io.out[0] @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    clint.io.in <= clint_io_in_bridge.io.out @[src/main/scala/system/NutShell.scala 114:15]
    inst plic of AXI4PLIC @[src/main/scala/system/NutShell.scala 120:20]
    plic.clock <= clock
    plic.reset <= reset
    inst plic_io_in_bridge of SimpleBus2AXI4Converter_2 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    plic_io_in_bridge.clock <= clock
    plic_io_in_bridge.reset <= reset
    plic_io_in_bridge.io.in <= mmioXbar.io.out[1] @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    plic.io.in <= plic_io_in_bridge.io.out @[src/main/scala/system/NutShell.scala 121:14]
    reg plic_io_extra_intrVec_REG : UInt, clock with :
      reset => (UInt<1>("h0"), plic_io_extra_intrVec_REG) @[src/main/scala/system/NutShell.scala 122:47]
    plic_io_extra_intrVec_REG <= io.meip @[src/main/scala/system/NutShell.scala 122:47]
    reg plic_io_extra_intrVec_REG_1 : UInt, clock with :
      reset => (UInt<1>("h0"), plic_io_extra_intrVec_REG_1) @[src/main/scala/system/NutShell.scala 122:39]
    plic_io_extra_intrVec_REG_1 <= plic_io_extra_intrVec_REG @[src/main/scala/system/NutShell.scala 122:39]
    plic.io.extra.intrVec <= plic_io_extra_intrVec_REG_1 @[src/main/scala/system/NutShell.scala 122:29]

  extmodule MemRWHelper :
    output r : { flip enable : UInt<1>, flip index : UInt<64>, data : UInt<64>}
    output w : { flip enable : UInt<1>, flip index : UInt<64>, flip data : UInt<64>, flip mask : UInt<64>}
    input clock : Clock
    defname = MemRWHelper

  module DifftestMem1P :
    input clock : Clock
    input reset : Reset
    output read : { flip valid : UInt<1>, flip index : UInt<64>, data : UInt<64>[1]} @[difftest/src/main/scala/common/Mem.scala 199:16]
    input write : { valid : UInt<1>, index : UInt<64>, data : UInt<64>[1], mask : UInt<64>[1]} @[difftest/src/main/scala/common/Mem.scala 204:17]

    inst helper_0 of MemRWHelper @[difftest/src/main/scala/common/Mem.scala 197:49]
    helper_0.clock <= clock @[difftest/src/main/scala/common/Mem.scala 212:13]
    node _T = asUInt(reset) @[difftest/src/main/scala/common/Mem.scala 214:23]
    node _T_1 = eq(_T, UInt<1>("h0")) @[difftest/src/main/scala/common/Mem.scala 214:16]
    node _T_2 = and(_T_1, read.valid) @[difftest/src/main/scala/common/Mem.scala 214:30]
    node _T_3 = mul(read.index, UInt<1>("h1")) @[difftest/src/main/scala/common/Mem.scala 215:26]
    node _T_4 = add(_T_3, UInt<1>("h0")) @[difftest/src/main/scala/common/Mem.scala 215:39]
    node _T_5 = tail(_T_4, 1) @[difftest/src/main/scala/common/Mem.scala 215:39]
    helper_0.r.enable <= _T_2 @[difftest/src/main/scala/common/Mem.scala 101:14]
    helper_0.r.index <= _T_5 @[difftest/src/main/scala/common/Mem.scala 102:13]
    read.data[0] <= helper_0.r.data @[difftest/src/main/scala/common/Mem.scala 211:13]
    helper_0.clock <= clock @[difftest/src/main/scala/common/Mem.scala 220:13]
    node _T_6 = asUInt(reset) @[difftest/src/main/scala/common/Mem.scala 222:23]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[difftest/src/main/scala/common/Mem.scala 222:16]
    node _T_8 = and(_T_7, write.valid) @[difftest/src/main/scala/common/Mem.scala 222:30]
    node _T_9 = mul(write.index, UInt<1>("h1")) @[difftest/src/main/scala/common/Mem.scala 223:27]
    node _T_10 = add(_T_9, UInt<1>("h0")) @[difftest/src/main/scala/common/Mem.scala 223:40]
    node _T_11 = tail(_T_10, 1) @[difftest/src/main/scala/common/Mem.scala 223:40]
    helper_0.w.enable <= _T_8 @[difftest/src/main/scala/common/Mem.scala 149:14]
    helper_0.w.index <= _T_11 @[difftest/src/main/scala/common/Mem.scala 150:13]
    helper_0.w.data <= write.data[0] @[difftest/src/main/scala/common/Mem.scala 151:12]
    helper_0.w.mask <= write.mask[0] @[difftest/src/main/scala/common/Mem.scala 152:12]
    node _T_12 = eq(read.valid, UInt<1>("h0")) @[difftest/src/main/scala/common/Mem.scala 263:10]
    node _T_13 = eq(write.valid, UInt<1>("h0")) @[difftest/src/main/scala/common/Mem.scala 263:25]
    node _T_14 = or(_T_12, _T_13) @[difftest/src/main/scala/common/Mem.scala 263:22]
    node _T_15 = asUInt(reset) @[difftest/src/main/scala/common/Mem.scala 263:9]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[difftest/src/main/scala/common/Mem.scala 263:9]
    when _T_16 : @[difftest/src/main/scala/common/Mem.scala 263:9]
      node _T_17 = eq(_T_14, UInt<1>("h0")) @[difftest/src/main/scala/common/Mem.scala 263:9]
      when _T_17 : @[difftest/src/main/scala/common/Mem.scala 263:9]
        printf(clock, UInt<1>("h1"), "Assertion failed: read and write come at the same cycle\n    at Mem.scala:263 assert(!read.valid || !write.valid, \"read and write come at the same cycle\")\n") : printf @[difftest/src/main/scala/common/Mem.scala 263:9]
      assert(clock, _T_14, UInt<1>("h1"), "") : assert @[difftest/src/main/scala/common/Mem.scala 263:9]


  module AXI4RAM :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}} @[src/main/scala/device/AXI4Slave.scala 28:14]

    node _fullMask_T = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_1 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_2 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_3 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_4 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_5 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_6 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_7 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_8 = mux(_fullMask_T, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_9 = mux(_fullMask_T_1, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_10 = mux(_fullMask_T_2, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_11 = mux(_fullMask_T_3, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_12 = mux(_fullMask_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_13 = mux(_fullMask_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_14 = mux(_fullMask_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_15 = mux(_fullMask_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node fullMask_lo_lo = cat(_fullMask_T_9, _fullMask_T_8) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo_hi = cat(_fullMask_T_11, _fullMask_T_10) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo = cat(fullMask_lo_hi, fullMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_lo = cat(_fullMask_T_13, _fullMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_hi = cat(_fullMask_T_15, _fullMask_T_14) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi = cat(fullMask_hi_hi, fullMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask = cat(fullMask_hi, fullMask_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    wire raddr : UInt @[src/main/scala/device/AXI4Slave.scala 37:19]
    wire ren : UInt<1> @[src/main/scala/device/AXI4Slave.scala 38:17]
    reg c_value : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg readBeatCnt : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node _len_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire _len_WIRE : UInt<8> @[src/main/scala/utils/Hold.scala 23:81]
    _len_WIRE <= UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:81]
    reg len_r : UInt, clock with :
      reset => (reset, _len_WIRE) @[src/main/scala/utils/Hold.scala 23:65]
    when _len_T : @[src/main/scala/utils/Hold.scala 23:65]
      len_r <= io.in.ar.bits.len @[src/main/scala/utils/Hold.scala 23:65]
    node len = mux(_len_T, io.in.ar.bits.len, len_r) @[src/main/scala/utils/Hold.scala 23:48]
    node _burst_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire _burst_WIRE : UInt<2> @[src/main/scala/utils/Hold.scala 23:81]
    _burst_WIRE <= UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:81]
    reg burst_r : UInt, clock with :
      reset => (reset, _burst_WIRE) @[src/main/scala/utils/Hold.scala 23:65]
    when _burst_T : @[src/main/scala/utils/Hold.scala 23:65]
      burst_r <= io.in.ar.bits.burst @[src/main/scala/utils/Hold.scala 23:65]
    node burst = mux(_burst_T, io.in.ar.bits.burst, burst_r) @[src/main/scala/utils/Hold.scala 23:48]
    wire _wrapAddr_WIRE : UInt<32> @[src/main/scala/device/AXI4Slave.scala 45:69]
    _wrapAddr_WIRE <= io.in.ar.bits.len @[src/main/scala/device/AXI4Slave.scala 45:69]
    node _wrapAddr_T = dshl(_wrapAddr_WIRE, io.in.ar.bits.size) @[src/main/scala/device/AXI4Slave.scala 45:89]
    node _wrapAddr_T_1 = not(_wrapAddr_T) @[src/main/scala/device/AXI4Slave.scala 45:42]
    node wrapAddr = and(io.in.ar.bits.addr, _wrapAddr_T_1) @[src/main/scala/device/AXI4Slave.scala 45:40]
    node _raddr_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire _raddr_WIRE : UInt<39> @[src/main/scala/utils/Hold.scala 23:81]
    _raddr_WIRE <= UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:81]
    reg raddr_r : UInt, clock with :
      reset => (reset, _raddr_WIRE) @[src/main/scala/utils/Hold.scala 23:65]
    when _raddr_T : @[src/main/scala/utils/Hold.scala 23:65]
      raddr_r <= wrapAddr @[src/main/scala/utils/Hold.scala 23:65]
    node _raddr_T_1 = mux(_raddr_T, wrapAddr, raddr_r) @[src/main/scala/utils/Hold.scala 23:48]
    raddr <= _raddr_T_1 @[src/main/scala/device/AXI4Slave.scala 46:13]
    node _io_in_r_bits_last_T = eq(c_value, len) @[src/main/scala/device/AXI4Slave.scala 47:36]
    io.in.r.bits.last <= _io_in_r_bits_last_T @[src/main/scala/device/AXI4Slave.scala 47:24]
    when ren : @[src/main/scala/device/AXI4Slave.scala 48:18]
      node wrap = eq(readBeatCnt, UInt<8>("hff")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(readBeatCnt, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      readBeatCnt <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      node _T = eq(burst, UInt<2>("h2")) @[src/main/scala/device/AXI4Slave.scala 50:21]
      node _T_1 = eq(readBeatCnt, len) @[src/main/scala/device/AXI4Slave.scala 50:68]
      node _T_2 = and(_T, _T_1) @[src/main/scala/device/AXI4Slave.scala 50:51]
      when _T_2 : @[src/main/scala/device/AXI4Slave.scala 50:77]
        readBeatCnt <= UInt<1>("h0") @[src/main/scala/device/AXI4Slave.scala 50:93]
    node _T_3 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    when _T_3 : @[src/main/scala/device/AXI4Slave.scala 52:28]
      node wrap_1 = eq(c_value, UInt<8>("hff")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      c_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when io.in.r.bits.last : @[src/main/scala/device/AXI4Slave.scala 54:33]
        c_value <= UInt<1>("h0") @[src/main/scala/device/AXI4Slave.scala 54:43]
    node _T_4 = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    when _T_4 : @[src/main/scala/device/AXI4Slave.scala 56:29]
      node _value_T_4 = dshr(io.in.ar.bits.addr, io.in.ar.bits.size) @[src/main/scala/device/AXI4Slave.scala 57:45]
      node _value_T_5 = and(_value_T_4, io.in.ar.bits.len) @[src/main/scala/device/AXI4Slave.scala 57:67]
      readBeatCnt <= _value_T_5 @[src/main/scala/device/AXI4Slave.scala 57:23]
      node _T_5 = neq(io.in.ar.bits.len, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 58:32]
      node _T_6 = eq(io.in.ar.bits.burst, UInt<2>("h2")) @[src/main/scala/device/AXI4Slave.scala 58:62]
      node _T_7 = and(_T_5, _T_6) @[src/main/scala/device/AXI4Slave.scala 58:40]
      when _T_7 : @[src/main/scala/device/AXI4Slave.scala 58:93]
        node _T_8 = eq(io.in.ar.bits.len, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 59:35]
        node _T_9 = eq(io.in.ar.bits.len, UInt<2>("h3")) @[src/main/scala/device/AXI4Slave.scala 59:63]
        node _T_10 = or(_T_8, _T_9) @[src/main/scala/device/AXI4Slave.scala 59:43]
        node _T_11 = eq(io.in.ar.bits.len, UInt<3>("h7")) @[src/main/scala/device/AXI4Slave.scala 60:30]
        node _T_12 = or(_T_10, _T_11) @[src/main/scala/device/AXI4Slave.scala 59:71]
        node _T_13 = eq(io.in.ar.bits.len, UInt<4>("hf")) @[src/main/scala/device/AXI4Slave.scala 60:58]
        node _T_14 = or(_T_12, _T_13) @[src/main/scala/device/AXI4Slave.scala 60:38]
        node _T_15 = asUInt(reset) @[src/main/scala/device/AXI4Slave.scala 59:17]
        node _T_16 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 59:17]
        when _T_16 : @[src/main/scala/device/AXI4Slave.scala 59:17]
          node _T_17 = eq(_T_14, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 59:17]
          when _T_17 : @[src/main/scala/device/AXI4Slave.scala 59:17]
            printf(clock, UInt<1>("h1"), "Assertion failed\n    at AXI4Slave.scala:59 assert(axi4.ar.bits.len === 1.U || axi4.ar.bits.len === 3.U ||\n") : printf @[src/main/scala/device/AXI4Slave.scala 59:17]
          assert(clock, _T_14, UInt<1>("h1"), "") : assert @[src/main/scala/device/AXI4Slave.scala 59:17]
    node _r_busy_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_2 = and(_r_busy_T_1, io.in.r.bits.last) @[src/main/scala/device/AXI4Slave.scala 70:56]
    reg r_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _r_busy_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      r_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _r_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      r_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io.in.r.ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    io.in.ar.ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io.in.r.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 72:18]
    node _ren_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:17]
    ren_REG <= _ren_T @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _ren_T_2 = eq(io.in.r.bits.last, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:65]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:62]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:46]
    ren <= _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 73:7]
    node _io_in_r_valid_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:52]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_r_valid_T_3 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_r_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_r_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_r_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.r.valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    wire waddr : UInt @[src/main/scala/device/AXI4Slave.scala 77:19]
    reg writeBeatCnt : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node _waddr_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire _waddr_WIRE : UInt<32> @[src/main/scala/utils/Hold.scala 23:81]
    _waddr_WIRE <= UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:81]
    reg waddr_r : UInt, clock with :
      reset => (reset, _waddr_WIRE) @[src/main/scala/utils/Hold.scala 23:65]
    when _waddr_T : @[src/main/scala/utils/Hold.scala 23:65]
      waddr_r <= io.in.aw.bits.addr @[src/main/scala/utils/Hold.scala 23:65]
    node _waddr_T_1 = mux(_waddr_T, io.in.aw.bits.addr, waddr_r) @[src/main/scala/utils/Hold.scala 23:48]
    waddr <= _waddr_T_1 @[src/main/scala/device/AXI4Slave.scala 81:13]
    node _T_18 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    when _T_18 : @[src/main/scala/device/AXI4Slave.scala 82:28]
      node wrap_2 = eq(writeBeatCnt, UInt<8>("hff")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_6 = add(writeBeatCnt, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_7 = tail(_value_T_6, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      writeBeatCnt <= _value_T_7 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when io.in.w.bits.last : @[src/main/scala/device/AXI4Slave.scala 84:33]
        writeBeatCnt <= UInt<1>("h0") @[src/main/scala/device/AXI4Slave.scala 84:43]
    node _w_busy_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _w_busy_T_1 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg w_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _w_busy_T_1 : @[src/main/scala/utils/StopWatch.scala 26:19]
      w_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _w_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      w_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    io.in.aw.ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    node _io_in_w_ready_T = or(io.in.aw.valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    io.in.w.ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io.in.b.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 96:18]
    node _io_in_b_valid_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, io.in.w.bits.last) @[src/main/scala/device/AXI4Slave.scala 97:43]
    node _io_in_b_valid_T_2 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_b_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_b_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_b_valid_T_1 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_b_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.b.valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    node _io_in_b_bits_id_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_b_bits_id_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_b_bits_id_r) @[src/main/scala/device/AXI4Slave.scala 101:36]
    when _io_in_b_bits_id_T : @[src/main/scala/device/AXI4Slave.scala 101:36]
      io_in_b_bits_id_r <= io.in.aw.bits.id @[src/main/scala/device/AXI4Slave.scala 101:36]
    io.in.b.bits.id <= io_in_b_bits_id_r @[src/main/scala/device/AXI4Slave.scala 101:24]
    node _io_in_b_bits_user_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_b_bits_user_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_b_bits_user_r) @[src/main/scala/device/AXI4Slave.scala 102:36]
    when _io_in_b_bits_user_T : @[src/main/scala/device/AXI4Slave.scala 102:36]
      io_in_b_bits_user_r <= io.in.aw.bits.user @[src/main/scala/device/AXI4Slave.scala 102:36]
    io.in.b.bits.user <= io_in_b_bits_user_r @[src/main/scala/device/AXI4Slave.scala 102:24]
    node _io_in_r_bits_id_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_r_bits_id_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_r_bits_id_r) @[src/main/scala/device/AXI4Slave.scala 103:36]
    when _io_in_r_bits_id_T : @[src/main/scala/device/AXI4Slave.scala 103:36]
      io_in_r_bits_id_r <= io.in.ar.bits.id @[src/main/scala/device/AXI4Slave.scala 103:36]
    io.in.r.bits.id <= io_in_r_bits_id_r @[src/main/scala/device/AXI4Slave.scala 103:24]
    node _io_in_r_bits_user_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_r_bits_user_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_r_bits_user_r) @[src/main/scala/device/AXI4Slave.scala 104:36]
    when _io_in_r_bits_user_T : @[src/main/scala/device/AXI4Slave.scala 104:36]
      io_in_r_bits_user_r <= io.in.ar.bits.user @[src/main/scala/device/AXI4Slave.scala 104:36]
    io.in.r.bits.user <= io_in_r_bits_user_r @[src/main/scala/device/AXI4Slave.scala 104:24]
    node _wIdx_T = and(waddr, UInt<31>("h7fffffff")) @[src/main/scala/device/AXI4RAM.scala 32:33]
    node _wIdx_T_1 = shr(_wIdx_T, 3) @[src/main/scala/device/AXI4RAM.scala 32:49]
    node _wIdx_T_2 = add(_wIdx_T_1, writeBeatCnt) @[src/main/scala/device/AXI4RAM.scala 35:27]
    node wIdx = tail(_wIdx_T_2, 1) @[src/main/scala/device/AXI4RAM.scala 35:27]
    node _rIdx_T = and(raddr, UInt<31>("h7fffffff")) @[src/main/scala/device/AXI4RAM.scala 32:33]
    node _rIdx_T_1 = shr(_rIdx_T, 3) @[src/main/scala/device/AXI4RAM.scala 32:49]
    node _rIdx_T_2 = add(_rIdx_T_1, readBeatCnt) @[src/main/scala/device/AXI4RAM.scala 36:27]
    node rIdx = tail(_rIdx_T_2, 1) @[src/main/scala/device/AXI4RAM.scala 36:27]
    node _wen_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wen_T_1 = lt(wIdx, UInt<29>("h10000000")) @[src/main/scala/device/AXI4RAM.scala 33:32]
    node wen = and(_wen_T, _wen_T_1) @[src/main/scala/device/AXI4RAM.scala 37:25]
    inst rdata_mem of DifftestMem1P @[difftest/src/main/scala/common/Mem.scala 322:36]
    rdata_mem.clock <= clock
    rdata_mem.reset <= reset
    rdata_mem.read.data[0] is invalid @[difftest/src/main/scala/common/Mem.scala 298:14]
    rdata_mem.read.index is invalid @[difftest/src/main/scala/common/Mem.scala 298:14]
    rdata_mem.read.valid is invalid @[difftest/src/main/scala/common/Mem.scala 298:14]
    rdata_mem.read.valid <= UInt<1>("h0") @[difftest/src/main/scala/common/Mem.scala 299:20]
    rdata_mem.write.mask[0] is invalid @[difftest/src/main/scala/common/Mem.scala 300:15]
    rdata_mem.write.data[0] is invalid @[difftest/src/main/scala/common/Mem.scala 300:15]
    rdata_mem.write.index is invalid @[difftest/src/main/scala/common/Mem.scala 300:15]
    rdata_mem.write.valid is invalid @[difftest/src/main/scala/common/Mem.scala 300:15]
    rdata_mem.write.valid <= UInt<1>("h0") @[difftest/src/main/scala/common/Mem.scala 301:21]
    when wen : @[src/main/scala/device/AXI4RAM.scala 41:16]
      wire _rdata_WIRE : UInt<8>[8] @[src/main/scala/device/AXI4RAM.scala 44:39]
      wire _rdata_WIRE_1 : UInt<64> @[src/main/scala/device/AXI4RAM.scala 44:39]
      _rdata_WIRE_1 <= io.in.w.bits.data @[src/main/scala/device/AXI4RAM.scala 44:39]
      node _rdata_T = bits(_rdata_WIRE_1, 7, 0) @[src/main/scala/device/AXI4RAM.scala 44:39]
      _rdata_WIRE[0] <= _rdata_T @[src/main/scala/device/AXI4RAM.scala 44:39]
      node _rdata_T_1 = bits(_rdata_WIRE_1, 15, 8) @[src/main/scala/device/AXI4RAM.scala 44:39]
      _rdata_WIRE[1] <= _rdata_T_1 @[src/main/scala/device/AXI4RAM.scala 44:39]
      node _rdata_T_2 = bits(_rdata_WIRE_1, 23, 16) @[src/main/scala/device/AXI4RAM.scala 44:39]
      _rdata_WIRE[2] <= _rdata_T_2 @[src/main/scala/device/AXI4RAM.scala 44:39]
      node _rdata_T_3 = bits(_rdata_WIRE_1, 31, 24) @[src/main/scala/device/AXI4RAM.scala 44:39]
      _rdata_WIRE[3] <= _rdata_T_3 @[src/main/scala/device/AXI4RAM.scala 44:39]
      node _rdata_T_4 = bits(_rdata_WIRE_1, 39, 32) @[src/main/scala/device/AXI4RAM.scala 44:39]
      _rdata_WIRE[4] <= _rdata_T_4 @[src/main/scala/device/AXI4RAM.scala 44:39]
      node _rdata_T_5 = bits(_rdata_WIRE_1, 47, 40) @[src/main/scala/device/AXI4RAM.scala 44:39]
      _rdata_WIRE[5] <= _rdata_T_5 @[src/main/scala/device/AXI4RAM.scala 44:39]
      node _rdata_T_6 = bits(_rdata_WIRE_1, 55, 48) @[src/main/scala/device/AXI4RAM.scala 44:39]
      _rdata_WIRE[6] <= _rdata_T_6 @[src/main/scala/device/AXI4RAM.scala 44:39]
      node _rdata_T_7 = bits(_rdata_WIRE_1, 63, 56) @[src/main/scala/device/AXI4RAM.scala 44:39]
      _rdata_WIRE[7] <= _rdata_T_7 @[src/main/scala/device/AXI4RAM.scala 44:39]
      node _rdata_T_8 = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/device/AXI4RAM.scala 45:31]
      node _rdata_T_9 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/device/AXI4RAM.scala 45:31]
      node _rdata_T_10 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/device/AXI4RAM.scala 45:31]
      node _rdata_T_11 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/device/AXI4RAM.scala 45:31]
      node _rdata_T_12 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/device/AXI4RAM.scala 45:31]
      node _rdata_T_13 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/device/AXI4RAM.scala 45:31]
      node _rdata_T_14 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/device/AXI4RAM.scala 45:31]
      node _rdata_T_15 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/device/AXI4RAM.scala 45:31]
      rdata_mem.write.valid <= UInt<1>("h1") @[difftest/src/main/scala/common/Mem.scala 242:17]
      rdata_mem.write.index <= wIdx @[difftest/src/main/scala/common/Mem.scala 243:17]
      wire _rdata_WIRE_2 : UInt<8>[8] @[difftest/src/main/scala/common/Mem.scala 244:26]
      _rdata_WIRE_2[0] <= _rdata_WIRE[0] @[difftest/src/main/scala/common/Mem.scala 244:26]
      _rdata_WIRE_2[1] <= _rdata_WIRE[1] @[difftest/src/main/scala/common/Mem.scala 244:26]
      _rdata_WIRE_2[2] <= _rdata_WIRE[2] @[difftest/src/main/scala/common/Mem.scala 244:26]
      _rdata_WIRE_2[3] <= _rdata_WIRE[3] @[difftest/src/main/scala/common/Mem.scala 244:26]
      _rdata_WIRE_2[4] <= _rdata_WIRE[4] @[difftest/src/main/scala/common/Mem.scala 244:26]
      _rdata_WIRE_2[5] <= _rdata_WIRE[5] @[difftest/src/main/scala/common/Mem.scala 244:26]
      _rdata_WIRE_2[6] <= _rdata_WIRE[6] @[difftest/src/main/scala/common/Mem.scala 244:26]
      _rdata_WIRE_2[7] <= _rdata_WIRE[7] @[difftest/src/main/scala/common/Mem.scala 244:26]
      wire _rdata_WIRE_3 : UInt<64>[1] @[difftest/src/main/scala/common/Mem.scala 244:41]
      node rdata_lo_lo = cat(_rdata_WIRE_2[1], _rdata_WIRE_2[0]) @[difftest/src/main/scala/common/Mem.scala 244:41]
      node rdata_lo_hi = cat(_rdata_WIRE_2[3], _rdata_WIRE_2[2]) @[difftest/src/main/scala/common/Mem.scala 244:41]
      node rdata_lo = cat(rdata_lo_hi, rdata_lo_lo) @[difftest/src/main/scala/common/Mem.scala 244:41]
      node rdata_hi_lo = cat(_rdata_WIRE_2[5], _rdata_WIRE_2[4]) @[difftest/src/main/scala/common/Mem.scala 244:41]
      node rdata_hi_hi = cat(_rdata_WIRE_2[7], _rdata_WIRE_2[6]) @[difftest/src/main/scala/common/Mem.scala 244:41]
      node rdata_hi = cat(rdata_hi_hi, rdata_hi_lo) @[difftest/src/main/scala/common/Mem.scala 244:41]
      node _rdata_T_16 = cat(rdata_hi, rdata_lo) @[difftest/src/main/scala/common/Mem.scala 244:41]
      wire _rdata_WIRE_4 : UInt<64> @[difftest/src/main/scala/common/Mem.scala 244:41]
      _rdata_WIRE_4 <= _rdata_T_16 @[difftest/src/main/scala/common/Mem.scala 244:41]
      node _rdata_T_17 = bits(_rdata_WIRE_4, 63, 0) @[difftest/src/main/scala/common/Mem.scala 244:41]
      _rdata_WIRE_3[0] <= _rdata_T_17 @[difftest/src/main/scala/common/Mem.scala 244:41]
      rdata_mem.write.data[0] <= _rdata_WIRE_3[0] @[difftest/src/main/scala/common/Mem.scala 244:16]
      node _rdata_T_18 = mux(_rdata_T_8, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 248:45]
      node _rdata_T_19 = mux(_rdata_T_9, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 248:45]
      node _rdata_T_20 = mux(_rdata_T_10, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 248:45]
      node _rdata_T_21 = mux(_rdata_T_11, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 248:45]
      node _rdata_T_22 = mux(_rdata_T_12, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 248:45]
      node _rdata_T_23 = mux(_rdata_T_13, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 248:45]
      node _rdata_T_24 = mux(_rdata_T_14, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 248:45]
      node _rdata_T_25 = mux(_rdata_T_15, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 248:45]
      wire _rdata_WIRE_5 : UInt<8>[8] @[difftest/src/main/scala/common/Mem.scala 248:26]
      _rdata_WIRE_5[0] <= _rdata_T_18 @[difftest/src/main/scala/common/Mem.scala 248:26]
      _rdata_WIRE_5[1] <= _rdata_T_19 @[difftest/src/main/scala/common/Mem.scala 248:26]
      _rdata_WIRE_5[2] <= _rdata_T_20 @[difftest/src/main/scala/common/Mem.scala 248:26]
      _rdata_WIRE_5[3] <= _rdata_T_21 @[difftest/src/main/scala/common/Mem.scala 248:26]
      _rdata_WIRE_5[4] <= _rdata_T_22 @[difftest/src/main/scala/common/Mem.scala 248:26]
      _rdata_WIRE_5[5] <= _rdata_T_23 @[difftest/src/main/scala/common/Mem.scala 248:26]
      _rdata_WIRE_5[6] <= _rdata_T_24 @[difftest/src/main/scala/common/Mem.scala 248:26]
      _rdata_WIRE_5[7] <= _rdata_T_25 @[difftest/src/main/scala/common/Mem.scala 248:26]
      wire _rdata_WIRE_6 : UInt<64>[1] @[difftest/src/main/scala/common/Mem.scala 248:65]
      node rdata_lo_lo_1 = cat(_rdata_WIRE_5[1], _rdata_WIRE_5[0]) @[difftest/src/main/scala/common/Mem.scala 248:65]
      node rdata_lo_hi_1 = cat(_rdata_WIRE_5[3], _rdata_WIRE_5[2]) @[difftest/src/main/scala/common/Mem.scala 248:65]
      node rdata_lo_1 = cat(rdata_lo_hi_1, rdata_lo_lo_1) @[difftest/src/main/scala/common/Mem.scala 248:65]
      node rdata_hi_lo_1 = cat(_rdata_WIRE_5[5], _rdata_WIRE_5[4]) @[difftest/src/main/scala/common/Mem.scala 248:65]
      node rdata_hi_hi_1 = cat(_rdata_WIRE_5[7], _rdata_WIRE_5[6]) @[difftest/src/main/scala/common/Mem.scala 248:65]
      node rdata_hi_1 = cat(rdata_hi_hi_1, rdata_hi_lo_1) @[difftest/src/main/scala/common/Mem.scala 248:65]
      node _rdata_T_26 = cat(rdata_hi_1, rdata_lo_1) @[difftest/src/main/scala/common/Mem.scala 248:65]
      wire _rdata_WIRE_7 : UInt<64> @[difftest/src/main/scala/common/Mem.scala 248:65]
      _rdata_WIRE_7 <= _rdata_T_26 @[difftest/src/main/scala/common/Mem.scala 248:65]
      node _rdata_T_27 = bits(_rdata_WIRE_7, 63, 0) @[difftest/src/main/scala/common/Mem.scala 248:65]
      _rdata_WIRE_6[0] <= _rdata_T_27 @[difftest/src/main/scala/common/Mem.scala 248:65]
      rdata_mem.write.mask[0] <= _rdata_WIRE_6[0] @[difftest/src/main/scala/common/Mem.scala 248:16]
    rdata_mem.read.valid <= ren @[difftest/src/main/scala/common/Mem.scala 236:16]
    rdata_mem.read.index <= rIdx @[difftest/src/main/scala/common/Mem.scala 237:16]
    reg rdata_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rdata_REG) @[difftest/src/main/scala/common/Mem.scala 238:16]
    rdata_REG <= ren @[difftest/src/main/scala/common/Mem.scala 238:16]
    reg rdata_REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rdata_REG_1) @[difftest/src/main/scala/common/Mem.scala 238:61]
    rdata_REG_1 <= ren @[difftest/src/main/scala/common/Mem.scala 238:61]
    reg rdata_r : UInt<64>[1], clock with :
      reset => (UInt<1>("h0"), rdata_r) @[difftest/src/main/scala/common/Mem.scala 238:42]
    when rdata_REG_1 : @[difftest/src/main/scala/common/Mem.scala 238:42]
      rdata_r <= rdata_mem.read.data @[difftest/src/main/scala/common/Mem.scala 238:42]
    node _rdata_T_28 = mux(rdata_REG, rdata_mem.read.data, rdata_r) @[difftest/src/main/scala/common/Mem.scala 238:8]
    wire _rdata_WIRE_8 : UInt<8>[8] @[difftest/src/main/scala/common/Mem.scala 238:76]
    wire _rdata_WIRE_9 : UInt<64> @[difftest/src/main/scala/common/Mem.scala 238:76]
    _rdata_WIRE_9 <= _rdata_T_28[0] @[difftest/src/main/scala/common/Mem.scala 238:76]
    node _rdata_T_29 = bits(_rdata_WIRE_9, 7, 0) @[difftest/src/main/scala/common/Mem.scala 238:76]
    _rdata_WIRE_8[0] <= _rdata_T_29 @[difftest/src/main/scala/common/Mem.scala 238:76]
    node _rdata_T_30 = bits(_rdata_WIRE_9, 15, 8) @[difftest/src/main/scala/common/Mem.scala 238:76]
    _rdata_WIRE_8[1] <= _rdata_T_30 @[difftest/src/main/scala/common/Mem.scala 238:76]
    node _rdata_T_31 = bits(_rdata_WIRE_9, 23, 16) @[difftest/src/main/scala/common/Mem.scala 238:76]
    _rdata_WIRE_8[2] <= _rdata_T_31 @[difftest/src/main/scala/common/Mem.scala 238:76]
    node _rdata_T_32 = bits(_rdata_WIRE_9, 31, 24) @[difftest/src/main/scala/common/Mem.scala 238:76]
    _rdata_WIRE_8[3] <= _rdata_T_32 @[difftest/src/main/scala/common/Mem.scala 238:76]
    node _rdata_T_33 = bits(_rdata_WIRE_9, 39, 32) @[difftest/src/main/scala/common/Mem.scala 238:76]
    _rdata_WIRE_8[4] <= _rdata_T_33 @[difftest/src/main/scala/common/Mem.scala 238:76]
    node _rdata_T_34 = bits(_rdata_WIRE_9, 47, 40) @[difftest/src/main/scala/common/Mem.scala 238:76]
    _rdata_WIRE_8[5] <= _rdata_T_34 @[difftest/src/main/scala/common/Mem.scala 238:76]
    node _rdata_T_35 = bits(_rdata_WIRE_9, 55, 48) @[difftest/src/main/scala/common/Mem.scala 238:76]
    _rdata_WIRE_8[6] <= _rdata_T_35 @[difftest/src/main/scala/common/Mem.scala 238:76]
    node _rdata_T_36 = bits(_rdata_WIRE_9, 63, 56) @[difftest/src/main/scala/common/Mem.scala 238:76]
    _rdata_WIRE_8[7] <= _rdata_T_36 @[difftest/src/main/scala/common/Mem.scala 238:76]
    node rdata_lo_lo_2 = cat(_rdata_WIRE_8[1], _rdata_WIRE_8[0]) @[src/main/scala/device/AXI4RAM.scala 48:32]
    node rdata_lo_hi_2 = cat(_rdata_WIRE_8[3], _rdata_WIRE_8[2]) @[src/main/scala/device/AXI4RAM.scala 48:32]
    node rdata_lo_2 = cat(rdata_lo_hi_2, rdata_lo_lo_2) @[src/main/scala/device/AXI4RAM.scala 48:32]
    node rdata_hi_lo_2 = cat(_rdata_WIRE_8[5], _rdata_WIRE_8[4]) @[src/main/scala/device/AXI4RAM.scala 48:32]
    node rdata_hi_hi_2 = cat(_rdata_WIRE_8[7], _rdata_WIRE_8[6]) @[src/main/scala/device/AXI4RAM.scala 48:32]
    node rdata_hi_2 = cat(rdata_hi_hi_2, rdata_hi_lo_2) @[src/main/scala/device/AXI4RAM.scala 48:32]
    node rdata = cat(rdata_hi_2, rdata_lo_2) @[src/main/scala/device/AXI4RAM.scala 48:32]
    io.in.r.bits.data <= rdata @[src/main/scala/device/AXI4RAM.scala 58:18]

  module LatencyPipe :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}} @[src/main/scala/utils/LatencyPipe.scala 9:14]

    io.out <= io.in @[src/main/scala/utils/LatencyPipe.scala 17:10]

  module LatencyPipe_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}} @[src/main/scala/utils/LatencyPipe.scala 9:14]

    io.out <= io.in @[src/main/scala/utils/LatencyPipe.scala 17:10]

  module AXI4Delayer :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}} @[src/main/scala/bus/axi4/Delayer.scala 10:14]

    inst io_out_ar_pipe of LatencyPipe @[src/main/scala/utils/LatencyPipe.scala 22:22]
    io_out_ar_pipe.clock <= clock
    io_out_ar_pipe.reset <= reset
    io_out_ar_pipe.io.in <= io.in.ar @[src/main/scala/utils/LatencyPipe.scala 23:16]
    io.out.ar.bits <= io_out_ar_pipe.io.out.bits @[src/main/scala/bus/axi4/Delayer.scala 15:13]
    io.out.ar.valid <= io_out_ar_pipe.io.out.valid @[src/main/scala/bus/axi4/Delayer.scala 15:13]
    io_out_ar_pipe.io.out.ready <= io.out.ar.ready @[src/main/scala/bus/axi4/Delayer.scala 15:13]
    inst io_out_aw_pipe of LatencyPipe_1 @[src/main/scala/utils/LatencyPipe.scala 22:22]
    io_out_aw_pipe.clock <= clock
    io_out_aw_pipe.reset <= reset
    io_out_aw_pipe.io.in <= io.in.aw @[src/main/scala/utils/LatencyPipe.scala 23:16]
    io.out.aw.bits <= io_out_aw_pipe.io.out.bits @[src/main/scala/bus/axi4/Delayer.scala 16:13]
    io.out.aw.valid <= io_out_aw_pipe.io.out.valid @[src/main/scala/bus/axi4/Delayer.scala 16:13]
    io_out_aw_pipe.io.out.ready <= io.out.aw.ready @[src/main/scala/bus/axi4/Delayer.scala 16:13]
    io.out.w <= io.in.w @[src/main/scala/bus/axi4/Delayer.scala 17:13]
    io.in.b <= io.out.b @[src/main/scala/bus/axi4/Delayer.scala 18:13]
    io.in.r <= io.out.r @[src/main/scala/bus/axi4/Delayer.scala 19:13]

  module SimpleBusCrossbar1toN_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}[5]} @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]

    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 32:22]
    node _outMatchVec_T = geq(io.in.req.bits.addr, UInt<31>("h40600000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_1 = lt(io.in.req.bits.addr, UInt<31>("h40600010")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_2 = and(_outMatchVec_T, _outMatchVec_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_3 = geq(io.in.req.bits.addr, UInt<31>("h50000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_4 = lt(io.in.req.bits.addr, UInt<31>("h50400000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_5 = and(_outMatchVec_T_3, _outMatchVec_T_4) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_6 = geq(io.in.req.bits.addr, UInt<31>("h40001000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_7 = lt(io.in.req.bits.addr, UInt<31>("h40001008")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_8 = and(_outMatchVec_T_6, _outMatchVec_T_7) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_9 = geq(io.in.req.bits.addr, UInt<31>("h40000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_10 = lt(io.in.req.bits.addr, UInt<31>("h40001000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_11 = and(_outMatchVec_T_9, _outMatchVec_T_10) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_12 = geq(io.in.req.bits.addr, UInt<31>("h40002000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_13 = lt(io.in.req.bits.addr, UInt<31>("h40003000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_14 = and(_outMatchVec_T_12, _outMatchVec_T_13) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    wire outMatchVec : UInt<1>[5] @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    outMatchVec[0] <= _outMatchVec_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    outMatchVec[1] <= _outMatchVec_T_5 @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    outMatchVec[2] <= _outMatchVec_T_8 @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    outMatchVec[3] <= _outMatchVec_T_11 @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    outMatchVec[4] <= _outMatchVec_T_14 @[src/main/scala/bus/simplebus/Crossbar.scala 36:28]
    node _outSelVec_enc_T = mux(outMatchVec[4], UInt<5>("h10"), UInt<5>("h0")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _outSelVec_enc_T_1 = mux(outMatchVec[3], UInt<5>("h8"), _outSelVec_enc_T) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _outSelVec_enc_T_2 = mux(outMatchVec[2], UInt<5>("h4"), _outSelVec_enc_T_1) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _outSelVec_enc_T_3 = mux(outMatchVec[1], UInt<5>("h2"), _outSelVec_enc_T_2) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node outSelVec_enc = mux(outMatchVec[0], UInt<5>("h1"), _outSelVec_enc_T_3) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _outSelVec_T = bits(outSelVec_enc, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_1 = bits(outSelVec_enc, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_2 = bits(outSelVec_enc, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_3 = bits(outSelVec_enc, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_4 = bits(outSelVec_enc, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    wire outSelVec : UInt<1>[5] @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    outSelVec[0] <= _outSelVec_T @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    outSelVec[1] <= _outSelVec_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    outSelVec[2] <= _outSelVec_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    outSelVec[3] <= _outSelVec_T_3 @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    outSelVec[4] <= _outSelVec_T_4 @[src/main/scala/bus/simplebus/Crossbar.scala 38:26]
    wire _outSelRespVec_WIRE : UInt<1>[5] @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    _outSelRespVec_WIRE[0] <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    _outSelRespVec_WIRE[1] <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    _outSelRespVec_WIRE[2] <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    _outSelRespVec_WIRE[3] <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    _outSelRespVec_WIRE[4] <= UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:40]
    node _outSelRespVec_T = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _outSelRespVec_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 41:59]
    node _outSelRespVec_T_2 = and(_outSelRespVec_T, _outSelRespVec_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 41:50]
    reg outSelRespVec : UInt<1>[5], clock with :
      reset => (reset, _outSelRespVec_WIRE) @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    when _outSelRespVec_T_2 : @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
      outSelRespVec <= outSelVec @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    node reqInvalidAddr_lo = cat(outSelVec[1], outSelVec[0]) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node reqInvalidAddr_hi_hi = cat(outSelVec[4], outSelVec[3]) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node reqInvalidAddr_hi = cat(reqInvalidAddr_hi_hi, outSelVec[2]) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node _reqInvalidAddr_T = cat(reqInvalidAddr_hi, reqInvalidAddr_lo) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node _reqInvalidAddr_T_1 = orr(_reqInvalidAddr_T) @[src/main/scala/bus/simplebus/Crossbar.scala 42:61]
    node _reqInvalidAddr_T_2 = eq(_reqInvalidAddr_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 42:43]
    node reqInvalidAddr = and(io.in.req.valid, _reqInvalidAddr_T_2) @[src/main/scala/bus/simplebus/Crossbar.scala 42:40]
    when reqInvalidAddr : @[src/main/scala/bus/simplebus/Crossbar.scala 44:25]
      skip
    node _T = eq(reqInvalidAddr, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:10]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    when _T_2 : @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
      node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
      when _T_3 : @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
        printf(clock, UInt<1>("h1"), "Assertion failed: address decode error, bad addr = 0x%x\n\n    at Crossbar.scala:49 assert(!reqInvalidAddr, \"address decode error, bad addr = 0x%%%%x\\n\", addr)\n", io.in.req.bits.addr) : printf @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_4 = eq(UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    when _T_4 : @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
      node _T_5 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T_5 : @[src/main/scala/bus/simplebus/Crossbar.scala 53:31]
        state <= UInt<2>("h1") @[src/main/scala/bus/simplebus/Crossbar.scala 53:39]
      when reqInvalidAddr : @[src/main/scala/bus/simplebus/Crossbar.scala 54:29]
        state <= UInt<2>("h2") @[src/main/scala/bus/simplebus/Crossbar.scala 54:37]
    else :
      node _T_6 = eq(UInt<2>("h1"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
      when _T_6 : @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
        node _T_7 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
        when _T_7 : @[src/main/scala/bus/simplebus/Crossbar.scala 56:44]
          state <= UInt<2>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 56:52]
      else :
        node _T_8 = eq(UInt<2>("h2"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
        when _T_8 : @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
          node _T_9 = and(io.in.resp.ready, io.in.resp.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
          when _T_9 : @[src/main/scala/bus/simplebus/Crossbar.scala 57:45]
            state <= UInt<2>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 57:53]
    node _io_in_req_ready_T = mux(outSelVec[0], io.out[0].req.ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_1 = mux(outSelVec[1], io.out[1].req.ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_2 = mux(outSelVec[2], io.out[2].req.ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_3 = mux(outSelVec[3], io.out[3].req.ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_4 = mux(outSelVec[4], io.out[4].req.ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_5 = or(_io_in_req_ready_T, _io_in_req_ready_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_6 = or(_io_in_req_ready_T_5, _io_in_req_ready_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_7 = or(_io_in_req_ready_T_6, _io_in_req_ready_T_3) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_8 = or(_io_in_req_ready_T_7, _io_in_req_ready_T_4) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_req_ready_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_req_ready_WIRE <= _io_in_req_ready_T_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_9 = or(_io_in_req_ready_WIRE, reqInvalidAddr) @[src/main/scala/bus/simplebus/Crossbar.scala 61:64]
    io.in.req.ready <= _io_in_req_ready_T_9 @[src/main/scala/bus/simplebus/Crossbar.scala 61:19]
    node _io_out_0_req_valid_T = and(outSelVec[0], io.in.req.valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_0_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_0_req_valid_T_2 = and(_io_out_0_req_valid_T, _io_out_0_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    io.out[0].req.valid <= _io_out_0_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io.out[0].req.bits <= io.in.req.bits @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    node _io_out_1_req_valid_T = and(outSelVec[1], io.in.req.valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_1_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_1_req_valid_T_2 = and(_io_out_1_req_valid_T, _io_out_1_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    io.out[1].req.valid <= _io_out_1_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io.out[1].req.bits <= io.in.req.bits @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    node _io_out_2_req_valid_T = and(outSelVec[2], io.in.req.valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_2_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_2_req_valid_T_2 = and(_io_out_2_req_valid_T, _io_out_2_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    io.out[2].req.valid <= _io_out_2_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io.out[2].req.bits <= io.in.req.bits @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    node _io_out_3_req_valid_T = and(outSelVec[3], io.in.req.valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_3_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_3_req_valid_T_2 = and(_io_out_3_req_valid_T, _io_out_3_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    io.out[3].req.valid <= _io_out_3_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io.out[3].req.bits <= io.in.req.bits @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    node _io_out_4_req_valid_T = and(outSelVec[4], io.in.req.valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_4_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_4_req_valid_T_2 = and(_io_out_4_req_valid_T, _io_out_4_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    io.out[4].req.valid <= _io_out_4_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io.out[4].req.bits <= io.in.req.bits @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    node _io_out_0_resp_ready_T = and(outSelRespVec[0], io.in.resp.ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_0_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_0_resp_ready_T_2 = and(_io_out_0_resp_ready_T, _io_out_0_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    io.out[0].resp.ready <= _io_out_0_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    node _io_out_1_resp_ready_T = and(outSelRespVec[1], io.in.resp.ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_1_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_1_resp_ready_T_2 = and(_io_out_1_resp_ready_T, _io_out_1_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    io.out[1].resp.ready <= _io_out_1_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    node _io_out_2_resp_ready_T = and(outSelRespVec[2], io.in.resp.ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_2_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_2_resp_ready_T_2 = and(_io_out_2_resp_ready_T, _io_out_2_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    io.out[2].resp.ready <= _io_out_2_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    node _io_out_3_resp_ready_T = and(outSelRespVec[3], io.in.resp.ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_3_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_3_resp_ready_T_2 = and(_io_out_3_resp_ready_T, _io_out_3_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    io.out[3].resp.ready <= _io_out_3_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    node _io_out_4_resp_ready_T = and(outSelRespVec[4], io.in.resp.ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_4_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_4_resp_ready_T_2 = and(_io_out_4_resp_ready_T, _io_out_4_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    io.out[4].resp.ready <= _io_out_4_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    node _io_in_resp_valid_T = mux(outSelRespVec[0], io.out[0].resp.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_1 = mux(outSelRespVec[1], io.out[1].resp.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_2 = mux(outSelRespVec[2], io.out[2].resp.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_3 = mux(outSelRespVec[3], io.out[3].resp.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_4 = mux(outSelRespVec[4], io.out[4].resp.valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_5 = or(_io_in_resp_valid_T, _io_in_resp_valid_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_6 = or(_io_in_resp_valid_T_5, _io_in_resp_valid_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_7 = or(_io_in_resp_valid_T_6, _io_in_resp_valid_T_3) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_8 = or(_io_in_resp_valid_T_7, _io_in_resp_valid_T_4) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_resp_valid_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_resp_valid_WIRE <= _io_in_resp_valid_T_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_9 = eq(state, UInt<2>("h2")) @[src/main/scala/bus/simplebus/Crossbar.scala 71:79]
    node _io_in_resp_valid_T_10 = or(_io_in_resp_valid_WIRE, _io_in_resp_valid_T_9) @[src/main/scala/bus/simplebus/Crossbar.scala 71:70]
    io.in.resp.valid <= _io_in_resp_valid_T_10 @[src/main/scala/bus/simplebus/Crossbar.scala 71:20]
    wire _io_in_resp_bits_WIRE : { cmd : UInt<4>, rdata : UInt<64>} @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T = mux(outSelRespVec[0], io.out[0].resp.bits.rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_1 = mux(outSelRespVec[1], io.out[1].resp.bits.rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_2 = mux(outSelRespVec[2], io.out[2].resp.bits.rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_3 = mux(outSelRespVec[3], io.out[3].resp.bits.rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_4 = mux(outSelRespVec[4], io.out[4].resp.bits.rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_5 = or(_io_in_resp_bits_T, _io_in_resp_bits_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_6 = or(_io_in_resp_bits_T_5, _io_in_resp_bits_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_7 = or(_io_in_resp_bits_T_6, _io_in_resp_bits_T_3) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_8 = or(_io_in_resp_bits_T_7, _io_in_resp_bits_T_4) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_resp_bits_WIRE_1 : UInt<64> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_resp_bits_WIRE_1 <= _io_in_resp_bits_T_8 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_resp_bits_WIRE.rdata <= _io_in_resp_bits_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_9 = mux(outSelRespVec[0], io.out[0].resp.bits.cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_10 = mux(outSelRespVec[1], io.out[1].resp.bits.cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_11 = mux(outSelRespVec[2], io.out[2].resp.bits.cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_12 = mux(outSelRespVec[3], io.out[3].resp.bits.cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_13 = mux(outSelRespVec[4], io.out[4].resp.bits.cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_14 = or(_io_in_resp_bits_T_9, _io_in_resp_bits_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_15 = or(_io_in_resp_bits_T_14, _io_in_resp_bits_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_16 = or(_io_in_resp_bits_T_15, _io_in_resp_bits_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_17 = or(_io_in_resp_bits_T_16, _io_in_resp_bits_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_resp_bits_WIRE_2 : UInt<4> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_resp_bits_WIRE_2 <= _io_in_resp_bits_T_17 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_resp_bits_WIRE.cmd <= _io_in_resp_bits_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.in.resp.bits <= _io_in_resp_bits_WIRE @[src/main/scala/bus/simplebus/Crossbar.scala 72:19]

  module AXI4UART :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}, extra : { out : { valid : UInt<1>, ch : UInt<8>}, in : { valid : UInt<1>, flip ch : UInt<8>}}} @[src/main/scala/device/AXI4Slave.scala 28:14]

    node _fullMask_T = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_1 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_2 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_3 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_4 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_5 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_6 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_7 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_8 = mux(_fullMask_T, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_9 = mux(_fullMask_T_1, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_10 = mux(_fullMask_T_2, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_11 = mux(_fullMask_T_3, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_12 = mux(_fullMask_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_13 = mux(_fullMask_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_14 = mux(_fullMask_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_15 = mux(_fullMask_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node fullMask_lo_lo = cat(_fullMask_T_9, _fullMask_T_8) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo_hi = cat(_fullMask_T_11, _fullMask_T_10) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo = cat(fullMask_lo_hi, fullMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_lo = cat(_fullMask_T_13, _fullMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_hi = cat(_fullMask_T_15, _fullMask_T_14) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi = cat(fullMask_hi_hi, fullMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask = cat(fullMask_hi, fullMask_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    wire raddr : UInt @[src/main/scala/device/AXI4Slave.scala 37:19]
    wire ren : UInt<1> @[src/main/scala/device/AXI4Slave.scala 38:17]
    raddr <= io.in.ar.bits.addr @[src/main/scala/device/AXI4Slave.scala 66:13]
    node _r_busy_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:56]
    reg r_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _r_busy_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      r_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _r_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      r_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io.in.r.ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    io.in.ar.ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io.in.r.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 72:18]
    node _ren_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:17]
    ren_REG <= _ren_T @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:65]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:62]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:46]
    ren <= _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 73:7]
    node _io_in_r_valid_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:52]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_r_valid_T_3 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_r_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_r_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_r_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.r.valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    wire waddr : UInt @[src/main/scala/device/AXI4Slave.scala 77:19]
    waddr <= io.in.aw.bits.addr @[src/main/scala/device/AXI4Slave.scala 89:13]
    node _w_busy_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _w_busy_T_1 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg w_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _w_busy_T_1 : @[src/main/scala/utils/StopWatch.scala 26:19]
      w_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _w_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      w_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    io.in.aw.ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    node _io_in_w_ready_T = or(io.in.aw.valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    io.in.w.ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io.in.b.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 96:18]
    node _io_in_b_valid_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:43]
    node _io_in_b_valid_T_2 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_b_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_b_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_b_valid_T_1 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_b_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.b.valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    reg rxfifo : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4UART.scala 28:23]
    reg txfifo : UInt<32>, clock with :
      reset => (UInt<1>("h0"), txfifo) @[src/main/scala/device/AXI4UART.scala 29:19]
    reg stat : UInt<32>, clock with :
      reset => (reset, UInt<32>("h1")) @[src/main/scala/device/AXI4UART.scala 30:21]
    reg ctrl : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4UART.scala 31:21]
    node _io_extra_out_valid_T = bits(waddr, 3, 0) @[src/main/scala/device/AXI4UART.scala 33:35]
    node _io_extra_out_valid_T_1 = eq(_io_extra_out_valid_T, UInt<3>("h4")) @[src/main/scala/device/AXI4UART.scala 33:41]
    node _io_extra_out_valid_T_2 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_extra_out_valid_T_3 = and(_io_extra_out_valid_T_1, _io_extra_out_valid_T_2) @[src/main/scala/device/AXI4UART.scala 33:49]
    io.extra.out.valid <= _io_extra_out_valid_T_3 @[src/main/scala/device/AXI4UART.scala 33:26]
    node _io_extra_out_ch_T = bits(io.in.w.bits.data, 7, 0) @[src/main/scala/device/AXI4UART.scala 34:40]
    io.extra.out.ch <= _io_extra_out_ch_T @[src/main/scala/device/AXI4UART.scala 34:23]
    node _io_extra_in_valid_T = bits(raddr, 3, 0) @[src/main/scala/device/AXI4UART.scala 35:34]
    node _io_extra_in_valid_T_1 = eq(_io_extra_in_valid_T, UInt<1>("h0")) @[src/main/scala/device/AXI4UART.scala 35:40]
    node _io_extra_in_valid_T_2 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_extra_in_valid_T_3 = and(_io_extra_in_valid_T_1, _io_extra_in_valid_T_2) @[src/main/scala/device/AXI4UART.scala 35:48]
    io.extra.in.valid <= _io_extra_in_valid_T_3 @[src/main/scala/device/AXI4UART.scala 35:25]
    node _T = bits(raddr, 3, 0) @[src/main/scala/device/AXI4UART.scala 44:33]
    node _T_1 = bits(waddr, 3, 0) @[src/main/scala/device/AXI4UART.scala 45:10]
    node _T_2 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_3 = bits(io.in.w.bits.data, 31, 0) @[src/main/scala/device/AXI4UART.scala 45:44]
    node _T_4 = bits(waddr, 2, 0) @[src/main/scala/device/AXI4UART.scala 45:87]
    node _T_5 = dshr(io.in.w.bits.strb, _T_4) @[src/main/scala/device/AXI4UART.scala 45:79]
    node _T_6 = bits(_T_5, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_7 = bits(_T_5, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_8 = bits(_T_5, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_9 = bits(_T_5, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_10 = bits(_T_5, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_11 = bits(_T_5, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_12 = bits(_T_5, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_13 = bits(_T_5, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_14 = mux(_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_15 = mux(_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_16 = mux(_T_8, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_17 = mux(_T_9, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_18 = mux(_T_10, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_19 = mux(_T_11, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_20 = mux(_T_12, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_21 = mux(_T_13, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node lo_lo = cat(_T_15, _T_14) @[src/main/scala/utils/BitUtils.scala 27:27]
    node lo_hi = cat(_T_17, _T_16) @[src/main/scala/utils/BitUtils.scala 27:27]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi_lo = cat(_T_19, _T_18) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi_hi = cat(_T_21, _T_20) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _T_22 = cat(hi, lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _T_23 = bits(_T_22, 31, 0) @[src/main/scala/device/AXI4UART.scala 45:93]
    node _io_in_r_bits_data_T = eq(UInt<1>("h0"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_1 = eq(UInt<3>("h4"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_2 = eq(UInt<4>("h8"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_3 = eq(UInt<4>("hc"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_4 = mux(_io_in_r_bits_data_T, io.extra.in.ch, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_5 = mux(_io_in_r_bits_data_T_1, txfifo, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_6 = mux(_io_in_r_bits_data_T_2, stat, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_7 = mux(_io_in_r_bits_data_T_3, ctrl, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_8 = or(_io_in_r_bits_data_T_4, _io_in_r_bits_data_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_9 = or(_io_in_r_bits_data_T_8, _io_in_r_bits_data_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_10 = or(_io_in_r_bits_data_T_9, _io_in_r_bits_data_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_r_bits_data_WIRE : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_r_bits_data_WIRE <= _io_in_r_bits_data_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.in.r.bits.data <= _io_in_r_bits_data_WIRE @[src/main/scala/utils/RegMap.scala 30:11]
    node _T_24 = eq(_T_1, UInt<3>("h4")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_25 = and(_T_2, _T_24) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_25 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _txfifo_T = and(_T_3, _T_23) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _txfifo_T_1 = not(_T_23) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _txfifo_T_2 = and(txfifo, _txfifo_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _txfifo_T_3 = or(_txfifo_T, _txfifo_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      txfifo <= _txfifo_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_26 = eq(_T_1, UInt<4>("h8")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_27 = and(_T_2, _T_26) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_27 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _stat_T = and(_T_3, _T_23) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _stat_T_1 = not(_T_23) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _stat_T_2 = and(stat, _stat_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _stat_T_3 = or(_stat_T, _stat_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      stat <= _stat_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_28 = eq(_T_1, UInt<4>("hc")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_29 = and(_T_2, _T_28) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_29 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _ctrl_T = and(_T_3, _T_23) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _ctrl_T_1 = not(_T_23) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _ctrl_T_2 = and(ctrl, _ctrl_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _ctrl_T_3 = or(_ctrl_T, _ctrl_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      ctrl <= _ctrl_T_3 @[src/main/scala/utils/RegMap.scala 32:52]


  module VGACtrl :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}, extra : { sync : UInt<1>}} @[src/main/scala/device/AXI4Slave.scala 28:14]

    node _fullMask_T = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_1 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_2 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_3 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_4 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_5 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_6 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_7 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_8 = mux(_fullMask_T, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_9 = mux(_fullMask_T_1, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_10 = mux(_fullMask_T_2, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_11 = mux(_fullMask_T_3, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_12 = mux(_fullMask_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_13 = mux(_fullMask_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_14 = mux(_fullMask_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_15 = mux(_fullMask_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node fullMask_lo_lo = cat(_fullMask_T_9, _fullMask_T_8) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo_hi = cat(_fullMask_T_11, _fullMask_T_10) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo = cat(fullMask_lo_hi, fullMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_lo = cat(_fullMask_T_13, _fullMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_hi = cat(_fullMask_T_15, _fullMask_T_14) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi = cat(fullMask_hi_hi, fullMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask = cat(fullMask_hi, fullMask_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    wire raddr : UInt @[src/main/scala/device/AXI4Slave.scala 37:19]
    wire ren : UInt<1> @[src/main/scala/device/AXI4Slave.scala 38:17]
    raddr <= io.in.ar.bits.addr @[src/main/scala/device/AXI4Slave.scala 66:13]
    node _r_busy_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:56]
    reg r_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _r_busy_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      r_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _r_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      r_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io.in.r.ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    io.in.ar.ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io.in.r.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 72:18]
    node _ren_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:17]
    ren_REG <= _ren_T @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:65]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:62]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:46]
    ren <= _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 73:7]
    node _io_in_r_valid_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:52]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_r_valid_T_3 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_r_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_r_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_r_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.r.valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    wire waddr : UInt @[src/main/scala/device/AXI4Slave.scala 77:19]
    waddr <= io.in.aw.bits.addr @[src/main/scala/device/AXI4Slave.scala 89:13]
    node _w_busy_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _w_busy_T_1 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg w_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _w_busy_T_1 : @[src/main/scala/utils/StopWatch.scala 26:19]
      w_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _w_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      w_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    io.in.aw.ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    node _io_in_w_ready_T = or(io.in.aw.valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    io.in.w.ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io.in.b.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 96:18]
    node _io_in_b_valid_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:43]
    node _io_in_b_valid_T_2 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_b_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_b_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_b_valid_T_1 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_b_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.b.valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    node fbSizeReg = cat(UInt<16>("h190"), UInt<16>("h12c")) @[src/main/scala/device/AXI4VGA.scala 72:22]
    node sync = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T = bits(raddr, 3, 0) @[src/main/scala/device/AXI4VGA.scala 80:33]
    node _T_1 = bits(waddr, 3, 0) @[src/main/scala/device/AXI4VGA.scala 81:10]
    node _T_2 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_3 = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_4 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_5 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_6 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_7 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_8 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_9 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_10 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_11 = mux(_T_3, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_12 = mux(_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_13 = mux(_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_14 = mux(_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_15 = mux(_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_16 = mux(_T_8, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_17 = mux(_T_9, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_18 = mux(_T_10, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node lo_lo = cat(_T_12, _T_11) @[src/main/scala/utils/BitUtils.scala 27:27]
    node lo_hi = cat(_T_14, _T_13) @[src/main/scala/utils/BitUtils.scala 27:27]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi_lo = cat(_T_16, _T_15) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi_hi = cat(_T_18, _T_17) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _T_19 = cat(hi, lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _io_in_r_bits_data_T = eq(UInt<1>("h0"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_1 = eq(UInt<3>("h4"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_2 = mux(_io_in_r_bits_data_T, fbSizeReg, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_3 = mux(_io_in_r_bits_data_T_1, sync, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_4 = or(_io_in_r_bits_data_T_2, _io_in_r_bits_data_T_3) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_in_r_bits_data_WIRE : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_in_r_bits_data_WIRE <= _io_in_r_bits_data_T_4 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.in.r.bits.data <= _io_in_r_bits_data_WIRE @[src/main/scala/utils/RegMap.scala 30:11]
    io.extra.sync <= sync @[src/main/scala/device/AXI4VGA.scala 83:21]

  module AXI4RAM_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/device/AXI4Slave.scala 28:14]

    node _fullMask_T = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_1 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_2 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_3 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_4 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_5 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_6 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_7 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_8 = mux(_fullMask_T, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_9 = mux(_fullMask_T_1, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_10 = mux(_fullMask_T_2, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_11 = mux(_fullMask_T_3, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_12 = mux(_fullMask_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_13 = mux(_fullMask_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_14 = mux(_fullMask_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_15 = mux(_fullMask_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node fullMask_lo_lo = cat(_fullMask_T_9, _fullMask_T_8) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo_hi = cat(_fullMask_T_11, _fullMask_T_10) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo = cat(fullMask_lo_hi, fullMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_lo = cat(_fullMask_T_13, _fullMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_hi = cat(_fullMask_T_15, _fullMask_T_14) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi = cat(fullMask_hi_hi, fullMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask = cat(fullMask_hi, fullMask_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    wire raddr : UInt @[src/main/scala/device/AXI4Slave.scala 37:19]
    wire ren : UInt<1> @[src/main/scala/device/AXI4Slave.scala 38:17]
    raddr <= io.in.ar.bits.addr @[src/main/scala/device/AXI4Slave.scala 66:13]
    node _r_busy_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:56]
    reg r_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _r_busy_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      r_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _r_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      r_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io.in.r.ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    io.in.ar.ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io.in.r.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 72:18]
    node _ren_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:17]
    ren_REG <= _ren_T @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:65]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:62]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:46]
    ren <= _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 73:7]
    node _io_in_r_valid_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:52]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_r_valid_T_3 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_r_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_r_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_r_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.r.valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    wire waddr : UInt @[src/main/scala/device/AXI4Slave.scala 77:19]
    waddr <= io.in.aw.bits.addr @[src/main/scala/device/AXI4Slave.scala 89:13]
    node _w_busy_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _w_busy_T_1 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg w_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _w_busy_T_1 : @[src/main/scala/utils/StopWatch.scala 26:19]
      w_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _w_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      w_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    io.in.aw.ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    node _io_in_w_ready_T = or(io.in.aw.valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    io.in.w.ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io.in.b.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 96:18]
    node _io_in_b_valid_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:43]
    node _io_in_b_valid_T_2 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_b_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_b_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_b_valid_T_1 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_b_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.b.valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    node _wIdx_T = and(waddr, UInt<19>("h7ffff")) @[src/main/scala/device/AXI4RAM.scala 32:33]
    node _wIdx_T_1 = shr(_wIdx_T, 3) @[src/main/scala/device/AXI4RAM.scala 32:49]
    node _wIdx_T_2 = add(_wIdx_T_1, UInt<1>("h0")) @[src/main/scala/device/AXI4RAM.scala 35:27]
    node wIdx = tail(_wIdx_T_2, 1) @[src/main/scala/device/AXI4RAM.scala 35:27]
    node _rIdx_T = and(raddr, UInt<19>("h7ffff")) @[src/main/scala/device/AXI4RAM.scala 32:33]
    node _rIdx_T_1 = shr(_rIdx_T, 3) @[src/main/scala/device/AXI4RAM.scala 32:49]
    node _rIdx_T_2 = add(_rIdx_T_1, UInt<1>("h0")) @[src/main/scala/device/AXI4RAM.scala 36:27]
    node rIdx = tail(_rIdx_T_2, 1) @[src/main/scala/device/AXI4RAM.scala 36:27]
    node _wen_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wen_T_1 = lt(wIdx, UInt<16>("hea60")) @[src/main/scala/device/AXI4RAM.scala 33:32]
    node wen = and(_wen_T, _wen_T_1) @[src/main/scala/device/AXI4RAM.scala 37:25]
    cmem rdata_mem : UInt<8>[8] [60000] @[src/main/scala/device/AXI4RAM.scala 50:18]
    node _rdata_wdata_T = bits(io.in.w.bits.data, 7, 0) @[src/main/scala/device/AXI4RAM.scala 52:66]
    node _rdata_wdata_T_1 = bits(io.in.w.bits.data, 15, 8) @[src/main/scala/device/AXI4RAM.scala 52:66]
    node _rdata_wdata_T_2 = bits(io.in.w.bits.data, 23, 16) @[src/main/scala/device/AXI4RAM.scala 52:66]
    node _rdata_wdata_T_3 = bits(io.in.w.bits.data, 31, 24) @[src/main/scala/device/AXI4RAM.scala 52:66]
    node _rdata_wdata_T_4 = bits(io.in.w.bits.data, 39, 32) @[src/main/scala/device/AXI4RAM.scala 52:66]
    node _rdata_wdata_T_5 = bits(io.in.w.bits.data, 47, 40) @[src/main/scala/device/AXI4RAM.scala 52:66]
    node _rdata_wdata_T_6 = bits(io.in.w.bits.data, 55, 48) @[src/main/scala/device/AXI4RAM.scala 52:66]
    node _rdata_wdata_T_7 = bits(io.in.w.bits.data, 63, 56) @[src/main/scala/device/AXI4RAM.scala 52:66]
    wire rdata_wdata : UInt<8>[8] @[src/main/scala/device/AXI4RAM.scala 52:45]
    rdata_wdata[0] <= _rdata_wdata_T @[src/main/scala/device/AXI4RAM.scala 52:45]
    rdata_wdata[1] <= _rdata_wdata_T_1 @[src/main/scala/device/AXI4RAM.scala 52:45]
    rdata_wdata[2] <= _rdata_wdata_T_2 @[src/main/scala/device/AXI4RAM.scala 52:45]
    rdata_wdata[3] <= _rdata_wdata_T_3 @[src/main/scala/device/AXI4RAM.scala 52:45]
    rdata_wdata[4] <= _rdata_wdata_T_4 @[src/main/scala/device/AXI4RAM.scala 52:45]
    rdata_wdata[5] <= _rdata_wdata_T_5 @[src/main/scala/device/AXI4RAM.scala 52:45]
    rdata_wdata[6] <= _rdata_wdata_T_6 @[src/main/scala/device/AXI4RAM.scala 52:45]
    rdata_wdata[7] <= _rdata_wdata_T_7 @[src/main/scala/device/AXI4RAM.scala 52:45]
    when wen : @[src/main/scala/device/AXI4RAM.scala 53:16]
      node _rdata_T = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/device/AXI4RAM.scala 53:56]
      node _rdata_T_1 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/device/AXI4RAM.scala 53:56]
      node _rdata_T_2 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/device/AXI4RAM.scala 53:56]
      node _rdata_T_3 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/device/AXI4RAM.scala 53:56]
      node _rdata_T_4 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/device/AXI4RAM.scala 53:56]
      node _rdata_T_5 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/device/AXI4RAM.scala 53:56]
      node _rdata_T_6 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/device/AXI4RAM.scala 53:56]
      node _rdata_T_7 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/device/AXI4RAM.scala 53:56]
      node _rdata_T_8 = or(wIdx, UInt<16>("h0"))
      node _rdata_T_9 = bits(_rdata_T_8, 15, 0)
      write mport rdata_MPORT = rdata_mem[_rdata_T_9], clock
      when _rdata_T :
        rdata_MPORT[0] <= rdata_wdata[0]
      when _rdata_T_1 :
        rdata_MPORT[1] <= rdata_wdata[1]
      when _rdata_T_2 :
        rdata_MPORT[2] <= rdata_wdata[2]
      when _rdata_T_3 :
        rdata_MPORT[3] <= rdata_wdata[3]
      when _rdata_T_4 :
        rdata_MPORT[4] <= rdata_wdata[4]
      when _rdata_T_5 :
        rdata_MPORT[5] <= rdata_wdata[5]
      when _rdata_T_6 :
        rdata_MPORT[6] <= rdata_wdata[6]
      when _rdata_T_7 :
        rdata_MPORT[7] <= rdata_wdata[7]
    node _rdata_T_10 = or(rIdx, UInt<16>("h0")) @[src/main/scala/device/AXI4RAM.scala 55:27]
    node _rdata_T_11 = bits(_rdata_T_10, 15, 0) @[src/main/scala/device/AXI4RAM.scala 55:27]
    read mport rdata_MPORT_1 = rdata_mem[_rdata_T_11], clock @[src/main/scala/device/AXI4RAM.scala 55:27]
    node rdata_lo_lo = cat(rdata_MPORT_1[1], rdata_MPORT_1[0]) @[src/main/scala/device/AXI4RAM.scala 55:18]
    node rdata_lo_hi = cat(rdata_MPORT_1[3], rdata_MPORT_1[2]) @[src/main/scala/device/AXI4RAM.scala 55:18]
    node rdata_lo = cat(rdata_lo_hi, rdata_lo_lo) @[src/main/scala/device/AXI4RAM.scala 55:18]
    node rdata_hi_lo = cat(rdata_MPORT_1[5], rdata_MPORT_1[4]) @[src/main/scala/device/AXI4RAM.scala 55:18]
    node rdata_hi_hi = cat(rdata_MPORT_1[7], rdata_MPORT_1[6]) @[src/main/scala/device/AXI4RAM.scala 55:18]
    node rdata_hi = cat(rdata_hi_hi, rdata_hi_lo) @[src/main/scala/device/AXI4RAM.scala 55:18]
    node _rdata_T_12 = cat(rdata_hi, rdata_lo) @[src/main/scala/device/AXI4RAM.scala 55:18]
    reg rdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), rdata) @[src/main/scala/device/AXI4RAM.scala 55:14]
    when ren : @[src/main/scala/device/AXI4RAM.scala 55:14]
      rdata <= _rdata_T_12 @[src/main/scala/device/AXI4RAM.scala 55:14]
    io.in.r.bits.data <= rdata @[src/main/scala/device/AXI4RAM.scala 58:18]

  extmodule FBHelper :
    input clk : Clock
    input valid : UInt<1>
    input pixel : UInt<32>
    input sync : UInt<1>
    defname = FBHelper

  module AXI4VGA :
    input clock : Clock
    input reset : Reset
    output io : { in : { flip fb : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}, flip ctrl : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}}, vga : { rgb : UInt<24>, hsync : UInt<1>, vsync : UInt<1>, valid : UInt<1>}} @[src/main/scala/device/AXI4VGA.scala 117:14]

    inst ctrl of VGACtrl @[src/main/scala/device/AXI4VGA.scala 125:20]
    ctrl.clock <= clock
    ctrl.reset <= reset
    ctrl.io.in <= io.in.ctrl @[src/main/scala/device/AXI4VGA.scala 126:14]
    inst fb of AXI4RAM_1 @[src/main/scala/device/AXI4VGA.scala 127:18]
    fb.clock <= clock
    fb.reset <= reset
    fb.io.in.aw <= io.in.fb.aw @[src/main/scala/device/AXI4VGA.scala 130:15]
    fb.io.in.w <= io.in.fb.w @[src/main/scala/device/AXI4VGA.scala 131:14]
    io.in.fb.b.bits <= fb.io.in.b.bits @[src/main/scala/device/AXI4VGA.scala 132:14]
    io.in.fb.b.valid <= fb.io.in.b.valid @[src/main/scala/device/AXI4VGA.scala 132:14]
    fb.io.in.b.ready <= io.in.fb.b.ready @[src/main/scala/device/AXI4VGA.scala 132:14]
    io.in.fb.ar.ready <= UInt<1>("h1") @[src/main/scala/device/AXI4VGA.scala 133:21]
    io.in.fb.r.bits.data <= UInt<1>("h0") @[src/main/scala/device/AXI4VGA.scala 134:24]
    io.in.fb.r.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4VGA.scala 135:24]
    node _io_in_fb_r_valid_T = and(io.in.fb.ar.ready, io.in.fb.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_fb_r_valid_T_1 = and(io.in.fb.r.ready, io.in.fb.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_fb_r_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_fb_r_valid_T_1 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_fb_r_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_fb_r_valid_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_fb_r_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.fb.r.valid <= io_in_fb_r_valid_r @[src/main/scala/device/AXI4VGA.scala 136:20]
    reg hCounter : UInt<11>, clock with :
      reset => (reset, UInt<11>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire hFinish : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    hFinish <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when UInt<1>("h1") : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap = eq(hCounter, UInt<11>("h41f")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T = add(hCounter, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      hCounter <= _wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when wrap_wrap : @[src/main/scala/chisel3/util/Counter.scala 87:20]
        hCounter <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 87:28]
      hFinish <= wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    reg vCounter : UInt<10>, clock with :
      reset => (reset, UInt<10>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire vFinish : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    vFinish <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when hFinish : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node wrap_wrap_1 = eq(vCounter, UInt<10>("h273")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _wrap_value_T_2 = add(vCounter, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _wrap_value_T_3 = tail(_wrap_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      vCounter <= _wrap_value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when wrap_wrap_1 : @[src/main/scala/chisel3/util/Counter.scala 87:20]
        vCounter <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 87:28]
      vFinish <= wrap_wrap_1 @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _io_vga_hsync_T = geq(hCounter, UInt<6>("h28")) @[src/main/scala/device/AXI4VGA.scala 143:28]
    io.vga.hsync <= _io_vga_hsync_T @[src/main/scala/device/AXI4VGA.scala 143:16]
    node _io_vga_vsync_T = geq(vCounter, UInt<1>("h1")) @[src/main/scala/device/AXI4VGA.scala 144:28]
    io.vga.vsync <= _io_vga_vsync_T @[src/main/scala/device/AXI4VGA.scala 144:16]
    node _hInRange_T = geq(hCounter, UInt<8>("ha8")) @[src/main/scala/device/AXI4VGA.scala 138:51]
    node _hInRange_T_1 = lt(hCounter, UInt<10>("h3c8")) @[src/main/scala/device/AXI4VGA.scala 138:69]
    node hInRange = and(_hInRange_T, _hInRange_T_1) @[src/main/scala/device/AXI4VGA.scala 138:63]
    node _vInRange_T = geq(vCounter, UInt<3>("h5")) @[src/main/scala/device/AXI4VGA.scala 138:51]
    node _vInRange_T_1 = lt(vCounter, UInt<10>("h25d")) @[src/main/scala/device/AXI4VGA.scala 138:69]
    node vInRange = and(_vInRange_T, _vInRange_T_1) @[src/main/scala/device/AXI4VGA.scala 138:63]
    node _io_vga_valid_T = and(hInRange, vInRange) @[src/main/scala/device/AXI4VGA.scala 148:28]
    io.vga.valid <= _io_vga_valid_T @[src/main/scala/device/AXI4VGA.scala 148:16]
    node hCounterIsOdd = bits(hCounter, 0, 0) @[src/main/scala/device/AXI4VGA.scala 150:31]
    node _hCounterIs2_T = bits(hCounter, 1, 0) @[src/main/scala/device/AXI4VGA.scala 151:29]
    node hCounterIs2 = eq(_hCounterIs2_T, UInt<2>("h2")) @[src/main/scala/device/AXI4VGA.scala 151:35]
    node vCounterIsOdd = bits(vCounter, 0, 0) @[src/main/scala/device/AXI4VGA.scala 152:31]
    node _nextPixel_T = geq(hCounter, UInt<8>("ha7")) @[src/main/scala/device/AXI4VGA.scala 138:51]
    node _nextPixel_T_1 = lt(hCounter, UInt<10>("h3c7")) @[src/main/scala/device/AXI4VGA.scala 138:69]
    node _nextPixel_T_2 = and(_nextPixel_T, _nextPixel_T_1) @[src/main/scala/device/AXI4VGA.scala 138:63]
    node _nextPixel_T_3 = and(_nextPixel_T_2, vInRange) @[src/main/scala/device/AXI4VGA.scala 155:66]
    node nextPixel = and(_nextPixel_T_3, hCounterIsOdd) @[src/main/scala/device/AXI4VGA.scala 155:78]
    node _fbPixelAddrV0_T = eq(vCounterIsOdd, UInt<1>("h0")) @[src/main/scala/device/AXI4VGA.scala 156:44]
    node _fbPixelAddrV0_T_1 = and(nextPixel, _fbPixelAddrV0_T) @[src/main/scala/device/AXI4VGA.scala 156:41]
    reg fbPixelAddrV0 : UInt<17>, clock with :
      reset => (reset, UInt<17>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire fbPixelAddrV0_wrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    fbPixelAddrV0_wrap <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _fbPixelAddrV0_T_1 : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node fbPixelAddrV0_wrap_wrap = eq(fbPixelAddrV0, UInt<17>("h1d4bf")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _fbPixelAddrV0_wrap_value_T = add(fbPixelAddrV0, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _fbPixelAddrV0_wrap_value_T_1 = tail(_fbPixelAddrV0_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      fbPixelAddrV0 <= _fbPixelAddrV0_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when fbPixelAddrV0_wrap_wrap : @[src/main/scala/chisel3/util/Counter.scala 87:20]
        fbPixelAddrV0 <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 87:28]
      fbPixelAddrV0_wrap <= fbPixelAddrV0_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    node _fbPixelAddrV1_T = and(nextPixel, vCounterIsOdd) @[src/main/scala/device/AXI4VGA.scala 157:41]
    reg fbPixelAddrV1 : UInt<17>, clock with :
      reset => (reset, UInt<17>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    wire fbPixelAddrV1_wrap : UInt<1> @[src/main/scala/chisel3/util/Counter.scala 117:24]
    fbPixelAddrV1_wrap <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 117:24]
    when _fbPixelAddrV1_T : @[src/main/scala/chisel3/util/Counter.scala 118:16]
      node fbPixelAddrV1_wrap_wrap = eq(fbPixelAddrV1, UInt<17>("h1d4bf")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _fbPixelAddrV1_wrap_value_T = add(fbPixelAddrV1, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _fbPixelAddrV1_wrap_value_T_1 = tail(_fbPixelAddrV1_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      fbPixelAddrV1 <= _fbPixelAddrV1_wrap_value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
      when fbPixelAddrV1_wrap_wrap : @[src/main/scala/chisel3/util/Counter.scala 87:20]
        fbPixelAddrV1 <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 87:28]
      fbPixelAddrV1_wrap <= fbPixelAddrV1_wrap_wrap @[src/main/scala/chisel3/util/Counter.scala 118:23]
    fb.io.in.ar.bits.prot <= UInt<1>("h0") @[src/main/scala/device/AXI4VGA.scala 160:25]
    node _fb_io_in_ar_bits_addr_T = mux(vCounterIsOdd, fbPixelAddrV1, fbPixelAddrV0) @[src/main/scala/device/AXI4VGA.scala 161:35]
    node _fb_io_in_ar_bits_addr_T_1 = cat(_fb_io_in_ar_bits_addr_T, UInt<2>("h0")) @[src/main/scala/device/AXI4VGA.scala 161:31]
    fb.io.in.ar.bits.addr <= _fb_io_in_ar_bits_addr_T_1 @[src/main/scala/device/AXI4VGA.scala 161:25]
    reg fb_io_in_ar_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), fb_io_in_ar_valid_REG) @[src/main/scala/device/AXI4VGA.scala 162:31]
    fb_io_in_ar_valid_REG <= nextPixel @[src/main/scala/device/AXI4VGA.scala 162:31]
    node _fb_io_in_ar_valid_T = and(fb_io_in_ar_valid_REG, hCounterIs2) @[src/main/scala/device/AXI4VGA.scala 162:43]
    fb.io.in.ar.valid <= _fb_io_in_ar_valid_T @[src/main/scala/device/AXI4VGA.scala 162:21]
    fb.io.in.r.ready <= UInt<1>("h1") @[src/main/scala/device/AXI4VGA.scala 164:20]
    node _data_T = and(fb.io.in.r.ready, fb.io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire _data_WIRE : UInt<64> @[src/main/scala/utils/Hold.scala 23:81]
    _data_WIRE <= UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:81]
    reg data_r : UInt, clock with :
      reset => (reset, _data_WIRE) @[src/main/scala/utils/Hold.scala 23:65]
    when _data_T : @[src/main/scala/utils/Hold.scala 23:65]
      data_r <= fb.io.in.r.bits.data @[src/main/scala/utils/Hold.scala 23:65]
    node data = mux(_data_T, fb.io.in.r.bits.data, data_r) @[src/main/scala/utils/Hold.scala 23:48]
    node _color_T = bits(hCounter, 1, 1) @[src/main/scala/device/AXI4VGA.scala 167:32]
    node _color_T_1 = bits(data, 63, 32) @[src/main/scala/device/AXI4VGA.scala 167:41]
    node _color_T_2 = bits(data, 31, 0) @[src/main/scala/device/AXI4VGA.scala 167:55]
    node color = mux(_color_T, _color_T_1, _color_T_2) @[src/main/scala/device/AXI4VGA.scala 167:23]
    node _io_vga_rgb_T = bits(color, 23, 0) @[src/main/scala/device/AXI4VGA.scala 168:40]
    node _io_vga_rgb_T_1 = mux(io.vga.valid, _io_vga_rgb_T, UInt<1>("h0")) @[src/main/scala/device/AXI4VGA.scala 168:20]
    io.vga.rgb <= _io_vga_rgb_T_1 @[src/main/scala/device/AXI4VGA.scala 168:14]
    inst fbHelper of FBHelper @[src/main/scala/device/AXI4VGA.scala 171:26]
    fbHelper.clk <= clock @[src/main/scala/device/AXI4VGA.scala 172:21]
    fbHelper.valid <= io.vga.valid @[src/main/scala/device/AXI4VGA.scala 173:23]
    fbHelper.pixel <= color @[src/main/scala/device/AXI4VGA.scala 174:23]
    fbHelper.sync <= ctrl.io.extra.sync @[src/main/scala/device/AXI4VGA.scala 175:22]

  module AXI4Flash :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/device/AXI4Slave.scala 28:14]

    node _fullMask_T = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_1 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_2 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_3 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_4 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_5 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_6 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_7 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_8 = mux(_fullMask_T, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_9 = mux(_fullMask_T_1, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_10 = mux(_fullMask_T_2, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_11 = mux(_fullMask_T_3, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_12 = mux(_fullMask_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_13 = mux(_fullMask_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_14 = mux(_fullMask_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_15 = mux(_fullMask_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node fullMask_lo_lo = cat(_fullMask_T_9, _fullMask_T_8) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo_hi = cat(_fullMask_T_11, _fullMask_T_10) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo = cat(fullMask_lo_hi, fullMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_lo = cat(_fullMask_T_13, _fullMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_hi = cat(_fullMask_T_15, _fullMask_T_14) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi = cat(fullMask_hi_hi, fullMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask = cat(fullMask_hi, fullMask_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    wire raddr : UInt @[src/main/scala/device/AXI4Slave.scala 37:19]
    wire ren : UInt<1> @[src/main/scala/device/AXI4Slave.scala 38:17]
    raddr <= io.in.ar.bits.addr @[src/main/scala/device/AXI4Slave.scala 66:13]
    node _r_busy_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:56]
    reg r_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _r_busy_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      r_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _r_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      r_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io.in.r.ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    io.in.ar.ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io.in.r.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 72:18]
    node _ren_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:17]
    ren_REG <= _ren_T @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:65]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:62]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:46]
    ren <= _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 73:7]
    node _io_in_r_valid_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:52]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_r_valid_T_3 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_r_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_r_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_r_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.r.valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    wire waddr : UInt @[src/main/scala/device/AXI4Slave.scala 77:19]
    waddr <= io.in.aw.bits.addr @[src/main/scala/device/AXI4Slave.scala 89:13]
    node _w_busy_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _w_busy_T_1 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg w_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _w_busy_T_1 : @[src/main/scala/utils/StopWatch.scala 26:19]
      w_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _w_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      w_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    io.in.aw.ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    node _io_in_w_ready_T = or(io.in.aw.valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    io.in.w.ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io.in.b.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 96:18]
    node _io_in_b_valid_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:43]
    node _io_in_b_valid_T_2 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_b_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_b_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_b_valid_T_1 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_b_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.b.valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    wire rdata : UInt<64> @[src/main/scala/device/AXI4Flash.scala 37:19]
    node _T = bits(raddr, 12, 2) @[src/main/scala/device/AXI4Flash.scala 35:35]
    node _T_1 = bits(waddr, 12, 2) @[src/main/scala/device/AXI4Flash.scala 35:35]
    node _T_2 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_3 = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_4 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_5 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_6 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_7 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_8 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_9 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_10 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_11 = mux(_T_3, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_12 = mux(_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_13 = mux(_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_14 = mux(_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_15 = mux(_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_16 = mux(_T_8, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_17 = mux(_T_9, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_18 = mux(_T_10, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node lo_lo = cat(_T_12, _T_11) @[src/main/scala/utils/BitUtils.scala 27:27]
    node lo_hi = cat(_T_14, _T_13) @[src/main/scala/utils/BitUtils.scala 27:27]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi_lo = cat(_T_16, _T_15) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi_hi = cat(_T_18, _T_17) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _T_19 = cat(hi, lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _rdata_T = eq(UInt<1>("h0"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_1 = eq(UInt<1>("h1"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_2 = eq(UInt<2>("h2"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_3 = mux(_rdata_T, UInt<21>("h10029b"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_4 = mux(_rdata_T_1, UInt<25>("h1f29293"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_5 = mux(_rdata_T_2, UInt<18>("h28067"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_6 = or(_rdata_T_3, _rdata_T_4) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_7 = or(_rdata_T_6, _rdata_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _rdata_WIRE : UInt<25> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _rdata_WIRE <= _rdata_T_7 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    rdata <= _rdata_WIRE @[src/main/scala/utils/RegMap.scala 30:11]
    node _io_in_r_bits_data_T = bits(rdata, 31, 0) @[src/main/scala/device/AXI4Flash.scala 41:52]
    node _io_in_r_bits_data_T_1 = cat(_io_in_r_bits_data_T, _io_in_r_bits_data_T) @[src/main/scala/device/AXI4Flash.scala 41:43]
    reg io_in_r_bits_data_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_in_r_bits_data_REG) @[src/main/scala/device/AXI4Flash.scala 41:38]
    io_in_r_bits_data_REG <= _io_in_r_bits_data_T_1 @[src/main/scala/device/AXI4Flash.scala 41:38]
    reg io_in_r_bits_data_r : UInt, clock with :
      reset => (UInt<1>("h0"), io_in_r_bits_data_r) @[src/main/scala/device/AXI4Flash.scala 41:30]
    when ren : @[src/main/scala/device/AXI4Flash.scala 41:30]
      io_in_r_bits_data_r <= io_in_r_bits_data_REG @[src/main/scala/device/AXI4Flash.scala 41:30]
    io.in.r.bits.data <= io_in_r_bits_data_r @[src/main/scala/device/AXI4Flash.scala 41:18]

  extmodule SDHelper :
    input clk : Clock
    input ren : UInt<1>
    output data : UInt<32>
    input setAddr : UInt<1>
    input addr : UInt<32>
    defname = SDHelper

  module AXI4DummySD :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/device/AXI4Slave.scala 28:14]

    node _fullMask_T = bits(io.in.w.bits.strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_1 = bits(io.in.w.bits.strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_2 = bits(io.in.w.bits.strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_3 = bits(io.in.w.bits.strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_4 = bits(io.in.w.bits.strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_5 = bits(io.in.w.bits.strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_6 = bits(io.in.w.bits.strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_7 = bits(io.in.w.bits.strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _fullMask_T_8 = mux(_fullMask_T, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_9 = mux(_fullMask_T_1, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_10 = mux(_fullMask_T_2, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_11 = mux(_fullMask_T_3, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_12 = mux(_fullMask_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_13 = mux(_fullMask_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_14 = mux(_fullMask_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _fullMask_T_15 = mux(_fullMask_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node fullMask_lo_lo = cat(_fullMask_T_9, _fullMask_T_8) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo_hi = cat(_fullMask_T_11, _fullMask_T_10) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_lo = cat(fullMask_lo_hi, fullMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_lo = cat(_fullMask_T_13, _fullMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi_hi = cat(_fullMask_T_15, _fullMask_T_14) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask_hi = cat(fullMask_hi_hi, fullMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node fullMask = cat(fullMask_hi, fullMask_lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    wire raddr : UInt @[src/main/scala/device/AXI4Slave.scala 37:19]
    wire ren : UInt<1> @[src/main/scala/device/AXI4Slave.scala 38:17]
    raddr <= io.in.ar.bits.addr @[src/main/scala/device/AXI4Slave.scala 66:13]
    node _r_busy_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:56]
    reg r_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _r_busy_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      r_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _r_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      r_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io.in.r.ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    io.in.ar.ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io.in.r.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 72:18]
    node _ren_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:17]
    ren_REG <= _ren_T @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:65]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:62]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:46]
    ren <= _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 73:7]
    node _io_in_r_valid_T = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:52]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io.in.r.ready, io.in.r.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_r_valid_T_3 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_r_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_r_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_r_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.r.valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    wire waddr : UInt @[src/main/scala/device/AXI4Slave.scala 77:19]
    waddr <= io.in.aw.bits.addr @[src/main/scala/device/AXI4Slave.scala 89:13]
    node _w_busy_T = and(io.in.aw.ready, io.in.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _w_busy_T_1 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg w_busy : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _w_busy_T_1 : @[src/main/scala/utils/StopWatch.scala 26:19]
      w_busy <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _w_busy_T : @[src/main/scala/utils/StopWatch.scala 27:20]
      w_busy <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    io.in.aw.ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    node _io_in_w_ready_T = or(io.in.aw.valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    io.in.w.ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io.in.b.bits.resp <= UInt<2>("h0") @[src/main/scala/device/AXI4Slave.scala 96:18]
    node _io_in_b_valid_T = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:43]
    node _io_in_b_valid_T_2 = and(io.in.b.ready, io.in.b.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _io_in_b_valid_T_2 : @[src/main/scala/utils/StopWatch.scala 26:19]
      io_in_b_valid_r <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 26:23]
    when _io_in_b_valid_T_1 : @[src/main/scala/utils/StopWatch.scala 27:20]
      io_in_b_valid_r <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 27:24]
    io.in.b.valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    reg regs_0 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_1 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_2 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_3 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_4 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_5 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_6 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_7 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_8 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_9 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_10 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_11 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_12 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_13 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_14 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_15 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_16 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_17 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_18 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_19 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    reg regs_20 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[src/main/scala/device/AXI4DummySD.scala 72:43]
    wire setAddr : UInt<1> @[src/main/scala/device/AXI4DummySD.scala 81:25]
    setAddr <= UInt<1>("h0") @[src/main/scala/device/AXI4DummySD.scala 81:25]
    inst sdHelper of SDHelper @[src/main/scala/device/AXI4DummySD.scala 114:24]
    sdHelper.clk <= clock @[src/main/scala/device/AXI4DummySD.scala 115:19]
    node _sdHelper_io_ren_T = bits(raddr, 12, 0) @[src/main/scala/device/AXI4DummySD.scala 135:35]
    node _sdHelper_io_ren_T_1 = eq(_sdHelper_io_ren_T, UInt<7>("h40")) @[src/main/scala/device/AXI4DummySD.scala 116:40]
    node _sdHelper_io_ren_T_2 = and(io.in.ar.ready, io.in.ar.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _sdHelper_io_ren_T_3 = and(_sdHelper_io_ren_T_1, _sdHelper_io_ren_T_2) @[src/main/scala/device/AXI4DummySD.scala 116:51]
    sdHelper.ren <= _sdHelper_io_ren_T_3 @[src/main/scala/device/AXI4DummySD.scala 116:19]
    sdHelper.setAddr <= setAddr @[src/main/scala/device/AXI4DummySD.scala 117:23]
    sdHelper.addr <= regs_1 @[src/main/scala/device/AXI4DummySD.scala 118:20]
    node _strb_T = bits(waddr, 2, 2) @[src/main/scala/device/AXI4DummySD.scala 138:28]
    node _strb_T_1 = bits(io.in.w.bits.strb, 7, 4) @[src/main/scala/device/AXI4DummySD.scala 138:47]
    node _strb_T_2 = bits(io.in.w.bits.strb, 3, 0) @[src/main/scala/device/AXI4DummySD.scala 138:68]
    node strb = mux(_strb_T, _strb_T_1, _strb_T_2) @[src/main/scala/device/AXI4DummySD.scala 138:22]
    wire rdata : UInt<64> @[src/main/scala/device/AXI4DummySD.scala 139:19]
    node _T = bits(raddr, 12, 0) @[src/main/scala/device/AXI4DummySD.scala 135:35]
    node _T_1 = bits(waddr, 12, 0) @[src/main/scala/device/AXI4DummySD.scala 135:35]
    node _T_2 = and(io.in.w.ready, io.in.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_3 = bits(io.in.w.bits.data, 31, 0) @[src/main/scala/device/AXI4DummySD.scala 141:50]
    node _T_4 = bits(strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_5 = bits(strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_6 = bits(strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_7 = bits(strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:30]
    node _T_8 = mux(_T_4, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_9 = mux(_T_5, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_10 = mux(_T_6, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node _T_11 = mux(_T_7, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:46]
    node lo = cat(_T_9, _T_8) @[src/main/scala/utils/BitUtils.scala 27:27]
    node hi = cat(_T_11, _T_10) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _T_12 = cat(hi, lo) @[src/main/scala/utils/BitUtils.scala 27:27]
    node _rdata_T = eq(UInt<1>("h0"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_1 = eq(UInt<6>("h38"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_2 = eq(UInt<5>("h18"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_3 = eq(UInt<6>("h34"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_4 = eq(UInt<5>("h14"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_5 = eq(UInt<5>("h1c"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_6 = eq(UInt<7>("h50"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_7 = eq(UInt<5>("h10"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_8 = eq(UInt<3>("h4"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_9 = eq(UInt<6>("h20"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_10 = eq(UInt<7>("h40"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_11 = mux(_rdata_T, regs_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_12 = mux(_rdata_T_1, regs_15, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_13 = mux(_rdata_T_2, regs_6, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_14 = mux(_rdata_T_3, UInt<8>("h80"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_15 = mux(_rdata_T_4, regs_5, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_16 = mux(_rdata_T_5, regs_7, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_17 = mux(_rdata_T_6, regs_20, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_18 = mux(_rdata_T_7, regs_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_19 = mux(_rdata_T_8, regs_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_20 = mux(_rdata_T_9, regs_8, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_21 = mux(_rdata_T_10, sdHelper.data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_22 = or(_rdata_T_11, _rdata_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_23 = or(_rdata_T_22, _rdata_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_24 = or(_rdata_T_23, _rdata_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_25 = or(_rdata_T_24, _rdata_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_26 = or(_rdata_T_25, _rdata_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_27 = or(_rdata_T_26, _rdata_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_28 = or(_rdata_T_27, _rdata_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_29 = or(_rdata_T_28, _rdata_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_30 = or(_rdata_T_29, _rdata_T_20) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_31 = or(_rdata_T_30, _rdata_T_21) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _rdata_WIRE : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _rdata_WIRE <= _rdata_T_31 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    rdata <= _rdata_WIRE @[src/main/scala/utils/RegMap.scala 30:11]
    node _T_13 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_14 = and(_T_2, _T_13) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_14 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _regs_0_T = and(_T_3, _T_12) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _regs_0_T_1 = not(_T_12) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _regs_0_T_2 = and(regs_0, _regs_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _regs_0_T_3 = or(_regs_0_T, _regs_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      node regs_0_cmd = bits(_regs_0_T_3, 5, 0) @[src/main/scala/device/AXI4DummySD.scala 84:20]
      node _regs_0_T_4 = eq(UInt<1>("h1"), regs_0_cmd) @[src/main/scala/device/AXI4DummySD.scala 85:18]
      when _regs_0_T_4 : @[src/main/scala/device/AXI4DummySD.scala 85:18]
        regs_4 <= UInt<32>("h80ff8000") @[src/main/scala/device/AXI4DummySD.scala 87:22]
      else :
        node _regs_0_T_5 = eq(UInt<2>("h2"), regs_0_cmd) @[src/main/scala/device/AXI4DummySD.scala 85:18]
        when _regs_0_T_5 : @[src/main/scala/device/AXI4DummySD.scala 85:18]
          regs_4 <= UInt<1>("h1") @[src/main/scala/device/AXI4DummySD.scala 90:22]
          regs_5 <= UInt<1>("h0") @[src/main/scala/device/AXI4DummySD.scala 91:22]
          regs_6 <= UInt<1>("h0") @[src/main/scala/device/AXI4DummySD.scala 92:22]
          regs_7 <= UInt<29>("h15000000") @[src/main/scala/device/AXI4DummySD.scala 93:22]
        else :
          node _regs_0_T_6 = eq(UInt<4>("h9"), regs_0_cmd) @[src/main/scala/device/AXI4DummySD.scala 85:18]
          when _regs_0_T_6 : @[src/main/scala/device/AXI4DummySD.scala 85:18]
            regs_4 <= UInt<32>("h92404001") @[src/main/scala/device/AXI4DummySD.scala 96:22]
            node _regs_0_regs_5_T = shl(UInt<2>("h3"), 30) @[src/main/scala/device/AXI4DummySD.scala 97:56]
            node _regs_0_regs_5_T_1 = or(UInt<29>("h124b97e3"), _regs_0_regs_5_T) @[src/main/scala/device/AXI4DummySD.scala 97:39]
            regs_5 <= _regs_0_regs_5_T_1 @[src/main/scala/device/AXI4DummySD.scala 97:22]
            node _regs_0_regs_6_T = or(UInt<28>("hf508000"), UInt<10>("h3f")) @[src/main/scala/device/AXI4DummySD.scala 98:39]
            node _regs_0_regs_6_T_1 = shl(UInt<4>("hf"), 16) @[src/main/scala/device/AXI4DummySD.scala 98:73]
            node _regs_0_regs_6_T_2 = or(_regs_0_regs_6_T, _regs_0_regs_6_T_1) @[src/main/scala/device/AXI4DummySD.scala 98:56]
            regs_6 <= _regs_0_regs_6_T_2 @[src/main/scala/device/AXI4DummySD.scala 98:22]
            regs_7 <= UInt<32>("h8c26012a") @[src/main/scala/device/AXI4DummySD.scala 99:22]
          else :
            node _regs_0_T_7 = eq(UInt<4>("hd"), regs_0_cmd) @[src/main/scala/device/AXI4DummySD.scala 85:18]
            when _regs_0_T_7 : @[src/main/scala/device/AXI4DummySD.scala 85:18]
              regs_4 <= UInt<1>("h0") @[src/main/scala/device/AXI4DummySD.scala 102:22]
              regs_5 <= UInt<1>("h0") @[src/main/scala/device/AXI4DummySD.scala 103:22]
              regs_6 <= UInt<1>("h0") @[src/main/scala/device/AXI4DummySD.scala 104:22]
              regs_7 <= UInt<1>("h0") @[src/main/scala/device/AXI4DummySD.scala 105:22]
            else :
              node _regs_0_T_8 = eq(UInt<5>("h12"), regs_0_cmd) @[src/main/scala/device/AXI4DummySD.scala 85:18]
              when _regs_0_T_8 : @[src/main/scala/device/AXI4DummySD.scala 85:18]
                setAddr <= UInt<1>("h1") @[src/main/scala/device/AXI4DummySD.scala 108:17]
      regs_0 <= _regs_0_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_15 = eq(_T_1, UInt<6>("h38")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_16 = and(_T_2, _T_15) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_16 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _regs_15_T = and(_T_3, _T_12) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _regs_15_T_1 = not(_T_12) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _regs_15_T_2 = and(regs_15, _regs_15_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _regs_15_T_3 = or(_regs_15_T, _regs_15_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      regs_15 <= _regs_15_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_17 = eq(_T_1, UInt<7>("h50")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_18 = and(_T_2, _T_17) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_18 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _regs_20_T = and(_T_3, _T_12) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _regs_20_T_1 = not(_T_12) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _regs_20_T_2 = and(regs_20, _regs_20_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _regs_20_T_3 = or(_regs_20_T, _regs_20_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      regs_20 <= _regs_20_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_19 = eq(_T_1, UInt<3>("h4")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_20 = and(_T_2, _T_19) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_20 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _regs_1_T = and(_T_3, _T_12) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _regs_1_T_1 = not(_T_12) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _regs_1_T_2 = and(regs_1, _regs_1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _regs_1_T_3 = or(_regs_1_T, _regs_1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      regs_1 <= _regs_1_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _T_21 = eq(_T_1, UInt<6>("h20")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_22 = and(_T_2, _T_21) @[src/main/scala/utils/RegMap.scala 32:32]
    when _T_22 : @[src/main/scala/utils/RegMap.scala 32:48]
      node _regs_8_T = and(_T_3, _T_12) @[src/main/scala/utils/BitUtils.scala 34:14]
      node _regs_8_T_1 = not(_T_12) @[src/main/scala/utils/BitUtils.scala 34:39]
      node _regs_8_T_2 = and(regs_8, _regs_8_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
      node _regs_8_T_3 = or(_regs_8_T, _regs_8_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
      regs_8 <= _regs_8_T_3 @[src/main/scala/utils/RegMap.scala 32:52]
    node _io_in_r_bits_data_T = bits(rdata, 31, 0) @[src/main/scala/device/AXI4DummySD.scala 144:58]
    node _io_in_r_bits_data_T_1 = cat(_io_in_r_bits_data_T, _io_in_r_bits_data_T) @[src/main/scala/device/AXI4DummySD.scala 144:49]
    reg io_in_r_bits_data_REG : UInt, clock with :
      reset => (UInt<1>("h0"), io_in_r_bits_data_REG) @[src/main/scala/device/AXI4DummySD.scala 144:44]
    io_in_r_bits_data_REG <= _io_in_r_bits_data_T_1 @[src/main/scala/device/AXI4DummySD.scala 144:44]
    reg io_in_r_bits_data_r : UInt, clock with :
      reset => (UInt<1>("h0"), io_in_r_bits_data_r) @[src/main/scala/device/AXI4DummySD.scala 144:36]
    when ren : @[src/main/scala/device/AXI4DummySD.scala 144:36]
      io_in_r_bits_data_r <= io_in_r_bits_data_REG @[src/main/scala/device/AXI4DummySD.scala 144:36]
    io.in.r.bits.data <= io_in_r_bits_data_r @[src/main/scala/device/AXI4DummySD.scala 143:18]

  module SimpleBus2AXI4Converter_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:153 assert(toAXI4Lite || toAXI4)\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    io.out.ar.bits.addr <= io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    io.out.ar.bits.prot <= UInt<3>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    io.out.w.bits.data <= io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    io.out.w.bits.strb <= io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    rlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    io.out.aw.bits.prot <= io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.addr <= io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.in.resp.bits.rdata <= io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    io.in.resp.bits.cmd <= _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg awAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      awAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      awAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:41]
    reg wAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      wAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      wAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:27]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:43]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:63]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:53]
    wSend <= _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      wen <= _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:29]
    io.out.ar.valid <= _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:36]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:33]
    io.out.aw.valid <= _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:36]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:33]
    io.out.w.valid <= _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    io.in.req.ready <= _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    io.out.r.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    io.out.b.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    io.in.resp.valid <= _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module SimpleBus2AXI4Converter_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:153 assert(toAXI4Lite || toAXI4)\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    io.out.ar.bits.addr <= io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    io.out.ar.bits.prot <= UInt<3>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    io.out.w.bits.data <= io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    io.out.w.bits.strb <= io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    rlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    io.out.aw.bits.prot <= io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.addr <= io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.in.resp.bits.rdata <= io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    io.in.resp.bits.cmd <= _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg awAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      awAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      awAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:41]
    reg wAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      wAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      wAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:27]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:43]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:63]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:53]
    wSend <= _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      wen <= _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:29]
    io.out.ar.valid <= _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:36]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:33]
    io.out.aw.valid <= _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:36]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:33]
    io.out.w.valid <= _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    io.in.req.ready <= _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    io.out.r.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    io.out.b.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    io.in.resp.valid <= _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module SimpleBus2AXI4Converter_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:153 assert(toAXI4Lite || toAXI4)\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    io.out.ar.bits.addr <= io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    io.out.ar.bits.prot <= UInt<3>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    io.out.w.bits.data <= io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    io.out.w.bits.strb <= io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    rlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    io.out.aw.bits.prot <= io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.addr <= io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.in.resp.bits.rdata <= io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    io.in.resp.bits.cmd <= _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg awAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      awAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      awAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:41]
    reg wAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      wAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      wAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:27]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:43]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:63]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:53]
    wSend <= _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      wen <= _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:29]
    io.out.ar.valid <= _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:36]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:33]
    io.out.aw.valid <= _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:36]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:33]
    io.out.w.valid <= _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    io.in.req.ready <= _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    io.out.r.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    io.out.b.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    io.in.resp.valid <= _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module SimpleBus2AXI4Converter_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:153 assert(toAXI4Lite || toAXI4)\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    io.out.ar.bits.addr <= io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    io.out.ar.bits.prot <= UInt<3>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    io.out.w.bits.data <= io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    io.out.w.bits.strb <= io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    rlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    io.out.aw.bits.prot <= io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.addr <= io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.in.resp.bits.rdata <= io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    io.in.resp.bits.cmd <= _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg awAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      awAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      awAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:41]
    reg wAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      wAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      wAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:27]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:43]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:63]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:53]
    wSend <= _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      wen <= _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:29]
    io.out.ar.valid <= _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:36]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:33]
    io.out.aw.valid <= _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:36]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:33]
    io.out.w.valid <= _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    io.in.req.ready <= _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    io.out.r.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    io.out.b.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    io.in.resp.valid <= _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module SimpleBus2AXI4Converter_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, out : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>}}}} @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io.in.req.bits.cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io.in.req.valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    when _T_2 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      when _T_3 : @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at ToAXI4.scala:153 assert(toAXI4Lite || toAXI4)\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    io.out.ar.bits.addr <= io.in.req.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    io.out.ar.bits.prot <= UInt<3>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 159:12]
    io.out.w.bits.data <= io.in.req.bits.wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    io.out.w.bits.strb <= io.in.req.bits.wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    wire wlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23]
    wire rlast : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    rlast <= UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23]
    io.out.aw.bits.prot <= io.out.ar.bits.prot @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.out.aw.bits.addr <= io.out.ar.bits.addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io.in.resp.bits.rdata <= io.out.r.bits.data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    io.in.resp.bits.cmd <= _io_in_resp_bits_cmd_T @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    wire wSend : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19]
    node _awAck_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg awAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _awAck_T : @[src/main/scala/utils/StopWatch.scala 30:20]
      awAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      awAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wAck_T = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:41]
    reg wAck : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/utils/StopWatch.scala 24:20]
    when _wAck_T_1 : @[src/main/scala/utils/StopWatch.scala 30:20]
      wAck <= UInt<1>("h1") @[src/main/scala/utils/StopWatch.scala 30:24]
    when wSend : @[src/main/scala/utils/StopWatch.scala 31:19]
      wAck <= UInt<1>("h0") @[src/main/scala/utils/StopWatch.scala 31:23]
    node _wSend_T = and(io.out.aw.ready, io.out.aw.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_1 = and(io.out.w.ready, io.out.w.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:27]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:43]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:63]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:53]
    wSend <= _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 189:9]
    node _wen_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io.in.req.ready, io.in.req.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    reg wen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    when _wen_T_1 : @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
      wen <= _wen_T @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _io_out_ar_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io.in.req.bits.cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io.in.req.valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:29]
    io.out.ar.valid <= _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    node _io_out_aw_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io.in.req.valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:36]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:33]
    io.out.aw.valid <= _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    node _io_out_w_valid_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io.in.req.valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:29]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:36]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:33]
    io.out.w.valid <= _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    node _io_in_req_ready_T = bits(io.in.req.bits.cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io.out.w.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io.out.ar.ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    io.in.req.ready <= _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    io.out.r.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    io.out.b.ready <= io.in.resp.ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    node _io_in_resp_valid_T = mux(wen, io.out.b.valid, io.out.r.valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    io.in.resp.valid <= _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]

  module SimMMIO :
    input clock : Clock
    input reset : Reset
    output io : { flip rw : { req : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, size : UInt<3>, cmd : UInt<4>, wmask : UInt<8>, wdata : UInt<64>}}, flip resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { cmd : UInt<4>, rdata : UInt<64>}}}, meip : UInt<1>, dma : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, prot : UInt<3>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, qos : UInt<4>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}, uart : { out : { valid : UInt<1>, ch : UInt<8>}, in : { valid : UInt<1>, flip ch : UInt<8>}}} @[src/main/scala/sim/SimMMIO.scala 28:14]

    inst xbar of SimpleBusCrossbar1toN_1 @[src/main/scala/sim/SimMMIO.scala 45:20]
    xbar.clock <= clock
    xbar.reset <= reset
    xbar.io.in <= io.rw @[src/main/scala/sim/SimMMIO.scala 46:14]
    inst uart of AXI4UART @[src/main/scala/sim/SimMMIO.scala 48:20]
    uart.clock <= clock
    uart.reset <= reset
    inst vga of AXI4VGA @[src/main/scala/sim/SimMMIO.scala 49:19]
    vga.clock <= clock
    vga.reset <= reset
    inst flash of AXI4Flash @[src/main/scala/sim/SimMMIO.scala 50:21]
    flash.clock <= clock
    flash.reset <= reset
    inst sd of AXI4DummySD @[src/main/scala/sim/SimMMIO.scala 51:18]
    sd.clock <= clock
    sd.reset <= reset
    inst uart_io_in_bridge of SimpleBus2AXI4Converter_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    uart_io_in_bridge.clock <= clock
    uart_io_in_bridge.reset <= reset
    uart_io_in_bridge.io.in <= xbar.io.out[0] @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    uart.io.in <= uart_io_in_bridge.io.out @[src/main/scala/sim/SimMMIO.scala 54:14]
    inst vga_io_in_fb_bridge of SimpleBus2AXI4Converter_4 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    vga_io_in_fb_bridge.clock <= clock
    vga_io_in_fb_bridge.reset <= reset
    vga_io_in_fb_bridge.io.in <= xbar.io.out[1] @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    vga.io.in.fb <= vga_io_in_fb_bridge.io.out @[src/main/scala/sim/SimMMIO.scala 55:16]
    inst vga_io_in_ctrl_bridge of SimpleBus2AXI4Converter_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    vga_io_in_ctrl_bridge.clock <= clock
    vga_io_in_ctrl_bridge.reset <= reset
    vga_io_in_ctrl_bridge.io.in <= xbar.io.out[2] @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    vga.io.in.ctrl <= vga_io_in_ctrl_bridge.io.out @[src/main/scala/sim/SimMMIO.scala 56:18]
    inst flash_io_in_bridge of SimpleBus2AXI4Converter_6 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    flash_io_in_bridge.clock <= clock
    flash_io_in_bridge.reset <= reset
    flash_io_in_bridge.io.in <= xbar.io.out[3] @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    flash.io.in <= flash_io_in_bridge.io.out @[src/main/scala/sim/SimMMIO.scala 57:15]
    inst sd_io_in_bridge of SimpleBus2AXI4Converter_7 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    sd_io_in_bridge.clock <= clock
    sd_io_in_bridge.reset <= reset
    sd_io_in_bridge.io.in <= xbar.io.out[4] @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    sd.io.in <= sd_io_in_bridge.io.out @[src/main/scala/sim/SimMMIO.scala 58:12]
    io.dma.r.bits.user is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.r.bits.id is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.r.bits.last is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.r.bits.data is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.r.bits.resp is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.r.valid is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.r.ready is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.bits.qos is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.bits.cache is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.bits.lock is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.bits.burst is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.bits.size is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.bits.len is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.bits.user is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.bits.id is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.bits.prot is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.bits.addr is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.valid is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.ar.ready is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.b.bits.user is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.b.bits.id is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.b.bits.resp is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.b.valid is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.b.ready is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.w.bits.last is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.w.bits.strb is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.w.bits.data is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.w.valid is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.w.ready is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.bits.qos is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.bits.cache is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.bits.lock is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.bits.burst is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.bits.size is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.bits.len is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.bits.user is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.bits.id is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.bits.prot is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.bits.addr is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.valid is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.dma.aw.ready is invalid @[src/main/scala/sim/SimMMIO.scala 62:10]
    io.meip is invalid @[src/main/scala/sim/SimMMIO.scala 63:11]
    uart.io.extra.in.ch <= io.uart.in.ch @[src/main/scala/sim/SimMMIO.scala 65:21]
    io.uart.in.valid <= uart.io.extra.in.valid @[src/main/scala/sim/SimMMIO.scala 65:21]
    io.uart.out <= uart.io.extra.out @[src/main/scala/sim/SimMMIO.scala 65:21]
    vga.io.vga.valid is invalid @[src/main/scala/sim/SimMMIO.scala 66:14]
    vga.io.vga.vsync is invalid @[src/main/scala/sim/SimMMIO.scala 66:14]
    vga.io.vga.hsync is invalid @[src/main/scala/sim/SimMMIO.scala 66:14]
    vga.io.vga.rgb is invalid @[src/main/scala/sim/SimMMIO.scala 66:14]

  module SimTop :
    input clock : Clock
    input reset : UInt<1>
    output difftest : { exit : UInt<64>, step : UInt<64>, perfCtrl : { flip clean : UInt<1>, flip dump : UInt<1>}, logCtrl : { flip begin : UInt<64>, flip end : UInt<64>, flip level : UInt<64>}, uart : { out : { valid : UInt<1>, ch : UInt<8>}, in : { valid : UInt<1>, flip ch : UInt<8>}}} @[difftest/src/main/scala/Difftest.scala 496:22]

    inst soc of NutShell @[src/main/scala/sim/NutShellSim.scala 34:19]
    soc.clock <= clock
    soc.reset <= reset
    inst mem of AXI4RAM @[src/main/scala/sim/NutShellSim.scala 35:19]
    mem.clock <= clock
    mem.reset <= reset
    inst memdelay of AXI4Delayer @[src/main/scala/sim/NutShellSim.scala 38:24]
    memdelay.clock <= clock
    memdelay.reset <= reset
    inst mmio of SimMMIO @[src/main/scala/sim/NutShellSim.scala 39:20]
    mmio.clock <= clock
    mmio.reset <= reset
    soc.io.frontend <= mmio.io.dma @[src/main/scala/sim/NutShellSim.scala 41:19]
    memdelay.io.in <= soc.io.mem @[src/main/scala/sim/NutShellSim.scala 43:18]
    mem.io.in <= memdelay.io.out @[src/main/scala/sim/NutShellSim.scala 44:13]
    mmio.io.rw <= soc.io.mmio @[src/main/scala/sim/NutShellSim.scala 46:14]
    soc.io.meip <= mmio.io.meip @[src/main/scala/sim/NutShellSim.scala 48:15]
    difftest.exit <= UInt<1>("h0") @[difftest/src/main/scala/Difftest.scala 498:19]
    difftest.step <= UInt<1>("h1") @[difftest/src/main/scala/Difftest.scala 499:19]
    reg difftest_timer : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[difftest/src/main/scala/Difftest.scala 501:24]
    node _difftest_timer_T = add(difftest_timer, UInt<1>("h1")) @[difftest/src/main/scala/Difftest.scala 502:20]
    node _difftest_timer_T_1 = tail(_difftest_timer_T, 1) @[difftest/src/main/scala/Difftest.scala 502:20]
    difftest_timer <= _difftest_timer_T_1 @[difftest/src/main/scala/Difftest.scala 502:11]
    wire difftest_log_enable : UInt<1> @[difftest/src/main/scala/Difftest.scala 649:22]
    difftest_log_enable <= UInt<1>("h0") @[difftest/src/main/scala/Difftest.scala 649:22]
    node _difftest_log_enable_en_T = geq(difftest_timer, difftest.logCtrl.begin) @[difftest/src/main/scala/Difftest.scala 650:17]
    node _difftest_log_enable_en_T_1 = lt(difftest_timer, difftest.logCtrl.end) @[difftest/src/main/scala/Difftest.scala 650:35]
    node _difftest_log_enable_en_T_2 = and(_difftest_log_enable_en_T, _difftest_log_enable_en_T_1) @[difftest/src/main/scala/Difftest.scala 650:26]
    difftest_log_enable <= _difftest_log_enable_en_T_2 @[difftest/src/main/scala/Difftest.scala 650:8]
    difftest.uart.in.ch is invalid @[difftest/src/main/scala/Difftest.scala 508:19]
    difftest.uart.in.valid is invalid @[difftest/src/main/scala/Difftest.scala 508:19]
    difftest.uart.out.ch is invalid @[difftest/src/main/scala/Difftest.scala 508:19]
    difftest.uart.out.valid is invalid @[difftest/src/main/scala/Difftest.scala 508:19]
    wire log_begin : UInt<64> @[src/main/scala/sim/NutShellSim.scala 52:47]
    log_begin <= UInt<64>("h0") @[src/main/scala/sim/NutShellSim.scala 52:47]
    wire log_end : UInt<64> @[src/main/scala/sim/NutShellSim.scala 52:47]
    log_end <= UInt<64>("h0") @[src/main/scala/sim/NutShellSim.scala 52:47]
    wire log_level : UInt<64> @[src/main/scala/sim/NutShellSim.scala 52:47]
    log_level <= UInt<64>("h0") @[src/main/scala/sim/NutShellSim.scala 52:47]
    log_begin <= difftest.logCtrl.begin @[src/main/scala/sim/NutShellSim.scala 53:13]
    log_end <= difftest.logCtrl.end @[src/main/scala/sim/NutShellSim.scala 54:11]
    log_level <= difftest.logCtrl.level @[src/main/scala/sim/NutShellSim.scala 55:13]
    node _T = leq(log_begin, log_end) @[src/main/scala/sim/NutShellSim.scala 57:20]
    node _T_1 = eq(reset, UInt<1>("h0")) @[src/main/scala/sim/NutShellSim.scala 57:9]
    when _T_1 : @[src/main/scala/sim/NutShellSim.scala 57:9]
      node _T_2 = eq(_T, UInt<1>("h0")) @[src/main/scala/sim/NutShellSim.scala 57:9]
      when _T_2 : @[src/main/scala/sim/NutShellSim.scala 57:9]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at NutShellSim.scala:57 assert(log_begin <= log_end)\n") : printf @[src/main/scala/sim/NutShellSim.scala 57:9]
      assert(clock, _T, UInt<1>("h1"), "") : assert @[src/main/scala/sim/NutShellSim.scala 57:9]
    mmio.io.uart.in.ch <= difftest.uart.in.ch @[src/main/scala/sim/NutShellSim.scala 64:17]
    difftest.uart.in.valid <= mmio.io.uart.in.valid @[src/main/scala/sim/NutShellSim.scala 64:17]
    difftest.uart.out <= mmio.io.uart.out @[src/main/scala/sim/NutShellSim.scala 64:17]

