// Seed: 1378832327
`define pp_1 0
`default_nettype `pp_1 `timescale 1ps / 1ps
module module_0 #(
    parameter id_2 = 32'd84,
    parameter id_4 = 32'd27,
    parameter id_5 = 32'd36
) (
    input _id_2,
    input id_3,
    output logic _id_4
);
  assign id_2[1] = 1;
  assign id_1[1] = 1 ? id_4[id_4] : 1;
  type_7(
      1'h0, !id_3[id_2], id_2
  );
  logic _id_5;
  always @(posedge id_4[id_4==id_5 : id_5]) begin
    SystemTFIdentifier;
  end
endmodule
