s1(18Oct2023:17:32:36):  xmverilog ../../src/full_adder.v ../../src/full_adder_syn.v ../../src/full_adder_tb.v ../../src/half_adder.v ../../src/osu05_stdcells.v -compile 
s2(18Oct2023:17:32:36):  xmverilog ../../src/full_adder_tb.v +access+r 
