#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  7 17:22:52 2025
# Process ID: 22148
# Current directory: C:/Users/Elliot/Desktop/ZYNQ赋能无源物联网智慧检测
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent45344 C:\Users\Elliot\Desktop\ZYNQ赋能无源物联网智慧检测\fmcomms2_zc706.xpr
# Log file: C:/Users/Elliot/Desktop/ZYNQ赋能无源物联网智慧检测/vivado.log
# Journal file: C:/Users/Elliot/Desktop/ZYNQ赋能无源物联网智慧检测\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Elliot/Desktop/ZYNQ赋能无源物联网智慧检测/fmcomms2_zc706.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/library/common/ad_iobuf.v', nor could it be found using path 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/library/common/ad_iobuf.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Elliot/common/zc706/zc706_system_constr.xdc', nor could it be found using path 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/common/zc706/zc706_system_constr.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/library', nor could it be found using path 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/library'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/ghdl/library', nor could it be found using path 'C:/Users/Elliot/Desktop/FPGA/ghdl/library'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Elliot/Desktop/ZYNQ赋能无源物联网智慧检测/fmcomms2_zc706.ip_user_files', nor could it be found using path 'C:/Users/Elliot/Desktop/FPGA/hdl-hdl_2019_r2/projects/fmcomms2/zc706/fmcomms2_zc706.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_util_ad9361_tdd_sync_0
system_axi_hdmi_clkgen_0
system_axi_hdmi_core_0
system_axi_hdmi_dma_0
system_axi_spdif_tx_core_0
system_axi_sysid_0_0
system_rom_sys_0_0
system_axi_ad9361_dac_dma_0
system_axi_ad9361_0
system_util_ad9361_divclk_0
system_util_ad9361_adc_fifo_0
system_util_ad9361_adc_pack_0
system_axi_ad9361_dac_fifo_0
system_axi_ad9361_adc_dma_0
system_util_ad9361_dac_upack_0

open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 785.152 ; gain = 172.145
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  7 17:25:27 2025...
s2_zc706.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_200m_rstgen
Adding component instance block -- analog.com:user:axi_clkgen:1.0 - axi_hdmi_clkgen
Adding component instance block -- analog.com:user:axi_hdmi_tx:1.0 - axi_hdmi_core
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_hdmi_dma
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - sys_audio_clkgen
Adding component instance block -- analog.com:user:axi_spdif_tx:1.0 - axi_spdif_tx_core
Adding component instance block -- analog.com:user:axi_sysid:1.0 - axi_sysid_0
Adding component instance block -- analog.com:user:sysid_rom:1.0 - rom_sys_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_hp0_interconnect
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding component instance block -- analog.com:user:util_tdd_sync:1.0 - util_ad9361_tdd_sync
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - util_ad9361_divclk_sel_concat
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_ad9361_divclk_sel
Adding component instance block -- analog.com:user:util_clkdiv:1.0 - util_ad9361_divclk
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - util_ad9361_divclk_reset
Adding component instance block -- analog.com:user:util_wfifo:1.0 - util_ad9361_adc_fifo
Adding component instance block -- analog.com:user:util_cpack2:1.0 - util_ad9361_adc_pack
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: packed_fifo_wr 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: packed_fifo_wr 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: packed_fifo_wr 
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_adc_dma
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: fifo_wr 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: fifo_wr 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: fifo_wr 
Adding component instance block -- analog.com:user:util_rfifo:1.0 - axi_ad9361_dac_fifo
Adding component instance block -- analog.com:user:util_upack2:1.0 - util_ad9361_dac_upack
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_dac_dma
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_hp1_interconnect
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_hp2_interconnect
Successfully read diagram <system> from BD file <C:/Users/Elliot/Desktop/ZYNQ赋能无源物联网智慧检测/fmcomms2_zc706.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 994.293 ; gain = 86.316
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  7 17:25:24 2025...
