Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03_Full64; Runtime version M-2017.03_Full64;  Nov 12 08:39 2020
VCD+ Writer M-2017.03_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button or use the menu 'Window->Panes->Assertion' to open it.
The file '/tmp/inter.vpd' was opened successfully.
[ENV] start-of-life
[DRV] ----- Reset Started -----
[DRV] -----  Reset Ended  -----
[DRV] -----  Start execution -----
[DRV] ----- Driving a new input feature map -----
[DRV] 0.00 % of the computation done
[DRV] 1.56 % of the computation done
[DRV] 3.12 % of the computation done
[DRV] 4.69 % of the computation done
[DRV] 6.25 % of the computation done
[DRV] 7.81 % of the computation done
[DRV] 9.38 % of the computation done
[DRV] 10.94 % of the computation done
[DRV] 12.50 % of the computation done
[DRV] 14.06 % of the computation done
[DRV] 15.62 % of the computation done
[DRV] 17.19 % of the computation done
[DRV] 18.75 % of the computation done
[DRV] 20.31 % of the computation done
[DRV] 21.88 % of the computation done
[DRV] 23.44 % of the computation done
[DRV] 25.00 % of the computation done
[DRV] 26.56 % of the computation done
[DRV] 28.12 % of the computation done
[DRV] 29.69 % of the computation done
[DRV] 31.25 % of the computation done
[DRV] 32.81 % of the computation done
[DRV] 34.38 % of the computation done
[DRV] 35.94 % of the computation done
[DRV] 37.50 % of the computation done
[DRV] 39.06 % of the computation done
[DRV] 40.62 % of the computation done
[DRV] 42.19 % of the computation done
[DRV] 43.75 % of the computation done
[DRV] 45.31 % of the computation done
[DRV] 46.88 % of the computation done
[DRV] 48.44 % of the computation done
[DRV] 50.00 % of the computation done
[DRV] 51.56 % of the computation done
[DRV] 53.12 % of the computation done
[DRV] 54.69 % of the computation done
[DRV] 56.25 % of the computation done
[DRV] 57.81 % of the computation done
[DRV] 59.38 % of the computation done
[DRV] 60.94 % of the computation done
[DRV] 62.50 % of the computation done
[DRV] 64.06 % of the computation done
[DRV] 65.62 % of the computation done
[DRV] 67.19 % of the computation done
[DRV] 68.75 % of the computation done
[DRV] 70.31 % of the computation done
[DRV] 71.88 % of the computation done
[DRV] 73.44 % of the computation done
[DRV] 75.00 % of the computation done
[DRV] 76.56 % of the computation done
[DRV] 78.12 % of the computation done
[DRV] 79.69 % of the computation done
[DRV] 81.25 % of the computation done
[DRV] 82.81 % of the computation done
[DRV] 84.38 % of the computation done
[DRV] 85.94 % of the computation done
[DRV] 87.50 % of the computation done
[DRV] 89.06 % of the computation done
[DRV] 90.62 % of the computation done
[DRV] 92.19 % of the computation done
[DRV] 93.75 % of the computation done
[DRV] 95.31 % of the computation done
[DRV] 96.88 % of the computation done
[DRV] 98.44 % of the computation done
[DRV] ----- Driving a new input feature map -----
[DRV] 0.00 % of the computation done
[CHK] all the words in the current output are currect
[SCB] successful test registered
Total clock cycles elapsed: 81688911 cycles
           V C S   S i m u l a t i o n   R e p o r t 
Time: 816889105000 ps
CPU Time:    109.130 seconds;       Data structure size:   0.1Mb
Thu Nov 12 08:44:30 2020
