###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       206055   # Number of WRITE/WRITEP commands
num_reads_done                 =      1584661   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1232471   # Number of read row buffer hits
num_read_cmds                  =      1584655   # Number of READ/READP commands
num_writes_done                =       206080   # Number of read requests issued
num_write_row_hits             =       130775   # Number of write row buffer hits
num_act_cmds                   =       431184   # Number of ACT commands
num_pre_cmds                   =       431155   # Number of PRE commands
num_ondemand_pres              =       404329   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9575746   # Cyles of rank active rank.0
rank_active_cycles.1           =      9395153   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       424254   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       604847   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1697338   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        36619   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10499   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8359   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5841   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5274   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2840   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2024   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1757   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1233   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18994   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           62   # Write cmd latency (cycles)
write_latency[40-59]           =           79   # Write cmd latency (cycles)
write_latency[60-79]           =          189   # Write cmd latency (cycles)
write_latency[80-99]           =          271   # Write cmd latency (cycles)
write_latency[100-119]         =          443   # Write cmd latency (cycles)
write_latency[120-139]         =          628   # Write cmd latency (cycles)
write_latency[140-159]         =          846   # Write cmd latency (cycles)
write_latency[160-179]         =         1177   # Write cmd latency (cycles)
write_latency[180-199]         =         1488   # Write cmd latency (cycles)
write_latency[200-]            =       200865   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       332848   # Read request latency (cycles)
read_latency[40-59]            =       142269   # Read request latency (cycles)
read_latency[60-79]            =       154169   # Read request latency (cycles)
read_latency[80-99]            =        97756   # Read request latency (cycles)
read_latency[100-119]          =        80400   # Read request latency (cycles)
read_latency[120-139]          =        70954   # Read request latency (cycles)
read_latency[140-159]          =        58005   # Read request latency (cycles)
read_latency[160-179]          =        49231   # Read request latency (cycles)
read_latency[180-199]          =        43410   # Read request latency (cycles)
read_latency[200-]             =       555607   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.02863e+09   # Write energy
read_energy                    =  6.38933e+09   # Read energy
act_energy                     =  1.17972e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.03642e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.90327e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97527e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86258e+09   # Active standby energy rank.1
average_read_latency           =      247.505   # Average read request latency (cycles)
average_interarrival           =      5.58411   # Average request interarrival latency (cycles)
total_energy                   =  2.16341e+10   # Total energy (pJ)
average_power                  =      2163.41   # Average power (mW)
average_bandwidth              =       15.281   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       217023   # Number of WRITE/WRITEP commands
num_reads_done                 =      1682317   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1318920   # Number of read row buffer hits
num_read_cmds                  =      1682309   # Number of READ/READP commands
num_writes_done                =       217043   # Number of read requests issued
num_write_row_hits             =       141474   # Number of write row buffer hits
num_act_cmds                   =       443686   # Number of ACT commands
num_pre_cmds                   =       443657   # Number of PRE commands
num_ondemand_pres              =       416787   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9512094   # Cyles of rank active rank.0
rank_active_cycles.1           =      9472807   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       487906   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       527193   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1807858   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        37532   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9952   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7939   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5651   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5000   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2598   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1844   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1521   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1217   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18313   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           38   # Write cmd latency (cycles)
write_latency[40-59]           =           55   # Write cmd latency (cycles)
write_latency[60-79]           =          107   # Write cmd latency (cycles)
write_latency[80-99]           =          248   # Write cmd latency (cycles)
write_latency[100-119]         =          362   # Write cmd latency (cycles)
write_latency[120-139]         =          502   # Write cmd latency (cycles)
write_latency[140-159]         =          750   # Write cmd latency (cycles)
write_latency[160-179]         =          933   # Write cmd latency (cycles)
write_latency[180-199]         =         1110   # Write cmd latency (cycles)
write_latency[200-]            =       212912   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       299313   # Read request latency (cycles)
read_latency[40-59]            =       133043   # Read request latency (cycles)
read_latency[60-79]            =       138994   # Read request latency (cycles)
read_latency[80-99]            =        91012   # Read request latency (cycles)
read_latency[100-119]          =        75564   # Read request latency (cycles)
read_latency[120-139]          =        67250   # Read request latency (cycles)
read_latency[140-159]          =        56230   # Read request latency (cycles)
read_latency[160-179]          =        49209   # Read request latency (cycles)
read_latency[180-199]          =        44074   # Read request latency (cycles)
read_latency[200-]             =       727614   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.08338e+09   # Write energy
read_energy                    =  6.78307e+09   # Read energy
act_energy                     =  1.21392e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.34195e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.53053e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93555e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91103e+09   # Active standby energy rank.1
average_read_latency           =       326.32   # Average read request latency (cycles)
average_interarrival           =       5.2647   # Average request interarrival latency (cycles)
total_energy                   =  2.21188e+10   # Total energy (pJ)
average_power                  =      2211.88   # Average power (mW)
average_bandwidth              =      16.2079   # Average bandwidth
