<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="correlator" solutionName="solution1" date="2019-03-13T22:55:45.725-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'i_data.data.V' (correlator.cpp:8)." projectName="correlator" solutionName="solution1" date="2019-03-13T22:55:45.349-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o_data.data.V' (correlator.cpp:8)." projectName="correlator" solutionName="solution1" date="2019-03-13T22:55:45.321-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Function 'correlator' does not exist in any synthesis source file." projectName="correlator" solutionName="solution1" date="2019-03-13T22:55:44.679-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'inputCorrr.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="correlator" solutionName="solution1" date="2019-03-13T22:55:44.671-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'forAl.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="correlator" solutionName="solution1" date="2019-03-13T22:55:44.661-0400" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="correlator" solutionName="solution1" date="2019-03-13T22:56:21.266-0400" type="Warning"/>
        <logs message="WARNING: [COSIM 212-75] Fifo port 'o_data_last_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.&#xA;   Build using &quot;/opt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/bin/g++&quot;&#xA;   Compiling apatb_correlateTop.cpp&#xA;   Compiling correlator.cpp_pre.cpp.tb.cpp&#xA;   Compiling correlatorTB.cpp_pre.cpp.tb.cpp&#xA;   Generating cosim.tv.exe" projectName="correlator" solutionName="solution1" date="2019-03-13T22:56:20.598-0400" type="Warning"/>
        <logs message="WARNING: [COSIM 212-75] Fifo port 'o_data_data_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'." projectName="correlator" solutionName="solution1" date="2019-03-13T22:56:17.150-0400" type="Warning"/>
        <logs message="WARNING: [COSIM 212-75] Fifo port 'i_data_last_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'." projectName="correlator" solutionName="solution1" date="2019-03-13T22:56:17.139-0400" type="Warning"/>
        <logs message="WARNING: [COSIM 212-75] Fifo port 'i_data_data_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'." projectName="correlator" solutionName="solution1" date="2019-03-13T22:56:17.132-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="make: Warning: File '/dev/null' has modification time 10618 s in the future&#xA;make: warning:  Clock skew detected.  Your build may be incomplete." projectName="correlator" solutionName="solution1" date="2019-03-13T23:10:59.536-0400" type="Warning"/>
        <logs message="make: Warning: File '/dev/null' has modification time 10972 s in the future&#xA;make: warning:  Clock skew detected.  Your build may be incomplete." projectName="correlator" solutionName="solution1" date="2019-03-13T23:05:06.213-0400" type="Warning"/>
      </csimLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
