#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 11 21:57:04 2020
# Process ID: 2698
# Current directory: /home/gsaied/Desktop/old_rtl/fire2_squeeze
# Command line: vivado -mode tcl -source post_synth.dcp
# Log file: /home/gsaied/Desktop/old_rtl/fire2_squeeze/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire2_squeeze/vivado.jou
#-----------------------------------------------------------
open_checkpoint post_synth.dcp
Command: open_checkpoint post_synth.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1304.180 ; gain = 0.000 ; free physical = 5718 ; free virtual = 9028
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2467.391 ; gain = 0.000 ; free physical = 4347 ; free virtual = 7871
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2467.391 ; gain = 1163.211 ; free physical = 4346 ; free virtual = 7870
report_timing -slack_lesser_than 2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar 11 21:58:08 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -slack_lesser_than 2
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 genblk1[12].mac_k/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ofm_reg[12][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=328, unset)          0.508     0.508    genblk1[12].mac_k/clk
                         DSP48E1                                      r  genblk1[12].mac_k/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     0.832 r  genblk1[12].mac_k/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[12].mac_k/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  genblk1[12].mac_k/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    genblk1[12].mac_k/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  genblk1[12].mac_k/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    genblk1[12].mac_k/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  genblk1[12].mac_k/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    genblk1[12].mac_k/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  genblk1[12].mac_k/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    genblk1[12].mac_k/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  genblk1[12].mac_k/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    genblk1[12].mac_k/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  genblk1[12].mac_k/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    genblk1[12].mac_k/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  genblk1[12].mac_k/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    genblk1[12].mac_k/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     1.977 r  genblk1[12].mac_k/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     2.232    ofmw2[12][31]
                         LUT2 (Prop_lut2_I1_O)        0.126     2.358 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.752    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=328, unset)          0.483     3.683    clk
                         FDRE                                         r  ofm_reg[12][0]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
                         FDRE (Setup_fdre_C_R)       -0.337     3.310    ofm_reg[12][0]
  -------------------------------------------------------------------
                         required time                          3.310    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  0.558    




exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 22:10:59 2020...
