# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do padlock_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST133/final_5 {C:/Users/carib/CST133/final_5/padlock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:22 on Dec 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST133/final_5" C:/Users/carib/CST133/final_5/padlock.v 
# -- Compiling module padlock
# 
# Top level modules:
# 	padlock
# End time: 06:40:22 on Dec 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.padlock
# vsim work.padlock 
# Start time: 06:40:30 on Dec 15,2022
# Loading work.padlock
add wave sim:/padlock/*
force -freeze sim:/padlock/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/padlock/code 0010 0
run
force -freeze sim:/padlock/code 0100 0
run
force -freeze sim:/padlock/code 1000 0
run
force -freeze sim:/padlock/code 0001 0
run
run
run
force -freeze sim:/padlock/reset 1 0
run
force -freeze sim:/padlock/reset St0 0
run
run
run
force -freeze sim:/padlock/reset St1 0
force -freeze sim:/padlock/code 0010 0
run
noforce sim:/padlock/reset
run
run
# End time: 06:44:30 on Dec 15,2022, Elapsed time: 0:04:00
# Errors: 0, Warnings: 0
