<profile>

<section name = "Vivado HLS Report for 'k2c_affine_matmul'" level="0">
<item name = "Date">Mon Apr 22 22:21:26 2024
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">WEB_MODEL_2</item>
<item name = "Solution">solution2</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tsbv484-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.286, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 2">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 2.1">?, ?, 10, 6, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 3, -, -</column>
<column name="Expression">-, -, 0, 662</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 37, 1055, 722</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 236</column>
<column name="Register">-, -, 1223, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">0, 5, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="WebModel_fadd_32ncud_U53">WebModel_fadd_32ncud, 0, 2, 205, 203</column>
<column name="WebModel_fmul_32ndEe_U54">WebModel_fmul_32ndEe, 0, 3, 128, 129</column>
<column name="WebModel_mul_64nseOg_U56">WebModel_mul_64nseOg, 0, 16, 361, 195</column>
<column name="WebModel_mul_64s_bkb_U55">WebModel_mul_64s_bkb, 0, 16, 361, 195</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="WebModel_mac_mulag8j_U57">WebModel_mac_mulag8j, i0 + i1 * i2</column>
<column name="WebModel_mac_mulag8j_U59">WebModel_mac_mulag8j, i0 * i1 + i2</column>
<column name="WebModel_mul_mul_ibs_U58">WebModel_mul_mul_ibs, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_s_fu_251_p2">+, 0, 0, 71, 1, 64</column>
<column name="indvar_flatten_next_fu_240_p2">+, 0, 0, 135, 128, 1</column>
<column name="j_8_fu_313_p2">+, 0, 0, 71, 64, 1</column>
<column name="k_1_fu_289_p2">+, 0, 0, 71, 64, 1</column>
<column name="p_1_fu_211_p2">+, 0, 0, 22, 15, 1</column>
<column name="sum5_fu_299_p2">+, 0, 0, 23, 16, 16</column>
<column name="exitcond1_fu_246_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="exitcond3_fu_206_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="exitcond_flatten_fu_235_p2">icmp, 0, 0, 50, 128, 128</column>
<column name="exitcond_fu_284_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="j_mid2_fu_269_p3">select, 0, 0, 64, 1, 1</column>
<column name="outrowidx_mid2_v_v_fu_257_p3">select, 0, 0, 64, 1, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_address0">15, 3, 15, 45</column>
<column name="C_d0">21, 4, 32, 128</column>
<column name="ap_NS_fsm">101, 21, 1, 21</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_k_phi_fu_173_p4">9, 2, 64, 128</column>
<column name="grp_fu_180_p0">15, 3, 32, 96</column>
<column name="grp_fu_180_p1">15, 3, 32, 96</column>
<column name="i_reg_146">9, 2, 64, 128</column>
<column name="indvar_flatten_reg_135">9, 2, 128, 256</column>
<column name="j_reg_157">9, 2, 64, 128</column>
<column name="k_reg_169">9, 2, 64, 128</column>
<column name="p_reg_124">9, 2, 15, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_load_reg_459">32, 0, 32, 0</column>
<column name="B_load_reg_464">32, 0, 32, 0</column>
<column name="C_addr_4_reg_435">15, 0, 15, 0</column>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bound_reg_390">128, 0, 128, 0</column>
<column name="d_load_reg_484">32, 0, 32, 0</column>
<column name="exitcond1_reg_403">1, 0, 1, 0</column>
<column name="exitcond_reg_440">1, 0, 1, 0</column>
<column name="exitcond_reg_440_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_reg_146">64, 0, 64, 0</column>
<column name="indvar_flatten_next_reg_398">128, 0, 128, 0</column>
<column name="indvar_flatten_reg_135">128, 0, 128, 0</column>
<column name="inneridx_mid2_reg_425">16, 0, 16, 0</column>
<column name="j_8_reg_479">64, 0, 64, 0</column>
<column name="j_mid2_reg_419">64, 0, 64, 0</column>
<column name="j_reg_157">64, 0, 64, 0</column>
<column name="k_1_reg_444">64, 0, 64, 0</column>
<column name="k_reg_169">64, 0, 64, 0</column>
<column name="outrowidx_mid2_v_v_reg_408">64, 0, 64, 0</column>
<column name="p_reg_124">15, 0, 15, 0</column>
<column name="reg_190">32, 0, 32, 0</column>
<column name="tmp_65_reg_379">16, 0, 16, 0</column>
<column name="tmp_66_reg_385">16, 0, 16, 0</column>
<column name="tmp_67_reg_413">16, 0, 16, 0</column>
<column name="tmp_68_reg_430">16, 0, 16, 0</column>
<column name="tmp_6_reg_469">32, 0, 32, 0</column>
<column name="tmp_reg_356">64, 0, 64, 0</column>
<column name="tmp_s_reg_489">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, k2c_affine_matmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, k2c_affine_matmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, k2c_affine_matmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, k2c_affine_matmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, k2c_affine_matmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, k2c_affine_matmul, return value</column>
<column name="C_address0">out, 15, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_we0">out, 1, ap_memory, C, array</column>
<column name="C_d0">out, 32, ap_memory, C, array</column>
<column name="C_q0">in, 32, ap_memory, C, array</column>
<column name="A_address0">out, 15, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="B_address0">out, 15, ap_memory, B, array</column>
<column name="B_ce0">out, 1, ap_memory, B, array</column>
<column name="B_q0">in, 32, ap_memory, B, array</column>
<column name="d_address0">out, 15, ap_memory, d, array</column>
<column name="d_ce0">out, 1, ap_memory, d, array</column>
<column name="d_q0">in, 32, ap_memory, d, array</column>
<column name="outrows">in, 64, ap_none, outrows, scalar</column>
<column name="outcols">in, 64, ap_none, outcols, scalar</column>
<column name="innerdim">in, 64, ap_none, innerdim, scalar</column>
</table>
</item>
</section>
</profile>
